Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\ADMIN\Documents\GitHub\FPGA-MatrixMultiplication\PlatformDesigner.qsys --block-symbol-file --output-directory=C:\Users\ADMIN\Documents\GitHub\FPGA-MatrixMultiplication\PlatformDesigner --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading FPGA-MatrixMultiplication/PlatformDesigner.qsys
Progress: Reading input file
Progress: Adding IMEM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module IMEM
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding matrix_mult_0 [matrix_mult 1.0]
Progress: Parameterizing module matrix_mult_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\ADMIN\Documents\GitHub\FPGA-MatrixMultiplication\PlatformDesigner.qsys --synthesis=VERILOG --output-directory=C:\Users\ADMIN\Documents\GitHub\FPGA-MatrixMultiplication\PlatformDesigner\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading FPGA-MatrixMultiplication/PlatformDesigner.qsys
Progress: Reading input file
Progress: Adding IMEM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module IMEM
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding matrix_mult_0 [matrix_mult 1.0]
Progress: Parameterizing module matrix_mult_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: PlatformDesigner: Generating PlatformDesigner "PlatformDesigner" for QUARTUS_SYNTH
Info: IMEM: Starting RTL generation for module 'PlatformDesigner_IMEM'
Info: IMEM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=PlatformDesigner_IMEM --dir=C:/Users/ADMIN/AppData/Local/Temp/alt9274_6559835226100510095.dir/0002_IMEM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ADMIN/AppData/Local/Temp/alt9274_6559835226100510095.dir/0002_IMEM_gen//PlatformDesigner_IMEM_component_configuration.pl  --do_build_sim=0  ]
Info: IMEM: Done RTL generation for module 'PlatformDesigner_IMEM'
Info: IMEM: "PlatformDesigner" instantiated altera_avalon_onchip_memory2 "IMEM"
Info: matrix_mult_0: "PlatformDesigner" instantiated matrix_mult "matrix_mult_0"
Info: nios2_gen2_0: "PlatformDesigner" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "PlatformDesigner" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "PlatformDesigner" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "PlatformDesigner" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'PlatformDesigner_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=PlatformDesigner_nios2_gen2_0_cpu --dir=C:/Users/ADMIN/AppData/Local/Temp/alt9274_6559835226100510095.dir/0006_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/ADMIN/AppData/Local/Temp/alt9274_6559835226100510095.dir/0006_cpu_gen//PlatformDesigner_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.10.09 21:41:23 (*) Starting Nios II generation
Info: cpu: # 2022.10.09 21:41:23 (*)   Checking for plaintext license.
Info: cpu: # 2022.10.09 21:41:24 (*)   Plaintext license not found.
Info: cpu: # 2022.10.09 21:41:24 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2022.10.09 21:41:24 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2022.10.09 21:41:24 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.10.09 21:41:24 (*)   Creating all objects for CPU
Info: cpu: # 2022.10.09 21:41:24 (*)     Testbench
Info: cpu: # 2022.10.09 21:41:24 (*)     Instruction decoding
Info: cpu: # 2022.10.09 21:41:24 (*)       Instruction fields
Info: cpu: # 2022.10.09 21:41:24 (*)       Instruction decodes
Info: cpu: # 2022.10.09 21:41:25 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2022.10.09 21:41:25 (*)       Instruction controls
Info: cpu: # 2022.10.09 21:41:25 (*)     Pipeline frontend
Info: cpu: # 2022.10.09 21:41:25 (*)     Pipeline backend
Info: cpu: # 2022.10.09 21:41:26 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.10.09 21:41:27 (*)   Creating encrypted RTL
Info: cpu: # 2022.10.09 21:41:27 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'PlatformDesigner_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: matrix_mult_0_avalon_slave_0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "matrix_mult_0_avalon_slave_0_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: matrix_mult_0_avalon_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "matrix_mult_0_avalon_slave_0_agent"
Info: matrix_mult_0_avalon_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "matrix_mult_0_avalon_slave_0_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: PlatformDesigner: Done "PlatformDesigner" with 28 modules, 54 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
