
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v
# synth_design -part xc7z020clg484-3 -top ram -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top ram -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 293151 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.531 ; gain = 24.895 ; free physical = 239041 ; free virtual = 307855
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:49]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has too many ports (16). Maximum supported = 16. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "ram_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'ram' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram.v:49]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2463.125 ; gain = 987.488 ; free physical = 238324 ; free virtual = 307138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2463.125 ; gain = 987.488 ; free physical = 238468 ; free virtual = 307293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2471.121 ; gain = 995.484 ; free physical = 238468 ; free virtual = 307293
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:30 ; elapsed = 00:06:07 . Memory (MB): peak = 3177.551 ; gain = 1701.914 ; free physical = 237546 ; free virtual = 306373
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |ram__GB0      |           1|   1750677|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 15    
+---Registers : 
	              128 Bit    Registers := 2     
	                8 Bit    Registers := 1024  
+---Muxes : 
	   2 Input   8192 Bit        Muxes := 16    
	   2 Input      8 Bit        Muxes := 33052 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 15    
+---Registers : 
	              128 Bit    Registers := 2     
	                8 Bit    Registers := 1024  
+---Muxes : 
	   2 Input   8192 Bit        Muxes := 16    
	   2 Input      8 Bit        Muxes := 33052 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:58:52 ; elapsed = 01:02:29 . Memory (MB): peak = 4157.855 ; gain = 2682.219 ; free physical = 235979 ; free virtual = 305158
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |ram__GB0      |           1|   1548834|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:59:02 ; elapsed = 01:02:40 . Memory (MB): peak = 4157.855 ; gain = 2682.219 ; free physical = 235973 ; free virtual = 305152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |ram__GB0      |           1|   1548834|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 01:13:03 ; elapsed = 01:16:56 . Memory (MB): peak = 20206.691 ; gain = 18731.055 ; free physical = 236365 ; free virtual = 305548
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 01:13:35 ; elapsed = 01:17:28 . Memory (MB): peak = 20206.695 ; gain = 18731.059 ; free physical = 236354 ; free virtual = 305536
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 01:13:36 ; elapsed = 01:17:29 . Memory (MB): peak = 20206.695 ; gain = 18731.059 ; free physical = 236368 ; free virtual = 305551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 01:13:40 ; elapsed = 01:17:33 . Memory (MB): peak = 20206.695 ; gain = 18731.059 ; free physical = 236360 ; free virtual = 305543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 01:13:40 ; elapsed = 01:17:33 . Memory (MB): peak = 20206.695 ; gain = 18731.059 ; free physical = 236363 ; free virtual = 305546
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 02:03:03 ; elapsed = 02:07:20 . Memory (MB): peak = 20206.695 ; gain = 18731.059 ; free physical = 236337 ; free virtual = 305516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 02:03:03 ; elapsed = 02:07:21 . Memory (MB): peak = 20206.695 ; gain = 18731.059 ; free physical = 236337 ; free virtual = 305516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+-------+
|      |Cell   |Count  |
+------+-------+-------+
|1     |CARRY4 |      7|
|2     |LUT2   |      3|
|3     |LUT3   |  16433|
|4     |LUT4   |  98311|
|5     |LUT5   |    134|
|6     |LUT6   | 156934|
|7     |MUXF7  |   4736|
|8     |MUXF8  |    384|
|9     |FDRE   |   8448|
+------+-------+-------+

Report Instance Areas: 
+------+---------+-------+-------+
|      |Instance |Module |Cells  |
+------+---------+-------+-------+
|1     |top      |       | 285390|
+------+---------+-------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 02:03:03 ; elapsed = 02:07:21 . Memory (MB): peak = 20206.695 ; gain = 18731.059 ; free physical = 236339 ; free virtual = 305518
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 02:03:03 ; elapsed = 02:07:21 . Memory (MB): peak = 20206.695 ; gain = 18731.059 ; free physical = 236372 ; free virtual = 305551
Synthesis Optimization Complete : Time (s): cpu = 02:03:03 ; elapsed = 02:07:21 . Memory (MB): peak = 20206.699 ; gain = 18731.059 ; free physical = 236383 ; free virtual = 305562
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5127 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'ram' is not ideal for floorplanning, since the cellview 'ram' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 20268.867 ; gain = 0.000 ; free physical = 236251 ; free virtual = 305430
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 02:03:35 ; elapsed = 02:07:49 . Memory (MB): peak = 20268.867 ; gain = 18793.328 ; free physical = 236712 ; free virtual = 305891
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:01:15 ; elapsed = 00:00:22 . Memory (MB): peak = 20340.902 ; gain = 72.035 ; free physical = 235903 ; free virtual = 305082
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 20340.902 ; gain = 0.000 ; free physical = 235935 ; free virtual = 305115
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 20364.914 ; gain = 0.000 ; free physical = 235805 ; free virtual = 305031
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 20364.922 ; gain = 24.020 ; free physical = 235913 ; free virtual = 305125
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:56 ; elapsed = 00:00:30 . Memory (MB): peak = 20371.941 ; gain = 7.020 ; free physical = 235710 ; free virtual = 304922
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/ram/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:02:55 ; elapsed = 00:01:21 . Memory (MB): peak = 20419.961 ; gain = 48.020 ; free physical = 235799 ; free virtual = 305011
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 20419.961 ; gain = 0.000 ; free physical = 235799 ; free virtual = 305010

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1776ea249

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.19 . Memory (MB): peak = 20419.961 ; gain = 0.000 ; free physical = 235801 ; free virtual = 305012

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1776ea249

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 20419.961 ; gain = 0.000 ; free physical = 236137 ; free virtual = 305349
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e52e0659

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 20419.961 ; gain = 0.000 ; free physical = 236135 ; free virtual = 305347
INFO: [Opt 31-389] Phase Constant propagation created 80 cells and removed 135 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10550d6fe

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 20419.961 ; gain = 0.000 ; free physical = 236131 ; free virtual = 305342
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 23 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10550d6fe

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 20419.961 ; gain = 0.000 ; free physical = 236143 ; free virtual = 305355
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: a83a8a36

Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 20419.961 ; gain = 0.000 ; free physical = 236153 ; free virtual = 305365
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: a83a8a36

Time (s): cpu = 00:00:44 ; elapsed = 00:00:37 . Memory (MB): peak = 20419.961 ; gain = 0.000 ; free physical = 236158 ; free virtual = 305370
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |              80  |             135  |                                              0  |
|  Sweep                        |               0  |              23  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 20419.961 ; gain = 0.000 ; free physical = 236145 ; free virtual = 305357
Ending Logic Optimization Task | Checksum: a83a8a36

Time (s): cpu = 00:00:46 ; elapsed = 00:00:39 . Memory (MB): peak = 20419.961 ; gain = 0.000 ; free physical = 236150 ; free virtual = 305362

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: a83a8a36

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.16 . Memory (MB): peak = 20419.961 ; gain = 0.000 ; free physical = 236159 ; free virtual = 305371

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: a83a8a36

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 20419.961 ; gain = 0.000 ; free physical = 236159 ; free virtual = 305371

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 20419.961 ; gain = 0.000 ; free physical = 236159 ; free virtual = 305371
Ending Netlist Obfuscation Task | Checksum: a83a8a36

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 20419.961 ; gain = 0.000 ; free physical = 236160 ; free virtual = 305371
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:49 . Memory (MB): peak = 20419.961 ; gain = 0.000 ; free physical = 236153 ; free virtual = 305364
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: a83a8a36
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module ram ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.155 | TNS=-1266.126 |
PSMgr Creation: Time (s): cpu = 00:00:53 ; elapsed = 00:00:13 . Memory (MB): peak = 20419.961 ; gain = 0.000 ; free physical = 235603 ; free virtual = 304815
Running Vector-less Activity Propagation...
Pre-processing: Time (s): cpu = 00:03:12 ; elapsed = 00:00:39 . Memory (MB): peak = 20475.988 ; gain = 56.027 ; free physical = 235255 ; free virtual = 304467
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 20475.988 ; gain = 0.000 ; free physical = 235175 ; free virtual = 304387
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:01:00 ; elapsed = 00:00:51 . Memory (MB): peak = 20491.996 ; gain = 16.008 ; free physical = 235228 ; free virtual = 304440
Power optimization passes: Time (s): cpu = 00:05:03 ; elapsed = 00:01:56 . Memory (MB): peak = 20491.996 ; gain = 72.035 ; free physical = 235228 ; free virtual = 304440

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.35 . Memory (MB): peak = 20491.996 ; gain = 0.000 ; free physical = 235699 ; free virtual = 304911


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design ram ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 8448
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: a83a8a36

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 20491.996 ; gain = 0.000 ; free physical = 235701 ; free virtual = 304913
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: a83a8a36
Power optimization: Time (s): cpu = 00:05:07 ; elapsed = 00:02:01 . Memory (MB): peak = 20491.996 ; gain = 72.035 ; free physical = 235816 ; free virtual = 305028
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 7679160 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a83a8a36

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 20491.996 ; gain = 0.000 ; free physical = 236202 ; free virtual = 305414
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: a83a8a36

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 20491.996 ; gain = 0.000 ; free physical = 236210 ; free virtual = 305422
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: a83a8a36

Time (s): cpu = 00:00:54 ; elapsed = 00:00:46 . Memory (MB): peak = 20491.996 ; gain = 0.000 ; free physical = 236200 ; free virtual = 305412
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: a83a8a36

Time (s): cpu = 00:00:55 ; elapsed = 00:00:48 . Memory (MB): peak = 20491.996 ; gain = 0.000 ; free physical = 236184 ; free virtual = 305396
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: a83a8a36

Time (s): cpu = 00:00:56 ; elapsed = 00:00:48 . Memory (MB): peak = 20491.996 ; gain = 0.000 ; free physical = 236194 ; free virtual = 305407

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 20491.996 ; gain = 0.000 ; free physical = 236213 ; free virtual = 305425
Ending Netlist Obfuscation Task | Checksum: a83a8a36

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 20491.996 ; gain = 0.000 ; free physical = 236226 ; free virtual = 305438
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:06:18 ; elapsed = 00:02:57 . Memory (MB): peak = 20491.996 ; gain = 72.035 ; free physical = 236226 ; free virtual = 305438
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 20491.996 ; gain = 0.000 ; free physical = 236217 ; free virtual = 305429
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 655e3b33

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 20491.996 ; gain = 0.000 ; free physical = 236231 ; free virtual = 305443
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 20491.996 ; gain = 0.000 ; free physical = 236227 ; free virtual = 305440

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f1cbf6e6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 20491.996 ; gain = 0.000 ; free physical = 236033 ; free virtual = 305245
Phase 1 Placer Initialization | Checksum: f1cbf6e6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 20491.996 ; gain = 0.000 ; free physical = 236038 ; free virtual = 305250
Ending Placer Task | Checksum: f1cbf6e6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:14 . Memory (MB): peak = 20491.996 ; gain = 0.000 ; free physical = 236040 ; free virtual = 305253
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
place_design failed
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 12:58:43 2022...
