Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: test_board_jtag.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "test_board_jtag.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "test_board_jtag"
Output Format                      : NGC
Target Device                      : xc6slx25-2-ftg256

---- Source Options
Top Module Name                    : test_board_jtag
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\Common.vhd" into library work
Parsing package <CommonPckg>.
Parsing package body <CommonPckg>.
Parsing VHDL file "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\RandGen.vhd" into library work
Parsing package <RandPckg>.
Parsing entity <RandGen>.
Parsing architecture <arch> of entity <randgen>.
Parsing VHDL file "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SyncToClk.vhd" into library work
Parsing package <SyncToClockPckg>.
Parsing entity <SyncToClock>.
Parsing architecture <arch> of entity <synctoclock>.
Parsing entity <SyncBusToClock>.
Parsing architecture <arch> of entity <syncbustoclock>.
Parsing VHDL file "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" into library work
Parsing package <SdramCntlPckg>.
Parsing entity <SdramCntl>.
Parsing architecture <arch> of entity <sdramcntl>.
Parsing entity <DualPort>.
Parsing architecture <arch> of entity <dualport>.
Parsing entity <DualPortSdram>.
Parsing architecture <arch> of entity <dualportsdram>.
Parsing VHDL file "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\MemTest.vhd" into library work
Parsing package <MemTestPckg>.
Parsing entity <MemTest>.
Parsing architecture <arch> of entity <memtest>.
Parsing VHDL file "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\TestBoardCore.vhd" into library work
Parsing package <TestBoardCorePckg>.
Parsing entity <TestBoardCore>.
Parsing architecture <arch> of entity <testboardcore>.
Parsing VHDL file "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\HostIo.vhd" into library work
Parsing package <HostIoPckg>.
Parsing entity <BscanToHostIo>.
Parsing architecture <arch> of entity <bscantohostio>.
Parsing entity <HostIoHdrScanner>.
Parsing architecture <arch> of entity <hostiohdrscanner>.
Parsing entity <HostIoToRamCore>.
Parsing architecture <arch> of entity <hostiotoramcore>.
Parsing entity <RamCtrlSync>.
Parsing architecture <arch> of entity <ramctrlsync>.
Parsing entity <HostIoToRam>.
Parsing architecture <arch> of entity <hostiotoram>.
Parsing entity <HostIoToDut>.
Parsing architecture <arch> of entity <hostiotodut>.
Parsing VHDL file "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\ClkGen.vhd" into library work
Parsing package <ClkGenPckg>.
Parsing entity <ClkGen>.
Parsing architecture <arch> of entity <clkgen>.
Parsing entity <ClkToLogic>.
Parsing architecture <arch> of entity <clktologic>.
Parsing VHDL file "C:\xesscorp\PRODUCTS\XuLA\FPGA\LX25\test_board_jtag_new\test_board_jtag.vhd" into library work
Parsing entity <test_board_jtag>.
Parsing architecture <arch> of entity <test_board_jtag>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <test_board_jtag> (architecture <arch>) with generics from library <work>.
WARNING:HDLCompiler:871 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\LX25\test_board_jtag_new\test_board_jtag.vhd" Line 83: Using initial value "10100101000000000000000110100101" for signature_s since it is never assigned

Elaborating entity <ClkGen> (architecture <arch>) with generics from library <work>.

Elaborating entity <ClkToLogic> (architecture <arch>) from library <work>.

Elaborating entity <HostIoToDut> (architecture <arch>) with generics from library <work>.

Elaborating entity <BscanToHostIo> (architecture <arch>) with generics from library <work>.

Elaborating entity <HostIoHdrScanner> (architecture <arch>) with generics from library <work>.

Elaborating entity <TestBoardCore> (architecture <arch>) with generics from library <work>.

Elaborating entity <MemTest> (architecture <arch>) with generics from library <work>.

Elaborating entity <RandGen> (architecture <arch>) from library <work>.

Elaborating entity <SdramCntl> (architecture <arch>) with generics from library <work>.
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 436: ba_x should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 460: rdinprogress_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 493: bank_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 636: activateinprogress_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 650: ba_x should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 652: doactivate_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 654: activateinprogress_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 658: bankindex_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 664: rdinprogress_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 679: ba_x should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 681: doactivate_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 683: activateinprogress_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 687: bankindex_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 691: rdinprogress_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 707: doselfrfsh_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 709: activateinprogress_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 731: row_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 732: bank_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 733: row_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 734: bankindex_s should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 754: doselfrfsh_s should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\xesscorp\PRODUCTS\XuLA\FPGA\XuLA_lib\SdramCntl.vhd" Line 771. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <test_board_jtag>.
    Related source file is "c:/xesscorp/products/xula/fpga/lx25/test_board_jtag_new/test_board_jtag.vhd".
        BASE_FREQ_G = 12.0
        CLK_MUL_G = 25
        CLK_DIV_G = 3
        PIPE_EN_G = true
        DATA_WIDTH_G = 16
        HADDR_WIDTH_G = 24
        SADDR_WIDTH_G = 13
        NROWS_G = 8192
        NCOLS_G = 512
        BEG_ADDR_G = 0
        END_ADDR_G = 16777215
        BEG_TEST_G = 0
        END_TEST_G = 16777215
INFO:Xst:3210 - "c:/xesscorp/products/xula/fpga/lx25/test_board_jtag_new/test_board_jtag.vhd" line 98: Output port <tdo_o> of the instance <u2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xesscorp/products/xula/fpga/lx25/test_board_jtag_new/test_board_jtag.vhd" line 98: Output port <clkToDut_o> of the instance <u2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <test_board_jtag> synthesized.

Synthesizing Unit <ClkGen>.
    Related source file is "c:/xesscorp/products/xula/fpga/xula_lib/clkgen.vhd".
        BASE_FREQ_G = 12.0
        CLK_MUL_G = 25
        CLK_DIV_G = 3
    Summary:
	no macro.
Unit <ClkGen> synthesized.

Synthesizing Unit <ClkToLogic>.
    Related source file is "c:/xesscorp/products/xula/fpga/xula_lib/clkgen.vhd".
    Summary:
	no macro.
Unit <ClkToLogic> synthesized.

Synthesizing Unit <HostIoToDut>.
    Related source file is "c:/xesscorp/products/xula/fpga/xula_lib/hostio.vhd".
        ID_G = "11111111"
        PYLD_CNTR_LENGTH_G = 32
        FPGA_DEVICE_G = spartan6
        TAP_USER_INSTR_G = user1
        SIMPLE_G = true
WARNING:Xst:647 - Input <inShiftDr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <drck_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tdi_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/xesscorp/products/xula/fpga/xula_lib/hostio.vhd" line 912: Output port <pyldCntr_o> of the instance <UHdrScanner> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <tdo_o> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <opcodeRcvd_r>.
    Found 35-bit register for signal <shiftReg_r>.
    Found 6-bit register for signal <bitCntr_r>.
    Found 1-bit register for signal <vectorToDut_o>.
    Found 1-bit register for signal <activateClk_r>.
    Found 2-bit register for signal <opcode_r>.
    Found 6-bit subtractor for signal <GND_23_o_GND_23_o_sub_6_OUT<5:0>> created at line 975.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  46 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <HostIoToDut> synthesized.

Synthesizing Unit <BscanToHostIo>.
    Related source file is "c:/xesscorp/products/xula/fpga/xula_lib/hostio.vhd".
        FPGA_DEVICE_G = spartan6
        TAP_USER_INSTR_G = user1
    Summary:
	no macro.
Unit <BscanToHostIo> synthesized.

Synthesizing Unit <HostIoHdrScanner>.
    Related source file is "c:/xesscorp/products/xula/fpga/xula_lib/hostio.vhd".
        ID_G = "11111111"
        PYLD_CNTR_LENGTH_G = 32
    Found 32-bit register for signal <pyldCntr_r>.
    Found 1-bit register for signal <hdrRcvd_r>.
    Found 8-bit register for signal <id_r>.
    Found 32-bit subtractor for signal <GND_51_o_GND_51_o_sub_2_OUT<31:0>> created at line 379.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <HostIoHdrScanner> synthesized.

Synthesizing Unit <TestBoardCore>.
    Related source file is "c:/xesscorp/products/xula/fpga/xula_lib/testboardcore.vhd".
        FREQ_G = 100.0
        PIPE_EN_G = true
        DATA_WIDTH_G = 16
        SADDR_WIDTH_G = 13
        NROWS_G = 8192
        NCOLS_G = 512
        BEG_ADDR_G = 0
        END_ADDR_G = 16777215
        BEG_TEST_G = 0
        END_TEST_G = 16777215
INFO:Xst:3210 - "c:/xesscorp/products/xula/fpga/xula_lib/testboardcore.vhd" line 191: Output port <status_o> of the instance <u1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xesscorp/products/xula/fpga/xula_lib/testboardcore.vhd" line 191: Output port <opBegun_o> of the instance <u1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/xesscorp/products/xula/fpga/xula_lib/testboardcore.vhd" line 191: Output port <done_o> of the instance <u1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <TestBoardCore> synthesized.

Synthesizing Unit <MemTest>.
    Related source file is "c:/xesscorp/products/xula/fpga/xula_lib/memtest.vhd".
        PIPE_EN_G = true
        DATA_WIDTH_G = 16
        ADDR_WIDTH_G = 24
        BEG_TEST_G = 0
        END_TEST_G = 16777215
    Found 3-bit register for signal <state_r>.
    Found 1-bit register for signal <err_r>.
    Found 24-bit register for signal <addr_r>.
    Found finite state machine <FSM_0> for signal <state_r>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit adder for signal <addr_r[23]_GND_60_o_add_10_OUT> created at line 1241.
    Found 16-bit comparator equal for signal <n0017> created at line 229
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <MemTest> synthesized.

Synthesizing Unit <RandGen>.
    Related source file is "c:/xesscorp/products/xula/fpga/xula_lib/randgen.vhd".
    Found 16-bit register for signal <r_r>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <RandGen> synthesized.

Synthesizing Unit <SdramCntl>.
    Related source file is "c:/xesscorp/products/xula/fpga/xula_lib/sdramcntl.vhd".
        FREQ_G = 100.0
        IN_PHASE_G = true
        PIPE_EN_G = true
        MAX_NOP_G = 10000
        ENABLE_REFRESH_G = true
        MULTIPLE_ACTIVE_ROWS_G = false
        DATA_WIDTH_G = 16
        NROWS_G = 8192
        NCOLS_G = 512
        HADDR_WIDTH_G = 24
        SADDR_WIDTH_G = 13
        T_INIT_G = 200000.0
        T_RAS_G = 45.0
        T_RCD_G = 20.0
        T_REF_G = 64000000.0
        T_RFC_G = 65.0
        T_RP_G = 20.0
        T_XSR_G = 75.0
    Register <wrPipeline_r<0>> equivalent to <sDataDir_r> has been removed
    Found 14-bit register for signal <rfshCntr_r>.
    Found 14-bit register for signal <nopCntr_r>.
    Found 15-bit register for signal <timer_r>.
    Found 3-bit register for signal <rasTimer_r>.
    Found 3-bit register for signal <state_r>.
    Found 2-bit register for signal <wrTimer_r>.
    Found 2-bit register for signal <ba_r>.
    Found 5-bit register for signal <rdPipeline_r>.
    Found 6-bit register for signal <cmd_r>.
    Found 13-bit register for signal <sAddr_r>.
    Found 16-bit register for signal <sData_r>.
    Found 16-bit register for signal <sdramData_r>.
    Found 10-bit register for signal <refTimer_r>.
    Found 1-bit register for signal <activeFlag_r>.
    Found 1-bit register for signal <opBegun_r>.
    Found 1-bit register for signal <cke_r>.
    Found 1-bit register for signal <sDataDir_r>.
    Found 2-bit register for signal <activeBank_r>.
    Found 13-bit register for signal <activeRow_r<0>>.
    Found finite state machine <FSM_1> for signal <state_r>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 27                                             |
    | Inputs             | 10                                             |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | initwait                                       |
    | Power Up State     | initwait                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 14-bit adder for signal <nopCntr_r[13]_GND_63_o_add_11_OUT> created at line 510.
    Found 14-bit adder for signal <rfshCntr_r[13]_GND_63_o_add_22_OUT> created at line 556.
    Found 3-bit subtractor for signal <GND_63_o_GND_63_o_sub_16_OUT<2:0>> created at line 526.
    Found 2-bit subtractor for signal <GND_63_o_GND_63_o_sub_19_OUT<1:0>> created at line 539.
    Found 10-bit subtractor for signal <GND_63_o_GND_63_o_sub_22_OUT<9:0>> created at line 550.
    Found 15-bit subtractor for signal <GND_63_o_GND_63_o_sub_27_OUT<14:0>> created at line 565.
    Found 14-bit subtractor for signal <GND_63_o_GND_63_o_sub_81_OUT<13:0>> created at line 746.
    Found 13-bit 7-to-1 multiplexer for signal <state_r[2]_col_s[11]_wide_mux_90_OUT> created at line 574.
    Found 1-bit tristate buffer for signal <sdData_io<15>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<14>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<13>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<12>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<11>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<10>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<9>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<8>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<7>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<6>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<5>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<4>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<3>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<2>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<1>> created at line 394
    Found 1-bit tristate buffer for signal <sdData_io<0>> created at line 394
    Found 2-bit comparator not equal for signal <n0026> created at line 493
    Found 13-bit comparator not equal for signal <n0028> created at line 493
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  62 Multiplexer(s).
	inferred  16 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <SdramCntl> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 10-bit subtractor                                     : 1
 14-bit adder                                          : 2
 14-bit subtractor                                     : 1
 15-bit subtractor                                     : 1
 2-bit subtractor                                      : 1
 24-bit adder                                          : 1
 3-bit subtractor                                      : 1
 32-bit subtractor                                     : 1
 6-bit subtractor                                      : 1
# Registers                                            : 30
 1-bit register                                        : 9
 10-bit register                                       : 1
 13-bit register                                       : 2
 14-bit register                                       : 2
 15-bit register                                       : 1
 16-bit register                                       : 3
 2-bit register                                        : 4
 24-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 1
 35-bit register                                       : 1
 5-bit register                                        : 1
 6-bit register                                        : 2
 8-bit register                                        : 1
# Comparators                                          : 3
 13-bit comparator not equal                           : 1
 16-bit comparator equal                               : 1
 2-bit comparator not equal                            : 1
# Multiplexers                                         : 83
 1-bit 2-to-1 multiplexer                              : 30
 10-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 1
 13-bit 7-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 10
 15-bit 2-to-1 multiplexer                             : 8
 2-bit 2-to-1 multiplexer                              : 7
 24-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 2
 35-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 4
 6-bit 2-to-1 multiplexer                              : 10
# Tristates                                            : 16
 1-bit tristate buffer                                 : 16
# FSMs                                                 : 2
# Xors                                                 : 1
 1-bit xor4                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <SdramCntl>.
The following registers are absorbed into counter <timer_r>: 1 register on signal <timer_r>.
The following registers are absorbed into counter <nopCntr_r>: 1 register on signal <nopCntr_r>.
Unit <SdramCntl> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 10-bit subtractor                                     : 1
 14-bit adder                                          : 1
 14-bit subtractor                                     : 1
 2-bit subtractor                                      : 1
 24-bit adder                                          : 1
 3-bit subtractor                                      : 1
 32-bit subtractor                                     : 1
 6-bit subtractor                                      : 1
# Counters                                             : 2
 14-bit up counter                                     : 1
 15-bit down counter                                   : 1
# Registers                                            : 234
 Flip-Flops                                            : 234
# Comparators                                          : 3
 13-bit comparator not equal                           : 1
 16-bit comparator equal                               : 1
 2-bit comparator not equal                            : 1
# Multiplexers                                         : 115
 1-bit 2-to-1 multiplexer                              : 65
 10-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 1
 13-bit 7-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 9
 15-bit 2-to-1 multiplexer                             : 7
 2-bit 2-to-1 multiplexer                              : 7
 24-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 2
 35-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 4
 6-bit 2-to-1 multiplexer                              : 10
# FSMs                                                 : 2
# Xors                                                 : 1
 1-bit xor4                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u3/gen_fast_memtest.fast_memtest/FSM_0> on signal <state_r[1:3]> with gray encoding.
------------------------
 State      | Encoding
------------------------
 init       | 000
 load       | 001
 compare    | 011
 empty_pipe | 010
 stop       | 110
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <u3/u1/FSM_1> on signal <state_r[1:3]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 initwait    | 000
 initpchg    | 001
 initsetmode | 010
 initrfsh    | 011
 rw          | 100
 activate    | 101
 refreshrow  | 110
 selfrefresh | 111
-------------------------
WARNING:Xst:1293 - FF/Latch <cmd_r_0> has a constant value of 0 in block <SdramCntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmd_r_1> has a constant value of 0 in block <SdramCntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cmd_r_5> has a constant value of 0 in block <SdramCntl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u3/u1/opBegun_r> of sequential type is unconnected in block <test_board_jtag>.

Optimizing unit <test_board_jtag> ...

Optimizing unit <MemTest> ...

Optimizing unit <RandGen> ...

Optimizing unit <HostIoToDut> ...

Optimizing unit <HostIoHdrScanner> ...
WARNING:Xst:2677 - Node <u2/activateClk_r> of sequential type is unconnected in block <test_board_jtag>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_board_jtag, actual ratio is 3.
FlipFlop u2/UHdrScanner/hdrRcvd_r has been replicated 1 time(s)
FlipFlop u3/gen_fast_memtest.fast_memtest/state_r_FSM_FFd2 has been replicated 1 time(s)
FlipFlop u3/gen_fast_memtest.fast_memtest/state_r_FSM_FFd3 has been replicated 2 time(s)
FlipFlop u3/u1/rdPipeline_r_1 has been replicated 1 time(s)
FlipFlop u3/u1/state_r_FSM_FFd1 has been replicated 1 time(s)
FlipFlop u3/u1/state_r_FSM_FFd2 has been replicated 1 time(s)
FlipFlop u3/u1/state_r_FSM_FFd3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 272
 Flip-Flops                                            : 272

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : test_board_jtag.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 773
#      GND                         : 1
#      INV                         : 64
#      LUT1                        : 39
#      LUT2                        : 15
#      LUT3                        : 42
#      LUT4                        : 113
#      LUT5                        : 61
#      LUT6                        : 200
#      MUXCY                       : 121
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 113
# FlipFlops/Latches                : 273
#      FD                          : 60
#      FDC                         : 90
#      FDCE                        : 31
#      FDE                         : 39
#      FDP                         : 8
#      FDRE                        : 42
#      FDSE                        : 2
#      ODDR2                       : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 40
#      IBUFG                       : 1
#      IOBUF                       : 16
#      OBUF                        : 23
# DCMs                             : 1
#      DCM_SP                      : 1
# Others                           : 1
#      BSCAN_SPARTAN6              : 1

Device utilization summary:
---------------------------

Selected Device : 6slx25ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:             273  out of  30064     0%  
 Number of Slice LUTs:                  534  out of  15032     3%  
    Number used as Logic:               534  out of  15032     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    566
   Number with an unused Flip Flop:     293  out of    566    51%  
   Number with an unused LUT:            32  out of    566     5%  
   Number of fully used LUT-FF pairs:   241  out of    566    42%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          41
 Number of bonded IOBs:                  41  out of    186    22%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
fpgaClk_i                          | DCM_SP:CLKFX           | 1     |
fpgaClk_i                          | DCM_SP:CLKFX180        | 1     |
sdClkFb_i                          | BUFGP                  | 185   |
u2/drck_s                          | NONE(u2/bitCntr_r_5)   | 87    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.084ns (Maximum Frequency: 164.366MHz)
   Minimum input arrival time before clock: 2.923ns
   Maximum output required time after clock: 5.554ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sdClkFb_i'
  Clock period: 6.084ns (frequency: 164.366MHz)
  Total number of paths / destination ports: 11772 / 255
-------------------------------------------------------------------------
Delay:               6.084ns (Levels of Logic = 5)
  Source:            u3/u1/nopCntr_r_0 (FF)
  Destination:       u3/u1/cmd_r_2 (FF)
  Source Clock:      sdClkFb_i rising
  Destination Clock: sdClkFb_i rising

  Data Path: u3/u1/nopCntr_r_0 to u3/u1/cmd_r_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.525   1.181  u3/u1/nopCntr_r_0 (u3/u1/nopCntr_r_0)
     LUT6:I0->O            7   0.254   1.018  u3/u1/doSelfRfsh_s1 (u3/u1/doSelfRfsh_s1)
     LUT5:I3->O            2   0.250   0.725  u3/u1/doSelfRfsh_s3_1 (u3/u1/doSelfRfsh_s3)
     MUXF7:S->O            1   0.185   0.682  u3/u1/doActivate_s1_SW2 (N164)
     LUT6:I5->O            1   0.254   0.682  u3/u1/Mmux_cmd_x31 (u3/u1/Mmux_cmd_x3)
     LUT6:I5->O            1   0.254   0.000  u3/u1/Mmux_cmd_x33 (u3/u1/cmd_x<2>)
     FDP:D                     0.074          u3/u1/cmd_r_2
    ----------------------------------------
    Total                      6.084ns (1.796ns logic, 4.288ns route)
                                       (29.5% logic, 70.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u2/drck_s'
  Clock period: 5.988ns (frequency: 167.001MHz)
  Total number of paths / destination ports: 2831 / 174
-------------------------------------------------------------------------
Delay:               5.988ns (Levels of Logic = 4)
  Source:            u2/UHdrScanner/pyldCntr_r_0 (FF)
  Destination:       u2/UHdrScanner/pyldCntr_r_31 (FF)
  Source Clock:      u2/drck_s rising
  Destination Clock: u2/drck_s rising

  Data Path: u2/UHdrScanner/pyldCntr_r_0 to u2/UHdrScanner/pyldCntr_r_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.196  u2/UHdrScanner/pyldCntr_r_0 (u2/UHdrScanner/pyldCntr_r_0)
     LUT6:I1->O            1   0.254   1.112  u2/UHdrScanner/inShiftDr_i_hdrRcvd_r_OR_59_o1 (u2/UHdrScanner/inShiftDr_i_hdrRcvd_r_OR_59_o1)
     LUT6:I1->O            4   0.254   0.804  u2/UHdrScanner/inShiftDr_i_hdrRcvd_r_OR_59_o7 (u2/UHdrScanner/inShiftDr_i_hdrRcvd_r_OR_59_o7)
     LUT4:I3->O           19   0.254   1.261  u2/UHdrScanner/inShiftDr_i_hdrRcvd_r_OR_59_o8_1 (u2/UHdrScanner/inShiftDr_i_hdrRcvd_r_OR_59_o8)
     LUT4:I3->O            1   0.254   0.000  u2/UHdrScanner/Mmux_GND_51_o_PWR_18_o_mux_5_OUT221 (u2/UHdrScanner/GND_51_o_PWR_18_o_mux_5_OUT<29>)
     FD:D                      0.074          u2/UHdrScanner/pyldCntr_r_29
    ----------------------------------------
    Total                      5.988ns (1.615ns logic, 4.373ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u2/drck_s'
  Total number of paths / destination ports: 129 / 44
-------------------------------------------------------------------------
Offset:              2.923ns (Levels of Logic = 2)
  Source:            u2/USimple.UBscanHostIo/spartan6_bscan.UBscanUser:RESET (PAD)
  Destination:       u2/UHdrScanner/pyldCntr_r_31 (FF)
  Destination Clock: u2/drck_s rising

  Data Path: u2/USimple.UBscanHostIo/spartan6_bscan.UBscanUser:RESET to u2/UHdrScanner/pyldCntr_r_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:RESET    4   0.000   1.080  u2/USimple.UBscanHostIo/spartan6_bscan.UBscanUser (u2/USimple.UBscanHostIo/bscanReset_s)
     LUT4:I0->O           19   0.254   1.261  u2/UHdrScanner/inShiftDr_i_hdrRcvd_r_OR_59_o8_1 (u2/UHdrScanner/inShiftDr_i_hdrRcvd_r_OR_59_o8)
     LUT4:I3->O            1   0.254   0.000  u2/UHdrScanner/Mmux_GND_51_o_PWR_18_o_mux_5_OUT221 (u2/UHdrScanner/GND_51_o_PWR_18_o_mux_5_OUT<29>)
     FD:D                      0.074          u2/UHdrScanner/pyldCntr_r_29
    ----------------------------------------
    Total                      2.923ns (0.582ns logic, 2.341ns route)
                                       (19.9% logic, 80.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sdClkFb_i'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              2.338ns (Levels of Logic = 2)
  Source:            sdData_io<0> (PAD)
  Destination:       u3/u1/sdramData_r_0 (FF)
  Destination Clock: sdClkFb_i rising

  Data Path: sdData_io<0> to u3/u1/sdramData_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.328   0.682  sdData_io_0_IOBUF (N25)
     LUT3:I2->O            1   0.254   0.000  u3/u1/sdramData_r_0_rstpot (u3/u1/sdramData_r_0_rstpot)
     FDC:D                     0.074          u3/u1/sdramData_r_0
    ----------------------------------------
    Total                      2.338ns (1.656ns logic, 0.682ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sdClkFb_i'
  Total number of paths / destination ports: 51 / 35
-------------------------------------------------------------------------
Offset:              5.554ns (Levels of Logic = 2)
  Source:            u3/u1/sDataDir_r (FF)
  Destination:       sdData_io<15> (PAD)
  Source Clock:      sdClkFb_i rising

  Data Path: u3/u1/sDataDir_r to sdData_io<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.525   0.681  u3/u1/sDataDir_r (u3/u1/sDataDir_r)
     INV:I->O             16   0.255   1.181  u3/u1/sDataDir_r_inv1_INV_0 (u3/u1/sDataDir_r_inv)
     IOBUF:T->IO               2.912          sdData_io_15_IOBUF (sdData_io<15>)
    ----------------------------------------
    Total                      5.554ns (3.692ns logic, 1.862ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u2/drck_s'
  Total number of paths / destination ports: 10 / 1
-------------------------------------------------------------------------
Offset:              4.022ns (Levels of Logic = 2)
  Source:            u2/UHdrScanner/hdrRcvd_r (FF)
  Destination:       u2/USimple.UBscanHostIo/spartan6_bscan.UBscanUser:TDO (PAD)
  Source Clock:      u2/drck_s rising

  Data Path: u2/UHdrScanner/hdrRcvd_r to u2/USimple.UBscanHostIo/spartan6_bscan.UBscanUser:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              43   0.525   2.159  u2/UHdrScanner/hdrRcvd_r (u2/UHdrScanner/hdrRcvd_r)
     LUT6:I0->O            2   0.254   0.834  u2/UHdrScanner/active_o (u2/active_s)
     LUT2:I0->O            0   0.250   0.000  u2/Mmux_tdo_s11 (u2/tdo_s)
    BSCAN_SPARTAN6:TDO         0.000          u2/USimple.UBscanHostIo/spartan6_bscan.UBscanUser
    ----------------------------------------
    Total                      4.022ns (1.029ns logic, 2.993ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock sdClkFb_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sdClkFb_i      |    6.084|         |         |         |
u2/drck_s      |    7.367|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock u2/drck_s
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sdClkFb_i      |    3.232|         |         |         |
u2/drck_s      |    5.988|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.95 secs
 
--> 

Total memory usage is 278032 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   31 (   0 filtered)
Number of infos    :    8 (   0 filtered)

