// Seed: 1554047070
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    input id_2,
    output reg id_3,
    output logic id_4,
    input wor id_5
);
  always_latch @(posedge id_5) begin
    id_3 <= id_5[1+1];
  end
endmodule
