// Seed: 420109773
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout tri0 id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = 1;
  logic id_11;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd36,
    parameter id_9 = 32'd60
) (
    output wire id_0,
    output uwire id_1,
    output tri id_2,
    output supply1 _id_3,
    input tri0 id_4,
    output supply1 id_5
    , id_8,
    output tri1 id_6
);
  logic [ id_3 : 1] _id_9 = -1;
  uwire ["" : id_9] id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_8,
      id_8,
      id_8,
      id_10,
      id_8,
      id_10
  );
  assign id_10 = (-1 & 1);
  wire id_11;
endmodule
