--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf Nexys3_Master.ucf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 119797 paths analyzed, 3609 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.390ns.
--------------------------------------------------------------------------------

Paths for end point _core/data_from_reg_1_9 (SLICE_X34Y34.C2), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_1_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.338ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.471 - 0.488)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_1_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOB0     Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X19Y24.B1      net (fanout=1)        2.563   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb
    SLICE_X19Y24.B       Tilo                  0.259   _core/dest_reg_index<1>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux21
    SLICE_X33Y36.B2      net (fanout=138)      2.883   data_from_ram_b<1>
    SLICE_X33Y36.B       Tilo                  0.259   _core/_RegisterFile/r27<10>
                                                       _core/_RegisterFile/mux23_81
    SLICE_X34Y34.C2      net (fanout=1)        1.151   _core/_RegisterFile/mux23_81
    SLICE_X34Y34.CLK     Tas                   0.373   _core/data_from_reg_1<9>
                                                       _core/_RegisterFile/mux23_3
                                                       _core/_RegisterFile/mux23_2_f7
                                                       _core/data_from_reg_1_9
    -------------------------------------------------  ---------------------------
    Total                                      9.338ns (2.741ns logic, 6.597ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_1_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.672ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.471 - 0.482)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_1_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOB0    Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X19Y24.B3      net (fanout=1)        1.897   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb
    SLICE_X19Y24.B       Tilo                  0.259   _core/dest_reg_index<1>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux21
    SLICE_X33Y36.B2      net (fanout=138)      2.883   data_from_ram_b<1>
    SLICE_X33Y36.B       Tilo                  0.259   _core/_RegisterFile/r27<10>
                                                       _core/_RegisterFile/mux23_81
    SLICE_X34Y34.C2      net (fanout=1)        1.151   _core/_RegisterFile/mux23_81
    SLICE_X34Y34.CLK     Tas                   0.373   _core/data_from_reg_1<9>
                                                       _core/_RegisterFile/mux23_3
                                                       _core/_RegisterFile/mux23_2_f7
                                                       _core/data_from_reg_1_9
    -------------------------------------------------  ---------------------------
    Total                                      8.672ns (2.741ns logic, 5.931ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_1_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.654ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.471 - 0.479)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_1_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOB0     Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X19Y24.A6      net (fanout=1)        2.353   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb
    SLICE_X19Y24.A       Tilo                  0.259   _core/dest_reg_index<1>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11
    SLICE_X33Y36.B1      net (fanout=137)      2.409   data_from_ram_b<0>
    SLICE_X33Y36.B       Tilo                  0.259   _core/_RegisterFile/r27<10>
                                                       _core/_RegisterFile/mux23_81
    SLICE_X34Y34.C2      net (fanout=1)        1.151   _core/_RegisterFile/mux23_81
    SLICE_X34Y34.CLK     Tas                   0.373   _core/data_from_reg_1<9>
                                                       _core/_RegisterFile/mux23_3
                                                       _core/_RegisterFile/mux23_2_f7
                                                       _core/data_from_reg_1_9
    -------------------------------------------------  ---------------------------
    Total                                      8.654ns (2.741ns logic, 5.913ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point _core/data_from_reg_1_9 (SLICE_X34Y34.D1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_1_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.029ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.471 - 0.482)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_1_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOB0     Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X23Y26.A2      net (fanout=1)        3.056   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb
    SLICE_X23Y26.A       Tilo                  0.259   _core/dest_reg_index<3>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux41
    SLICE_X23Y26.B5      net (fanout=10)       0.773   data_from_ram_b<3>
    SLICE_X23Y26.B       Tilo                  0.259   _core/dest_reg_index<3>
                                                       _core/core_state_read_index_1<3>1
    SLICE_X34Y34.D1      net (fanout=32)       2.452   _core/read_index_1<3>
    SLICE_X34Y34.CLK     Tas                   0.380   _core/data_from_reg_1<9>
                                                       _core/_RegisterFile/mux23_4
                                                       _core/_RegisterFile/mux23_2_f7
                                                       _core/data_from_reg_1_9
    -------------------------------------------------  ---------------------------
    Total                                      9.029ns (2.748ns logic, 6.281ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_1_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.315ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.471 - 0.488)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_1_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y14.DOB0    Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X23Y26.A5      net (fanout=1)        2.342   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb
    SLICE_X23Y26.A       Tilo                  0.259   _core/dest_reg_index<3>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux41
    SLICE_X23Y26.B5      net (fanout=10)       0.773   data_from_ram_b<3>
    SLICE_X23Y26.B       Tilo                  0.259   _core/dest_reg_index<3>
                                                       _core/core_state_read_index_1<3>1
    SLICE_X34Y34.D1      net (fanout=32)       2.452   _core/read_index_1<3>
    SLICE_X34Y34.CLK     Tas                   0.380   _core/data_from_reg_1<9>
                                                       _core/_RegisterFile/mux23_4
                                                       _core/_RegisterFile/mux23_2_f7
                                                       _core/data_from_reg_1_9
    -------------------------------------------------  ---------------------------
    Total                                      8.315ns (2.748ns logic, 5.567ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3 (FF)
  Destination:          _core/data_from_reg_1_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.904ns (Levels of Logic = 3)
  Clock Path Skew:      0.040ns (0.294 - 0.254)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3 to _core/data_from_reg_1_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y41.CQ      Tcko                  0.391   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3
    SLICE_X23Y26.A4      net (fanout=13)       1.390   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>
    SLICE_X23Y26.A       Tilo                  0.259   _core/dest_reg_index<3>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux41
    SLICE_X23Y26.B5      net (fanout=10)       0.773   data_from_ram_b<3>
    SLICE_X23Y26.B       Tilo                  0.259   _core/dest_reg_index<3>
                                                       _core/core_state_read_index_1<3>1
    SLICE_X34Y34.D1      net (fanout=32)       2.452   _core/read_index_1<3>
    SLICE_X34Y34.CLK     Tas                   0.380   _core/data_from_reg_1<9>
                                                       _core/_RegisterFile/mux23_4
                                                       _core/_RegisterFile/mux23_2_f7
                                                       _core/data_from_reg_1_9
    -------------------------------------------------  ---------------------------
    Total                                      5.904ns (1.289ns logic, 4.615ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point _core/data_from_reg_1_9 (SLICE_X34Y34.C1), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_1_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.956ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.471 - 0.488)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_1_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y6.DOB0     Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X19Y24.B1      net (fanout=1)        2.563   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb
    SLICE_X19Y24.B       Tilo                  0.259   _core/dest_reg_index<1>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux21
    SLICE_X32Y37.B4      net (fanout=138)      2.493   data_from_ram_b<1>
    SLICE_X32Y37.B       Tilo                  0.205   _core/_RegisterFile/r22<11>
                                                       _core/_RegisterFile/mux23_8
    SLICE_X34Y34.C1      net (fanout=1)        1.213   _core/_RegisterFile/mux23_8
    SLICE_X34Y34.CLK     Tas                   0.373   _core/data_from_reg_1<9>
                                                       _core/_RegisterFile/mux23_3
                                                       _core/_RegisterFile/mux23_2_f7
                                                       _core/data_from_reg_1_9
    -------------------------------------------------  ---------------------------
    Total                                      8.956ns (2.687ns logic, 6.269ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_1_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.333ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.471 - 0.479)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_1_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOB0     Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X19Y24.A6      net (fanout=1)        2.353   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb
    SLICE_X19Y24.A       Tilo                  0.259   _core/dest_reg_index<1>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux11
    SLICE_X32Y37.B5      net (fanout=137)      2.080   data_from_ram_b<0>
    SLICE_X32Y37.B       Tilo                  0.205   _core/_RegisterFile/r22<11>
                                                       _core/_RegisterFile/mux23_8
    SLICE_X34Y34.C1      net (fanout=1)        1.213   _core/_RegisterFile/mux23_8
    SLICE_X34Y34.CLK     Tas                   0.373   _core/data_from_reg_1<9>
                                                       _core/_RegisterFile/mux23_3
                                                       _core/_RegisterFile/mux23_2_f7
                                                       _core/data_from_reg_1_9
    -------------------------------------------------  ---------------------------
    Total                                      8.333ns (2.687ns logic, 5.646ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          _core/data_from_reg_1_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.290ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.471 - 0.482)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to _core/data_from_reg_1_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOB0    Trcko_DOB             1.850   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X19Y24.B3      net (fanout=1)        1.897   _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb
    SLICE_X19Y24.B       Tilo                  0.259   _core/dest_reg_index<1>
                                                       _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux21
    SLICE_X32Y37.B4      net (fanout=138)      2.493   data_from_ram_b<1>
    SLICE_X32Y37.B       Tilo                  0.205   _core/_RegisterFile/r22<11>
                                                       _core/_RegisterFile/mux23_8
    SLICE_X34Y34.C1      net (fanout=1)        1.213   _core/_RegisterFile/mux23_8
    SLICE_X34Y34.CLK     Tas                   0.373   _core/data_from_reg_1<9>
                                                       _core/_RegisterFile/mux23_3
                                                       _core/_RegisterFile/mux23_2_f7
                                                       _core/data_from_reg_1_9
    -------------------------------------------------  ---------------------------
    Total                                      8.290ns (2.687ns logic, 5.603ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point _vgaController/_pixelGenerator/random_number_3 (SLICE_X16Y27.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _vgaController/_pixelGenerator/random_number_2 (FF)
  Destination:          _vgaController/_pixelGenerator/random_number_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _vgaController/_pixelGenerator/random_number_2 to _vgaController/_pixelGenerator/random_number_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.CQ      Tcko                  0.200   _vgaController/_pixelGenerator/random_number<3>
                                                       _vgaController/_pixelGenerator/random_number_2
    SLICE_X16Y27.DX      net (fanout=2)        0.131   _vgaController/_pixelGenerator/random_number<2>
    SLICE_X16Y27.CLK     Tckdi       (-Th)    -0.048   _vgaController/_pixelGenerator/random_number<3>
                                                       _vgaController/_pixelGenerator/random_number_3
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point _vgaController/_pixelGenerator/random_number_1 (SLICE_X16Y27.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _vgaController/_pixelGenerator/random_number_0 (FF)
  Destination:          _vgaController/_pixelGenerator/random_number_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _vgaController/_pixelGenerator/random_number_0 to _vgaController/_pixelGenerator/random_number_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.AQ      Tcko                  0.200   _vgaController/_pixelGenerator/random_number<3>
                                                       _vgaController/_pixelGenerator/random_number_0
    SLICE_X16Y27.BX      net (fanout=2)        0.146   _vgaController/_pixelGenerator/random_number<0>
    SLICE_X16Y27.CLK     Tckdi       (-Th)    -0.048   _vgaController/_pixelGenerator/random_number<3>
                                                       _vgaController/_pixelGenerator/random_number_1
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.248ns logic, 0.146ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------

Paths for end point _ioController/_sevenSeg/anode_counter_1 (SLICE_X34Y13.CE), 20 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _ioController/_sevenSeg/counter_11 (FF)
  Destination:          _ioController/_sevenSeg/anode_counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.127 - 0.125)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _ioController/_sevenSeg/counter_11 to _ioController/_sevenSeg/anode_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y13.DQ      Tcko                  0.200   _ioController/_sevenSeg/counter<11>
                                                       _ioController/_sevenSeg/counter_11
    SLICE_X34Y13.C5      net (fanout=3)        0.170   _ioController/_sevenSeg/counter<11>
    SLICE_X34Y13.C       Tilo                  0.156   _ioController/_sevenSeg/anode_counter<1>
                                                       _ioController/_sevenSeg/GND_11_o_GND_11_o_equal_5_o<19>4
    SLICE_X34Y13.CE      net (fanout=1)        0.010   _ioController/_sevenSeg/GND_11_o_GND_11_o_equal_5_o
    SLICE_X34Y13.CLK     Tckce       (-Th)     0.102   _ioController/_sevenSeg/anode_counter<1>
                                                       _ioController/_sevenSeg/anode_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.254ns logic, 0.180ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.576ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _ioController/_sevenSeg/counter_12 (FF)
  Destination:          _ioController/_sevenSeg/anode_counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.127 - 0.126)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _ioController/_sevenSeg/counter_12 to _ioController/_sevenSeg/anode_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y14.AQ      Tcko                  0.200   _ioController/_sevenSeg/counter<15>
                                                       _ioController/_sevenSeg/counter_12
    SLICE_X34Y13.C3      net (fanout=3)        0.313   _ioController/_sevenSeg/counter<12>
    SLICE_X34Y13.C       Tilo                  0.156   _ioController/_sevenSeg/anode_counter<1>
                                                       _ioController/_sevenSeg/GND_11_o_GND_11_o_equal_5_o<19>4
    SLICE_X34Y13.CE      net (fanout=1)        0.010   _ioController/_sevenSeg/GND_11_o_GND_11_o_equal_5_o
    SLICE_X34Y13.CLK     Tckce       (-Th)     0.102   _ioController/_sevenSeg/anode_counter<1>
                                                       _ioController/_sevenSeg/anode_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.254ns logic, 0.323ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.648ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _ioController/_sevenSeg/counter_13 (FF)
  Destination:          _ioController/_sevenSeg/anode_counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.649ns (Levels of Logic = 2)
  Clock Path Skew:      0.001ns (0.127 - 0.126)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _ioController/_sevenSeg/counter_13 to _ioController/_sevenSeg/anode_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y14.BQ      Tcko                  0.200   _ioController/_sevenSeg/counter<15>
                                                       _ioController/_sevenSeg/counter_13
    SLICE_X34Y13.D5      net (fanout=3)        0.219   _ioController/_sevenSeg/counter<13>
    SLICE_X34Y13.D       Tilo                  0.156   _ioController/_sevenSeg/anode_counter<1>
                                                       _ioController/_sevenSeg/GND_11_o_GND_11_o_equal_5_o<19>2
    SLICE_X34Y13.C6      net (fanout=1)        0.010   _ioController/_sevenSeg/GND_11_o_GND_11_o_equal_5_o<19>1
    SLICE_X34Y13.C       Tilo                  0.156   _ioController/_sevenSeg/anode_counter<1>
                                                       _ioController/_sevenSeg/GND_11_o_GND_11_o_equal_5_o<19>4
    SLICE_X34Y13.CE      net (fanout=1)        0.010   _ioController/_sevenSeg/GND_11_o_GND_11_o_equal_5_o
    SLICE_X34Y13.CLK     Tckce       (-Th)     0.102   _ioController/_sevenSeg/anode_counter<1>
                                                       _ioController/_sevenSeg/anode_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.649ns (0.410ns logic, 0.239ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y26.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y26.CLKB
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: _vgaRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y28.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.390|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 119797 paths, 0 nets, and 7785 connections

Design statistics:
   Minimum period:   9.390ns{1}   (Maximum frequency: 106.496MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Dec  2 17:23:51 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 424 MB



