Partition Merge report for frequency_meter_Nios_display
Tue Oct 06 11:06:38 2020
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge DSP Block Usage Summary
 10. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Tue Oct 06 11:06:38 2020           ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                   ; frequency_meter_Nios_display                    ;
; Top-level Entity Name           ; frequency_meter_Nios_display                    ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 2829                                            ;
; Total pins                      ; 54                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,664,960                                       ;
; Total DSP Blocks                ; 3                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Post-Fit               ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                           ;
+------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------+---------+
; Name                                                                   ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                    ; Details ;
+------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------+---------+
; freq_m_module:freq_meter|clk_base                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL_base:pll_base|PLL_base_0002:pll_base_inst|altera_pll:altera_pll_i|outclk_wire[0] ; N/A     ;
; Nios_display_system:u0|Nios_display_system_freq_en:freq_en|readdata[0] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Nios_display_system:u0|Nios_display_system_freq_en:freq_en|readdata[0]               ; N/A     ;
; Nios_display_system:u0|Nios_display_system_freq_en:freq_en|readdata[0] ; post-fitting  ; connected ; Top                            ; post-synthesis    ; Nios_display_system:u0|Nios_display_system_freq_en:freq_en|readdata[0]               ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                  ; N/A     ;
; freq_m_module:freq_meter|cout_b                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; freq_m_module:freq_meter|cout_b                                                      ; N/A     ;
; lvds_freq                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; lvds_freq                                                                            ; N/A     ;
; lvds_freq                                                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; lvds_freq                                                                            ; N/A     ;
+------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                       ;
+---------------------------------------------+---------+------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top     ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------+------------------+--------------------------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1548    ; 79               ; 227                            ; 0                              ;
;                                             ;         ;                  ;                                ;                                ;
; Combinational ALUT usage for logic          ; 2280    ; 122              ; 232                            ; 0                              ;
;     -- 7 input functions                    ; 51      ; 0                ; 1                              ; 0                              ;
;     -- 6 input functions                    ; 534     ; 23               ; 67                             ; 0                              ;
;     -- 5 input functions                    ; 462     ; 32               ; 28                             ; 0                              ;
;     -- 4 input functions                    ; 429     ; 16               ; 22                             ; 0                              ;
;     -- <=3 input functions                  ; 804     ; 51               ; 114                            ; 0                              ;
; Memory ALUT usage                           ; 0       ; 0                ; 0                              ; 0                              ;
;     -- 64-address deep                      ; 0       ; 0                ; 0                              ; 0                              ;
;     -- 32-address deep                      ; 0       ; 0                ; 0                              ; 0                              ;
;                                             ;         ;                  ;                                ;                                ;
; Dedicated logic registers                   ; 2311    ; 110              ; 408                            ; 0                              ;
;                                             ;         ;                  ;                                ;                                ;
;                                             ;         ;                  ;                                ;                                ;
; I/O pins                                    ; 52      ; 0                ; 0                              ; 2                              ;
; I/O registers                               ; 0       ; 0                ; 0                              ; 0                              ;
; Total block memory bits                     ; 1663936 ; 0                ; 1024                           ; 0                              ;
; Total block memory implementation bits      ; 0       ; 0                ; 0                              ; 0                              ;
; JTAG                                        ; 0       ; 0                ; 0                              ; 1                              ;
; DSP block                                   ; 3       ; 0                ; 0                              ; 0                              ;
;                                             ;         ;                  ;                                ;                                ;
; Connections                                 ;         ;                  ;                                ;                                ;
;     -- Input Connections                    ; 3033    ; 168              ; 681                            ; 1                              ;
;     -- Registered Input Connections         ; 2307    ; 127              ; 436                            ; 0                              ;
;     -- Output Connections                   ; 47      ; 433              ; 34                             ; 3369                           ;
;     -- Registered Output Connections        ; 7       ; 433              ; 0                              ; 0                              ;
;                                             ;         ;                  ;                                ;                                ;
; Internal Connections                        ;         ;                  ;                                ;                                ;
;     -- Total Connections                    ; 26672   ; 1333             ; 2372                           ; 3383                           ;
;     -- Registered Connections               ; 13771   ; 1067             ; 1338                           ; 0                              ;
;                                             ;         ;                  ;                                ;                                ;
; External Connections                        ;         ;                  ;                                ;                                ;
;     -- Top                                  ; 72      ; 201              ; 5                              ; 2802                           ;
;     -- sld_hub:auto_hub                     ; 201     ; 22               ; 228                            ; 150                            ;
;     -- sld_signaltap:auto_signaltap_0       ; 5       ; 228              ; 64                             ; 418                            ;
;     -- hard_block:auto_generated_inst       ; 2802    ; 150              ; 418                            ; 0                              ;
;                                             ;         ;                  ;                                ;                                ;
; Partition Interface                         ;         ;                  ;                                ;                                ;
;     -- Input Ports                          ; 61      ; 111              ; 74                             ; 6                              ;
;     -- Output Ports                         ; 16      ; 128              ; 19                             ; 12                             ;
;     -- Bidir Ports                          ; 36      ; 0                ; 0                              ; 0                              ;
;                                             ;         ;                  ;                                ;                                ;
; Registered Ports                            ;         ;                  ;                                ;                                ;
;     -- Registered Input Ports               ; 0       ; 11               ; 10                             ; 0                              ;
;     -- Registered Output Ports              ; 0       ; 68               ; 5                              ; 0                              ;
;                                             ;         ;                  ;                                ;                                ;
; Port Connectivity                           ;         ;                  ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0       ; 2                ; 14                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0       ; 45               ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0       ; 0                ; 18                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0       ; 0                ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0       ; 84               ; 4                              ; 0                              ;
;     -- Output Ports with no Source          ; 0       ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0       ; 89               ; 18                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0       ; 76               ; 7                              ; 0                              ;
+---------------------------------------------+---------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+
; Name                                                                                                                                                                                                                                        ; Partition ; Type          ; Location ; Status                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+
; FPGA_CLK1_50                                                                                                                                                                                                                                ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- FPGA_CLK1_50                                                                                                                                                                                                                         ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- FPGA_CLK1_50~input                                                                                                                                                                                                                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; FPGA_CLK2_50                                                                                                                                                                                                                                ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- FPGA_CLK2_50                                                                                                                                                                                                                         ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- FPGA_CLK2_50~input                                                                                                                                                                                                                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; FPGA_CLK3_50                                                                                                                                                                                                                                ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- FPGA_CLK3_50                                                                                                                                                                                                                         ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- FPGA_CLK3_50~input                                                                                                                                                                                                                   ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; GPIO[0]                                                                                                                                                                                                                                     ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[0]                                                                                                                                                                                                                              ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[0]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; GPIO[10]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[10]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[10]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; GPIO[11]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[11]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[11]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; GPIO[12]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[12]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[12]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; GPIO[13]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[13]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[13]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; GPIO[14]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[14]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[14]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; GPIO[15]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[15]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[15]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; GPIO[16]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[16]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[16]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; GPIO[17]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[17]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[17]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; GPIO[18]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[18]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[18]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; GPIO[19]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[19]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[19]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; GPIO[1]                                                                                                                                                                                                                                     ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[1]                                                                                                                                                                                                                              ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[1]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; GPIO[20]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[20]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[20]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; GPIO[21]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[21]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[21]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; GPIO[22]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[22]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[22]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; GPIO[23]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[23]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[23]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; GPIO[24]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[24]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[24]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; GPIO[25]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[25]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[25]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; GPIO[26]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[26]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[26]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; GPIO[27]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[27]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[27]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; GPIO[28]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[28]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[28]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; GPIO[29]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[29]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[29]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; GPIO[2]                                                                                                                                                                                                                                     ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[2]                                                                                                                                                                                                                              ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[2]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; GPIO[30]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[30]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[30]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; GPIO[31]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[31]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[31]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; GPIO[32]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[32]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[32]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; GPIO[33]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[33]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[33]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; GPIO[34]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[34]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[34]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; GPIO[35]                                                                                                                                                                                                                                    ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[35]                                                                                                                                                                                                                             ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[35]~output                                                                                                                                                                                                                      ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; GPIO[3]                                                                                                                                                                                                                                     ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[3]                                                                                                                                                                                                                              ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[3]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; GPIO[4]                                                                                                                                                                                                                                     ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[4]                                                                                                                                                                                                                              ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[4]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; GPIO[5]                                                                                                                                                                                                                                     ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[5]                                                                                                                                                                                                                              ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[5]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; GPIO[6]                                                                                                                                                                                                                                     ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[6]                                                                                                                                                                                                                              ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[6]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; GPIO[7]                                                                                                                                                                                                                                     ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[7]                                                                                                                                                                                                                              ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[7]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; GPIO[8]                                                                                                                                                                                                                                     ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[8]                                                                                                                                                                                                                              ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[8]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; GPIO[9]                                                                                                                                                                                                                                     ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- GPIO[9]                                                                                                                                                                                                                              ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- GPIO[9]~output                                                                                                                                                                                                                       ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; KEY[0]                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- KEY[0]                                                                                                                                                                                                                               ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[0]~input                                                                                                                                                                                                                         ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; KEY[1]                                                                                                                                                                                                                                      ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- KEY[1]                                                                                                                                                                                                                               ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- KEY[1]~input                                                                                                                                                                                                                         ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; LED[0]                                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LED[0]                                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[0]~output                                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; LED[1]                                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LED[1]                                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[1]~output                                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; LED[2]                                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LED[2]                                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[2]~output                                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; LED[3]                                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LED[3]                                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[3]~output                                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; LED[4]                                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LED[4]                                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[4]~output                                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; LED[5]                                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LED[5]                                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[5]~output                                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; LED[6]                                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LED[6]                                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[6]~output                                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; LED[7]                                                                                                                                                                                                                                      ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LED[7]                                                                                                                                                                                                                               ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LED[7]~output                                                                                                                                                                                                                        ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; SW[0]                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[0]                                                                                                                                                                                                                                ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[0]~input                                                                                                                                                                                                                          ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; SW[1]                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[1]                                                                                                                                                                                                                                ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[1]~input                                                                                                                                                                                                                          ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; SW[2]                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[2]                                                                                                                                                                                                                                ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[2]~input                                                                                                                                                                                                                          ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; SW[3]                                                                                                                                                                                                                                       ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- SW[3]                                                                                                                                                                                                                                ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- SW[3]~input                                                                                                                                                                                                                          ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; altera_reserved_tck                                                                                                                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tck                                                                                                                                                                                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tck~input                                                                                                                                                                                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; altera_reserved_tdi                                                                                                                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tdi                                                                                                                                                                                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; altera_reserved_tdo                                                                                                                                                                                                                         ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- altera_reserved_tdo                                                                                                                                                                                                                  ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                                           ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; altera_reserved_tms                                                                                                                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- altera_reserved_tms                                                                                                                                                                                                                  ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- altera_reserved_tms~input                                                                                                                                                                                                            ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_0_                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_10_                                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_11_                                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_12_                                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_13_                                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_14_                                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_15_                                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_16_                                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_17_                                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_18_                                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_19_                                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_1_                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_20_                                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_21_                                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_22_                                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_23_                                                                                                                                         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_2_                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_3_                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_4_                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_5_                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_6_                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_7_                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_8_                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_receive_9_                                                                                                                                          ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_send_0_                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_send_1_                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_jtag_uart_0_Nios_display_system_jtag_uart_0_alt_jtag_atlantic_inst_ep_fabric_send_2_                                                                                                                                             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_clr             ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ena             ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_0_        ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_1_        ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_0_       ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_1_       ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_rti  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_udr  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_uir  ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tms         ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdi             ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdo             ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; jtag.bp.u0_nios2_gen2_0_cpu_the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci_the_Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper_Nios_display_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_usr1            ; Top       ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; lvds_freq                                                                                                                                                                                                                                   ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- lvds_freq                                                                                                                                                                                                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- lvds_freq~input                                                                                                                                                                                                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
; pre_syn.bp.freq_meter_clk_base                                                                                                                                                                                                              ; Top       ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                             ;           ;               ;          ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+---------------+----------+--------------------------------------------+


+------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                           ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimate of Logic utilization (ALMs needed) ; 1871               ;
;                                             ;                    ;
; Combinational ALUT usage for logic          ; 2634               ;
;     -- 7 input functions                    ; 52                 ;
;     -- 6 input functions                    ; 624                ;
;     -- 5 input functions                    ; 522                ;
;     -- 4 input functions                    ; 467                ;
;     -- <=3 input functions                  ; 969                ;
;                                             ;                    ;
; Dedicated logic registers                   ; 2829               ;
;                                             ;                    ;
; I/O pins                                    ; 54                 ;
; Total MLAB memory bits                      ; 0                  ;
; Total block memory bits                     ; 1664960            ;
;                                             ;                    ;
; Total DSP Blocks                            ; 3                  ;
;                                             ;                    ;
; Total PLLs                                  ; 1                  ;
;     -- PLLs                                 ; 1                  ;
;                                             ;                    ;
; Maximum fan-out node                        ; FPGA_CLK1_50~input ;
; Maximum fan-out                             ; 2580               ;
; Total fan-out                               ; 29728              ;
; Average fan-out                             ; 4.89               ;
+---------------------------------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------------------+
; Nios_display_system:u0|Nios_display_system_jtag_uart_0:jtag_uart_0|Nios_display_system_jtag_uart_0_scfifo_r:the_Nios_display_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                     ;
; Nios_display_system:u0|Nios_display_system_jtag_uart_0:jtag_uart_0|Nios_display_system_jtag_uart_0_scfifo_w:the_Nios_display_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                     ;
; Nios_display_system:u0|Nios_display_system_nios2_gen2_0:nios2_gen2_0|Nios_display_system_nios2_gen2_0_cpu:cpu|Nios_display_system_nios2_gen2_0_cpu_bht_module:Nios_display_system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; None                                     ;
; Nios_display_system:u0|Nios_display_system_nios2_gen2_0:nios2_gen2_0|Nios_display_system_nios2_gen2_0_cpu:cpu|Nios_display_system_nios2_gen2_0_cpu_dc_data_module:Nios_display_system_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None                                     ;
; Nios_display_system:u0|Nios_display_system_nios2_gen2_0:nios2_gen2_0|Nios_display_system_nios2_gen2_0_cpu:cpu|Nios_display_system_nios2_gen2_0_cpu_dc_tag_module:Nios_display_system_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5pi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 11           ; 64           ; 11           ; 704     ; None                                     ;
; Nios_display_system:u0|Nios_display_system_nios2_gen2_0:nios2_gen2_0|Nios_display_system_nios2_gen2_0_cpu:cpu|Nios_display_system_nios2_gen2_0_cpu_dc_victim_module:Nios_display_system_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None                                     ;
; Nios_display_system:u0|Nios_display_system_nios2_gen2_0:nios2_gen2_0|Nios_display_system_nios2_gen2_0_cpu:cpu|Nios_display_system_nios2_gen2_0_cpu_ic_data_module:Nios_display_system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                                     ;
; Nios_display_system:u0|Nios_display_system_nios2_gen2_0:nios2_gen2_0|Nios_display_system_nios2_gen2_0_cpu:cpu|Nios_display_system_nios2_gen2_0_cpu_ic_tag_module:Nios_display_system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_tgj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048    ; None                                     ;
; Nios_display_system:u0|Nios_display_system_nios2_gen2_0:nios2_gen2_0|Nios_display_system_nios2_gen2_0_cpu:cpu|Nios_display_system_nios2_gen2_0_cpu_nios2_oci:the_Nios_display_system_nios2_gen2_0_cpu_nios2_oci|Nios_display_system_nios2_gen2_0_cpu_nios2_ocimem:the_Nios_display_system_nios2_gen2_0_cpu_nios2_ocimem|Nios_display_system_nios2_gen2_0_cpu_ociram_sp_ram_module:Nios_display_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                                     ;
; Nios_display_system:u0|Nios_display_system_nios2_gen2_0:nios2_gen2_0|Nios_display_system_nios2_gen2_0_cpu:cpu|Nios_display_system_nios2_gen2_0_cpu_register_bank_a_module:Nios_display_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                                     ;
; Nios_display_system:u0|Nios_display_system_nios2_gen2_0:nios2_gen2_0|Nios_display_system_nios2_gen2_0_cpu:cpu|Nios_display_system_nios2_gen2_0_cpu_register_bank_b_module:Nios_display_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                                     ;
; Nios_display_system:u0|Nios_display_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4lk1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                         ; AUTO ; Single Port      ; 50000        ; 32           ; --           ; --           ; 1600000 ; Nios_display_system_onchip_memory2_0.hex ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o184:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 512          ; 2            ; 512          ; 2            ; 1024    ; None                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------------------+


+-----------------------------------------------+
; Partition Merge DSP Block Usage Summary       ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Tue Oct 06 11:06:34 2020
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off frequency_meter_Nios_display -c frequency_meter_Nios_display --merge=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning (35010): Previously generated Fitter netlist for partition "Top" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included
    Info (35011): Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 38 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FPGA_CLK2_50" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.v Line: 10
    Warning (15610): No output dependent on input pin "FPGA_CLK3_50" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE0_Nano_SoC_project/frequency_meter_Nios_display.v Line: 11
Info (21057): Implemented 4896 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 9 output pins
    Info (21060): Implemented 36 bidirectional pins
    Info (21061): Implemented 4370 logic cells
    Info (21064): Implemented 463 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Partition Merge was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 5023 megabytes
    Info: Processing ended: Tue Oct 06 11:06:38 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


