
*** Running vivado
    with args -log blk_mem_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source blk_mem_gen_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1189.465 ; gain = 70.996 ; free physical = 129 ; free virtual = 5848
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/vga_controller/picture_display/vga.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (11#1) [/home/matthew/Matthew/UCT/2020/Embedded3/Image-Masking-Accelerator/vga_controller/picture_display/vga.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:70]
Finished RTL Elaboration : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1390.863 ; gain = 272.395 ; free physical = 397 ; free virtual = 5880
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1390.863 ; gain = 272.395 ; free physical = 407 ; free virtual = 5890
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1603.902 ; gain = 0.000 ; free physical = 159 ; free virtual = 5654
Finished Constraint Validation : Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 1603.902 ; gain = 485.434 ; free physical = 244 ; free virtual = 5740
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 1603.902 ; gain = 485.434 ; free physical = 245 ; free virtual = 5740
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 1603.902 ; gain = 485.434 ; free physical = 246 ; free virtual = 5741
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 1603.902 ; gain = 485.434 ; free physical = 238 ; free virtual = 5733
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 1603.902 ; gain = 485.434 ; free physical = 269 ; free virtual = 5760
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 1603.902 ; gain = 485.434 ; free physical = 135 ; free virtual = 5635
Finished Timing Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 1603.902 ; gain = 485.434 ; free physical = 133 ; free virtual = 5633
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 1603.902 ; gain = 485.434 ; free physical = 131 ; free virtual = 5631
Finished IO Insertion : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 1603.902 ; gain = 485.434 ; free physical = 132 ; free virtual = 5632
Finished Renaming Generated Instances : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 1603.902 ; gain = 485.434 ; free physical = 132 ; free virtual = 5632
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 1603.902 ; gain = 485.434 ; free physical = 132 ; free virtual = 5632
Finished Renaming Generated Ports : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 1603.902 ; gain = 485.434 ; free physical = 132 ; free virtual = 5632
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 1603.902 ; gain = 485.434 ; free physical = 132 ; free virtual = 5632
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 1603.902 ; gain = 485.434 ; free physical = 132 ; free virtual = 5632

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT3       |     4|
|2     |LUT4       |     1|
|3     |LUT5       |     1|
|4     |LUT6       |     8|
|5     |RAMB18E1   |     1|
|6     |RAMB36E1   |    12|
|7     |RAMB36E1_1 |    12|
|8     |RAMB36E1_2 |     4|
|9     |FDRE       |    12|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 1603.902 ; gain = 485.434 ; free physical = 132 ; free virtual = 5632
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 1603.902 ; gain = 498.020 ; free physical = 175 ; free virtual = 5659
