<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › sysdev › fsl_ifc.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>fsl_ifc.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2011 Freescale Semiconductor, Inc</span>
<span class="cm"> *</span>
<span class="cm"> * Freescale Integrated Flash Controller</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Dipen Dudhat &lt;Dipen.Dudhat@freescale.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> * under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> * Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> * option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/compiler.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/of.h&gt;</span>
<span class="cp">#include &lt;linux/of_device.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;asm/prom.h&gt;</span>
<span class="cp">#include &lt;asm/fsl_ifc.h&gt;</span>

<span class="k">struct</span> <span class="n">fsl_ifc_ctrl</span> <span class="o">*</span><span class="n">fsl_ifc_ctrl_dev</span><span class="p">;</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">fsl_ifc_ctrl_dev</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * convert_ifc_address - convert the base address</span>
<span class="cm"> * @addr_base:	base address of the memory bank</span>
<span class="cm"> */</span>
<span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">convert_ifc_address</span><span class="p">(</span><span class="n">phys_addr_t</span> <span class="n">addr_base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">addr_base</span> <span class="o">&amp;</span> <span class="n">CSPR_BA</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">convert_ifc_address</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * fsl_ifc_find - find IFC bank</span>
<span class="cm"> * @addr_base:	base address of the memory bank</span>
<span class="cm"> *</span>
<span class="cm"> * This function walks IFC banks comparing &quot;Base address&quot; field of the CSPR</span>
<span class="cm"> * registers with the supplied addr_base argument. When bases match this</span>
<span class="cm"> * function returns bank number (starting with 0), otherwise it returns</span>
<span class="cm"> * appropriate errno value.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">fsl_ifc_find</span><span class="p">(</span><span class="n">phys_addr_t</span> <span class="n">addr_base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">fsl_ifc_ctrl_dev</span> <span class="o">||</span> <span class="o">!</span><span class="n">fsl_ifc_ctrl_dev</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">fsl_ifc_ctrl_dev</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">cspr_cs</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">__be32</span> <span class="n">cspr</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">fsl_ifc_ctrl_dev</span><span class="o">-&gt;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">cspr_cs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cspr</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cspr</span> <span class="o">&amp;</span> <span class="n">CSPR_V</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">cspr</span> <span class="o">&amp;</span> <span class="n">CSPR_BA</span><span class="p">)</span> <span class="o">==</span>
				<span class="n">convert_ifc_address</span><span class="p">(</span><span class="n">addr_base</span><span class="p">))</span>
			<span class="k">return</span> <span class="n">i</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="o">-</span><span class="n">ENOENT</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">fsl_ifc_find</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">fsl_ifc_ctrl_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">fsl_ifc_ctrl</span> <span class="o">*</span><span class="n">ctrl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fsl_ifc_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ifc</span> <span class="o">=</span> <span class="n">ctrl</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Clear all the common status and event registers</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">in_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ifc</span><span class="o">-&gt;</span><span class="n">cm_evter_stat</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">IFC_CM_EVTER_STAT_CSER</span><span class="p">)</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ifc</span><span class="o">-&gt;</span><span class="n">cm_evter_stat</span><span class="p">,</span> <span class="n">IFC_CM_EVTER_STAT_CSER</span><span class="p">);</span>

	<span class="cm">/* enable all error and events */</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ifc</span><span class="o">-&gt;</span><span class="n">cm_evter_en</span><span class="p">,</span> <span class="n">IFC_CM_EVTER_EN_CSEREN</span><span class="p">);</span>

	<span class="cm">/* enable all error and event interrupts */</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ifc</span><span class="o">-&gt;</span><span class="n">cm_evter_intr_en</span><span class="p">,</span> <span class="n">IFC_CM_EVTER_INTR_EN_CSERIREN</span><span class="p">);</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ifc</span><span class="o">-&gt;</span><span class="n">cm_erattr0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ifc</span><span class="o">-&gt;</span><span class="n">cm_erattr1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">fsl_ifc_ctrl_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fsl_ifc_ctrl</span> <span class="o">*</span><span class="n">ctrl</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">free_irq</span><span class="p">(</span><span class="n">ctrl</span><span class="o">-&gt;</span><span class="n">nand_irq</span><span class="p">,</span> <span class="n">ctrl</span><span class="p">);</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">ctrl</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">ctrl</span><span class="p">);</span>

	<span class="n">irq_dispose_mapping</span><span class="p">(</span><span class="n">ctrl</span><span class="o">-&gt;</span><span class="n">nand_irq</span><span class="p">);</span>
	<span class="n">irq_dispose_mapping</span><span class="p">(</span><span class="n">ctrl</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>

	<span class="n">iounmap</span><span class="p">(</span><span class="n">ctrl</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">);</span>

	<span class="n">dev_set_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">ctrl</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * NAND events are split between an operational interrupt which only</span>
<span class="cm"> * receives OPC, and an error interrupt that receives everything else,</span>
<span class="cm"> * including non-NAND errors.  Whichever interrupt gets to it first</span>
<span class="cm"> * records the status and wakes the wait queue.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">nand_irq_lock</span><span class="p">);</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">check_nand_stat</span><span class="p">(</span><span class="k">struct</span> <span class="n">fsl_ifc_ctrl</span> <span class="o">*</span><span class="n">ctrl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fsl_ifc_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ifc</span> <span class="o">=</span> <span class="n">ctrl</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">stat</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">nand_irq_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">stat</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ifc</span><span class="o">-&gt;</span><span class="n">ifc_nand</span><span class="p">.</span><span class="n">nand_evter_stat</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">stat</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ifc</span><span class="o">-&gt;</span><span class="n">ifc_nand</span><span class="p">.</span><span class="n">nand_evter_stat</span><span class="p">,</span> <span class="n">stat</span><span class="p">);</span>
		<span class="n">ctrl</span><span class="o">-&gt;</span><span class="n">nand_stat</span> <span class="o">=</span> <span class="n">stat</span><span class="p">;</span>
		<span class="n">wake_up</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ctrl</span><span class="o">-&gt;</span><span class="n">nand_wait</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">nand_irq_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">stat</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">fsl_ifc_nand_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irqno</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fsl_ifc_ctrl</span> <span class="o">*</span><span class="n">ctrl</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">check_nand_stat</span><span class="p">(</span><span class="n">ctrl</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * NOTE: This interrupt is used to report ifc events of various kinds,</span>
<span class="cm"> * such as transaction errors on the chipselects.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">fsl_ifc_ctrl_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irqno</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fsl_ifc_ctrl</span> <span class="o">*</span><span class="n">ctrl</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fsl_ifc_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ifc</span> <span class="o">=</span> <span class="n">ctrl</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">err_axiid</span><span class="p">,</span> <span class="n">err_srcid</span><span class="p">,</span> <span class="n">status</span><span class="p">,</span> <span class="n">cs_err</span><span class="p">,</span> <span class="n">err_addr</span><span class="p">;</span>
	<span class="n">irqreturn_t</span> <span class="n">ret</span> <span class="o">=</span> <span class="n">IRQ_NONE</span><span class="p">;</span>

	<span class="cm">/* read for chip select error */</span>
	<span class="n">cs_err</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ifc</span><span class="o">-&gt;</span><span class="n">cm_evter_stat</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cs_err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">ctrl</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;transaction sent to IFC is not mapped to&quot;</span>
				<span class="s">&quot;any memory bank 0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">cs_err</span><span class="p">);</span>
		<span class="cm">/* clear the chip select error */</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ifc</span><span class="o">-&gt;</span><span class="n">cm_evter_stat</span><span class="p">,</span> <span class="n">IFC_CM_EVTER_STAT_CSER</span><span class="p">);</span>

		<span class="cm">/* read error attribute registers print the error information */</span>
		<span class="n">status</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ifc</span><span class="o">-&gt;</span><span class="n">cm_erattr0</span><span class="p">);</span>
		<span class="n">err_addr</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ifc</span><span class="o">-&gt;</span><span class="n">cm_erattr1</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">IFC_CM_ERATTR0_ERTYP_READ</span><span class="p">)</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">ctrl</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Read transaction error&quot;</span>
				<span class="s">&quot;CM_ERATTR0 0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">ctrl</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Write transaction error&quot;</span>
				<span class="s">&quot;CM_ERATTR0 0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>

		<span class="n">err_axiid</span> <span class="o">=</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">IFC_CM_ERATTR0_ERAID</span><span class="p">)</span> <span class="o">&gt;&gt;</span>
					<span class="n">IFC_CM_ERATTR0_ERAID_SHIFT</span><span class="p">;</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">ctrl</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;AXI ID of the error&quot;</span>
					<span class="s">&quot;transaction 0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">err_axiid</span><span class="p">);</span>

		<span class="n">err_srcid</span> <span class="o">=</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">IFC_CM_ERATTR0_ESRCID</span><span class="p">)</span> <span class="o">&gt;&gt;</span>
					<span class="n">IFC_CM_ERATTR0_ESRCID_SHIFT</span><span class="p">;</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">ctrl</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;SRC ID of the error&quot;</span>
					<span class="s">&quot;transaction 0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">err_srcid</span><span class="p">);</span>

		<span class="n">dev_err</span><span class="p">(</span><span class="n">ctrl</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Transaction Address corresponding to error&quot;</span>
					<span class="s">&quot;ERADDR 0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">err_addr</span><span class="p">);</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">check_nand_stat</span><span class="p">(</span><span class="n">ctrl</span><span class="p">))</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * fsl_ifc_ctrl_probe</span>
<span class="cm"> *</span>
<span class="cm"> * called by device layer when it finds a device matching</span>
<span class="cm"> * one our driver can handled. This code allocates all of</span>
<span class="cm"> * the resources needed for the controller only.  The</span>
<span class="cm"> * resources for the NAND banks themselves are allocated</span>
<span class="cm"> * in the chip probe function.</span>
<span class="cm">*/</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">fsl_ifc_ctrl_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>


	<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Freescale Integrated Flash Controller</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">fsl_ifc_ctrl_dev</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">fsl_ifc_ctrl_dev</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">fsl_ifc_ctrl_dev</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">dev_set_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">fsl_ifc_ctrl_dev</span><span class="p">);</span>

	<span class="cm">/* IOMAP the entire IFC region */</span>
	<span class="n">fsl_ifc_ctrl_dev</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">=</span> <span class="n">of_iomap</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">fsl_ifc_ctrl_dev</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to get memory region</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* get the Controller level irq */</span>
	<span class="n">fsl_ifc_ctrl_dev</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="n">irq_of_parse_and_map</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">fsl_ifc_ctrl_dev</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">==</span> <span class="n">NO_IRQ</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to get irq resource &quot;</span>
							<span class="s">&quot;for IFC</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* get the nand machine irq */</span>
	<span class="n">fsl_ifc_ctrl_dev</span><span class="o">-&gt;</span><span class="n">nand_irq</span> <span class="o">=</span>
			<span class="n">irq_of_parse_and_map</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">fsl_ifc_ctrl_dev</span><span class="o">-&gt;</span><span class="n">nand_irq</span> <span class="o">==</span> <span class="n">NO_IRQ</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to get irq resource &quot;</span>
						<span class="s">&quot;for NAND Machine</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">fsl_ifc_ctrl_dev</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">fsl_ifc_ctrl_init</span><span class="p">(</span><span class="n">fsl_ifc_ctrl_dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">init_waitqueue_head</span><span class="p">(</span><span class="o">&amp;</span><span class="n">fsl_ifc_ctrl_dev</span><span class="o">-&gt;</span><span class="n">nand_wait</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">fsl_ifc_ctrl_dev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">fsl_ifc_ctrl_irq</span><span class="p">,</span> <span class="n">IRQF_SHARED</span><span class="p">,</span>
			  <span class="s">&quot;fsl-ifc&quot;</span><span class="p">,</span> <span class="n">fsl_ifc_ctrl_dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to install irq (%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">fsl_ifc_ctrl_dev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_irq</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">fsl_ifc_ctrl_dev</span><span class="o">-&gt;</span><span class="n">nand_irq</span><span class="p">,</span> <span class="n">fsl_ifc_nand_irq</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			  <span class="s">&quot;fsl-ifc-nand&quot;</span><span class="p">,</span> <span class="n">fsl_ifc_ctrl_dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to install irq (%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">fsl_ifc_ctrl_dev</span><span class="o">-&gt;</span><span class="n">nand_irq</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_nandirq</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err_nandirq:</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">fsl_ifc_ctrl_dev</span><span class="o">-&gt;</span><span class="n">nand_irq</span><span class="p">,</span> <span class="n">fsl_ifc_ctrl_dev</span><span class="p">);</span>
	<span class="n">irq_dispose_mapping</span><span class="p">(</span><span class="n">fsl_ifc_ctrl_dev</span><span class="o">-&gt;</span><span class="n">nand_irq</span><span class="p">);</span>
<span class="nl">err_irq:</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">fsl_ifc_ctrl_dev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">fsl_ifc_ctrl_dev</span><span class="p">);</span>
	<span class="n">irq_dispose_mapping</span><span class="p">(</span><span class="n">fsl_ifc_ctrl_dev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
<span class="nl">err:</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">fsl_ifc_match</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;fsl,ifc&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">fsl_ifc_ctrl_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;fsl-ifc&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">of_match_table</span> <span class="o">=</span> <span class="n">fsl_ifc_match</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">probe</span>       <span class="o">=</span> <span class="n">fsl_ifc_ctrl_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>      <span class="o">=</span> <span class="n">fsl_ifc_ctrl_remove</span><span class="p">,</span>
<span class="p">};</span>

<span class="n">module_platform_driver</span><span class="p">(</span><span class="n">fsl_ifc_ctrl_driver</span><span class="p">);</span>

<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Freescale Semiconductor&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;Freescale Integrated Flash Controller driver&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
