{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 00:37:15 2016 " "Info: Processing started: Wed Nov 30 00:37:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115_i2sound -c DE2_115_i2sound " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_i2sound -c DE2_115_i2sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_config.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_config " "Info: Found entity 1: reg_config" {  } { { "reg_config.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/reg_config.v" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "audio_codec_config.v(39) " "Warning (10275): Verilog HDL Module Instantiation warning at audio_codec_config.v(39): ignored dangling comma in List of Port Connections" {  } { { "audio_codec_config.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/audio_codec_config.v" 39 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_codec_config.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file audio_codec_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_config " "Info: Found entity 1: audio_codec_config" {  } { { "audio_codec_config.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/audio_codec_config.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister " "Info: Found entity 1: ShiftRegister" {  } { { "ShiftRegister.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/ShiftRegister.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Info: Found entity 1: top_module" {  } { { "top_module.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/top_module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Info: Found entity 1: i2c" {  } { { "i2c.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/i2c.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keytr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file keytr.v" { { "Info" "ISGN_ENTITY_NAME" "1 keytr " "Info: Found entity 1: keytr" {  } { { "keytr.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/keytr.v" 47 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_50 audio_codec_config.v(30) " "Warning (10236): Verilog HDL Implicit Net warning at audio_codec_config.v(30): created implicit net for \"CLOCK_50\"" {  } { { "audio_codec_config.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/audio_codec_config.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "falling_edge keytr.v(106) " "Warning (10236): Verilog HDL Implicit Net warning at keytr.v(106): created implicit net for \"falling_edge\"" {  } { { "keytr.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/keytr.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Info: Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLOCK_500 top_module.v(38) " "Warning (10036): Verilog HDL or VHDL warning at top_module.v(38): object \"CLOCK_500\" assigned a value but never read" {  } { { "top_module.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/top_module.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 top_module.v(47) " "Warning (10230): Verilog HDL assignment warning at top_module.v(47): truncated value with size 32 to match size of target (11)" {  } { { "top_module.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/top_module.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG top_module.v(8) " "Warning (10034): Output port \"LEDG\" at top_module.v(8) has no driver" {  } { { "top_module.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/top_module.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..16\] top_module.v(9) " "Warning (10034): Output port \"LEDR\[17..16\]\" at top_module.v(9) has no driver" {  } { { "top_module.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/top_module.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister ShiftRegister:adc_data_bit " "Info: Elaborating entity \"ShiftRegister\" for hierarchy \"ShiftRegister:adc_data_bit\"" {  } { { "top_module.v" "adc_data_bit" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/top_module.v" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ShiftRegister.v(33) " "Warning (10230): Verilog HDL assignment warning at ShiftRegister.v(33): truncated value with size 32 to match size of target (4)" {  } { { "ShiftRegister.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/ShiftRegister.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec_config audio_codec_config:user " "Info: Elaborating entity \"audio_codec_config\" for hierarchy \"audio_codec_config:user\"" {  } { { "top_module.v" "user" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/top_module.v" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 audio_codec_config.v(25) " "Warning (10230): Verilog HDL assignment warning at audio_codec_config.v(25): truncated value with size 32 to match size of target (11)" {  } { { "audio_codec_config.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/audio_codec_config.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_config audio_codec_config:user\|reg_config:user " "Info: Elaborating entity \"reg_config\" for hierarchy \"audio_codec_config:user\|reg_config:user\"" {  } { { "audio_codec_config.v" "user" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/audio_codec_config.v" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 reg_config.v(70) " "Warning (10230): Verilog HDL assignment warning at reg_config.v(70): truncated value with size 32 to match size of target (1)" {  } { { "reg_config.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/reg_config.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 reg_config.v(83) " "Warning (10230): Verilog HDL assignment warning at reg_config.v(83): truncated value with size 32 to match size of target (6)" {  } { { "reg_config.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/reg_config.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 reg_config.v(91) " "Warning (10230): Verilog HDL assignment warning at reg_config.v(91): truncated value with size 32 to match size of target (5)" {  } { { "reg_config.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/reg_config.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 reg_config.v(93) " "Warning (10230): Verilog HDL assignment warning at reg_config.v(93): truncated value with size 32 to match size of target (7)" {  } { { "reg_config.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/reg_config.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 reg_config.v(127) " "Warning (10230): Verilog HDL assignment warning at reg_config.v(127): truncated value with size 32 to match size of target (11)" {  } { { "reg_config.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/reg_config.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c audio_codec_config:user\|i2c:adc_configure " "Info: Elaborating entity \"i2c\" for hierarchy \"audio_codec_config:user\|i2c:adc_configure\"" {  } { { "audio_codec_config.v" "adc_configure" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/audio_codec_config.v" 55 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c.v(85) " "Warning (10230): Verilog HDL assignment warning at i2c.v(85): truncated value with size 32 to match size of target (1)" {  } { { "i2c.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/i2c.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c.v(84) " "Warning (10230): Verilog HDL assignment warning at i2c.v(84): truncated value with size 32 to match size of target (1)" {  } { { "i2c.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/i2c.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c.v(109) " "Warning (10230): Verilog HDL assignment warning at i2c.v(109): truncated value with size 32 to match size of target (6)" {  } { { "i2c.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/i2c.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "i2c.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/i2c.v" 79 -1 0 } } { "i2c.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/i2c.v" 70 -1 0 } } { "i2c.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/i2c.v" 75 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[0\] GND " "Warning (13410): Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/top_module.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning (13410): Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/top_module.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/top_module.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/top_module.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/top_module.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/top_module.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/top_module.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/top_module.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[16\] GND " "Warning (13410): Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/top_module.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[17\] GND " "Warning (13410): Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/top_module.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 3 " "Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "COUNTER_500\[9\] " "Info: Register \"COUNTER_500\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "COUNTER_500\[10\] " "Info: Register \"COUNTER_500\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "audio_codec_config:user\|COUNTER_500\[10\] " "Info: Register \"audio_codec_config:user\|COUNTER_500\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Warning: Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "Warning (15610): No output dependent on input pin \"CLOCK_27\"" {  } { { "top_module.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/top_module.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "top_module.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/top_module.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "top_module.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/top_module.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "top_module.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/top_module.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "top_module.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/top_module.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "top_module.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/top_module.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "top_module.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/top_module.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "top_module.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/top_module.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "top_module.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/top_module.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "top_module.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/top_module.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "Warning (15610): No output dependent on input pin \"SW\[10\]\"" {  } { { "top_module.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/top_module.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "Warning (15610): No output dependent on input pin \"SW\[11\]\"" {  } { { "top_module.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/top_module.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "Warning (15610): No output dependent on input pin \"SW\[12\]\"" {  } { { "top_module.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/top_module.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "Warning (15610): No output dependent on input pin \"SW\[13\]\"" {  } { { "top_module.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/top_module.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "Warning (15610): No output dependent on input pin \"SW\[14\]\"" {  } { { "top_module.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/top_module.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "Warning (15610): No output dependent on input pin \"SW\[15\]\"" {  } { { "top_module.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/top_module.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "top_module.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/top_module.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "Warning (15610): No output dependent on input pin \"SW\[17\]\"" {  } { { "top_module.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/top_module.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCLRCK " "Warning (15610): No output dependent on input pin \"AUD_ADCLRCK\"" {  } { { "top_module.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/top_module.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_DACLRCK " "Warning (15610): No output dependent on input pin \"AUD_DACLRCK\"" {  } { { "top_module.v" "" { Text "C:/FYP2/Practical/Projects/DE2_115_i2sound/top_module.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "182 " "Info: Implemented 182 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Info: Implemented 28 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Info: Implemented 29 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Info: Implemented 1 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "124 " "Info: Implemented 124 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "276 " "Info: Peak virtual memory: 276 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 00:37:17 2016 " "Info: Processing ended: Wed Nov 30 00:37:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
