Classic Timing Analyzer report for top_de2
Fri Dec 20 09:47:12 2013
Quartus II Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'clock_50mhz'
  8. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------+----------------------------------------------+------------------------------+------------------------------+--------------+
; Type                                        ; Slack ; Required Time ; Actual Time                      ; From                                                                    ; To                                           ; From Clock                   ; To Clock                     ; Failed Paths ;
+---------------------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------+----------------------------------------------+------------------------------+------------------------------+--------------+
; Worst-case tsu                              ; N/A   ; None          ; 5.837 ns                         ; rst                                                                     ; top_level2:inst2|timer:fall_timer|state.high ; --                           ; clock_50mhz                  ; 0            ;
; Worst-case tco                              ; N/A   ; None          ; 10.069 ns                        ; top_level2:inst2|vga:vga_controller|vga_read:read_and_output|v_sync_out ; vga_vsync                                    ; clock_50mhz                  ; --                           ; 0            ;
; Worst-case tpd                              ; N/A   ; None          ; 2.612 ns                         ; altera_internal_jtag~TDO                                                ; altera_reserved_tdo                          ; --                           ; --                           ; 0            ;
; Worst-case th                               ; N/A   ; None          ; 2.228 ns                         ; altera_internal_jtag~TDIUTAP                                            ; sld_hub:auto_hub|jtag_ir_reg[9]              ; --                           ; altera_internal_jtag~TCKUTAP ; 0            ;
; Clock Setup: 'clock_50mhz'                  ; N/A   ; None          ; 121.34 MHz ( period = 8.241 ns ) ; top_level2:inst2|cs_compare:clear_shift|state[2]                        ; top_level2:inst2|sr_if:video_ram|do1         ; clock_50mhz                  ; clock_50mhz                  ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP' ; N/A   ; None          ; 135.21 MHz ( period = 7.396 ns ) ; sld_hub:auto_hub|irf_reg[1][5]                                          ; sld_hub:auto_hub|tdo                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0            ;
; Total number of failed paths                ;       ;               ;                                  ;                                                                         ;                                              ;                              ;                              ; 0            ;
+---------------------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------+----------------------------------------------+------------------------------+------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                          ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name              ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock_50mhz                  ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; altera_internal_jtag~TCKUTAP ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-6 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock_50mhz'                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                     ; To                                                                                                                       ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 121.34 MHz ( period = 8.241 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.029 ns                ;
; N/A                                     ; 123.21 MHz ( period = 8.116 ns )                    ; top_level2:inst2|vga:vga_controller|vga_np_check:np_check|in_np_state                                                    ; top_level2:inst2|sr_if:video_ram|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.877 ns                ;
; N/A                                     ; 124.94 MHz ( period = 8.004 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[0]                                                                         ; top_level2:inst2|sr_if:video_ram|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.792 ns                ;
; N/A                                     ; 126.42 MHz ( period = 7.910 ns )                    ; top_level2:inst2|vga:vga_controller|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[1]         ; top_level2:inst2|sr_if:video_ram|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.671 ns                ;
; N/A                                     ; 127.80 MHz ( period = 7.825 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[0]                                   ; top_level2:inst2|sr_if:video_ram|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.619 ns                ;
; N/A                                     ; 127.99 MHz ( period = 7.813 ns )                    ; top_level2:inst2|vga:vga_controller|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[0]      ; top_level2:inst2|sr_if:video_ram|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.574 ns                ;
; N/A                                     ; 128.78 MHz ( period = 7.765 ns )                    ; top_level2:inst2|vga:vga_controller|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[1]      ; top_level2:inst2|sr_if:video_ram|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.526 ns                ;
; N/A                                     ; 129.35 MHz ( period = 7.731 ns )                    ; top_level2:inst2|piece_lut:lookup_table|cur_mask[0]                                                                      ; top_level2:inst2|sr_if:video_ram|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.510 ns                ;
; N/A                                     ; 129.43 MHz ( period = 7.726 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[3]                                                                         ; top_level2:inst2|sr_if:video_ram|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.514 ns                ;
; N/A                                     ; 130.36 MHz ( period = 7.671 ns )                    ; top_level2:inst2|vga:vga_controller|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[0]         ; top_level2:inst2|sr_if:video_ram|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.432 ns                ;
; N/A                                     ; 130.68 MHz ( period = 7.652 ns )                    ; top_level2:inst2|vga:vga_controller|vga_score_check:score_check|in_score_state                                           ; top_level2:inst2|sr_if:video_ram|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.413 ns                ;
; N/A                                     ; 130.92 MHz ( period = 7.638 ns )                    ; top_level2:inst2|check_mask:check_piece_mask|state.wait_for_ram                                                          ; top_level2:inst2|sr_if:video_ram|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.421 ns                ;
; N/A                                     ; 132.36 MHz ( period = 7.555 ns )                    ; top_level2:inst2|de_piece:draw_erase_piece|state.writing                                                                 ; top_level2:inst2|sr_if:video_ram|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.345 ns                ;
; N/A                                     ; 132.52 MHz ( period = 7.546 ns )                    ; top_level2:inst2|vga:vga_controller|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[1]            ; top_level2:inst2|sr_if:video_ram|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.307 ns                ;
; N/A                                     ; 132.78 MHz ( period = 7.531 ns )                    ; top_level2:inst2|draw_score:output_score|state.writing                                                                   ; top_level2:inst2|sr_if:video_ram|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.336 ns                ;
; N/A                                     ; 134.03 MHz ( period = 7.461 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|state[0]                                                          ; top_level2:inst2|sr_if:video_ram|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.253 ns                ;
; N/A                                     ; 134.35 MHz ( period = 7.443 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|state[1]                                                          ; top_level2:inst2|sr_if:video_ram|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.235 ns                ;
; N/A                                     ; 134.48 MHz ( period = 7.436 ns )                    ; top_level2:inst2|vga:vga_controller|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[0]            ; top_level2:inst2|sr_if:video_ram|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.197 ns                ;
; N/A                                     ; 135.28 MHz ( period = 7.392 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[1]                                                                         ; top_level2:inst2|sr_if:video_ram|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.182 ns                ;
; N/A                                     ; 135.61 MHz ( period = 7.374 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|state[2]                                                          ; top_level2:inst2|sr_if:video_ram|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.166 ns                ;
; N/A                                     ; 138.58 MHz ( period = 7.216 ns )                    ; top_level2:inst2|draw_score:output_score|i[0]                                                                            ; top_level2:inst2|sr_if:video_ram|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.020 ns                ;
; N/A                                     ; 140.69 MHz ( period = 7.108 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[1]                                   ; top_level2:inst2|sr_if:video_ram|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.902 ns                ;
; N/A                                     ; 140.85 MHz ( period = 7.100 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_7bc:counter_7_bit|state[1]                                                    ; top_level2:inst2|sr_if:video_ram|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.905 ns                ;
; N/A                                     ; 142.31 MHz ( period = 7.027 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_7bc:counter_7_bit|state[0]                                                    ; top_level2:inst2|sr_if:video_ram|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.832 ns                ;
; N/A                                     ; 143.23 MHz ( period = 6.982 ns )                    ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; top_level2:inst2|sr_if:video_ram|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.750 ns                ;
; N/A                                     ; 143.88 MHz ( period = 6.950 ns )                    ; top_level2:inst2|piece_lut:lookup_table|cur_mask[4]                                                                      ; top_level2:inst2|sr_if:video_ram|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.729 ns                ;
; N/A                                     ; 143.88 MHz ( period = 6.950 ns )                    ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; top_level2:inst2|sr_if:video_ram|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.707 ns                ;
; N/A                                     ; 144.36 MHz ( period = 6.927 ns )                    ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; top_level2:inst2|sr_if:video_ram|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.710 ns                ;
; N/A                                     ; 144.82 MHz ( period = 6.905 ns )                    ; top_level2:inst2|piece_lut:lookup_table|cur_rom_addr[0]                                                                  ; top_level2:inst2|piece_lut:lookup_table|state.output2                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.688 ns                ;
; N/A                                     ; 144.86 MHz ( period = 6.903 ns )                    ; top_level2:inst2|piece_lut:lookup_table|cur_rom_addr[0]                                                                  ; top_level2:inst2|piece_lut:lookup_table|state.output1                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.686 ns                ;
; N/A                                     ; 144.99 MHz ( period = 6.897 ns )                    ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; top_level2:inst2|sr_if:video_ram|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.654 ns                ;
; N/A                                     ; 145.03 MHz ( period = 6.895 ns )                    ; top_level2:inst2|piece_lut:lookup_table|cur_mask[1]                                                                      ; top_level2:inst2|sr_if:video_ram|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.674 ns                ;
; N/A                                     ; 145.33 MHz ( period = 6.881 ns )                    ; top_level2:inst2|piece_lut:lookup_table|cur_rom_addr[2]                                                                  ; top_level2:inst2|piece_lut:lookup_table|state.output2                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.664 ns                ;
; N/A                                     ; 145.37 MHz ( period = 6.879 ns )                    ; top_level2:inst2|piece_lut:lookup_table|cur_rom_addr[2]                                                                  ; top_level2:inst2|piece_lut:lookup_table|state.output1                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.662 ns                ;
; N/A                                     ; 146.20 MHz ( period = 6.840 ns )                    ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; top_level2:inst2|sr_if:video_ram|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.624 ns                ;
; N/A                                     ; 146.37 MHz ( period = 6.832 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.651 ns                ;
; N/A                                     ; 146.37 MHz ( period = 6.832 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.651 ns                ;
; N/A                                     ; 146.39 MHz ( period = 6.831 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.650 ns                ;
; N/A                                     ; 146.58 MHz ( period = 6.822 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.609 ns                ;
; N/A                                     ; 147.34 MHz ( period = 6.787 ns )                    ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; top_level2:inst2|sr_if:video_ram|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.570 ns                ;
; N/A                                     ; 147.49 MHz ( period = 6.780 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.571 ns                ;
; N/A                                     ; 147.56 MHz ( period = 6.777 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.568 ns                ;
; N/A                                     ; 147.73 MHz ( period = 6.769 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.586 ns                ;
; N/A                                     ; 147.80 MHz ( period = 6.766 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.583 ns                ;
; N/A                                     ; 147.80 MHz ( period = 6.766 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.583 ns                ;
; N/A                                     ; 148.19 MHz ( period = 6.748 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.565 ns                ;
; N/A                                     ; 148.19 MHz ( period = 6.748 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.535 ns                ;
; N/A                                     ; 148.21 MHz ( period = 6.747 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.564 ns                ;
; N/A                                     ; 148.35 MHz ( period = 6.741 ns )                    ; top_level2:inst2|piece_lut:lookup_table|cur_rom_addr[1]                                                                  ; top_level2:inst2|piece_lut:lookup_table|state.output2                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.524 ns                ;
; N/A                                     ; 148.39 MHz ( period = 6.739 ns )                    ; top_level2:inst2|piece_lut:lookup_table|cur_rom_addr[1]                                                                  ; top_level2:inst2|piece_lut:lookup_table|state.output1                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.522 ns                ;
; N/A                                     ; 148.79 MHz ( period = 6.721 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.508 ns                ;
; N/A                                     ; 148.90 MHz ( period = 6.716 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.503 ns                ;
; N/A                                     ; 149.21 MHz ( period = 6.702 ns )                    ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; top_level2:inst2|sr_if:video_ram|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.459 ns                ;
; N/A                                     ; 149.28 MHz ( period = 6.699 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[4]                                   ; top_level2:inst2|sr_if:video_ram|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.487 ns                ;
; N/A                                     ; 149.70 MHz ( period = 6.680 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.499 ns                ;
; N/A                                     ; 149.90 MHz ( period = 6.671 ns )                    ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; top_level2:inst2|sr_if:video_ram|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.439 ns                ;
; N/A                                     ; 149.99 MHz ( period = 6.667 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[3]                                   ; top_level2:inst2|sr_if:video_ram|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.472 ns                ;
; N/A                                     ; 150.47 MHz ( period = 6.646 ns )                    ; top_level2:inst2|controller:game_controller|controller_move:move_pm|cur_state.done_fit                                   ; top_level2:inst2|piece_lut:lookup_table|state.output2                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.437 ns                ;
; N/A                                     ; 150.47 MHz ( period = 6.646 ns )                    ; top_level2:inst2|vga:vga_controller|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[2]         ; top_level2:inst2|sr_if:video_ram|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.407 ns                ;
; N/A                                     ; 150.49 MHz ( period = 6.645 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.460 ns                ;
; N/A                                     ; 150.51 MHz ( period = 6.644 ns )                    ; top_level2:inst2|controller:game_controller|controller_move:move_pm|cur_state.done_fit                                   ; top_level2:inst2|piece_lut:lookup_table|state.output1                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.435 ns                ;
; N/A                                     ; 150.53 MHz ( period = 6.643 ns )                    ; top_level2:inst2|controller:game_controller|controller_move:move_pm|cur_state.move_6                                     ; top_level2:inst2|piece_lut:lookup_table|state.output2                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.434 ns                ;
; N/A                                     ; 150.58 MHz ( period = 6.641 ns )                    ; top_level2:inst2|controller:game_controller|controller_move:move_pm|cur_state.move_6                                     ; top_level2:inst2|piece_lut:lookup_table|state.output1                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.432 ns                ;
; N/A                                     ; 150.69 MHz ( period = 6.636 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.427 ns                ;
; N/A                                     ; 150.72 MHz ( period = 6.635 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.426 ns                ;
; N/A                                     ; 150.88 MHz ( period = 6.628 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.451 ns                ;
; N/A                                     ; 150.97 MHz ( period = 6.624 ns )                    ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; top_level2:inst2|sr_if:video_ram|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.408 ns                ;
; N/A                                     ; 151.26 MHz ( period = 6.611 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.434 ns                ;
; N/A                                     ; 151.26 MHz ( period = 6.611 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.434 ns                ;
; N/A                                     ; 151.29 MHz ( period = 6.610 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.433 ns                ;
; N/A                                     ; 151.38 MHz ( period = 6.606 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.418 ns                ;
; N/A                                     ; 151.45 MHz ( period = 6.603 ns )                    ; top_level2:inst2|piece_lut:lookup_table|cur_rom_addr[4]                                                                  ; top_level2:inst2|piece_lut:lookup_table|state.output2                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.386 ns                ;
; N/A                                     ; 151.49 MHz ( period = 6.601 ns )                    ; top_level2:inst2|piece_lut:lookup_table|cur_rom_addr[4]                                                                  ; top_level2:inst2|piece_lut:lookup_table|state.output1                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.384 ns                ;
; N/A                                     ; 151.63 MHz ( period = 6.595 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[0]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.414 ns                ;
; N/A                                     ; 151.63 MHz ( period = 6.595 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[0]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.414 ns                ;
; N/A                                     ; 151.65 MHz ( period = 6.594 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[0]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.413 ns                ;
; N/A                                     ; 151.65 MHz ( period = 6.594 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.413 ns                ;
; N/A                                     ; 151.72 MHz ( period = 6.591 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.406 ns                ;
; N/A                                     ; 151.72 MHz ( period = 6.591 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.406 ns                ;
; N/A                                     ; 151.77 MHz ( period = 6.589 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.380 ns                ;
; N/A                                     ; 151.77 MHz ( period = 6.589 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.380 ns                ;
; N/A                                     ; 151.79 MHz ( period = 6.588 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.379 ns                ;
; N/A                                     ; 151.86 MHz ( period = 6.585 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[0]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.372 ns                ;
; N/A                                     ; 151.95 MHz ( period = 6.581 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.372 ns                ;
; N/A                                     ; 152.05 MHz ( period = 6.577 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.400 ns                ;
; N/A                                     ; 152.07 MHz ( period = 6.576 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.399 ns                ;
; N/A                                     ; 152.09 MHz ( period = 6.575 ns )                    ; top_level2:inst2|piece_lut:lookup_table|cur_rom_addr[0]                                                                  ; top_level2:inst2|piece_lut:lookup_table|cur_mask[6]                                                                      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.357 ns                ;
; N/A                                     ; 152.11 MHz ( period = 6.574 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.397 ns                ;
; N/A                                     ; 152.11 MHz ( period = 6.574 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.386 ns                ;
; N/A                                     ; 152.14 MHz ( period = 6.573 ns )                    ; top_level2:inst2|draw_score:output_score|i[1]                                                                            ; top_level2:inst2|sr_if:video_ram|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.377 ns                ;
; N/A                                     ; 152.14 MHz ( period = 6.573 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.385 ns                ;
; N/A                                     ; 152.23 MHz ( period = 6.569 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.388 ns                ;
; N/A                                     ; 152.23 MHz ( period = 6.569 ns )                    ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; top_level2:inst2|sr_if:video_ram|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.333 ns                ;
; N/A                                     ; 152.28 MHz ( period = 6.567 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.386 ns                ;
; N/A                                     ; 152.28 MHz ( period = 6.567 ns )                    ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; top_level2:inst2|sr_if:video_ram|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.350 ns                ;
; N/A                                     ; 152.37 MHz ( period = 6.563 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.350 ns                ;
; N/A                                     ; 152.53 MHz ( period = 6.556 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.343 ns                ;
; N/A                                     ; 152.53 MHz ( period = 6.556 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.343 ns                ;
; N/A                                     ; 152.56 MHz ( period = 6.555 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.374 ns                ;
; N/A                                     ; 152.67 MHz ( period = 6.550 ns )                    ; top_level2:inst2|controller:game_controller|controller_move:move_pm|cur_state.do_move_3                                  ; top_level2:inst2|piece_lut:lookup_table|state.output2                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.341 ns                ;
; N/A                                     ; 152.72 MHz ( period = 6.548 ns )                    ; top_level2:inst2|controller:game_controller|controller_move:move_pm|cur_state.do_move_3                                  ; top_level2:inst2|piece_lut:lookup_table|state.output1                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.339 ns                ;
; N/A                                     ; 152.74 MHz ( period = 6.547 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.338 ns                ;
; N/A                                     ; 152.84 MHz ( period = 6.543 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[0]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.334 ns                ;
; N/A                                     ; 152.86 MHz ( period = 6.542 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.367 ns                ;
; N/A                                     ; 152.88 MHz ( period = 6.541 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.358 ns                ;
; N/A                                     ; 152.88 MHz ( period = 6.541 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.364 ns                ;
; N/A                                     ; 152.91 MHz ( period = 6.540 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.363 ns                ;
; N/A                                     ; 152.91 MHz ( period = 6.540 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[0]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.331 ns                ;
; N/A                                     ; 152.95 MHz ( period = 6.538 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.361 ns                ;
; N/A                                     ; 152.98 MHz ( period = 6.537 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.324 ns                ;
; N/A                                     ; 152.98 MHz ( period = 6.537 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.362 ns                ;
; N/A                                     ; 153.09 MHz ( period = 6.532 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[0]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.349 ns                ;
; N/A                                     ; 153.09 MHz ( period = 6.532 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.357 ns                ;
; N/A                                     ; 153.16 MHz ( period = 6.529 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[0]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.346 ns                ;
; N/A                                     ; 153.16 MHz ( period = 6.529 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[0]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.346 ns                ;
; N/A                                     ; 153.42 MHz ( period = 6.518 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.335 ns                ;
; N/A                                     ; 153.47 MHz ( period = 6.516 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.333 ns                ;
; N/A                                     ; 153.47 MHz ( period = 6.516 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.333 ns                ;
; N/A                                     ; 153.49 MHz ( period = 6.515 ns )                    ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; top_level2:inst2|sr_if:video_ram|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.283 ns                ;
; N/A                                     ; 153.54 MHz ( period = 6.513 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.330 ns                ;
; N/A                                     ; 153.59 MHz ( period = 6.511 ns )                    ; top_level2:inst2|piece_lut:lookup_table|cur_rom_addr[6]                                                                  ; top_level2:inst2|piece_lut:lookup_table|state.output2                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.295 ns                ;
; N/A                                     ; 153.59 MHz ( period = 6.511 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[0]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.328 ns                ;
; N/A                                     ; 153.59 MHz ( period = 6.511 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[0]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.298 ns                ;
; N/A                                     ; 153.61 MHz ( period = 6.510 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[0]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.327 ns                ;
; N/A                                     ; 153.63 MHz ( period = 6.509 ns )                    ; top_level2:inst2|piece_lut:lookup_table|cur_rom_addr[6]                                                                  ; top_level2:inst2|piece_lut:lookup_table|state.output1                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.293 ns                ;
; N/A                                     ; 153.63 MHz ( period = 6.509 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.296 ns                ;
; N/A                                     ; 153.66 MHz ( period = 6.508 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.325 ns                ;
; N/A                                     ; 153.75 MHz ( period = 6.504 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.321 ns                ;
; N/A                                     ; 153.75 MHz ( period = 6.504 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.297 ns                ;
; N/A                                     ; 153.85 MHz ( period = 6.500 ns )                    ; top_level2:inst2|piece_lut:lookup_table|cur_rom_addr[3]                                                                  ; top_level2:inst2|piece_lut:lookup_table|state.output2                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.284 ns                ;
; N/A                                     ; 153.85 MHz ( period = 6.500 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.317 ns                ;
; N/A                                     ; 153.89 MHz ( period = 6.498 ns )                    ; top_level2:inst2|piece_lut:lookup_table|cur_rom_addr[3]                                                                  ; top_level2:inst2|piece_lut:lookup_table|state.output1                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.282 ns                ;
; N/A                                     ; 154.01 MHz ( period = 6.493 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[3]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.329 ns                ;
; N/A                                     ; 154.01 MHz ( period = 6.493 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[3]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.329 ns                ;
; N/A                                     ; 154.04 MHz ( period = 6.492 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[3]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.328 ns                ;
; N/A                                     ; 154.08 MHz ( period = 6.490 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.307 ns                ;
; N/A                                     ; 154.08 MHz ( period = 6.490 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.307 ns                ;
; N/A                                     ; 154.18 MHz ( period = 6.486 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.303 ns                ;
; N/A                                     ; 154.20 MHz ( period = 6.485 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.302 ns                ;
; N/A                                     ; 154.23 MHz ( period = 6.484 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[0]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.271 ns                ;
; N/A                                     ; 154.23 MHz ( period = 6.484 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.283 ns                ;
; N/A                                     ; 154.25 MHz ( period = 6.483 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 154.25 MHz ( period = 6.483 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[3]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.287 ns                ;
; N/A                                     ; 154.25 MHz ( period = 6.483 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.282 ns                ;
; N/A                                     ; 154.25 MHz ( period = 6.483 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.308 ns                ;
; N/A                                     ; 154.32 MHz ( period = 6.480 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 154.34 MHz ( period = 6.479 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[0]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.266 ns                ;
; N/A                                     ; 154.44 MHz ( period = 6.475 ns )                    ; top_level2:inst2|vga:vga_controller|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[2]      ; top_level2:inst2|sr_if:video_ram|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.232 ns                ;
; N/A                                     ; 154.66 MHz ( period = 6.466 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.245 ns                ;
; N/A                                     ; 154.68 MHz ( period = 6.465 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.284 ns                ;
; N/A                                     ; 154.70 MHz ( period = 6.464 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[6]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.281 ns                ;
; N/A                                     ; 154.70 MHz ( period = 6.464 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.283 ns                ;
; N/A                                     ; 154.77 MHz ( period = 6.461 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.280 ns                ;
; N/A                                     ; 154.80 MHz ( period = 6.460 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_7bc:counter_7_bit|state[3]                                                    ; top_level2:inst2|sr_if:video_ram|do1                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.265 ns                ;
; N/A                                     ; 154.80 MHz ( period = 6.460 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.285 ns                ;
; N/A                                     ; 154.92 MHz ( period = 6.455 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.254 ns                ;
; N/A                                     ; 154.92 MHz ( period = 6.455 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.254 ns                ;
; N/A                                     ; 155.01 MHz ( period = 6.451 ns )                    ; top_level2:inst2|piece_lut:lookup_table|cur_rom_addr[2]                                                                  ; top_level2:inst2|piece_lut:lookup_table|cur_mask[6]                                                                      ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.233 ns                ;
; N/A                                     ; 155.01 MHz ( period = 6.451 ns )                    ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; top_level2:inst2|sr_if:video_ram|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.219 ns                ;
; N/A                                     ; 155.11 MHz ( period = 6.447 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[6]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.264 ns                ;
; N/A                                     ; 155.11 MHz ( period = 6.447 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[6]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.264 ns                ;
; N/A                                     ; 155.11 MHz ( period = 6.447 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.245 ns                ;
; N/A                                     ; 155.13 MHz ( period = 6.446 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.271 ns                ;
; N/A                                     ; 155.13 MHz ( period = 6.446 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.261 ns                ;
; N/A                                     ; 155.13 MHz ( period = 6.446 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[6]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.263 ns                ;
; N/A                                     ; 155.16 MHz ( period = 6.445 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.270 ns                ;
; N/A                                     ; 155.21 MHz ( period = 6.443 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.268 ns                ;
; N/A                                     ; 155.21 MHz ( period = 6.443 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.268 ns                ;
; N/A                                     ; 155.21 MHz ( period = 6.443 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[0]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.262 ns                ;
; N/A                                     ; 155.23 MHz ( period = 6.442 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.257 ns                ;
; N/A                                     ; 155.23 MHz ( period = 6.442 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.257 ns                ;
; N/A                                     ; 155.26 MHz ( period = 6.441 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[3]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.249 ns                ;
; N/A                                     ; 155.28 MHz ( period = 6.440 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.255 ns                ;
; N/A                                     ; 155.28 MHz ( period = 6.440 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.223 ns                ;
; N/A                                     ; 155.30 MHz ( period = 6.439 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.222 ns                ;
; N/A                                     ; 155.33 MHz ( period = 6.438 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[3]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.246 ns                ;
; N/A                                     ; 155.33 MHz ( period = 6.438 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.253 ns                ;
; N/A                                     ; 155.38 MHz ( period = 6.436 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.248 ns                ;
; N/A                                     ; 155.38 MHz ( period = 6.436 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.248 ns                ;
; N/A                                     ; 155.42 MHz ( period = 6.434 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.246 ns                ;
; N/A                                     ; 155.52 MHz ( period = 6.430 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[3]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.264 ns                ;
; N/A                                     ; 155.57 MHz ( period = 6.428 ns )                    ; top_level2:inst2|controller:game_controller|controller_move:move_pm|cur_state.do_move_2                                  ; top_level2:inst2|piece_lut:lookup_table|state.output2                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.219 ns                ;
; N/A                                     ; 155.57 MHz ( period = 6.428 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.253 ns                ;
; N/A                                     ; 155.59 MHz ( period = 6.427 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[3]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.261 ns                ;
; N/A                                     ; 155.59 MHz ( period = 6.427 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[3]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.261 ns                ;
; N/A                                     ; 155.62 MHz ( period = 6.426 ns )                    ; top_level2:inst2|controller:game_controller|controller_move:move_pm|cur_state.do_move_2                                  ; top_level2:inst2|piece_lut:lookup_table|state.output1                                                                    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.217 ns                ;
; N/A                                     ; 155.62 MHz ( period = 6.426 ns )                    ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; top_level2:inst2|sr_if:video_ram|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.183 ns                ;
; N/A                                     ; 155.67 MHz ( period = 6.424 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.243 ns                ;
; N/A                                     ; 155.67 MHz ( period = 6.424 ns )                    ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; top_level2:inst2|sr_if:video_ram|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.192 ns                ;
; N/A                                     ; 155.71 MHz ( period = 6.422 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.234 ns                ;
; N/A                                     ; 155.93 MHz ( period = 6.413 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[6]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.230 ns                ;
; N/A                                     ; 155.96 MHz ( period = 6.412 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[6]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.229 ns                ;
; N/A                                     ; 156.01 MHz ( period = 6.410 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[6]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.227 ns                ;
; N/A                                     ; 156.03 MHz ( period = 6.409 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[3]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.243 ns                ;
; N/A                                     ; 156.03 MHz ( period = 6.409 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[3]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.213 ns                ;
; N/A                                     ; 156.05 MHz ( period = 6.408 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[3]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.242 ns                ;
; N/A                                     ; 156.05 MHz ( period = 6.408 ns )                    ; top_level2:inst2|cs_compare:clear_shift|state[0]                                                                         ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.223 ns                ;
; N/A                                     ; 156.05 MHz ( period = 6.408 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.226 ns                ;
; N/A                                     ; 156.08 MHz ( period = 6.407 ns )                    ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; top_level2:inst2|sr_if:video_ram|do2                                                                                     ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.164 ns                ;
; N/A                                     ; 156.13 MHz ( period = 6.405 ns )                    ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[4]                                   ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 6.222 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                          ;                                                                                                                          ;             ;             ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                                     ; To                                                                                                                                                                                                                                          ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 135.21 MHz ( period = 7.396 ns )                    ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.483 ns                ;
; N/A                                     ; 144.18 MHz ( period = 6.936 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.252 ns                ;
; N/A                                     ; 146.80 MHz ( period = 6.812 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.191 ns                ;
; N/A                                     ; 148.15 MHz ( period = 6.750 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 150.24 MHz ( period = 6.656 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.120 ns                ;
; N/A                                     ; 154.37 MHz ( period = 6.478 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.026 ns                ;
; N/A                                     ; 154.37 MHz ( period = 6.478 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.044 ns                ;
; N/A                                     ; 155.71 MHz ( period = 6.422 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.005 ns                ;
; N/A                                     ; 160.36 MHz ( period = 6.236 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.911 ns                ;
; N/A                                     ; 162.97 MHz ( period = 6.136 ns )                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.850 ns                ;
; N/A                                     ; 163.19 MHz ( period = 6.128 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.848 ns                ;
; N/A                                     ; 163.35 MHz ( period = 6.122 ns )                    ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.854 ns                ;
; N/A                                     ; 164.58 MHz ( period = 6.076 ns )                    ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.827 ns                ;
; N/A                                     ; 164.69 MHz ( period = 6.072 ns )                    ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.821 ns                ;
; N/A                                     ; 165.29 MHz ( period = 6.050 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.816 ns                ;
; N/A                                     ; 174.52 MHz ( period = 5.730 ns )                    ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.656 ns                ;
; N/A                                     ; 176.30 MHz ( period = 5.672 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.621 ns                ;
; N/A                                     ; 178.38 MHz ( period = 5.606 ns )                    ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.595 ns                ;
; N/A                                     ; 179.60 MHz ( period = 5.568 ns )                    ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.575 ns                ;
; N/A                                     ; 185.32 MHz ( period = 5.396 ns )                    ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.489 ns                ;
; N/A                                     ; 186.99 MHz ( period = 5.348 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.129 ns                ;
; N/A                                     ; 186.99 MHz ( period = 5.348 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.129 ns                ;
; N/A                                     ; 186.99 MHz ( period = 5.348 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.129 ns                ;
; N/A                                     ; 186.99 MHz ( period = 5.348 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.129 ns                ;
; N/A                                     ; 186.99 MHz ( period = 5.348 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.129 ns                ;
; N/A                                     ; 186.99 MHz ( period = 5.348 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.129 ns                ;
; N/A                                     ; 186.99 MHz ( period = 5.348 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.129 ns                ;
; N/A                                     ; 186.99 MHz ( period = 5.348 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.129 ns                ;
; N/A                                     ; 186.99 MHz ( period = 5.348 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.129 ns                ;
; N/A                                     ; 190.80 MHz ( period = 5.241 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.022 ns                ;
; N/A                                     ; 190.80 MHz ( period = 5.241 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.022 ns                ;
; N/A                                     ; 190.80 MHz ( period = 5.241 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.022 ns                ;
; N/A                                     ; 190.80 MHz ( period = 5.241 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.022 ns                ;
; N/A                                     ; 190.80 MHz ( period = 5.241 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.022 ns                ;
; N/A                                     ; 190.80 MHz ( period = 5.241 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.022 ns                ;
; N/A                                     ; 190.80 MHz ( period = 5.241 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.022 ns                ;
; N/A                                     ; 190.80 MHz ( period = 5.241 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.022 ns                ;
; N/A                                     ; 190.80 MHz ( period = 5.241 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.022 ns                ;
; N/A                                     ; 194.93 MHz ( period = 5.130 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.364 ns                ;
; N/A                                     ; 208.16 MHz ( period = 4.804 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.560 ns                ;
; N/A                                     ; 208.20 MHz ( period = 4.803 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.559 ns                ;
; N/A                                     ; 208.25 MHz ( period = 4.802 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.558 ns                ;
; N/A                                     ; 208.29 MHz ( period = 4.801 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.557 ns                ;
; N/A                                     ; 208.33 MHz ( period = 4.800 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.556 ns                ;
; N/A                                     ; 208.42 MHz ( period = 4.798 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.554 ns                ;
; N/A                                     ; 208.46 MHz ( period = 4.797 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.553 ns                ;
; N/A                                     ; 208.51 MHz ( period = 4.796 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.552 ns                ;
; N/A                                     ; 208.59 MHz ( period = 4.794 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.550 ns                ;
; N/A                                     ; 208.68 MHz ( period = 4.792 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.548 ns                ;
; N/A                                     ; 208.72 MHz ( period = 4.791 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.547 ns                ;
; N/A                                     ; 208.77 MHz ( period = 4.790 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.546 ns                ;
; N/A                                     ; 208.81 MHz ( period = 4.789 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.545 ns                ;
; N/A                                     ; 208.81 MHz ( period = 4.789 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.545 ns                ;
; N/A                                     ; 209.03 MHz ( period = 4.784 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.540 ns                ;
; N/A                                     ; 209.12 MHz ( period = 4.782 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.538 ns                ;
; N/A                                     ; 209.38 MHz ( period = 4.776 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.562 ns                ;
; N/A                                     ; 209.38 MHz ( period = 4.776 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.562 ns                ;
; N/A                                     ; 209.38 MHz ( period = 4.776 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.562 ns                ;
; N/A                                     ; 209.38 MHz ( period = 4.776 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.562 ns                ;
; N/A                                     ; 209.38 MHz ( period = 4.776 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.562 ns                ;
; N/A                                     ; 209.38 MHz ( period = 4.776 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.562 ns                ;
; N/A                                     ; 209.51 MHz ( period = 4.773 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.550 ns                ;
; N/A                                     ; 209.51 MHz ( period = 4.773 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.550 ns                ;
; N/A                                     ; 209.51 MHz ( period = 4.773 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.550 ns                ;
; N/A                                     ; 210.08 MHz ( period = 4.760 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.547 ns                ;
; N/A                                     ; 210.08 MHz ( period = 4.760 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.547 ns                ;
; N/A                                     ; 210.08 MHz ( period = 4.760 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.547 ns                ;
; N/A                                     ; 210.08 MHz ( period = 4.760 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.547 ns                ;
; N/A                                     ; 210.08 MHz ( period = 4.760 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.547 ns                ;
; N/A                                     ; 210.08 MHz ( period = 4.760 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.547 ns                ;
; N/A                                     ; 211.77 MHz ( period = 4.722 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.484 ns                ;
; N/A                                     ; 211.77 MHz ( period = 4.722 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.484 ns                ;
; N/A                                     ; 211.77 MHz ( period = 4.722 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.484 ns                ;
; N/A                                     ; 211.77 MHz ( period = 4.722 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.484 ns                ;
; N/A                                     ; 211.77 MHz ( period = 4.722 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.484 ns                ;
; N/A                                     ; 211.77 MHz ( period = 4.722 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.484 ns                ;
; N/A                                     ; 211.77 MHz ( period = 4.722 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.484 ns                ;
; N/A                                     ; 211.77 MHz ( period = 4.722 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.484 ns                ;
; N/A                                     ; 211.77 MHz ( period = 4.722 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.484 ns                ;
; N/A                                     ; 212.31 MHz ( period = 4.710 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.505 ns                ;
; N/A                                     ; 212.31 MHz ( period = 4.710 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.505 ns                ;
; N/A                                     ; 212.31 MHz ( period = 4.710 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.505 ns                ;
; N/A                                     ; 212.31 MHz ( period = 4.710 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.505 ns                ;
; N/A                                     ; 212.31 MHz ( period = 4.710 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.505 ns                ;
; N/A                                     ; 212.31 MHz ( period = 4.710 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.505 ns                ;
; N/A                                     ; 212.31 MHz ( period = 4.710 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.505 ns                ;
; N/A                                     ; 212.31 MHz ( period = 4.710 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.505 ns                ;
; N/A                                     ; 212.31 MHz ( period = 4.710 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.505 ns                ;
; N/A                                     ; 212.31 MHz ( period = 4.710 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.505 ns                ;
; N/A                                     ; 212.31 MHz ( period = 4.710 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.505 ns                ;
; N/A                                     ; 212.31 MHz ( period = 4.710 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.505 ns                ;
; N/A                                     ; 212.63 MHz ( period = 4.703 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.482 ns                ;
; N/A                                     ; 212.68 MHz ( period = 4.702 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.481 ns                ;
; N/A                                     ; 212.72 MHz ( period = 4.701 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.480 ns                ;
; N/A                                     ; 213.04 MHz ( period = 4.694 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.473 ns                ;
; N/A                                     ; 213.54 MHz ( period = 4.683 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.445 ns                ;
; N/A                                     ; 213.54 MHz ( period = 4.683 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.445 ns                ;
; N/A                                     ; 213.54 MHz ( period = 4.683 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.445 ns                ;
; N/A                                     ; 213.54 MHz ( period = 4.683 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.445 ns                ;
; N/A                                     ; 213.54 MHz ( period = 4.683 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.445 ns                ;
; N/A                                     ; 213.54 MHz ( period = 4.683 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.445 ns                ;
; N/A                                     ; 213.54 MHz ( period = 4.683 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.445 ns                ;
; N/A                                     ; 213.54 MHz ( period = 4.683 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.445 ns                ;
; N/A                                     ; 213.54 MHz ( period = 4.683 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.445 ns                ;
; N/A                                     ; 213.72 MHz ( period = 4.679 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg0          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.441 ns                ;
; N/A                                     ; 213.72 MHz ( period = 4.679 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg1          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.441 ns                ;
; N/A                                     ; 213.72 MHz ( period = 4.679 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg2          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.441 ns                ;
; N/A                                     ; 213.72 MHz ( period = 4.679 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg3          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.441 ns                ;
; N/A                                     ; 213.72 MHz ( period = 4.679 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg4          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.441 ns                ;
; N/A                                     ; 213.72 MHz ( period = 4.679 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg5          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.441 ns                ;
; N/A                                     ; 213.72 MHz ( period = 4.679 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg6          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.441 ns                ;
; N/A                                     ; 213.72 MHz ( period = 4.679 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg7          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.441 ns                ;
; N/A                                     ; 213.72 MHz ( period = 4.679 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg8          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.441 ns                ;
; N/A                                     ; 217.39 MHz ( period = 4.600 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.363 ns                ;
; N/A                                     ; 217.44 MHz ( period = 4.599 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.362 ns                ;
; N/A                                     ; 217.49 MHz ( period = 4.598 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.361 ns                ;
; N/A                                     ; 217.53 MHz ( period = 4.597 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.360 ns                ;
; N/A                                     ; 217.58 MHz ( period = 4.596 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.359 ns                ;
; N/A                                     ; 217.68 MHz ( period = 4.594 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.357 ns                ;
; N/A                                     ; 217.72 MHz ( period = 4.593 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.356 ns                ;
; N/A                                     ; 217.77 MHz ( period = 4.592 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.355 ns                ;
; N/A                                     ; 217.86 MHz ( period = 4.590 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.353 ns                ;
; N/A                                     ; 217.96 MHz ( period = 4.588 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.351 ns                ;
; N/A                                     ; 218.01 MHz ( period = 4.587 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.350 ns                ;
; N/A                                     ; 218.05 MHz ( period = 4.586 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.349 ns                ;
; N/A                                     ; 218.10 MHz ( period = 4.585 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.348 ns                ;
; N/A                                     ; 218.10 MHz ( period = 4.585 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.348 ns                ;
; N/A                                     ; 218.34 MHz ( period = 4.580 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.343 ns                ;
; N/A                                     ; 218.44 MHz ( period = 4.578 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.341 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg0                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.423 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg1                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.423 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg2                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.423 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg3                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.423 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg4                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.423 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg5                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.423 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg6                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.423 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg7                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.423 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg8                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.423 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg0                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.422 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg1                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.422 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg2                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.422 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg3                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.422 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg4                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.422 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg5                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.422 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg6                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.422 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg7                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.422 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg8                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.422 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg5                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.259 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg7                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.246 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg6                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.230 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg8                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.210 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg4                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.195 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg3                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.929 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg4                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.924 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg2                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg3                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.889 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg5                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.735 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg7                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.721 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg8                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.709 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg6                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.708 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg1                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.695 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a0~porta_address_reg0                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.670 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg1                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.441 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg2                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.427 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a9~porta_address_reg0                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.399 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg5                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.865 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg0                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.842 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg1                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.842 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg2                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.842 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg3                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.842 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg4                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.842 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg5                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.842 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg6                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.842 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg7                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.842 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg8                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.842 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg0                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.814 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg1                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.814 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg2                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.814 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg3                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.814 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg4                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.814 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg5                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.814 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg6                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.814 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg7                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.814 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg8                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.814 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg6                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.565 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg8                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.564 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg4                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.553 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg5                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.545 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg3                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.296 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg7                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.296 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg3                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.296 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg2                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.289 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg7                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.289 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg6                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.278 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg2                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.275 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg8                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.274 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg4                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.266 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg1                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.049 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a18~porta_address_reg0                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.040 ns                ;
; N/A                                     ; Restricted to 210.08 MHz ( period = 4.760 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u204:auto_generated|altsyncram_4eq1:altsyncram1|ram_block2a27~porta_address_reg1                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.024 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                             ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+------------------------------------------------------------------------------------------------------------------------------+-------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From          ; To                                                                                                                           ; To Clock    ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+------------------------------------------------------------------------------------------------------------------------------+-------------+
; N/A                                     ; None                                                ; 5.837 ns   ; rst           ; top_level2:inst2|timer:fall_timer|state.high                                                                                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.389 ns   ; rst           ; top_level2:inst2|timer:fall_timer|timer_counter:counter|state[2]                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.389 ns   ; rst           ; top_level2:inst2|timer:fall_timer|timer_counter:counter|state[3]                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.389 ns   ; rst           ; top_level2:inst2|timer:fall_timer|timer_counter:counter|state[4]                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.389 ns   ; rst           ; top_level2:inst2|timer:fall_timer|timer_counter:counter|state[0]                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.389 ns   ; rst           ; top_level2:inst2|timer:fall_timer|timer_counter:counter|state[1]                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.372 ns   ; rst           ; top_level2:inst2|controller:game_controller|cur_x[0]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.372 ns   ; rst           ; top_level2:inst2|controller:game_controller|cur_x[1]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.372 ns   ; rst           ; top_level2:inst2|controller:game_controller|cur_x[2]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.347 ns   ; rst           ; top_level2:inst2|timer:fall_timer|state.lock                                                                                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.305 ns   ; dbg_inputs[3] ; top_level2:inst2|npg:next_piece_generator|npg_ff:Button|q                                                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.214 ns   ; rst           ; top_level2:inst2|vga:vga_controller|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[2]             ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.179 ns   ; rst           ; top_level2:inst2|controller:game_controller|cur_future_piece[2]                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.179 ns   ; rst           ; top_level2:inst2|controller:game_controller|cur_future_piece[1]                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.179 ns   ; rst           ; top_level2:inst2|controller:game_controller|cur_future_piece[0]                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.171 ns   ; rst           ; top_level2:inst2|controller:game_controller|controller_move:move_pm|cur_state.move_6                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.171 ns   ; rst           ; top_level2:inst2|controller:game_controller|controller_move:move_pm|cur_state.move_5                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.166 ns   ; rst           ; top_level2:inst2|controller:game_controller|cur_piece[2]                                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.166 ns   ; rst           ; top_level2:inst2|controller:game_controller|cur_piece[1]                                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.166 ns   ; rst           ; top_level2:inst2|controller:game_controller|cur_piece[0]                                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.117 ns   ; rst           ; top_level2:inst2|timer:fall_timer|state.output                                                                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.046 ns   ; rst           ; top_level2:inst2|controller:game_controller|controller_move:move_pm|cur_state.do_move_2                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.046 ns   ; rst           ; top_level2:inst2|npg:next_piece_generator|npg_ff:L1|q                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.046 ns   ; rst           ; top_level2:inst2|npg:next_piece_generator|npg_ff:L2|q                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.046 ns   ; rst           ; top_level2:inst2|npg:next_piece_generator|npg_ff:L3|q                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.977 ns   ; rst           ; top_level2:inst2|controller:game_controller|controller_move:move_pm|cur_state.done_fit                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.950 ns   ; rst           ; top_level2:inst2|timer:fall_timer|state.init                                                                                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.949 ns   ; rst           ; top_level2:inst2|timer:fall_timer|state.low                                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.896 ns   ; rst           ; top_level2:inst2|vga:vga_controller|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[1] ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.896 ns   ; rst           ; top_level2:inst2|vga:vga_controller|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[0] ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.896 ns   ; rst           ; top_level2:inst2|vga:vga_controller|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[2] ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.896 ns   ; rst           ; top_level2:inst2|vga:vga_controller|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[3] ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.836 ns   ; dbg_inputs[3] ; top_level2:inst2|debounce:switch_debounce|state.finish_count                                                                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.835 ns   ; dbg_inputs[3] ; top_level2:inst2|debounce:switch_debounce|state.start_count                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.729 ns   ; rst           ; top_level2:inst2|timer:fall_timer|state.rising_edge                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.617 ns   ; rst           ; top_level2:inst2|vga:vga_controller|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[6]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.617 ns   ; rst           ; top_level2:inst2|vga:vga_controller|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[7]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.617 ns   ; rst           ; top_level2:inst2|vga:vga_controller|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[3]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.617 ns   ; rst           ; top_level2:inst2|vga:vga_controller|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[2]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.617 ns   ; rst           ; top_level2:inst2|vga:vga_controller|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[5]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.617 ns   ; rst           ; top_level2:inst2|vga:vga_controller|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[4]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.617 ns   ; rst           ; top_level2:inst2|vga:vga_controller|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[1]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.617 ns   ; rst           ; top_level2:inst2|vga:vga_controller|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[0]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.605 ns   ; rst           ; top_level2:inst2|controller:game_controller|cur_rot[0]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.605 ns   ; rst           ; top_level2:inst2|controller:game_controller|cur_rot[1]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.546 ns   ; rst           ; top_level2:inst2|controller:game_controller|cur_timer_1_time                                                                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.546 ns   ; rst           ; top_level2:inst2|controller:game_controller|cur_y[0]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.512 ns   ; rst           ; top_level2:inst2|controller:game_controller|cur_timer_1_reset                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.512 ns   ; rst           ; top_level2:inst2|controller:game_controller|cur_timer_1_start                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.454 ns   ; rst           ; top_level2:inst2|controller:game_controller|cur_state.move_3                                                                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.442 ns   ; rst           ; top_level2:inst2|controller:game_controller|cur_y[1]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.442 ns   ; rst           ; top_level2:inst2|controller:game_controller|cur_y[3]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.442 ns   ; rst           ; top_level2:inst2|controller:game_controller|cur_y[2]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.425 ns   ; rst           ; top_level2:inst2|vga:vga_controller|vga_np_trans_reset:np_translation_reset|vga_counter_2bit:mem_addr_counter|state[1]       ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.420 ns   ; dbg_inputs[2] ; top_level2:inst2|npg:next_piece_generator|npg_ff:Button|q                                                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.409 ns   ; rst           ; top_level2:inst2|controller:game_controller|controller_move:move_pm|cur_state.done_error                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.408 ns   ; rst           ; top_level2:inst2|debounce:switch_debounce|output[5]                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.406 ns   ; rst           ; top_level2:inst2|controller:game_controller|cur_state.reset                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.400 ns   ; rst           ; top_level2:inst2|controller:game_controller|controller_move:move_pm|cur_state.reset                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.398 ns   ; rst           ; top_level2:inst2|debounce:switch_debounce|output[3]                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.398 ns   ; rst           ; top_level2:inst2|controller:game_controller|cur_state.soft_drop_1                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.396 ns   ; rst           ; top_level2:inst2|controller:game_controller|cur_state.space_2                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.396 ns   ; rst           ; top_level2:inst2|controller:game_controller|cur_state.init                                                                   ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.392 ns   ; rst           ; top_level2:inst2|controller:game_controller|cur_state.hard_drop_1                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.348 ns   ; rst           ; top_level2:inst2|controller:game_controller|cur_state.first_draw_2                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.348 ns   ; rst           ; top_level2:inst2|controller:game_controller|cur_state.collision_4                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.348 ns   ; rst           ; top_level2:inst2|check_mask:check_piece_mask|state.output                                                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.348 ns   ; rst           ; top_level2:inst2|controller:game_controller|controller_move:move_pm|cur_state.move_3                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.347 ns   ; rst           ; top_level2:inst2|controller:game_controller|cur_state.soft_drop_2                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.346 ns   ; rst           ; top_level2:inst2|controller:game_controller|cur_state.reset_timers_b_1                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.342 ns   ; rst           ; top_level2:inst2|controller:game_controller|cur_state.drop_timer_reset                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.339 ns   ; rst           ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[3]                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.327 ns   ; rst           ; top_level2:inst2|controller:game_controller|cur_state.key                                                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.296 ns   ; rst           ; top_level2:inst2|controller:game_controller|controller_move:move_pm|cur_state.do_move_3                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.292 ns   ; rst           ; top_level2:inst2|piece_lut:lookup_table|cur_rom_addr[6]                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.292 ns   ; rst           ; top_level2:inst2|piece_lut:lookup_table|cur_rom_addr[5]                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.292 ns   ; rst           ; top_level2:inst2|piece_lut:lookup_table|cur_rom_addr[3]                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.292 ns   ; rst           ; top_level2:inst2|de_piece:draw_erase_piece|cur_block[0]                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.292 ns   ; rst           ; top_level2:inst2|de_piece:draw_erase_piece|cur_block[1]                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.269 ns   ; rst           ; top_level2:inst2|piece_lut:lookup_table|cur_rom_addr[2]                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.269 ns   ; rst           ; top_level2:inst2|piece_lut:lookup_table|cur_rom_addr[1]                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.269 ns   ; rst           ; top_level2:inst2|piece_lut:lookup_table|cur_rom_addr[0]                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.269 ns   ; rst           ; top_level2:inst2|piece_lut:lookup_table|cur_rom_addr[4]                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.178 ns   ; rst           ; top_level2:inst2|debounce:switch_debounce|output[4]                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.162 ns   ; rst           ; top_level2:inst2|piece_lut:lookup_table|state.wait_for_rom                                                                   ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.162 ns   ; rst           ; top_level2:inst2|piece_lut:lookup_table|state.calc_rom_addr_2                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.161 ns   ; rst           ; top_level2:inst2|piece_lut:lookup_table|state.cord_calc                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.128 ns   ; rst           ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|state[0]                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.123 ns   ; dbg_inputs[3] ; top_level2:inst2|debounce:switch_debounce|state.uit                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.121 ns   ; rst           ; top_level2:inst2|controller:game_controller|cur_state.reset_timers_a_1                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.116 ns   ; rst           ; top_level2:inst2|debounce:switch_debounce|state.finish_count                                                                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.115 ns   ; rst           ; top_level2:inst2|debounce:switch_debounce|state.start_count                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.091 ns   ; rst           ; top_level2:inst2|draw_score:output_score|state.writing                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.091 ns   ; rst           ; top_level2:inst2|cs_compare:clear_shift|cs_7bc:counter_7_bit|state[0]                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.091 ns   ; rst           ; top_level2:inst2|cs_compare:clear_shift|cs_7bc:counter_7_bit|state[4]                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.091 ns   ; rst           ; top_level2:inst2|draw_score:output_score|state.done                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.091 ns   ; rst           ; top_level2:inst2|cs_compare:clear_shift|cs_7bc:counter_7_bit|state[1]                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.091 ns   ; rst           ; top_level2:inst2|cs_compare:clear_shift|cs_7bc:counter_7_bit|state[3]                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.091 ns   ; rst           ; top_level2:inst2|cs_compare:clear_shift|cs_7bc:counter_7_bit|state[2]                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.091 ns   ; rst           ; top_level2:inst2|cs_compare:clear_shift|cs_7bc:counter_7_bit|state[5]                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.091 ns   ; rst           ; top_level2:inst2|cs_compare:clear_shift|cs_7bc:counter_7_bit|state[6]                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.074 ns   ; rst           ; top_level2:inst2|vga:vga_controller|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[8]                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.074 ns   ; rst           ; top_level2:inst2|vga:vga_controller|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[3]                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.074 ns   ; rst           ; top_level2:inst2|vga:vga_controller|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[5]                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.074 ns   ; rst           ; top_level2:inst2|vga:vga_controller|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[6]                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.074 ns   ; rst           ; top_level2:inst2|vga:vga_controller|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[7]                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.074 ns   ; rst           ; top_level2:inst2|vga:vga_controller|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[2]                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.074 ns   ; rst           ; top_level2:inst2|vga:vga_controller|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[1]                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.074 ns   ; rst           ; top_level2:inst2|vga:vga_controller|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[4]                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.074 ns   ; rst           ; top_level2:inst2|vga:vga_controller|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.074 ns   ; rst           ; top_level2:inst2|vga:vga_controller|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[0]                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.070 ns   ; rst           ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[1]                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.070 ns   ; rst           ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[2]                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.070 ns   ; rst           ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[0]                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.070 ns   ; rst           ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.067 ns   ; rst           ; top_level2:inst2|draw_score:output_score|state.reset                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.066 ns   ; rst           ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[4]                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.066 ns   ; rst           ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[6]                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.046 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.046 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.046 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.046 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.046 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.046 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.046 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.046 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.046 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.046 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.046 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.046 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.038 ns   ; rst           ; top_level2:inst2|piece_lut:lookup_table|state.output2                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.038 ns   ; rst           ; top_level2:inst2|piece_lut:lookup_table|state.output1                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.008 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.008 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.008 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.008 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.008 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.008 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.008 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.008 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.008 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.008 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.008 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.997 ns   ; rst           ; top_level2:inst2|piece_lut:lookup_table|cur_mask[7]                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.997 ns   ; rst           ; top_level2:inst2|piece_lut:lookup_table|cur_mask[1]                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.997 ns   ; rst           ; top_level2:inst2|piece_lut:lookup_table|cur_mask[2]                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.997 ns   ; rst           ; top_level2:inst2|piece_lut:lookup_table|cur_mask[3]                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.997 ns   ; rst           ; top_level2:inst2|piece_lut:lookup_table|cur_mask[4]                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.997 ns   ; rst           ; top_level2:inst2|piece_lut:lookup_table|cur_mask[0]                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.997 ns   ; rst           ; top_level2:inst2|piece_lut:lookup_table|cur_mask[6]                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.997 ns   ; rst           ; top_level2:inst2|piece_lut:lookup_table|cur_mask[5]                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.951 ns   ; dbg_inputs[2] ; top_level2:inst2|debounce:switch_debounce|state.finish_count                                                                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.950 ns   ; dbg_inputs[2] ; top_level2:inst2|debounce:switch_debounce|state.start_count                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.936 ns   ; rst           ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|state[2]                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.909 ns   ; rst           ; top_level2:inst2|check_mask:check_piece_mask|empty_s                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.909 ns   ; rst           ; top_level2:inst2|check_mask:check_piece_mask|pixel[0]                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.909 ns   ; rst           ; top_level2:inst2|check_mask:check_piece_mask|pixel[1]                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.869 ns   ; rst           ; top_level2:inst2|piece_lut:lookup_table|state.cord_overflow                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.852 ns   ; rst           ; top_level2:inst2|vga:vga_controller|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[4]          ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.852 ns   ; rst           ; top_level2:inst2|vga:vga_controller|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[3]          ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.852 ns   ; rst           ; top_level2:inst2|vga:vga_controller|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[5]          ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.852 ns   ; rst           ; top_level2:inst2|vga:vga_controller|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[6]          ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.834 ns   ; dbg_inputs[0] ; top_level2:inst2|debounce:switch_debounce|state.finish_count                                                                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.834 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.833 ns   ; dbg_inputs[0] ; top_level2:inst2|debounce:switch_debounce|state.start_count                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.833 ns   ; rst           ; top_level2:inst2|npg:next_piece_generator|npg_ff:Button|q                                                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.831 ns   ; dbg_inputs[0] ; top_level2:inst2|npg:next_piece_generator|npg_ff:Button|q                                                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.824 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.824 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.824 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.824 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.824 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.824 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.824 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.824 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.767 ns   ; rst           ; top_level2:inst2|vga:vga_controller|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[0]                ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.767 ns   ; rst           ; top_level2:inst2|vga:vga_controller|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[0]             ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.767 ns   ; rst           ; top_level2:inst2|vga:vga_controller|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[1]             ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.766 ns   ; rst           ; top_level2:inst2|check_mask:check_piece_mask|state.rust                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.764 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.764 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.764 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.764 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.764 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.764 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.764 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.764 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.764 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.764 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.764 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.762 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.762 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.762 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.762 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.762 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.762 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.762 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.762 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.762 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT     ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.762 ns   ; rst           ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT     ; clock_50mhz ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;               ;                                                                                                                              ;             ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------+------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                   ;
+-------+--------------+------------+-------------------------------------------------------------------------+-----------+-------------+
; Slack ; Required tco ; Actual tco ; From                                                                    ; To        ; From Clock  ;
+-------+--------------+------------+-------------------------------------------------------------------------+-----------+-------------+
; N/A   ; None         ; 10.069 ns  ; top_level2:inst2|vga:vga_controller|vga_read:read_and_output|v_sync_out ; vga_vsync ; clock_50mhz ;
; N/A   ; None         ; 9.916 ns   ; top_level2:inst2|vga:vga_controller|vga_read:read_and_output|red_out    ; vga_r[0]  ; clock_50mhz ;
; N/A   ; None         ; 9.665 ns   ; top_level2:inst2|vga:vga_controller|vga_read:read_and_output|red_out    ; vga_r[5]  ; clock_50mhz ;
; N/A   ; None         ; 9.662 ns   ; top_level2:inst2|vga:vga_controller|vga_read:read_and_output|red_out    ; vga_r[1]  ; clock_50mhz ;
; N/A   ; None         ; 9.662 ns   ; top_level2:inst2|vga:vga_controller|vga_read:read_and_output|red_out    ; vga_r[2]  ; clock_50mhz ;
; N/A   ; None         ; 9.655 ns   ; top_level2:inst2|vga:vga_controller|vga_read:read_and_output|red_out    ; vga_r[7]  ; clock_50mhz ;
; N/A   ; None         ; 9.645 ns   ; top_level2:inst2|vga:vga_controller|vga_read:read_and_output|red_out    ; vga_r[3]  ; clock_50mhz ;
; N/A   ; None         ; 9.645 ns   ; top_level2:inst2|vga:vga_controller|vga_read:read_and_output|red_out    ; vga_r[4]  ; clock_50mhz ;
; N/A   ; None         ; 9.645 ns   ; top_level2:inst2|vga:vga_controller|vga_read:read_and_output|red_out    ; vga_r[6]  ; clock_50mhz ;
; N/A   ; None         ; 9.458 ns   ; top_level2:inst2|vga:vga_controller|vga_read:read_and_output|h_sync_out ; vga_hsync ; clock_50mhz ;
; N/A   ; None         ; 9.425 ns   ; top_level2:inst2|vga:vga_controller|vga_read:read_and_output|red_out    ; vga_g[0]  ; clock_50mhz ;
; N/A   ; None         ; 9.425 ns   ; top_level2:inst2|vga:vga_controller|vga_read:read_and_output|red_out    ; vga_g[1]  ; clock_50mhz ;
; N/A   ; None         ; 9.415 ns   ; top_level2:inst2|vga:vga_controller|vga_read:read_and_output|red_out    ; vga_g[2]  ; clock_50mhz ;
; N/A   ; None         ; 9.415 ns   ; top_level2:inst2|vga:vga_controller|vga_read:read_and_output|red_out    ; vga_g[3]  ; clock_50mhz ;
; N/A   ; None         ; 9.410 ns   ; top_level2:inst2|vga:vga_controller|vga_read:read_and_output|red_out    ; vga_g[4]  ; clock_50mhz ;
; N/A   ; None         ; 9.410 ns   ; top_level2:inst2|vga:vga_controller|vga_read:read_and_output|red_out    ; vga_g[5]  ; clock_50mhz ;
; N/A   ; None         ; 9.381 ns   ; top_level2:inst2|vga:vga_controller|vga_read:read_and_output|red_out    ; vga_r[8]  ; clock_50mhz ;
; N/A   ; None         ; 9.381 ns   ; top_level2:inst2|vga:vga_controller|vga_read:read_and_output|red_out    ; vga_r[9]  ; clock_50mhz ;
; N/A   ; None         ; 9.182 ns   ; gen6mhz:inst1|count[2]                                                  ; 6mhz_clk  ; clock_50mhz ;
; N/A   ; None         ; 9.175 ns   ; top_level2:inst2|vga:vga_controller|vga_read:read_and_output|red_out    ; vga_g[8]  ; clock_50mhz ;
; N/A   ; None         ; 9.175 ns   ; top_level2:inst2|vga:vga_controller|vga_read:read_and_output|red_out    ; vga_g[9]  ; clock_50mhz ;
; N/A   ; None         ; 9.165 ns   ; top_level2:inst2|vga:vga_controller|vga_read:read_and_output|red_out    ; vga_g[7]  ; clock_50mhz ;
; N/A   ; None         ; 9.145 ns   ; top_level2:inst2|vga:vga_controller|vga_read:read_and_output|red_out    ; vga_g[6]  ; clock_50mhz ;
; N/A   ; None         ; 9.112 ns   ; top_level2:inst2|vga:vga_controller|vga_read:read_and_output|blue_out   ; vga_b[0]  ; clock_50mhz ;
; N/A   ; None         ; 9.112 ns   ; top_level2:inst2|vga:vga_controller|vga_read:read_and_output|blue_out   ; vga_b[1]  ; clock_50mhz ;
; N/A   ; None         ; 8.915 ns   ; top_level2:inst2|vga:vga_controller|vga_read:read_and_output|blue_out   ; vga_b[4]  ; clock_50mhz ;
; N/A   ; None         ; 8.905 ns   ; top_level2:inst2|vga:vga_controller|vga_read:read_and_output|blue_out   ; vga_b[5]  ; clock_50mhz ;
; N/A   ; None         ; 8.882 ns   ; top_level2:inst2|vga:vga_controller|vga_read:read_and_output|blue_out   ; vga_b[6]  ; clock_50mhz ;
; N/A   ; None         ; 8.882 ns   ; top_level2:inst2|vga:vga_controller|vga_read:read_and_output|blue_out   ; vga_b[7]  ; clock_50mhz ;
; N/A   ; None         ; 8.872 ns   ; top_level2:inst2|vga:vga_controller|vga_read:read_and_output|blue_out   ; vga_b[8]  ; clock_50mhz ;
; N/A   ; None         ; 8.872 ns   ; top_level2:inst2|vga:vga_controller|vga_read:read_and_output|blue_out   ; vga_b[9]  ; clock_50mhz ;
; N/A   ; None         ; 8.855 ns   ; top_level2:inst2|vga:vga_controller|vga_read:read_and_output|blue_out   ; vga_b[2]  ; clock_50mhz ;
; N/A   ; None         ; 8.845 ns   ; top_level2:inst2|vga:vga_controller|vga_read:read_and_output|blue_out   ; vga_b[3]  ; clock_50mhz ;
; N/A   ; None         ; 8.175 ns   ; gen6mhz:inst1|count[2]                                                  ; vga_clk   ; clock_50mhz ;
+-------+--------------+------------+-------------------------------------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 2.612 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From                         ; To                                                                                                                                                                                                                                          ; To Clock                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A                                     ; None                                                ; 2.228 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.223 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.087 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.002 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.001 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.999 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.997 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.996 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.993 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.993 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.939 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.939 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.926 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.917 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.870 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.870 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.870 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.864 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.831 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.831 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.806 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.788 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.787 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.738 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.733 ns  ; dbg_inputs[5]                ; top_level2:inst2|debounce:switch_debounce|output[5]                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.465 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.413 ns  ; dbg_inputs[4]                ; top_level2:inst2|debounce:switch_debounce|output[4]                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.381 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.381 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.197 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.197 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.167 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.138 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.032 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95] ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.705 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.635 ns  ; dbg_inputs[5]                ; top_level2:inst2|debounce:switch_debounce|state.uit                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.193 ns  ; dbg_inputs[4]                ; top_level2:inst2|debounce:switch_debounce|state.uit                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 0.111 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.111 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.111 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.111 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.077 ns ; dbg_inputs[5]                ; top_level2:inst2|debounce:switch_debounce|state.start_count                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.078 ns ; dbg_inputs[5]                ; top_level2:inst2|debounce:switch_debounce|state.finish_count                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.221 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.357 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.357 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.357 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.357 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.519 ns ; dbg_inputs[4]                ; top_level2:inst2|debounce:switch_debounce|state.start_count                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.520 ns ; dbg_inputs[4]                ; top_level2:inst2|debounce:switch_debounce|state.finish_count                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.547 ns ; dbg_inputs[5]                ; top_level2:inst2|npg:next_piece_generator|npg_ff:Button|q                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -0.669 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.669 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.669 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.669 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.669 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.669 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.669 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.669 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.989 ns ; dbg_inputs[4]                ; top_level2:inst2|npg:next_piece_generator|npg_ff:Button|q                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.863 ns ; dbg_inputs[2]                ; top_level2:inst2|debounce:switch_debounce|output[2]                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.921 ns ; dbg_inputs[1]                ; top_level2:inst2|debounce:switch_debounce|state.uit                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.922 ns ; dbg_inputs[1]                ; top_level2:inst2|debounce:switch_debounce|output[1]                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.325 ns ; dbg_inputs[3]                ; top_level2:inst2|debounce:switch_debounce|output[3]                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.633 ns ; dbg_inputs[1]                ; top_level2:inst2|debounce:switch_debounce|state.start_count                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.634 ns ; dbg_inputs[1]                ; top_level2:inst2|debounce:switch_debounce|state.finish_count                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.855 ns ; dbg_inputs[0]                ; top_level2:inst2|debounce:switch_debounce|output[0]                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.860 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.860 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.860 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.860 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.860 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.860 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.860 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.860 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.860 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.860 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.860 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.871 ns ; rst                          ; top_level2:inst2|draw_score:output_score|i[2]                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.872 ns ; rst                          ; top_level2:inst2|npg:next_piece_generator|npg_ff:L3|q                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.878 ns ; rst                          ; top_level2:inst2|de_piece:draw_erase_piece|state.writing                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.879 ns ; rst                          ; top_level2:inst2|npg:next_piece_generator|npg_ff:L2|q                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.891 ns ; dbg_inputs[0]                ; top_level2:inst2|debounce:switch_debounce|state.uit                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.902 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.902 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.902 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.902 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.902 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.902 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.907 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.907 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.907 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.907 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.925 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.925 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.925 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.925 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.930 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.930 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.930 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.930 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.930 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.930 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.930 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.930 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.941 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.941 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.949 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.949 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.949 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.949 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.951 ns ; rst                          ; top_level2:inst2|check_mask:check_piece_mask|state.check                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.954 ns ; rst                          ; top_level2:inst2|controller:game_controller|cur_state.draw_next_piece_5                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.954 ns ; rst                          ; top_level2:inst2|controller:game_controller|cur_state.draw_next_piece_1                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.954 ns ; rst                          ; top_level2:inst2|de_piece:draw_erase_piece|state.done                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.954 ns ; rst                          ; top_level2:inst2|controller:game_controller|cur_state.gen_piece_1                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.965 ns ; rst                          ; top_level2:inst2|de_piece:draw_erase_piece|state.reset                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.971 ns ; rst                          ; top_level2:inst2|check_mask:check_piece_mask|state.wait_for_ram                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.977 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.977 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.977 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.977 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.977 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.977 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.977 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.977 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.977 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.984 ns ; rst                          ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[4]                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.984 ns ; rst                          ; top_level2:inst2|cs_compare:clear_shift|state[2]                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.984 ns ; rst                          ; top_level2:inst2|cs_compare:clear_shift|state[0]                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.984 ns ; rst                          ; top_level2:inst2|cs_compare:clear_shift|state[3]                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.984 ns ; rst                          ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[6]                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.984 ns ; rst                          ; top_level2:inst2|cs_compare:clear_shift|row_full                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.986 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.986 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.986 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.986 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.986 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.986 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.986 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.986 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.986 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.001 ns ; rst                          ; top_level2:inst2|cs_compare:clear_shift|state[1]                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.002 ns ; rst                          ; top_level2:inst2|npg:next_piece_generator|npg_ff:L1|q                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.004 ns ; rst                          ; top_level2:inst2|vga:vga_controller|vga_sync:sync|v_sync_state                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.004 ns ; rst                          ; top_level2:inst2|vga:vga_controller|vga_field_check:field_check|in_field_state                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.004 ns ; rst                          ; top_level2:inst2|vga:vga_controller|vga_field_check:field_check|end_field_line_state                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.006 ns ; rst                          ; top_level2:inst2|draw_score:output_score|i[0]                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.008 ns ; dbg_inputs[2]                ; top_level2:inst2|debounce:switch_debounce|state.uit                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.012 ns ; rst                          ; top_level2:inst2|draw_score:output_score|i[1]                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.015 ns ; dbg_inputs[1]                ; top_level2:inst2|npg:next_piece_generator|npg_ff:Button|q                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.019 ns ; rst                          ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[1]                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.019 ns ; rst                          ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[2]                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.019 ns ; rst                          ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[0]                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.019 ns ; rst                          ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.023 ns ; rst                          ; top_level2:inst2|log_score:keep_score|score:L1|score[2]                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.023 ns ; rst                          ; top_level2:inst2|log_score:keep_score|score:L1|score[6]                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.023 ns ; rst                          ; top_level2:inst2|log_score:keep_score|score:L1|score[7]                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.023 ns ; rst                          ; top_level2:inst2|log_score:keep_score|score:L1|score[0]                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.023 ns ; rst                          ; top_level2:inst2|log_score:keep_score|score:L1|score[1]                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.023 ns ; rst                          ; top_level2:inst2|log_score:keep_score|score:L1|score[5]                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.023 ns ; rst                          ; top_level2:inst2|log_score:keep_score|score:L1|score[4]                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.023 ns ; rst                          ; top_level2:inst2|log_score:keep_score|score:L1|score[3]                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.068 ns ; rst                          ; top_level2:inst2|debounce:switch_debounce|output[0]                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.088 ns ; rst                          ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|state[1]                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.162 ns ; rst                          ; top_level2:inst2|debounce:switch_debounce|output[2]                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.167 ns ; rst                          ; top_level2:inst2|debounce:switch_debounce|output[1]                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.173 ns ; rst                          ; top_level2:inst2|debounce:switch_debounce|state.uit                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.196 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.196 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.196 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.196 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.196 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.196 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.196 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.217 ns ; rst                          ; top_level2:inst2|piece_lut:lookup_table|state.calc_rom_addr_1                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.230 ns ; rst                          ; top_level2:inst2|controller:game_controller|controller_move:move_pm|cur_state.move_2                                                                                                                                                        ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.234 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.234 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.234 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.234 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.253 ns ; rst                          ; top_level2:inst2|controller:game_controller|cur_state.clear_shift_3                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.256 ns ; rst                          ; top_level2:inst2|controller:game_controller|cur_state.clear_shift_2                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.260 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.260 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.260 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.260 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.260 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.260 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.260 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.262 ns ; rst                          ; top_level2:inst2|cs_compare:clear_shift|cs_shift:shift|state[0]                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.276 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.276 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.276 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.276 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.276 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.276 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.276 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.276 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.276 ns ; rst                          ; top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                    ; clock_50mhz                  ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                              ;                                                                                                                                                                                                                                             ;                              ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Dec 20 09:47:12 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off de2 -c top_de2 --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Info: Parallel compilation is enabled and will use 6 of the 6 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock_50mhz" is an undefined clock
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "gen6mhz:inst1|count[2]" as buffer
Info: Clock "clock_50mhz" has Internal fmax of 121.34 MHz between source register "top_level2:inst2|cs_compare:clear_shift|state[2]" and destination register "top_level2:inst2|sr_if:video_ram|do1" (period= 8.241 ns)
    Info: + Longest register to register delay is 8.029 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y22_N31; Fanout = 11; REG Node = 'top_level2:inst2|cs_compare:clear_shift|state[2]'
        Info: 2: + IC(0.732 ns) + CELL(0.438 ns) = 1.170 ns; Loc. = LCCOMB_X35_Y22_N24; Fanout = 5; COMB Node = 'top_level2:inst2|cs_compare:clear_shift|cs_compare_comb:comb|Mux0~0'
        Info: 3: + IC(0.281 ns) + CELL(0.242 ns) = 1.693 ns; Loc. = LCCOMB_X35_Y22_N20; Fanout = 3; COMB Node = 'top_level2:inst2|ram_addr[0]~1'
        Info: 4: + IC(0.298 ns) + CELL(0.437 ns) = 2.428 ns; Loc. = LCCOMB_X35_Y22_N2; Fanout = 88; COMB Node = 'top_level2:inst2|ram_addr[0]~4'
        Info: 5: + IC(1.044 ns) + CELL(0.271 ns) = 3.743 ns; Loc. = LCCOMB_X34_Y19_N4; Fanout = 1; COMB Node = 'top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu210:mu210_12|Y~0'
        Info: 6: + IC(0.254 ns) + CELL(0.275 ns) = 4.272 ns; Loc. = LCCOMB_X34_Y19_N6; Fanout = 1; COMB Node = 'top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|mu210:mu210_12|Y~1'
        Info: 7: + IC(0.748 ns) + CELL(0.275 ns) = 5.295 ns; Loc. = LCCOMB_X34_Y20_N22; Fanout = 1; COMB Node = 'top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|do1~0'
        Info: 8: + IC(0.252 ns) + CELL(0.416 ns) = 5.963 ns; Loc. = LCCOMB_X34_Y20_N16; Fanout = 1; COMB Node = 'top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|do1~1'
        Info: 9: + IC(0.258 ns) + CELL(0.271 ns) = 6.492 ns; Loc. = LCCOMB_X34_Y20_N6; Fanout = 1; COMB Node = 'top_level2:inst2|sr_if:video_ram|sr_tower:\generate_tower:0:tower_mod|do1~4'
        Info: 10: + IC(0.246 ns) + CELL(0.150 ns) = 6.888 ns; Loc. = LCCOMB_X34_Y20_N8; Fanout = 1; COMB Node = 'top_level2:inst2|sr_if:video_ram|mux5:mux5_do1|Mux0~1'
        Info: 11: + IC(0.255 ns) + CELL(0.275 ns) = 7.418 ns; Loc. = LCCOMB_X34_Y20_N14; Fanout = 1; COMB Node = 'top_level2:inst2|sr_if:video_ram|mux5:mux5_do1|Mux0~2'
        Info: 12: + IC(0.256 ns) + CELL(0.271 ns) = 7.945 ns; Loc. = LCCOMB_X34_Y20_N0; Fanout = 1; COMB Node = 'top_level2:inst2|sr_if:video_ram|mux5:mux5_do1|Mux0~3'
        Info: 13: + IC(0.000 ns) + CELL(0.084 ns) = 8.029 ns; Loc. = LCFF_X34_Y20_N1; Fanout = 9; REG Node = 'top_level2:inst2|sr_if:video_ram|do1'
        Info: Total cell delay = 3.405 ns ( 42.41 % )
        Info: Total interconnect delay = 4.624 ns ( 57.59 % )
    Info: - Smallest clock skew is 0.002 ns
        Info: + Shortest clock path from clock "clock_50mhz" to destination register is 4.302 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 4; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 882; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(1.015 ns) + CELL(0.537 ns) = 4.302 ns; Loc. = LCFF_X34_Y20_N1; Fanout = 9; REG Node = 'top_level2:inst2|sr_if:video_ram|do1'
            Info: Total cell delay = 2.323 ns ( 54.00 % )
            Info: Total interconnect delay = 1.979 ns ( 46.00 % )
        Info: - Longest clock path from clock "clock_50mhz" to source register is 4.300 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 4; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 882; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(1.013 ns) + CELL(0.537 ns) = 4.300 ns; Loc. = LCFF_X36_Y22_N31; Fanout = 11; REG Node = 'top_level2:inst2|cs_compare:clear_shift|state[2]'
            Info: Total cell delay = 2.323 ns ( 54.02 % )
            Info: Total interconnect delay = 1.977 ns ( 45.98 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 135.21 MHz between source register "sld_hub:auto_hub|irf_reg[1][5]" and destination register "sld_hub:auto_hub|tdo" (period= 7.396 ns)
    Info: + Longest register to register delay is 3.483 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y24_N13; Fanout = 4; REG Node = 'sld_hub:auto_hub|irf_reg[1][5]'
        Info: 2: + IC(0.520 ns) + CELL(0.438 ns) = 0.958 ns; Loc. = LCCOMB_X25_Y24_N26; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2'
        Info: 3: + IC(0.673 ns) + CELL(0.275 ns) = 1.906 ns; Loc. = LCCOMB_X23_Y24_N12; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3'
        Info: 4: + IC(0.267 ns) + CELL(0.438 ns) = 2.611 ns; Loc. = LCCOMB_X23_Y24_N6; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4'
        Info: 5: + IC(0.248 ns) + CELL(0.150 ns) = 3.009 ns; Loc. = LCCOMB_X23_Y24_N30; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~3'
        Info: 6: + IC(0.240 ns) + CELL(0.150 ns) = 3.399 ns; Loc. = LCCOMB_X23_Y24_N8; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~5'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.483 ns; Loc. = LCFF_X23_Y24_N9; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
        Info: Total cell delay = 1.535 ns ( 44.07 % )
        Info: Total interconnect delay = 1.948 ns ( 55.93 % )
    Info: - Smallest clock skew is -0.001 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.431 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G3; Fanout = 365; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 4.431 ns; Loc. = LCFF_X23_Y24_N9; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
            Info: Total cell delay = 0.537 ns ( 12.12 % )
            Info: Total interconnect delay = 3.894 ns ( 87.88 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.432 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G3; Fanout = 365; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 4.432 ns; Loc. = LCFF_X24_Y24_N13; Fanout = 4; REG Node = 'sld_hub:auto_hub|irf_reg[1][5]'
            Info: Total cell delay = 0.537 ns ( 12.12 % )
            Info: Total interconnect delay = 3.895 ns ( 87.88 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "top_level2:inst2|timer:fall_timer|state.high" (data pin = "rst", clock pin = "clock_50mhz") is 5.837 ns
    Info: + Longest pin to register delay is 10.168 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 357; PIN Node = 'rst'
        Info: 2: + IC(7.306 ns) + CELL(0.275 ns) = 8.433 ns; Loc. = LCCOMB_X40_Y25_N20; Fanout = 7; COMB Node = 'top_level2:inst2|timer:fall_timer|state~8'
        Info: 3: + IC(0.492 ns) + CELL(0.275 ns) = 9.200 ns; Loc. = LCCOMB_X41_Y25_N2; Fanout = 1; COMB Node = 'top_level2:inst2|timer:fall_timer|state~15'
        Info: 4: + IC(0.447 ns) + CELL(0.437 ns) = 10.084 ns; Loc. = LCCOMB_X42_Y25_N24; Fanout = 1; COMB Node = 'top_level2:inst2|timer:fall_timer|state~19'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 10.168 ns; Loc. = LCFF_X42_Y25_N25; Fanout = 5; REG Node = 'top_level2:inst2|timer:fall_timer|state.high'
        Info: Total cell delay = 1.923 ns ( 18.91 % )
        Info: Total interconnect delay = 8.245 ns ( 81.09 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock_50mhz" to destination register is 4.295 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 4; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 882; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(1.008 ns) + CELL(0.537 ns) = 4.295 ns; Loc. = LCFF_X42_Y25_N25; Fanout = 5; REG Node = 'top_level2:inst2|timer:fall_timer|state.high'
        Info: Total cell delay = 2.323 ns ( 54.09 % )
        Info: Total interconnect delay = 1.972 ns ( 45.91 % )
Info: tco from clock "clock_50mhz" to destination pin "vga_vsync" through register "top_level2:inst2|vga:vga_controller|vga_read:read_and_output|v_sync_out" is 10.069 ns
    Info: + Longest clock path from clock "clock_50mhz" to source register is 4.295 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N21; Fanout = 4; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(0.633 ns) + CELL(0.000 ns) = 2.750 ns; Loc. = CLKCTRL_G1; Fanout = 882; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(1.008 ns) + CELL(0.537 ns) = 4.295 ns; Loc. = LCFF_X41_Y25_N25; Fanout = 9; REG Node = 'top_level2:inst2|vga:vga_controller|vga_read:read_and_output|v_sync_out'
        Info: Total cell delay = 2.323 ns ( 54.09 % )
        Info: Total interconnect delay = 1.972 ns ( 45.91 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.524 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y25_N25; Fanout = 9; REG Node = 'top_level2:inst2|vga:vga_controller|vga_read:read_and_output|v_sync_out'
        Info: 2: + IC(2.726 ns) + CELL(2.798 ns) = 5.524 ns; Loc. = PIN_D8; Fanout = 0; PIN Node = 'vga_vsync'
        Info: Total cell delay = 2.798 ns ( 50.65 % )
        Info: Total interconnect delay = 2.726 ns ( 49.35 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 2.612 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 2.612 ns ( 100.00 % )
Info: th for register "sld_hub:auto_hub|jtag_ir_reg[9]" (data pin = "altera_internal_jtag~TDIUTAP", clock pin = "altera_internal_jtag~TCKUTAP") is 2.228 ns
    Info: + Longest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.428 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
        Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G3; Fanout = 365; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
        Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 4.428 ns; Loc. = LCFF_X21_Y24_N29; Fanout = 2; REG Node = 'sld_hub:auto_hub|jtag_ir_reg[9]'
        Info: Total cell delay = 0.537 ns ( 12.13 % )
        Info: Total interconnect delay = 3.891 ns ( 87.87 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.466 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 9; PIN Node = 'altera_internal_jtag~TDIUTAP'
        Info: 2: + IC(2.233 ns) + CELL(0.149 ns) = 2.382 ns; Loc. = LCCOMB_X21_Y24_N28; Fanout = 1; COMB Node = 'sld_hub:auto_hub|jtag_ir_reg[9]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.466 ns; Loc. = LCFF_X21_Y24_N29; Fanout = 2; REG Node = 'sld_hub:auto_hub|jtag_ir_reg[9]'
        Info: Total cell delay = 0.233 ns ( 9.45 % )
        Info: Total interconnect delay = 2.233 ns ( 90.55 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 206 megabytes
    Info: Processing ended: Fri Dec 20 09:47:13 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


