
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.7 Build EDK_P.20131013
# Wed May 07 19:17:11 2014
# Target Board:  enclustra.com MarsMx2 Rev 1
# Family:    spartan6
# Device:    xc6slx45t
# Package:   csg324
# Speed Grade:  -3
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT sys_rst_n = sys_rst_n, DIR = I, SIGIS = RST, RST_POLARITY = 0
 PORT sys_clk = sys_clk, DIR = I, SIGIS = CLK, CLK_FREQ = 50000000
 PORT MCB_DDR2_we_n = MCB_DDR2_we_n, DIR = O
 PORT MCB_DDR2_udqs_n = MCB_DDR2_udqs_n, DIR = IO
 PORT MCB_DDR2_udqs = MCB_DDR2_udqs, DIR = IO
 PORT MCB_DDR2_udm = MCB_DDR2_udm, DIR = O
 PORT MCB_DDR2_rzq = MCB_DDR2_rzq, DIR = IO
 PORT MCB_DDR2_ras_n = MCB_DDR2_ras_n, DIR = O
 PORT MCB_DDR2_odt = MCB_DDR2_odt, DIR = O
 PORT MCB_DDR2_ldm = MCB_DDR2_ldm, DIR = O
 PORT MCB_DDR2_dqs_n = MCB_DDR2_dqs_n, DIR = IO
 PORT MCB_DDR2_dqs = MCB_DDR2_dqs, DIR = IO
 PORT MCB_DDR2_dq = MCB_DDR2_dq, DIR = IO, VEC = [15:0]
 PORT MCB_DDR2_clk_n = MCB_DDR2_clk_n, DIR = O, SIGIS = CLK
 PORT MCB_DDR2_clk = MCB_DDR2_clk, DIR = O, SIGIS = CLK
 PORT MCB_DDR2_cke = MCB_DDR2_cke, DIR = O
 PORT MCB_DDR2_cas_n = MCB_DDR2_cas_n, DIR = O
 PORT MCB_DDR2_ba = MCB_DDR2_ba, DIR = O, VEC = [2:0]
 PORT MCB_DDR2_addr = MCB_DDR2_addr, DIR = O, VEC = [12:0]
 PORT Led_N = Led_N, DIR = O, VEC = [0:3]
 PORT Flash_Do = Flash_Do, DIR = IO
 PORT Flash_Di = Flash_Di, DIR = IO
 PORT Flash_Cs_N = Flash_Cs_N, DIR = IO
 PORT Flash_Clk = Flash_Clk, DIR = IO
 PORT FTDI_Tx = FTDI_Tx, DIR = I
 PORT FTDI_Rx = FTDI_Rx, DIR = O
 PORT Button = Button, DIR = I, VEC = [0:3]
 PORT B_IO = B_IO, DIR = IO, VEC = [21:0]
 PORT A_IO = A_IO, DIR = IO, VEC = [25:0]
 PORT ETHERNET_RGMII_RX_CTL_pin = ETHERNET_RGMII_RX_CTL, DIR = I
 PORT ETHERNET_MDIO_I_pin = ETHERNET_MDIO_I, DIR = I
 PORT ETHERNET_MDC_pin = ETHERNET_MDC, DIR = O
 PORT ETHERNET_RGMII_RXC_pin = ETHERNET_RGMII_RXC, DIR = I
 PORT ETHERNET_RGMII_RXD_pin = ETHERNET_RGMII_RXD, DIR = I, VEC = [3:0]
 PORT ETHERNET_PHY_RST_N_pin = ETHERNET_PHY_RST_N, DIR = O
 PORT ETHERNET_RGMII_TXD_pin = ETHERNET_RGMII_TXD, DIR = O, VEC = [3:0]
 PORT ETHERNET_RGMII_TX_CTL_pin = ETHERNET_RGMII_TX_CTL, DIR = O
 PORT ETHERNET_RGMII_TXC_pin = ETHERNET_RGMII_TXC, DIR = O


BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PORT Ext_Reset_In = sys_rst_n
 PORT MB_Debug_Sys_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT Dcm_locked = proc_sys_reset_0_Dcm_locked
 PORT MB_Reset = proc_sys_reset_0_MB_Reset
 PORT Slowest_sync_clk = clk_50_0000MHzPLL0
 PORT Interconnect_aresetn = proc_sys_reset_0_Interconnect_aresetn
 PORT BUS_STRUCT_RESET = proc_sys_reset_0_BUS_STRUCT_RESET
END

BEGIN axi_intc
 PARAMETER INSTANCE = microblaze_0_intc
 PARAMETER HW_VER = 1.04.a
 PARAMETER C_BASEADDR = 0x41200000
 PARAMETER C_HIGHADDR = 0x4120ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE INTERRUPT = microblaze_0_interrupt
 PORT S_AXI_ACLK = clk_50_0000MHzPLL0
 PORT INTR = RS232_0_Interrupt & Buttons_IP2INTC_Irpt & ETHERNET_INTERRUPT & axi_timer_0_Interrupt & ETHERNET_dma_mm2s_introut & ETHERNET_dma_s2mm_introut
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_ilmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_50_0000MHzPLL0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_i_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00001fff
 BUS_INTERFACE SLMB = microblaze_0_ilmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_dlmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_50_0000MHzPLL0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_d_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00001fff
 BUS_INTERFACE SLMB = microblaze_0_dlmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN bram_block
 PARAMETER INSTANCE = microblaze_0_bram_block
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
 BUS_INTERFACE PORTB = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER HW_VER = 8.50.c
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_USE_FPU = 0
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_ICACHE_BASEADDR = 0xa8000000
 PARAMETER C_ICACHE_HIGHADDR = 0xafffffff
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_CACHE_BYTE_SIZE = 8192
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_DCACHE_BASEADDR = 0xa8000000
 PARAMETER C_DCACHE_HIGHADDR = 0xafffffff
 PARAMETER C_USE_DCACHE = 1
 PARAMETER C_DCACHE_BYTE_SIZE = 8192
 PARAMETER C_DCACHE_ALWAYS_USED = 1
 BUS_INTERFACE ILMB = microblaze_0_ilmb
 BUS_INTERFACE DLMB = microblaze_0_dlmb
 BUS_INTERFACE M_AXI_DP = axi4lite_0
 BUS_INTERFACE M_AXI_DC = axi4_0
 BUS_INTERFACE M_AXI_IC = axi4_0
 BUS_INTERFACE DEBUG = microblaze_0_debug
 BUS_INTERFACE INTERRUPT = microblaze_0_interrupt
 PORT MB_RESET = proc_sys_reset_0_MB_Reset
 PORT CLK = clk_50_0000MHzPLL0
END

BEGIN mdm
 PARAMETER INSTANCE = debug_module
 PARAMETER HW_VER = 2.10.a
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_UART = 1
 PARAMETER C_BASEADDR = 0x41400000
 PARAMETER C_HIGHADDR = 0x4140ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_debug
 PORT Debug_SYS_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT S_AXI_ACLK = clk_50_0000MHzPLL0
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER C_CLKIN_FREQ = 50000000
 PARAMETER C_CLKOUT0_FREQ = 650000000
 PARAMETER C_CLKOUT0_GROUP = PLL0
 PARAMETER C_CLKOUT0_BUF = FALSE
 PARAMETER C_CLKOUT1_FREQ = 650000000
 PARAMETER C_CLKOUT1_PHASE = 180
 PARAMETER C_CLKOUT1_GROUP = PLL0
 PARAMETER C_CLKOUT1_BUF = FALSE
 PARAMETER C_CLKOUT2_FREQ = 125000000
 PARAMETER C_CLKOUT2_GROUP = NONE
 PARAMETER C_CLKOUT3_FREQ = 200000000
 PARAMETER C_CLKOUT3_GROUP = NONE
 PARAMETER C_CLKOUT4_FREQ = 50000000
 PARAMETER C_CLKOUT4_GROUP = PLL0
 PARAMETER C_CLKOUT0_DUTY_CYCLE = 0.500000
 PARAMETER C_CLKOUT0_PHASE = 0
 PARAMETER C_CLKOUT1_DUTY_CYCLE = 0.500000
 PARAMETER C_CLKOUT2_BUF = TRUE
 PARAMETER C_CLKOUT2_DUTY_CYCLE = 0.500000
 PARAMETER C_CLKOUT2_PHASE = 0
 PARAMETER C_CLKOUT3_BUF = TRUE
 PARAMETER C_CLKOUT3_DUTY_CYCLE = 0.500000
 PARAMETER C_CLKOUT3_PHASE = 0
 PARAMETER C_CLKOUT4_BUF = TRUE
 PARAMETER C_CLKOUT4_DUTY_CYCLE = 0.500000
 PARAMETER C_CLKOUT4_PHASE = 0
 PORT RST = sys_rst_n
 PORT CLKIN = sys_clk
 PORT LOCKED = proc_sys_reset_0_Dcm_locked
 PORT CLKOUT4 = clk_50_0000MHzPLL0
 PORT CLKOUT0 = clk_650_0000MHzPLL0_nobuf
 PORT CLKOUT1 = clk_650_0000MHz180PLL0_nobuf
 PORT CLKOUT3 = clk_200_0000MHz
 PORT CLKOUT2 = clk_125_0000MHz
END

BEGIN axi_timer
 PARAMETER INSTANCE = axi_timer_0
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_COUNT_WIDTH = 32
 PARAMETER C_ONE_TIMER_ONLY = 0
 PARAMETER C_BASEADDR = 0x41c00000
 PARAMETER C_HIGHADDR = 0x41c0ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_50_0000MHzPLL0
 PORT Interrupt = axi_timer_0_Interrupt
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
 PORT INTERCONNECT_ACLK = clk_50_0000MHzPLL0
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4_0
 PARAMETER HW_VER = 1.06.a
 PORT interconnect_aclk = clk_50_0000MHzPLL0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN axi_spi
 PARAMETER INSTANCE = SPI_FLASH
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_FIFO_EXIST = 1
 PARAMETER C_SCK_RATIO = 32
 PARAMETER C_NUM_SS_BITS = 1
 PARAMETER C_NUM_TRANSFER_BITS = 8
 PARAMETER C_BASEADDR = 0x40a00000
 PARAMETER C_HIGHADDR = 0x40a0ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_50_0000MHzPLL0
 PORT SPISEL = net_vcc
 PORT MISO = Flash_Do
 PORT MOSI = Flash_Di
 PORT SS = Flash_Cs_N
 PORT SCK = Flash_Clk
END

BEGIN axi_uartlite
 PARAMETER INSTANCE = RS232_0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BAUDRATE = 38400
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_ODD_PARITY = 1
 PARAMETER C_BASEADDR = 0x40600000
 PARAMETER C_HIGHADDR = 0x4060ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_50_0000MHzPLL0
 PORT RX = FTDI_Tx
 PORT TX = FTDI_Rx
 PORT Interrupt = RS232_0_Interrupt
END

BEGIN axi_s6_ddrx
 PARAMETER INSTANCE = MCB_DDR2
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_MCB_LOC = MEMC1
 PARAMETER C_MCB_RZQ_LOC = M13
 PARAMETER C_MEM_TYPE = DDR2
 PARAMETER C_MEM_PARTNO = MT47H64M16XX-25
 PARAMETER C_SKIP_IN_TERM_CAL = 1
 PARAMETER C_INTERCONNECT_S0_AXI_MASTERS = microblaze_0.M_AXI_DC & microblaze_0.M_AXI_IC & ETHERNET_dma.M_AXI_SG & ETHERNET_dma.M_AXI_MM2S & ETHERNET_dma.M_AXI_S2MM
 PARAMETER C_S0_AXI_STRICT_COHERENCY = 0
 PARAMETER C_INTERCONNECT_S0_AXI_AW_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_AR_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_W_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_R_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_B_REGISTER = 8
 PARAMETER C_S0_AXI_BASEADDR = 0xa8000000
 PARAMETER C_S0_AXI_HIGHADDR = 0xafffffff
 PARAMETER C_SKIP_IN_TERM_CAL_VALUE = 75OHMS
 PARAMETER C_MEM_DDR1_2_ODS = REDUCED
 PARAMETER C_MEM_DDR1_2_ADDR_CONTROL_SSTL_ODS = CLASS_I
 PARAMETER C_MEM_DDR1_2_DATA_CONTROL_SSTL_ODS = CLASS_I
 BUS_INTERFACE S0_AXI = axi4_0
 PORT s0_axi_aclk = clk_50_0000MHzPLL0
 PORT ui_clk = clk_50_0000MHzPLL0
 PORT mcbx_dram_we_n = MCB_DDR2_we_n
 PORT mcbx_dram_udqs_n = MCB_DDR2_udqs_n
 PORT mcbx_dram_udqs = MCB_DDR2_udqs
 PORT mcbx_dram_udm = MCB_DDR2_udm
 PORT sysclk_2x = clk_650_0000MHzPLL0_nobuf
 PORT sysclk_2x_180 = clk_650_0000MHz180PLL0_nobuf
 PORT rzq = MCB_DDR2_rzq
 PORT mcbx_dram_ras_n = MCB_DDR2_ras_n
 PORT mcbx_dram_odt = MCB_DDR2_odt
 PORT mcbx_dram_ldm = MCB_DDR2_ldm
 PORT mcbx_dram_dqs_n = MCB_DDR2_dqs_n
 PORT mcbx_dram_dqs = MCB_DDR2_dqs
 PORT mcbx_dram_dq = MCB_DDR2_dq
 PORT mcbx_dram_clk_n = MCB_DDR2_clk_n
 PORT mcbx_dram_clk = MCB_DDR2_clk
 PORT mcbx_dram_cke = MCB_DDR2_cke
 PORT mcbx_dram_cas_n = MCB_DDR2_cas_n
 PORT mcbx_dram_ba = MCB_DDR2_ba
 PORT mcbx_dram_addr = MCB_DDR2_addr
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT PLL_LOCK = proc_sys_reset_0_Dcm_locked
END

BEGIN axi_gpio
 PARAMETER INSTANCE = LEDs
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 4
 PARAMETER C_ALL_INPUTS = 0
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x40000000
 PARAMETER C_HIGHADDR = 0x4000ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_50_0000MHzPLL0
 PORT GPIO_IO_O = Led_N
END

BEGIN axi_gpio
 PARAMETER INSTANCE = GPIO_B
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 22
 PARAMETER C_ALL_INPUTS = 0
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x40020000
 PARAMETER C_HIGHADDR = 0x4002ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_50_0000MHzPLL0
 PORT GPIO_IO = B_IO
END

BEGIN axi_gpio
 PARAMETER INSTANCE = GPIO_A
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 26
 PARAMETER C_ALL_INPUTS = 0
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x40040000
 PARAMETER C_HIGHADDR = 0x4004ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_50_0000MHzPLL0
 PORT GPIO_IO = A_IO
END

BEGIN axi_dma
 PARAMETER INSTANCE = ETHERNET_dma
 PARAMETER HW_VER = 6.03.a
 PARAMETER C_SG_INCLUDE_DESC_QUEUE = 1
 PARAMETER C_SG_USE_STSAPP_LENGTH = 1
 PARAMETER C_INCLUDE_MM2S_DRE = 1
 PARAMETER C_INCLUDE_S2MM_DRE = 1
 PARAMETER C_DLYTMR_RESOLUTION = 1250
 PARAMETER C_PRMRY_IS_ACLK_ASYNC = 0
 PARAMETER C_SG_INCLUDE_STSCNTRL_STRM = 1
 PARAMETER C_SG_LENGTH_WIDTH = 16
 PARAMETER C_INCLUDE_MM2S = 1
 PARAMETER C_INCLUDE_S2MM = 1
 PARAMETER C_BASEADDR = 0x41e00000
 PARAMETER C_HIGHADDR = 0x41e0ffff
 BUS_INTERFACE S_AXI_LITE = axi4lite_0
 BUS_INTERFACE M_AXI_SG = axi4_0
 BUS_INTERFACE M_AXI_MM2S = axi4_0
 BUS_INTERFACE M_AXI_S2MM = axi4_0
 BUS_INTERFACE M_AXIS_MM2S = ETHERNET_dma_txd
 BUS_INTERFACE M_AXIS_MM2S_CNTRL = ETHERNET_dma_txc
 BUS_INTERFACE S_AXIS_S2MM_STS = ETHERNET_dma_rxs
 BUS_INTERFACE S_AXIS_S2MM = ETHERNET_dma_rxd
 PORT s_axi_lite_aclk = clk_50_0000MHzPLL0
 PORT m_axi_sg_aclk = clk_50_0000MHzPLL0
 PORT m_axi_mm2s_aclk = clk_50_0000MHzPLL0
 PORT m_axi_s2mm_aclk = clk_50_0000MHzPLL0
 PORT mm2s_prmry_reset_out_n = AXI_STR_TXD_ARESETN
 PORT mm2s_cntrl_reset_out_n = AXI_STR_TXC_ARESETN
 PORT s2mm_prmry_reset_out_n = AXI_STR_RXD_ARESETN
 PORT s2mm_sts_reset_out_n = AXI_STR_RXS_ARESETN
 PORT mm2s_introut = ETHERNET_dma_mm2s_introut
 PORT s2mm_introut = ETHERNET_dma_s2mm_introut
END

BEGIN axi_ethernet
 PARAMETER INSTANCE = ETHERNET
 PARAMETER HW_VER = 3.01.a
 PARAMETER C_PHYADDR = 0B00001
 PARAMETER C_INCLUDE_IO = 1
 PARAMETER C_TYPE = 1
 PARAMETER C_PHY_TYPE = 3
 PARAMETER C_HALFDUP = 0
 PARAMETER C_TXMEM = 4096
 PARAMETER C_RXMEM = 4096
 PARAMETER C_TXCSUM = 0
 PARAMETER C_RXCSUM = 0
 PARAMETER C_TXVLAN_TRAN = 0
 PARAMETER C_RXVLAN_TRAN = 0
 PARAMETER C_TXVLAN_TAG = 0
 PARAMETER C_RXVLAN_TAG = 0
 PARAMETER C_TXVLAN_STRP = 0
 PARAMETER C_RXVLAN_STRP = 0
 PARAMETER C_MCAST_EXTEND = 0
 PARAMETER C_STATS = 0
 PARAMETER C_AVB = 0
 PARAMETER C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC = 0
 PARAMETER C_BASEADDR = 0x41240000
 PARAMETER C_HIGHADDR = 0x4127ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE AXI_STR_TXD = ETHERNET_dma_txd
 BUS_INTERFACE AXI_STR_TXC = ETHERNET_dma_txc
 BUS_INTERFACE AXI_STR_RXS = ETHERNET_dma_rxs
 BUS_INTERFACE AXI_STR_RXD = ETHERNET_dma_rxd
 PORT S_AXI_ACLK = clk_50_0000MHzPLL0
 PORT REF_CLK = clk_200_0000MHz
 PORT GTX_CLK = clk_125_0000MHz
 PORT AXI_STR_TXD_ACLK = clk_50_0000MHzPLL0
 PORT AXI_STR_TXC_ACLK = clk_50_0000MHzPLL0
 PORT AXI_STR_RXD_ACLK = clk_50_0000MHzPLL0
 PORT AXI_STR_RXS_ACLK = clk_50_0000MHzPLL0
 PORT AXI_STR_TXD_ARESETN = AXI_STR_TXD_ARESETN
 PORT AXI_STR_TXC_ARESETN = AXI_STR_TXC_ARESETN
 PORT AXI_STR_RXD_ARESETN = AXI_STR_RXD_ARESETN
 PORT AXI_STR_RXS_ARESETN = AXI_STR_RXS_ARESETN
 PORT INTERRUPT = ETHERNET_INTERRUPT
 PORT RGMII_RX_CTL = ETHERNET_RGMII_RX_CTL
 PORT MDIO_I = ETHERNET_MDIO_I
 PORT MDC = ETHERNET_MDC
 PORT RGMII_RXC = ETHERNET_RGMII_RXC
 PORT RGMII_RXD = ETHERNET_RGMII_RXD
 PORT PHY_RST_N = ETHERNET_PHY_RST_N
 PORT RGMII_TXD = ETHERNET_RGMII_TXD
 PORT RGMII_TX_CTL = ETHERNET_RGMII_TX_CTL
 PORT RGMII_TXC = ETHERNET_RGMII_TXC
END

BEGIN axi_gpio
 PARAMETER INSTANCE = Buttons
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 4
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_INTERRUPT_PRESENT = 1
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x40060000
 PARAMETER C_HIGHADDR = 0x4006ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_50_0000MHzPLL0
 PORT GPIO_IO_I = Button
 PORT IP2INTC_Irpt = Buttons_IP2INTC_Irpt
END

