
<html><head><title>Implicit and Explicit Port Mapping</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668884" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Implicit and Explicit Port Mapping" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Spectre AMS Designer," />
<meta name="prod_subfeature" content="amsd Block,amsd Block," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668884" />
<meta name="NextFile" content="Spice-to-Verilog_Port_Mapping.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="portmap.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Implicit and Explicit Port Mapping" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="portmap.html" title="portmap">portmap</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Spice-to-Verilog_Port_Mapping.html" title="Spice-to-Verilog_Port_Mapping">Spice-to-Verilog_Port_Mapping</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Implicit and Explicit Port Mapping</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p>Depending on the design structure and your port mapping requirements, you can apply port mapping inside an amsd block in two ways:</p>
<ul><li>
<p><span style=""><strong>Implicit portmap:&#160;</strong></span>For SPICE-in-Middle and SPICE-on-Leaf design flows in Verilog-AMS, port mapping can be achieved without using the<span>&#160;</span><code>portmap</code>&#160;statement. Only the<code><span>&#160;</span>config<span>&#160;</span></code>statement would suffice. The tool automatically generates implicit portmaps, with default values, for the subcircuits or modules referred to in the<span>&#160;</span><code>config</code>card. In the autogenerated portmap statement, the cell name used in the<code><span>&#160;</span>config<span>&#160;</span></code>statement is used as the SPICE subcircuit name or the Verilog module name, and the default values are be assumed for all other parameters of the<code><span>&#160;</span>portmap<span>&#160;</span></code>statement.<br /><br /><strong>Examples</strong></p>
<ul><li>If the<code><span>&#160;</span>config<span>&#160;</span></code>statement is&#160;<code>config cell=divider use=hdl</code>, the following&#160;<code>portmap</code><span>&#160;</span>statement would be autogenerated.<br /><code>portmap module=divider<br /></code></li><li>If the<code><span>&#160;</span>config<span>&#160;</span></code>statement is&#160;<code>config cell=analog_top_a use=spice</code>,&#160;the following&#160;<code>portmap</code><span>&#160;</span>statement would be autogenerated.<br /><code>portmap subckt=analog_top_a<br /><br /></code>The tool assumes the following<code><span>&#160;</span>portmap<span>&#160;</span></code>parameter default values for autogenerating skeletons, commfile, or the portbind file:<span>&#160;</span><code>autobus=yes</code><br /><code>busdelim=&quot;[] &lt;&gt;&quot;</code><br /><code>refformat=verilog</code><br /><code>interconnect=mixed</code></li></ul></li></ul><div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">&#160;To use a non-default value for any of the above parameters or to use reffile or file parameter with the portmap card, use an explicit portmap.</div>
</div>

<p><br /></p>
<ul><li><span style=""><strong>Explicit portmap:</strong> I</span>n most situations,<span>&#160;</span><code>portmap</code>&#160;and<span>&#160;</span><code>config</code>&#160;statements are required in pairs to specify cell bindings. One pair of<span>&#160;</span><code>portmap</code>&#160;and<span>&#160;</span><code>config</code>&#160;statements can bind multiple instances of the same cell to either a SPICE port in a Verilog block or a Verilog port in a SPICE block.</li></ul>
<p>&#160; &#160; &#160; &#160; <strong>&#160; Example</strong><br /><code>&#160; &#160; &#160;portmap subckt=foo autobus=yes portcase=lower busdelim=_ refformat=verilog</code><br /><code>&#160; &#160; &#160;config inst=&quot;top.inst1 top.inst2 top.inst3&quot; use=spice</code><br /><code><span>&#160; &#160; &#160; &#160; &#160; &#160;Here,&#160;</span>inst1</code>,<span>&#160;</span><code>inst2</code>, and&#160;<code>inst3</code><span>&#160;</span>are instances of&#160;<code>foo</code><span>&#160;</span>in the Verilog module<span>&#160;</span><code>top</code>, which needs to be configured to SPICE.</p>
<h5 id="ImplicitandExplicitPortMapping-RelatedTopics"><strong>Related Topics</strong></h5><ul><li><strong><a href="portmap.html">portmap</a></strong></li><li><strong><a href="Spice-to-Verilog_Port_Mapping.html">Spice-to-Verilog Port Mapping</a></strong></li><li><strong><a href="SPICE.html">SPICE</a></strong></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="portmap.html" id="prev" title="portmap">portmap</a></em></b><b><em><a href="Spice-to-Verilog_Port_Mapping.html" id="nex" title="Spice-to-Verilog_Port_Mapping">Spice-to-Verilog_Port_Mapping</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>