# Sanity check
ifeq ($(wildcard $(NPC_HOME)/src/npc-main.cpp),)
  $(error NPC_HOME=$(NPC_HOME) is not a NPC repo)
endif

# Include variables and rules generated by menuconfig
-include $(NPC_HOME)/include/config/auto.conf
-include $(NPC_HOME)/include/config/auto.conf.cmd

remove_quote = $(patsubst "%",%,$(1))

# NPC configuration
TOPNAME = ysyx_25030081_cpu
NAME = $(TOPNAME)
IMG ?= 

# Extract compiler and options from menuconfig
ifneq ($(CONFIG_CC),)
CC = $(call remove_quote,$(CONFIG_CC))
endif
CFLAGS_BUILD += $(call remove_quote,$(CONFIG_CC_OPT))
CFLAGS_BUILD += $(if $(CONFIG_CC_DEBUG),-Og -ggdb3,)
CFLAGS_BUILD += $(if $(CONFIG_CC_ASAN),-fsanitize=address,)
CFLAGS_TRACE += -DITRACE_COND=$(if $(CONFIG_ITRACE_COND),$(call remove_quote,$(CONFIG_ITRACE_COND)),true)

# Verilator configuration
VERILATOR = verilator
VERILATOR_CFLAGS += -MMD --build -cc -O3 --x-assign fast --x-initial fast --noassert
BUILD_DIR = ./build
OBJ_DIR = $(BUILD_DIR)/obj_dir
BIN = $(BUILD_DIR)/$(TOPNAME)

# Include paths
INC_PATH = include
INCFLAGS = $(addprefix -I, $(abspath $(INC_PATH))) -I$(abspath ./src)
CXXFLAGS += $(INCFLAGS) -DTOP_NAME="\"V$(TOPNAME)\""
CFLAGS  += $(CFLAGS_BUILD) $(CFLAGS_TRACE)
LDFLAGS += $(CFLAGS_BUILD)

# Source files
VSRCS = $(shell find $(abspath ./vsrc) -name "*.v")
SRCS = $(shell find $(abspath ./src) -name "*.c" -or -name "*.cc" -or -name "*.cpp")

# Default target
default: sim

$(BUILD_DIR):
	@mkdir -p $(BUILD_DIR)

$(BIN): $(VSRCS) $(SRCS) | $(BUILD_DIR)
	@rm -rf $(OBJ_DIR)
	$(VERILATOR) $(VERILATOR_CFLAGS) \
		--top-module $(TOPNAME) $^ \
		$(addprefix -CFLAGS , $(CXXFLAGS)) $(addprefix -LDFLAGS , $(LDFLAGS)) \
		--trace-fst \
		--Mdir $(OBJ_DIR) --exe -o $(abspath $(BIN))

# Simulation target
SIM_CXXFLAGS = $(CXXFLAGS) -D_SIMULATE_
SIM_BIN = $(BUILD_DIR)/$(TOPNAME)_sim

$(SIM_BIN): $(VSRCS) $(SRCS) | $(BUILD_DIR)
	@rm -rf $(OBJ_DIR)
	$(VERILATOR) $(VERILATOR_CFLAGS) \
		--top-module $(TOPNAME) $^ \
		$(addprefix -CFLAGS , $(SIM_CXXFLAGS)) $(addprefix -LDFLAGS , $(LDFLAGS)) \
		--trace-fst \
		--Mdir $(OBJ_DIR) --exe -o $(abspath $(SIM_BIN))

sim: $(SIM_BIN)
	@$(call git_commit, "sim RTL")
	@$(SIM_BIN) $(IMG)

# NVBoard target
ifneq ($(NVBOARD_HOME),)
include $(NVBOARD_HOME)/scripts/nvboard.mk

NXDC_FILES = constr/top.nxdc
SRC_AUTO_BIND = $(abspath $(BUILD_DIR)/auto_bind.cpp)

$(SRC_AUTO_BIND): $(NXDC_FILES) | $(BUILD_DIR)
	python3 $(NVBOARD_HOME)/scripts/auto_pin_bind.py $^ $@

NVBOARD_CXXFLAGS = $(CXXFLAGS) -D_NVBOARD_
NVBOARD_SRCS = $(SRCS) $(SRC_AUTO_BIND)

nvboard: $(NVBOARD_ARCHIVE) $(SRC_AUTO_BIND) $(VSRCS) $(NVBOARD_SRCS) | $(BUILD_DIR)
	@rm -rf $(OBJ_DIR)
	$(VERILATOR) $(VERILATOR_CFLAGS) \
		--top-module $(TOPNAME) $(VSRCS) \
		$(addprefix -CFLAGS , $(NVBOARD_CXXFLAGS)) $(addprefix -LDFLAGS , $(LDFLAGS)) \
		--trace-fst \
		--Mdir $(OBJ_DIR) --exe -o $(abspath $(BIN)) \
		$(NVBOARD_SRCS)
	@$(BIN)
endif

# Wave viewer
GTKWAVE = gtkwave
WAVE = $(BUILD_DIR)/wave.fst

wave: $(WAVE)
	@$(GTKWAVE) $(WAVE)

clean:
	rm -rf $(BUILD_DIR)

# Include rules for menuconfig
include $(NPC_HOME)/scripts/config.mk

.PHONY: default sim nvboard wave clean
