# Written by DEF2DEF on Sun Mar  3 18:12:14 2024
# SPORT Lab, University of Southern California, Los Angeles, CA 90089
# Developers: Ting-Ru Lin <tingruli@usc.edu> and Massoud Pedram <pedram@usc.edu>

VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN FA_route ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 1410.0000 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 1430.0000 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 1410000 1430000 ) ;

ROW CORE_ROW_0 CoreSite 0 0 N DO 1410 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_1 CoreSite 0 160000 FS DO 1410 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_2 CoreSite 0 320000 N DO 1410 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_3 CoreSite 0 480000 FS DO 1410 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_4 CoreSite 0 640000 N DO 1410 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_5 CoreSite 0 800000 FS DO 1410 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_6 CoreSite 0 960000 N DO 1410 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_7 CoreSite 0 1120000 FS DO 1410 BY 1 STEP 1000 0 
 ;

TRACKS Y 0 DO 143 STEP 10000 LAYER M1 ;
TRACKS Y 0 DO 143 STEP 10000 LAYER M2 ;
TRACKS Y 0 DO 143 STEP 10000 LAYER M3 ;
TRACKS X 0 DO 141 STEP 10000 LAYER M1 ;
TRACKS X 0 DO 141 STEP 10000 LAYER M2 ;
TRACKS X 0 DO 141 STEP 10000 LAYER M3 ;

GCELLGRID Y 1 DO 207 STEP 10 ;
GCELLGRID X 1 DO 204 STEP 10 ;

COMPONENTS 37 ;
- GCLK_Pad PAD + FIXED ( 240000 1070000 ) N 
 ;
- a_Pad PAD + FIXED ( 540000 1070000 ) N 
 ;
- b_Pad PAD + FIXED ( 1110000 540000 ) N 
 ;
- c_Pad PAD + FIXED ( 150000 0 ) N 
 ;
- co_Pad PAD + FIXED ( 450000 0 ) N 
 ;
- s_Pad PAD + FIXED ( 0 480000 ) N 
 ;
- AND2T_6_n6 THmitll_AND2T + PLACED ( 630000 520000 ) N 
 ;
- AND2T_7_n7 THmitll_AND2T + PLACED ( 850000 520000 ) N 
 ;
- AND2T_8_n8 THmitll_AND2T + PLACED ( 740000 520000 ) N 
 ;
- OR2T_9_n9 THmitll_OR2T + PLACED ( 450000 360000 ) N 
 ;
- OR2T_10_co THmitll_OR2T + PLACED ( 640000 360000 ) N 
 ;
- XOR2T_11_n11 THmitll_XORT + PLACED ( 560000 760000 ) N 
 ;
- XOR2T_12_n12 THmitll_XORT + PLACED ( 450000 760000 ) N 
 ;
- DFFT_13_s THmitll_DFFT + PLACED ( 360000 760000 ) N 
 ;
- DFFT_14_n14 THmitll_DFFT + PLACED ( 740000 360000 ) N 
 ;
- DFFT_15_n15 THmitll_DFFT + PLACED ( 360000 520000 ) N 
 ;
- Split_16_n16 THmitll_SPLITT + PLACED ( 450000 520000 ) N 
 ;
- Split_17_n17 THmitll_SPLITT + PLACED ( 760000 760000 ) N 
 ;
- Split_18_n18 THmitll_SPLITT + PLACED ( 540000 520000 ) N 
 ;
- Split_19_n19 THmitll_SPLITT + PLACED ( 670000 760000 ) N 
 ;
- Split_20_n20 THmitll_SPLITT + PLACED ( 550000 360000 ) N 
 ;
- Split_21_n21 THmitll_SPLITT + PLACED ( 360000 360000 ) N 
 ;
- SplitCLK_4_11 THmitll_SPLITT + PLACED ( 800000 640000 ) N 
 ;
- SplitCLK_4_12 THmitll_SPLITT + PLACED ( 740000 640000 ) N 
 ;
- SplitCLK_4_13 THmitll_SPLITT + PLACED ( 690000 440000 ) N 
 ;
- SplitCLK_0_14 THmitll_SPLITT + PLACED ( 690000 640000 ) S 
 ;
- SplitCLK_4_15 THmitll_SPLITT + PLACED ( 510000 830000 ) N 
 ;
- SplitCLK_6_16 THmitll_SPLITT + PLACED ( 460000 830000 ) FS 
 ;
- SplitCLK_2_17 THmitll_SPLITT + PLACED ( 450000 640000 ) FN 
 ;
- SplitCLK_6_18 THmitll_SPLITT + PLACED ( 490000 640000 ) FS 
 ;
- SplitCLK_2_19 THmitll_SPLITT + PLACED ( 640000 640000 ) FN 
 ;
- SplitCLK_4_20 THmitll_SPLITT + PLACED ( 460000 440000 ) N 
 ;
- SplitCLK_2_21 THmitll_SPLITT + PLACED ( 650000 440000 ) FN 
 ;
- SplitCLK_2_22 THmitll_SPLITT + PLACED ( 370000 830000 ) FN 
 ;
- SplitCLK_4_23 THmitll_SPLITT + PLACED ( 740000 440000 ) N 
 ;
- SplitCLK_2_24 THmitll_SPLITT + PLACED ( 370000 640000 ) FN 
 ;
- SplitCLK_0_25 THmitll_SPLITT + PLACED ( 540000 640000 ) S 
 ;
END COMPONENTS

PINS 0 ;
END PINS


NETS 50 ;
- net0
  ( a_Pad a ) ( Split_17_n17 a )
  + ROUTED  M5 ( 585000 1175000 0 ) VIA45
    NEW M4 ( 585000 1175000 ) VIA34
    NEW M3 ( 585000 1175000 )
    NEW M3 ( 585000 1175000 ) ( * 1395000 ) VIA23
    NEW M2 ( 585000 1395000 ) VIA12
    NEW M1 ( 585000 1395000 ) ( 765000 * ) VIA12
    NEW M2 ( 765000 1395000 ) VIA23
    NEW M3 ( 765000 1395000 ) ( * 825000 ) VIA34
    NEW M4 ( 765000 825000 ) VIA45
 ;
- net1
  ( b_Pad a ) ( Split_19_n19 a )
  + ROUTED  M1 ( 1145000 575000 0 ) ( 1085000 * ) VIA12
    NEW M2 ( 1085000 575000 ) VIA23
    NEW M3 ( 1085000 575000 ) ( * 815000 ) VIA34
    NEW M4 ( 1085000 815000 ) VIA45
    NEW M5 ( 1085000 815000 ) ( 675000 * )
    NEW M5 ( 675000 815000 ) ( * 825000 0 )
 ;
- net2
  ( c_Pad a ) ( Split_21_n21 a )
  + ROUTED  M5 ( 195000 105000 0 ) VIA45
    NEW M4 ( 195000 105000 ) VIA34
    NEW M3 ( 195000 105000 )
    NEW M3 ( 195000 105000 ) ( * 425000 ) VIA34
    NEW M4 ( 195000 425000 ) VIA45
    NEW M5 ( 195000 425000 ) ( 365000 * 0 )
 ;
- net3
  ( co_Pad a ) ( OR2T_10_co q )
  + ROUTED  M5 ( 505000 105000 0 ) VIA45
    NEW M4 ( 505000 105000 ) VIA34
    NEW M3 ( 505000 105000 )
    NEW M3 ( 505000 105000 ) ( * 435000 ) VIA34
    NEW M4 ( 505000 435000 ) VIA45
    NEW M5 ( 505000 435000 ) ( 675000 * ) VIA45
    NEW M4 ( 675000 435000 ) VIA34
    NEW M3 ( 675000 435000 ) ( * 365000 ) VIA34
    NEW M4 ( 675000 365000 ) VIA45
 ;
- net4
  ( s_Pad a ) ( DFFT_13_s q )
  + ROUTED  M5 ( 45000 585000 0 ) VIA45
    NEW M4 ( 45000 585000 ) VIA34
    NEW M3 ( 45000 585000 )
    NEW M3 ( 45000 585000 ) ( * 825000 ) VIA34
    NEW M4 ( 45000 825000 ) VIA45
    NEW M5 ( 45000 825000 ) ( 385000 * 0 )
 ;
- net5
  ( AND2T_8_n8 a ) ( Split_20_n20 q0 )
  + ROUTED  M5 ( 575000 385000 0 ) ( 755000 * ) VIA45
    NEW M4 ( 755000 385000 ) VIA34
    NEW M3 ( 755000 385000 ) ( * 585000 ) VIA34
    NEW M4 ( 755000 585000 ) VIA45
 ;
- net6
  ( AND2T_7_n7 a ) ( Split_18_n18 q0 )
  + ROUTED  M5 ( 565000 545000 0 ) VIA45
    NEW M4 ( 565000 545000 ) VIA34
    NEW M3 ( 565000 545000 )
    NEW M3 ( 565000 545000 ) ( * 465000 ) VIA23
    NEW M2 ( 565000 465000 ) VIA12
    NEW M1 ( 565000 465000 ) ( 865000 * ) VIA12
    NEW M2 ( 865000 465000 ) VIA23
    NEW M3 ( 865000 465000 ) ( * 585000 ) VIA34
    NEW M4 ( 865000 585000 ) VIA45
 ;
- net7
  ( AND2T_6_n6 q ) ( DFFT_14_n14 a )
  + ROUTED  M5 ( 675000 545000 0 ) ( 745000 * ) VIA45
    NEW M4 ( 745000 545000 ) VIA34
    NEW M3 ( 745000 545000 ) ( * 365000 ) VIA34
    NEW M4 ( 745000 365000 ) VIA45
 ;
- net8
  ( AND2T_8_n8 b ) ( Split_16_n16 q0 )
  + ROUTED  M5 ( 475000 545000 0 ) ( 555000 * ) VIA45
    NEW M4 ( 555000 545000 ) VIA34
    NEW M3 ( 555000 545000 ) ( * 625000 ) VIA23
    NEW M2 ( 555000 625000 ) VIA12
    NEW M1 ( 555000 625000 ) ( 785000 * ) VIA12
    NEW M2 ( 785000 625000 ) VIA23
    NEW M3 ( 785000 625000 ) ( * 535000 ) VIA34
    NEW M4 ( 785000 535000 ) VIA45
 ;
- net9
  ( AND2T_7_n7 q ) ( OR2T_9_n9 b )
  + ROUTED  M5 ( 455000 365000 0 ) ( 475000 * ) VIA45
    NEW M4 ( 475000 365000 ) VIA34
    NEW M3 ( 475000 365000 ) ( * 425000 ) VIA23
    NEW M2 ( 475000 425000 ) VIA12
    NEW M1 ( 475000 425000 ) ( 805000 * ) VIA12
    NEW M2 ( 805000 425000 ) VIA23
    NEW M3 ( 805000 425000 ) ( * 545000 ) VIA34
    NEW M4 ( 805000 545000 ) VIA45
    NEW M5 ( 805000 545000 ) ( 895000 * 0 )
 ;
- net10
  ( AND2T_8_n8 q ) ( OR2T_9_n9 a )
  + ROUTED  M5 ( 455000 425000 0 ) ( 465000 * ) VIA45
    NEW M4 ( 465000 425000 ) VIA34
    NEW M3 ( 465000 425000 ) ( * 505000 ) VIA23
    NEW M2 ( 465000 505000 ) VIA12
    NEW M1 ( 465000 505000 ) ( 735000 * ) VIA12
    NEW M2 ( 735000 505000 ) VIA23
    NEW M3 ( 735000 505000 ) ( * 555000 ) VIA34
    NEW M4 ( 735000 555000 ) VIA45
    NEW M5 ( 735000 555000 ) ( 785000 * )
    NEW M5 ( 785000 555000 ) ( * 545000 0 )
 ;
- net11
  ( OR2T_9_n9 q ) ( OR2T_10_co a )
  + ROUTED  M5 ( 645000 425000 0 ) ( 565000 * )
    NEW M5 ( 565000 425000 ) ( * 415000 )
    NEW M5 ( 565000 415000 ) ( 485000 * ) VIA45
    NEW M4 ( 485000 415000 ) VIA34
    NEW M3 ( 485000 415000 ) ( * 365000 ) VIA34
    NEW M4 ( 485000 365000 ) VIA45
 ;
- net12
  ( OR2T_10_co b ) ( DFFT_14_n14 q )
  + ROUTED  M5 ( 645000 365000 0 ) ( 655000 * ) VIA45
    NEW M4 ( 655000 365000 ) VIA34
    NEW M3 ( 655000 365000 ) ( * 415000 ) VIA34
    NEW M4 ( 655000 415000 ) VIA45
    NEW M5 ( 655000 415000 ) ( 765000 * )
    NEW M5 ( 765000 415000 ) ( * 425000 0 )
 ;
- net13
  ( Split_18_n18 a ) ( Split_19_n19 q0 )
  + ROUTED  M5 ( 695000 785000 0 ) ( 585000 * ) VIA45
    NEW M4 ( 585000 785000 ) VIA34
    NEW M3 ( 585000 785000 ) ( * 595000 ) VIA34
    NEW M4 ( 585000 595000 ) VIA45
    NEW M5 ( 585000 595000 ) ( 545000 * )
    NEW M5 ( 545000 595000 ) ( * 585000 0 )
 ;
- net14
  ( Split_16_n16 a ) ( Split_17_n17 q0 )
  + ROUTED  M5 ( 785000 785000 0 ) ( 705000 * )
    NEW M5 ( 705000 785000 ) ( * 795000 )
    NEW M5 ( 705000 795000 ) ( 675000 * ) VIA45
    NEW M4 ( 675000 795000 ) VIA34
    NEW M3 ( 675000 795000 ) ( * 575000 ) VIA34
    NEW M4 ( 675000 575000 ) VIA45
    NEW M5 ( 675000 575000 ) ( 455000 * )
    NEW M5 ( 455000 575000 ) ( * 585000 0 )
 ;
- net15
  ( XOR2T_11_n11 q ) ( XOR2T_12_n12 a )
  + ROUTED  M5 ( 455000 825000 0 ) ( 475000 * ) VIA45
    NEW M4 ( 475000 825000 ) VIA34
    NEW M3 ( 475000 825000 ) ( * 765000 ) VIA23
    NEW M2 ( 475000 765000 ) VIA12
    NEW M1 ( 475000 765000 ) ( 535000 * ) VIA12
    NEW M2 ( 535000 765000 ) VIA23
    NEW M3 ( 535000 765000 ) ( * 825000 ) VIA23
    NEW M2 ( 535000 825000 ) VIA12
    NEW M1 ( 535000 825000 ) ( 595000 * ) VIA12
    NEW M2 ( 595000 825000 ) VIA23
    NEW M3 ( 595000 825000 ) ( * 765000 ) VIA34
    NEW M4 ( 595000 765000 ) VIA45
 ;
- net16
  ( XOR2T_12_n12 b ) ( DFFT_15_n15 q )
  + ROUTED  M5 ( 495000 825000 0 ) VIA45
    NEW M4 ( 495000 825000 ) VIA34
    NEW M3 ( 495000 825000 )
    NEW M3 ( 495000 825000 ) ( * 635000 ) VIA34
    NEW M4 ( 495000 635000 ) VIA45
    NEW M5 ( 495000 635000 ) ( 435000 * )
    NEW M5 ( 435000 635000 ) ( * 595000 )
    NEW M5 ( 435000 595000 ) ( 385000 * )
    NEW M5 ( 385000 595000 ) ( * 585000 0 )
 ;
- net17
  ( XOR2T_12_n12 q ) ( DFFT_13_s a )
  + ROUTED  M5 ( 485000 765000 0 ) VIA45
    NEW M4 ( 485000 765000 ) VIA34
    NEW M3 ( 485000 765000 )
    NEW M3 ( 485000 765000 ) ( * 845000 ) VIA23
    NEW M2 ( 485000 845000 ) VIA12
    NEW M1 ( 485000 845000 ) ( 365000 * ) VIA12
    NEW M2 ( 365000 845000 ) VIA23
    NEW M3 ( 365000 845000 ) ( * 765000 ) VIA34
    NEW M4 ( 365000 765000 ) VIA45
 ;
- net18
  ( Split_20_n20 a ) ( Split_21_n21 q0 )
  + ROUTED  M5 ( 385000 385000 0 ) ( 555000 * ) VIA45
    NEW M4 ( 555000 385000 ) VIA34
    NEW M3 ( 555000 385000 ) ( * 425000 ) VIA34
    NEW M4 ( 555000 425000 ) VIA45
 ;
- net19
  ( AND2T_7_n7 b ) ( Split_16_n16 q1 )
  + ROUTED  M5 ( 895000 535000 0 ) ( 885000 * ) VIA45
    NEW M4 ( 885000 535000 ) VIA34
    NEW M3 ( 885000 535000 ) ( * 455000 ) VIA23
    NEW M2 ( 885000 455000 ) VIA12
    NEW M1 ( 885000 455000 ) ( 475000 * ) VIA12
    NEW M2 ( 475000 455000 ) VIA23
    NEW M3 ( 475000 455000 ) ( * 535000 ) VIA34
    NEW M4 ( 475000 535000 ) VIA45
 ;
- net20
  ( XOR2T_11_n11 b ) ( Split_17_n17 q1 )
  + ROUTED  M5 ( 605000 825000 0 ) ( 665000 * ) VIA45
    NEW M4 ( 665000 825000 ) VIA34
    NEW M3 ( 665000 825000 ) ( * 905000 ) VIA34
    NEW M4 ( 665000 905000 ) VIA45
    NEW M5 ( 665000 905000 ) ( 785000 * ) VIA45
    NEW M4 ( 785000 905000 ) VIA34
    NEW M3 ( 785000 905000 ) ( * 775000 ) VIA34
    NEW M4 ( 785000 775000 ) VIA45
 ;
- net21
  ( AND2T_6_n6 b ) ( Split_18_n18 q1 )
  + ROUTED  M5 ( 565000 535000 0 ) ( 675000 * 0 )
 ;
- net22
  ( XOR2T_11_n11 a ) ( Split_19_n19 q1 )
  + ROUTED  M5 ( 565000 825000 0 ) ( 575000 * ) VIA45
    NEW M4 ( 575000 825000 ) VIA34
    NEW M3 ( 575000 825000 ) ( * 775000 ) VIA34
    NEW M4 ( 575000 775000 ) VIA45
    NEW M5 ( 575000 775000 ) ( 695000 * 0 )
 ;
- net23
  ( AND2T_6_n6 a ) ( Split_20_n20 q1 )
  + ROUTED  M5 ( 575000 375000 0 ) ( 585000 * ) VIA45
    NEW M4 ( 585000 375000 ) VIA34
    NEW M3 ( 585000 375000 ) ( * 585000 ) VIA34
    NEW M4 ( 585000 585000 ) VIA45
    NEW M5 ( 585000 585000 ) ( 645000 * 0 )
 ;
- net24
  ( DFFT_15_n15 a ) ( Split_21_n21 q1 )
  + ROUTED  M5 ( 365000 525000 0 ) VIA45
    NEW M4 ( 365000 525000 ) VIA34
    NEW M3 ( 365000 525000 )
    NEW M3 ( 365000 525000 ) ( * 375000 ) VIA34
    NEW M4 ( 365000 375000 ) VIA45
    NEW M5 ( 365000 375000 ) ( 385000 * 0 )
 ;
- net25
  ( SplitCLK_0_25 q0 ) ( SplitCLK_0_14 a )
  + ROUTED  M5 ( 715000 645000 0 ) VIA45
    NEW M4 ( 715000 645000 ) VIA34
    NEW M3 ( 715000 645000 )
    NEW M3 ( 715000 645000 ) ( * 675000 ) VIA34
    NEW M4 ( 715000 675000 ) VIA45
    NEW M5 ( 715000 675000 ) ( 545000 * )
    NEW M5 ( 545000 675000 ) ( * 685000 0 )
 ;
- net26
  ( SplitCLK_0_25 q1 ) ( SplitCLK_6_18 a )
  + ROUTED  M5 ( 495000 645000 0 ) ( 545000 * ) VIA45
    NEW M4 ( 545000 645000 ) VIA34
    NEW M3 ( 545000 645000 ) ( * 695000 ) VIA34
    NEW M4 ( 545000 695000 ) VIA45
 ;
- net27
  ( SplitCLK_2_24 q0 ) ( DFFT_15_n15 clk )
  + ROUTED  M5 ( 375000 665000 0 ) ( 385000 * ) VIA45
    NEW M4 ( 385000 665000 ) VIA34
    NEW M3 ( 385000 665000 ) ( * 525000 ) VIA34
    NEW M4 ( 385000 525000 ) VIA45
 ;
- net28
  ( SplitCLK_4_23 q0 ) ( DFFT_14_n14 clk )
  + ROUTED  M5 ( 765000 365000 0 ) VIA45
    NEW M4 ( 765000 365000 ) VIA34
    NEW M3 ( 765000 365000 )
    NEW M3 ( 765000 365000 ) ( * 465000 ) VIA34
    NEW M4 ( 765000 465000 ) VIA45
 ;
- net29
  ( SplitCLK_2_22 q0 ) ( DFFT_13_s clk )
  + ROUTED  M5 ( 375000 855000 0 ) ( 385000 * ) VIA45
    NEW M4 ( 385000 855000 ) VIA34
    NEW M3 ( 385000 855000 ) ( * 765000 ) VIA34
    NEW M4 ( 385000 765000 ) VIA45
 ;
- net30
  ( SplitCLK_2_21 q0 ) ( OR2T_10_co clk )
  + ROUTED  M5 ( 655000 465000 0 ) ( 665000 * ) VIA45
    NEW M4 ( 665000 465000 ) VIA34
    NEW M3 ( 665000 465000 ) ( * 425000 ) VIA34
    NEW M4 ( 665000 425000 ) VIA45
    NEW M5 ( 665000 425000 ) ( 675000 * 0 )
 ;
- net31
  ( SplitCLK_4_20 q0 ) ( OR2T_9_n9 clk )
  + ROUTED  M5 ( 485000 425000 0 ) VIA45
    NEW M4 ( 485000 425000 ) VIA34
    NEW M3 ( 485000 425000 )
    NEW M3 ( 485000 425000 ) ( * 465000 ) VIA34
    NEW M4 ( 485000 465000 ) VIA45
 ;
- net32
  ( SplitCLK_2_19 q0 ) ( AND2T_6_n6 clk )
  + ROUTED  M5 ( 635000 525000 0 ) ( 645000 * ) VIA45
    NEW M4 ( 645000 525000 ) VIA34
    NEW M3 ( 645000 525000 ) ( * 665000 ) VIA34
    NEW M4 ( 645000 665000 ) VIA45
 ;
- net33
  ( SplitCLK_6_18 q0 ) ( SplitCLK_6_16 a )
  + ROUTED  M5 ( 465000 835000 0 ) VIA45
    NEW M4 ( 465000 835000 ) VIA34
    NEW M3 ( 465000 835000 )
    NEW M3 ( 465000 835000 ) ( * 685000 ) VIA34
    NEW M4 ( 465000 685000 ) VIA45
    NEW M5 ( 465000 685000 ) ( 515000 * 0 )
 ;
- net34
  ( SplitCLK_6_18 q1 ) ( SplitCLK_2_17 a )
  + ROUTED  M5 ( 475000 705000 0 ) ( 515000 * )
    NEW M5 ( 515000 705000 ) ( * 695000 0 )
 ;
- net35
  ( SplitCLK_2_17 q0 ) ( SplitCLK_4_20 a )
  + ROUTED  M5 ( 455000 665000 0 ) ( 465000 * ) VIA45
    NEW M4 ( 465000 665000 ) VIA34
    NEW M3 ( 465000 665000 ) ( * 515000 ) VIA34
    NEW M4 ( 465000 515000 ) VIA45
    NEW M5 ( 465000 515000 ) ( * 505000 0 )
 ;
- net36
  ( SplitCLK_2_17 q1 ) ( SplitCLK_2_24 a )
  + ROUTED  M5 ( 395000 705000 0 ) ( 405000 * )
    NEW M5 ( 405000 705000 ) ( * 665000 )
    NEW M5 ( 405000 665000 ) ( 445000 * )
    NEW M5 ( 445000 665000 ) ( * 655000 )
    NEW M5 ( 445000 655000 ) ( 455000 * 0 )
 ;
- net37
  ( SplitCLK_6_16 q1 ) ( SplitCLK_2_22 a )
  + ROUTED  M5 ( 395000 895000 0 ) ( 475000 * )
    NEW M5 ( 475000 895000 ) ( * 885000 )
    NEW M5 ( 475000 885000 ) ( 485000 * 0 )
 ;
- net38
  ( SplitCLK_6_16 q0 ) ( SplitCLK_4_15 a )
  + ROUTED  M5 ( 485000 875000 0 ) ( 495000 * )
    NEW M5 ( 495000 875000 ) ( * 885000 )
    NEW M5 ( 495000 885000 ) ( 515000 * )
    NEW M5 ( 515000 885000 ) ( * 895000 0 )
 ;
- net39
  ( SplitCLK_4_15 q1 ) ( XOR2T_11_n11 clk )
  + ROUTED  M5 ( 535000 845000 0 ) ( 545000 * ) VIA45
    NEW M4 ( 545000 845000 ) VIA34
    NEW M3 ( 545000 845000 ) ( * 765000 )
    NEW M3 ( 545000 765000 ) ( 565000 * ) VIA34
    NEW M4 ( 565000 765000 ) VIA45
 ;
- net40
  ( SplitCLK_4_15 q0 ) ( XOR2T_12_n12 clk )
  + ROUTED  M5 ( 455000 765000 0 ) VIA45
    NEW M4 ( 455000 765000 ) VIA34
    NEW M3 ( 455000 765000 )
    NEW M3 ( 455000 765000 ) ( * 855000 ) VIA34
    NEW M4 ( 455000 855000 ) VIA45
    NEW M5 ( 455000 855000 ) ( 535000 * 0 )
 ;
- net41
  ( SplitCLK_0_14 q0 ) ( SplitCLK_4_12 a )
  + ROUTED  M5 ( 695000 685000 0 ) ( 715000 * )
    NEW M5 ( 715000 685000 ) ( * 695000 )
    NEW M5 ( 715000 695000 ) ( 745000 * )
    NEW M5 ( 745000 695000 ) ( * 705000 0 )
 ;
- net42
  ( SplitCLK_0_14 q1 ) ( SplitCLK_4_13 a )
  + ROUTED  M5 ( 695000 505000 0 ) VIA45
    NEW M4 ( 695000 505000 ) VIA34
    NEW M3 ( 695000 505000 )
    NEW M3 ( 695000 505000 ) ( * 695000 ) VIA34
    NEW M4 ( 695000 695000 ) VIA45
 ;
- net43
  ( SplitCLK_4_13 q0 ) ( SplitCLK_2_21 a )
  + ROUTED  M5 ( 675000 505000 0 ) ( 685000 * )
    NEW M5 ( 685000 505000 ) ( * 475000 )
    NEW M5 ( 685000 475000 ) ( 715000 * )
    NEW M5 ( 715000 475000 ) ( * 465000 0 )
 ;
- net44
  ( SplitCLK_4_13 q1 ) ( SplitCLK_4_23 a )
  + ROUTED  M5 ( 715000 455000 0 ) ( 725000 * )
    NEW M5 ( 725000 455000 ) ( * 495000 )
    NEW M5 ( 725000 495000 ) ( 745000 * )
    NEW M5 ( 745000 495000 ) ( * 505000 0 )
 ;
- net45
  ( SplitCLK_4_12 q0 ) ( SplitCLK_2_19 a )
  + ROUTED  M5 ( 665000 705000 0 ) VIA45
    NEW M4 ( 665000 705000 ) VIA34
    NEW M3 ( 665000 705000 )
    NEW M3 ( 665000 705000 ) ( * 665000 ) VIA34
    NEW M4 ( 665000 665000 ) VIA45
    NEW M5 ( 665000 665000 ) ( 765000 * 0 )
 ;
- net46
  ( SplitCLK_4_12 q1 ) ( SplitCLK_4_11 a )
  + ROUTED  M5 ( 765000 655000 0 ) ( 775000 * )
    NEW M5 ( 775000 655000 ) ( * 695000 )
    NEW M5 ( 775000 695000 ) ( 805000 * )
    NEW M5 ( 805000 695000 ) ( * 705000 0 )
 ;
- net47
  ( SplitCLK_4_11 q1 ) ( AND2T_7_n7 clk )
  + ROUTED  M5 ( 825000 655000 0 ) ( 835000 * ) VIA45
    NEW M4 ( 835000 655000 ) VIA34
    NEW M3 ( 835000 655000 ) ( * 525000 )
    NEW M3 ( 835000 525000 ) ( 855000 * ) VIA34
    NEW M4 ( 855000 525000 ) VIA45
 ;
- net48
  ( SplitCLK_4_11 q0 ) ( AND2T_8_n8 clk )
  + ROUTED  M5 ( 825000 665000 0 ) ( 815000 * ) VIA45
    NEW M4 ( 815000 665000 ) VIA34
    NEW M3 ( 815000 665000 ) ( * 525000 ) VIA34
    NEW M4 ( 815000 525000 ) VIA45
    NEW M5 ( 815000 525000 ) ( 745000 * 0 )
 ;
- net49
  ( GCLK_Pad a ) ( SplitCLK_0_25 a )
  + ROUTED  M5 ( 285000 1175000 0 ) VIA45
    NEW M4 ( 285000 1175000 ) VIA34
    NEW M3 ( 285000 1175000 )
    NEW M3 ( 285000 1175000 ) ( * 1395000 ) VIA34
    NEW M4 ( 285000 1395000 ) VIA45
    NEW M5 ( 285000 1395000 ) ( 705000 * ) VIA45
    NEW M4 ( 705000 1395000 ) VIA34
    NEW M3 ( 705000 1395000 ) ( * 645000 ) VIA34
    NEW M4 ( 705000 645000 ) VIA45
    NEW M5 ( 705000 645000 ) ( 565000 * 0 )
 ;
END NETS

END DESIGN
