Analysis & Synthesis report for lab5
Thu Mar 02 21:22:35 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Source assignments for ram:ram0|altsyncram:altsyncram_component|altsyncram_hag1:auto_generated
  7. Parameter Settings for User Entity Instance: slc3:slc|datapath:d0|TwoInputMux:MDRMult
  8. Parameter Settings for User Entity Instance: slc3:slc|datapath:d0|TwoInputMux:SR1_Mult
  9. Parameter Settings for User Entity Instance: slc3:slc|datapath:d0|TwoInputMux:DR_Mult
 10. Parameter Settings for User Entity Instance: slc3:slc|datapath:d0|TwoInputMux:SR2_Mult
 11. Parameter Settings for User Entity Instance: slc3:slc|datapath:d0|TwoInputMux:ADDR1_Mult
 12. Parameter Settings for User Entity Instance: ram:ram0|altsyncram:altsyncram_component
 13. Port Connectivity Checks: "Instantiateram:instaRam"
 14. Port Connectivity Checks: "slc3:slc|ISDU:state_controller"
 15. Port Connectivity Checks: "slc3:slc|datapath:d0|FourInputMux:ADDR2_Mult"
 16. Port Connectivity Checks: "slc3:slc|datapath:d0|TwoInputMux:DR_Mult"
 17. Port Connectivity Checks: "slc3:slc|datapath:d0"
 18. Port Connectivity Checks: "slc3:slc"
 19. Analysis & Synthesis Messages
 20. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Mar 02 21:22:35 2023           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; lab5                                        ;
; Top-level Entity Name              ; slc3_sramtop                                ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; slc3_sramtop       ; lab5               ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |slc3_sramtop|ram:ram0 ; ram.v           ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for ram:ram0|altsyncram:altsyncram_component|altsyncram_hag1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slc3:slc|datapath:d0|TwoInputMux:MDRMult ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slc3:slc|datapath:d0|TwoInputMux:SR1_Mult ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slc3:slc|datapath:d0|TwoInputMux:DR_Mult ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slc3:slc|datapath:d0|TwoInputMux:SR2_Mult ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slc3:slc|datapath:d0|TwoInputMux:ADDR1_Mult ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ram0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                   ;
; WIDTH_A                            ; 16                   ; Signed Integer            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 1                    ; Untyped                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_hag1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Instantiateram:instaRam"                                                                    ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; ADDR[15..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:slc|ISDU:state_controller"                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Mem_CE ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Mem_UB ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Mem_LB ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:slc|datapath:d0|FourInputMux:ADDR2_Mult" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; D1   ; Input ; Info     ; Stuck at GND                                   ;
+------+-------+----------+------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:slc|datapath:d0|TwoInputMux:DR_Mult" ;
+------+-------+----------+--------------------------------------------+
; Port ; Type  ; Severity ; Details                                    ;
+------+-------+----------+--------------------------------------------+
; D2   ; Input ; Info     ; Stuck at VCC                               ;
+------+-------+----------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:slc|datapath:d0"                                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; MARMUX ; Input  ; Info     ; Stuck at GND                                                                        ;
; IR[10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PC     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:slc"                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; ADDR[15..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Mar 02 21:22:24 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ben_mod.sv
    Info (12023): Found entity 1: BEN_MOD File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BEN_MOD.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fourinputmux.sv
    Info (12023): Found entity 1: FourInputMux File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/FourInputMux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_mod.sv
    Info (12023): Found entity 1: ALU_MOD File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ALU_MOD.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_file.sv
    Info (12023): Found entity 1: REGFILE File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_File.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/HexDriver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file twoinputmux.sv
    Info (12023): Found entity 1: TwoInputMux File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/TwoInputMux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file threeinputmux.sv
    Info (12023): Found entity 1: ThreeInputMux File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ThreeInputMux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/testbench.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_16.sv
    Info (12023): Found entity 1: Reg_16 File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Reg_16.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_unit.sv
    Info (12023): Found entity 1: register_unit File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Register_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv Line: 1
Warning (12090): Entity "BusMux" obtained from "BusMux.sv" instead of from Quartus Prime megafunction library File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BusMux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file busmux.sv
    Info (12023): Found entity 1: BusMux File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BusMux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test_memory.sv
    Info (12023): Found entity 1: test_memory File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/test_memory.sv Line: 26
Info (12021): Found 3 design units, including 3 entities, in source file synchronizers.sv
    Info (12023): Found entity 1: sync File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/synchronizers.sv Line: 7
    Info (12023): Found entity 2: sync_r0 File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/synchronizers.sv Line: 21
    Info (12023): Found entity 3: sync_r1 File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/synchronizers.sv Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file slc3_testtop.sv
    Info (12023): Found entity 1: slc3_testtop File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3_testtop.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file slc3_sramtop.sv
    Info (12023): Found entity 1: slc3_sramtop File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3_sramtop.sv Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file slc3_2.sv
    Info (12022): Found design unit 1: SLC3_2 (SystemVerilog) File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/SLC3_2.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file slc3.sv
    Info (12023): Found entity 1: slc3 File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file memory_contents.sv
    Info (12023): Found entity 1: memory_parser File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/memory_contents.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file mem2io.sv
    Info (12023): Found entity 1: Mem2IO File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Mem2IO.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file isdu.sv
    Info (12023): Found entity 1: ISDU File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ISDU.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file instantiateram.sv
    Info (12023): Found entity 1: Instantiateram File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Instantiateram.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ram.v Line: 39
Info (12127): Elaborating entity "slc3_sramtop" for the top level hierarchy
Info (12128): Elaborating entity "sync" for hierarchy "sync:button_sync[0]" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3_sramtop.sv Line: 16
Info (12128): Elaborating entity "slc3" for hierarchy "slc3:slc" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3_sramtop.sv Line: 60
Warning (10030): Net "MARMUX" at slc3.sv(50) has no driver or initial value, using a default initial value '0' File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3.sv Line: 50
Info (12128): Elaborating entity "HexDriver" for hierarchy "slc3:slc|HexDriver:hex_drivers[0]" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3.sv Line: 38
Info (12128): Elaborating entity "datapath" for hierarchy "slc3:slc|datapath:d0" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3.sv Line: 64
Info (12128): Elaborating entity "BusMux" for hierarchy "slc3:slc|datapath:d0|BusMux:Tri_State_Buff" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv Line: 37
Info (10264): Verilog HDL Case Statement information at BusMux.sv(11): all case item expressions in this case statement are onehot File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/BusMux.sv Line: 11
Info (12128): Elaborating entity "Reg_16" for hierarchy "slc3:slc|datapath:d0|Reg_16:MDR_Reg" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv Line: 45
Info (12128): Elaborating entity "BEN_MOD" for hierarchy "slc3:slc|datapath:d0|BEN_MOD:ben" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv Line: 60
Info (12128): Elaborating entity "TwoInputMux" for hierarchy "slc3:slc|datapath:d0|TwoInputMux:MDRMult" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv Line: 84
Info (12128): Elaborating entity "ThreeInputMux" for hierarchy "slc3:slc|datapath:d0|ThreeInputMux:PCMult" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv Line: 93
Warning (10958): SystemVerilog warning at ThreeInputMux.sv(9): unique or priority keyword makes case statement complete File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ThreeInputMux.sv Line: 9
Info (12128): Elaborating entity "ALU_MOD" for hierarchy "slc3:slc|datapath:d0|ALU_MOD:Arithmetic" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv Line: 100
Info (12128): Elaborating entity "REGFILE" for hierarchy "slc3:slc|datapath:d0|REGFILE:Register_File" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv Line: 112
Info (12128): Elaborating entity "TwoInputMux" for hierarchy "slc3:slc|datapath:d0|TwoInputMux:SR1_Mult" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv Line: 119
Info (12128): Elaborating entity "FourInputMux" for hierarchy "slc3:slc|datapath:d0|FourInputMux:ADDR2_Mult" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv Line: 149
Info (12128): Elaborating entity "Mem2IO" for hierarchy "slc3:slc|Mem2IO:memory_subsystem" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3.sv Line: 73
Info (12128): Elaborating entity "ISDU" for hierarchy "slc3:slc|ISDU:state_controller" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3.sv Line: 80
Info (10264): Verilog HDL Case Statement information at ISDU.sv(206): all case item expressions in this case statement are onehot File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ISDU.sv Line: 206
Info (12128): Elaborating entity "Instantiateram" for hierarchy "Instantiateram:instaRam" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3_sramtop.sv Line: 62
Warning (10230): Verilog HDL assignment warning at Instantiateram.sv(51): truncated value with size 32 to match size of target (16) File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/Instantiateram.sv Line: 51
Warning (10230): Verilog HDL assignment warning at SLC3_2.sv(119): truncated value with size 32 to match size of target (5) File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/SLC3_2.sv Line: 119
Info (12128): Elaborating entity "ram" for hierarchy "ram:ram0" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3_sramtop.sv Line: 65
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:ram0|altsyncram:altsyncram_component" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ram.v Line: 88
Info (12130): Elaborated megafunction instantiation "ram:ram0|altsyncram:altsyncram_component" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ram.v Line: 88
Info (12133): Instantiated megafunction "ram:ram0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/ram.v Line: 88
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hag1.tdf
    Info (12023): Found entity 1: altsyncram_hag1 File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/db/altsyncram_hag1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hag1" for hierarchy "ram:ram0|altsyncram:altsyncram_component|altsyncram_hag1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Error (12014): Net "slc3:slc|IR[9]", which fans out to "slc3:slc|LED[9]", cannot be assigned more than one value File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3.sv Line: 54
    Error (12015): Net is fed by "slc3:slc|datapath:d0|IR[9]" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv Line: 7
    Error (12015): Net is fed by "slc3:slc|datapath:d0|LED[9]" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv Line: 159
Error (12014): Net "slc3:slc|IR[8]", which fans out to "slc3:slc|LED[8]", cannot be assigned more than one value File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3.sv Line: 54
    Error (12015): Net is fed by "slc3:slc|datapath:d0|IR[8]" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv Line: 7
    Error (12015): Net is fed by "slc3:slc|datapath:d0|LED[8]" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv Line: 159
Error (12014): Net "slc3:slc|IR[7]", which fans out to "slc3:slc|LED[7]", cannot be assigned more than one value File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3.sv Line: 54
    Error (12015): Net is fed by "slc3:slc|datapath:d0|IR[7]" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv Line: 7
    Error (12015): Net is fed by "slc3:slc|datapath:d0|LED[7]" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv Line: 159
Error (12014): Net "slc3:slc|IR[6]", which fans out to "slc3:slc|LED[6]", cannot be assigned more than one value File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3.sv Line: 54
    Error (12015): Net is fed by "slc3:slc|datapath:d0|IR[6]" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv Line: 7
    Error (12015): Net is fed by "slc3:slc|datapath:d0|LED[6]" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv Line: 159
Error (12014): Net "slc3:slc|IR[4]", which fans out to "slc3:slc|LED[4]", cannot be assigned more than one value File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3.sv Line: 54
    Error (12015): Net is fed by "slc3:slc|datapath:d0|IR[4]" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv Line: 7
    Error (12015): Net is fed by "slc3:slc|datapath:d0|LED[4]" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv Line: 159
Error (12014): Net "slc3:slc|IR[3]", which fans out to "slc3:slc|LED[3]", cannot be assigned more than one value File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3.sv Line: 54
    Error (12015): Net is fed by "slc3:slc|datapath:d0|IR[3]" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv Line: 7
    Error (12015): Net is fed by "slc3:slc|datapath:d0|LED[3]" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv Line: 159
Error (12014): Net "slc3:slc|IR[2]", which fans out to "slc3:slc|LED[2]", cannot be assigned more than one value File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3.sv Line: 54
    Error (12015): Net is fed by "slc3:slc|datapath:d0|IR[2]" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv Line: 7
    Error (12015): Net is fed by "slc3:slc|datapath:d0|LED[2]" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv Line: 159
Error (12014): Net "slc3:slc|IR[1]", which fans out to "slc3:slc|LED[1]", cannot be assigned more than one value File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3.sv Line: 54
    Error (12015): Net is fed by "slc3:slc|datapath:d0|IR[1]" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv Line: 7
    Error (12015): Net is fed by "slc3:slc|datapath:d0|LED[1]" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv Line: 159
Error (12014): Net "slc3:slc|IR[0]", which fans out to "slc3:slc|LED[0]", cannot be assigned more than one value File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3.sv Line: 54
    Error (12015): Net is fed by "slc3:slc|datapath:d0|IR[0]" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv Line: 7
    Error (12015): Net is fed by "slc3:slc|datapath:d0|LED[0]" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv Line: 159
Error (12014): Net "slc3:slc|IR[5]", which fans out to "slc3:slc|ISDU:state_controller|IR_5", cannot be assigned more than one value File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/slc3.sv Line: 54
    Error (12015): Net is fed by "slc3:slc|datapath:d0|IR[5]" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv Line: 7
    Error (12015): Net is fed by "slc3:slc|datapath:d0|LED[5]" File: C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/datapath.sv Line: 159
Info (144001): Generated suppressed messages file C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/output_files/lab5.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 30 errors, 6 warnings
    Error: Peak virtual memory: 4727 megabytes
    Error: Processing ended: Thu Mar 02 21:22:35 2023
    Error: Elapsed time: 00:00:11
    Error: Total CPU time (on all processors): 00:00:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Soumi/Documents/GitHub/ECE385_`/Lab5/output_files/lab5.map.smsg.


