(define-fun assumption.0 ((RTL.trap (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8))) Bool (and true (not (and (= RTL.cpu_state (_ bv64 8)) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.1 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv0 1))) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.2 ((RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv0 1))) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.3 ((RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.4 ((RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.5 ((RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8))) Bool (and true (not (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.rvfi_halt (_ bv1 1))))))
(define-fun assumption.6 ((RTL.rvfi_halt (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8))) Bool (and true (not (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.rvfi_halt (_ bv1 1))))))
(define-fun assumption.7 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv0 1))) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.8 ((RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv0 1))) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.9 ((RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv0 1))) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.10 ((RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv0 1))) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.11 ((RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.12 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.13 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.14 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.15 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.16 ((RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.17 ((RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.18 ((RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.19 ((RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.20 ((RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.21 ((RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.22 ((RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.23 ((RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.24 ((RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.25 ((RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.26 ((RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.27 ((RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.28 ((RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.29 ((RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.30 ((RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.31 ((RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.32 ((RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.33 ((RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.34 ((RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.35 ((RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.36 ((RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.37 ((RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.38 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.39 ((RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.40 ((RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.41 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.42 ((RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.43 ((RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.44 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.45 ((RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.46 ((RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.47 ((RTL.compressed_instr (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.48 ((RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.49 ((RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.50 ((RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.51 ((RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.52 ((RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.53 ((RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.54 ((RTL.instr_getq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.55 ((RTL.instr_bne (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.56 ((RTL.instr_bne (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.57 ((RTL.instr_blt (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.58 ((RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.59 ((RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.60 ((RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.61 ((RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.62 ((RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.63 ((RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.64 ((RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.65 ((RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.66 ((RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.67 ((RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.68 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.69 ((RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.70 ((RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1))) Bool (and (and true (or (= (_ bv0 1) (bvand (bvcomp RTL.mem_state (_ bv3 2)) RTL.mem_do_rinst)) (= RTL.decoder_trigger RTL.trap))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.71 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1))) Bool (and (and true (or (not (= (_ bv1 1) RTL.decoder_trigger)) (not (= (_ bv1 1) RTL.mem_do_rinst)))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.72 ((RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1))) Bool (and (and true (or (or (or (not (= (_ bv1 1) (bvand (bvcomp RTL.mem_state (_ bv3 2)) RTL.mem_do_rinst))) (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))))) (= (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))) RTL.dbg_valid_insn)) (not (= RTL.dbg_valid_insn (bvor (bvand (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.decoder_trigger) RTL.trap))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.73 ((RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1))) Bool (and (and (and true (or (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))))) (not (= (_ bv1 1) RTL.mem_do_rinst))) (not (= (bvnot RTL.decoder_pseudo_trigger) (bvcomp RTL.cpu_state (_ bv128 8)))))) (or (not (= (_ bv1 1) RTL.mem_do_rinst)) (not (= (_ bv1 1) RTL.decoder_trigger)))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.74 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1))) Bool (and (and true (or (not (= (_ bv1 1) RTL.decoder_trigger)) (not (= (_ bv1 1) RTL.mem_do_rinst)))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.75 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (and (and (and true (or (not (= (_ bv1 1) (bvand RTL.decoder_trigger (bvnot RTL.decoder_pseudo_trigger)))) (not (= (_ bv1 1) RTL.mem_do_rinst)))) (or (or (not (= (_ bv1 1) RTL.mem_do_rinst)) (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))) (= RTL.decoder_trigger (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.76 ((RTL.do_waitirq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1))) Bool (and (and (and true (or (not (= (_ bv1 1) RTL.decoder_pseudo_trigger)) (not (= (_ bv1 1) RTL.mem_do_rinst)))) (or (not (= (_ bv1 1) RTL.decoder_trigger)) (not (= (_ bv1 1) RTL.mem_do_rinst)))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.77 ((RTL.do_waitirq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1))) Bool (and (and (and true (or (or (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))))) (not (= (_ bv1 1) (bvand RTL.decoder_trigger (bvnot RTL.decoder_pseudo_trigger))))) (not (= (_ bv1 1) RTL.dbg_valid_insn))) (= (bvcomp RTL.mem_state (_ bv3 2)) (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3)))))) (or (or (not (= (_ bv1 1) RTL.decoder_trigger)) (= (_ bv1 1) RTL.instr_auipc)) (= RTL.mem_do_rinst RTL.instr_auipc))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.78 ((RTL.do_waitirq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1))) Bool (and (and true (or (not (= (_ bv1 1) RTL.decoder_trigger)) (= RTL.mem_do_rinst (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.79 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and (and true (or (not (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv3 2)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.80 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and (and true (or (or (not (= (_ bv1 1) RTL.mem_do_rinst)) (not (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv3 2))))) (not (= (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1)) RTL.decoder_trigger)))) (not (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.81 ((RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and (and true (or (not (= (_ bv1 1) RTL.decoder_trigger)) (not (= (_ bv1 1) RTL.mem_do_rinst)))) (not (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.82 ((RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and (and true (or (or (not (= (_ bv1 1) RTL.mem_do_rinst)) (= (_ bv1 1) RTL.trap)) (= RTL.decoder_trigger RTL.trap))) (not (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.83 ((RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_wordsize (_ bv0 2))) (= RTL.rvfi_halt (_ bv1 1))))))
(define-fun assumption.84 ((RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.mem_wordsize (_ bv0 2))) (= RTL.rvfi_halt (_ bv1 1))))))
(define-fun assumption.85 ((RTL.rvfi_halt (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.rvfi_halt (_ bv1 1))))))
(define-fun assumption.86 ((RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.87 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.88 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.89 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.90 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.91 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.92 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.93 ((RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.94 ((RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.95 ((RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.96 ((RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.97 ((RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.98 ((RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.99 ((RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.100 ((RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.101 ((RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.102 ((RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.103 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.104 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.105 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.106 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.107 ((RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.108 ((RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.109 ((RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.110 ((RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.111 ((RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.112 ((RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.113 ((RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.114 ((RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.115 ((RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.116 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.117 ((RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.118 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.119 ((RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.120 ((RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.121 ((RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.122 ((RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.123 ((RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.124 ((RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.125 ((RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.126 ((RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.127 ((RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.128 ((RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.129 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.130 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.131 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.132 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.133 ((RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.134 ((RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.135 ((RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.136 ((RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.137 ((RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.138 ((RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.139 ((RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.140 ((RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.141 ((RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.142 ((RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.143 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.144 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.145 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.146 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.147 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.148 ((RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.149 ((RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.150 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.151 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.152 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and (and true (or (not (= (_ bv1 1) (bvand (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.decoder_trigger))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_rinst)))) (not (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.153 ((RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8))) Bool (and (and true (or (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))))) (not (= (_ bv1 1) RTL.decoder_trigger))) (= RTL.mem_do_rinst (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4)))))) (not (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.154 ((RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (and (and true (or (not (= (_ bv1 1) RTL.decoder_trigger)) (not (= (_ bv1 1) RTL.mem_do_rinst)))) (not (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.155 ((RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (and (and true (or (not (= (_ bv1 1) RTL.mem_do_rinst)) (not (= (_ bv1 1) RTL.decoder_trigger)))) (not (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.156 ((RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8))) Bool (and (and true (or (not (= (_ bv1 1) (bvand (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.decoder_trigger))) (not (= (_ bv1 1) RTL.mem_do_rinst)))) (not (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.157 ((RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8))) Bool (and (and true (or (or (not (= (_ bv1 1) RTL.mem_do_rinst)) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_rinst))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvand (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.decoder_trigger))))) (not (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.158 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.159 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.160 ((RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.161 ((RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.162 ((RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.163 ((RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.164 ((RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.165 ((RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.166 ((RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.167 ((RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.168 ((RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.169 ((RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.170 ((RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.171 ((RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.172 ((RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.173 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.174 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.175 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.176 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.177 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.178 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.179 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.180 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.181 ((RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.182 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.183 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.184 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.185 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.186 ((RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.187 ((RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.188 ((RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.189 ((RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.190 ((RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.191 ((RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.192 ((RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.193 ((RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.194 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.195 ((RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.196 ((RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.197 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.198 ((RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.199 ((RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.200 ((RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.201 ((RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.202 ((RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.203 ((RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.204 ((RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.205 ((RTL.instr_sltu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.206 ((RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.207 ((RTL.instr_slt (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.208 ((RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.209 ((RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.210 ((RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.211 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.212 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.213 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.214 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.215 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.216 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.217 ((RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.218 ((RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.219 ((RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.220 ((RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.221 ((RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.222 ((RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.223 ((RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.224 ((RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.225 ((RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.226 ((RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.227 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.228 ((RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.229 ((RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.230 ((RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.231 ((RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.232 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.233 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.234 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.235 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.236 ((RTL.dbg_irq_call (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.237 ((RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.238 ((RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.239 ((RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.240 ((RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.241 ((RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.242 ((RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.243 ((RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.244 ((RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.do_waitirq (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.245 ((RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1))) Bool (and (and (and (and true (or (not (= (_ bv1 1) RTL.mem_do_rinst)) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))))) (or (or (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7)))) (not (= (_ bv1 1) RTL.mem_do_rinst))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.decoder_trigger))) (or (or (not (= (_ bv1 1) (bvor RTL.mem_do_prefetch RTL.mem_do_rinst))) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3)))))) (= RTL.decoder_trigger (bvcomp RTL.cpu_state (_ bv128 8))))) (not (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_state (_ bv2 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))))))
(define-fun assumption.246 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8))) Bool (and (and (and (and (and (and (and (and true (or (= (_ bv0 1) RTL.mem_do_rinst) (= RTL.decoder_trigger (ite (= RTL.decoder_trigger (_ bv1 1)) (ite (= RTL.instr_jal (_ bv1 1)) (_ bv1 1) (_ bv0 1)) (_ bv0 1))))) (or (or (or (or (= (_ bv0 1) (bvcomp RTL.mem_state (_ bv2 2))) (not (= (_ bv0 1) RTL.instr_timer))) (not (= (_ bv0 1) RTL.instr_bltu))) (= RTL.instr_timer RTL.mem_valid)) (= (bvand (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.decoder_trigger) RTL.instr_bltu))) (or (or (or (not (= (_ bv2 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state))) (= (_ bv0 1) RTL.decoder_trigger)) (not (= (_ bv0 1) RTL.is_lb_lh_lw_lbu_lhu))) (= RTL.mem_valid RTL.is_lb_lh_lw_lbu_lhu))) (or (or (not (= (bvnot RTL.decoder_pseudo_trigger) (bvcomp RTL.mem_state (_ bv2 2)))) (= (_ bv0 1) (bvand RTL.decoder_trigger (bvnot RTL.decoder_pseudo_trigger)))) (= RTL.decoder_pseudo_trigger RTL.mem_valid))) (= (_ bv0 1) RTL.do_waitirq)) (or (or (or (or (not (= (_ bv0 1) RTL.mem_do_rdata)) (= RTL.mem_do_wdata RTL.mem_valid)) (= RTL.mem_do_wdata (bvcomp RTL.cpu_state (_ bv128 8)))) (not (= (_ bv2 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state)))) (not (= (_ bv1 2) (ite (= RTL.mem_do_wdata (_ bv1 1)) (_ bv2 2) (ite (= (bvor (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_do_rdata) (_ bv1 1)) (_ bv1 2) RTL.mem_state)))))) (or (or (or (or (or (or (not (= (_ bv0 1) (bvor (bvor RTL.mem_do_rinst RTL.mem_do_rdata) RTL.mem_do_wdata))) (= (_ bv0 1) (bvcomp RTL.mem_state (_ bv2 2)))) (not (= (_ bv1 2) (ite (= RTL.mem_do_wdata (_ bv1 1)) (_ bv2 2) (ite (= (bvor (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_do_rdata) (_ bv1 1)) (_ bv1 2) RTL.mem_state))))) (not (= (_ bv0 1) RTL.instr_timer))) (not (= (_ bv0 1) RTL.instr_bltu))) (not (= (_ bv0 1) (bvor RTL.instr_lh RTL.instr_lhu)))) (= RTL.mem_valid (bvor RTL.instr_lh RTL.instr_lhu)))) (not (and (and (and (and (and (and (= RTL.cpu_state (_ bv128 8)) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_state (_ bv0 2))) (= RTL.mem_wordsize (_ bv0 2))) (= RTL.rvfi_halt (_ bv0 1))))))
(define-fun assumption.247 ((RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and (and true (or (or (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))))) (not (= (_ bv1 1) RTL.decoder_trigger))) (not (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv2 2))))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_valid)))) (not (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_state (_ bv2 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv0 2))) (= RTL.rvfi_halt (_ bv0 1))))))
(define-fun assumption.248 ((RTL.instr_jalr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_xori (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_ori (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and true (or (not (= (_ bv0 1) RTL.mem_do_rinst)) (= RTL.mem_do_rinst (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5)))))) (or (or (or (or (not (= (_ bv0 1) RTL.instr_jalr)) (not (= (_ bv0 1) RTL.instr_retirq))) (not (= (_ bv0 1) (ite (= RTL.instr_jal (_ bv1 1)) RTL.mem_do_prefetch (bvand (bvnot RTL.instr_jalr) (bvnot RTL.instr_retirq)))))) (= RTL.is_lui_auipc_jal (bvand (bvnot RTL.instr_jalr) (bvnot RTL.instr_retirq)))) (= (_ bv0 1) RTL.instr_waitirq))) (or (or (or (or (not (= (_ bv0 1) RTL.instr_jalr)) (not (= (_ bv0 1) RTL.instr_retirq))) (= (_ bv0 1) RTL.instr_auipc)) (= RTL.is_lui_auipc_jal (bvand (bvnot RTL.instr_jalr) (bvnot RTL.instr_retirq)))) (= (_ bv0 1) RTL.instr_jal))) (or (or (or (or (or (or (not (= (_ bv0 1) RTL.mem_do_rinst)) (= (_ bv0 1) (bvor RTL.mem_do_rinst RTL.mem_do_rdata))) (= (_ bv0 1) RTL.mem_do_wdata)) (= (_ bv0 1) RTL.instr_auipc)) (not (= RTL.instr_timer RTL.mem_do_rinst))) (= RTL.instr_sw RTL.is_lui_auipc_jal)) (= RTL.instr_timer RTL.instr_sw))) (or (or (or (or (or (not (= (_ bv0 1) RTL.mem_do_rinst)) (= (_ bv0 1) (bvor RTL.mem_do_rinst RTL.mem_do_rdata))) (= (_ bv0 1) RTL.mem_do_wdata)) (= (_ bv0 1) RTL.instr_auipc)) (not (= RTL.instr_timer RTL.mem_do_rinst))) (not (= RTL.instr_timer RTL.is_lui_auipc_jal)))) (or (or (or (or (or (or (or (or (not (= (_ bv0 1) RTL.instr_slti)) (not (= (_ bv0 1) RTL.instr_lh))) (= (_ bv0 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (not (= RTL.instr_timer RTL.latched_store))) (= RTL.instr_timer (bvcomp RTL.mem_state (_ bv3 2)))) (= RTL.instr_sll RTL.instr_auipc)) (= RTL.instr_slti RTL.dbg_valid_insn)) (not (= RTL.instr_lh RTL.is_lui_auipc_jal))) (= (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))) (bvor RTL.instr_sll RTL.instr_slli)))) (or (or (or (or (or (or (or (or (= (_ bv0 1) (bvcomp RTL.mem_state (_ bv3 2))) (not (= (_ bv0 1) RTL.instr_sra))) (not (= (_ bv0 1) RTL.instr_srl))) (not (= (_ bv0 1) RTL.instr_srai))) (not (= (_ bv0 1) RTL.instr_srli))) (not (= RTL.instr_timer (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7)))))) (= RTL.instr_timer (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvor (bvor (bvor RTL.instr_srl RTL.instr_srli) RTL.instr_sra) RTL.instr_srai)))) (not (= (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state) (ite (= RTL.instr_sw (_ bv1 1)) (_ bv0 2) RTL.mem_wordsize))))) (or (= (_ bv0 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))) (not (= (_ bv7 3) (concat RTL.instr_jal (concat RTL.instr_auipc RTL.instr_lui)))))) (or (or (or (or (or (or (= (_ bv0 1) (bvcomp RTL.mem_state (_ bv3 2))) (not (= RTL.instr_ori RTL.dbg_valid_insn))) (not (= RTL.instr_xori RTL.instr_auipc))) (= (_ bv0 1) RTL.instr_timer)) (= RTL.instr_timer RTL.is_lui_auipc_jal)) (= (_ bv0 1) RTL.instr_ori)) (= (_ bv0 1) RTL.instr_xori))) (or (= (_ bv0 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))) (= (ite (distinct RTL.mem_wordsize (_ bv0 2)) (_ bv1 1) (_ bv0 1)) (bvcomp RTL.mem_wordsize ((_ zero_extend 1) (_ bv1 1)))))) (not (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv2 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_state (_ bv3 2))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_wordsize (_ bv3 2))) (= RTL.rvfi_halt (_ bv0 1))))))
(define-fun assumption.249 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_op1 (_ BitVec 32)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.reg_op2 (_ BitVec 32))) Bool (and (and (and (and (and (and (and true (or (or (or (or (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7)))) (not (= (_ bv1 1) RTL.instr_getq))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.is_lui_auipc_jal))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvnot RTL.instr_retirq)))) (not (= RTL.instr_getq RTL.instr_lui)))) (or (or (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7)))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.is_lui_auipc_jal))) (not (= (_ bv3 2) (concat RTL.instr_auipc RTL.instr_lui))))) (or (or (or (or (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7)))) (not (= (_ bv1 1) RTL.instr_lui))) (not (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv3 2))))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.is_lui_auipc_jal))) (= RTL.instr_jalr (ite (= (bvand (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.decoder_trigger) (_ bv1 1)) (_ bv1 1) RTL.dbg_valid_insn)))) (or (or (or (= (_ bv1 1) RTL.decoder_trigger) (not (= (_ bv1 1) RTL.instr_lui))) (not (= RTL.decoder_trigger RTL.is_lui_auipc_jal))) (not (= (_ bv3 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state))))) (or (not (= (_ bv1 1) RTL.instr_lui)) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5))) RTL.instr_lui)))) (or (or (or (or (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7)))) (= (_ bv1 1) RTL.decoder_trigger)) (not (= (_ bv1 1) RTL.instr_lui))) (= (_ bv1 1) RTL.mem_do_rinst)) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.is_lui_auipc_jal)))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv8 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_rdata_q (_ bv1052579 32))) (= RTL.mem_state (_ bv3 2))) (= RTL.mem_valid (_ bv0 1))) (= RTL.reg_op1 (_ bv4294967295 32))) (= RTL.reg_op2 (_ bv2147483647 32))) (= RTL.reg_pc (_ bv4294967292 32))) (= RTL.rvfi_halt (_ bv0 1))))))
(define-fun assumption.250 ((RTL.instr_sltu (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (and (and (and true (or (or (or (not (= (_ bv0 1) (bvor RTL.mem_do_rinst RTL.mem_do_rdata))) (= (_ bv0 1) (bvcomp RTL.mem_wordsize ((_ zero_extend 1) (_ bv1 1))))) (not (= (_ bv3 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state)))) (not (= (_ bv1 2) (ite (= RTL.mem_do_wdata (_ bv1 1)) (_ bv2 2) (ite (= (bvor (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_do_rdata) (_ bv1 1)) (_ bv1 2) RTL.mem_state)))))) (or (or (or (not (= (_ bv0 1) RTL.mem_do_wdata)) (not (= (_ bv0 1) RTL.mem_do_rinst))) (= (_ bv0 1) (bvcomp RTL.mem_wordsize ((_ zero_extend 1) (_ bv1 1))))) (= RTL.mem_do_wdata RTL.mem_do_prefetch))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv8 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_state (_ bv3 2))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.rvfi_halt (_ bv0 1))))))
(define-fun assumption.251 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_and (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and true (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (not (= (_ bv5 3) (concat RTL.instr_jal (concat RTL.instr_auipc RTL.instr_lui)))))) (or (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (not (= (bvcomp RTL.mem_wordsize ((_ zero_extend 1) (_ bv1 1))) (bvnot RTL.instr_jalr)))) (= (_ bv1 1) RTL.instr_jalr))) (or (or (not (= (_ bv1 1) RTL.dbg_valid_insn)) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5))))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.dbg_valid_insn))) (or (or (or (not (= (_ bv1 1) (bvcomp RTL.mem_wordsize ((_ zero_extend 1) (_ bv1 1))))) (= (_ bv1 1) RTL.instr_sll)) (= (_ bv1 1) RTL.instr_slli)) (= (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))) (bvor RTL.instr_sll RTL.instr_slli)))) (or (or (not (= (_ bv1 1) RTL.instr_lui)) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (not (= (_ bv1 1) RTL.instr_jal)))) (or (or (or (not (= RTL.mem_do_rdata (bvcomp RTL.mem_wordsize ((_ zero_extend 1) (_ bv1 1))))) (not (= (ite (distinct (concat (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1)))) (_ bv0 2)) (_ bv1 1) (_ bv0 1)) (bvnot RTL.mem_do_rdata)))) (= RTL.instr_blt (ite (distinct (concat RTL.instr_lui (concat RTL.instr_auipc (concat RTL.instr_jal (concat RTL.instr_jalr (concat RTL.instr_beq (concat RTL.instr_bne (concat RTL.instr_blt (concat RTL.instr_bge (concat RTL.instr_bltu (concat RTL.instr_bgeu (concat RTL.instr_lb (concat RTL.instr_lh (concat RTL.instr_lw (concat RTL.instr_lbu (concat RTL.instr_lhu (concat RTL.instr_sb (concat RTL.instr_sh (concat RTL.instr_sw (concat RTL.instr_addi (concat RTL.instr_slti (concat RTL.instr_sltiu (concat RTL.instr_xori (concat RTL.instr_ori (concat RTL.instr_andi (concat RTL.instr_slli (concat RTL.instr_srli (concat RTL.instr_srai (concat RTL.instr_add (concat RTL.instr_sub (concat RTL.instr_sll (concat RTL.instr_slt (concat RTL.instr_sltu (concat RTL.instr_xor (concat RTL.instr_srl (concat RTL.instr_sra (concat RTL.instr_or (concat RTL.instr_and (concat RTL.instr_rdcycle (concat RTL.instr_rdcycleh (concat RTL.instr_rdinstr (concat RTL.instr_rdinstrh (concat RTL.instr_getq (concat RTL.instr_setq (concat RTL.instr_retirq (concat RTL.instr_maskirq (concat RTL.instr_waitirq RTL.instr_timer)))))))))))))))))))))))))))))))))))))))))))))) (_ bv0 47)) (_ bv1 1) (_ bv0 1)))) (= RTL.instr_blt (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (or (or (not (= (_ bv1 1) (bvcomp RTL.mem_wordsize ((_ zero_extend 1) (_ bv1 1))))) (= (_ bv1 1) RTL.instr_srai)) (= RTL.instr_srai (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (or (or (not (= (_ bv1 1) (bvcomp RTL.mem_wordsize ((_ zero_extend 1) (_ bv1 1))))) (= (_ bv1 1) RTL.instr_and)) (= RTL.instr_and (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (or (or (= (_ bv1 1) RTL.decoder_trigger) (not (= (_ bv1 1) (bvcomp RTL.mem_wordsize ((_ zero_extend 1) (_ bv1 1)))))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))) (bvnot RTL.decoder_trigger))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv8 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_state (_ bv3 2))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.rvfi_halt (_ bv0 1))))))
(define-fun assumption.252 ((RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_state (_ BitVec 2))) Bool (and (and true (or (not (= (_ bv1 1) RTL.decoder_trigger)) (not (= (_ bv1 1) RTL.mem_do_prefetch)))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv8 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_state (_ bv2 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))))))
(define-fun assumption.253 ((RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and true (or (or (not (= (_ bv1 1) RTL.decoder_pseudo_trigger)) (= (_ bv1 1) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1))))) (= RTL.mem_do_rinst (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1)))))) (or (not (= (_ bv1 1) RTL.decoder_trigger)) (not (= (_ bv1 1) RTL.mem_do_rinst)))) (or (or (or (or (not (= (_ bv1 1) RTL.latched_stalu)) (not (= (_ bv1 1) RTL.decoder_trigger))) (not (= (_ bv1 1) RTL.mem_valid))) (= RTL.latched_stalu (bvand (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.decoder_trigger))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvcomp RTL.mem_state (_ bv2 2))))) (or (or (not (= (_ bv1 1) RTL.instr_lui)) (not (= (_ bv1 1) RTL.instr_jal))) (= (_ bv1 1) RTL.is_lui_auipc_jal))) (or (or (or (not (= (_ bv1 1) RTL.instr_lbu)) (not (= (_ bv1 1) (ite (= RTL.decoder_trigger (_ bv1 1)) (ite (= RTL.instr_jal (_ bv1 1)) (_ bv1 1) (_ bv0 1)) (_ bv0 1))))) (= RTL.instr_lbu RTL.instr_bgeu)) (= RTL.instr_bgeu (ite (= RTL.instr_jal (_ bv1 1)) RTL.mem_do_prefetch (bvand (bvnot RTL.instr_jalr) (bvnot RTL.instr_retirq)))))) (or (or (or (or (not (= (_ bv1 1) RTL.decoder_trigger)) (not (= RTL.latched_stalu (bvnot RTL.decoder_pseudo_trigger)))) (not (= RTL.latched_stalu (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1)))))) (= (_ bv1 1) RTL.decoder_pseudo_trigger)) (= (distinct RTL.mem_state (_ bv0 2)) (= RTL.dbg_valid_insn (_ bv0 1))))) (or (not (= (_ bv1 1) RTL.decoder_trigger)) (not (= (_ bv1 1) (bvor RTL.mem_do_prefetch RTL.mem_do_rinst))))) (or (or (not (= (_ bv1 1) RTL.decoder_trigger)) (= (_ bv1 1) (bvand (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.decoder_trigger))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (or (or (not (= (_ bv1 1) (bvand RTL.decoder_trigger (bvnot RTL.decoder_pseudo_trigger)))) (not (= (_ bv1 1) RTL.instr_lui))) (not (= (_ bv1 1) RTL.is_sb_sh_sw)))) (or (or (or (not (= (_ bv1 1) RTL.decoder_trigger)) (not (= (_ bv1 1) RTL.instr_lui))) (= (_ bv1 1) RTL.decoder_pseudo_trigger)) (not (= (_ bv1 1) RTL.is_beq_bne_blt_bge_bltu_bgeu)))) (or (or (not (= (_ bv1 1) RTL.decoder_pseudo_trigger)) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5))) RTL.is_sb_sh_sw))) (= RTL.is_sb_sh_sw RTL.trap))) (or (or (not (= (_ bv1 1) RTL.decoder_trigger)) (= (_ bv1 1) (bvand RTL.decoder_trigger (bvnot RTL.decoder_pseudo_trigger)))) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))))))) (not (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger_q (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))))))
(define-fun assumption.254 ((RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and (and true (or (or (or (= (_ bv1 1) RTL.mem_do_rdata) (not (= (_ bv1 1) (bvcomp RTL.mem_wordsize (_ bv2 2))))) (not (= (_ bv2 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state)))) (not (= (_ bv1 2) (ite (= RTL.mem_do_wdata (_ bv1 1)) (_ bv2 2) (ite (= (bvor (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_do_rdata) (_ bv1 1)) (_ bv1 2) RTL.mem_state)))))) (not (and (and (and (and (and (= RTL.cpu_state (_ bv128 8)) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_state (_ bv0 2))) (= RTL.mem_wordsize (_ bv2 2))) (= RTL.rvfi_halt (_ bv0 1))))))
(define-fun assumption.255 ((RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.256 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.257 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.258 ((RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv1 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv2 2))) (= RTL.rvfi_halt (_ bv0 1))))))
(define-fun assumption.259 ((RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv1 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv2 2))) (= RTL.rvfi_halt (_ bv0 1))))))
(define-fun assumption.260 ((RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv1 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv2 2))) (= RTL.rvfi_halt (_ bv0 1))))))
(define-fun assumption.261 ((RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and (and (and true (or (or (or (or (= (_ bv1 1) (bvor RTL.mem_do_prefetch RTL.mem_do_rinst)) (not (= (_ bv1 1) RTL.mem_do_wdata))) (= (_ bv1 1) (bvor RTL.mem_do_rinst RTL.mem_do_rdata))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))) (= (ite (distinct (concat (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1)))) (_ bv0 2)) (_ bv1 1) (_ bv0 1)) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (or (or (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))) (not (= (_ bv1 1) RTL.instr_jal))) (= (_ bv1 1) RTL.mem_do_rinst)) (not (= (_ bv1 1) RTL.mem_do_wdata)))) (not (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv1 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv2 2))) (= RTL.rvfi_halt (_ bv0 1))))))
(define-fun assumption.262 ((RTL.instr_jalr (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_lui (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and true (or (or (= (_ bv1 1) RTL.mem_do_rinst) (not (= (_ bv1 1) RTL.mem_do_rdata))) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2))))))) (or (= (_ bv1 1) RTL.decoder_trigger) (not (= (_ bv1 1) (bvor RTL.decoder_trigger RTL.do_waitirq))))) (or (or (or (or (or (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7)))) (= (_ bv1 1) RTL.mem_do_rinst)) (not (= (_ bv1 1) RTL.mem_valid))) (not (= (_ bv1 1) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1)))))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_wdata)) (not (= (_ bv4 3) (concat RTL.instr_jal (concat RTL.instr_auipc RTL.instr_lui)))))) (or (or (or (or (not (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) RTL.instr_jal))) (not (= (_ bv1 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state)))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1))))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_wdata))) (or (or (or (or (= (_ bv1 1) (bvor RTL.mem_do_prefetch RTL.mem_do_rinst)) (not (= (_ bv1 1) RTL.mem_valid))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2))))) (not (= (_ bv1 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state)))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_valid))) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5)))))) (or (not (= (_ bv12 4) (concat RTL.instr_jalr (concat RTL.instr_jal (concat RTL.instr_auipc RTL.instr_lui))))) (= (_ bv1 1) RTL.is_lui_auipc_jal))) (or (or (or (not (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1)))))) (= RTL.instr_auipc (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (not (= (_ bv4 3) (concat RTL.instr_jal (concat RTL.instr_auipc RTL.instr_lui)))))) (or (or (or (not (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1)))))) (not (= (_ bv1 1) RTL.instr_jal))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))) (ite (distinct (concat RTL.instr_jal (concat RTL.instr_auipc RTL.instr_lui)) (_ bv0 3)) (_ bv1 1) (_ bv0 1)))))) (or (or (or (or (or (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv3 2))) (not (= (_ bv1 1) RTL.instr_jal))) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3)))))) (= (bvcomp RTL.mem_state (_ bv3 2)) RTL.mem_valid)) (= (bvcomp RTL.mem_state (_ bv3 2)) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1))))) (= RTL.mem_do_wdata (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4)))))) (not (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.instr_jal (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))))))
(define-fun assumption.263 ((RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.reg_pc (_ BitVec 32)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_rdata_q (_ BitVec 32)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.reg_next_pc (_ BitVec 32)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (or (or (or (= (_ bv1 1) RTL.mem_do_rdata) (= (_ bv1 1) RTL.mem_do_rinst)) (not (= (bvor RTL.mem_do_rinst RTL.mem_do_rdata) RTL.is_beq_bne_blt_bge_bltu_bgeu))) (= (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5))) RTL.is_beq_bne_blt_bge_bltu_bgeu))) (or (or (or (= (_ bv1 1) RTL.instr_bltu) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (= RTL.mem_do_prefetch RTL.instr_bltu)) (not (= (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.instr_retirq)))) (or (or (not (= (_ bv1 1) RTL.mem_do_prefetch)) (not (= (_ bv1 1) RTL.instr_retirq))) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))))) (or (or (or (or (= (_ bv1 1) RTL.is_lui_auipc_jal) (not (= RTL.instr_retirq (bvand (bvnot RTL.instr_jalr) (bvnot RTL.instr_retirq))))) (= RTL.instr_sltu RTL.instr_add)) (not (= (_ bv4 3) (concat RTL.instr_sltu (concat RTL.instr_sltiu RTL.instr_bltu))))) (= RTL.instr_add RTL.instr_auipc))) (or (or (not (= (_ bv1 1) RTL.mem_do_prefetch)) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (not (= RTL.instr_retirq (bvand (bvnot RTL.instr_jalr) (bvnot RTL.instr_retirq)))))) (or (or (or (or (or (or (or (or (or (or (or (or (or (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7)))) (= (_ bv1 1) RTL.mem_do_rinst)) (= (_ bv1 1) RTL.instr_srl)) (not (= (_ bv1 1) (ite (= RTL.instr_jal (_ bv1 1)) RTL.mem_do_prefetch (bvand (bvnot RTL.instr_jalr) (bvnot RTL.instr_retirq)))))) (= (_ bv1 1) (bvor RTL.mem_do_rdata RTL.mem_do_wdata))) (not (= (_ bv1 1) (ite (distinct (concat RTL.instr_sub (concat RTL.instr_add (concat RTL.instr_addi (concat RTL.instr_jalr (concat RTL.instr_jal (concat RTL.instr_auipc RTL.instr_lui)))))) (_ bv0 7)) (_ bv1 1) (_ bv0 1))))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.instr_sub))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.instr_addi))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.instr_auipc))) (= RTL.instr_and (bvor (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_do_rdata))) (not (= RTL.instr_and RTL.instr_srl))) (not (= (bvor (bvor RTL.mem_do_rinst RTL.mem_do_rdata) RTL.mem_do_wdata) RTL.instr_rdcycle))) (not (= RTL.instr_rdcycle RTL.instr_add))) (not (= RTL.instr_auipc RTL.is_lui_auipc_jal)))) (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (not (= (_ bv6 3) (concat RTL.instr_jal (concat RTL.instr_auipc RTL.instr_lui)))))) (or (or (not (= (_ bv1 1) RTL.mem_do_prefetch)) (not (= (_ bv1 1) RTL.instr_lui))) (= (_ bv1 1) RTL.is_lui_auipc_jal))) (or (not (= (_ bv1 1) RTL.mem_do_prefetch)) (not (= (_ bv1 1) RTL.decoder_trigger)))) (or (not (= (_ bv1 1) RTL.mem_do_rinst)) (not (= (_ bv1 1) RTL.decoder_trigger)))) (or (or (= (_ bv1 1) RTL.is_lui_auipc_jal) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (= RTL.mem_do_rinst RTL.instr_auipc))) (or (or (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.instr_lh))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.is_lui_auipc_jal)) (= (distinct (concat RTL.instr_jal (concat RTL.instr_auipc RTL.instr_lui)) (_ bv0 3)) (= RTL.instr_lh (_ bv0 1))))) (or (or (or (or (not (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (= (_ bv1 1) RTL.latched_branch)) (not (= (_ bv1 1) RTL.decoder_trigger))) (not (= RTL.latched_branch (bvcomp RTL.mem_state (_ bv3 2)))))) (or (or (not (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1)))))) (not (= (_ bv1 1) RTL.decoder_trigger)))) (or (or (or (or (= (_ bv1 1) RTL.mem_do_rdata) (= (_ bv1 1) RTL.instr_slt)) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (= RTL.mem_valid RTL.instr_slt)) (not (= (_ bv1 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state))))) (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (= RTL.trap RTL.instr_jal))) (or (or (or (= (_ bv1 1) RTL.mem_do_rdata) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_valid)) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1)))))) (or (or (or (= (_ bv1 1) RTL.instr_auipc) (= (_ bv1 1) RTL.instr_lui)) (not (= (_ bv1 1) RTL.is_lui_auipc_jal))) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))))) (or (or (not (= (_ bv2 2) (concat RTL.is_lb_lh_lw_lbu_lhu RTL.instr_jalr))) (not (= (_ bv2 2) (concat RTL.instr_auipc RTL.instr_lui)))) (= (bvand RTL.decoder_trigger (bvnot RTL.decoder_pseudo_trigger)) RTL.instr_lui))) (or (or (or (= (_ bv1 1) RTL.mem_do_rdata) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_valid)) (not (= (_ bv1 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state))))) (or (or (or (or (or (= (_ bv1 1) RTL.instr_blt) (not (= (_ bv0 3) (concat RTL.instr_slt (concat RTL.instr_sltiu RTL.instr_slti))))) (not (= (_ bv1 1) RTL.latched_stalu))) (not (= RTL.latched_stalu RTL.instr_timer))) (not (= RTL.latched_stalu RTL.instr_add))) (not (= (ite (distinct (concat RTL.instr_slt (concat RTL.instr_slti RTL.instr_blt)) (_ bv0 3)) (_ bv1 1) (_ bv0 1)) RTL.is_lui_auipc_jal_jalr_addi_add_sub)))) (or (or (or (or (not (= (_ bv1 1) RTL.trap)) (= (_ bv1 1) RTL.instr_rdinstr)) (not (= RTL.instr_lbu RTL.instr_beq))) (not (= RTL.instr_beq (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2)))))) (= RTL.instr_rdinstr RTL.instr_lbu))) (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2))))) (not (= (_ bv1 1) (bvor (bvand (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.decoder_trigger) RTL.trap))))) (or (or (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))))) (not (= (_ bv1 1) RTL.decoder_trigger))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.compressed_instr))) (= (_ bv1 1) RTL.decoder_pseudo_trigger))) (or (or (or (not (= (_ bv1 4) (concat RTL.instr_jalr (concat RTL.instr_jal (concat RTL.instr_auipc RTL.instr_lui))))) (not (= (_ bv1 1) RTL.decoder_trigger))) (not (= (_ bv1 1) RTL.is_alu_reg_reg))) (= (_ bv1 1) RTL.decoder_pseudo_trigger))) (or (or (or (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))))) (not (= (_ bv1 1) RTL.decoder_trigger))) (= RTL.instr_auipc (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))))) (= (_ bv1 1) RTL.decoder_pseudo_trigger)) (= (bvand (bvcomp RTL.mem_state (_ bv3 2)) RTL.mem_do_rinst) RTL.is_sb_sh_sw))) (or (or (or (or (= (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1))) RTL.instr_lui) (not (= (_ bv1 1) RTL.decoder_trigger))) (= (_ bv1 1) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1))))) (not (= (_ bv1 1) RTL.is_alu_reg_reg))) (= (_ bv1 1) RTL.decoder_pseudo_trigger))) (or (or (not (= (_ bv2 4) (concat RTL.instr_jalr (concat RTL.instr_jal (concat RTL.instr_auipc RTL.instr_lui))))) (not (= (_ bv1 1) (bvand RTL.decoder_trigger (bvnot RTL.decoder_pseudo_trigger))))) (not (= (_ bv4 3) (concat RTL.is_alu_reg_imm (concat RTL.is_lb_lh_lw_lbu_lhu RTL.instr_jalr)))))) (or (not (= (_ bv1 1) (bvor (bvand (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.decoder_trigger) RTL.trap))) (= RTL.mem_state (ite (= (bvcomp RTL.mem_state (_ bv3 2)) (_ bv1 1)) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state) RTL.mem_state)))) (or (or (not (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv3 2)))) (not (= (_ bv1 1) RTL.decoder_trigger))) (= (_ bv1 1) RTL.decoder_pseudo_trigger))) (or (not (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv3 2)))) (not (= (_ bv1 1) (bvand RTL.decoder_trigger (bvnot RTL.decoder_pseudo_trigger)))))) (or (or (or (not (= (_ bv1 1) RTL.instr_auipc)) (= (distinct (concat RTL.instr_auipc RTL.instr_lui) (_ bv0 2)) (= RTL.trap (_ bv0 1)))) (= RTL.latched_stalu RTL.decoder_pseudo_trigger)) (= (_ bv1 1) RTL.latched_stalu))) (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))) (not (= (_ bv1 1) (bvor (bvand (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.decoder_trigger) RTL.trap))))) (or (or (or (or (or (= (_ bv1 1) RTL.mem_do_rdata) (= (_ bv1 1) RTL.mem_do_rinst)) (not (= (_ bv1 1) RTL.mem_valid))) (not (= (_ bv1 1) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1)))))) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2)))))) (= (_ bv1 1) RTL.mem_do_prefetch))) (or (or (or (or (or (or (or (= (_ bv1 1) RTL.mem_do_rdata) (not (= (_ bv1 1) (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (= (_ bv1 1) RTL.instr_xori)) (= (_ bv1 1) RTL.instr_slti)) (not (= (_ bv1 1) RTL.decoder_trigger))) (= (_ bv1 1) RTL.mem_valid)) (= RTL.instr_slti (bvor RTL.instr_xori RTL.instr_xor))) (= (bvand RTL.decoder_trigger (bvnot RTL.decoder_pseudo_trigger)) RTL.instr_xor))) (or (or (or (or (or (or (or (or (or (or (= (_ bv1 1) RTL.mem_do_rdata) (not (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv3 2))))) (not (= (_ bv1 1) RTL.instr_sra))) (= (_ bv1 1) RTL.instr_slti)) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (not (= (_ bv1 1) (bvor RTL.instr_xori RTL.instr_xor)))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.instr_and))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_valid))) (= RTL.instr_and RTL.dbg_valid_insn)) (not (= (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) (bvor RTL.instr_sra RTL.instr_srai)))) (= (bvor (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_do_rdata) RTL.instr_xori))) (or (or (or (or (or (or (= (_ bv1 1) RTL.mem_do_rdata) (not (= (_ bv1 1) (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (= RTL.instr_xor RTL.instr_bgeu)) (= (_ bv1 1) RTL.instr_bgeu)) (not (= (_ bv1 1) RTL.decoder_trigger))) (= (_ bv1 1) RTL.mem_valid)) (= (bvand RTL.decoder_trigger (bvnot RTL.decoder_pseudo_trigger)) RTL.instr_xor))) (or (or (or (or (or (or (or (= (_ bv1 1) RTL.mem_do_rdata) (not (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv3 2))))) (not (= (_ bv1 1) RTL.instr_lw))) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_valid))) (not (= (distinct RTL.mem_state (_ bv0 2)) (= RTL.instr_bgeu (_ bv0 1))))) (= (distinct (concat RTL.instr_lhu (concat RTL.instr_lbu RTL.instr_lw)) (_ bv0 3)) (= RTL.dbg_valid_insn (_ bv0 1)))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.instr_xor))) (or (or (or (= (_ bv1 1) RTL.mem_do_rdata) (not (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv3 2))))) (not (= (_ bv1 1) RTL.decoder_trigger))) (= (_ bv1 1) RTL.mem_valid))) (or (or (or (or (= (_ bv1 1) RTL.mem_do_rdata) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (= RTL.mem_do_rinst RTL.dbg_valid_insn)) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvcomp RTL.mem_state (_ bv3 2)))) (= (_ bv1 1) RTL.mem_valid))) (or (or (or (or (or (or (or (or (or (= (_ bv1 1) (bvor RTL.mem_do_rinst RTL.mem_do_rdata)) (not (= (_ bv1 1) RTL.instr_sra))) (not (= (_ bv1 1) RTL.instr_slti))) (not (= (_ bv1 1) RTL.instr_lhu))) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_valid))) (not (= (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) (bvor RTL.instr_sra RTL.instr_srai)))) (= (distinct (concat RTL.instr_lhu (concat RTL.instr_lbu RTL.instr_lw)) (_ bv0 3)) (= RTL.dbg_valid_insn (_ bv0 1)))) (not (= (_ bv3 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state)))) (not (= (_ bv2 2) (concat RTL.instr_auipc RTL.instr_lui))))) (or (or (or (or (or (or (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (= (_ bv1 1) (bvor RTL.mem_do_rdata RTL.mem_do_wdata))) (= (distinct (concat (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2)))) (_ bv0 2)) (distinct (concat RTL.instr_lhu (concat RTL.instr_lbu RTL.instr_lw)) (_ bv0 3)))) (= (distinct (concat RTL.instr_lhu (concat RTL.instr_lbu RTL.instr_lw)) (_ bv0 3)) (= RTL.dbg_valid_insn (_ bv0 1)))) (not (= (_ bv3 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state)))) (not (= (_ bv0 3) (concat RTL.instr_rdinstr (concat RTL.instr_rdcycleh RTL.instr_rdcycle))))) (not (= (_ bv51 6) (concat RTL.instr_add (concat RTL.instr_addi (concat RTL.instr_jalr (concat RTL.instr_jal (concat RTL.instr_auipc RTL.instr_lui)))))))) (= (_ bv1 1) RTL.mem_valid))) (or (or (or (or (or (= (_ bv1 1) RTL.mem_do_rdata) (not (= (_ bv1 1) RTL.instr_lhu))) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (= (distinct (concat RTL.instr_lhu (concat RTL.instr_lbu RTL.instr_lw)) (_ bv0 3)) (= RTL.dbg_valid_insn (_ bv0 1)))) (not (= (_ bv3 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state)))) (= (_ bv1 1) RTL.mem_valid))) (or (or (or (or (or (= (_ bv1 1) RTL.mem_do_rdata) (not (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv3 2))))) (= (_ bv1 1) RTL.instr_sw)) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (= RTL.instr_sw RTL.dbg_valid_insn)) (= (_ bv1 1) RTL.mem_valid))) (or (or (or (or (or (= (_ bv1 1) RTL.mem_do_rdata) (not (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv3 2))))) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (not (= (_ bv1 1) (ite (distinct (concat RTL.instr_lhu (concat RTL.instr_lbu RTL.instr_lw)) (_ bv0 3)) (_ bv1 1) (_ bv0 1))))) (= (distinct (concat RTL.instr_lhu (concat RTL.instr_lbu RTL.instr_lw)) (_ bv0 3)) (= RTL.dbg_valid_insn (_ bv0 1)))) (= (_ bv1 1) RTL.mem_valid))) (or (or (or (or (= (_ bv1 1) RTL.mem_do_rdata) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.dbg_valid_insn)) (not (= (_ bv3 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state)))) (= (_ bv1 1) RTL.mem_valid))) (or (or (or (or (or (= (_ bv1 1) RTL.mem_do_rdata) (not (= (_ bv1 1) (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (not (= (_ bv2 4) (concat RTL.instr_jalr (concat RTL.instr_jal (concat RTL.instr_auipc RTL.instr_lui)))))) (not (= (_ bv1 1) RTL.decoder_trigger))) (= (_ bv1 1) RTL.mem_valid)) (= RTL.instr_jal (ite (= (bvand RTL.decoder_trigger (bvnot RTL.decoder_pseudo_trigger)) (_ bv1 1)) (_ bv0 1) (ite (distinct (concat RTL.is_beq_bne_blt_bge_bltu_bgeu (concat RTL.instr_sltu (concat RTL.instr_slt (concat RTL.instr_sltiu RTL.instr_slti)))) (_ bv0 5)) (_ bv1 1) (_ bv0 1)))))) (or (or (or (or (or (= (_ bv1 1) RTL.mem_do_rdata) (not (= (_ bv1 1) RTL.instr_addi))) (not (= (_ bv1 1) RTL.decoder_trigger))) (not (= RTL.latched_branch (bvcomp RTL.mem_state (_ bv3 2))))) (not (= RTL.latched_branch RTL.instr_addi))) (= (_ bv1 1) RTL.mem_valid))) (or (or (or (or (or (or (= (_ bv1 1) RTL.mem_do_rdata) (not (= (_ bv1 1) RTL.instr_sub))) (not (= (distinct RTL.mem_state (_ bv0 2)) (= RTL.instr_rdcycleh (_ bv0 1))))) (not (= (_ bv0 3) (concat RTL.instr_rdinstr (concat RTL.instr_rdcycleh RTL.instr_rdcycle))))) (not (= (_ bv1 1) RTL.decoder_trigger))) (not (= RTL.instr_sub RTL.compressed_instr))) (= (_ bv1 1) RTL.mem_valid))) (or (or (or (or (or (not (= (distinct RTL.mem_state (_ bv0 2)) (= RTL.instr_rdcycleh (_ bv0 1)))) (not (= (_ bv0 3) (concat RTL.instr_rdinstr (concat RTL.instr_rdcycleh RTL.instr_rdcycle))))) (not (= (_ bv51 6) (concat RTL.instr_add (concat RTL.instr_addi (concat RTL.instr_jalr (concat RTL.instr_jal (concat RTL.instr_auipc RTL.instr_lui)))))))) (not (= (_ bv1 1) RTL.decoder_trigger))) (= (_ bv1 1) RTL.mem_valid)) (= RTL.instr_lui (bvor RTL.mem_do_rdata RTL.mem_do_wdata)))) (or (or (or (= (_ bv1 1) RTL.mem_do_rdata) (not (= (_ bv3 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state)))) (not (= (_ bv1 1) RTL.decoder_trigger))) (= (_ bv1 1) RTL.mem_valid))) (or (or (or (or (not (= (_ bv1 1) RTL.instr_or)) (= (_ bv1 1) RTL.latched_store)) (not (= RTL.decoder_pseudo_trigger (ite (distinct (concat RTL.instr_lui (concat RTL.instr_auipc (concat RTL.instr_jal (concat RTL.instr_jalr (concat RTL.instr_beq (concat RTL.instr_bne (concat RTL.instr_blt (concat RTL.instr_bge (concat RTL.instr_bltu (concat RTL.instr_bgeu (concat RTL.instr_lb (concat RTL.instr_lh (concat RTL.instr_lw (concat RTL.instr_lbu (concat RTL.instr_lhu (concat RTL.instr_sb (concat RTL.instr_sh (concat RTL.instr_sw (concat RTL.instr_addi (concat RTL.instr_slti (concat RTL.instr_sltiu (concat RTL.instr_xori (concat RTL.instr_ori (concat RTL.instr_andi (concat RTL.instr_slli (concat RTL.instr_srli (concat RTL.instr_srai (concat RTL.instr_add (concat RTL.instr_sub (concat RTL.instr_sll (concat RTL.instr_slt (concat RTL.instr_sltu (concat RTL.instr_xor (concat RTL.instr_srl (concat RTL.instr_sra (concat RTL.instr_or (concat RTL.instr_and (concat RTL.instr_rdcycle (concat RTL.instr_rdcycleh (concat RTL.instr_rdinstr (concat RTL.instr_rdinstrh (concat RTL.instr_getq (concat RTL.instr_setq (concat RTL.instr_retirq (concat RTL.instr_maskirq (concat RTL.instr_waitirq RTL.instr_timer)))))))))))))))))))))))))))))))))))))))))))))) (_ bv0 47)) (_ bv1 1) (_ bv0 1))))) (= (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1)) (ite (distinct (concat (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1)))) (_ bv0 2)) (_ bv1 1) RTL.latched_store))) (= (_ bv1 1) RTL.mem_valid))) (not (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv8 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_rdata_q (_ bv1073766383 32))) (= RTL.mem_state (_ bv3 2))) (= RTL.mem_valid (_ bv0 1))) (= RTL.reg_next_pc (_ bv4294967295 32))) (= RTL.reg_pc (_ bv0 32))) (= RTL.rvfi_halt (_ bv0 1))))))
(define-fun assumption.264 ((RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_retirq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (not (= (_ bv1 1) RTL.do_waitirq))) (or (or (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7)))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_prefetch))) (not (= (bvnot RTL.mem_do_prefetch) (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5))))))) (or (or (or (= RTL.mem_do_rdata (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1)))) (= (_ bv1 1) RTL.mem_do_rinst)) (= (_ bv1 1) RTL.mem_do_rdata)) (not (= (_ bv1 1) (bvor (bvor RTL.mem_do_rinst RTL.mem_do_rdata) RTL.mem_do_wdata))))) (or (or (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv3 2))) (not (= (_ bv1 2) (concat (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))))) (= (bvand (bvcomp RTL.mem_state (_ bv3 2)) RTL.mem_do_rinst) RTL.trap))) (or (or (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))))) (not (= (_ bv1 1) RTL.mem_do_rdata))) (= (bvcomp RTL.mem_state (_ bv2 2)) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))) (not (= (_ bv1 1) RTL.decoder_trigger)))) (or (or (or (not (= (_ bv1 1) (bvor (bvand (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.decoder_trigger) RTL.trap))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))) (bvnot RTL.decoder_trigger)))) (not (= (_ bv1 1) RTL.is_lb_lh_lw_lbu_lhu))) (= RTL.decoder_trigger RTL.is_lb_lh_lw_lbu_lhu))) (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (not (= (_ bv1 1) RTL.trap)))) (or (or (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2))))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2))) (bvcomp RTL.mem_state (_ bv2 2))))) (= (_ bv1 1) (bvor RTL.mem_do_prefetch RTL.mem_do_rinst))) (not (= (_ bv1 2) (ite (= RTL.mem_do_wdata (_ bv1 1)) (_ bv2 2) (ite (= (bvor (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_do_rdata) (_ bv1 1)) (_ bv1 2) RTL.mem_state)))))) (or (or (or (or (or (or (or (or (= (_ bv1 1) RTL.instr_rdinstrh) (= (_ bv1 1) RTL.instr_sll)) (= (_ bv1 1) RTL.instr_slli)) (= (_ bv1 1) RTL.instr_beq)) (not (= (_ bv1 1) RTL.instr_auipc))) (not (= RTL.is_lui_auipc_jal RTL.instr_beq))) (= RTL.instr_rdinstrh (bvcomp RTL.mem_state (_ bv2 2)))) (= RTL.instr_lbu RTL.mem_do_rdata)) (not (= (bvor RTL.instr_sll RTL.instr_slli) (bvor RTL.instr_lb RTL.instr_lbu))))) (or (or (not (= (_ bv1 1) RTL.instr_sltiu)) (= RTL.is_lui_auipc_jal RTL.instr_sltiu)) (not (= (_ bv3 2) (concat RTL.instr_auipc RTL.instr_lui))))) (or (or (or (or (or (or (or (not (= (_ bv1 1) RTL.instr_maskirq)) (= (_ bv1 1) RTL.instr_getq)) (= (_ bv1 1) (ite (distinct (concat RTL.instr_lhu (concat RTL.instr_lbu RTL.instr_lw)) (_ bv0 3)) (_ bv1 1) (_ bv0 1)))) (not (= RTL.instr_lhu RTL.is_lui_auipc_jal))) (not (= RTL.instr_maskirq (bvcomp RTL.mem_state (_ bv2 2))))) (not (= RTL.instr_add RTL.instr_auipc))) (= RTL.instr_lbu RTL.mem_do_rdata)) (= RTL.instr_getq RTL.instr_add))) (or (or (or (or (or (or (= (_ bv1 1) RTL.instr_retirq) (not (= (_ bv1 1) RTL.instr_addi))) (= (_ bv1 1) RTL.instr_lbu)) (not (= (_ bv1 1) RTL.mem_do_rdata))) (not (= RTL.instr_retirq RTL.is_lui_auipc_jal))) (not (= RTL.instr_addi (bvcomp RTL.mem_state (_ bv2 2))))) (= RTL.instr_lbu RTL.instr_jal))) (or (or (or (or (or (= (_ bv1 1) RTL.instr_timer) (not (= (_ bv1 1) RTL.instr_add))) (not (= (_ bv1 1) RTL.mem_do_rdata))) (not (= RTL.is_lui_auipc_jal (bvcomp RTL.cpu_state (_ bv128 8))))) (= RTL.instr_timer (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (not (= RTL.instr_add RTL.instr_auipc)))) (or (or (or (or (or (not (= (_ bv1 1) RTL.mem_do_rdata)) (not (= (_ bv1 1) (bvand (bvnot RTL.instr_jalr) (bvnot RTL.instr_retirq))))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_prefetch))) (not (= RTL.instr_sb (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (not (= (_ bv0 2) (concat RTL.instr_rdcycleh RTL.instr_rdcycle)))) (= RTL.instr_rdcycleh RTL.instr_sb))) (or (or (or (or (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7)))) (not (= (_ bv1 1) RTL.mem_do_rdata))) (not (= (_ bv1 1) (bvand (bvnot RTL.instr_jalr) (bvnot RTL.instr_retirq))))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_prefetch)))) (or (or (or (or (or (= (_ bv1 1) RTL.mem_valid) (not (= (_ bv1 1) RTL.mem_do_rdata))) (= (_ bv1 1) (bvor RTL.instr_lh RTL.instr_lhu))) (= (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))) (bvor RTL.instr_lh RTL.instr_lhu))) (not (= (ite (distinct (concat RTL.instr_jal (concat RTL.instr_auipc RTL.instr_lui)) (_ bv0 3)) (_ bv1 1) (_ bv0 1)) (bvcomp RTL.mem_state (_ bv2 2))))) (not (= (_ bv3 2) (concat RTL.instr_auipc RTL.instr_lui))))) (or (or (or (or (or (or (or (= (_ bv1 1) RTL.instr_xor) (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) RTL.mem_do_rdata))) (= (_ bv1 1) (bvor RTL.instr_lh RTL.instr_lhu))) (= (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))) (bvor RTL.instr_lh RTL.instr_lhu))) (not (= (ite (distinct (concat RTL.instr_jal (concat RTL.instr_auipc RTL.instr_lui)) (_ bv0 3)) (_ bv1 1) (_ bv0 1)) (bvcomp RTL.mem_state (_ bv2 2))))) (= (distinct (concat RTL.instr_sltu (concat RTL.instr_sltiu RTL.instr_bltu)) (_ bv0 3)) (= RTL.instr_xor (_ bv0 1)))) (= RTL.instr_sltiu RTL.instr_auipc))) (or (or (or (or (not (= (_ bv1 1) RTL.instr_getq)) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) RTL.mem_do_rdata))) (not (= (ite (distinct (concat RTL.instr_lui (concat RTL.instr_auipc (concat RTL.instr_jal (concat RTL.instr_jalr (concat RTL.instr_beq (concat RTL.instr_bne (concat RTL.instr_blt (concat RTL.instr_bge (concat RTL.instr_bltu (concat RTL.instr_bgeu (concat RTL.instr_lb (concat RTL.instr_lh (concat RTL.instr_lw (concat RTL.instr_lbu (concat RTL.instr_lhu (concat RTL.instr_sb (concat RTL.instr_sh (concat RTL.instr_sw (concat RTL.instr_addi (concat RTL.instr_slti (concat RTL.instr_sltiu (concat RTL.instr_xori (concat RTL.instr_ori (concat RTL.instr_andi (concat RTL.instr_slli (concat RTL.instr_srli (concat RTL.instr_srai (concat RTL.instr_add (concat RTL.instr_sub (concat RTL.instr_sll (concat RTL.instr_slt (concat RTL.instr_sltu (concat RTL.instr_xor (concat RTL.instr_srl (concat RTL.instr_sra (concat RTL.instr_or (concat RTL.instr_and (concat RTL.instr_rdcycle (concat RTL.instr_rdcycleh (concat RTL.instr_rdinstr (concat RTL.instr_rdinstrh (concat RTL.instr_getq (concat RTL.instr_setq (concat RTL.instr_retirq (concat RTL.instr_maskirq (concat RTL.instr_waitirq RTL.instr_timer)))))))))))))))))))))))))))))))))))))))))))))) (_ bv0 47)) (_ bv1 1) (_ bv0 1)) (bvcomp RTL.mem_state (_ bv2 2)))))) (or (or (or (or (or (or (or (= (_ bv1 1) RTL.instr_rdcycle) (= (_ bv1 1) RTL.instr_sll)) (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) RTL.mem_do_rdata))) (not (= RTL.instr_lhu RTL.instr_sll))) (= RTL.instr_lhu (bvcomp RTL.mem_state (_ bv2 2)))) (not (= RTL.instr_rdcycle RTL.instr_timer))) (= RTL.instr_timer (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (or (or (or (or (= (_ bv1 1) RTL.mem_valid) (not (= (_ bv1 1) RTL.mem_do_rdata))) (= RTL.instr_timer (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (not (= (ite (distinct (concat RTL.instr_lui (concat RTL.instr_auipc (concat RTL.instr_jal (concat RTL.instr_jalr (concat RTL.instr_beq (concat RTL.instr_bne (concat RTL.instr_blt (concat RTL.instr_bge (concat RTL.instr_bltu (concat RTL.instr_bgeu (concat RTL.instr_lb (concat RTL.instr_lh (concat RTL.instr_lw (concat RTL.instr_lbu (concat RTL.instr_lhu (concat RTL.instr_sb (concat RTL.instr_sh (concat RTL.instr_sw (concat RTL.instr_addi (concat RTL.instr_slti (concat RTL.instr_sltiu (concat RTL.instr_xori (concat RTL.instr_ori (concat RTL.instr_andi (concat RTL.instr_slli (concat RTL.instr_srli (concat RTL.instr_srai (concat RTL.instr_add (concat RTL.instr_sub (concat RTL.instr_sll (concat RTL.instr_slt (concat RTL.instr_sltu (concat RTL.instr_xor (concat RTL.instr_srl (concat RTL.instr_sra (concat RTL.instr_or (concat RTL.instr_and (concat RTL.instr_rdcycle (concat RTL.instr_rdcycleh (concat RTL.instr_rdinstr (concat RTL.instr_rdinstrh (concat RTL.instr_getq (concat RTL.instr_setq (concat RTL.instr_retirq (concat RTL.instr_maskirq (concat RTL.instr_waitirq RTL.instr_timer)))))))))))))))))))))))))))))))))))))))))))))) (_ bv0 47)) (_ bv1 1) (_ bv0 1)) (bvcomp RTL.mem_state (_ bv2 2))))) (not (= (_ bv8 4) (concat RTL.instr_retirq (concat RTL.instr_maskirq (concat RTL.instr_waitirq RTL.instr_timer))))))) (or (or (or (or (or (= (_ bv1 1) RTL.instr_maskirq) (= (_ bv1 1) RTL.instr_timer)) (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) RTL.mem_do_rdata))) (= RTL.instr_maskirq (bvcomp RTL.mem_state (_ bv2 2)))) (= RTL.instr_timer (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (or (or (or (or (or (= (_ bv1 1) RTL.instr_bgeu) (not (= (_ bv1 1) RTL.instr_auipc))) (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) RTL.mem_do_rdata))) (not (= RTL.is_lui_auipc_jal RTL.mem_valid))) (= RTL.instr_bgeu (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (or (or (or (or (or (or (= (_ bv1 1) RTL.instr_rdinstrh) (= (_ bv1 1) RTL.instr_sra)) (= (_ bv1 1) RTL.instr_srai)) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (not (= (_ bv1 1) RTL.mem_do_rdata))) (not (= RTL.instr_rdinstrh RTL.mem_valid))) (= (bvcomp RTL.mem_state (_ bv2 2)) (bvor RTL.instr_sra RTL.instr_srai)))) (or (or (or (or (not (= (_ bv1 1) RTL.instr_retirq)) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) RTL.mem_do_rdata))) (not (= (ite (distinct (concat RTL.instr_lui (concat RTL.instr_auipc (concat RTL.instr_jal (concat RTL.instr_jalr (concat RTL.instr_beq (concat RTL.instr_bne (concat RTL.instr_blt (concat RTL.instr_bge (concat RTL.instr_bltu (concat RTL.instr_bgeu (concat RTL.instr_lb (concat RTL.instr_lh (concat RTL.instr_lw (concat RTL.instr_lbu (concat RTL.instr_lhu (concat RTL.instr_sb (concat RTL.instr_sh (concat RTL.instr_sw (concat RTL.instr_addi (concat RTL.instr_slti (concat RTL.instr_sltiu (concat RTL.instr_xori (concat RTL.instr_ori (concat RTL.instr_andi (concat RTL.instr_slli (concat RTL.instr_srli (concat RTL.instr_srai (concat RTL.instr_add (concat RTL.instr_sub (concat RTL.instr_sll (concat RTL.instr_slt (concat RTL.instr_sltu (concat RTL.instr_xor (concat RTL.instr_srl (concat RTL.instr_sra (concat RTL.instr_or (concat RTL.instr_and (concat RTL.instr_rdcycle (concat RTL.instr_rdcycleh (concat RTL.instr_rdinstr (concat RTL.instr_rdinstrh (concat RTL.instr_getq (concat RTL.instr_setq (concat RTL.instr_retirq (concat RTL.instr_maskirq (concat RTL.instr_waitirq RTL.instr_timer)))))))))))))))))))))))))))))))))))))))))))))) (_ bv0 47)) (_ bv1 1) (_ bv0 1)) (bvcomp RTL.mem_state (_ bv2 2)))))) (or (or (or (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) RTL.mem_do_rdata))) (not (= (_ bv2 2) (concat RTL.instr_sltiu RTL.instr_bltu)))) (not (= (ite (= (bvcomp RTL.mem_state (_ bv3 2)) (_ bv1 1)) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state) RTL.mem_state) (concat RTL.instr_sltiu RTL.instr_bltu))))) (or (or (or (or (or (= (_ bv1 1) RTL.instr_getq) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) RTL.mem_do_rdata))) (not (= RTL.instr_getq RTL.instr_slli))) (= RTL.instr_slli (bvcomp RTL.mem_state (_ bv2 2))))) (or (or (or (or (= (_ bv1 1) RTL.instr_rdinstr) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) RTL.mem_do_rdata))) (= RTL.instr_rdinstr (bvcomp RTL.mem_state (_ bv2 2))))) (or (or (or (or (or (or (not (= (_ bv1 1) RTL.mem_do_rdata)) (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))) (= (_ bv1 1) (ite (distinct RTL.mem_wordsize (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))) RTL.trap))) (not (= RTL.mem_do_rinst RTL.mem_valid))) (not (= RTL.mem_do_rinst (bvcomp RTL.mem_wordsize (_ bv2 2))))) (= RTL.trap (bvcomp RTL.mem_state (_ bv2 2))))) (or (or (or (or (= (_ bv1 1) RTL.mem_do_prefetch) (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) RTL.mem_do_rdata))) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3)))))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvcomp RTL.mem_state (_ bv2 2))))) (or (or (or (= (_ bv1 1) RTL.mem_do_prefetch) (= (_ bv1 1) RTL.mem_valid)) (= RTL.mem_do_rdata (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))) (not (= (_ bv2 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state))))) (or (or (or (= (_ bv1 1) RTL.mem_do_prefetch) (= (_ bv1 1) RTL.mem_valid)) (not (= (bvor RTL.mem_do_rinst RTL.mem_do_rdata) (bvcomp RTL.mem_state (_ bv2 2))))) (not (= (_ bv2 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state))))) (or (or (or (or (or (not (= (_ bv1 1) RTL.mem_do_prefetch)) (= (_ bv1 1) RTL.mem_valid)) (not (= (bvor RTL.mem_do_rinst RTL.mem_do_rdata) (bvor (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_do_rdata)))) (not (= (bvor RTL.mem_do_rinst RTL.mem_do_rdata) (bvcomp RTL.mem_state (_ bv2 2))))) (= (bvor RTL.mem_do_rinst RTL.mem_do_rdata) (ite (distinct RTL.mem_wordsize (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state) RTL.mem_wordsize))) (or (or (or (or (or (or (not (= (_ bv1 1) RTL.mem_do_prefetch)) (= (_ bv1 1) RTL.mem_valid)) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.trap))) (not (= (bvcomp RTL.mem_state (_ bv3 2)) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1)))))) (= RTL.mem_do_rdata RTL.trap)) (= RTL.mem_do_rdata (ite (distinct RTL.mem_wordsize (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state) RTL.mem_wordsize))) (or (or (or (= (_ bv1 1) RTL.mem_do_prefetch) (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) (bvor (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_do_rdata)))) (not (= (_ bv2 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state))))) (or (or (or (or (not (= (_ bv1 1) RTL.mem_do_rdata)) (= (_ bv1 1) (ite (distinct RTL.mem_wordsize (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= RTL.mem_do_rinst RTL.mem_valid))) (not (= RTL.mem_do_rinst (bvcomp RTL.mem_wordsize (_ bv2 2))))) (= RTL.mem_do_rinst (bvcomp RTL.mem_state (_ bv2 2))))) (not (and (and (and (and (and (and (= RTL.cpu_state (_ bv128 8)) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_state (_ bv2 2))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_wordsize (_ bv0 2))) (= RTL.rvfi_halt (_ bv0 1))))))
(define-fun assumption.265 ((RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (not (= (_ bv1 1) RTL.do_waitirq))) (or (or (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5)))) (= (_ bv1 1) RTL.mem_do_prefetch)) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_prefetch)))) (or (not (= (_ bv1 1) RTL.decoder_trigger)) (not (= RTL.decoder_trigger RTL.mem_do_rinst)))) (or (not (= (_ bv1 1) (ite (distinct RTL.mem_wordsize (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5))) (ite (distinct RTL.mem_wordsize (_ bv0 2)) (_ bv1 1) (_ bv0 1)))))) (or (not (= (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))) RTL.mem_do_rinst)) (= (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))) (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5)))))) (or (or (or (or (or (not (= (_ bv1 1) RTL.mem_do_rdata)) (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_valid))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1)))))) (= (bvor RTL.mem_do_rinst RTL.mem_do_rdata) (bvcomp RTL.cpu_state (_ bv128 8)))) (not (= (_ bv2 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state))))) (or (or (or (not (= (_ bv1 1) RTL.mem_do_rinst)) (not (= (distinct (concat (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2)))) (_ bv0 2)) (= RTL.mem_do_rinst (_ bv0 1))))) (= (_ bv1 1) RTL.mem_do_prefetch)) (= (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2))) (ite (distinct (concat (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1)))) (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (or (or (not (= (_ bv1 1) RTL.trap)) (= (_ bv1 1) RTL.instr_lw)) (= RTL.instr_lw (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1)))))) (or (or (not (= (_ bv2 2) (ite (= (bvcomp RTL.mem_state (_ bv3 2)) (_ bv1 1)) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state) RTL.mem_state))) (= (distinct RTL.mem_state (_ bv0 2)) (= RTL.trap (_ bv0 1)))) (= (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2)))))) (or (or (or (or (= (_ bv1 1) RTL.trap) (= (_ bv1 1) (bvor RTL.mem_do_prefetch RTL.mem_do_rinst))) (= RTL.trap (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))) (= (_ bv1 1) RTL.mem_do_rdata)) (not (= (_ bv1 1) (bvor RTL.mem_do_rdata RTL.mem_do_wdata))))) (or (or (or (or (not (= RTL.mem_valid (bvand (bvcomp RTL.mem_state (_ bv3 2)) RTL.mem_do_rinst))) (= RTL.mem_do_rdata (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2))))) (not (= RTL.mem_do_rdata (ite (distinct (concat (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2)))) (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (not (= (_ bv2 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state)))) (not (= (_ bv1 1) RTL.mem_do_prefetch)))) (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (not (= (_ bv1 1) (bvor (bvand (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.decoder_trigger) RTL.trap))))) (or (or (or (or (not (= (_ bv2 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state))) (= (_ bv1 1) RTL.mem_do_prefetch)) (= (_ bv1 1) RTL.mem_do_rdata)) (= (_ bv1 1) RTL.mem_do_wdata)) (= RTL.mem_do_wdata (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1)))))) (or (or (not (= RTL.mem_valid (bvand (bvcomp RTL.mem_state (_ bv3 2)) RTL.mem_do_rinst))) (not (= RTL.mem_do_rdata (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (not (= (_ bv2 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state))))) (or (or (not (= (_ bv1 1) RTL.mem_do_rdata)) (= RTL.mem_valid (bvcomp RTL.mem_state (_ bv2 2)))) (not (= (_ bv2 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state))))) (not (and (and (and (and (and (= RTL.cpu_state (_ bv128 8)) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_state (_ bv2 2))) (= RTL.mem_valid (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))))))
(define-fun assumption.266 ((RTL.instr_lui (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1))) Bool (and (and (and (and (and true (or (or (or (or (or (or (not (= (_ bv1 1) RTL.mem_do_rinst)) (not (= RTL.latched_branch (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7)))))) (= (_ bv1 1) RTL.instr_rdcycle)) (not (= RTL.latched_branch RTL.instr_bge))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.instr_rdcycle))) (not (= RTL.instr_bge RTL.is_lui_auipc_jal))) (not (= (_ bv4 3) (concat RTL.instr_jal (concat RTL.instr_auipc RTL.instr_lui)))))) (or (or (or (or (or (not (= (_ bv1 1) RTL.dbg_valid_insn)) (= RTL.latched_branch RTL.instr_jal)) (not (= RTL.latched_branch (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3)))))) (= RTL.latched_branch (bvcomp RTL.mem_state (_ bv2 2)))) (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))))) (not (= RTL.latched_branch RTL.is_lui_auipc_jal)))) (or (= (_ bv1 1) RTL.mem_do_wdata) (= RTL.mem_do_wdata (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5)))))) (or (or (or (or (or (or (= (_ bv1 1) RTL.latched_branch) (not (= (_ bv1 1) RTL.instr_jal))) (= (_ bv1 1) RTL.mem_do_wdata)) (not (= (bvcomp RTL.mem_state (_ bv3 2)) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1)))))) (= (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1))) RTL.dbg_valid_insn)) (not (= (_ bv2 2) (concat (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))))) (= RTL.mem_state (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state)))) (not (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv4 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_state (_ bv2 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_halt (_ bv0 1))))))
(define-fun assumption.267 ((RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv1 1))) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.268 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.269 ((RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.270 ((RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_enter (_ bv0 1)) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.271 ((RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.trap (_ BitVec 1))) Bool (and (and (and true (or (not (= (_ bv1 1) RTL.trap)) (= (_ bv1 1) (bvcomp RTL.cpu_state (_ bv128 8))))) (or (or (or (not (= (_ bv1 1) (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= (_ bv1 1) RTL.mem_do_wdata)) (not (= (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1))) (bvcomp RTL.mem_state (_ bv3 2))))) (= RTL.trap (bvcomp RTL.mem_state (_ bv2 2))))) (not (and (and (and (and (= RTL.cpu_state (_ bv128 8)) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_state (_ bv2 2))) (= RTL.rvfi_halt (_ bv0 1))))))
(define-fun assumption.272 ((RTL.instr_bne (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1))) Bool (and (and (and true (or (not (= (_ bv1 1) RTL.latched_stalu)) (not (= RTL.latched_stalu (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5))))))) (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (= RTL.latched_stalu (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv8 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_state (_ bv3 2))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_wordsize (_ bv0 2))) (= RTL.rvfi_halt (_ bv0 1))))))
(define-fun assumption.273 ((RTL.instr_blt (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (and (and (and true (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5)))))) (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (not (= (_ bv1 1) (ite (= (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))) (_ bv1 1)) (ite (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1)) RTL.latched_stalu (_ bv1 1)) RTL.latched_stalu))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv8 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_state (_ bv3 2))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_wordsize (_ bv0 2))) (= RTL.rvfi_halt (_ bv0 1))))))
(define-fun assumption.274 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.275 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.276 ((RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.277 ((RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.278 ((RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.279 ((RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.280 ((RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.281 ((RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.282 ((RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.283 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.284 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.285 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.286 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.287 ((RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.288 ((RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_active (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.289 ((RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.290 ((RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.291 ((RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.292 ((RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.293 ((RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.294 ((RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.295 ((RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.296 ((RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.297 ((RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.298 ((RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.299 ((RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.300 ((RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.301 ((RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.302 ((RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.303 ((RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.304 ((RTL.instr_bltu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.305 ((RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.306 ((RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.307 ((RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.308 ((RTL.instr_and (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.309 ((RTL.instr_addi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.310 ((RTL.instr_addi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.311 ((RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.312 ((RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.313 ((RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.314 ((RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.315 ((RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.316 ((RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.317 ((RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.318 ((RTL.irq_active (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.319 ((RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.320 ((RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.321 ((RTL.instr_sub (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.322 ((RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.323 ((RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.324 ((RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.latched_store (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.325 ((RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.326 ((RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.327 ((RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.328 ((RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_or (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.329 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.330 ((RTL.instr_or (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.331 ((RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.332 ((RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.333 ((RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.334 ((RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.335 ((RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.336 ((RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.337 ((RTL.instr_jal (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.338 ((RTL.instr_jal (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.339 ((RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.340 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.341 ((RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.342 ((RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_compare (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.343 ((RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.344 ((RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.345 ((RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.346 ((RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.347 ((RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.348 ((RTL.instr_maskirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.349 ((RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.350 ((RTL.instr_lui (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.351 ((RTL.instr_lui (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.352 ((RTL.instr_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.353 ((RTL.instr_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.354 ((RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.355 ((RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv1 1))) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.356 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv1 1))) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.357 ((RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv1 1))) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.358 ((RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv1 1))) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.359 ((RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv1 1))) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.360 ((RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv1 1))) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.361 ((RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv1 1))) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.362 ((RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv1 1))) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.363 ((RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.364 ((RTL.instr_and (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.365 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.366 ((RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.367 ((RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.368 ((RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.369 ((RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.370 ((RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.371 ((RTL.instr_xori (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.372 ((RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.373 ((RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.374 ((RTL.instr_srl (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.375 ((RTL.instr_sltu (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.376 ((RTL.instr_srl (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.377 ((RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.378 ((RTL.instr_srl (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.379 ((RTL.instr_sra (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.380 ((RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.381 ((RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.382 ((RTL.instr_slli (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.383 ((RTL.instr_slli (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.384 ((RTL.instr_slli (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.385 ((RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.386 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.387 ((RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.388 ((RTL.instr_lui (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.389 ((RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.390 ((RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.391 ((RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.392 ((RTL.instr_and (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.393 ((RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.394 ((RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.395 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.396 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.397 ((RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.398 ((RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.399 ((RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.400 ((RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_compare (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.401 ((RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.402 ((RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.403 ((RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.404 ((RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.405 ((RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.406 ((RTL.instr_xori (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.407 ((RTL.instr_sub (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.408 ((RTL.instr_lui (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.409 ((RTL.instr_jal (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and true (or (or (or (= (_ bv0 1) RTL.decoder_trigger) (not (= (_ bv0 1) RTL.instr_lui))) (= RTL.instr_lui RTL.dbg_valid_insn)) (not (= (_ bv1 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state))))) (or (or (= (_ bv0 1) (bvand (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.decoder_trigger)) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.dbg_valid_insn))) (= (_ bv0 1) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1)))))) (or (or (or (or (= (_ bv0 1) RTL.decoder_trigger) (= (_ bv0 1) RTL.instr_jal)) (not (= RTL.decoder_pseudo_trigger RTL.dbg_valid_insn))) (= (_ bv0 1) RTL.is_beq_bne_blt_bge_bltu_bgeu)) (not (= (_ bv2 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state))))) (or (= (_ bv0 1) RTL.decoder_pseudo_trigger) (= (_ bv0 1) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2)))))) (or (or (or (not (= (_ bv0 1) RTL.mem_do_prefetch)) (not (= (_ bv3 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state)))) (not (= (_ bv1 2) (ite (= RTL.mem_do_wdata (_ bv1 1)) (_ bv2 2) (ite (= (bvor (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_do_rdata) (_ bv1 1)) (_ bv1 2) RTL.mem_state))))) (= (_ bv0 1) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2)))))) (or (or (or (or (not (= (_ bv0 1) RTL.mem_do_wdata)) (not (= (_ bv0 1) RTL.mem_do_prefetch))) (not (= (_ bv0 1) RTL.mem_do_rinst))) (= (_ bv0 1) RTL.mem_do_rdata)) (= (_ bv0 1) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2)))))) (or (or (or (or (= (_ bv0 1) RTL.decoder_trigger) (not (= (_ bv0 1) RTL.mem_do_rdata))) (= RTL.instr_lui (bvor RTL.mem_do_rdata RTL.mem_do_wdata))) (not (= (_ bv2 2) (concat RTL.instr_auipc RTL.instr_lui)))) (= (_ bv0 1) RTL.is_beq_bne_blt_bge_bltu_bgeu))) (or (or (or (= (_ bv0 1) RTL.decoder_trigger) (= (_ bv0 1) RTL.mem_do_wdata)) (= (_ bv0 1) RTL.instr_jal)) (not (= (_ bv2 2) (concat RTL.instr_auipc RTL.instr_lui))))) (or (or (or (= (_ bv0 1) RTL.decoder_pseudo_trigger) (= (_ bv0 1) RTL.mem_do_wdata)) (= (_ bv0 1) RTL.instr_jal)) (= (_ bv0 1) RTL.instr_auipc))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.410 ((RTL.instr_lui (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1))) Bool (and (and (and (and (and true (or (or (not (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv2 2)))) (not (= (_ bv1 1) RTL.dbg_valid_insn))) (not (= (_ bv1 1) (ite (= RTL.decoder_trigger (_ bv1 1)) (ite (= RTL.instr_jal (_ bv1 1)) (_ bv1 1) (_ bv0 1)) (_ bv0 1)))))) (or (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2))))) (not (= (_ bv1 1) RTL.mem_do_rdata))) (not (= (bvor RTL.mem_do_rinst RTL.mem_do_rdata) RTL.decoder_pseudo_trigger)))) (or (or (or (not (= (_ bv1 1) RTL.mem_do_wdata)) (not (= (_ bv1 1) RTL.decoder_pseudo_trigger))) (not (= (_ bv1 1) RTL.instr_jal))) (not (= (_ bv1 1) RTL.instr_auipc)))) (or (or (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2))))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_rinst))) (= (_ bv1 1) RTL.mem_do_wdata)) (not (= (_ bv1 1) RTL.mem_do_rdata)))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.411 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv1 1))) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.412 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv1 1))) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.413 ((RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.414 ((RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.415 ((RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.416 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.417 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.418 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.419 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.420 ((RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.421 ((RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.422 ((RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.423 ((RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.424 ((RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.425 ((RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.426 ((RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.427 ((RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.428 ((RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.429 ((RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.430 ((RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.431 ((RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.432 ((RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.433 ((RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.434 ((RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.435 ((RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.436 ((RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.437 ((RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.438 ((RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.439 ((RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.440 ((RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.441 ((RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.442 ((RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.443 ((RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.444 ((RTL.instr_and (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.445 ((RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.446 ((RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.447 ((RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.448 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.449 ((RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.450 ((RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.451 ((RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.452 ((RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.453 ((RTL.instr_srl (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.454 ((RTL.instr_srl (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.455 ((RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.456 ((RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.457 ((RTL.instr_sra (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.458 ((RTL.instr_srl (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.459 ((RTL.instr_srl (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.460 ((RTL.instr_slti (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.461 ((RTL.instr_slti (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.462 ((RTL.instr_slti (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.463 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.464 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.465 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.466 ((RTL.instr_sb (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.467 ((RTL.instr_sb (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.468 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.469 ((RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.470 ((RTL.instr_jal (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.471 ((RTL.instr_bge (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.472 ((RTL.instr_bge (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.473 ((RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.474 ((RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.475 ((RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.476 ((RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.477 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.478 ((RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.479 ((RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.480 ((RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.481 ((RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.482 ((RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.483 ((RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_sub (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.484 ((RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.485 ((RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.486 ((RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.487 ((RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.488 ((RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.489 ((RTL.instr_lui (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.490 ((RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.491 ((RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.492 ((RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.493 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.494 ((RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.495 ((RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.496 ((RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.497 ((RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.498 ((RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.499 ((RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv1 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.500 ((RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.501 ((RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.502 ((RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.503 ((RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.504 ((RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.505 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.506 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.507 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.508 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.509 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.510 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.511 ((RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.512 ((RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.513 ((RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_active (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.514 ((RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.515 ((RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.516 ((RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.517 ((RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.518 ((RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.519 ((RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.520 ((RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.521 ((RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.522 ((RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.523 ((RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.524 ((RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.525 ((RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.526 ((RTL.instr_bge (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.527 ((RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.528 ((RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.529 ((RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.530 ((RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.531 ((RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.532 ((RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.533 ((RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.534 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.535 ((RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.536 ((RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.537 ((RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.538 ((RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.539 ((RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.540 ((RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.541 ((RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv0 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.542 ((RTL.instr_lbu (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_blt (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (or (or (or (or (= (_ bv1 1) RTL.is_lui_auipc_jal) (not (= RTL.instr_lhu RTL.instr_auipc))) (not (= RTL.instr_lw ((_ extract 2 2) RTL.decoded_rs2)))) (= RTL.instr_jal ((_ extract 2 2) RTL.decoded_rs2))) (not (= (_ bv6 3) (concat RTL.instr_lhu (concat RTL.instr_lbu RTL.instr_lw)))))) (or (or (or (or (or (not (= RTL.instr_lw RTL.instr_lui)) (= RTL.instr_lw RTL.dbg_valid_insn)) (= (bvand RTL.is_lb_lh_lw_lbu_lhu (ite (not (not (distinct (concat RTL.instr_lui (concat RTL.instr_auipc (concat RTL.instr_jal (concat RTL.instr_jalr (concat RTL.instr_beq (concat RTL.instr_bne (concat RTL.instr_blt (concat RTL.instr_bge (concat RTL.instr_bltu (concat RTL.instr_bgeu (concat RTL.instr_lb (concat RTL.instr_lh (concat RTL.instr_lw (concat RTL.instr_lbu (concat RTL.instr_lhu (concat RTL.instr_sb (concat RTL.instr_sh (concat RTL.instr_sw (concat RTL.instr_addi (concat RTL.instr_slti (concat RTL.instr_sltiu (concat RTL.instr_xori (concat RTL.instr_ori (concat RTL.instr_andi (concat RTL.instr_slli (concat RTL.instr_srli (concat RTL.instr_srai (concat RTL.instr_add (concat RTL.instr_sub (concat RTL.instr_sll (concat RTL.instr_slt (concat RTL.instr_sltu (concat RTL.instr_xor (concat RTL.instr_srl (concat RTL.instr_sra (concat RTL.instr_or (concat RTL.instr_and (concat RTL.instr_rdcycle (concat RTL.instr_rdcycleh (concat RTL.instr_rdinstr (concat RTL.instr_rdinstrh (concat RTL.instr_getq (concat RTL.instr_setq (concat RTL.instr_retirq (concat RTL.instr_maskirq (concat RTL.instr_waitirq RTL.instr_timer)))))))))))))))))))))))))))))))))))))))))))))) (_ bv0 47)))) (_ bv1 1) (_ bv0 1))) (bvcomp RTL.mem_state (_ bv2 2)))) (not (= (distinct (concat RTL.instr_jal (concat RTL.instr_auipc RTL.instr_lui)) (_ bv0 3)) (= RTL.instr_and (_ bv0 1))))) (= (distinct (concat RTL.instr_auipc RTL.instr_lui) (_ bv0 2)) (= RTL.instr_and (_ bv0 1)))) (not (= (ite (= RTL.is_lui_auipc_jal (_ bv1 1)) (_ bv8 7) (ite (= (bvand (ite (distinct (_ bv0 32) (_ bv0 32)) (_ bv1 1) (_ bv0 1)) RTL.instr_retirq) (_ bv1 1)) (_ bv64 7) (ite (= (bvand (ite (distinct (_ bv0 32) (_ bv0 32)) (_ bv1 1) (_ bv0 1)) RTL.instr_maskirq) (_ bv1 1)) (_ bv64 7) (concat (_ bv0 3) (ite (= (bvand RTL.is_lb_lh_lw_lbu_lhu (ite (not (not (distinct (concat RTL.instr_lui (concat RTL.instr_auipc (concat RTL.instr_jal (concat RTL.instr_jalr (concat RTL.instr_beq (concat RTL.instr_bne (concat RTL.instr_blt (concat RTL.instr_bge (concat RTL.instr_bltu (concat RTL.instr_bgeu (concat RTL.instr_lb (concat RTL.instr_lh (concat RTL.instr_lw (concat RTL.instr_lbu (concat RTL.instr_lhu (concat RTL.instr_sb (concat RTL.instr_sh (concat RTL.instr_sw (concat RTL.instr_addi (concat RTL.instr_slti (concat RTL.instr_sltiu (concat RTL.instr_xori (concat RTL.instr_ori (concat RTL.instr_andi (concat RTL.instr_slli (concat RTL.instr_srli (concat RTL.instr_srai (concat RTL.instr_add (concat RTL.instr_sub (concat RTL.instr_sll (concat RTL.instr_slt (concat RTL.instr_sltu (concat RTL.instr_xor (concat RTL.instr_srl (concat RTL.instr_sra (concat RTL.instr_or (concat RTL.instr_and (concat RTL.instr_rdcycle (concat RTL.instr_rdcycleh (concat RTL.instr_rdinstr (concat RTL.instr_rdinstrh (concat RTL.instr_getq (concat RTL.instr_setq (concat RTL.instr_retirq (concat RTL.instr_maskirq (concat RTL.instr_waitirq RTL.instr_timer)))))))))))))))))))))))))))))))))))))))))))))) (_ bv0 47)))) (_ bv1 1) (_ bv0 1))) (_ bv1 1)) (_ bv1 4) (ite (= RTL.is_slli_srli_srai (_ bv1 1)) (_ bv4 4) (ite (distinct (concat (bvand RTL.is_slli_srli_srai (ite (distinct (_ bv0 32) (_ bv0 32)) (_ bv1 1) (_ bv0 1))) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi) (_ bv0 2)) (_ bv8 4) (ite (= RTL.is_sb_sh_sw (_ bv1 1)) (_ bv2 4) (ite (= RTL.is_sll_srl_sra (_ bv1 1)) (_ bv4 4) (_ bv8 4)))))))))) ((_ zero_extend 4) (_ bv4 3)))))) (not (= ((_ zero_extend 3) (_ bv16 5)) (ite (= RTL.instr_jal (_ bv1 1)) RTL.cpu_state (_ bv32 8))))) (or (or (not (= (_ bv1 1) RTL.instr_jalr)) (= (_ bv1 1) RTL.is_lui_auipc_jal)) (not (= RTL.instr_jalr RTL.instr_jal)))) (or (or (or (or (or (not (= (_ bv1 1) RTL.mem_do_wdata)) (= (_ bv1 1) RTL.is_lui_auipc_jal)) (not (= (_ bv1 1) RTL.dbg_valid_insn))) (not (= RTL.mem_do_wdata (bvand (bvnot RTL.instr_jalr) (bvnot RTL.instr_retirq))))) (= (bvcomp RTL.mem_state (_ bv3 2)) (bvcomp RTL.mem_state (_ bv2 2)))) (= RTL.instr_jalr RTL.instr_jal))) (or (or (or (or (or (or (or (or (or (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1)))) (not (= RTL.instr_rdcycleh RTL.is_lui_auipc_jal))) (not (= RTL.instr_rdcycleh (bvand (bvnot RTL.instr_jalr) (bvnot RTL.instr_retirq))))) (not (= RTL.instr_and RTL.instr_sra))) (not (= RTL.instr_and RTL.instr_lhu))) (= RTL.instr_or (bvand (bvnot RTL.instr_jalr) (bvnot RTL.instr_retirq)))) (not (= RTL.instr_sra RTL.instr_beq))) (= RTL.instr_beq RTL.instr_jal)) (not (= (concat (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1)))) (ite (= (bvor RTL.instr_lh RTL.instr_lhu) (_ bv1 1)) (_ bv1 2) (ite (= RTL.instr_lw (_ bv1 1)) (_ bv0 2) RTL.mem_wordsize))))) (= RTL.instr_or (bvor RTL.instr_lh RTL.instr_lhu)))) (or (or (not (= (_ bv1 1) RTL.instr_jal)) (= (_ bv1 1) RTL.is_lui_auipc_jal)) (= (_ bv1 1) (bvand (bvnot RTL.instr_jalr) (bvnot RTL.instr_retirq))))) (or (= (_ bv1 1) RTL.is_lui_auipc_jal) (not (= (_ bv7 3) (concat RTL.instr_jal (concat RTL.instr_auipc RTL.instr_lui)))))) (or (or (or (not (= (_ bv1 1) RTL.instr_jal)) (not (= (_ bv1 1) RTL.instr_auipc))) (not (= (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1)) RTL.is_lui_auipc_jal))) (not (= (distinct RTL.mem_state (_ bv0 2)) (= RTL.instr_jal (_ bv0 1)))))) (or (not (= (_ bv1 1) RTL.latched_branch)) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))))) (or (or (or (not (= (_ bv1 1) (bvor (bvor RTL.mem_do_rinst RTL.mem_do_rdata) RTL.mem_do_wdata))) (not (= RTL.latched_branch (bvor RTL.mem_do_rdata RTL.mem_do_wdata)))) (not (= (_ bv2 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state)))) (not (= ((_ zero_extend 5) (_ bv4 3)) (ite (= RTL.instr_jal (_ bv1 1)) RTL.cpu_state (_ bv32 8)))))) (or (or (or (or (or (= (_ bv1 1) RTL.mem_do_rinst) (not (= (_ bv1 1) (bvor (bvor RTL.mem_do_rinst RTL.mem_do_rdata) RTL.mem_do_wdata)))) (not (= (_ bv1 1) RTL.instr_jal))) (not (= RTL.latched_branch (bvor RTL.mem_do_rdata RTL.mem_do_wdata)))) (not (= (distinct RTL.mem_state (_ bv0 2)) (distinct (concat (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2)))) (_ bv0 2))))) (not (= (_ bv0 5) (bvsub RTL.reg_sh ((_ zero_extend 4) (_ bv1 1))))))) (or (or (or (or (or (= (_ bv1 1) RTL.mem_do_rinst) (not (= (_ bv1 1) (bvor (bvor RTL.mem_do_rinst RTL.mem_do_rdata) RTL.mem_do_wdata)))) (not (= (_ bv1 1) RTL.instr_jal))) (not (= RTL.latched_branch (bvor RTL.mem_do_rdata RTL.mem_do_wdata)))) (not (= (distinct RTL.mem_state (_ bv0 2)) (distinct (concat (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2)))) (_ bv0 2))))) (not (= (_ bv1 1) (ite (bvuge RTL.reg_sh ((_ zero_extend 2) (_ bv4 3))) (_ bv1 1) (_ bv0 1)))))) (or (or (or (not (= (_ bv1 1) (bvor RTL.mem_do_rdata RTL.mem_do_wdata))) (= RTL.latched_branch (bvcomp RTL.mem_state (_ bv3 2)))) (= RTL.latched_branch (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1))))) (not (= ((_ zero_extend 5) (_ bv4 3)) (ite (= RTL.instr_jal (_ bv1 1)) RTL.cpu_state (_ bv32 8)))))) (not (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv4 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_state (_ bv2 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv2 2))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_halt (_ bv0 1))))))
(define-fun assumption.543 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.544 ((RTL.instr_bne (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_enter (_ bv0 1)) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.545 ((RTL.instr_jal (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_enter (_ bv0 1)) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.546 ((RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_enter (_ bv0 1)) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_slt (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv0 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.547 ((RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1))) Bool (and (and (and true (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5)))))) (or (or (not (= (_ bv1 1) RTL.instr_jal)) (= (_ bv1 1) RTL.is_lui_auipc_jal)) (not (= (_ bv1 1) RTL.is_sb_sh_sw)))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv2 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv0 2))) (= RTL.rvfi_halt (_ bv0 1))))))
(define-fun assumption.548 ((RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_prefetch (_ BitVec 1))) Bool (and (and true (or (or (= (_ bv1 1) RTL.mem_do_rinst) (not (= (_ bv1 1) (bvor RTL.mem_do_prefetch RTL.mem_do_rinst)))) (not (= (_ bv1 1) (bvcomp RTL.mem_wordsize ((_ zero_extend 1) (_ bv1 1))))))) (not (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv8 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_state (_ bv3 2))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.rvfi_halt (_ bv0 1))))))
(define-fun assumption.549 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_jal (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv4 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_state (_ bv3 2))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_wordsize (_ bv0 2))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_halt (_ bv0 1))))))
(define-fun assumption.550 ((RTL.instr_lui (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and true (or (= (_ bv1 1) RTL.mem_do_rinst) (= RTL.mem_do_rinst (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5)))))) (or (= (_ bv1 1) RTL.mem_do_wdata) (= RTL.mem_do_wdata (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5)))))) (or (or (or (= (_ bv1 1) RTL.instr_rdinstrh) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_prefetch)) (= RTL.instr_rdinstrh (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (not (= (_ bv4 3) (concat RTL.instr_jal (concat RTL.instr_auipc RTL.instr_lui)))))) (or (or (or (or (= (_ bv1 1) RTL.instr_and) (not (= (_ bv1 1) RTL.mem_do_prefetch))) (= (_ bv1 1) RTL.instr_rdinstrh)) (= RTL.instr_and RTL.instr_jal)) (= RTL.instr_rdinstrh (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (or (or (or (or (= (_ bv1 1) RTL.mem_do_wdata) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_prefetch)) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.instr_lbu))) (= RTL.mem_do_wdata (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (= RTL.instr_lbu RTL.instr_jal))) (or (or (not (= RTL.instr_sh RTL.instr_lui)) (= RTL.instr_sh (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (not (= (_ bv6 3) (concat RTL.instr_jal (concat RTL.instr_auipc RTL.instr_lui)))))) (or (or (not (= (_ bv1 1) RTL.mem_do_prefetch)) (not (= (_ bv1 1) RTL.instr_jal))) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))))) (not (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv8 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv0 2))) (= RTL.rvfi_halt (_ bv0 1))))))
(define-fun assumption.551 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_lw (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (or (or (not (= (_ bv1 1) RTL.mem_do_wdata)) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (not (= (_ bv1 1) (bvand RTL.decoder_trigger (bvnot RTL.decoder_pseudo_trigger)))))) (or (or (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv2 2))) (not (= RTL.decoder_pseudo_trigger (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (not (= (bvnot RTL.decoder_pseudo_trigger) (bvcomp RTL.mem_state (_ bv2 2)))))) (or (or (or (or (= (_ bv1 1) RTL.mem_do_prefetch) (not (= (_ bv1 1) RTL.mem_do_wdata))) (not (= (_ bv1 1) (bvand (bvnot RTL.instr_jalr) (bvnot RTL.instr_retirq))))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))) (bvnot RTL.decoder_trigger)))) (= (_ bv1 1) RTL.decoder_trigger))) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5)))))) (or (or (or (not (= (_ bv1 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state))) (not (= (_ bv1 1) RTL.decoder_trigger))) (not (= (_ bv1 1) RTL.instr_jalr))) (not (= RTL.instr_jalr RTL.mem_valid)))) (or (or (or (or (or (or (or (or (= RTL.mem_valid (bvcomp RTL.mem_wordsize (_ bv2 2))) (not (= (_ bv1 1) RTL.instr_jalr))) (not (= (_ bv1 1) (bvand (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.decoder_trigger)))) (= (_ bv1 1) RTL.instr_rdcycle)) (= (_ bv1 1) RTL.instr_rdcycleh)) (= (_ bv1 1) RTL.instr_rdinstr)) (= (_ bv1 1) RTL.instr_rdinstrh)) (not (= RTL.instr_jalr (ite (not (distinct RTL.mem_wordsize (_ bv0 2))) (_ bv1 1) (_ bv0 1))))) (= (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1))) (ite (distinct (concat RTL.instr_rdinstrh (concat RTL.instr_rdinstr (concat RTL.instr_rdcycleh RTL.instr_rdcycle))) (_ bv0 4)) (_ bv1 1) (_ bv0 1))))) (or (or (or (or (or (or (or (not (= (_ bv1 1) RTL.decoder_trigger)) (= (_ bv1 1) RTL.instr_rdcycle)) (= (_ bv1 1) RTL.instr_rdcycleh)) (= (_ bv1 1) RTL.instr_rdinstr)) (= (_ bv1 1) RTL.instr_rdinstrh)) (= (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1))) (ite (distinct (concat RTL.instr_rdinstrh (concat RTL.instr_rdinstr (concat RTL.instr_rdcycleh RTL.instr_rdcycle))) (_ bv0 4)) (_ bv1 1) (_ bv0 1)))) (= (_ bv1 1) RTL.latched_stalu)) (= RTL.latched_stalu RTL.mem_valid))) (or (or (or (or (or (or (or (or (or (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7)))) (= (_ bv1 1) RTL.mem_do_wdata)) (not (= (_ bv1 1) (bvor (bvor RTL.mem_do_rinst RTL.mem_do_rdata) RTL.mem_do_wdata)))) (not (= (_ bv1 1) RTL.instr_jalr))) (not (= (_ bv1 1) RTL.instr_srli))) (not (= (_ bv1 1) RTL.instr_bne))) (not (= (_ bv1 1) RTL.instr_ori))) (not (= RTL.instr_sll (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.instr_sll)) (not (= RTL.instr_srli RTL.is_sb_sh_sw)))) (or (or (or (or (not (= (_ bv1 1) RTL.decoder_trigger)) (= (_ bv1 1) RTL.instr_rdcycle)) (= (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1))) RTL.instr_rdcycle)) (not (= (_ bv1 1) RTL.latched_store))) (not (= RTL.mem_valid (ite (distinct (concat (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1)))) (_ bv0 2)) (_ bv1 1) RTL.latched_store))))) (or (or (or (or (not (= (_ bv1 1) RTL.instr_jalr)) (= (_ bv1 1) RTL.instr_sll)) (= RTL.instr_sll (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (not (= (_ bv1 1) RTL.is_sb_sh_sw))) (not (= (ite (= (bvor RTL.mem_do_rinst RTL.mem_do_rdata) (_ bv1 1)) (_ bv0 2) (_ bv3 2)) (concat (bvand RTL.is_slli_srli_srai (ite (distinct (_ bv0 32) (_ bv0 32)) (_ bv1 1) (_ bv0 1))) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))) (or (not (= (_ bv1 1) (bvand RTL.decoder_trigger (bvnot RTL.decoder_pseudo_trigger)))) (not (= (_ bv2 4) (concat RTL.instr_retirq (concat RTL.instr_maskirq (concat RTL.instr_waitirq RTL.instr_timer))))))) (or (or (= (_ bv1 1) RTL.instr_sll) (not (= (_ bv1 1) (bvor (bvand (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.decoder_trigger) RTL.trap)))) (= RTL.instr_sll (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (not (= (_ bv1 1) (bvor (bvand (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.decoder_trigger) RTL.trap))))) (or (or (or (or (or (or (not (= (_ bv1 1) RTL.mem_do_rinst)) (= (_ bv1 1) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1))))) (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv2 2)))) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2)))))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvcomp RTL.mem_state (_ bv3 2))))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_wdata))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_rdata))) (or (or (or (not (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) RTL.instr_lw))) (not (= (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1))) RTL.instr_lw))) (not (= (_ bv1 1) RTL.decoder_trigger)))) (or (or (or (or (or (or (or (not (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) RTL.instr_lw))) (not (= (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1))) RTL.instr_lw))) (= (_ bv1 1) RTL.instr_jalr)) (= (_ bv1 1) RTL.instr_retirq)) (= (_ bv1 1) RTL.instr_sll)) (= RTL.instr_sll (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (= (_ bv1 1) (ite (= RTL.decoder_trigger (_ bv1 1)) (ite (= RTL.instr_jal (_ bv1 1)) RTL.mem_do_prefetch (bvand (bvnot RTL.instr_jalr) (bvnot RTL.instr_retirq))) RTL.mem_do_prefetch)))) (or (or (or (or (not (= (_ bv1 1) RTL.mem_valid)) (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv3 2)))) (not (= (_ bv1 1) (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (= (_ bv1 1) RTL.is_lui_auipc_jal)) (= (bvand (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.decoder_trigger) (ite (distinct (concat RTL.instr_auipc RTL.instr_lui) (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (or (or (or (or (or (not (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (not (= (_ bv1 1) RTL.decoder_trigger))) (not (= (_ bv1 1) RTL.instr_bge))) (not (= (distinct (concat RTL.instr_sltu (concat RTL.instr_sltiu RTL.instr_bltu)) (_ bv0 3)) (= RTL.instr_bge (_ bv0 1))))) (not (= RTL.mem_state (concat RTL.instr_sltiu RTL.instr_slti))))) (or (or (or (or (or (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (= (bvand (bvcomp RTL.mem_state (_ bv3 2)) RTL.mem_do_rinst) RTL.mem_do_rdata)) (= (_ bv1 1) (bvor RTL.mem_do_prefetch RTL.mem_do_rinst))) (not (= (_ bv1 1) (bvor RTL.instr_lh RTL.instr_lhu)))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.instr_jalr))) (= RTL.instr_sll (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (not (= (_ bv1 2) (concat RTL.instr_sltiu RTL.instr_slti))))) (or (or (or (or (or (or (or (not (= (_ bv1 1) (bvor RTL.mem_do_rinst RTL.mem_do_rdata))) (not (= (_ bv1 1) (bvor RTL.instr_lh RTL.instr_lhu)))) (not (= (_ bv1 1) RTL.decoder_pseudo_trigger))) (= (_ bv1 1) RTL.instr_sll)) (not (= (ite (distinct RTL.mem_wordsize (_ bv0 2)) (_ bv1 1) (_ bv0 1)) (ite (= RTL.decoder_trigger (_ bv1 1)) (ite (= RTL.instr_jal (_ bv1 1)) (_ bv1 1) (_ bv0 1)) (_ bv0 1))))) (= (_ bv1 1) (bvand RTL.is_lb_lh_lw_lbu_lhu (ite (not (not (distinct (concat RTL.instr_lui (concat RTL.instr_auipc (concat RTL.instr_jal (concat RTL.instr_jalr (concat RTL.instr_beq (concat RTL.instr_bne (concat RTL.instr_blt (concat RTL.instr_bge (concat RTL.instr_bltu (concat RTL.instr_bgeu (concat RTL.instr_lb (concat RTL.instr_lh (concat RTL.instr_lw (concat RTL.instr_lbu (concat RTL.instr_lhu (concat RTL.instr_sb (concat RTL.instr_sh (concat RTL.instr_sw (concat RTL.instr_addi (concat RTL.instr_slti (concat RTL.instr_sltiu (concat RTL.instr_xori (concat RTL.instr_ori (concat RTL.instr_andi (concat RTL.instr_slli (concat RTL.instr_srli (concat RTL.instr_srai (concat RTL.instr_add (concat RTL.instr_sub (concat RTL.instr_sll (concat RTL.instr_slt (concat RTL.instr_sltu (concat RTL.instr_xor (concat RTL.instr_srl (concat RTL.instr_sra (concat RTL.instr_or (concat RTL.instr_and (concat RTL.instr_rdcycle (concat RTL.instr_rdcycleh (concat RTL.instr_rdinstr (concat RTL.instr_rdinstrh (concat RTL.instr_getq (concat RTL.instr_setq (concat RTL.instr_retirq (concat RTL.instr_maskirq (concat RTL.instr_waitirq RTL.instr_timer)))))))))))))))))))))))))))))))))))))))))))))) (_ bv0 47)))) (_ bv1 1) (_ bv0 1))))) (= (bvor RTL.mem_do_rinst RTL.mem_do_rdata) RTL.instr_jal)) (= RTL.instr_retirq RTL.instr_sll))) (or (or (or (or (or (or (= (bvand (bvcomp RTL.mem_state (_ bv3 2)) RTL.mem_do_rinst) RTL.mem_do_rdata) (= (_ bv1 1) (bvor RTL.mem_do_prefetch RTL.mem_do_rinst))) (not (= (_ bv1 1) RTL.instr_bne))) (not (= (_ bv1 1) RTL.instr_andi))) (= RTL.instr_sll (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (not (= (distinct (concat RTL.instr_sub (concat RTL.instr_add (concat RTL.instr_addi (concat RTL.instr_jalr (concat RTL.instr_jal (concat RTL.instr_auipc RTL.instr_lui)))))) (_ bv0 7)) (= RTL.instr_bne (_ bv0 1))))) (= RTL.instr_sll RTL.instr_andi))) (or (or (or (or (or (or (or (or (or (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7)))) (not (= (_ bv1 1) RTL.mem_valid))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (= (_ bv1 1) RTL.instr_lb)) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1))))) (not (= (_ bv1 1) RTL.instr_bne))) (= (_ bv1 1) RTL.instr_srai)) (not (= RTL.instr_retirq RTL.instr_srai))) (not (= RTL.instr_lb (ite (= RTL.decoder_trigger (_ bv1 1)) (ite (= RTL.instr_jal (_ bv1 1)) RTL.mem_do_prefetch (bvand (bvnot RTL.instr_jalr) (bvnot RTL.instr_retirq))) RTL.mem_do_prefetch)))) (not (= (distinct (concat RTL.instr_sub (concat RTL.instr_add (concat RTL.instr_addi (concat RTL.instr_jalr (concat RTL.instr_jal (concat RTL.instr_auipc RTL.instr_lui)))))) (_ bv0 7)) (= RTL.instr_bne (_ bv0 1)))))) (or (or (not (= (_ bv1 1) (bvor (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_do_rdata))) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (not (= (_ bv1 1) (bvand RTL.decoder_trigger (bvnot RTL.decoder_pseudo_trigger)))))) (or (or (or (or (or (or (or (or (not (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (not (= (_ bv1 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state)))) (= (_ bv1 1) RTL.instr_or)) (= (_ bv1 1) RTL.instr_ori)) (not (= (_ bv1 1) (bvand (bvnot RTL.instr_jalr) (bvnot RTL.instr_retirq))))) (not (= RTL.instr_and (ite (= RTL.decoder_trigger (_ bv1 1)) (ite (= RTL.instr_jal (_ bv1 1)) RTL.mem_do_prefetch (bvand (bvnot RTL.instr_jalr) (bvnot RTL.instr_retirq))) RTL.mem_do_prefetch)))) (not (= RTL.instr_add (bvor RTL.instr_andi RTL.instr_and)))) (not (= RTL.instr_add (bvor RTL.instr_ori RTL.instr_or))))) (or (or (or (or (= (_ bv1 1) RTL.mem_do_prefetch) (not (= (_ bv1 1) (bvor (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_do_rdata)))) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (not (= (_ bv3 4) (concat RTL.instr_retirq (concat RTL.instr_maskirq (concat RTL.instr_waitirq RTL.instr_timer)))))) (not (= (_ bv32 6) (concat RTL.instr_add (concat RTL.instr_addi (concat RTL.instr_jalr (concat RTL.instr_jal (concat RTL.instr_auipc RTL.instr_lui))))))))) (or (or (or (or (or (or (= (_ bv1 1) RTL.mem_do_wdata) (not (= (_ bv1 1) (bvor (bvor RTL.mem_do_rinst RTL.mem_do_rdata) RTL.mem_do_wdata)))) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (not (= (_ bv1 1) RTL.instr_jalr))) (= RTL.instr_jalr RTL.instr_xor)) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (= RTL.instr_xor RTL.is_sb_sh_sw))) (or (or (or (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7)))) (= (_ bv1 1) RTL.is_lui_auipc_jal)) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.instr_waitirq)) (= (bvand (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.decoder_trigger) (ite (distinct (concat RTL.instr_auipc RTL.instr_lui) (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (or (or (or (or (or (or (or (or (not (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (= (_ bv1 1) RTL.instr_rdcycle)) (= (_ bv1 1) RTL.instr_rdcycleh)) (= (_ bv1 1) RTL.instr_rdinstr)) (= (_ bv1 1) RTL.instr_rdinstrh)) (not (= (_ bv1 1) (bvand (bvnot RTL.instr_jalr) (bvnot RTL.instr_retirq))))) (= (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1))) (ite (distinct (concat RTL.instr_rdinstrh (concat RTL.instr_rdinstr (concat RTL.instr_rdcycleh RTL.instr_rdcycle))) (_ bv0 4)) (_ bv1 1) (_ bv0 1)))) (= (_ bv1 1) (ite (= RTL.decoder_trigger (_ bv1 1)) (ite (= RTL.instr_jal (_ bv1 1)) RTL.mem_do_prefetch (bvand (bvnot RTL.instr_jalr) (bvnot RTL.instr_retirq))) RTL.mem_do_prefetch)))) (or (or (or (= (_ bv1 1) RTL.mem_do_prefetch) (not (= (_ bv1 1) (bvor RTL.mem_do_rinst RTL.mem_do_rdata)))) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (not (= (_ bv1 1) (bvand (bvnot RTL.instr_jalr) (bvnot RTL.instr_retirq)))))) (or (or (or (or (or (or (or (or (or (or (not (= (_ bv1 1) RTL.mem_do_rdata)) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (= (_ bv1 1) RTL.is_lui_auipc_jal)) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.instr_waitirq))) (not (= RTL.instr_retirq RTL.instr_srai))) (not (= RTL.is_lui_auipc_jal RTL.instr_rdcycleh))) (not (= RTL.instr_rdcycleh RTL.instr_slli))) (not (= RTL.instr_slli (bvor RTL.instr_sra RTL.instr_srai)))) (= (_ bv1 1) (ite (= RTL.instr_jal (_ bv1 1)) RTL.mem_do_prefetch (bvand (bvnot RTL.instr_jalr) (bvnot RTL.instr_retirq))))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))) (= RTL.instr_waitirq RTL.is_sb_sh_sw))) (or (or (or (or (not (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) RTL.decoder_trigger))) (= (_ bv1 1) RTL.latched_store)) (not (= RTL.latched_branch (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1)))))) (= RTL.latched_branch RTL.latched_store))) (or (or (or (or (or (or (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7)))) (not (= (_ bv1 1) RTL.mem_do_rdata))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (= (_ bv1 1) RTL.instr_lhu)) (not (= (_ bv1 1) (bvor RTL.instr_lh RTL.instr_lhu)))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvnot RTL.instr_retirq)))) (not (= RTL.instr_lhu (bvand RTL.is_lb_lh_lw_lbu_lhu (ite (not (not (distinct (concat RTL.instr_lui (concat RTL.instr_auipc (concat RTL.instr_jal (concat RTL.instr_jalr (concat RTL.instr_beq (concat RTL.instr_bne (concat RTL.instr_blt (concat RTL.instr_bge (concat RTL.instr_bltu (concat RTL.instr_bgeu (concat RTL.instr_lb (concat RTL.instr_lh (concat RTL.instr_lw (concat RTL.instr_lbu (concat RTL.instr_lhu (concat RTL.instr_sb (concat RTL.instr_sh (concat RTL.instr_sw (concat RTL.instr_addi (concat RTL.instr_slti (concat RTL.instr_sltiu (concat RTL.instr_xori (concat RTL.instr_ori (concat RTL.instr_andi (concat RTL.instr_slli (concat RTL.instr_srli (concat RTL.instr_srai (concat RTL.instr_add (concat RTL.instr_sub (concat RTL.instr_sll (concat RTL.instr_slt (concat RTL.instr_sltu (concat RTL.instr_xor (concat RTL.instr_srl (concat RTL.instr_sra (concat RTL.instr_or (concat RTL.instr_and (concat RTL.instr_rdcycle (concat RTL.instr_rdcycleh (concat RTL.instr_rdinstr (concat RTL.instr_rdinstrh (concat RTL.instr_getq (concat RTL.instr_setq (concat RTL.instr_retirq (concat RTL.instr_maskirq (concat RTL.instr_waitirq RTL.instr_timer)))))))))))))))))))))))))))))))))))))))))))))) (_ bv0 47)))) (_ bv1 1) (_ bv0 1))))))) (or (or (not (= (_ bv1 1) RTL.mem_do_rdata)) (not (= (_ bv1 1) RTL.decoder_pseudo_trigger))) (= (_ bv1 1) RTL.latched_store))) (or (or (or (or (not (= (_ bv1 1) RTL.mem_do_rdata)) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (not (= (_ bv1 1) RTL.instr_sub))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvnot RTL.instr_retirq)))) (= RTL.instr_sh (bvor RTL.instr_xori RTL.instr_xor)))) (or (or (or (or (or (not (= (_ bv1 1) (bvor RTL.mem_do_rinst RTL.mem_do_rdata))) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (not (= (_ bv1 1) RTL.instr_retirq))) (not (= (bvnot RTL.instr_retirq) (bvor RTL.instr_lh RTL.instr_lhu)))) (= RTL.instr_slti RTL.instr_lh)) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))) (or (or (or (or (not (= (_ bv1 1) (bvor RTL.mem_do_rinst RTL.mem_do_rdata))) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.instr_jalr))) (not (= (_ bv3 2) (concat RTL.instr_sltiu RTL.instr_slti)))) (= (_ bv1 1) (bvand (bvnot RTL.instr_jalr) (bvnot RTL.instr_retirq))))) (or (or (or (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (not (= (_ bv1 1) RTL.instr_slti))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.instr_jalr))) (= (_ bv1 1) (bvand (bvnot RTL.instr_jalr) (bvnot RTL.instr_retirq)))) (not (= (ite (= (bvor RTL.mem_do_rinst RTL.mem_do_rdata) (_ bv1 1)) (_ bv0 2) (_ bv3 2)) (concat (bvand RTL.is_slli_srli_srai (ite (distinct (_ bv0 32) (_ bv0 32)) (_ bv1 1) (_ bv0 1))) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))) (or (or (not (= (_ bv1 1) RTL.instr_retirq)) (= (_ bv1 1) RTL.is_lui_auipc_jal)) (not (= (_ bv1 1) RTL.instr_jal)))) (or (or (or (or (or (or (not (= (_ bv1 1) RTL.mem_do_rdata)) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.instr_sb))) (not (= (_ bv1 1) RTL.instr_retirq))) (= (_ bv1 1) RTL.instr_sll)) (= RTL.instr_sll (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (= RTL.instr_sub (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5))))) (= RTL.instr_xor RTL.is_sb_sh_sw))) (or (or (or (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7)))) (not (= (_ bv1 1) RTL.instr_retirq))) (= (_ bv1 1) RTL.is_lui_auipc_jal)) (= (bvand (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.decoder_trigger) (ite (distinct (concat RTL.instr_auipc RTL.instr_lui) (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (or (or (or (or (not (= (_ bv1 1) RTL.mem_do_rdata)) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (not (= (_ bv1 1) RTL.instr_addi))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvnot RTL.instr_retirq)))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi)))) (or (or (or (or (not (= (_ bv1 1) RTL.mem_do_rdata)) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (not (= (_ bv1 1) RTL.instr_lb))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvnot RTL.instr_retirq)))) (= RTL.instr_lhu RTL.is_slli_srli_srai))) (or (or (or (or (or (not (= (_ bv1 1) RTL.mem_do_rdata)) (not (= (_ bv1 1) RTL.instr_retirq))) (not (= (_ bv1 1) RTL.instr_andi))) (= RTL.instr_sll (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.instr_getq)) (= RTL.instr_sll RTL.instr_andi))) (or (or (or (or (or (not (= (_ bv1 1) RTL.mem_do_rdata)) (not (= (_ bv1 1) RTL.instr_retirq))) (not (= (_ bv1 1) RTL.instr_srai))) (not (= (_ bv1 1) RTL.instr_andi))) (= RTL.instr_sll (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (= RTL.instr_sll RTL.instr_andi))) (or (or (or (or (not (= (_ bv1 1) (bvor RTL.mem_do_rinst RTL.mem_do_rdata))) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (not (= (_ bv1 1) RTL.instr_retirq))) (not (= (_ bv1 1) RTL.instr_slt))) (not (= (_ bv1 1) RTL.instr_sltiu)))) (or (or (or (or (not (= (_ bv1 1) RTL.mem_do_rdata)) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (not (= (_ bv1 1) RTL.instr_or))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvnot RTL.instr_retirq)))) (not (= RTL.instr_add (bvor RTL.instr_ori RTL.instr_or))))) (or (or (= (_ bv1 1) RTL.decoder_pseudo_trigger) (not (= (_ bv1 1) RTL.decoder_trigger))) (not (= (_ bv1 1) RTL.instr_waitirq)))) (or (or (or (or (or (or (not (= (_ bv1 1) RTL.mem_do_rdata)) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (= (_ bv1 1) RTL.instr_xor)) (not (= RTL.instr_slti RTL.instr_sw))) (not (= (_ bv4 3) (concat RTL.instr_slt (concat RTL.instr_sltiu RTL.instr_slti))))) (= (_ bv1 1) (bvand (bvnot RTL.instr_jalr) (bvnot RTL.instr_retirq)))) (= RTL.instr_xor RTL.is_sb_sh_sw))) (or (or (or (or (not (= (_ bv1 1) (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= (_ bv1 1) RTL.decoder_trigger))) (not (= RTL.decoder_trigger RTL.mem_valid))) (= (_ bv1 1) RTL.latched_branch)) (not (= RTL.latched_branch (bvcomp RTL.mem_state (_ bv3 2)))))) (or (not (= (_ bv1 1) (bvand RTL.decoder_trigger (bvnot RTL.decoder_pseudo_trigger)))) (not (= (_ bv1 1) RTL.instr_retirq)))) (or (or (not (= (_ bv1 1) RTL.mem_do_rdata)) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (not (= (_ bv1 1) RTL.instr_retirq)))) (or (or (or (or (or (not (= (_ bv1 1) RTL.mem_do_rinst)) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2)))))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvcomp RTL.mem_state (_ bv3 2))))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_rdata)) (= RTL.mem_do_rinst RTL.mem_do_prefetch)) (not (= (bvand (bvcomp RTL.mem_state (_ bv3 2)) RTL.mem_do_rinst) (ite (distinct RTL.mem_wordsize (_ bv0 2)) (_ bv1 1) (_ bv0 1)))))) (or (or (or (or (or (= (_ bv1 1) RTL.mem_do_wdata) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (not (= (_ bv1 1) (bvor RTL.mem_do_rdata RTL.mem_do_wdata)))) (not (= (_ bv1 1) RTL.instr_jalr))) (not (= (_ bv1 1) RTL.instr_waitirq))) (not (= (_ bv1 1) RTL.is_sb_sh_sw)))) (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (not (= (_ bv12 4) (concat RTL.instr_jalr (concat RTL.instr_jal (concat RTL.instr_auipc RTL.instr_lui))))))) (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (not (= (_ bv15 4) (concat RTL.instr_jalr (concat RTL.instr_jal (concat RTL.instr_auipc RTL.instr_lui))))))) (or (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (not (= (_ bv1 1) RTL.instr_jalr))) (not (= (_ bv1 1) RTL.instr_jal)))) (or (not (= (_ bv1 1) RTL.mem_do_rinst)) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))))) (or (or (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (not (= (_ bv1 1) RTL.instr_jalr))) (not (= (_ bv1 1) RTL.is_sb_sh_sw))) (not (= (ite (= (bvor RTL.mem_do_rinst RTL.mem_do_rdata) (_ bv1 1)) (_ bv0 2) (_ bv3 2)) (concat (bvand RTL.is_slli_srli_srai (ite (distinct (_ bv0 32) (_ bv0 32)) (_ bv1 1) (_ bv0 1))) RTL.is_jalr_addi_slti_sltiu_xori_ori_andi))))) (or (or (or (= (_ bv1 1) RTL.mem_do_prefetch) (= (_ bv1 1) RTL.mem_do_wdata)) (not (= (_ bv1 1) (bvor RTL.mem_do_rdata RTL.mem_do_wdata)))) (not (= (_ bv1 2) (concat (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2)))))))) (or (or (or (not (= (_ bv1 1) (bvor (bvor RTL.mem_do_rinst RTL.mem_do_rdata) RTL.mem_do_wdata))) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1)))))) (= (_ bv1 1) RTL.mem_do_rdata)) (= (_ bv1 1) (bvor RTL.mem_do_prefetch RTL.mem_do_rinst)))) (or (or (or (or (or (or (or (or (not (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) RTL.mem_do_wdata))) (not (= (_ bv1 1) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1)))))) (= (_ bv1 1) RTL.instr_beq)) (= (_ bv1 1) RTL.instr_maskirq)) (= RTL.instr_add (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (not (= RTL.instr_add (bvor RTL.instr_ori RTL.instr_or)))) (= RTL.instr_beq RTL.instr_lw)) (not (= RTL.instr_maskirq (bvor RTL.instr_ori RTL.instr_or))))) (or (or (or (or (or (or (not (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) RTL.mem_do_wdata))) (not (= (_ bv1 1) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1)))))) (not (= (_ bv1 1) RTL.instr_beq))) (not (= RTL.instr_beq RTL.instr_sub))) (= (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))) RTL.instr_lw)) (not (= RTL.instr_sub (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))))) (or (or (or (or (or (not (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) RTL.mem_do_wdata))) (not (= (_ bv1 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state)))) (not (= (_ bv1 1) RTL.instr_beq))) (= (bvand (bvcomp RTL.mem_state (_ bv3 2)) RTL.mem_do_rinst) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (not (= RTL.instr_beq RTL.instr_lw)))) (or (or (or (or (or (or (or (or (not (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) RTL.mem_do_wdata))) (= (_ bv1 1) RTL.trap)) (not (= (_ bv1 1) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1)))))) (= (concat (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1)))) (concat RTL.instr_lbu RTL.instr_lw))) (= (_ bv1 1) RTL.instr_srli)) (not (= RTL.instr_srli (bvor RTL.instr_lb RTL.instr_lbu)))) (not (= RTL.instr_sub (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (= RTL.instr_sub (bvor (bvand (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.decoder_trigger) RTL.trap)))) (or (or (or (or (or (or (or (not (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) RTL.mem_do_wdata))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))) RTL.instr_lbu))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))) RTL.instr_lhu))) (= (_ bv1 1) RTL.instr_srl)) (= (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1))) RTL.instr_srl)) (= (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))) (ite (distinct (concat RTL.instr_lhu (concat RTL.instr_lbu RTL.instr_lw)) (_ bv0 3)) (_ bv1 1) (_ bv0 1)))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))) (bvnot RTL.decoder_trigger))))) (or (or (or (or (or (or (not (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) RTL.mem_do_wdata))) (not (= (_ bv1 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state)))) (not (= (_ bv1 1) RTL.instr_timer))) (= (_ bv1 1) RTL.instr_beq)) (not (= RTL.instr_timer (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (= RTL.instr_beq RTL.instr_lw))) (or (or (or (or (not (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) RTL.mem_do_wdata))) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (not (= (_ bv1 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state)))) (= (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1))) RTL.instr_rdcycle))) (or (or (or (not (= (_ bv1 1) RTL.mem_do_wdata)) (= (_ bv1 1) RTL.instr_rdinstr)) (= RTL.instr_rdinstr (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (not (= (_ bv3 2) (concat RTL.is_lb_lh_lw_lbu_lhu RTL.instr_jalr))))) (or (or (or (or (or (not (= (_ bv1 1) RTL.decoder_pseudo_trigger)) (not (= (_ bv1 1) RTL.instr_jalr))) (not (= (_ bv1 1) RTL.instr_bne))) (not (= (bvor RTL.mem_do_rinst RTL.mem_do_rdata) RTL.instr_bne))) (= (_ bv1 1) RTL.latched_stalu)) (= RTL.latched_stalu RTL.is_sb_sh_sw))) (or (or (or (or (or (or (not (= (_ bv1 1) RTL.decoder_pseudo_trigger)) (not (= (_ bv1 1) RTL.instr_jalr))) (not (= (_ bv1 1) RTL.instr_bne))) (not (= (_ bv1 1) RTL.instr_ori))) (not (= (bvor RTL.mem_do_rinst RTL.mem_do_rdata) RTL.instr_bne))) (not (= RTL.latched_stalu RTL.is_sb_sh_sw))) (not (= RTL.latched_stalu (bvor RTL.instr_ori RTL.instr_or))))) (or (or (or (or (not (= (_ bv1 1) RTL.decoder_pseudo_trigger)) (not (= (_ bv1 1) RTL.instr_jalr))) (= (bvand RTL.decoder_trigger (bvnot RTL.decoder_pseudo_trigger)) RTL.mem_do_rdata)) (not (= (_ bv1 1) RTL.latched_branch))) (not (= RTL.latched_branch RTL.is_sb_sh_sw)))) (or (or (or (or (not (= (_ bv1 1) (bvor RTL.mem_do_rinst RTL.mem_do_rdata))) (not (= (_ bv1 1) RTL.decoder_pseudo_trigger))) (not (= (_ bv1 1) RTL.instr_jalr))) (= (_ bv1 1) RTL.latched_branch)) (= RTL.latched_branch RTL.is_sb_sh_sw))) (or (or (or (not (= (_ bv1 1) (bvor RTL.mem_do_rinst RTL.mem_do_rdata))) (not (= (_ bv1 1) RTL.decoder_pseudo_trigger))) (= (_ bv1 1) RTL.instr_sll)) (= RTL.instr_retirq RTL.instr_sll))) (or (or (not (= (_ bv1 1) RTL.mem_do_rdata)) (not (= (_ bv1 1) RTL.decoder_pseudo_trigger))) (not (= (_ bv1 1) RTL.instr_retirq)))) (or (or (or (not (= (_ bv1 1) RTL.mem_do_rdata)) (not (= (_ bv1 1) RTL.instr_retirq))) (= (_ bv1 1) RTL.is_lui_auipc_jal)) (= (bvand (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.decoder_trigger) (ite (distinct (concat RTL.instr_auipc RTL.instr_lui) (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (or (or (not (= (_ bv1 1) RTL.mem_do_wdata)) (not (= (_ bv1 1) RTL.decoder_trigger))) (not (= (_ bv3 2) (concat RTL.is_lb_lh_lw_lbu_lhu RTL.instr_jalr))))) (or (or (or (or (or (or (or (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv2 2))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_prefetch))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvor RTL.mem_do_prefetch RTL.mem_do_rinst))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_rdata))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))) (= (_ bv0 2) (ite (= (bvcomp RTL.mem_state (_ bv3 2)) (_ bv1 1)) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state) RTL.mem_state))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_wdata)) (= RTL.mem_do_prefetch RTL.mem_valid))) (or (or (or (or (or (or (or (= (_ bv1 1) RTL.mem_do_prefetch) (not (= (_ bv1 1) RTL.mem_valid))) (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv3 2)))) (not (= (_ bv1 1) RTL.mem_do_wdata))) (not (= (_ bv1 1) (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv2 2)))) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1)))))) (not (= (ite (distinct RTL.mem_wordsize (_ bv0 2)) (_ bv1 1) (_ bv0 1)) (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5))))))) (or (or (or (or (or (or (or (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv3 2))) (not (= (_ bv1 1) RTL.mem_do_rdata))) (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvcomp RTL.mem_state (_ bv3 2))))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (ite (distinct RTL.mem_wordsize (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_valid)) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1))))) (= RTL.mem_do_wdata (bvcomp RTL.mem_wordsize (_ bv2 2))))) (or (or (not (= (_ bv1 1) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1))))) (= RTL.mem_valid RTL.instr_jal)) (= RTL.cpu_state (ite (= RTL.decoder_trigger (_ bv1 1)) (ite (= RTL.instr_jal (_ bv1 1)) RTL.cpu_state (_ bv32 8)) RTL.cpu_state)))) (or (or (or (or (or (or (= RTL.mem_do_rinst RTL.mem_valid) (not (= RTL.mem_do_rinst (bvand (bvcomp RTL.mem_state (_ bv3 2)) RTL.mem_do_rinst)))) (not (= RTL.mem_do_wdata (ite (not (distinct RTL.mem_wordsize (_ bv0 2))) (_ bv1 1) (_ bv0 1))))) (not (= (bvor RTL.mem_do_rinst RTL.mem_do_rdata) (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (= (bvor (bvor RTL.mem_do_rinst RTL.mem_do_rdata) RTL.mem_do_wdata) (ite (distinct RTL.mem_wordsize (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1))) (ite (distinct (concat (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2)))) (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= RTL.trap (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (not (= (_ bv1 1) RTL.do_waitirq))) (or (or (or (or (or (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))))) (not (= RTL.mem_do_rinst (bvand (bvcomp RTL.mem_state (_ bv3 2)) RTL.mem_do_rinst)))) (not (= RTL.mem_do_wdata (ite (not (distinct RTL.mem_wordsize (_ bv0 2))) (_ bv1 1) (_ bv0 1))))) (not (= (bvor RTL.mem_do_rinst RTL.mem_do_rdata) (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (= (bvor (bvor RTL.mem_do_rinst RTL.mem_do_rdata) RTL.mem_do_wdata) (ite (distinct RTL.mem_wordsize (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1))) (ite (distinct (concat (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2)))) (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= RTL.mem_valid (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4)))))) (or (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))))) (not (= RTL.latched_branch (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7)))))) (not (= RTL.latched_branch RTL.trap)))) (or (or (or (or (or (not (= (_ bv1 1) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1))))) (= (_ bv1 1) RTL.latched_branch)) (= RTL.latched_branch RTL.mem_valid)) (= RTL.latched_branch RTL.mem_do_rdata)) (not (= (bvnot RTL.latched_branch) (ite (distinct (concat (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1)))) (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (= RTL.latched_branch RTL.mem_do_wdata))) (or (or (or (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))))) (= (_ bv1 1) RTL.latched_store)) (not (= RTL.latched_branch (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7)))))) (not (= RTL.latched_branch RTL.mem_do_rdata))) (= RTL.latched_branch RTL.mem_do_rinst))) (or (or (or (or (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7)))) (not (= (_ bv1 1) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1)))))) (= (bvand (bvcomp RTL.mem_state (_ bv3 2)) RTL.mem_do_rinst) RTL.mem_do_rdata)) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_valid)) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_wdata))) (or (or (or (or (or (or (not (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) RTL.mem_do_rdata))) (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv2 2)))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_wdata))) (not (= (bvand (bvcomp RTL.mem_state (_ bv3 2)) RTL.mem_do_rinst) RTL.trap))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvcomp RTL.mem_state (_ bv3 2)))) (= RTL.mem_state (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state)))) (or (or (or (or (or (or (or (not (= (_ bv1 1) RTL.mem_do_wdata)) (= (_ bv1 1) RTL.trap)) (= RTL.mem_do_rdata RTL.trap)) (= (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1))) (bvcomp RTL.mem_state (_ bv2 2)))) (= (_ bv1 1) RTL.latched_branch)) (not (= (_ bv1 1) RTL.latched_store))) (not (= RTL.latched_branch (bvcomp RTL.mem_state (_ bv2 2))))) (not (= RTL.mem_valid (ite (distinct (concat (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1)))) (_ bv0 2)) (_ bv1 1) RTL.latched_store))))) (or (or (or (or (or (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))))) (not (= RTL.mem_valid (ite (distinct RTL.mem_wordsize (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (not (= (bvcomp RTL.mem_state (_ bv3 2)) (bvcomp RTL.mem_state (_ bv2 2))))) (= RTL.mem_do_rdata (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))))) (not (= (distinct RTL.mem_state (_ bv0 2)) (distinct RTL.mem_wordsize (_ bv0 2))))) (not (= (distinct RTL.mem_state (_ bv0 2)) (= RTL.trap (_ bv0 1))))) (= RTL.mem_do_wdata (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5)))))) (or (or (or (or (or (or (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv3 2))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvcomp RTL.mem_state (_ bv3 2))))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_rdata)) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (ite (distinct RTL.mem_wordsize (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_valid)) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1))))) (= RTL.mem_do_wdata (bvcomp RTL.mem_wordsize (_ bv2 2))))) (or (or (or (or (or (or (or (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv2 2))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_prefetch))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvor RTL.mem_do_prefetch RTL.mem_do_rinst))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))) (= (_ bv0 2) (ite (= (bvcomp RTL.mem_state (_ bv3 2)) (_ bv1 1)) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state) RTL.mem_state))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_wdata)) (= RTL.mem_do_prefetch RTL.mem_valid)) (not (= (_ bv1 2) (concat RTL.instr_lbu RTL.instr_lw))))) (or (or (or (or (not (= (_ bv1 1) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1))))) (= (_ bv1 1) RTL.latched_branch)) (= RTL.latched_branch RTL.mem_valid)) (= RTL.latched_branch RTL.mem_do_rdata)) (= RTL.latched_branch RTL.mem_do_wdata))) (not (and (and (and (and (and (and (= RTL.cpu_state (_ bv128 8)) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv0 2))) (= RTL.rvfi_halt (_ bv0 1))))))
(define-fun assumption.552 ((RTL.do_waitirq (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.decoder_pseudo_trigger (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and true (or (or (or (not (= (_ bv1 1) RTL.instr_jalr)) (not (= (_ bv2 2) (concat (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2))))))) (not (= RTL.mem_do_rinst RTL.instr_jal))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_rinst))) (or (or (or (or (or (= (_ bv1 1) RTL.instr_srl) (= (_ bv1 1) RTL.is_lui_auipc_jal)) (not (= RTL.instr_srli RTL.instr_jal))) (not (= (_ bv3 2) (concat RTL.is_lb_lh_lw_lbu_lhu RTL.instr_jalr)))) (not (= (_ bv0 4) (concat RTL.instr_sltu (concat RTL.instr_slt (concat RTL.instr_sltiu RTL.instr_slti)))))) (= RTL.instr_slt (bvor RTL.instr_srl RTL.instr_srli)))) (or (= (_ bv1 1) RTL.trap) (= RTL.trap (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5)))))) (or (or (or (or (= (_ bv1 1) RTL.instr_slt) (not (= (_ bv1 1) RTL.instr_lbu))) (not (= (_ bv1 1) RTL.instr_jal))) (= RTL.instr_jalr RTL.instr_slt)) (= RTL.instr_lbu RTL.is_lui_auipc_jal))) (or (or (or (not (= (_ bv1 1) RTL.mem_do_rdata)) (not (= (_ bv1 1) (bvand (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.decoder_trigger)))) (not (= (bvor (bvor RTL.mem_do_rinst RTL.mem_do_rdata) RTL.mem_do_wdata) (bvcomp RTL.mem_state (_ bv2 2))))) (= RTL.mem_valid (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4)))))) (or (or (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))))) (not (= (_ bv1 1) RTL.decoder_trigger))) (not (= RTL.mem_do_rdata (bvand (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.decoder_trigger)))) (not (= RTL.mem_do_prefetch (bvor (bvor RTL.mem_do_rinst RTL.mem_do_rdata) RTL.mem_do_wdata))))) (or (or (not (= (_ bv1 1) RTL.instr_jalr)) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6)))))) (= RTL.instr_jal (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3)))))) (or (or (or (not (= (_ bv1 1) RTL.decoder_trigger)) (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv3 2)))) (= RTL.mem_valid (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))))) (not (= (ite (not (distinct RTL.mem_state (_ bv0 2))) (_ bv1 1) (_ bv0 1)) (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5))))))) (or (or (or (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))) (not (= (_ bv2 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state)))) (= RTL.mem_valid (bvor RTL.mem_do_rinst RTL.mem_do_rdata))) (= (_ bv1 1) RTL.mem_do_prefetch)) (= (_ bv1 1) RTL.mem_do_rdata))) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5)))))) (or (or (or (or (not (= RTL.mem_do_rdata RTL.instr_jalr)) (not (= RTL.instr_jalr RTL.instr_jal))) (= (_ bv1 1) RTL.mem_do_rinst)) (not (= (_ bv1 1) (bvor RTL.mem_do_rinst RTL.mem_do_rdata)))) (not (= (_ bv1 1) (ite (= (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))) (_ bv1 1)) (ite (not (distinct RTL.reg_sh (_ bv0 5))) RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_do_rinst))))) (or (or (or (or (or (or (or (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7)))) (not (= (_ bv1 1) RTL.mem_do_prefetch))) (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv3 2)))) (= (_ bv1 1) RTL.mem_do_wdata)) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.instr_jalr)) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.instr_jal)) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvor RTL.mem_do_rdata RTL.mem_do_wdata))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4)))))) (or (or (or (or (not (= (_ bv1 1) RTL.mem_do_rdata)) (= RTL.trap RTL.instr_jalr)) (= RTL.instr_jal (ite (= RTL.decoder_trigger (_ bv1 1)) (ite (= RTL.instr_jal (_ bv1 1)) (_ bv1 1) (_ bv0 1)) (_ bv0 1)))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_rinst)) (not (= (_ bv1 1) (ite (distinct RTL.reg_sh (_ bv0 5)) (_ bv1 1) (_ bv0 1)))))) (or (or (or (not (= RTL.mem_do_prefetch RTL.instr_jal)) (not (= RTL.mem_do_prefetch (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3)))))) (= RTL.instr_jalr (ite (distinct (concat (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2)))) (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= (_ bv2 2) (concat (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1)))))))) (or (or (or (or (or (not (= (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1)) (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 2) (_ bv32 6))) (bvnot RTL.instr_jalr)))) (not (= (_ bv1 1) (bvor RTL.mem_do_rinst RTL.mem_do_rdata)))) (not (= (_ bv2 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state)))) (not (= (ite (not (distinct RTL.mem_state (_ bv0 2))) (_ bv1 1) (_ bv0 1)) (bvcomp RTL.mem_wordsize ((_ zero_extend 1) (_ bv1 1)))))) (= (bvcomp RTL.mem_wordsize ((_ zero_extend 1) (_ bv1 1))) RTL.instr_jal))) (or (or (or (or (or (not (= (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1)) (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))))) (not (= (_ bv1 1) (bvor RTL.mem_do_rinst RTL.mem_do_rdata)))) (not (= (_ bv2 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state)))) (= (bvcomp RTL.mem_wordsize (_ bv2 2)) RTL.instr_jalr)) (= (bvcomp RTL.mem_wordsize (_ bv2 2)) RTL.instr_jal)) (not (= (bvcomp RTL.mem_wordsize (_ bv2 2)) (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))))))) (or (or (or (or (not (= (_ bv1 1) RTL.instr_jalr)) (not (= (_ bv1 1) RTL.instr_jal))) (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3)))))) (not (= (_ bv1 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state)))) (not (= (_ bv1 1) RTL.latched_branch)))) (or (or (or (or (or (or (= (_ bv1 1) RTL.trap) (not (= (_ bv1 1) RTL.instr_jalr))) (not (= (distinct RTL.mem_state (_ bv0 2)) (= RTL.instr_jal (_ bv0 1))))) (not (= (_ bv1 1) (bvor RTL.mem_do_rinst RTL.mem_do_rdata)))) (not (= (_ bv1 1) RTL.latched_branch))) (= RTL.latched_branch (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= RTL.trap (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3)))))) (or (or (or (or (not (= (_ bv1 1) RTL.decoder_trigger)) (not (= (_ bv1 1) RTL.mem_do_rdata))) (not (= (_ bv1 1) RTL.instr_jal))) (not (= (bvor RTL.mem_do_rinst RTL.mem_do_rdata) RTL.instr_jalr))) (= (_ bv1 1) RTL.decoder_pseudo_trigger))) (or (or (or (or (or (not (= (_ bv1 1) (bvor RTL.mem_do_rdata RTL.mem_do_wdata))) (= RTL.mem_do_rdata (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= RTL.instr_jalr (bvcomp RTL.cpu_state (_ bv128 8)))) (not (= (_ bv64 8) (ite (= RTL.instr_jal (_ bv1 1)) RTL.cpu_state (_ bv32 8))))) (not (= RTL.mem_do_rinst RTL.mem_do_wdata))) (not (= (_ bv1 1) RTL.decoder_pseudo_trigger)))) (or (or (or (or (or (or (or (= (_ bv1 1) RTL.mem_do_wdata) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvor RTL.mem_do_rdata RTL.mem_do_wdata))) (= RTL.instr_bne RTL.instr_jal)) (not (= (_ bv2 2) (concat (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))))) (not (= (_ bv1 1) RTL.latched_branch))) (= RTL.latched_branch RTL.instr_bne)) (not (= (ite (distinct RTL.mem_wordsize (_ bv0 2)) (_ bv1 1) (_ bv0 1)) RTL.instr_jalr))) (not (= RTL.latched_branch (ite (distinct RTL.mem_wordsize (_ bv0 2)) (_ bv1 1) (_ bv0 1)))))) (or (or (or (or (or (or (= (_ bv1 1) RTL.mem_do_wdata) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvor RTL.mem_do_rdata RTL.mem_do_wdata))) (= RTL.instr_bne RTL.instr_jal)) (not (= (_ bv2 2) (concat (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))))) (not (= (_ bv1 1) RTL.latched_branch))) (not (= RTL.latched_branch RTL.instr_jalr))) (= RTL.latched_branch RTL.instr_bne))) (or (or (or (or (or (or (or (or (not (= (_ bv1 1) RTL.mem_do_rdata)) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (not (= (distinct RTL.mem_state (_ bv0 2)) (= RTL.instr_bne (_ bv0 1))))) (= RTL.instr_jalr (bvor (bvand (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.decoder_trigger) RTL.trap))) (not (= (_ bv2 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state)))) (not (= RTL.latched_branch RTL.mem_valid))) (not (= RTL.latched_branch RTL.instr_jal))) (not (= (bvnot RTL.latched_branch) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1)))))) (= RTL.latched_branch RTL.mem_do_wdata))) (or (not (= (_ bv1 1) (ite (= RTL.decoder_trigger (_ bv1 1)) (ite (= RTL.instr_jal (_ bv1 1)) (_ bv1 1) (_ bv0 1)) (_ bv0 1)))) (not (= (_ bv1 1) RTL.mem_do_rinst)))) (or (or (or (or (or (or (= (_ bv1 1) RTL.mem_do_wdata) (not (= (_ bv1 1) RTL.instr_jalr))) (not (= (_ bv1 1) RTL.instr_jal))) (not (= (_ bv1 1) (bvor RTL.mem_do_rinst RTL.mem_do_rdata)))) (not (= (_ bv2 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state)))) (not (= (_ bv1 1) (bvand RTL.latched_store (bvnot RTL.latched_branch))))) (= RTL.latched_branch (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7)))))) (or (or (or (or (or (not (= (_ bv1 1) RTL.instr_jalr)) (not (= (bvor RTL.mem_do_rinst RTL.mem_do_rdata) RTL.instr_jal))) (not (= (_ bv2 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state)))) (= (_ bv1 1) RTL.mem_do_prefetch)) (= (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))))) (= (_ bv2 2) (ite (= RTL.mem_do_wdata (_ bv1 1)) (_ bv2 2) (ite (= (bvor (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_do_rdata) (_ bv1 1)) (_ bv1 2) RTL.mem_state))))) (or (not (= (_ bv1 1) RTL.trap)) (not (= (_ bv2 2) (concat (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1)))))))) (or (or (or (or (or (or (not (= (bvcomp RTL.mem_state (_ bv3 2)) RTL.trap)) (= RTL.mem_do_wdata RTL.mem_do_rdata)) (= RTL.trap RTL.instr_jal)) (not (= RTL.instr_jalr RTL.instr_jal))) (not (= RTL.instr_jal (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4)))))) (not (= (_ bv2 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state)))) (= RTL.mem_do_wdata (bvcomp RTL.mem_state (_ bv2 2))))) (or (or (or (or (not (= (_ bv1 1) RTL.mem_do_rdata)) (= RTL.instr_jalr (bvcomp RTL.mem_state (_ bv2 2)))) (not (= ((_ zero_extend 4) (_ bv8 4)) (ite (= RTL.instr_jal (_ bv1 1)) RTL.cpu_state (_ bv32 8))))) (= (_ bv1 1) RTL.mem_do_rinst)) (not (= (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state) (concat (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1)))))))) (or (or (or (or (or (or (or (= RTL.mem_do_rinst RTL.instr_jal) (not (= (_ bv2 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state)))) (not (= RTL.latched_branch (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7)))))) (not (= (bvnot RTL.latched_branch) (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3)))))) (= (_ bv2 2) (ite (= RTL.mem_do_wdata (_ bv1 1)) (_ bv2 2) (ite (= (bvor (bvor RTL.mem_do_prefetch RTL.mem_do_rinst) RTL.mem_do_rdata) (_ bv1 1)) (_ bv1 2) RTL.mem_state)))) (= (_ bv1 1) (bvor RTL.mem_do_prefetch RTL.mem_do_rinst))) (not (= RTL.mem_do_rdata (ite (distinct RTL.mem_wordsize (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (not (= (ite (distinct RTL.mem_wordsize (_ bv0 2)) (_ bv1 1) (_ bv0 1)) RTL.instr_jalr)))) (or (or (or (or (not (= (_ bv1 1) RTL.instr_jalr)) (= RTL.mem_do_rdata (ite (distinct (concat (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2)))) (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (not (= (_ bv1 1) (bvor RTL.mem_do_rinst RTL.mem_do_rdata)))) (not (= RTL.mem_do_rinst RTL.instr_jal))) (= (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2)))))) (or (or (or (or (or (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7)))) (not (= (_ bv1 1) RTL.mem_do_rdata))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_wdata))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.instr_jalr)) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.instr_jal)) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4)))))) (or (or (or (or (or (or (or (or (or (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7)))) (not (= (_ bv1 1) RTL.mem_valid))) (not (= (_ bv1 1) RTL.mem_do_rdata))) (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_wdata))) (not (= RTL.mem_do_rdata RTL.instr_jal))) (= RTL.instr_jalr (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))) (= RTL.instr_bne (bvor RTL.mem_do_rdata RTL.mem_do_wdata))) (not (= (_ bv1 1) RTL.mem_do_rinst))) (not (= (_ bv2 2) (ite (= (bvcomp RTL.mem_state (_ bv3 2)) (_ bv1 1)) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state) RTL.mem_state))))) (or (or (or (or (or (or (or (or (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7)))) (not (= (_ bv1 1) RTL.mem_valid))) (not (= (_ bv1 1) RTL.mem_do_rdata))) (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_wdata))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.instr_jal)) (= RTL.instr_jalr (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))) (not (= (_ bv1 1) RTL.mem_do_rinst))) (not (= (_ bv1 2) (ite (= (bvcomp RTL.mem_state (_ bv3 2)) (_ bv1 1)) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state) RTL.mem_state))))) (or (or (or (or (or (or (or (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7)))) (not (= (_ bv1 1) RTL.mem_do_rdata))) (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_wdata))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (not (= RTL.mem_do_rdata RTL.instr_jal))) (= RTL.instr_jalr (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))) (not (= (_ bv1 1) RTL.mem_do_rinst)))) (or (or (or (or (or (or (not (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) RTL.mem_do_rdata))) (not (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv2 2))))) (not (= (_ bv64 8) (ite (= RTL.instr_jal (_ bv1 1)) RTL.cpu_state (_ bv32 8))))) (not (= RTL.latched_branch RTL.instr_jalr))) (not (= RTL.latched_branch RTL.instr_jal))) (= RTL.latched_branch RTL.mem_do_wdata))) (or (or (= RTL.mem_do_rdata (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1)))) (not (= (bvnot RTL.mem_do_rdata) (bvor RTL.mem_do_rdata RTL.mem_do_wdata)))) (not (= (_ bv1 1) RTL.decoder_pseudo_trigger)))) (or (or (or (not (= (_ bv1 1) (ite (= RTL.decoder_trigger (_ bv1 1)) (ite (= RTL.instr_jal (_ bv1 1)) (_ bv1 1) (_ bv0 1)) (_ bv0 1)))) (= (_ bv1 1) RTL.decoder_pseudo_trigger)) (= (bvcomp RTL.mem_wordsize (_ bv2 2)) RTL.instr_jalr)) (= (bvcomp RTL.mem_wordsize (_ bv2 2)) RTL.instr_jal))) (or (or (or (= (_ bv1 1) (bvor (bvand (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.decoder_trigger) RTL.trap)) (not (= (_ bv1 1) (ite (= RTL.decoder_trigger (_ bv1 1)) (ite (= RTL.instr_jal (_ bv1 1)) (_ bv1 1) (_ bv0 1)) (_ bv0 1))))) (= RTL.instr_jalr (bvor (bvand (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.decoder_trigger) RTL.trap))) (= (_ bv1 1) RTL.decoder_pseudo_trigger))) (or (or (or (or (not (= RTL.mem_do_wdata RTL.instr_jal)) (not (= ((_ zero_extend 7) (_ bv1 1)) (ite (= RTL.instr_jal (_ bv1 1)) RTL.cpu_state (_ bv32 8))))) (= (_ bv1 1) RTL.mem_do_rinst)) (= (_ bv1 1) RTL.mem_do_prefetch)) (= (_ bv1 1) RTL.mem_do_rdata))) (or (or (not (= (_ bv1 1) RTL.mem_do_rdata)) (not (= (_ bv1 1) (ite (= RTL.decoder_trigger (_ bv1 1)) (ite (= RTL.instr_jal (_ bv1 1)) (_ bv1 1) (_ bv0 1)) (_ bv0 1))))) (= RTL.trap RTL.instr_jalr))) (or (or (or (or (or (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))))) (= RTL.mem_do_wdata (bvor RTL.mem_do_rdata RTL.mem_do_wdata))) (not (= (_ bv1 1) RTL.latched_store))) (not (= RTL.latched_branch RTL.trap))) (= RTL.latched_branch RTL.instr_jalr)) (= RTL.latched_branch RTL.instr_jal)) (not (= (bvand RTL.latched_store (bvnot RTL.latched_branch)) (bvcomp RTL.mem_state (_ bv2 2)))))) (or (or (or (= (_ bv1 1) RTL.mem_do_wdata) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (bvor RTL.mem_do_rdata RTL.mem_do_wdata))) (not (= RTL.instr_jalr RTL.instr_jal))) (not (= ((_ zero_extend 5) (_ bv4 3)) (ite (= RTL.instr_jal (_ bv1 1)) RTL.cpu_state (_ bv32 8)))))) (or (or (or (or (= RTL.mem_do_wdata (bvor RTL.mem_do_rdata RTL.mem_do_wdata)) (not (= (_ bv64 8) (ite (= RTL.instr_jal (_ bv1 1)) RTL.cpu_state (_ bv32 8))))) (not (= (_ bv1 1) RTL.latched_store))) (not (= RTL.latched_branch RTL.trap))) (= RTL.latched_branch RTL.instr_jalr))) (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))))) (not (= (_ bv1 1) RTL.trap)))) (or (or (or (or (or (or (not (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv2 2)))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (= RTL.mem_do_wdata (bvor RTL.mem_do_rdata RTL.mem_do_wdata))) (not (= RTL.latched_branch RTL.trap))) (= RTL.latched_branch RTL.instr_jalr)) (= RTL.latched_branch RTL.instr_jal)) (= RTL.latched_store RTL.mem_valid))) (or (or (or (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))))) (= (_ bv1 1) RTL.mem_do_wdata)) (not (= (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1)) (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5)))))) (= (ite (distinct (concat (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2)))) (_ bv0 2)) (_ bv1 1) (_ bv0 1)) (bvor RTL.mem_do_rdata RTL.mem_do_wdata))) (= (_ bv1 1) RTL.latched_store))) (or (or (or (or (or (not (= (_ bv1 1) RTL.mem_do_rdata)) (= RTL.instr_jalr (bvor (bvand (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.decoder_trigger) RTL.trap))) (not (= (_ bv64 8) (ite (= RTL.instr_jal (_ bv1 1)) RTL.cpu_state (_ bv32 8))))) (= (_ bv1 1) RTL.mem_do_rinst)) (not (= (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state) (concat (bvcomp RTL.cpu_state ((_ zero_extend 5) (_ bv4 3))) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))))) (= (_ bv1 1) (bvor RTL.decoder_trigger RTL.do_waitirq)))) (or (or (or (or (or (or (not (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv3 2)))) (not (= (_ bv1 1) RTL.mem_do_rdata))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1))))) (not (= RTL.latched_branch RTL.instr_jalr))) (not (= RTL.latched_branch RTL.instr_jal))) (not (= RTL.latched_branch (bvnot RTL.do_waitirq)))) (= RTL.latched_branch RTL.mem_do_wdata))) (or (or (or (or (or (or (= (_ bv1 1) RTL.trap) (not (= (_ bv1 1) (bvor RTL.mem_do_rdata RTL.mem_do_wdata)))) (= RTL.instr_jalr (bvor (bvand (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.decoder_trigger) RTL.trap))) (not (= (_ bv1 1) RTL.mem_do_rinst))) (not (= (_ bv1 1) RTL.latched_branch))) (not (= RTL.latched_branch RTL.instr_jal))) (= RTL.latched_branch RTL.mem_do_wdata))) (or (or (or (or (or (not (= (_ bv1 1) RTL.mem_do_rdata)) (= RTL.instr_jalr (bvor (bvand (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.decoder_trigger) RTL.trap))) (not (= (_ bv64 8) (ite (= RTL.instr_jal (_ bv1 1)) RTL.cpu_state (_ bv32 8))))) (= (_ bv1 1) (bvor RTL.decoder_trigger RTL.do_waitirq))) (not (= RTL.latched_branch RTL.instr_jal))) (= RTL.latched_branch RTL.mem_do_wdata))) (or (or (or (or (or (or (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))))) (not (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv3 2))))) (= (_ bv1 1) RTL.mem_do_wdata)) (not (= (_ bv1 1) RTL.instr_jal))) (not (= RTL.mem_do_rdata RTL.instr_jalr))) (= (ite (distinct (concat (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2)))) (_ bv0 2)) (_ bv1 1) (_ bv0 1)) (bvor RTL.mem_do_rdata RTL.mem_do_wdata))) (= RTL.latched_branch RTL.mem_valid)) (not (= RTL.latched_branch RTL.instr_bne)))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5))) (bvnot RTL.do_waitirq)))) (or (or (or (or (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))))) (not (= (_ bv1 1) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1)))))) (= (_ bv1 1) RTL.mem_do_rinst)) (= (_ bv1 1) RTL.latched_store)) (= RTL.latched_branch (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))))) (= RTL.latched_branch RTL.mem_valid))) (or (or (or (or (or (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1)))) (= RTL.mem_do_wdata (bvor RTL.mem_do_rdata RTL.mem_do_wdata))) (= (_ bv1 1) RTL.latched_branch)) (= RTL.latched_branch RTL.instr_jalr)) (= RTL.latched_branch RTL.instr_jal)) (not (= (bvnot RTL.latched_branch) (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1))))))) (or (or (or (or (or (or (or (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7)))) (not (= (_ bv1 1) RTL.mem_do_rdata))) (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_wdata))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.instr_jal)) (= RTL.instr_jalr (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))) (not (= (_ bv1 1) RTL.mem_do_rinst))) (not (= (_ bv1 2) (ite (= (bvcomp RTL.mem_state (_ bv3 2)) (_ bv1 1)) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state) RTL.mem_state))))) (or (or (or (or (or (or (or (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv2 2))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_wdata))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.trap))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.instr_jalr)) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.instr_jal)) (= RTL.mem_do_rdata (bvcomp RTL.cpu_state ((_ zero_extend 3) (_ bv16 5))))) (not (= (_ bv1 1) RTL.mem_do_rinst))) (= (_ bv1 1) (bvand (bvcomp RTL.mem_state (_ bv3 2)) RTL.mem_do_rinst)))) (or (or (or (or (or (or (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7)))) (not (= (_ bv1 1) RTL.mem_do_rdata))) (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))) (not (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.mem_do_wdata))) (not (= RTL.mem_do_rdata RTL.instr_jal))) (= RTL.instr_jalr (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))) (not (= (_ bv1 1) RTL.mem_do_rinst)))) (or (or (or (or (= (_ bv1 1) RTL.mem_do_wdata) (not (= (_ bv1 1) RTL.instr_jalr))) (= (ite (distinct (concat (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))) (bvcomp RTL.cpu_state ((_ zero_extend 6) (_ bv2 2)))) (_ bv0 2)) (_ bv1 1) (_ bv0 1)) (bvor RTL.mem_do_rdata RTL.mem_do_wdata))) (not (= (_ bv64 8) (ite (= RTL.instr_jal (_ bv1 1)) RTL.cpu_state (_ bv32 8))))) (= (_ bv1 1) RTL.latched_store))) (or (or (or (or (or (or (not (= (_ bv1 1) RTL.mem_valid)) (not (= (_ bv1 1) RTL.mem_do_rdata))) (not (= (_ bv64 8) (ite (= RTL.instr_jal (_ bv1 1)) RTL.cpu_state (_ bv32 8))))) (not (= RTL.latched_branch RTL.instr_jalr))) (not (= RTL.latched_branch RTL.instr_jal))) (= (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.instr_bne)) (= RTL.latched_branch RTL.mem_do_wdata))) (or (or (or (or (or (not (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))))) (= RTL.mem_do_wdata (bvor RTL.mem_do_rdata RTL.mem_do_wdata))) (not (= RTL.latched_branch RTL.trap))) (= RTL.latched_branch RTL.instr_jalr)) (= RTL.latched_branch RTL.instr_jal)) (not (= (bvand RTL.latched_store (bvnot RTL.latched_branch)) (bvcomp RTL.mem_state (_ bv2 2)))))) (or (or (or (or (or (or (= (_ bv1 1) RTL.mem_do_wdata) (not (= (_ bv1 1) RTL.instr_jalr))) (not (= (_ bv1 1) RTL.instr_jal))) (not (= (_ bv1 1) (bvor RTL.mem_do_rinst RTL.mem_do_rdata)))) (not (= (_ bv1 1) (bvand RTL.latched_store (bvnot RTL.latched_branch))))) (= RTL.latched_branch (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))))) (= (bvand RTL.latched_store (bvnot RTL.latched_branch)) (bvor RTL.decoder_trigger RTL.do_waitirq)))) (or (or (or (or (not (= (_ bv1 1) (bvor RTL.mem_do_rdata RTL.mem_do_wdata))) (= RTL.instr_jalr (bvcomp RTL.cpu_state (_ bv128 8)))) (not (= (_ bv64 8) (ite (= RTL.instr_jal (_ bv1 1)) RTL.cpu_state (_ bv32 8))))) (= (_ bv1 1) RTL.mem_do_rinst)) (not (= RTL.mem_do_rinst RTL.mem_do_wdata)))) (or (or (or (not (= (_ bv1 1) RTL.mem_do_rdata)) (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1))))) (not (= RTL.mem_do_rdata (ite (= RTL.decoder_trigger (_ bv1 1)) (ite (= RTL.instr_jal (_ bv1 1)) (_ bv1 1) (_ bv0 1)) (_ bv0 1))))) (= RTL.instr_jalr (bvcomp RTL.cpu_state ((_ zero_extend 7) (_ bv1 1)))))) (or (or (or (= (_ bv1 1) RTL.mem_do_wdata) (not (= (_ bv1 1) RTL.instr_jalr))) (not (= (_ bv1 1) (bvor RTL.mem_do_rdata RTL.mem_do_wdata)))) (not (= RTL.mem_do_rdata (ite (= RTL.decoder_trigger (_ bv1 1)) (ite (= RTL.instr_jal (_ bv1 1)) (_ bv1 1) (_ bv0 1)) (_ bv0 1)))))) (not (and (and (and (and (and (and (and (and (and (= RTL.instr_bge (_ bv0 1)) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.553 ((RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.clear_prefetched_high_word_q (_ bv0 1)) (= RTL.compressed_instr (_ bv1 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv1 1))) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.554 ((RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv1 1))) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.555 ((RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.556 ((RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.compressed_instr (_ bv1 1)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.557 ((RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv0 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.558 ((RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.559 ((RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.560 ((RTL.irq_delay (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1))) Bool (and (and true (not (= (_ bv1 1) RTL.irq_active))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.561 ((RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1))) Bool (and (and true (not (= (_ bv1 1) RTL.instr_maskirq))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.562 ((RTL.instr_xori (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and (and (and (and (and true (or (or (or (= (_ bv0 1) RTL.is_alu_reg_reg) (not (= RTL.is_alu_reg_reg RTL.mem_valid))) (not (= RTL.is_alu_reg_reg (bvcomp RTL.mem_state (_ bv2 2))))) (not (= RTL.decoder_pseudo_trigger RTL.mem_valid)))) (or (or (= (_ bv0 1) RTL.decoder_trigger) (= (_ bv0 1) RTL.prefetched_high_word)) (not (= RTL.prefetched_high_word (bvcomp RTL.mem_state (_ bv2 2)))))) (or (or (or (or (= (_ bv0 1) RTL.is_alu_reg_reg) (not (= (_ bv0 1) RTL.is_alu_reg_imm))) (= (_ bv0 1) (ite (= RTL.decoder_trigger (_ bv1 1)) (ite (= RTL.instr_jal (_ bv1 1)) (_ bv1 1) (_ bv0 1)) (_ bv0 1)))) (= RTL.last_mem_valid RTL.instr_or)) (not (= RTL.is_alu_reg_imm RTL.instr_or)))) (or (or (= (_ bv0 1) RTL.is_alu_reg_reg) (= (_ bv0 1) (ite (= RTL.decoder_trigger (_ bv1 1)) (ite (= RTL.instr_jal (_ bv1 1)) (_ bv1 1) (_ bv0 1)) (_ bv0 1)))) (= (_ bv0 1) (bvand RTL.decoder_trigger (bvnot RTL.decoder_pseudo_trigger))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lb (_ bv0 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.563 ((RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1))) Bool (and (and (and (and (and (and (and (and (and (and true (or (or (or (or (not (= (_ bv1 1) (bvand RTL.decoder_trigger (bvnot RTL.decoder_pseudo_trigger)))) (= (_ bv1 1) (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4))))) (not (= ((_ extract 1 1) RTL.irq_state) (bvand RTL.decoder_trigger (bvnot RTL.decoder_pseudo_trigger))))) (not (= ((_ extract 1 1) RTL.irq_state) (bvcomp RTL.mem_state (_ bv2 2))))) (= RTL.prefetched_high_word (bvcomp RTL.cpu_state ((_ zero_extend 4) (_ bv8 4)))))) (or (or (or (or (not (= (_ bv1 1) (ite (= RTL.decoder_trigger (_ bv1 1)) (ite (= RTL.instr_jal (_ bv1 1)) (_ bv1 1) (_ bv0 1)) (_ bv0 1)))) (not (= RTL.latched_branch (bvand (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.decoder_trigger)))) (not (= RTL.latched_branch RTL.prefetched_high_word))) (not (= RTL.latched_branch (bvcomp RTL.mem_state ((_ zero_extend 1) (_ bv1 1)))))) (not (= (_ bv64 8) (ite (= RTL.instr_jal (_ bv1 1)) RTL.cpu_state (_ bv32 8)))))) (or (or (or (not (= (_ bv1 1) RTL.decoder_pseudo_trigger)) (not (= (_ bv1 1) RTL.prefetched_high_word))) (not (= RTL.decoder_trigger RTL.last_mem_valid))) (not (= (_ bv3 2) (ite (= RTL.mem_do_rinst (_ bv1 1)) (_ bv0 2) RTL.mem_state))))) (or (or (or (not (= (_ bv1 1) RTL.decoder_trigger)) (not (= (_ bv1 1) RTL.prefetched_high_word))) (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv3 2)))) (not (= (_ bv1 1) (ite (distinct RTL.mem_state (_ bv0 2)) (_ bv1 1) (_ bv0 1)))))) (or (or (= (_ bv1 1) ((_ extract 1 1) RTL.irq_state)) (= ((_ extract 1 1) RTL.irq_state) RTL.last_mem_valid)) (= (_ bv1 1) RTL.mem_valid))) (or (or (or (not (= (_ bv1 1) RTL.decoder_trigger)) (not (= (_ bv1 1) RTL.prefetched_high_word))) (not (= (_ bv1 1) (bvcomp RTL.mem_state (_ bv3 2))))) (not (= (_ bv1 1) RTL.last_mem_valid)))) (or (or (not (= (_ bv1 1) RTL.decoder_trigger)) (not (= (_ bv1 1) RTL.last_mem_valid))) (not (= (_ bv7 3) (concat RTL.instr_jal (concat RTL.instr_auipc RTL.instr_lui)))))) (or (or (or (not (= (_ bv1 1) RTL.decoder_trigger)) (not (= (_ bv1 1) RTL.is_alu_reg_reg))) (not (= (_ bv1 1) RTL.instr_auipc))) (= (_ bv1 1) RTL.decoder_pseudo_trigger))) (or (or (not (= (_ bv1 1) RTL.decoder_pseudo_trigger)) (not (= (_ bv1 1) RTL.last_mem_valid))) (not (= (_ bv6 3) (concat RTL.instr_jal (concat RTL.instr_auipc RTL.instr_lui)))))) (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_auipc (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lh (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv1 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
