
# ðŸ“˜ Verilog 100 Days â€“ Waveform and Explanation Gallery

This document shows the waveform results and brief explanations of  clock divider

---

## âœ… Day 35 - clock divider

 **Description:**  
We observe that the clock divider produces an output with a 50% duty cycle.

![clock divider](./images/divider_schematic.png)

**Description:**  
  the scematic of clock divider


 


### ðŸ”¬ Simulation Result

![Simulation Waveform](./images/divider_sim.png)

**Description:**  
simulation results - 
simualtion results of  clock divider
