Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Public\CPEN\CPEN_391\module2\Demonstrations\DE1_SOC_D8M_RTL\DE1_SOC_D8M_RTL_nios_pix_xfer\DE1_SOC_D8M_RTL\camera_module.qsys --block-symbol-file --output-directory=C:\Users\Public\CPEN\CPEN_391\module2\Demonstrations\DE1_SOC_D8M_RTL\DE1_SOC_D8M_RTL_nios_pix_xfer\DE1_SOC_D8M_RTL\camera_module --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading DE1_SOC_D8M_RTL/camera_module.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding img_cpu_reader_0 [img_cpu_reader 1.0]
Progress: Parameterizing module img_cpu_reader_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding key_2 [altera_avalon_pio 18.1]
Progress: Parameterizing module key_2
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_pix_out [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_pix_out
Progress: Adding uart_0 [altera_avalon_uart 18.1]
Progress: Parameterizing module uart_0
Progress: Adding uart_wifi_xfer_0 [uart_wifi_xfer 1.0]
Progress: Parameterizing module uart_wifi_xfer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: camera_module.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: camera_module.key_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Public\CPEN\CPEN_391\module2\Demonstrations\DE1_SOC_D8M_RTL\DE1_SOC_D8M_RTL_nios_pix_xfer\DE1_SOC_D8M_RTL\camera_module.qsys --synthesis=VERILOG --output-directory=C:\Users\Public\CPEN\CPEN_391\module2\Demonstrations\DE1_SOC_D8M_RTL\DE1_SOC_D8M_RTL_nios_pix_xfer\DE1_SOC_D8M_RTL\camera_module\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading DE1_SOC_D8M_RTL/camera_module.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding img_cpu_reader_0 [img_cpu_reader 1.0]
Progress: Parameterizing module img_cpu_reader_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding key_2 [altera_avalon_pio 18.1]
Progress: Parameterizing module key_2
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_pix_out [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_pix_out
Progress: Adding uart_0 [altera_avalon_uart 18.1]
Progress: Parameterizing module uart_0
Progress: Adding uart_wifi_xfer_0 [uart_wifi_xfer 1.0]
Progress: Parameterizing module uart_wifi_xfer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: camera_module.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: camera_module.key_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: camera_module: Generating camera_module "camera_module" for QUARTUS_SYNTH
Info: img_cpu_reader_0: "camera_module" instantiated img_cpu_reader "img_cpu_reader_0"
Info: jtag_uart_0: Starting RTL generation for module 'camera_module_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=camera_module_jtag_uart_0 --dir=C:/Users/JANEWU~1/AppData/Local/Temp/alt9431_4664323219133288873.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JANEWU~1/AppData/Local/Temp/alt9431_4664323219133288873.dir/0004_jtag_uart_0_gen//camera_module_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'camera_module_jtag_uart_0'
Info: jtag_uart_0: "camera_module" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: key_2: Starting RTL generation for module 'camera_module_key_2'
Info: key_2:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=camera_module_key_2 --dir=C:/Users/JANEWU~1/AppData/Local/Temp/alt9431_4664323219133288873.dir/0005_key_2_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JANEWU~1/AppData/Local/Temp/alt9431_4664323219133288873.dir/0005_key_2_gen//camera_module_key_2_component_configuration.pl  --do_build_sim=0  ]
Info: key_2: Done RTL generation for module 'camera_module_key_2'
Info: key_2: "camera_module" instantiated altera_avalon_pio "key_2"
Info: nios2_gen2_0: "camera_module" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'camera_module_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=camera_module_onchip_memory2_0 --dir=C:/Users/JANEWU~1/AppData/Local/Temp/alt9431_4664323219133288873.dir/0006_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JANEWU~1/AppData/Local/Temp/alt9431_4664323219133288873.dir/0006_onchip_memory2_0_gen//camera_module_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'camera_module_onchip_memory2_0'
Info: onchip_memory2_0: "camera_module" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "camera_module" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "camera_module" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "camera_module" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'camera_module_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=camera_module_nios2_gen2_0_cpu --dir=C:/Users/JANEWU~1/AppData/Local/Temp/alt9431_4664323219133288873.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/JANEWU~1/AppData/Local/Temp/alt9431_4664323219133288873.dir/0009_cpu_gen//camera_module_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.03.15 12:52:34 (*) Starting Nios II generation
Info: cpu: # 2023.03.15 12:52:34 (*)   Checking for plaintext license.
Info: cpu: # 2023.03.15 12:52:35 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2023.03.15 12:52:35 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2023.03.15 12:52:35 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2023.03.15 12:52:35 (*)   Plaintext license not found.
Info: cpu: # 2023.03.15 12:52:35 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2023.03.15 12:52:35 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.03.15 12:52:35 (*)   Creating all objects for CPU
Info: cpu: # 2023.03.15 12:52:37 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.03.15 12:52:37 (*)   Creating plain-text RTL
Info: cpu: # 2023.03.15 12:52:37 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'camera_module_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Public/CPEN/CPEN_391/module2/Demonstrations/DE1_SOC_D8M_RTL/DE1_SOC_D8M_RTL_nios_pix_xfer/DE1_SOC_D8M_RTL/camera_module/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: camera_module: Done "camera_module" with 28 modules, 41 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
