<record><person key="homepages/00/1038" mdate="2009-06-09"><author>Abdelkrim Zitouni</author></person><article key="journals/tsi/ZidZBT09" mdate="2012-11-07"><author>Mounir Zid</author><author>Abdelkrim Zitouni</author><author>Adel Baganne</author><author>Rached Tourki</author><title>Nouvelles architectures génériques de NoC.</title><pages>101-133</pages><year>2009</year><volume>28</volume><journal>Technique et Science Informatiques</journal><number>1</number><ee>http://dx.doi.org/10.3166/tsi.28.101-133</ee><url>db/journals/tsi/tsi28.html#ZidZBT09</url></article><article key="journals/integration/ElhajiZMDT13" mdate="2013-08-28"><author>Majdi Elhaji</author><author>Abdelkrim Zitouni</author><author>Samy Meftali</author><author>Jean-Luc Dekeyser</author><author>Rached Tourki</author><title>A low-power oriented architecture for H.264 variable block size motion estimation based on a resource sharing scheme.</title><pages>404-412</pages><year>2013</year><volume>46</volume><journal>Integration</journal><number>4</number><ee>http://dx.doi.org/10.1016/j.vlsi.2012.09.001</ee><url>db/journals/integration/integration46.html#ElhajiZMDT13</url></article><article key="journals/dafes/ElhajiBZMDT12" mdate="2014-01-24"><author>Majdi Elhaji</author><author>Pierre Boulet</author><author>Abdelkrim Zitouni</author><author>Samy Meftali</author><author>Jean-Luc Dekeyser</author><author>Rached Tourki</author><title>System level modeling methodology of NoC design from UML-MARTE to VHDL.</title><pages>161-187</pages><year>2012</year><volume>16</volume><journal>Design Autom. for Emb. Sys.</journal><number>4</number><ee>http://dx.doi.org/10.1007/s10617-012-9101-2</ee><url>db/journals/dafes/dafes16.html#ElhajiBZMDT12</url></article><article key="journals/cee/ZitouniT08" mdate="2008-03-05"><author>Abdelkrim Zitouni</author><author>Rached Tourki</author><title>Arbiter synthesis approach for SoC multi-processor systems.</title><pages>63-77</pages><year>2008</year><volume>34</volume><journal>Computers &amp; Electrical Engineering</journal><number>1</number><ee>http://dx.doi.org/10.1016/j.compeleceng.2006.08.005</ee><url>db/journals/cee/cee34.html#ZitouniT08</url></article><inproceedings key="conf/isspit/ElhajiZMDT10" mdate="2011-02-26"><author>Majdi Elhaji</author><author>Abdelkrim Zitouni</author><author>Samy Meftali</author><author>Jean-Luc Dekeyser</author><author>Rached Tourki</author><title>A Low power and highly parallel implementation of the H.264 8 × 8 transform and quantization.</title><pages>528-531</pages><year>2010</year><booktitle>ISSPIT</booktitle><ee>http://dx.doi.org/10.1109/ISSPIT.2010.5711774</ee><crossref>conf/isspit/2010</crossref><url>db/conf/isspit/isspit2010.html#ElhajiZMDT10</url></inproceedings><inproceedings key="conf/idt/AttiaCZNT10" mdate="2014-03-06"><author>Brahim Attia</author><author>Wissem Chouchene</author><author>Abdelkrim Zitouni</author><author>Abid Nourdin</author><author>Rached Tourki</author><title>Design and implementation of low latency network interface for network on chip.</title><pages>37-42</pages><year>2010</year><booktitle>IDT</booktitle><ee>http://dx.doi.org/10.1109/IDT.2010.5724404</ee><crossref>conf/idt/2010</crossref><url>db/conf/idt/idt2010.html#AttiaCZNT10</url></inproceedings><inproceedings key="conf/dasip/ElhajiAZTMD11" mdate="2012-01-27"><author>Majdi Elhaji</author><author>Brahim Attia</author><author>Abdelkrim Zitouni</author><author>Rached Tourki</author><author>Samy Meftali</author><author>Jean-Luc Dekeyser</author><title>FeRoNoC: Flexible and extensible Router implementation for diagonal mesh topology.</title><pages>269-276</pages><year>2011</year><booktitle>DASIP</booktitle><ee>http://dx.doi.org/10.1109/DASIP.2011.6136890</ee><crossref>conf/dasip/2011</crossref><url>db/conf/dasip/dasip2011.html#ElhajiAZTMD11</url></inproceedings></record>