<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun Dec 13 06:42:36 2020" VIVADOVERSION="2019.2.1">

  <SYSTEMINFO ARCH="zynquplus" DEVICE="xczu3eg" NAME="bd_0" PACKAGE="sbva484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="250000000.0" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="hls_inst_interrupt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="interrupt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="m_axi_BUS32_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS32_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axi_BUS32_awlen" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_AWLEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS32_AWLEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_BUS32_awsize" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_AWSIZE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS32_AWSIZE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_BUS32_awburst" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_AWBURST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS32_AWBURST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_BUS32_awlock" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_AWLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS32_AWLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_BUS32_awregion" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_AWREGION">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS32_AWREGION"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_BUS32_awcache" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_AWCACHE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS32_AWCACHE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_BUS32_awprot" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_AWPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS32_AWPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_BUS32_awqos" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_AWQOS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS32_AWQOS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_BUS32_awvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS32_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_BUS32_awready" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS32_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="m_axi_BUS32_wdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS32_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_BUS32_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS32_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_BUS32_wlast" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_WLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS32_WLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_BUS32_wvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS32_WVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_BUS32_wready" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS32_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="m_axi_BUS32_bresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS32_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_BUS32_bvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS32_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_BUS32_bready" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS32_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="m_axi_BUS32_araddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS32_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axi_BUS32_arlen" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_ARLEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS32_ARLEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_BUS32_arsize" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_ARSIZE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS32_ARSIZE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_BUS32_arburst" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_ARBURST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS32_ARBURST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_BUS32_arlock" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_ARLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS32_ARLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_BUS32_arregion" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_ARREGION">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS32_ARREGION"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_BUS32_arcache" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_ARCACHE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS32_ARCACHE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_BUS32_arprot" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_ARPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS32_ARPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_BUS32_arqos" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_ARQOS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS32_ARQOS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_BUS32_arvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS32_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_BUS32_arready" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS32_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="m_axi_BUS32_rdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS32_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="m_axi_BUS32_rresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS32_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_BUS32_rlast" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_RLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS32_RLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_BUS32_rvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS32_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_BUS32_rready" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS32_RREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="m_axi_BUS512_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS512_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axi_BUS512_awlen" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_AWLEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS512_AWLEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_BUS512_awsize" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_AWSIZE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS512_AWSIZE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_BUS512_awburst" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_AWBURST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS512_AWBURST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_BUS512_awlock" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_AWLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS512_AWLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_BUS512_awregion" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_AWREGION">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS512_AWREGION"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_BUS512_awcache" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_AWCACHE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS512_AWCACHE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_BUS512_awprot" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_AWPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS512_AWPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_BUS512_awqos" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_AWQOS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS512_AWQOS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_BUS512_awvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS512_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_BUS512_awready" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS512_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="m_axi_BUS512_wdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS512_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="m_axi_BUS512_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS512_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_BUS512_wlast" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_WLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS512_WLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_BUS512_wvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS512_WVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_BUS512_wready" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS512_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="m_axi_BUS512_bresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS512_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_BUS512_bvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS512_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_BUS512_bready" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS512_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="m_axi_BUS512_araddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS512_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axi_BUS512_arlen" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_ARLEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS512_ARLEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_BUS512_arsize" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_ARSIZE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS512_ARSIZE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_BUS512_arburst" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_ARBURST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS512_ARBURST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_BUS512_arlock" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_ARLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS512_ARLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_BUS512_arregion" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_ARREGION">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS512_ARREGION"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_BUS512_arcache" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_ARCACHE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS512_ARCACHE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_BUS512_arprot" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_ARPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS512_ARPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_BUS512_arqos" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_ARQOS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS512_ARQOS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_BUS512_arvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS512_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_BUS512_arready" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS512_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="m_axi_BUS512_rdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS512_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="m_axi_BUS512_rresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS512_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_BUS512_rlast" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_RLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS512_RLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_BUS512_rvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS512_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_BUS512_rready" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_BUS512_RREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="m_axi_DDR512_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_DDR512_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axi_DDR512_awlen" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_AWLEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_DDR512_AWLEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_DDR512_awsize" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_AWSIZE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_DDR512_AWSIZE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_DDR512_awburst" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_AWBURST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_DDR512_AWBURST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_DDR512_awlock" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_AWLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_DDR512_AWLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_DDR512_awregion" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_AWREGION">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_DDR512_AWREGION"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_DDR512_awcache" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_AWCACHE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_DDR512_AWCACHE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_DDR512_awprot" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_AWPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_DDR512_AWPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_DDR512_awqos" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_AWQOS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_DDR512_AWQOS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_DDR512_awvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_DDR512_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_DDR512_awready" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_DDR512_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="511" NAME="m_axi_DDR512_wdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_DDR512_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="m_axi_DDR512_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_DDR512_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_DDR512_wlast" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_WLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_DDR512_WLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_DDR512_wvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_DDR512_WVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_DDR512_wready" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_DDR512_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="m_axi_DDR512_bresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_DDR512_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_DDR512_bvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_DDR512_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_DDR512_bready" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_DDR512_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="m_axi_DDR512_araddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_DDR512_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="m_axi_DDR512_arlen" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_ARLEN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_DDR512_ARLEN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_DDR512_arsize" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_ARSIZE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_DDR512_ARSIZE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_DDR512_arburst" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_ARBURST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_DDR512_ARBURST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="m_axi_DDR512_arlock" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_ARLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_DDR512_ARLOCK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_DDR512_arregion" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_ARREGION">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_DDR512_ARREGION"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_DDR512_arcache" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_ARCACHE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_DDR512_ARCACHE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="m_axi_DDR512_arprot" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_ARPROT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_DDR512_ARPROT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="m_axi_DDR512_arqos" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_ARQOS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_DDR512_ARQOS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_DDR512_arvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_DDR512_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_DDR512_arready" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_DDR512_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="511" NAME="m_axi_DDR512_rdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_DDR512_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="m_axi_DDR512_rresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_DDR512_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_DDR512_rlast" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_RLAST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_DDR512_RLAST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axi_DDR512_rvalid" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_DDR512_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axi_DDR512_rready" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="m_axi_DDR512_RREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="5" NAME="s_axi_CTRL_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_CTRL_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_CTRL_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_CTRL_awvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_CTRL_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_CTRL_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_CTRL_awready" SIGIS="undef" SIGNAME="hls_inst_s_axi_CTRL_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_CTRL_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axi_CTRL_wdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_CTRL_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_CTRL_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="s_axi_CTRL_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_CTRL_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_CTRL_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_CTRL_wvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_CTRL_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_CTRL_WVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_CTRL_wready" SIGIS="undef" SIGNAME="hls_inst_s_axi_CTRL_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_CTRL_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_CTRL_bresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_CTRL_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_CTRL_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_CTRL_bvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_CTRL_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_CTRL_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_CTRL_bready" SIGIS="undef" SIGNAME="hls_inst_s_axi_CTRL_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_CTRL_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="5" NAME="s_axi_CTRL_araddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_CTRL_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_CTRL_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_CTRL_arvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_CTRL_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_CTRL_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_CTRL_arready" SIGIS="undef" SIGNAME="hls_inst_s_axi_CTRL_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_CTRL_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s_axi_CTRL_rdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_CTRL_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_CTRL_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_CTRL_rresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_CTRL_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_CTRL_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_CTRL_rvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_CTRL_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_CTRL_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_CTRL_rready" SIGIS="undef" SIGNAME="hls_inst_s_axi_CTRL_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_CTRL_RREADY"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="hls_inst_m_axi_BUS32" DATAWIDTH="32" NAME="m_axi_BUS32" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="250000000.0"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_BUS32_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_BUS32_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_BUS32_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_BUS32_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_BUS32_awlock"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_BUS32_awregion"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_BUS32_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_BUS32_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_BUS32_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_BUS32_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_BUS32_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_BUS32_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_BUS32_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_BUS32_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_BUS32_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_BUS32_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BUS32_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BUS32_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BUS32_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_BUS32_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_BUS32_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_BUS32_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_BUS32_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_BUS32_arlock"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_BUS32_arregion"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_BUS32_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_BUS32_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_BUS32_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_BUS32_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_BUS32_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_BUS32_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_BUS32_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_BUS32_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_BUS32_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_BUS32_rready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="hls_inst_m_axi_BUS512" DATAWIDTH="512" NAME="m_axi_BUS512" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="250000000.0"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_BUS512_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_BUS512_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_BUS512_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_BUS512_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_BUS512_awlock"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_BUS512_awregion"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_BUS512_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_BUS512_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_BUS512_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_BUS512_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_BUS512_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_BUS512_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_BUS512_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_BUS512_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_BUS512_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_BUS512_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BUS512_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BUS512_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BUS512_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_BUS512_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_BUS512_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_BUS512_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_BUS512_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_BUS512_arlock"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_BUS512_arregion"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_BUS512_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_BUS512_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_BUS512_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_BUS512_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_BUS512_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_BUS512_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_BUS512_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_BUS512_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_BUS512_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_BUS512_rready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="hls_inst_m_axi_DDR512" DATAWIDTH="512" NAME="m_axi_DDR512" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="250000000.0"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_DDR512_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_DDR512_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_DDR512_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_DDR512_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_DDR512_awlock"/>
        <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_DDR512_awregion"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_DDR512_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_DDR512_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_DDR512_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_DDR512_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_DDR512_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_DDR512_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_DDR512_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_DDR512_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_DDR512_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_DDR512_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_DDR512_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_DDR512_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_DDR512_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_DDR512_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_DDR512_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_DDR512_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_DDR512_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_DDR512_arlock"/>
        <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_DDR512_arregion"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_DDR512_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_DDR512_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_DDR512_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_DDR512_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_DDR512_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_DDR512_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_DDR512_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_DDR512_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_DDR512_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_DDR512_rready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axi_CTRL" DATAWIDTH="32" NAME="s_axi_CTRL" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="250000000.0"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_CTRL_awaddr"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_CTRL_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_CTRL_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_CTRL_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_CTRL_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_CTRL_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_CTRL_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_CTRL_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_CTRL_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_CTRL_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_CTRL_araddr"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_CTRL_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_CTRL_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_CTRL_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_CTRL_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_CTRL_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_CTRL_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_CTRL_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_CTRL_HIGHADDR" HIGHVALUE="0x00000FFF" INSTANCE="hls_inst" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="s_axi_CTRL" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_CTRL"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="hls_inst"/>
      </PERIPHERALS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="2012130641" FULLNAME="/hls_inst" HWVERSION="1.0" INSTANCE="hls_inst" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="FracNet" VLNV="xilinx.com:hls:FracNet:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_BUS32_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_BUS32_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_BUS32_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_BUS32_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_BUS32_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_BUS32_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_BUS32_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_BUS32_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_BUS32_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_BUS32_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_BUS32_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_BUS512_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_BUS512_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_BUS512_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_M_AXI_BUS512_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_BUS512_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_BUS512_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_BUS512_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_BUS512_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_BUS512_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_BUS512_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_BUS512_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_DDR512_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DDR512_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_DDR512_DATA_WIDTH" VALUE="512"/>
        <PARAMETER NAME="C_M_AXI_DDR512_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DDR512_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DDR512_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DDR512_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DDR512_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M_AXI_DDR512_USER_VALUE" VALUE="0x00000000"/>
        <PARAMETER NAME="C_M_AXI_DDR512_PROT_VALUE" VALUE="&quot;000&quot;"/>
        <PARAMETER NAME="C_M_AXI_DDR512_CACHE_VALUE" VALUE="&quot;0011&quot;"/>
        <PARAMETER NAME="C_M_AXI_BUS32_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_BUS32_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_BUS512_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_BUS512_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_DDR512_ENABLE_ID_PORTS" VALUE="false"/>
        <PARAMETER NAME="C_M_AXI_DDR512_ENABLE_USER_PORTS" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_0_hls_inst_0"/>
        <PARAMETER NAME="clk_period" VALUE="4"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="2029954"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_CTRL_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_S_AXI_CTRL_HIGHADDR" VALUE="0x00000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="s_axi_CTRL_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_CTRL_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_CTRL_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_AWVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_CTRL_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_CTRL_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_AWREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_CTRL_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_CTRL_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_CTRL_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_CTRL_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_CTRL_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_CTRL_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_CTRL_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_CTRL_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_WVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_CTRL_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_CTRL_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_WREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_CTRL_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_CTRL_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CTRL_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_CTRL_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_CTRL_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_BVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_CTRL_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_CTRL_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_BREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_CTRL_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_CTRL_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_CTRL_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_CTRL_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_CTRL_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_ARVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_CTRL_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_CTRL_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_ARREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_CTRL_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_CTRL_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_CTRL_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_CTRL_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_CTRL_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_CTRL_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_CTRL_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_CTRL_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_CTRL_RVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_CTRL_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_CTRL_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_CTRL_RREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_CTRL_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_CTRL_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000.0" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="hls_inst_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_BUS32_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS32_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_BUS32_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS32_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_BUS32_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS32_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_BUS32_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS32_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_BUS32_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS32_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_BUS32_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS32_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_BUS32_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS32_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_BUS32_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS32_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_BUS32_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS32_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BUS32_AWVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS32_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BUS32_AWREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS32_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_BUS32_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS32_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_BUS32_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS32_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BUS32_WLAST" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS32_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BUS32_WVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS32_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BUS32_WREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS32_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BUS32_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS32_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BUS32_BVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS32_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BUS32_BREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS32_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_BUS32_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS32_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_BUS32_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS32_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_BUS32_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS32_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_BUS32_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS32_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_BUS32_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS32_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_BUS32_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS32_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_BUS32_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS32_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_BUS32_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS32_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_BUS32_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS32_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BUS32_ARVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS32_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BUS32_ARREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS32_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_BUS32_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS32_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BUS32_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS32_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BUS32_RLAST" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS32_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BUS32_RVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS32_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BUS32_RREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS32_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS32_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_BUS512_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS512_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_BUS512_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS512_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_BUS512_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS512_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_BUS512_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS512_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_BUS512_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS512_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_BUS512_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS512_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_BUS512_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS512_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_BUS512_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS512_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_BUS512_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS512_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BUS512_AWVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS512_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BUS512_AWREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS512_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_BUS512_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS512_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_BUS512_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS512_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BUS512_WLAST" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS512_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BUS512_WVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS512_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BUS512_WREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS512_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BUS512_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS512_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BUS512_BVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS512_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BUS512_BREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS512_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_BUS512_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS512_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_BUS512_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS512_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_BUS512_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS512_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_BUS512_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS512_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_BUS512_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS512_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_BUS512_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS512_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_BUS512_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS512_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_BUS512_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS512_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_BUS512_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS512_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BUS512_ARVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS512_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BUS512_ARREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS512_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_BUS512_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS512_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_BUS512_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS512_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BUS512_RLAST" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS512_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_BUS512_RVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS512_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_BUS512_RREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_BUS512_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_BUS512_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_DDR512_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_DDR512_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_DDR512_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_DDR512_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_DDR512_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_DDR512_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_DDR512_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_DDR512_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_DDR512_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_DDR512_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_DDR512_AWREGION" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_AWREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_DDR512_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_DDR512_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_DDR512_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_DDR512_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_DDR512_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_DDR512_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_DDR512_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_DDR512_AWVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_DDR512_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_DDR512_AWREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_DDR512_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="511" NAME="m_axi_DDR512_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_DDR512_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_DDR512_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_DDR512_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_DDR512_WLAST" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_DDR512_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_DDR512_WVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_DDR512_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_DDR512_WREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_DDR512_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_DDR512_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_DDR512_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_DDR512_BVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_DDR512_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_DDR512_BREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_DDR512_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_DDR512_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_DDR512_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_DDR512_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_DDR512_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_DDR512_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_DDR512_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_DDR512_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_DDR512_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_DDR512_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_DDR512_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_DDR512_ARREGION" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_ARREGION">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_DDR512_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_DDR512_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_DDR512_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_DDR512_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_DDR512_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_DDR512_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_DDR512_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_DDR512_ARVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_DDR512_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_DDR512_ARREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_DDR512_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="511" NAME="m_axi_DDR512_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_DDR512_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_DDR512_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_DDR512_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_DDR512_RLAST" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_DDR512_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_DDR512_RVALID" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_DDR512_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_DDR512_RREADY" SIGIS="undef" SIGNAME="hls_inst_m_axi_DDR512_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="m_axi_DDR512_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_s_axi_CTRL" DATAWIDTH="32" NAME="s_axi_CTRL" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000.0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_CTRL_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_CTRL_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_CTRL_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_CTRL_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_CTRL_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_CTRL_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_CTRL_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_CTRL_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_CTRL_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_CTRL_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_CTRL_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_CTRL_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_CTRL_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_CTRL_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_CTRL_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_CTRL_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_CTRL_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hls_inst_m_axi_BUS32" DATAWIDTH="32" NAME="m_axi_BUS32" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000.0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_BUS32_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_BUS32_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_BUS32_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_BUS32_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_BUS32_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_BUS32_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_BUS32_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_BUS32_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_BUS32_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_BUS32_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_BUS32_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_BUS32_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_BUS32_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_BUS32_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_BUS32_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_BUS32_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BUS32_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BUS32_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BUS32_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_BUS32_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_BUS32_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_BUS32_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_BUS32_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_BUS32_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_BUS32_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_BUS32_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_BUS32_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_BUS32_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_BUS32_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_BUS32_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_BUS32_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_BUS32_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_BUS32_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_BUS32_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_BUS32_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hls_inst_m_axi_BUS512" DATAWIDTH="512" NAME="m_axi_BUS512" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000.0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_BUS512_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_BUS512_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_BUS512_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_BUS512_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_BUS512_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_BUS512_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_BUS512_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_BUS512_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_BUS512_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_BUS512_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_BUS512_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_BUS512_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_BUS512_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_BUS512_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_BUS512_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_BUS512_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_BUS512_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_BUS512_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_BUS512_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_BUS512_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_BUS512_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_BUS512_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_BUS512_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_BUS512_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_BUS512_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_BUS512_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_BUS512_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_BUS512_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_BUS512_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_BUS512_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_BUS512_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_BUS512_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_BUS512_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_BUS512_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_BUS512_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="hls_inst_m_axi_DDR512" DATAWIDTH="512" NAME="m_axi_DDR512" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="16"/>
          <PARAMETER NAME="MAX_READ_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="MAX_WRITE_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="512"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="250000000.0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_DDR512_AWADDR"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_DDR512_AWLEN"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_DDR512_AWSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_DDR512_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_DDR512_AWLOCK"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_DDR512_AWREGION"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_DDR512_AWCACHE"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_DDR512_AWPROT"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_DDR512_AWQOS"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_DDR512_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_DDR512_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_DDR512_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_DDR512_WSTRB"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_DDR512_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_DDR512_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_DDR512_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_DDR512_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_DDR512_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_DDR512_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_DDR512_ARADDR"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_DDR512_ARLEN"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_DDR512_ARSIZE"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_DDR512_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_DDR512_ARLOCK"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_DDR512_ARREGION"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_DDR512_ARCACHE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_DDR512_ARPROT"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_DDR512_ARQOS"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_DDR512_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_DDR512_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_DDR512_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_DDR512_RRESP"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_DDR512_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_DDR512_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_DDR512_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x44A00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A0FFFF" INSTANCE="m_axi_BUS32" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_BUS32" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="m_axi_BUS32"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x44A00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A0FFFF" INSTANCE="m_axi_BUS512" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_BUS512" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="m_axi_BUS512"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x44A00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x44A0FFFF" INSTANCE="m_axi_DDR512" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="m_axi_DDR512" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="m_axi_DDR512"/>
      </MEMORYMAP>
      <PERIPHERALS/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
