int sbox(int t0, int t1, int *y0, int *y1, int r0, int r1, int r2, int r3, int r4, int r5, int r6, int r7, int r8, int r9, int r10, int r11, int r12, int r13, int r14, int r15, int r16, int r17, int r18, int r19, int r20, int r21, int r22, int r23, int r24, int r25, int r26, int r27, int r28, int r29, int r30, int r31, int r32, int r33, int r34, int r35, int r36, int r37, int r38, int r39, int r40, int r41, int r42, int r43, int r44, int r45, int r46, int r47, int r48, int r49, int r50, int r51, int r52, int r53, int r54, int r55, int r56, int r57, int r58, int r59, int r60, int r61, int r62, int r63, int r64, int r65, int r66, int r67, int r68, int r69, int r70, int r71, int dec_0, int dec_1, int dec_255, int dec_169, int dec_129, int dec_9, int dec_72, int dec_242, int dec_243, int dec_152, int dec_240, int dec_4, int dec_15, int dec_12, int dec_2, int dec_3, int dec_16, int dec_36, int dec_220, int dec_11, int dec_158, int dec_45, int dec_88, int dec_99)
{
  int dec_99_inp;
  int dec_88_inp;
  int dec_45_inp;
  int dec_158_inp;
  int dec_11_inp;
  int dec_220_inp;
  int dec_36_inp;
  int dec_16_inp;
  int dec_3_inp;
  int dec_2_inp;
  int dec_12_inp;
  int dec_15_inp;
  int dec_4_inp;
  int dec_240_inp;
  int dec_152_inp;
  int dec_243_inp;
  int dec_242_inp;
  int dec_72_inp;
  int dec_9_inp;
  int dec_129_inp;
  int dec_169_inp;
  int dec_255_inp;
  int dec_1_inp;
  int dec_0_inp;
  dec_99_inp = dec_99;
  dec_88_inp = dec_88;
  dec_45_inp = dec_45;
  dec_158_inp = dec_158;
  dec_11_inp = dec_11;
  dec_220_inp = dec_220;
  dec_36_inp = dec_36;
  dec_16_inp = dec_16;
  dec_3_inp = dec_3;
  dec_2_inp = dec_2;
  dec_12_inp = dec_12;
  dec_15_inp = dec_15;
  dec_4_inp = dec_4;
  dec_240_inp = dec_240;
  dec_152_inp = dec_152;
  dec_243_inp = dec_243;
  dec_242_inp = dec_242;
  dec_72_inp = dec_72;
  dec_9_inp = dec_9;
  dec_129_inp = dec_129;
  dec_169_inp = dec_169;
  dec_255_inp = dec_255;
  dec_1_inp = dec_1;
  dec_0_inp = dec_0;
  int t0_inp;
  int t1_inp;
  int r0_inp;
  int r1_inp;
  int r2_inp;
  int r3_inp;
  int r4_inp;
  int r5_inp;
  int r6_inp;
  int r7_inp;
  int r8_inp;
  int r9_inp;
  int r10_inp;
  int r11_inp;
  int r12_inp;
  int r13_inp;
  int r14_inp;
  int r15_inp;
  int r16_inp;
  int r17_inp;
  int r18_inp;
  int r19_inp;
  int r20_inp;
  int r21_inp;
  int r22_inp;
  int r23_inp;
  int r24_inp;
  int r25_inp;
  int r26_inp;
  int r27_inp;
  int r28_inp;
  int r29_inp;
  int r30_inp;
  int r31_inp;
  int r32_inp;
  int r33_inp;
  int r34_inp;
  int r35_inp;
  int r36_inp;
  int r37_inp;
  int r38_inp;
  int r39_inp;
  int r40_inp;
  int r41_inp;
  int r42_inp;
  int r43_inp;
  int r44_inp;
  int r45_inp;
  int r46_inp;
  int r47_inp;
  int r48_inp;
  int r49_inp;
  int r50_inp;
  int r51_inp;
  int r52_inp;
  int r53_inp;
  int r54_inp;
  int r55_inp;
  int r56_inp;
  int r57_inp;
  int r58_inp;
  int r59_inp;
  int r60_inp;
  int r61_inp;
  int r62_inp;
  int r63_inp;
  int r64_inp;
  int r65_inp;
  int r66_inp;
  int r67_inp;
  int r68_inp;
  int r69_inp;
  int r70_inp;
  int r71_inp;
  t0_inp = t0;
  t1_inp = t1;
  r0_inp = r0;
  r1_inp = r1;
  r2_inp = r2;
  r3_inp = r3;
  r4_inp = r4;
  r5_inp = r5;
  r6_inp = r6;
  r7_inp = r7;
  r8_inp = r8;
  r9_inp = r9;
  r10_inp = r10;
  r11_inp = r11;
  r12_inp = r12;
  r13_inp = r13;
  r14_inp = r14;
  r15_inp = r15;
  r16_inp = r16;
  r17_inp = r17;
  r18_inp = r18;
  r19_inp = r19;
  r20_inp = r20;
  r21_inp = r21;
  r22_inp = r22;
  r23_inp = r23;
  r24_inp = r24;
  r25_inp = r25;
  r26_inp = r26;
  r27_inp = r27;
  r28_inp = r28;
  r29_inp = r29;
  r30_inp = r30;
  r31_inp = r31;
  r32_inp = r32;
  r33_inp = r33;
  r34_inp = r34;
  r35_inp = r35;
  r36_inp = r36;
  r37_inp = r37;
  r38_inp = r38;
  r39_inp = r39;
  r40_inp = r40;
  r41_inp = r41;
  r42_inp = r42;
  r43_inp = r43;
  r44_inp = r44;
  r45_inp = r45;
  r46_inp = r46;
  r47_inp = r47;
  r48_inp = r48;
  r49_inp = r49;
  r50_inp = r50;
  r51_inp = r51;
  r52_inp = r52;
  r53_inp = r53;
  r54_inp = r54;
  r55_inp = r55;
  r56_inp = r56;
  r57_inp = r57;
  r58_inp = r58;
  r59_inp = r59;
  r60_inp = r60;
  r61_inp = r61;
  r62_inp = r62;
  r63_inp = r63;
  r64_inp = r64;
  r65_inp = r65;
  r66_inp = r66;
  r67_inp = r67;
  r68_inp = r68;
  r69_inp = r69;
  r70_inp = r70;
  r71_inp = r71;
  int t2;
  int t3;
  int t4;
  int t5;
  int t6;
  int t7;
  int y_G256_newbasis0;
  int cond_G256_newbasis0;
  int yxorb_G256_newbasis0;
  int negCond_G256_newbasis0;
  int tempy_G256_newbasis0;
  int tempyIntoNegCond_G256_newbasis0;
  int y1_G256_newbasis0;
  int y2_G256_newbasis0;
  int y3_G256_newbasis0;
  int y4_G256_newbasis0;
  int y5_G256_newbasis0;
  int y6_G256_newbasis0;
  int y7_G256_newbasis0;
  int y8_G256_newbasis0;
  int cond1_G256_newbasis0;
  int cond2_G256_newbasis0;
  int cond3_G256_newbasis0;
  int cond4_G256_newbasis0;
  int cond5_G256_newbasis0;
  int cond6_G256_newbasis0;
  int cond7_G256_newbasis0;
  int cond8_G256_newbasis0;
  int yxorb1_G256_newbasis0;
  int yxorb2_G256_newbasis0;
  int yxorb3_G256_newbasis0;
  int yxorb4_G256_newbasis0;
  int yxorb5_G256_newbasis0;
  int yxorb6_G256_newbasis0;
  int yxorb7_G256_newbasis0;
  int yxorb8_G256_newbasis0;
  int negCond1_G256_newbasis0;
  int negCond2_G256_newbasis0;
  int negCond3_G256_newbasis0;
  int negCond4_G256_newbasis0;
  int negCond5_G256_newbasis0;
  int negCond6_G256_newbasis0;
  int negCond7_G256_newbasis0;
  int negCond8_G256_newbasis0;
  int tempy1_G256_newbasis0;
  int tempy2_G256_newbasis0;
  int tempy3_G256_newbasis0;
  int tempy4_G256_newbasis0;
  int tempy5_G256_newbasis0;
  int tempy6_G256_newbasis0;
  int tempy7_G256_newbasis0;
  int tempy8_G256_newbasis0;
  int ny1_G256_newbasis0;
  int ny2_G256_newbasis0;
  int ny3_G256_newbasis0;
  int ny4_G256_newbasis0;
  int ny5_G256_newbasis0;
  int ny6_G256_newbasis0;
  int ny7_G256_newbasis0;
  int ny8_G256_newbasis0;
  int tempyIntoNegCond1_G256_newbasis0;
  int tempyIntoNegCond2_G256_newbasis0;
  int tempyIntoNegCond3_G256_newbasis0;
  int tempyIntoNegCond4_G256_newbasis0;
  int tempyIntoNegCond5_G256_newbasis0;
  int tempyIntoNegCond6_G256_newbasis0;
  int tempyIntoNegCond7_G256_newbasis0;
  int tempyIntoNegCond8_G256_newbasis0;
  int x1_G256_newbasis0;
  int x2_G256_newbasis0;
  int x3_G256_newbasis0;
  int x4_G256_newbasis0;
  int x5_G256_newbasis0;
  int x6_G256_newbasis0;
  int x7_G256_newbasis0;
  int x8_G256_newbasis0;
  int z_y_G256_newbasis0;
  int z_cond_G256_newbasis0;
  int z_yxorb_G256_newbasis0;
  int z_negCond_G256_newbasis0;
  int z_tempy_G256_newbasis0;
  int z_tempyIntoNegCond_G256_newbasis0;
  int z_y1_G256_newbasis0;
  int z_y2_G256_newbasis0;
  int z_y3_G256_newbasis0;
  int z_y4_G256_newbasis0;
  int z_y5_G256_newbasis0;
  int z_y6_G256_newbasis0;
  int z_y7_G256_newbasis0;
  int z_y8_G256_newbasis0;
  int z_cond1_G256_newbasis0;
  int z_cond2_G256_newbasis0;
  int z_cond3_G256_newbasis0;
  int z_cond4_G256_newbasis0;
  int z_cond5_G256_newbasis0;
  int z_cond6_G256_newbasis0;
  int z_cond7_G256_newbasis0;
  int z_cond8_G256_newbasis0;
  int z_yxorb1_G256_newbasis0;
  int z_yxorb2_G256_newbasis0;
  int z_yxorb3_G256_newbasis0;
  int z_yxorb4_G256_newbasis0;
  int z_yxorb5_G256_newbasis0;
  int z_yxorb6_G256_newbasis0;
  int z_yxorb7_G256_newbasis0;
  int z_yxorb8_G256_newbasis0;
  int z_negCond1_G256_newbasis0;
  int z_negCond2_G256_newbasis0;
  int z_negCond3_G256_newbasis0;
  int z_negCond4_G256_newbasis0;
  int z_negCond5_G256_newbasis0;
  int z_negCond6_G256_newbasis0;
  int z_negCond7_G256_newbasis0;
  int z_negCond8_G256_newbasis0;
  int z_tempy1_G256_newbasis0;
  int z_tempy2_G256_newbasis0;
  int z_tempy3_G256_newbasis0;
  int z_tempy4_G256_newbasis0;
  int z_tempy5_G256_newbasis0;
  int z_tempy6_G256_newbasis0;
  int z_tempy7_G256_newbasis0;
  int z_tempy8_G256_newbasis0;
  int z_ny1_G256_newbasis0;
  int z_ny2_G256_newbasis0;
  int z_ny3_G256_newbasis0;
  int z_ny4_G256_newbasis0;
  int z_ny5_G256_newbasis0;
  int z_ny6_G256_newbasis0;
  int z_ny7_G256_newbasis0;
  int z_ny8_G256_newbasis0;
  int z_tempyIntoNegCond1_G256_newbasis0;
  int z_tempyIntoNegCond2_G256_newbasis0;
  int z_tempyIntoNegCond3_G256_newbasis0;
  int z_tempyIntoNegCond4_G256_newbasis0;
  int z_tempyIntoNegCond5_G256_newbasis0;
  int z_tempyIntoNegCond6_G256_newbasis0;
  int z_tempyIntoNegCond7_G256_newbasis0;
  int z_tempyIntoNegCond8_G256_newbasis0;
  int z_x1_G256_newbasis0;
  int z_x2_G256_newbasis0;
  int z_x3_G256_newbasis0;
  int z_x4_G256_newbasis0;
  int z_x5_G256_newbasis0;
  int z_x6_G256_newbasis0;
  int z_x7_G256_newbasis0;
  int z_x8_G256_newbasis0;
  y_G256_newbasis0 = dec_0_inp;
  tempy1_G256_newbasis0 = y_G256_newbasis0;
  cond1_G256_newbasis0 = t0_inp & dec_1_inp;
  negCond1_G256_newbasis0 = !cond1_G256_newbasis0;
  yxorb1_G256_newbasis0 = y_G256_newbasis0 ^ dec_255_inp;
  ny1_G256_newbasis0 = cond1_G256_newbasis0 * yxorb1_G256_newbasis0;
  tempyIntoNegCond1_G256_newbasis0 = tempy1_G256_newbasis0 * negCond1_G256_newbasis0;
  y1_G256_newbasis0 = ny1_G256_newbasis0 + tempyIntoNegCond1_G256_newbasis0;
  x1_G256_newbasis0 = t0_inp >> dec_1_inp;
  tempy2_G256_newbasis0 = y1_G256_newbasis0;
  cond2_G256_newbasis0 = x1_G256_newbasis0 & dec_1_inp;
  negCond2_G256_newbasis0 = !cond2_G256_newbasis0;
  yxorb2_G256_newbasis0 = y1_G256_newbasis0 ^ dec_169_inp;
  ny2_G256_newbasis0 = cond2_G256_newbasis0 * yxorb2_G256_newbasis0;
  tempyIntoNegCond2_G256_newbasis0 = tempy2_G256_newbasis0 * negCond2_G256_newbasis0;
  y2_G256_newbasis0 = ny2_G256_newbasis0 + tempyIntoNegCond2_G256_newbasis0;
  x2_G256_newbasis0 = x1_G256_newbasis0 >> dec_1_inp;
  tempy3_G256_newbasis0 = y2_G256_newbasis0;
  cond3_G256_newbasis0 = x2_G256_newbasis0 & dec_1_inp;
  negCond3_G256_newbasis0 = !cond3_G256_newbasis0;
  yxorb3_G256_newbasis0 = y2_G256_newbasis0 ^ dec_129_inp;
  ny3_G256_newbasis0 = cond3_G256_newbasis0 * yxorb3_G256_newbasis0;
  tempyIntoNegCond3_G256_newbasis0 = tempy3_G256_newbasis0 * negCond3_G256_newbasis0;
  y3_G256_newbasis0 = ny3_G256_newbasis0 + tempyIntoNegCond3_G256_newbasis0;
  x3_G256_newbasis0 = x2_G256_newbasis0 >> dec_1_inp;
  tempy4_G256_newbasis0 = y3_G256_newbasis0;
  cond4_G256_newbasis0 = x3_G256_newbasis0 & dec_1_inp;
  negCond4_G256_newbasis0 = !cond4_G256_newbasis0;
  yxorb4_G256_newbasis0 = y3_G256_newbasis0 ^ dec_9_inp;
  ny4_G256_newbasis0 = cond4_G256_newbasis0 * yxorb4_G256_newbasis0;
  tempyIntoNegCond4_G256_newbasis0 = tempy4_G256_newbasis0 * negCond4_G256_newbasis0;
  y4_G256_newbasis0 = ny4_G256_newbasis0 + tempyIntoNegCond4_G256_newbasis0;
  x4_G256_newbasis0 = x3_G256_newbasis0 >> dec_1_inp;
  tempy5_G256_newbasis0 = y4_G256_newbasis0;
  cond5_G256_newbasis0 = x4_G256_newbasis0 & dec_1_inp;
  negCond5_G256_newbasis0 = !cond5_G256_newbasis0;
  yxorb5_G256_newbasis0 = y4_G256_newbasis0 ^ dec_72_inp;
  ny5_G256_newbasis0 = cond5_G256_newbasis0 * yxorb5_G256_newbasis0;
  tempyIntoNegCond5_G256_newbasis0 = tempy5_G256_newbasis0 * negCond5_G256_newbasis0;
  y5_G256_newbasis0 = ny5_G256_newbasis0 + tempyIntoNegCond5_G256_newbasis0;
  x5_G256_newbasis0 = x4_G256_newbasis0 >> dec_1_inp;
  tempy6_G256_newbasis0 = y5_G256_newbasis0;
  cond6_G256_newbasis0 = x5_G256_newbasis0 & dec_1_inp;
  negCond6_G256_newbasis0 = !cond6_G256_newbasis0;
  yxorb6_G256_newbasis0 = y5_G256_newbasis0 ^ dec_242_inp;
  ny6_G256_newbasis0 = cond6_G256_newbasis0 * yxorb6_G256_newbasis0;
  tempyIntoNegCond6_G256_newbasis0 = tempy6_G256_newbasis0 * negCond6_G256_newbasis0;
  y6_G256_newbasis0 = ny6_G256_newbasis0 + tempyIntoNegCond6_G256_newbasis0;
  x6_G256_newbasis0 = x5_G256_newbasis0 >> dec_1_inp;
  tempy7_G256_newbasis0 = y6_G256_newbasis0;
  cond7_G256_newbasis0 = x6_G256_newbasis0 & dec_1_inp;
  negCond7_G256_newbasis0 = !cond7_G256_newbasis0;
  yxorb7_G256_newbasis0 = y6_G256_newbasis0 ^ dec_243_inp;
  ny7_G256_newbasis0 = cond7_G256_newbasis0 * yxorb7_G256_newbasis0;
  tempyIntoNegCond7_G256_newbasis0 = tempy7_G256_newbasis0 * negCond7_G256_newbasis0;
  y7_G256_newbasis0 = ny7_G256_newbasis0 + tempyIntoNegCond7_G256_newbasis0;
  x7_G256_newbasis0 = x6_G256_newbasis0 >> dec_1_inp;
  tempy8_G256_newbasis0 = y7_G256_newbasis0;
  cond8_G256_newbasis0 = x7_G256_newbasis0 & dec_1_inp;
  negCond8_G256_newbasis0 = !cond8_G256_newbasis0;
  yxorb8_G256_newbasis0 = y7_G256_newbasis0 ^ dec_152_inp;
  ny8_G256_newbasis0 = cond8_G256_newbasis0 * yxorb8_G256_newbasis0;
  tempyIntoNegCond8_G256_newbasis0 = tempy8_G256_newbasis0 * negCond8_G256_newbasis0;
  y8_G256_newbasis0 = ny8_G256_newbasis0 + tempyIntoNegCond8_G256_newbasis0;
  x8_G256_newbasis0 = x7_G256_newbasis0 >> dec_1_inp;
  t2 = y8_G256_newbasis0;
  z_y_G256_newbasis0 = dec_0_inp;
  z_tempy1_G256_newbasis0 = z_y_G256_newbasis0;
  z_cond1_G256_newbasis0 = t1_inp & dec_1_inp;
  z_negCond1_G256_newbasis0 = !z_cond1_G256_newbasis0;
  z_yxorb1_G256_newbasis0 = z_y_G256_newbasis0 ^ dec_255_inp;
  z_ny1_G256_newbasis0 = z_cond1_G256_newbasis0 * z_yxorb1_G256_newbasis0;
  z_tempyIntoNegCond1_G256_newbasis0 = z_tempy1_G256_newbasis0 * z_negCond1_G256_newbasis0;
  z_y1_G256_newbasis0 = z_ny1_G256_newbasis0 + z_tempyIntoNegCond1_G256_newbasis0;
  z_x1_G256_newbasis0 = t1_inp >> dec_1_inp;
  z_tempy2_G256_newbasis0 = z_y1_G256_newbasis0;
  z_cond2_G256_newbasis0 = z_x1_G256_newbasis0 & dec_1_inp;
  z_negCond2_G256_newbasis0 = !z_cond2_G256_newbasis0;
  z_yxorb2_G256_newbasis0 = z_y1_G256_newbasis0 ^ dec_169_inp;
  z_ny2_G256_newbasis0 = z_cond2_G256_newbasis0 * z_yxorb2_G256_newbasis0;
  z_tempyIntoNegCond2_G256_newbasis0 = z_tempy2_G256_newbasis0 * z_negCond2_G256_newbasis0;
  z_y2_G256_newbasis0 = z_ny2_G256_newbasis0 + z_tempyIntoNegCond2_G256_newbasis0;
  z_x2_G256_newbasis0 = z_x1_G256_newbasis0 >> dec_1_inp;
  z_tempy3_G256_newbasis0 = z_y2_G256_newbasis0;
  z_cond3_G256_newbasis0 = z_x2_G256_newbasis0 & dec_1_inp;
  z_negCond3_G256_newbasis0 = !z_cond3_G256_newbasis0;
  z_yxorb3_G256_newbasis0 = z_y2_G256_newbasis0 ^ dec_129_inp;
  z_ny3_G256_newbasis0 = z_cond3_G256_newbasis0 * z_yxorb3_G256_newbasis0;
  z_tempyIntoNegCond3_G256_newbasis0 = z_tempy3_G256_newbasis0 * z_negCond3_G256_newbasis0;
  z_y3_G256_newbasis0 = z_ny3_G256_newbasis0 + z_tempyIntoNegCond3_G256_newbasis0;
  z_x3_G256_newbasis0 = z_x2_G256_newbasis0 >> dec_1_inp;
  z_tempy4_G256_newbasis0 = z_y3_G256_newbasis0;
  z_cond4_G256_newbasis0 = z_x3_G256_newbasis0 & dec_1_inp;
  z_negCond4_G256_newbasis0 = !z_cond4_G256_newbasis0;
  z_yxorb4_G256_newbasis0 = z_y3_G256_newbasis0 ^ dec_9_inp;
  z_ny4_G256_newbasis0 = z_cond4_G256_newbasis0 * z_yxorb4_G256_newbasis0;
  z_tempyIntoNegCond4_G256_newbasis0 = z_tempy4_G256_newbasis0 * z_negCond4_G256_newbasis0;
  z_y4_G256_newbasis0 = z_ny4_G256_newbasis0 + z_tempyIntoNegCond4_G256_newbasis0;
  z_x4_G256_newbasis0 = z_x3_G256_newbasis0 >> dec_1_inp;
  z_tempy5_G256_newbasis0 = z_y4_G256_newbasis0;
  z_cond5_G256_newbasis0 = z_x4_G256_newbasis0 & dec_1_inp;
  z_negCond5_G256_newbasis0 = !z_cond5_G256_newbasis0;
  z_yxorb5_G256_newbasis0 = z_y4_G256_newbasis0 ^ dec_72_inp;
  z_ny5_G256_newbasis0 = z_cond5_G256_newbasis0 * z_yxorb5_G256_newbasis0;
  z_tempyIntoNegCond5_G256_newbasis0 = z_tempy5_G256_newbasis0 * z_negCond5_G256_newbasis0;
  z_y5_G256_newbasis0 = z_ny5_G256_newbasis0 + z_tempyIntoNegCond5_G256_newbasis0;
  z_x5_G256_newbasis0 = z_x4_G256_newbasis0 >> dec_1_inp;
  z_tempy6_G256_newbasis0 = z_y5_G256_newbasis0;
  z_cond6_G256_newbasis0 = z_x5_G256_newbasis0 & dec_1_inp;
  z_negCond6_G256_newbasis0 = !z_cond6_G256_newbasis0;
  z_yxorb6_G256_newbasis0 = z_y5_G256_newbasis0 ^ dec_242_inp;
  z_ny6_G256_newbasis0 = z_cond6_G256_newbasis0 * z_yxorb6_G256_newbasis0;
  z_tempyIntoNegCond6_G256_newbasis0 = z_tempy6_G256_newbasis0 * z_negCond6_G256_newbasis0;
  z_y6_G256_newbasis0 = z_ny6_G256_newbasis0 + z_tempyIntoNegCond6_G256_newbasis0;
  z_x6_G256_newbasis0 = z_x5_G256_newbasis0 >> dec_1_inp;
  z_tempy7_G256_newbasis0 = z_y6_G256_newbasis0;
  z_cond7_G256_newbasis0 = z_x6_G256_newbasis0 & dec_1_inp;
  z_negCond7_G256_newbasis0 = !z_cond7_G256_newbasis0;
  z_yxorb7_G256_newbasis0 = z_y6_G256_newbasis0 ^ dec_243_inp;
  z_ny7_G256_newbasis0 = z_cond7_G256_newbasis0 * z_yxorb7_G256_newbasis0;
  z_tempyIntoNegCond7_G256_newbasis0 = z_tempy7_G256_newbasis0 * z_negCond7_G256_newbasis0;
  z_y7_G256_newbasis0 = z_ny7_G256_newbasis0 + z_tempyIntoNegCond7_G256_newbasis0;
  z_x7_G256_newbasis0 = z_x6_G256_newbasis0 >> dec_1_inp;
  z_tempy8_G256_newbasis0 = z_y7_G256_newbasis0;
  z_cond8_G256_newbasis0 = z_x7_G256_newbasis0 & dec_1_inp;
  z_negCond8_G256_newbasis0 = !z_cond8_G256_newbasis0;
  z_yxorb8_G256_newbasis0 = z_y7_G256_newbasis0 ^ dec_152_inp;
  z_ny8_G256_newbasis0 = z_cond8_G256_newbasis0 * z_yxorb8_G256_newbasis0;
  z_tempyIntoNegCond8_G256_newbasis0 = z_tempy8_G256_newbasis0 * z_negCond8_G256_newbasis0;
  z_y8_G256_newbasis0 = z_ny8_G256_newbasis0 + z_tempyIntoNegCond8_G256_newbasis0;
  z_x8_G256_newbasis0 = z_x7_G256_newbasis0 >> dec_1_inp;
  t3 = z_y8_G256_newbasis0;
  int a0_G256_inv0;
  int a1_G256_inv0;
  int a0_0_G256_inv0;
  int a1_0_G256_inv0;
  int b0_G256_inv0;
  int b1_G256_inv0;
  int c0_G256_inv0;
  int c1_G256_inv0;
  int d0_G256_inv0;
  int d1_G256_inv0;
  int e0_G256_inv0;
  int e1_G256_inv0;
  int p0_G256_inv0;
  int p1_G256_inv0;
  int q0_G256_inv0;
  int q1_G256_inv0;
  int a0xorb0_G256_inv0;
  int a1xorb1_G256_inv0;
  int c0xord0_G256_inv0;
  int c1xord1_G256_inv0;
  int a0_G16_sq_scl0_G256_inv0;
  int a1_G16_sq_scl0_G256_inv0;
  int b0_G16_sq_scl0_G256_inv0;
  int b1_G16_sq_scl0_G256_inv0;
  int p0_0_G16_sq_scl0_G256_inv0;
  int p1_0_G16_sq_scl0_G256_inv0;
  int a0_0_G16_sq_scl0_G256_inv0;
  int a1_0_G16_sq_scl0_G256_inv0;
  int q0_0_G16_sq_scl0_G256_inv0;
  int q1_0_G16_sq_scl0_G256_inv0;
  int p0_G16_sq_scl0_G256_inv0;
  int p1_G16_sq_scl0_G256_inv0;
  int q0_G16_sq_scl0_G256_inv0;
  int q1_G16_sq_scl0_G256_inv0;
  int a0_G4_sq0_G16_sq_scl0_G256_inv0;
  int a1_G4_sq0_G16_sq_scl0_G256_inv0;
  int b0_G4_sq0_G16_sq_scl0_G256_inv0;
  int b1_G4_sq0_G16_sq_scl0_G256_inv0;
  int a0_0_G4_sq0_G16_sq_scl0_G256_inv0;
  int a1_0_G4_sq0_G16_sq_scl0_G256_inv0;
  int b0ls1_G4_sq0_G16_sq_scl0_G256_inv0;
  int b1ls1_G4_sq0_G16_sq_scl0_G256_inv0;
  int a0_G4_sq1_G16_sq_scl0_G256_inv0;
  int a1_G4_sq1_G16_sq_scl0_G256_inv0;
  int b0_G4_sq1_G16_sq_scl0_G256_inv0;
  int b1_G4_sq1_G16_sq_scl0_G256_inv0;
  int a0_0_G4_sq1_G16_sq_scl0_G256_inv0;
  int a1_0_G4_sq1_G16_sq_scl0_G256_inv0;
  int b0ls1_G4_sq1_G16_sq_scl0_G256_inv0;
  int b1ls1_G4_sq1_G16_sq_scl0_G256_inv0;
  int a0_G4_scl_N20_G16_sq_scl0_G256_inv0;
  int a1_G4_scl_N20_G16_sq_scl0_G256_inv0;
  int b0_G4_scl_N20_G16_sq_scl0_G256_inv0;
  int b1_G4_scl_N20_G16_sq_scl0_G256_inv0;
  int p1_G4_scl_N20_G16_sq_scl0_G256_inv0;
  int p2_G4_scl_N20_G16_sq_scl0_G256_inv0;
  int q1_G4_scl_N20_G16_sq_scl0_G256_inv0;
  int q2_G4_scl_N20_G16_sq_scl0_G256_inv0;
  int a0_0_G4_scl_N20_G16_sq_scl0_G256_inv0;
  int a1_0_G4_scl_N20_G16_sq_scl0_G256_inv0;
  int p0_G4_scl_N20_G16_sq_scl0_G256_inv0;
  int q0_G4_scl_N20_G16_sq_scl0_G256_inv0;
  int p0ls1_G4_scl_N20_G16_sq_scl0_G256_inv0;
  int p1ls1_G4_scl_N20_G16_sq_scl0_G256_inv0;
  int p0ls2_G16_sq_scl0_G256_inv0;
  int p1ls2_G16_sq_scl0_G256_inv0;
  int r00_G16_mul0_G256_inv0;
  int v_r1_G16_mul0_G256_inv0;
  int r20_G16_mul0_G256_inv0;
  int r30_G16_mul0_G256_inv0;
  int r40_G16_mul0_G256_inv0;
  int r50_G16_mul0_G256_inv0;
  int r60_G16_mul0_G256_inv0;
  int r70_G16_mul0_G256_inv0;
  int r80_G16_mul0_G256_inv0;
  int r90_G16_mul0_G256_inv0;
  int r100_G16_mul0_G256_inv0;
  int r110_G16_mul0_G256_inv0;
  int r120_G16_mul0_G256_inv0;
  int r130_G16_mul0_G256_inv0;
  int r140_G16_mul0_G256_inv0;
  int r150_G16_mul0_G256_inv0;
  int r160_G16_mul0_G256_inv0;
  int r170_G16_mul0_G256_inv0;
  int a0_G16_mul0_G256_inv0;
  int a1_G16_mul0_G256_inv0;
  int b0_G16_mul0_G256_inv0;
  int b1_G16_mul0_G256_inv0;
  int c0_G16_mul0_G256_inv0;
  int c1_G16_mul0_G256_inv0;
  int d0_G16_mul0_G256_inv0;
  int d1_G16_mul0_G256_inv0;
  int p0_G16_mul0_G256_inv0;
  int p1_G16_mul0_G256_inv0;
  int q0_G16_mul0_G256_inv0;
  int q1_G16_mul0_G256_inv0;
  int axorb_0_G16_mul0_G256_inv0;
  int cxord_0_G16_mul0_G256_inv0;
  int axorb_1_G16_mul0_G256_inv0;
  int cxord_1_G16_mul0_G256_inv0;
  int a0_0_G16_mul0_G256_inv0;
  int a1_0_G16_mul0_G256_inv0;
  int c0_0_G16_mul0_G256_inv0;
  int c1_0_G16_mul0_G256_inv0;
  int e0_G16_mul0_G256_inv0;
  int e1_G16_mul0_G256_inv0;
  int p0_0_G16_mul0_G256_inv0;
  int p1_0_G16_mul0_G256_inv0;
  int q0_0_G16_mul0_G256_inv0;
  int q1_0_G16_mul0_G256_inv0;
  int r00_G4_mul0_G16_mul0_G256_inv0;
  int r10_G4_mul0_G16_mul0_G256_inv0;
  int r20_G4_mul0_G16_mul0_G256_inv0;
  int r30_G4_mul0_G16_mul0_G256_inv0;
  int r40_G4_mul0_G16_mul0_G256_inv0;
  int r50_G4_mul0_G16_mul0_G256_inv0;
  int a0_G4_mul0_G16_mul0_G256_inv0;
  int a0_0_G4_mul0_G16_mul0_G256_inv0;
  int b0_G4_mul0_G16_mul0_G256_inv0;
  int c0_G4_mul0_G16_mul0_G256_inv0;
  int c0_0_G4_mul0_G16_mul0_G256_inv0;
  int c1_0_G4_mul0_G16_mul0_G256_inv0;
  int d0_G4_mul0_G16_mul0_G256_inv0;
  int p0_G4_mul0_G16_mul0_G256_inv0;
  int q0_G4_mul0_G16_mul0_G256_inv0;
  int a1_G4_mul0_G16_mul0_G256_inv0;
  int a1_0_G4_mul0_G16_mul0_G256_inv0;
  int b1_G4_mul0_G16_mul0_G256_inv0;
  int c1_G4_mul0_G16_mul0_G256_inv0;
  int d1_G4_mul0_G16_mul0_G256_inv0;
  int p1_G4_mul0_G16_mul0_G256_inv0;
  int q1_G4_mul0_G16_mul0_G256_inv0;
  int axorb_0_G4_mul0_G16_mul0_G256_inv0;
  int cxord_0_G4_mul0_G16_mul0_G256_inv0;
  int axorb_1_G4_mul0_G16_mul0_G256_inv0;
  int cxord_1_G4_mul0_G16_mul0_G256_inv0;
  int e0_G4_mul0_G16_mul0_G256_inv0;
  int e1_G4_mul0_G16_mul0_G256_inv0;
  int p0_0_G4_mul0_G16_mul0_G256_inv0;
  int p1_0_G4_mul0_G16_mul0_G256_inv0;
  int q0_0_G4_mul0_G16_mul0_G256_inv0;
  int q1_0_G4_mul0_G16_mul0_G256_inv0;
  int r00_hpc10_G4_mul0_G16_mul0_G256_inv0;
  int r10_hpc10_G4_mul0_G16_mul0_G256_inv0;
  int b0_preshared_hpc10_G4_mul0_G16_mul0_G256_inv0;
  int b1_preshared_hpc10_G4_mul0_G16_mul0_G256_inv0;
  int i1_hpc10_G4_mul0_G16_mul0_G256_inv0;
  int i2_hpc10_G4_mul0_G16_mul0_G256_inv0;
  int p2_hpc10_G4_mul0_G16_mul0_G256_inv0;
  int p3_hpc10_G4_mul0_G16_mul0_G256_inv0;
  int p1_hpc10_G4_mul0_G16_mul0_G256_inv0;
  int p4_hpc10_G4_mul0_G16_mul0_G256_inv0;
  int r00_hpc11_G4_mul0_G16_mul0_G256_inv0;
  int r10_hpc11_G4_mul0_G16_mul0_G256_inv0;
  int b0_preshared_hpc11_G4_mul0_G16_mul0_G256_inv0;
  int b1_preshared_hpc11_G4_mul0_G16_mul0_G256_inv0;
  int i1_hpc11_G4_mul0_G16_mul0_G256_inv0;
  int i2_hpc11_G4_mul0_G16_mul0_G256_inv0;
  int p2_hpc11_G4_mul0_G16_mul0_G256_inv0;
  int p3_hpc11_G4_mul0_G16_mul0_G256_inv0;
  int p1_hpc11_G4_mul0_G16_mul0_G256_inv0;
  int p4_hpc11_G4_mul0_G16_mul0_G256_inv0;
  int r00_hpc12_G4_mul0_G16_mul0_G256_inv0;
  int r10_hpc12_G4_mul0_G16_mul0_G256_inv0;
  int b0_preshared_hpc12_G4_mul0_G16_mul0_G256_inv0;
  int b1_preshared_hpc12_G4_mul0_G16_mul0_G256_inv0;
  int i1_hpc12_G4_mul0_G16_mul0_G256_inv0;
  int i2_hpc12_G4_mul0_G16_mul0_G256_inv0;
  int p2_hpc12_G4_mul0_G16_mul0_G256_inv0;
  int p3_hpc12_G4_mul0_G16_mul0_G256_inv0;
  int p1_hpc12_G4_mul0_G16_mul0_G256_inv0;
  int p4_hpc12_G4_mul0_G16_mul0_G256_inv0;
  int p0ls1_G4_mul0_G16_mul0_G256_inv0;
  int p1ls1_G4_mul0_G16_mul0_G256_inv0;
  int e01_G16_mul0_G256_inv0;
  int e11_G16_mul0_G256_inv0;
  int a0_G4_scl_N0_G16_mul0_G256_inv0;
  int a1_G4_scl_N0_G16_mul0_G256_inv0;
  int b0_G4_scl_N0_G16_mul0_G256_inv0;
  int b1_G4_scl_N0_G16_mul0_G256_inv0;
  int p0_G4_scl_N0_G16_mul0_G256_inv0;
  int p1_G4_scl_N0_G16_mul0_G256_inv0;
  int q0_G4_scl_N0_G16_mul0_G256_inv0;
  int q1_G4_scl_N0_G16_mul0_G256_inv0;
  int a0_0_G4_scl_N0_G16_mul0_G256_inv0;
  int a1_0_G4_scl_N0_G16_mul0_G256_inv0;
  int p0ls1_G4_scl_N0_G16_mul0_G256_inv0;
  int p1ls1_G4_scl_N0_G16_mul0_G256_inv0;
  int r00_G4_mul1_G16_mul0_G256_inv0;
  int r10_G4_mul1_G16_mul0_G256_inv0;
  int r20_G4_mul1_G16_mul0_G256_inv0;
  int r30_G4_mul1_G16_mul0_G256_inv0;
  int r40_G4_mul1_G16_mul0_G256_inv0;
  int r50_G4_mul1_G16_mul0_G256_inv0;
  int a0_G4_mul1_G16_mul0_G256_inv0;
  int a0_0_G4_mul1_G16_mul0_G256_inv0;
  int b0_G4_mul1_G16_mul0_G256_inv0;
  int c0_G4_mul1_G16_mul0_G256_inv0;
  int c0_0_G4_mul1_G16_mul0_G256_inv0;
  int c1_0_G4_mul1_G16_mul0_G256_inv0;
  int d0_G4_mul1_G16_mul0_G256_inv0;
  int p0_G4_mul1_G16_mul0_G256_inv0;
  int q0_G4_mul1_G16_mul0_G256_inv0;
  int a1_G4_mul1_G16_mul0_G256_inv0;
  int a1_0_G4_mul1_G16_mul0_G256_inv0;
  int b1_G4_mul1_G16_mul0_G256_inv0;
  int c1_G4_mul1_G16_mul0_G256_inv0;
  int d1_G4_mul1_G16_mul0_G256_inv0;
  int p1_G4_mul1_G16_mul0_G256_inv0;
  int q1_G4_mul1_G16_mul0_G256_inv0;
  int axorb_0_G4_mul1_G16_mul0_G256_inv0;
  int cxord_0_G4_mul1_G16_mul0_G256_inv0;
  int axorb_1_G4_mul1_G16_mul0_G256_inv0;
  int cxord_1_G4_mul1_G16_mul0_G256_inv0;
  int e0_G4_mul1_G16_mul0_G256_inv0;
  int e1_G4_mul1_G16_mul0_G256_inv0;
  int p0_0_G4_mul1_G16_mul0_G256_inv0;
  int p1_0_G4_mul1_G16_mul0_G256_inv0;
  int q0_0_G4_mul1_G16_mul0_G256_inv0;
  int q1_0_G4_mul1_G16_mul0_G256_inv0;
  int r00_hpc10_G4_mul1_G16_mul0_G256_inv0;
  int r10_hpc10_G4_mul1_G16_mul0_G256_inv0;
  int b0_preshared_hpc10_G4_mul1_G16_mul0_G256_inv0;
  int b1_preshared_hpc10_G4_mul1_G16_mul0_G256_inv0;
  int i1_hpc10_G4_mul1_G16_mul0_G256_inv0;
  int i2_hpc10_G4_mul1_G16_mul0_G256_inv0;
  int p2_hpc10_G4_mul1_G16_mul0_G256_inv0;
  int p3_hpc10_G4_mul1_G16_mul0_G256_inv0;
  int p1_hpc10_G4_mul1_G16_mul0_G256_inv0;
  int p4_hpc10_G4_mul1_G16_mul0_G256_inv0;
  int r00_hpc11_G4_mul1_G16_mul0_G256_inv0;
  int r10_hpc11_G4_mul1_G16_mul0_G256_inv0;
  int b0_preshared_hpc11_G4_mul1_G16_mul0_G256_inv0;
  int b1_preshared_hpc11_G4_mul1_G16_mul0_G256_inv0;
  int i1_hpc11_G4_mul1_G16_mul0_G256_inv0;
  int i2_hpc11_G4_mul1_G16_mul0_G256_inv0;
  int p2_hpc11_G4_mul1_G16_mul0_G256_inv0;
  int p3_hpc11_G4_mul1_G16_mul0_G256_inv0;
  int p1_hpc11_G4_mul1_G16_mul0_G256_inv0;
  int p4_hpc11_G4_mul1_G16_mul0_G256_inv0;
  int r00_hpc12_G4_mul1_G16_mul0_G256_inv0;
  int r10_hpc12_G4_mul1_G16_mul0_G256_inv0;
  int b0_preshared_hpc12_G4_mul1_G16_mul0_G256_inv0;
  int b1_preshared_hpc12_G4_mul1_G16_mul0_G256_inv0;
  int i1_hpc12_G4_mul1_G16_mul0_G256_inv0;
  int i2_hpc12_G4_mul1_G16_mul0_G256_inv0;
  int p2_hpc12_G4_mul1_G16_mul0_G256_inv0;
  int p3_hpc12_G4_mul1_G16_mul0_G256_inv0;
  int p1_hpc12_G4_mul1_G16_mul0_G256_inv0;
  int p4_hpc12_G4_mul1_G16_mul0_G256_inv0;
  int p0ls1_G4_mul1_G16_mul0_G256_inv0;
  int p1ls1_G4_mul1_G16_mul0_G256_inv0;
  int r00_G4_mul2_G16_mul0_G256_inv0;
  int r10_G4_mul2_G16_mul0_G256_inv0;
  int r20_G4_mul2_G16_mul0_G256_inv0;
  int r30_G4_mul2_G16_mul0_G256_inv0;
  int r40_G4_mul2_G16_mul0_G256_inv0;
  int r50_G4_mul2_G16_mul0_G256_inv0;
  int a0_G4_mul2_G16_mul0_G256_inv0;
  int a0_0_G4_mul2_G16_mul0_G256_inv0;
  int b0_G4_mul2_G16_mul0_G256_inv0;
  int c0_G4_mul2_G16_mul0_G256_inv0;
  int c0_0_G4_mul2_G16_mul0_G256_inv0;
  int c1_0_G4_mul2_G16_mul0_G256_inv0;
  int d0_G4_mul2_G16_mul0_G256_inv0;
  int p0_G4_mul2_G16_mul0_G256_inv0;
  int q0_G4_mul2_G16_mul0_G256_inv0;
  int a1_G4_mul2_G16_mul0_G256_inv0;
  int a1_0_G4_mul2_G16_mul0_G256_inv0;
  int b1_G4_mul2_G16_mul0_G256_inv0;
  int c1_G4_mul2_G16_mul0_G256_inv0;
  int d1_G4_mul2_G16_mul0_G256_inv0;
  int p1_G4_mul2_G16_mul0_G256_inv0;
  int q1_G4_mul2_G16_mul0_G256_inv0;
  int axorb_0_G4_mul2_G16_mul0_G256_inv0;
  int cxord_0_G4_mul2_G16_mul0_G256_inv0;
  int axorb_1_G4_mul2_G16_mul0_G256_inv0;
  int cxord_1_G4_mul2_G16_mul0_G256_inv0;
  int e0_G4_mul2_G16_mul0_G256_inv0;
  int e1_G4_mul2_G16_mul0_G256_inv0;
  int p0_0_G4_mul2_G16_mul0_G256_inv0;
  int p1_0_G4_mul2_G16_mul0_G256_inv0;
  int q0_0_G4_mul2_G16_mul0_G256_inv0;
  int q1_0_G4_mul2_G16_mul0_G256_inv0;
  int r00_hpc10_G4_mul2_G16_mul0_G256_inv0;
  int r10_hpc10_G4_mul2_G16_mul0_G256_inv0;
  int b0_preshared_hpc10_G4_mul2_G16_mul0_G256_inv0;
  int b1_preshared_hpc10_G4_mul2_G16_mul0_G256_inv0;
  int i1_hpc10_G4_mul2_G16_mul0_G256_inv0;
  int i2_hpc10_G4_mul2_G16_mul0_G256_inv0;
  int p2_hpc10_G4_mul2_G16_mul0_G256_inv0;
  int p3_hpc10_G4_mul2_G16_mul0_G256_inv0;
  int p1_hpc10_G4_mul2_G16_mul0_G256_inv0;
  int p4_hpc10_G4_mul2_G16_mul0_G256_inv0;
  int r00_hpc11_G4_mul2_G16_mul0_G256_inv0;
  int r10_hpc11_G4_mul2_G16_mul0_G256_inv0;
  int b0_preshared_hpc11_G4_mul2_G16_mul0_G256_inv0;
  int b1_preshared_hpc11_G4_mul2_G16_mul0_G256_inv0;
  int i1_hpc11_G4_mul2_G16_mul0_G256_inv0;
  int i2_hpc11_G4_mul2_G16_mul0_G256_inv0;
  int p2_hpc11_G4_mul2_G16_mul0_G256_inv0;
  int p3_hpc11_G4_mul2_G16_mul0_G256_inv0;
  int p1_hpc11_G4_mul2_G16_mul0_G256_inv0;
  int p4_hpc11_G4_mul2_G16_mul0_G256_inv0;
  int r00_hpc12_G4_mul2_G16_mul0_G256_inv0;
  int r10_hpc12_G4_mul2_G16_mul0_G256_inv0;
  int b0_preshared_hpc12_G4_mul2_G16_mul0_G256_inv0;
  int b1_preshared_hpc12_G4_mul2_G16_mul0_G256_inv0;
  int i1_hpc12_G4_mul2_G16_mul0_G256_inv0;
  int i2_hpc12_G4_mul2_G16_mul0_G256_inv0;
  int p2_hpc12_G4_mul2_G16_mul0_G256_inv0;
  int p3_hpc12_G4_mul2_G16_mul0_G256_inv0;
  int p1_hpc12_G4_mul2_G16_mul0_G256_inv0;
  int p4_hpc12_G4_mul2_G16_mul0_G256_inv0;
  int p0ls1_G4_mul2_G16_mul0_G256_inv0;
  int p1ls1_G4_mul2_G16_mul0_G256_inv0;
  int p0ls2_G16_mul0_G256_inv0;
  int p1ls2_G16_mul0_G256_inv0;
  int r00_G16_inv0_G256_inv0;
  int v_r1_G16_inv0_G256_inv0;
  int r20_G16_inv0_G256_inv0;
  int r30_G16_inv0_G256_inv0;
  int r40_G16_inv0_G256_inv0;
  int r50_G16_inv0_G256_inv0;
  int r60_G16_inv0_G256_inv0;
  int r70_G16_inv0_G256_inv0;
  int r80_G16_inv0_G256_inv0;
  int r90_G16_inv0_G256_inv0;
  int r100_G16_inv0_G256_inv0;
  int r110_G16_inv0_G256_inv0;
  int r120_G16_inv0_G256_inv0;
  int r130_G16_inv0_G256_inv0;
  int r140_G16_inv0_G256_inv0;
  int r150_G16_inv0_G256_inv0;
  int r160_G16_inv0_G256_inv0;
  int r170_G16_inv0_G256_inv0;
  int a0_G16_inv0_G256_inv0;
  int a1_G16_inv0_G256_inv0;
  int a0_0_G16_inv0_G256_inv0;
  int a1_0_G16_inv0_G256_inv0;
  int b0_G16_inv0_G256_inv0;
  int b1_G16_inv0_G256_inv0;
  int c0_G16_inv0_G256_inv0;
  int c1_G16_inv0_G256_inv0;
  int c0_0_G16_inv0_G256_inv0;
  int c1_0_G16_inv0_G256_inv0;
  int d0_G16_inv0_G256_inv0;
  int d1_G16_inv0_G256_inv0;
  int e0_G16_inv0_G256_inv0;
  int e1_G16_inv0_G256_inv0;
  int p0_G16_inv0_G256_inv0;
  int p1_G16_inv0_G256_inv0;
  int q0_G16_inv0_G256_inv0;
  int q1_G16_inv0_G256_inv0;
  int a0xorb0_G16_inv0_G256_inv0;
  int a1xorb1_G16_inv0_G256_inv0;
  int c0xord0_G16_inv0_G256_inv0;
  int c1xord1_G16_inv0_G256_inv0;
  int a0_G4_sq2_G16_inv0_G256_inv0;
  int a1_G4_sq2_G16_inv0_G256_inv0;
  int b0_G4_sq2_G16_inv0_G256_inv0;
  int b1_G4_sq2_G16_inv0_G256_inv0;
  int a0_0_G4_sq2_G16_inv0_G256_inv0;
  int a1_0_G4_sq2_G16_inv0_G256_inv0;
  int b0ls1_G4_sq2_G16_inv0_G256_inv0;
  int b1ls1_G4_sq2_G16_inv0_G256_inv0;
  int a0_G4_scl_N1_G16_inv0_G256_inv0;
  int a1_G4_scl_N1_G16_inv0_G256_inv0;
  int b0_G4_scl_N1_G16_inv0_G256_inv0;
  int b1_G4_scl_N1_G16_inv0_G256_inv0;
  int p0_G4_scl_N1_G16_inv0_G256_inv0;
  int p1_G4_scl_N1_G16_inv0_G256_inv0;
  int q0_G4_scl_N1_G16_inv0_G256_inv0;
  int q1_G4_scl_N1_G16_inv0_G256_inv0;
  int a0_0_G4_scl_N1_G16_inv0_G256_inv0;
  int a1_0_G4_scl_N1_G16_inv0_G256_inv0;
  int p0ls1_G4_scl_N1_G16_inv0_G256_inv0;
  int p1ls1_G4_scl_N1_G16_inv0_G256_inv0;
  int r00_G4_mul3_G16_inv0_G256_inv0;
  int r10_G4_mul3_G16_inv0_G256_inv0;
  int r20_G4_mul3_G16_inv0_G256_inv0;
  int r30_G4_mul3_G16_inv0_G256_inv0;
  int r40_G4_mul3_G16_inv0_G256_inv0;
  int r50_G4_mul3_G16_inv0_G256_inv0;
  int a0_G4_mul3_G16_inv0_G256_inv0;
  int a0_0_G4_mul3_G16_inv0_G256_inv0;
  int b0_G4_mul3_G16_inv0_G256_inv0;
  int c0_G4_mul3_G16_inv0_G256_inv0;
  int c0_0_G4_mul3_G16_inv0_G256_inv0;
  int c1_0_G4_mul3_G16_inv0_G256_inv0;
  int d0_G4_mul3_G16_inv0_G256_inv0;
  int p0_G4_mul3_G16_inv0_G256_inv0;
  int q0_G4_mul3_G16_inv0_G256_inv0;
  int a1_G4_mul3_G16_inv0_G256_inv0;
  int a1_0_G4_mul3_G16_inv0_G256_inv0;
  int b1_G4_mul3_G16_inv0_G256_inv0;
  int c1_G4_mul3_G16_inv0_G256_inv0;
  int d1_G4_mul3_G16_inv0_G256_inv0;
  int p1_G4_mul3_G16_inv0_G256_inv0;
  int q1_G4_mul3_G16_inv0_G256_inv0;
  int axorb_0_G4_mul3_G16_inv0_G256_inv0;
  int cxord_0_G4_mul3_G16_inv0_G256_inv0;
  int axorb_1_G4_mul3_G16_inv0_G256_inv0;
  int cxord_1_G4_mul3_G16_inv0_G256_inv0;
  int e0_G4_mul3_G16_inv0_G256_inv0;
  int e1_G4_mul3_G16_inv0_G256_inv0;
  int p0_0_G4_mul3_G16_inv0_G256_inv0;
  int p1_0_G4_mul3_G16_inv0_G256_inv0;
  int q0_0_G4_mul3_G16_inv0_G256_inv0;
  int q1_0_G4_mul3_G16_inv0_G256_inv0;
  int r00_hpc10_G4_mul3_G16_inv0_G256_inv0;
  int r10_hpc10_G4_mul3_G16_inv0_G256_inv0;
  int b0_preshared_hpc10_G4_mul3_G16_inv0_G256_inv0;
  int b1_preshared_hpc10_G4_mul3_G16_inv0_G256_inv0;
  int i1_hpc10_G4_mul3_G16_inv0_G256_inv0;
  int i2_hpc10_G4_mul3_G16_inv0_G256_inv0;
  int p2_hpc10_G4_mul3_G16_inv0_G256_inv0;
  int p3_hpc10_G4_mul3_G16_inv0_G256_inv0;
  int p1_hpc10_G4_mul3_G16_inv0_G256_inv0;
  int p4_hpc10_G4_mul3_G16_inv0_G256_inv0;
  int r00_hpc11_G4_mul3_G16_inv0_G256_inv0;
  int r10_hpc11_G4_mul3_G16_inv0_G256_inv0;
  int b0_preshared_hpc11_G4_mul3_G16_inv0_G256_inv0;
  int b1_preshared_hpc11_G4_mul3_G16_inv0_G256_inv0;
  int i1_hpc11_G4_mul3_G16_inv0_G256_inv0;
  int i2_hpc11_G4_mul3_G16_inv0_G256_inv0;
  int p2_hpc11_G4_mul3_G16_inv0_G256_inv0;
  int p3_hpc11_G4_mul3_G16_inv0_G256_inv0;
  int p1_hpc11_G4_mul3_G16_inv0_G256_inv0;
  int p4_hpc11_G4_mul3_G16_inv0_G256_inv0;
  int r00_hpc12_G4_mul3_G16_inv0_G256_inv0;
  int r10_hpc12_G4_mul3_G16_inv0_G256_inv0;
  int b0_preshared_hpc12_G4_mul3_G16_inv0_G256_inv0;
  int b1_preshared_hpc12_G4_mul3_G16_inv0_G256_inv0;
  int i1_hpc12_G4_mul3_G16_inv0_G256_inv0;
  int i2_hpc12_G4_mul3_G16_inv0_G256_inv0;
  int p2_hpc12_G4_mul3_G16_inv0_G256_inv0;
  int p3_hpc12_G4_mul3_G16_inv0_G256_inv0;
  int p1_hpc12_G4_mul3_G16_inv0_G256_inv0;
  int p4_hpc12_G4_mul3_G16_inv0_G256_inv0;
  int p0ls1_G4_mul3_G16_inv0_G256_inv0;
  int p1ls1_G4_mul3_G16_inv0_G256_inv0;
  int a0_G4_sq3_G16_inv0_G256_inv0;
  int a1_G4_sq3_G16_inv0_G256_inv0;
  int b0_G4_sq3_G16_inv0_G256_inv0;
  int b1_G4_sq3_G16_inv0_G256_inv0;
  int a0_0_G4_sq3_G16_inv0_G256_inv0;
  int a1_0_G4_sq3_G16_inv0_G256_inv0;
  int b0ls1_G4_sq3_G16_inv0_G256_inv0;
  int b1ls1_G4_sq3_G16_inv0_G256_inv0;
  int r00_G4_mul4_G16_inv0_G256_inv0;
  int r10_G4_mul4_G16_inv0_G256_inv0;
  int r20_G4_mul4_G16_inv0_G256_inv0;
  int r30_G4_mul4_G16_inv0_G256_inv0;
  int r40_G4_mul4_G16_inv0_G256_inv0;
  int r50_G4_mul4_G16_inv0_G256_inv0;
  int a0_G4_mul4_G16_inv0_G256_inv0;
  int a0_0_G4_mul4_G16_inv0_G256_inv0;
  int b0_G4_mul4_G16_inv0_G256_inv0;
  int c0_G4_mul4_G16_inv0_G256_inv0;
  int c0_0_G4_mul4_G16_inv0_G256_inv0;
  int c1_0_G4_mul4_G16_inv0_G256_inv0;
  int d0_G4_mul4_G16_inv0_G256_inv0;
  int p0_G4_mul4_G16_inv0_G256_inv0;
  int q0_G4_mul4_G16_inv0_G256_inv0;
  int a1_G4_mul4_G16_inv0_G256_inv0;
  int a1_0_G4_mul4_G16_inv0_G256_inv0;
  int b1_G4_mul4_G16_inv0_G256_inv0;
  int c1_G4_mul4_G16_inv0_G256_inv0;
  int d1_G4_mul4_G16_inv0_G256_inv0;
  int p1_G4_mul4_G16_inv0_G256_inv0;
  int q1_G4_mul4_G16_inv0_G256_inv0;
  int axorb_0_G4_mul4_G16_inv0_G256_inv0;
  int cxord_0_G4_mul4_G16_inv0_G256_inv0;
  int axorb_1_G4_mul4_G16_inv0_G256_inv0;
  int cxord_1_G4_mul4_G16_inv0_G256_inv0;
  int e0_G4_mul4_G16_inv0_G256_inv0;
  int e1_G4_mul4_G16_inv0_G256_inv0;
  int p0_0_G4_mul4_G16_inv0_G256_inv0;
  int p1_0_G4_mul4_G16_inv0_G256_inv0;
  int q0_0_G4_mul4_G16_inv0_G256_inv0;
  int q1_0_G4_mul4_G16_inv0_G256_inv0;
  int r00_hpc10_G4_mul4_G16_inv0_G256_inv0;
  int r10_hpc10_G4_mul4_G16_inv0_G256_inv0;
  int b0_preshared_hpc10_G4_mul4_G16_inv0_G256_inv0;
  int b1_preshared_hpc10_G4_mul4_G16_inv0_G256_inv0;
  int i1_hpc10_G4_mul4_G16_inv0_G256_inv0;
  int i2_hpc10_G4_mul4_G16_inv0_G256_inv0;
  int p2_hpc10_G4_mul4_G16_inv0_G256_inv0;
  int p3_hpc10_G4_mul4_G16_inv0_G256_inv0;
  int p1_hpc10_G4_mul4_G16_inv0_G256_inv0;
  int p4_hpc10_G4_mul4_G16_inv0_G256_inv0;
  int r00_hpc11_G4_mul4_G16_inv0_G256_inv0;
  int r10_hpc11_G4_mul4_G16_inv0_G256_inv0;
  int b0_preshared_hpc11_G4_mul4_G16_inv0_G256_inv0;
  int b1_preshared_hpc11_G4_mul4_G16_inv0_G256_inv0;
  int i1_hpc11_G4_mul4_G16_inv0_G256_inv0;
  int i2_hpc11_G4_mul4_G16_inv0_G256_inv0;
  int p2_hpc11_G4_mul4_G16_inv0_G256_inv0;
  int p3_hpc11_G4_mul4_G16_inv0_G256_inv0;
  int p1_hpc11_G4_mul4_G16_inv0_G256_inv0;
  int p4_hpc11_G4_mul4_G16_inv0_G256_inv0;
  int r00_hpc12_G4_mul4_G16_inv0_G256_inv0;
  int r10_hpc12_G4_mul4_G16_inv0_G256_inv0;
  int b0_preshared_hpc12_G4_mul4_G16_inv0_G256_inv0;
  int b1_preshared_hpc12_G4_mul4_G16_inv0_G256_inv0;
  int i1_hpc12_G4_mul4_G16_inv0_G256_inv0;
  int i2_hpc12_G4_mul4_G16_inv0_G256_inv0;
  int p2_hpc12_G4_mul4_G16_inv0_G256_inv0;
  int p3_hpc12_G4_mul4_G16_inv0_G256_inv0;
  int p1_hpc12_G4_mul4_G16_inv0_G256_inv0;
  int p4_hpc12_G4_mul4_G16_inv0_G256_inv0;
  int p0ls1_G4_mul4_G16_inv0_G256_inv0;
  int p1ls1_G4_mul4_G16_inv0_G256_inv0;
  int r00_G4_mul5_G16_inv0_G256_inv0;
  int r10_G4_mul5_G16_inv0_G256_inv0;
  int r20_G4_mul5_G16_inv0_G256_inv0;
  int r30_G4_mul5_G16_inv0_G256_inv0;
  int r40_G4_mul5_G16_inv0_G256_inv0;
  int r50_G4_mul5_G16_inv0_G256_inv0;
  int a0_G4_mul5_G16_inv0_G256_inv0;
  int a0_0_G4_mul5_G16_inv0_G256_inv0;
  int b0_G4_mul5_G16_inv0_G256_inv0;
  int c0_G4_mul5_G16_inv0_G256_inv0;
  int c0_0_G4_mul5_G16_inv0_G256_inv0;
  int c1_0_G4_mul5_G16_inv0_G256_inv0;
  int d0_G4_mul5_G16_inv0_G256_inv0;
  int p0_G4_mul5_G16_inv0_G256_inv0;
  int q0_G4_mul5_G16_inv0_G256_inv0;
  int a1_G4_mul5_G16_inv0_G256_inv0;
  int a1_0_G4_mul5_G16_inv0_G256_inv0;
  int b1_G4_mul5_G16_inv0_G256_inv0;
  int c1_G4_mul5_G16_inv0_G256_inv0;
  int d1_G4_mul5_G16_inv0_G256_inv0;
  int p1_G4_mul5_G16_inv0_G256_inv0;
  int q1_G4_mul5_G16_inv0_G256_inv0;
  int axorb_0_G4_mul5_G16_inv0_G256_inv0;
  int cxord_0_G4_mul5_G16_inv0_G256_inv0;
  int axorb_1_G4_mul5_G16_inv0_G256_inv0;
  int cxord_1_G4_mul5_G16_inv0_G256_inv0;
  int e0_G4_mul5_G16_inv0_G256_inv0;
  int e1_G4_mul5_G16_inv0_G256_inv0;
  int p0_0_G4_mul5_G16_inv0_G256_inv0;
  int p1_0_G4_mul5_G16_inv0_G256_inv0;
  int q0_0_G4_mul5_G16_inv0_G256_inv0;
  int q1_0_G4_mul5_G16_inv0_G256_inv0;
  int r00_hpc10_G4_mul5_G16_inv0_G256_inv0;
  int r10_hpc10_G4_mul5_G16_inv0_G256_inv0;
  int b0_preshared_hpc10_G4_mul5_G16_inv0_G256_inv0;
  int b1_preshared_hpc10_G4_mul5_G16_inv0_G256_inv0;
  int i1_hpc10_G4_mul5_G16_inv0_G256_inv0;
  int i2_hpc10_G4_mul5_G16_inv0_G256_inv0;
  int p2_hpc10_G4_mul5_G16_inv0_G256_inv0;
  int p3_hpc10_G4_mul5_G16_inv0_G256_inv0;
  int p1_hpc10_G4_mul5_G16_inv0_G256_inv0;
  int p4_hpc10_G4_mul5_G16_inv0_G256_inv0;
  int r00_hpc11_G4_mul5_G16_inv0_G256_inv0;
  int r10_hpc11_G4_mul5_G16_inv0_G256_inv0;
  int b0_preshared_hpc11_G4_mul5_G16_inv0_G256_inv0;
  int b1_preshared_hpc11_G4_mul5_G16_inv0_G256_inv0;
  int i1_hpc11_G4_mul5_G16_inv0_G256_inv0;
  int i2_hpc11_G4_mul5_G16_inv0_G256_inv0;
  int p2_hpc11_G4_mul5_G16_inv0_G256_inv0;
  int p3_hpc11_G4_mul5_G16_inv0_G256_inv0;
  int p1_hpc11_G4_mul5_G16_inv0_G256_inv0;
  int p4_hpc11_G4_mul5_G16_inv0_G256_inv0;
  int r00_hpc12_G4_mul5_G16_inv0_G256_inv0;
  int r10_hpc12_G4_mul5_G16_inv0_G256_inv0;
  int b0_preshared_hpc12_G4_mul5_G16_inv0_G256_inv0;
  int b1_preshared_hpc12_G4_mul5_G16_inv0_G256_inv0;
  int i1_hpc12_G4_mul5_G16_inv0_G256_inv0;
  int i2_hpc12_G4_mul5_G16_inv0_G256_inv0;
  int p2_hpc12_G4_mul5_G16_inv0_G256_inv0;
  int p3_hpc12_G4_mul5_G16_inv0_G256_inv0;
  int p1_hpc12_G4_mul5_G16_inv0_G256_inv0;
  int p4_hpc12_G4_mul5_G16_inv0_G256_inv0;
  int p0ls1_G4_mul5_G16_inv0_G256_inv0;
  int p1ls1_G4_mul5_G16_inv0_G256_inv0;
  int p0ls2_G16_inv0_G256_inv0;
  int p1ls2_G16_inv0_G256_inv0;
  int r00_G16_mul1_G256_inv0;
  int v_r1_G16_mul1_G256_inv0;
  int r20_G16_mul1_G256_inv0;
  int r30_G16_mul1_G256_inv0;
  int r40_G16_mul1_G256_inv0;
  int r50_G16_mul1_G256_inv0;
  int r60_G16_mul1_G256_inv0;
  int r70_G16_mul1_G256_inv0;
  int r80_G16_mul1_G256_inv0;
  int r90_G16_mul1_G256_inv0;
  int r100_G16_mul1_G256_inv0;
  int r110_G16_mul1_G256_inv0;
  int r120_G16_mul1_G256_inv0;
  int r130_G16_mul1_G256_inv0;
  int r140_G16_mul1_G256_inv0;
  int r150_G16_mul1_G256_inv0;
  int r160_G16_mul1_G256_inv0;
  int r170_G16_mul1_G256_inv0;
  int a0_G16_mul1_G256_inv0;
  int a1_G16_mul1_G256_inv0;
  int b0_G16_mul1_G256_inv0;
  int b1_G16_mul1_G256_inv0;
  int c0_G16_mul1_G256_inv0;
  int c1_G16_mul1_G256_inv0;
  int d0_G16_mul1_G256_inv0;
  int d1_G16_mul1_G256_inv0;
  int p0_G16_mul1_G256_inv0;
  int p1_G16_mul1_G256_inv0;
  int q0_G16_mul1_G256_inv0;
  int q1_G16_mul1_G256_inv0;
  int axorb_0_G16_mul1_G256_inv0;
  int cxord_0_G16_mul1_G256_inv0;
  int axorb_1_G16_mul1_G256_inv0;
  int cxord_1_G16_mul1_G256_inv0;
  int a0_0_G16_mul1_G256_inv0;
  int a1_0_G16_mul1_G256_inv0;
  int c0_0_G16_mul1_G256_inv0;
  int c1_0_G16_mul1_G256_inv0;
  int e0_G16_mul1_G256_inv0;
  int e1_G16_mul1_G256_inv0;
  int p0_0_G16_mul1_G256_inv0;
  int p1_0_G16_mul1_G256_inv0;
  int q0_0_G16_mul1_G256_inv0;
  int q1_0_G16_mul1_G256_inv0;
  int r00_G4_mul0_G16_mul1_G256_inv0;
  int r10_G4_mul0_G16_mul1_G256_inv0;
  int r20_G4_mul0_G16_mul1_G256_inv0;
  int r30_G4_mul0_G16_mul1_G256_inv0;
  int r40_G4_mul0_G16_mul1_G256_inv0;
  int r50_G4_mul0_G16_mul1_G256_inv0;
  int a0_G4_mul0_G16_mul1_G256_inv0;
  int a0_0_G4_mul0_G16_mul1_G256_inv0;
  int b0_G4_mul0_G16_mul1_G256_inv0;
  int c0_G4_mul0_G16_mul1_G256_inv0;
  int c0_0_G4_mul0_G16_mul1_G256_inv0;
  int c1_0_G4_mul0_G16_mul1_G256_inv0;
  int d0_G4_mul0_G16_mul1_G256_inv0;
  int p0_G4_mul0_G16_mul1_G256_inv0;
  int q0_G4_mul0_G16_mul1_G256_inv0;
  int a1_G4_mul0_G16_mul1_G256_inv0;
  int a1_0_G4_mul0_G16_mul1_G256_inv0;
  int b1_G4_mul0_G16_mul1_G256_inv0;
  int c1_G4_mul0_G16_mul1_G256_inv0;
  int d1_G4_mul0_G16_mul1_G256_inv0;
  int p1_G4_mul0_G16_mul1_G256_inv0;
  int q1_G4_mul0_G16_mul1_G256_inv0;
  int axorb_0_G4_mul0_G16_mul1_G256_inv0;
  int cxord_0_G4_mul0_G16_mul1_G256_inv0;
  int axorb_1_G4_mul0_G16_mul1_G256_inv0;
  int cxord_1_G4_mul0_G16_mul1_G256_inv0;
  int e0_G4_mul0_G16_mul1_G256_inv0;
  int e1_G4_mul0_G16_mul1_G256_inv0;
  int p0_0_G4_mul0_G16_mul1_G256_inv0;
  int p1_0_G4_mul0_G16_mul1_G256_inv0;
  int q0_0_G4_mul0_G16_mul1_G256_inv0;
  int q1_0_G4_mul0_G16_mul1_G256_inv0;
  int r00_hpc10_G4_mul0_G16_mul1_G256_inv0;
  int r10_hpc10_G4_mul0_G16_mul1_G256_inv0;
  int b0_preshared_hpc10_G4_mul0_G16_mul1_G256_inv0;
  int b1_preshared_hpc10_G4_mul0_G16_mul1_G256_inv0;
  int i1_hpc10_G4_mul0_G16_mul1_G256_inv0;
  int i2_hpc10_G4_mul0_G16_mul1_G256_inv0;
  int p2_hpc10_G4_mul0_G16_mul1_G256_inv0;
  int p3_hpc10_G4_mul0_G16_mul1_G256_inv0;
  int p1_hpc10_G4_mul0_G16_mul1_G256_inv0;
  int p4_hpc10_G4_mul0_G16_mul1_G256_inv0;
  int r00_hpc11_G4_mul0_G16_mul1_G256_inv0;
  int r10_hpc11_G4_mul0_G16_mul1_G256_inv0;
  int b0_preshared_hpc11_G4_mul0_G16_mul1_G256_inv0;
  int b1_preshared_hpc11_G4_mul0_G16_mul1_G256_inv0;
  int i1_hpc11_G4_mul0_G16_mul1_G256_inv0;
  int i2_hpc11_G4_mul0_G16_mul1_G256_inv0;
  int p2_hpc11_G4_mul0_G16_mul1_G256_inv0;
  int p3_hpc11_G4_mul0_G16_mul1_G256_inv0;
  int p1_hpc11_G4_mul0_G16_mul1_G256_inv0;
  int p4_hpc11_G4_mul0_G16_mul1_G256_inv0;
  int r00_hpc12_G4_mul0_G16_mul1_G256_inv0;
  int r10_hpc12_G4_mul0_G16_mul1_G256_inv0;
  int b0_preshared_hpc12_G4_mul0_G16_mul1_G256_inv0;
  int b1_preshared_hpc12_G4_mul0_G16_mul1_G256_inv0;
  int i1_hpc12_G4_mul0_G16_mul1_G256_inv0;
  int i2_hpc12_G4_mul0_G16_mul1_G256_inv0;
  int p2_hpc12_G4_mul0_G16_mul1_G256_inv0;
  int p3_hpc12_G4_mul0_G16_mul1_G256_inv0;
  int p1_hpc12_G4_mul0_G16_mul1_G256_inv0;
  int p4_hpc12_G4_mul0_G16_mul1_G256_inv0;
  int p0ls1_G4_mul0_G16_mul1_G256_inv0;
  int p1ls1_G4_mul0_G16_mul1_G256_inv0;
  int e01_G16_mul1_G256_inv0;
  int e11_G16_mul1_G256_inv0;
  int a0_G4_scl_N0_G16_mul1_G256_inv0;
  int a1_G4_scl_N0_G16_mul1_G256_inv0;
  int b0_G4_scl_N0_G16_mul1_G256_inv0;
  int b1_G4_scl_N0_G16_mul1_G256_inv0;
  int p0_G4_scl_N0_G16_mul1_G256_inv0;
  int p1_G4_scl_N0_G16_mul1_G256_inv0;
  int q0_G4_scl_N0_G16_mul1_G256_inv0;
  int q1_G4_scl_N0_G16_mul1_G256_inv0;
  int a0_0_G4_scl_N0_G16_mul1_G256_inv0;
  int a1_0_G4_scl_N0_G16_mul1_G256_inv0;
  int p0ls1_G4_scl_N0_G16_mul1_G256_inv0;
  int p1ls1_G4_scl_N0_G16_mul1_G256_inv0;
  int r00_G4_mul1_G16_mul1_G256_inv0;
  int r10_G4_mul1_G16_mul1_G256_inv0;
  int r20_G4_mul1_G16_mul1_G256_inv0;
  int r30_G4_mul1_G16_mul1_G256_inv0;
  int r40_G4_mul1_G16_mul1_G256_inv0;
  int r50_G4_mul1_G16_mul1_G256_inv0;
  int a0_G4_mul1_G16_mul1_G256_inv0;
  int a0_0_G4_mul1_G16_mul1_G256_inv0;
  int b0_G4_mul1_G16_mul1_G256_inv0;
  int c0_G4_mul1_G16_mul1_G256_inv0;
  int c0_0_G4_mul1_G16_mul1_G256_inv0;
  int c1_0_G4_mul1_G16_mul1_G256_inv0;
  int d0_G4_mul1_G16_mul1_G256_inv0;
  int p0_G4_mul1_G16_mul1_G256_inv0;
  int q0_G4_mul1_G16_mul1_G256_inv0;
  int a1_G4_mul1_G16_mul1_G256_inv0;
  int a1_0_G4_mul1_G16_mul1_G256_inv0;
  int b1_G4_mul1_G16_mul1_G256_inv0;
  int c1_G4_mul1_G16_mul1_G256_inv0;
  int d1_G4_mul1_G16_mul1_G256_inv0;
  int p1_G4_mul1_G16_mul1_G256_inv0;
  int q1_G4_mul1_G16_mul1_G256_inv0;
  int axorb_0_G4_mul1_G16_mul1_G256_inv0;
  int cxord_0_G4_mul1_G16_mul1_G256_inv0;
  int axorb_1_G4_mul1_G16_mul1_G256_inv0;
  int cxord_1_G4_mul1_G16_mul1_G256_inv0;
  int e0_G4_mul1_G16_mul1_G256_inv0;
  int e1_G4_mul1_G16_mul1_G256_inv0;
  int p0_0_G4_mul1_G16_mul1_G256_inv0;
  int p1_0_G4_mul1_G16_mul1_G256_inv0;
  int q0_0_G4_mul1_G16_mul1_G256_inv0;
  int q1_0_G4_mul1_G16_mul1_G256_inv0;
  int r00_hpc10_G4_mul1_G16_mul1_G256_inv0;
  int r10_hpc10_G4_mul1_G16_mul1_G256_inv0;
  int b0_preshared_hpc10_G4_mul1_G16_mul1_G256_inv0;
  int b1_preshared_hpc10_G4_mul1_G16_mul1_G256_inv0;
  int i1_hpc10_G4_mul1_G16_mul1_G256_inv0;
  int i2_hpc10_G4_mul1_G16_mul1_G256_inv0;
  int p2_hpc10_G4_mul1_G16_mul1_G256_inv0;
  int p3_hpc10_G4_mul1_G16_mul1_G256_inv0;
  int p1_hpc10_G4_mul1_G16_mul1_G256_inv0;
  int p4_hpc10_G4_mul1_G16_mul1_G256_inv0;
  int r00_hpc11_G4_mul1_G16_mul1_G256_inv0;
  int r10_hpc11_G4_mul1_G16_mul1_G256_inv0;
  int b0_preshared_hpc11_G4_mul1_G16_mul1_G256_inv0;
  int b1_preshared_hpc11_G4_mul1_G16_mul1_G256_inv0;
  int i1_hpc11_G4_mul1_G16_mul1_G256_inv0;
  int i2_hpc11_G4_mul1_G16_mul1_G256_inv0;
  int p2_hpc11_G4_mul1_G16_mul1_G256_inv0;
  int p3_hpc11_G4_mul1_G16_mul1_G256_inv0;
  int p1_hpc11_G4_mul1_G16_mul1_G256_inv0;
  int p4_hpc11_G4_mul1_G16_mul1_G256_inv0;
  int r00_hpc12_G4_mul1_G16_mul1_G256_inv0;
  int r10_hpc12_G4_mul1_G16_mul1_G256_inv0;
  int b0_preshared_hpc12_G4_mul1_G16_mul1_G256_inv0;
  int b1_preshared_hpc12_G4_mul1_G16_mul1_G256_inv0;
  int i1_hpc12_G4_mul1_G16_mul1_G256_inv0;
  int i2_hpc12_G4_mul1_G16_mul1_G256_inv0;
  int p2_hpc12_G4_mul1_G16_mul1_G256_inv0;
  int p3_hpc12_G4_mul1_G16_mul1_G256_inv0;
  int p1_hpc12_G4_mul1_G16_mul1_G256_inv0;
  int p4_hpc12_G4_mul1_G16_mul1_G256_inv0;
  int p0ls1_G4_mul1_G16_mul1_G256_inv0;
  int p1ls1_G4_mul1_G16_mul1_G256_inv0;
  int r00_G4_mul2_G16_mul1_G256_inv0;
  int r10_G4_mul2_G16_mul1_G256_inv0;
  int r20_G4_mul2_G16_mul1_G256_inv0;
  int r30_G4_mul2_G16_mul1_G256_inv0;
  int r40_G4_mul2_G16_mul1_G256_inv0;
  int r50_G4_mul2_G16_mul1_G256_inv0;
  int a0_G4_mul2_G16_mul1_G256_inv0;
  int a0_0_G4_mul2_G16_mul1_G256_inv0;
  int b0_G4_mul2_G16_mul1_G256_inv0;
  int c0_G4_mul2_G16_mul1_G256_inv0;
  int c0_0_G4_mul2_G16_mul1_G256_inv0;
  int c1_0_G4_mul2_G16_mul1_G256_inv0;
  int d0_G4_mul2_G16_mul1_G256_inv0;
  int p0_G4_mul2_G16_mul1_G256_inv0;
  int q0_G4_mul2_G16_mul1_G256_inv0;
  int a1_G4_mul2_G16_mul1_G256_inv0;
  int a1_0_G4_mul2_G16_mul1_G256_inv0;
  int b1_G4_mul2_G16_mul1_G256_inv0;
  int c1_G4_mul2_G16_mul1_G256_inv0;
  int d1_G4_mul2_G16_mul1_G256_inv0;
  int p1_G4_mul2_G16_mul1_G256_inv0;
  int q1_G4_mul2_G16_mul1_G256_inv0;
  int axorb_0_G4_mul2_G16_mul1_G256_inv0;
  int cxord_0_G4_mul2_G16_mul1_G256_inv0;
  int axorb_1_G4_mul2_G16_mul1_G256_inv0;
  int cxord_1_G4_mul2_G16_mul1_G256_inv0;
  int e0_G4_mul2_G16_mul1_G256_inv0;
  int e1_G4_mul2_G16_mul1_G256_inv0;
  int p0_0_G4_mul2_G16_mul1_G256_inv0;
  int p1_0_G4_mul2_G16_mul1_G256_inv0;
  int q0_0_G4_mul2_G16_mul1_G256_inv0;
  int q1_0_G4_mul2_G16_mul1_G256_inv0;
  int r00_hpc10_G4_mul2_G16_mul1_G256_inv0;
  int r10_hpc10_G4_mul2_G16_mul1_G256_inv0;
  int b0_preshared_hpc10_G4_mul2_G16_mul1_G256_inv0;
  int b1_preshared_hpc10_G4_mul2_G16_mul1_G256_inv0;
  int i1_hpc10_G4_mul2_G16_mul1_G256_inv0;
  int i2_hpc10_G4_mul2_G16_mul1_G256_inv0;
  int p2_hpc10_G4_mul2_G16_mul1_G256_inv0;
  int p3_hpc10_G4_mul2_G16_mul1_G256_inv0;
  int p1_hpc10_G4_mul2_G16_mul1_G256_inv0;
  int p4_hpc10_G4_mul2_G16_mul1_G256_inv0;
  int r00_hpc11_G4_mul2_G16_mul1_G256_inv0;
  int r10_hpc11_G4_mul2_G16_mul1_G256_inv0;
  int b0_preshared_hpc11_G4_mul2_G16_mul1_G256_inv0;
  int b1_preshared_hpc11_G4_mul2_G16_mul1_G256_inv0;
  int i1_hpc11_G4_mul2_G16_mul1_G256_inv0;
  int i2_hpc11_G4_mul2_G16_mul1_G256_inv0;
  int p2_hpc11_G4_mul2_G16_mul1_G256_inv0;
  int p3_hpc11_G4_mul2_G16_mul1_G256_inv0;
  int p1_hpc11_G4_mul2_G16_mul1_G256_inv0;
  int p4_hpc11_G4_mul2_G16_mul1_G256_inv0;
  int r00_hpc12_G4_mul2_G16_mul1_G256_inv0;
  int r10_hpc12_G4_mul2_G16_mul1_G256_inv0;
  int b0_preshared_hpc12_G4_mul2_G16_mul1_G256_inv0;
  int b1_preshared_hpc12_G4_mul2_G16_mul1_G256_inv0;
  int i1_hpc12_G4_mul2_G16_mul1_G256_inv0;
  int i2_hpc12_G4_mul2_G16_mul1_G256_inv0;
  int p2_hpc12_G4_mul2_G16_mul1_G256_inv0;
  int p3_hpc12_G4_mul2_G16_mul1_G256_inv0;
  int p1_hpc12_G4_mul2_G16_mul1_G256_inv0;
  int p4_hpc12_G4_mul2_G16_mul1_G256_inv0;
  int p0ls1_G4_mul2_G16_mul1_G256_inv0;
  int p1ls1_G4_mul2_G16_mul1_G256_inv0;
  int p0ls2_G16_mul1_G256_inv0;
  int p1ls2_G16_mul1_G256_inv0;
  int r00_G16_mul2_G256_inv0;
  int v_r1_G16_mul2_G256_inv0;
  int r20_G16_mul2_G256_inv0;
  int r30_G16_mul2_G256_inv0;
  int r40_G16_mul2_G256_inv0;
  int r50_G16_mul2_G256_inv0;
  int r60_G16_mul2_G256_inv0;
  int r70_G16_mul2_G256_inv0;
  int r80_G16_mul2_G256_inv0;
  int r90_G16_mul2_G256_inv0;
  int r100_G16_mul2_G256_inv0;
  int r110_G16_mul2_G256_inv0;
  int r120_G16_mul2_G256_inv0;
  int r130_G16_mul2_G256_inv0;
  int r140_G16_mul2_G256_inv0;
  int r150_G16_mul2_G256_inv0;
  int r160_G16_mul2_G256_inv0;
  int r170_G16_mul2_G256_inv0;
  int a0_G16_mul2_G256_inv0;
  int a1_G16_mul2_G256_inv0;
  int b0_G16_mul2_G256_inv0;
  int b1_G16_mul2_G256_inv0;
  int c0_G16_mul2_G256_inv0;
  int c1_G16_mul2_G256_inv0;
  int d0_G16_mul2_G256_inv0;
  int d1_G16_mul2_G256_inv0;
  int p0_G16_mul2_G256_inv0;
  int p1_G16_mul2_G256_inv0;
  int q0_G16_mul2_G256_inv0;
  int q1_G16_mul2_G256_inv0;
  int axorb_0_G16_mul2_G256_inv0;
  int cxord_0_G16_mul2_G256_inv0;
  int axorb_1_G16_mul2_G256_inv0;
  int cxord_1_G16_mul2_G256_inv0;
  int a0_0_G16_mul2_G256_inv0;
  int a1_0_G16_mul2_G256_inv0;
  int c0_0_G16_mul2_G256_inv0;
  int c1_0_G16_mul2_G256_inv0;
  int e0_G16_mul2_G256_inv0;
  int e1_G16_mul2_G256_inv0;
  int p0_0_G16_mul2_G256_inv0;
  int p1_0_G16_mul2_G256_inv0;
  int q0_0_G16_mul2_G256_inv0;
  int q1_0_G16_mul2_G256_inv0;
  int r00_G4_mul0_G16_mul2_G256_inv0;
  int r10_G4_mul0_G16_mul2_G256_inv0;
  int r20_G4_mul0_G16_mul2_G256_inv0;
  int r30_G4_mul0_G16_mul2_G256_inv0;
  int r40_G4_mul0_G16_mul2_G256_inv0;
  int r50_G4_mul0_G16_mul2_G256_inv0;
  int a0_G4_mul0_G16_mul2_G256_inv0;
  int a0_0_G4_mul0_G16_mul2_G256_inv0;
  int b0_G4_mul0_G16_mul2_G256_inv0;
  int c0_G4_mul0_G16_mul2_G256_inv0;
  int c0_0_G4_mul0_G16_mul2_G256_inv0;
  int c1_0_G4_mul0_G16_mul2_G256_inv0;
  int d0_G4_mul0_G16_mul2_G256_inv0;
  int p0_G4_mul0_G16_mul2_G256_inv0;
  int q0_G4_mul0_G16_mul2_G256_inv0;
  int a1_G4_mul0_G16_mul2_G256_inv0;
  int a1_0_G4_mul0_G16_mul2_G256_inv0;
  int b1_G4_mul0_G16_mul2_G256_inv0;
  int c1_G4_mul0_G16_mul2_G256_inv0;
  int d1_G4_mul0_G16_mul2_G256_inv0;
  int p1_G4_mul0_G16_mul2_G256_inv0;
  int q1_G4_mul0_G16_mul2_G256_inv0;
  int axorb_0_G4_mul0_G16_mul2_G256_inv0;
  int cxord_0_G4_mul0_G16_mul2_G256_inv0;
  int axorb_1_G4_mul0_G16_mul2_G256_inv0;
  int cxord_1_G4_mul0_G16_mul2_G256_inv0;
  int e0_G4_mul0_G16_mul2_G256_inv0;
  int e1_G4_mul0_G16_mul2_G256_inv0;
  int p0_0_G4_mul0_G16_mul2_G256_inv0;
  int p1_0_G4_mul0_G16_mul2_G256_inv0;
  int q0_0_G4_mul0_G16_mul2_G256_inv0;
  int q1_0_G4_mul0_G16_mul2_G256_inv0;
  int r00_hpc10_G4_mul0_G16_mul2_G256_inv0;
  int r10_hpc10_G4_mul0_G16_mul2_G256_inv0;
  int b0_preshared_hpc10_G4_mul0_G16_mul2_G256_inv0;
  int b1_preshared_hpc10_G4_mul0_G16_mul2_G256_inv0;
  int i1_hpc10_G4_mul0_G16_mul2_G256_inv0;
  int i2_hpc10_G4_mul0_G16_mul2_G256_inv0;
  int p2_hpc10_G4_mul0_G16_mul2_G256_inv0;
  int p3_hpc10_G4_mul0_G16_mul2_G256_inv0;
  int p1_hpc10_G4_mul0_G16_mul2_G256_inv0;
  int p4_hpc10_G4_mul0_G16_mul2_G256_inv0;
  int r00_hpc11_G4_mul0_G16_mul2_G256_inv0;
  int r10_hpc11_G4_mul0_G16_mul2_G256_inv0;
  int b0_preshared_hpc11_G4_mul0_G16_mul2_G256_inv0;
  int b1_preshared_hpc11_G4_mul0_G16_mul2_G256_inv0;
  int i1_hpc11_G4_mul0_G16_mul2_G256_inv0;
  int i2_hpc11_G4_mul0_G16_mul2_G256_inv0;
  int p2_hpc11_G4_mul0_G16_mul2_G256_inv0;
  int p3_hpc11_G4_mul0_G16_mul2_G256_inv0;
  int p1_hpc11_G4_mul0_G16_mul2_G256_inv0;
  int p4_hpc11_G4_mul0_G16_mul2_G256_inv0;
  int r00_hpc12_G4_mul0_G16_mul2_G256_inv0;
  int r10_hpc12_G4_mul0_G16_mul2_G256_inv0;
  int b0_preshared_hpc12_G4_mul0_G16_mul2_G256_inv0;
  int b1_preshared_hpc12_G4_mul0_G16_mul2_G256_inv0;
  int i1_hpc12_G4_mul0_G16_mul2_G256_inv0;
  int i2_hpc12_G4_mul0_G16_mul2_G256_inv0;
  int p2_hpc12_G4_mul0_G16_mul2_G256_inv0;
  int p3_hpc12_G4_mul0_G16_mul2_G256_inv0;
  int p1_hpc12_G4_mul0_G16_mul2_G256_inv0;
  int p4_hpc12_G4_mul0_G16_mul2_G256_inv0;
  int p0ls1_G4_mul0_G16_mul2_G256_inv0;
  int p1ls1_G4_mul0_G16_mul2_G256_inv0;
  int e01_G16_mul2_G256_inv0;
  int e11_G16_mul2_G256_inv0;
  int a0_G4_scl_N0_G16_mul2_G256_inv0;
  int a1_G4_scl_N0_G16_mul2_G256_inv0;
  int b0_G4_scl_N0_G16_mul2_G256_inv0;
  int b1_G4_scl_N0_G16_mul2_G256_inv0;
  int p0_G4_scl_N0_G16_mul2_G256_inv0;
  int p1_G4_scl_N0_G16_mul2_G256_inv0;
  int q0_G4_scl_N0_G16_mul2_G256_inv0;
  int q1_G4_scl_N0_G16_mul2_G256_inv0;
  int a0_0_G4_scl_N0_G16_mul2_G256_inv0;
  int a1_0_G4_scl_N0_G16_mul2_G256_inv0;
  int p0ls1_G4_scl_N0_G16_mul2_G256_inv0;
  int p1ls1_G4_scl_N0_G16_mul2_G256_inv0;
  int r00_G4_mul1_G16_mul2_G256_inv0;
  int r10_G4_mul1_G16_mul2_G256_inv0;
  int r20_G4_mul1_G16_mul2_G256_inv0;
  int r30_G4_mul1_G16_mul2_G256_inv0;
  int r40_G4_mul1_G16_mul2_G256_inv0;
  int r50_G4_mul1_G16_mul2_G256_inv0;
  int a0_G4_mul1_G16_mul2_G256_inv0;
  int a0_0_G4_mul1_G16_mul2_G256_inv0;
  int b0_G4_mul1_G16_mul2_G256_inv0;
  int c0_G4_mul1_G16_mul2_G256_inv0;
  int c0_0_G4_mul1_G16_mul2_G256_inv0;
  int c1_0_G4_mul1_G16_mul2_G256_inv0;
  int d0_G4_mul1_G16_mul2_G256_inv0;
  int p0_G4_mul1_G16_mul2_G256_inv0;
  int q0_G4_mul1_G16_mul2_G256_inv0;
  int a1_G4_mul1_G16_mul2_G256_inv0;
  int a1_0_G4_mul1_G16_mul2_G256_inv0;
  int b1_G4_mul1_G16_mul2_G256_inv0;
  int c1_G4_mul1_G16_mul2_G256_inv0;
  int d1_G4_mul1_G16_mul2_G256_inv0;
  int p1_G4_mul1_G16_mul2_G256_inv0;
  int q1_G4_mul1_G16_mul2_G256_inv0;
  int axorb_0_G4_mul1_G16_mul2_G256_inv0;
  int cxord_0_G4_mul1_G16_mul2_G256_inv0;
  int axorb_1_G4_mul1_G16_mul2_G256_inv0;
  int cxord_1_G4_mul1_G16_mul2_G256_inv0;
  int e0_G4_mul1_G16_mul2_G256_inv0;
  int e1_G4_mul1_G16_mul2_G256_inv0;
  int p0_0_G4_mul1_G16_mul2_G256_inv0;
  int p1_0_G4_mul1_G16_mul2_G256_inv0;
  int q0_0_G4_mul1_G16_mul2_G256_inv0;
  int q1_0_G4_mul1_G16_mul2_G256_inv0;
  int r00_hpc10_G4_mul1_G16_mul2_G256_inv0;
  int r10_hpc10_G4_mul1_G16_mul2_G256_inv0;
  int b0_preshared_hpc10_G4_mul1_G16_mul2_G256_inv0;
  int b1_preshared_hpc10_G4_mul1_G16_mul2_G256_inv0;
  int i1_hpc10_G4_mul1_G16_mul2_G256_inv0;
  int i2_hpc10_G4_mul1_G16_mul2_G256_inv0;
  int p2_hpc10_G4_mul1_G16_mul2_G256_inv0;
  int p3_hpc10_G4_mul1_G16_mul2_G256_inv0;
  int p1_hpc10_G4_mul1_G16_mul2_G256_inv0;
  int p4_hpc10_G4_mul1_G16_mul2_G256_inv0;
  int r00_hpc11_G4_mul1_G16_mul2_G256_inv0;
  int r10_hpc11_G4_mul1_G16_mul2_G256_inv0;
  int b0_preshared_hpc11_G4_mul1_G16_mul2_G256_inv0;
  int b1_preshared_hpc11_G4_mul1_G16_mul2_G256_inv0;
  int i1_hpc11_G4_mul1_G16_mul2_G256_inv0;
  int i2_hpc11_G4_mul1_G16_mul2_G256_inv0;
  int p2_hpc11_G4_mul1_G16_mul2_G256_inv0;
  int p3_hpc11_G4_mul1_G16_mul2_G256_inv0;
  int p1_hpc11_G4_mul1_G16_mul2_G256_inv0;
  int p4_hpc11_G4_mul1_G16_mul2_G256_inv0;
  int r00_hpc12_G4_mul1_G16_mul2_G256_inv0;
  int r10_hpc12_G4_mul1_G16_mul2_G256_inv0;
  int b0_preshared_hpc12_G4_mul1_G16_mul2_G256_inv0;
  int b1_preshared_hpc12_G4_mul1_G16_mul2_G256_inv0;
  int i1_hpc12_G4_mul1_G16_mul2_G256_inv0;
  int i2_hpc12_G4_mul1_G16_mul2_G256_inv0;
  int p2_hpc12_G4_mul1_G16_mul2_G256_inv0;
  int p3_hpc12_G4_mul1_G16_mul2_G256_inv0;
  int p1_hpc12_G4_mul1_G16_mul2_G256_inv0;
  int p4_hpc12_G4_mul1_G16_mul2_G256_inv0;
  int p0ls1_G4_mul1_G16_mul2_G256_inv0;
  int p1ls1_G4_mul1_G16_mul2_G256_inv0;
  int r00_G4_mul2_G16_mul2_G256_inv0;
  int r10_G4_mul2_G16_mul2_G256_inv0;
  int r20_G4_mul2_G16_mul2_G256_inv0;
  int r30_G4_mul2_G16_mul2_G256_inv0;
  int r40_G4_mul2_G16_mul2_G256_inv0;
  int r50_G4_mul2_G16_mul2_G256_inv0;
  int a0_G4_mul2_G16_mul2_G256_inv0;
  int a0_0_G4_mul2_G16_mul2_G256_inv0;
  int b0_G4_mul2_G16_mul2_G256_inv0;
  int c0_G4_mul2_G16_mul2_G256_inv0;
  int c0_0_G4_mul2_G16_mul2_G256_inv0;
  int c1_0_G4_mul2_G16_mul2_G256_inv0;
  int d0_G4_mul2_G16_mul2_G256_inv0;
  int p0_G4_mul2_G16_mul2_G256_inv0;
  int q0_G4_mul2_G16_mul2_G256_inv0;
  int a1_G4_mul2_G16_mul2_G256_inv0;
  int a1_0_G4_mul2_G16_mul2_G256_inv0;
  int b1_G4_mul2_G16_mul2_G256_inv0;
  int c1_G4_mul2_G16_mul2_G256_inv0;
  int d1_G4_mul2_G16_mul2_G256_inv0;
  int p1_G4_mul2_G16_mul2_G256_inv0;
  int q1_G4_mul2_G16_mul2_G256_inv0;
  int axorb_0_G4_mul2_G16_mul2_G256_inv0;
  int cxord_0_G4_mul2_G16_mul2_G256_inv0;
  int axorb_1_G4_mul2_G16_mul2_G256_inv0;
  int cxord_1_G4_mul2_G16_mul2_G256_inv0;
  int e0_G4_mul2_G16_mul2_G256_inv0;
  int e1_G4_mul2_G16_mul2_G256_inv0;
  int p0_0_G4_mul2_G16_mul2_G256_inv0;
  int p1_0_G4_mul2_G16_mul2_G256_inv0;
  int q0_0_G4_mul2_G16_mul2_G256_inv0;
  int q1_0_G4_mul2_G16_mul2_G256_inv0;
  int r00_hpc10_G4_mul2_G16_mul2_G256_inv0;
  int r10_hpc10_G4_mul2_G16_mul2_G256_inv0;
  int b0_preshared_hpc10_G4_mul2_G16_mul2_G256_inv0;
  int b1_preshared_hpc10_G4_mul2_G16_mul2_G256_inv0;
  int i1_hpc10_G4_mul2_G16_mul2_G256_inv0;
  int i2_hpc10_G4_mul2_G16_mul2_G256_inv0;
  int p2_hpc10_G4_mul2_G16_mul2_G256_inv0;
  int p3_hpc10_G4_mul2_G16_mul2_G256_inv0;
  int p1_hpc10_G4_mul2_G16_mul2_G256_inv0;
  int p4_hpc10_G4_mul2_G16_mul2_G256_inv0;
  int r00_hpc11_G4_mul2_G16_mul2_G256_inv0;
  int r10_hpc11_G4_mul2_G16_mul2_G256_inv0;
  int b0_preshared_hpc11_G4_mul2_G16_mul2_G256_inv0;
  int b1_preshared_hpc11_G4_mul2_G16_mul2_G256_inv0;
  int i1_hpc11_G4_mul2_G16_mul2_G256_inv0;
  int i2_hpc11_G4_mul2_G16_mul2_G256_inv0;
  int p2_hpc11_G4_mul2_G16_mul2_G256_inv0;
  int p3_hpc11_G4_mul2_G16_mul2_G256_inv0;
  int p1_hpc11_G4_mul2_G16_mul2_G256_inv0;
  int p4_hpc11_G4_mul2_G16_mul2_G256_inv0;
  int r00_hpc12_G4_mul2_G16_mul2_G256_inv0;
  int r10_hpc12_G4_mul2_G16_mul2_G256_inv0;
  int b0_preshared_hpc12_G4_mul2_G16_mul2_G256_inv0;
  int b1_preshared_hpc12_G4_mul2_G16_mul2_G256_inv0;
  int i1_hpc12_G4_mul2_G16_mul2_G256_inv0;
  int i2_hpc12_G4_mul2_G16_mul2_G256_inv0;
  int p2_hpc12_G4_mul2_G16_mul2_G256_inv0;
  int p3_hpc12_G4_mul2_G16_mul2_G256_inv0;
  int p1_hpc12_G4_mul2_G16_mul2_G256_inv0;
  int p4_hpc12_G4_mul2_G16_mul2_G256_inv0;
  int p0ls1_G4_mul2_G16_mul2_G256_inv0;
  int p1ls1_G4_mul2_G16_mul2_G256_inv0;
  int p0ls2_G16_mul2_G256_inv0;
  int p1ls2_G16_mul2_G256_inv0;
  int p0ls4_G256_inv0;
  int p1ls4_G256_inv0;
  a0_0_G256_inv0 = t2 & dec_240_inp;
  a1_0_G256_inv0 = t3 & dec_240_inp;
  a0_G256_inv0 = a0_0_G256_inv0 >> dec_4_inp;
  a1_G256_inv0 = a1_0_G256_inv0 >> dec_4_inp;
  b0_G256_inv0 = t2 & dec_15_inp;
  b1_G256_inv0 = t3 & dec_15_inp;
  a0xorb0_G256_inv0 = a0_G256_inv0 ^ b0_G256_inv0;
  a1xorb1_G256_inv0 = a1_G256_inv0 ^ b1_G256_inv0;
  a0_0_G16_sq_scl0_G256_inv0 = a0xorb0_G256_inv0 & dec_12_inp;
  a1_0_G16_sq_scl0_G256_inv0 = a1xorb1_G256_inv0 & dec_12_inp;
  a0_G16_sq_scl0_G256_inv0 = a0_0_G16_sq_scl0_G256_inv0 >> dec_2_inp;
  a1_G16_sq_scl0_G256_inv0 = a1_0_G16_sq_scl0_G256_inv0 >> dec_2_inp;
  b0_G16_sq_scl0_G256_inv0 = a0xorb0_G256_inv0 & dec_3_inp;
  b1_G16_sq_scl0_G256_inv0 = a1xorb1_G256_inv0 & dec_3_inp;
  p0_0_G16_sq_scl0_G256_inv0 = a0_G16_sq_scl0_G256_inv0 ^ b0_G16_sq_scl0_G256_inv0;
  p1_0_G16_sq_scl0_G256_inv0 = a1_G16_sq_scl0_G256_inv0 ^ b1_G16_sq_scl0_G256_inv0;
  a0_0_G4_sq0_G16_sq_scl0_G256_inv0 = p0_0_G16_sq_scl0_G256_inv0 & dec_2_inp;
  a1_0_G4_sq0_G16_sq_scl0_G256_inv0 = p1_0_G16_sq_scl0_G256_inv0 & dec_2_inp;
  a0_G4_sq0_G16_sq_scl0_G256_inv0 = a0_0_G4_sq0_G16_sq_scl0_G256_inv0 >> dec_1_inp;
  a1_G4_sq0_G16_sq_scl0_G256_inv0 = a1_0_G4_sq0_G16_sq_scl0_G256_inv0 >> dec_1_inp;
  b0_G4_sq0_G16_sq_scl0_G256_inv0 = p0_0_G16_sq_scl0_G256_inv0 & dec_1_inp;
  b1_G4_sq0_G16_sq_scl0_G256_inv0 = p1_0_G16_sq_scl0_G256_inv0 & dec_1_inp;
  b0ls1_G4_sq0_G16_sq_scl0_G256_inv0 = b0_G4_sq0_G16_sq_scl0_G256_inv0 << dec_1_inp;
  b1ls1_G4_sq0_G16_sq_scl0_G256_inv0 = b1_G4_sq0_G16_sq_scl0_G256_inv0 << dec_1_inp;
  p0_G16_sq_scl0_G256_inv0 = b0ls1_G4_sq0_G16_sq_scl0_G256_inv0 | a0_G4_sq0_G16_sq_scl0_G256_inv0;
  p1_G16_sq_scl0_G256_inv0 = b1ls1_G4_sq0_G16_sq_scl0_G256_inv0 | a1_G4_sq0_G16_sq_scl0_G256_inv0;
  a0_0_G4_sq1_G16_sq_scl0_G256_inv0 = b0_G16_sq_scl0_G256_inv0 & dec_2_inp;
  a1_0_G4_sq1_G16_sq_scl0_G256_inv0 = b1_G16_sq_scl0_G256_inv0 & dec_2_inp;
  a0_G4_sq1_G16_sq_scl0_G256_inv0 = a0_0_G4_sq1_G16_sq_scl0_G256_inv0 >> dec_1_inp;
  a1_G4_sq1_G16_sq_scl0_G256_inv0 = a1_0_G4_sq1_G16_sq_scl0_G256_inv0 >> dec_1_inp;
  b0_G4_sq1_G16_sq_scl0_G256_inv0 = b0_G16_sq_scl0_G256_inv0 & dec_1_inp;
  b1_G4_sq1_G16_sq_scl0_G256_inv0 = b1_G16_sq_scl0_G256_inv0 & dec_1_inp;
  b0ls1_G4_sq1_G16_sq_scl0_G256_inv0 = b0_G4_sq1_G16_sq_scl0_G256_inv0 << dec_1_inp;
  b1ls1_G4_sq1_G16_sq_scl0_G256_inv0 = b1_G4_sq1_G16_sq_scl0_G256_inv0 << dec_1_inp;
  q0_0_G16_sq_scl0_G256_inv0 = b0ls1_G4_sq1_G16_sq_scl0_G256_inv0 | a0_G4_sq1_G16_sq_scl0_G256_inv0;
  q1_0_G16_sq_scl0_G256_inv0 = b1ls1_G4_sq1_G16_sq_scl0_G256_inv0 | a1_G4_sq1_G16_sq_scl0_G256_inv0;
  a0_0_G4_scl_N20_G16_sq_scl0_G256_inv0 = q0_0_G16_sq_scl0_G256_inv0 & dec_2_inp;
  a1_0_G4_scl_N20_G16_sq_scl0_G256_inv0 = q1_0_G16_sq_scl0_G256_inv0 & dec_2_inp;
  a0_G4_scl_N20_G16_sq_scl0_G256_inv0 = a0_0_G4_scl_N20_G16_sq_scl0_G256_inv0 >> dec_1_inp;
  a1_G4_scl_N20_G16_sq_scl0_G256_inv0 = a1_0_G4_scl_N20_G16_sq_scl0_G256_inv0 >> dec_1_inp;
  b0_G4_scl_N20_G16_sq_scl0_G256_inv0 = q0_0_G16_sq_scl0_G256_inv0 & dec_1_inp;
  b1_G4_scl_N20_G16_sq_scl0_G256_inv0 = q1_0_G16_sq_scl0_G256_inv0 & dec_1_inp;
  p0_G4_scl_N20_G16_sq_scl0_G256_inv0 = a0_G4_scl_N20_G16_sq_scl0_G256_inv0 ^ b0_G4_scl_N20_G16_sq_scl0_G256_inv0;
  p1_G4_scl_N20_G16_sq_scl0_G256_inv0 = a1_G4_scl_N20_G16_sq_scl0_G256_inv0 ^ b1_G4_scl_N20_G16_sq_scl0_G256_inv0;
  q0_G4_scl_N20_G16_sq_scl0_G256_inv0 = a0_G4_scl_N20_G16_sq_scl0_G256_inv0;
  q1_G4_scl_N20_G16_sq_scl0_G256_inv0 = a1_G4_scl_N20_G16_sq_scl0_G256_inv0;
  p1ls1_G4_scl_N20_G16_sq_scl0_G256_inv0 = p1_G4_scl_N20_G16_sq_scl0_G256_inv0 << dec_1_inp;
  p0ls1_G4_scl_N20_G16_sq_scl0_G256_inv0 = p0_G4_scl_N20_G16_sq_scl0_G256_inv0 << dec_1_inp;
  q0_G16_sq_scl0_G256_inv0 = p0ls1_G4_scl_N20_G16_sq_scl0_G256_inv0 | q0_G4_scl_N20_G16_sq_scl0_G256_inv0;
  q1_G16_sq_scl0_G256_inv0 = p1ls1_G4_scl_N20_G16_sq_scl0_G256_inv0 | q1_G4_scl_N20_G16_sq_scl0_G256_inv0;
  p0ls2_G16_sq_scl0_G256_inv0 = p0_G16_sq_scl0_G256_inv0 << dec_2_inp;
  p1ls2_G16_sq_scl0_G256_inv0 = p1_G16_sq_scl0_G256_inv0 << dec_2_inp;
  c0_G256_inv0 = p0ls2_G16_sq_scl0_G256_inv0 | q0_G16_sq_scl0_G256_inv0;
  c1_G256_inv0 = p1ls2_G16_sq_scl0_G256_inv0 | q1_G16_sq_scl0_G256_inv0;
  r00_G16_mul0_G256_inv0 = r0_inp % dec_16_inp;
  v_r1_G16_mul0_G256_inv0 = r1_inp % dec_16_inp;
  r20_G16_mul0_G256_inv0 = r2_inp % dec_16_inp;
  r30_G16_mul0_G256_inv0 = r3_inp % dec_16_inp;
  r40_G16_mul0_G256_inv0 = r4_inp % dec_16_inp;
  r50_G16_mul0_G256_inv0 = r5_inp % dec_16_inp;
  r60_G16_mul0_G256_inv0 = r6_inp % dec_16_inp;
  r70_G16_mul0_G256_inv0 = r7_inp % dec_16_inp;
  r80_G16_mul0_G256_inv0 = r8_inp % dec_16_inp;
  r90_G16_mul0_G256_inv0 = r9_inp % dec_16_inp;
  r100_G16_mul0_G256_inv0 = r10_inp % dec_16_inp;
  r110_G16_mul0_G256_inv0 = r11_inp % dec_16_inp;
  r120_G16_mul0_G256_inv0 = r12_inp % dec_16_inp;
  r130_G16_mul0_G256_inv0 = r13_inp % dec_16_inp;
  r140_G16_mul0_G256_inv0 = r14_inp % dec_16_inp;
  r150_G16_mul0_G256_inv0 = r15_inp % dec_16_inp;
  r160_G16_mul0_G256_inv0 = r16_inp % dec_16_inp;
  r170_G16_mul0_G256_inv0 = r17_inp % dec_16_inp;
  a0_0_G16_mul0_G256_inv0 = a0_G256_inv0 & dec_12_inp;
  a1_0_G16_mul0_G256_inv0 = a1_G256_inv0 & dec_12_inp;
  a0_G16_mul0_G256_inv0 = a0_0_G16_mul0_G256_inv0 >> dec_2_inp;
  a1_G16_mul0_G256_inv0 = a1_0_G16_mul0_G256_inv0 >> dec_2_inp;
  b0_G16_mul0_G256_inv0 = a0_G256_inv0 & dec_3_inp;
  b1_G16_mul0_G256_inv0 = a1_G256_inv0 & dec_3_inp;
  c0_0_G16_mul0_G256_inv0 = b0_G256_inv0 & dec_12_inp;
  c1_0_G16_mul0_G256_inv0 = b1_G256_inv0 & dec_12_inp;
  c0_G16_mul0_G256_inv0 = c0_0_G16_mul0_G256_inv0 >> dec_2_inp;
  c1_G16_mul0_G256_inv0 = c1_0_G16_mul0_G256_inv0 >> dec_2_inp;
  d0_G16_mul0_G256_inv0 = b0_G256_inv0 & dec_3_inp;
  d1_G16_mul0_G256_inv0 = b1_G256_inv0 & dec_3_inp;
  axorb_0_G16_mul0_G256_inv0 = a0_G16_mul0_G256_inv0 ^ b0_G16_mul0_G256_inv0;
  cxord_0_G16_mul0_G256_inv0 = c0_G16_mul0_G256_inv0 ^ d0_G16_mul0_G256_inv0;
  axorb_1_G16_mul0_G256_inv0 = a1_G16_mul0_G256_inv0 ^ b1_G16_mul0_G256_inv0;
  cxord_1_G16_mul0_G256_inv0 = c1_G16_mul0_G256_inv0 ^ d1_G16_mul0_G256_inv0;
  r00_G4_mul0_G16_mul0_G256_inv0 = r00_G16_mul0_G256_inv0 % dec_4_inp;
  r10_G4_mul0_G16_mul0_G256_inv0 = v_r1_G16_mul0_G256_inv0 % dec_4_inp;
  r20_G4_mul0_G16_mul0_G256_inv0 = r20_G16_mul0_G256_inv0 % dec_4_inp;
  r30_G4_mul0_G16_mul0_G256_inv0 = r30_G16_mul0_G256_inv0 % dec_4_inp;
  r40_G4_mul0_G16_mul0_G256_inv0 = r40_G16_mul0_G256_inv0 % dec_4_inp;
  r50_G4_mul0_G16_mul0_G256_inv0 = r50_G16_mul0_G256_inv0 % dec_4_inp;
  a0_0_G4_mul0_G16_mul0_G256_inv0 = axorb_0_G16_mul0_G256_inv0 & dec_2_inp;
  a1_0_G4_mul0_G16_mul0_G256_inv0 = axorb_1_G16_mul0_G256_inv0 & dec_2_inp;
  a0_G4_mul0_G16_mul0_G256_inv0 = a0_0_G4_mul0_G16_mul0_G256_inv0 >> dec_1_inp;
  a1_G4_mul0_G16_mul0_G256_inv0 = a1_0_G4_mul0_G16_mul0_G256_inv0 >> dec_1_inp;
  b0_G4_mul0_G16_mul0_G256_inv0 = axorb_0_G16_mul0_G256_inv0 & dec_1_inp;
  b1_G4_mul0_G16_mul0_G256_inv0 = axorb_1_G16_mul0_G256_inv0 & dec_1_inp;
  c0_0_G4_mul0_G16_mul0_G256_inv0 = cxord_0_G16_mul0_G256_inv0 & dec_2_inp;
  c1_0_G4_mul0_G16_mul0_G256_inv0 = cxord_1_G16_mul0_G256_inv0 & dec_2_inp;
  c0_G4_mul0_G16_mul0_G256_inv0 = c0_0_G4_mul0_G16_mul0_G256_inv0 >> dec_1_inp;
  c1_G4_mul0_G16_mul0_G256_inv0 = c1_0_G4_mul0_G16_mul0_G256_inv0 >> dec_1_inp;
  d0_G4_mul0_G16_mul0_G256_inv0 = cxord_0_G16_mul0_G256_inv0 & dec_1_inp;
  d1_G4_mul0_G16_mul0_G256_inv0 = cxord_1_G16_mul0_G256_inv0 & dec_1_inp;
  axorb_0_G4_mul0_G16_mul0_G256_inv0 = a0_G4_mul0_G16_mul0_G256_inv0 ^ b0_G4_mul0_G16_mul0_G256_inv0;
  cxord_0_G4_mul0_G16_mul0_G256_inv0 = c0_G4_mul0_G16_mul0_G256_inv0 ^ d0_G4_mul0_G16_mul0_G256_inv0;
  axorb_1_G4_mul0_G16_mul0_G256_inv0 = a1_G4_mul0_G16_mul0_G256_inv0 ^ b1_G4_mul0_G16_mul0_G256_inv0;
  cxord_1_G4_mul0_G16_mul0_G256_inv0 = c1_G4_mul0_G16_mul0_G256_inv0 ^ d1_G4_mul0_G16_mul0_G256_inv0;
  r00_hpc10_G4_mul0_G16_mul0_G256_inv0 = r00_G4_mul0_G16_mul0_G256_inv0 % dec_2_inp;
  r10_hpc10_G4_mul0_G16_mul0_G256_inv0 = r10_G4_mul0_G16_mul0_G256_inv0 % dec_2_inp;
  b0_preshared_hpc10_G4_mul0_G16_mul0_G256_inv0 = cxord_0_G4_mul0_G16_mul0_G256_inv0 ^ r00_hpc10_G4_mul0_G16_mul0_G256_inv0;
  b1_preshared_hpc10_G4_mul0_G16_mul0_G256_inv0 = cxord_1_G4_mul0_G16_mul0_G256_inv0 ^ r00_hpc10_G4_mul0_G16_mul0_G256_inv0;
  p2_hpc10_G4_mul0_G16_mul0_G256_inv0 = axorb_0_G4_mul0_G16_mul0_G256_inv0 & reg(b1_preshared_hpc10_G4_mul0_G16_mul0_G256_inv0);
  i1_hpc10_G4_mul0_G16_mul0_G256_inv0 = p2_hpc10_G4_mul0_G16_mul0_G256_inv0 ^ r10_hpc10_G4_mul0_G16_mul0_G256_inv0;
  p3_hpc10_G4_mul0_G16_mul0_G256_inv0 = axorb_1_G4_mul0_G16_mul0_G256_inv0 & reg(b0_preshared_hpc10_G4_mul0_G16_mul0_G256_inv0);
  i2_hpc10_G4_mul0_G16_mul0_G256_inv0 = p3_hpc10_G4_mul0_G16_mul0_G256_inv0 ^ r10_hpc10_G4_mul0_G16_mul0_G256_inv0;
  p1_hpc10_G4_mul0_G16_mul0_G256_inv0 = axorb_0_G4_mul0_G16_mul0_G256_inv0 & reg(b0_preshared_hpc10_G4_mul0_G16_mul0_G256_inv0);
  p4_hpc10_G4_mul0_G16_mul0_G256_inv0 = axorb_1_G4_mul0_G16_mul0_G256_inv0 & reg(b1_preshared_hpc10_G4_mul0_G16_mul0_G256_inv0);
  e0_G4_mul0_G16_mul0_G256_inv0 = reg(i1_hpc10_G4_mul0_G16_mul0_G256_inv0) ^ p1_hpc10_G4_mul0_G16_mul0_G256_inv0;
  e1_G4_mul0_G16_mul0_G256_inv0 = reg(i2_hpc10_G4_mul0_G16_mul0_G256_inv0) ^ p4_hpc10_G4_mul0_G16_mul0_G256_inv0;
  r00_hpc11_G4_mul0_G16_mul0_G256_inv0 = r20_G4_mul0_G16_mul0_G256_inv0 % dec_2_inp;
  r10_hpc11_G4_mul0_G16_mul0_G256_inv0 = r30_G4_mul0_G16_mul0_G256_inv0 % dec_2_inp;
  b0_preshared_hpc11_G4_mul0_G16_mul0_G256_inv0 = c0_G4_mul0_G16_mul0_G256_inv0 ^ r00_hpc11_G4_mul0_G16_mul0_G256_inv0;
  b1_preshared_hpc11_G4_mul0_G16_mul0_G256_inv0 = c1_G4_mul0_G16_mul0_G256_inv0 ^ r00_hpc11_G4_mul0_G16_mul0_G256_inv0;
  p2_hpc11_G4_mul0_G16_mul0_G256_inv0 = a0_G4_mul0_G16_mul0_G256_inv0 & reg(b1_preshared_hpc11_G4_mul0_G16_mul0_G256_inv0);
  i1_hpc11_G4_mul0_G16_mul0_G256_inv0 = p2_hpc11_G4_mul0_G16_mul0_G256_inv0 ^ r10_hpc11_G4_mul0_G16_mul0_G256_inv0;
  p3_hpc11_G4_mul0_G16_mul0_G256_inv0 = a1_G4_mul0_G16_mul0_G256_inv0 & reg(b0_preshared_hpc11_G4_mul0_G16_mul0_G256_inv0);
  i2_hpc11_G4_mul0_G16_mul0_G256_inv0 = p3_hpc11_G4_mul0_G16_mul0_G256_inv0 ^ r10_hpc11_G4_mul0_G16_mul0_G256_inv0;
  p1_hpc11_G4_mul0_G16_mul0_G256_inv0 = a0_G4_mul0_G16_mul0_G256_inv0 & reg(b0_preshared_hpc11_G4_mul0_G16_mul0_G256_inv0);
  p4_hpc11_G4_mul0_G16_mul0_G256_inv0 = a1_G4_mul0_G16_mul0_G256_inv0 & reg(b1_preshared_hpc11_G4_mul0_G16_mul0_G256_inv0);
  p0_0_G4_mul0_G16_mul0_G256_inv0 = reg(i1_hpc11_G4_mul0_G16_mul0_G256_inv0) ^ p1_hpc11_G4_mul0_G16_mul0_G256_inv0;
  p1_0_G4_mul0_G16_mul0_G256_inv0 = reg(i2_hpc11_G4_mul0_G16_mul0_G256_inv0) ^ p4_hpc11_G4_mul0_G16_mul0_G256_inv0;
  p0_G4_mul0_G16_mul0_G256_inv0 = p0_0_G4_mul0_G16_mul0_G256_inv0 ^ e0_G4_mul0_G16_mul0_G256_inv0;
  p1_G4_mul0_G16_mul0_G256_inv0 = p1_0_G4_mul0_G16_mul0_G256_inv0 ^ e1_G4_mul0_G16_mul0_G256_inv0;
  r00_hpc12_G4_mul0_G16_mul0_G256_inv0 = r40_G4_mul0_G16_mul0_G256_inv0 % dec_2_inp;
  r10_hpc12_G4_mul0_G16_mul0_G256_inv0 = r50_G4_mul0_G16_mul0_G256_inv0 % dec_2_inp;
  b0_preshared_hpc12_G4_mul0_G16_mul0_G256_inv0 = d0_G4_mul0_G16_mul0_G256_inv0 ^ r00_hpc12_G4_mul0_G16_mul0_G256_inv0;
  b1_preshared_hpc12_G4_mul0_G16_mul0_G256_inv0 = d1_G4_mul0_G16_mul0_G256_inv0 ^ r00_hpc12_G4_mul0_G16_mul0_G256_inv0;
  p2_hpc12_G4_mul0_G16_mul0_G256_inv0 = b0_G4_mul0_G16_mul0_G256_inv0 & reg(b1_preshared_hpc12_G4_mul0_G16_mul0_G256_inv0);
  i1_hpc12_G4_mul0_G16_mul0_G256_inv0 = p2_hpc12_G4_mul0_G16_mul0_G256_inv0 ^ r10_hpc12_G4_mul0_G16_mul0_G256_inv0;
  p3_hpc12_G4_mul0_G16_mul0_G256_inv0 = b1_G4_mul0_G16_mul0_G256_inv0 & reg(b0_preshared_hpc12_G4_mul0_G16_mul0_G256_inv0);
  i2_hpc12_G4_mul0_G16_mul0_G256_inv0 = p3_hpc12_G4_mul0_G16_mul0_G256_inv0 ^ r10_hpc12_G4_mul0_G16_mul0_G256_inv0;
  p1_hpc12_G4_mul0_G16_mul0_G256_inv0 = b0_G4_mul0_G16_mul0_G256_inv0 & reg(b0_preshared_hpc12_G4_mul0_G16_mul0_G256_inv0);
  p4_hpc12_G4_mul0_G16_mul0_G256_inv0 = b1_G4_mul0_G16_mul0_G256_inv0 & reg(b1_preshared_hpc12_G4_mul0_G16_mul0_G256_inv0);
  q0_0_G4_mul0_G16_mul0_G256_inv0 = reg(i1_hpc12_G4_mul0_G16_mul0_G256_inv0) ^ p1_hpc12_G4_mul0_G16_mul0_G256_inv0;
  q1_0_G4_mul0_G16_mul0_G256_inv0 = reg(i2_hpc12_G4_mul0_G16_mul0_G256_inv0) ^ p4_hpc12_G4_mul0_G16_mul0_G256_inv0;
  q0_G4_mul0_G16_mul0_G256_inv0 = q0_0_G4_mul0_G16_mul0_G256_inv0 ^ e0_G4_mul0_G16_mul0_G256_inv0;
  q1_G4_mul0_G16_mul0_G256_inv0 = q1_0_G4_mul0_G16_mul0_G256_inv0 ^ e1_G4_mul0_G16_mul0_G256_inv0;
  p1ls1_G4_mul0_G16_mul0_G256_inv0 = p1_G4_mul0_G16_mul0_G256_inv0 << dec_1_inp;
  p0ls1_G4_mul0_G16_mul0_G256_inv0 = p0_G4_mul0_G16_mul0_G256_inv0 << dec_1_inp;
  e0_G16_mul0_G256_inv0 = p1ls1_G4_mul0_G16_mul0_G256_inv0 | q1_G4_mul0_G16_mul0_G256_inv0;
  e1_G16_mul0_G256_inv0 = p0ls1_G4_mul0_G16_mul0_G256_inv0 | q0_G4_mul0_G16_mul0_G256_inv0;
  a0_0_G4_scl_N0_G16_mul0_G256_inv0 = e0_G16_mul0_G256_inv0 & dec_2_inp;
  a1_0_G4_scl_N0_G16_mul0_G256_inv0 = e1_G16_mul0_G256_inv0 & dec_2_inp;
  a0_G4_scl_N0_G16_mul0_G256_inv0 = a0_0_G4_scl_N0_G16_mul0_G256_inv0 >> dec_1_inp;
  a1_G4_scl_N0_G16_mul0_G256_inv0 = a1_0_G4_scl_N0_G16_mul0_G256_inv0 >> dec_1_inp;
  b0_G4_scl_N0_G16_mul0_G256_inv0 = e0_G16_mul0_G256_inv0 & dec_1_inp;
  b1_G4_scl_N0_G16_mul0_G256_inv0 = e1_G16_mul0_G256_inv0 & dec_1_inp;
  p0_G4_scl_N0_G16_mul0_G256_inv0 = b0_G4_scl_N0_G16_mul0_G256_inv0;
  p1_G4_scl_N0_G16_mul0_G256_inv0 = b1_G4_scl_N0_G16_mul0_G256_inv0;
  q0_G4_scl_N0_G16_mul0_G256_inv0 = a0_G4_scl_N0_G16_mul0_G256_inv0 ^ b0_G4_scl_N0_G16_mul0_G256_inv0;
  q1_G4_scl_N0_G16_mul0_G256_inv0 = a1_G4_scl_N0_G16_mul0_G256_inv0 ^ b1_G4_scl_N0_G16_mul0_G256_inv0;
  p1ls1_G4_scl_N0_G16_mul0_G256_inv0 = p1_G4_scl_N0_G16_mul0_G256_inv0 << dec_1_inp;
  p0ls1_G4_scl_N0_G16_mul0_G256_inv0 = p0_G4_scl_N0_G16_mul0_G256_inv0 << dec_1_inp;
  e01_G16_mul0_G256_inv0 = p0ls1_G4_scl_N0_G16_mul0_G256_inv0 | q0_G4_scl_N0_G16_mul0_G256_inv0;
  e11_G16_mul0_G256_inv0 = p1ls1_G4_scl_N0_G16_mul0_G256_inv0 | q1_G4_scl_N0_G16_mul0_G256_inv0;
  r00_G4_mul1_G16_mul0_G256_inv0 = r60_G16_mul0_G256_inv0 % dec_4_inp;
  r10_G4_mul1_G16_mul0_G256_inv0 = r70_G16_mul0_G256_inv0 % dec_4_inp;
  r20_G4_mul1_G16_mul0_G256_inv0 = r80_G16_mul0_G256_inv0 % dec_4_inp;
  r30_G4_mul1_G16_mul0_G256_inv0 = r90_G16_mul0_G256_inv0 % dec_4_inp;
  r40_G4_mul1_G16_mul0_G256_inv0 = r100_G16_mul0_G256_inv0 % dec_4_inp;
  r50_G4_mul1_G16_mul0_G256_inv0 = r110_G16_mul0_G256_inv0 % dec_4_inp;
  a0_0_G4_mul1_G16_mul0_G256_inv0 = a0_G16_mul0_G256_inv0 & dec_2_inp;
  a1_0_G4_mul1_G16_mul0_G256_inv0 = a1_G16_mul0_G256_inv0 & dec_2_inp;
  a0_G4_mul1_G16_mul0_G256_inv0 = a0_0_G4_mul1_G16_mul0_G256_inv0 >> dec_1_inp;
  a1_G4_mul1_G16_mul0_G256_inv0 = a1_0_G4_mul1_G16_mul0_G256_inv0 >> dec_1_inp;
  b0_G4_mul1_G16_mul0_G256_inv0 = a0_G16_mul0_G256_inv0 & dec_1_inp;
  b1_G4_mul1_G16_mul0_G256_inv0 = a1_G16_mul0_G256_inv0 & dec_1_inp;
  c0_0_G4_mul1_G16_mul0_G256_inv0 = c0_G16_mul0_G256_inv0 & dec_2_inp;
  c1_0_G4_mul1_G16_mul0_G256_inv0 = c1_G16_mul0_G256_inv0 & dec_2_inp;
  c0_G4_mul1_G16_mul0_G256_inv0 = c0_0_G4_mul1_G16_mul0_G256_inv0 >> dec_1_inp;
  c1_G4_mul1_G16_mul0_G256_inv0 = c1_0_G4_mul1_G16_mul0_G256_inv0 >> dec_1_inp;
  d0_G4_mul1_G16_mul0_G256_inv0 = c0_G16_mul0_G256_inv0 & dec_1_inp;
  d1_G4_mul1_G16_mul0_G256_inv0 = c1_G16_mul0_G256_inv0 & dec_1_inp;
  axorb_0_G4_mul1_G16_mul0_G256_inv0 = a0_G4_mul1_G16_mul0_G256_inv0 ^ b0_G4_mul1_G16_mul0_G256_inv0;
  cxord_0_G4_mul1_G16_mul0_G256_inv0 = c0_G4_mul1_G16_mul0_G256_inv0 ^ d0_G4_mul1_G16_mul0_G256_inv0;
  axorb_1_G4_mul1_G16_mul0_G256_inv0 = a1_G4_mul1_G16_mul0_G256_inv0 ^ b1_G4_mul1_G16_mul0_G256_inv0;
  cxord_1_G4_mul1_G16_mul0_G256_inv0 = c1_G4_mul1_G16_mul0_G256_inv0 ^ d1_G4_mul1_G16_mul0_G256_inv0;
  r00_hpc10_G4_mul1_G16_mul0_G256_inv0 = r00_G4_mul1_G16_mul0_G256_inv0 % dec_2_inp;
  r10_hpc10_G4_mul1_G16_mul0_G256_inv0 = r10_G4_mul1_G16_mul0_G256_inv0 % dec_2_inp;
  b0_preshared_hpc10_G4_mul1_G16_mul0_G256_inv0 = cxord_0_G4_mul1_G16_mul0_G256_inv0 ^ r00_hpc10_G4_mul1_G16_mul0_G256_inv0;
  b1_preshared_hpc10_G4_mul1_G16_mul0_G256_inv0 = cxord_1_G4_mul1_G16_mul0_G256_inv0 ^ r00_hpc10_G4_mul1_G16_mul0_G256_inv0;
  p2_hpc10_G4_mul1_G16_mul0_G256_inv0 = axorb_0_G4_mul1_G16_mul0_G256_inv0 & reg(b1_preshared_hpc10_G4_mul1_G16_mul0_G256_inv0);
  i1_hpc10_G4_mul1_G16_mul0_G256_inv0 = p2_hpc10_G4_mul1_G16_mul0_G256_inv0 ^ r10_hpc10_G4_mul1_G16_mul0_G256_inv0;
  p3_hpc10_G4_mul1_G16_mul0_G256_inv0 = axorb_1_G4_mul1_G16_mul0_G256_inv0 & reg(b0_preshared_hpc10_G4_mul1_G16_mul0_G256_inv0);
  i2_hpc10_G4_mul1_G16_mul0_G256_inv0 = p3_hpc10_G4_mul1_G16_mul0_G256_inv0 ^ r10_hpc10_G4_mul1_G16_mul0_G256_inv0;
  p1_hpc10_G4_mul1_G16_mul0_G256_inv0 = axorb_0_G4_mul1_G16_mul0_G256_inv0 & reg(b0_preshared_hpc10_G4_mul1_G16_mul0_G256_inv0);
  p4_hpc10_G4_mul1_G16_mul0_G256_inv0 = axorb_1_G4_mul1_G16_mul0_G256_inv0 & reg(b1_preshared_hpc10_G4_mul1_G16_mul0_G256_inv0);
  e0_G4_mul1_G16_mul0_G256_inv0 = reg(i1_hpc10_G4_mul1_G16_mul0_G256_inv0) ^ p1_hpc10_G4_mul1_G16_mul0_G256_inv0;
  e1_G4_mul1_G16_mul0_G256_inv0 = reg(i2_hpc10_G4_mul1_G16_mul0_G256_inv0) ^ p4_hpc10_G4_mul1_G16_mul0_G256_inv0;
  r00_hpc11_G4_mul1_G16_mul0_G256_inv0 = r20_G4_mul1_G16_mul0_G256_inv0 % dec_2_inp;
  r10_hpc11_G4_mul1_G16_mul0_G256_inv0 = r30_G4_mul1_G16_mul0_G256_inv0 % dec_2_inp;
  b0_preshared_hpc11_G4_mul1_G16_mul0_G256_inv0 = c0_G4_mul1_G16_mul0_G256_inv0 ^ r00_hpc11_G4_mul1_G16_mul0_G256_inv0;
  b1_preshared_hpc11_G4_mul1_G16_mul0_G256_inv0 = c1_G4_mul1_G16_mul0_G256_inv0 ^ r00_hpc11_G4_mul1_G16_mul0_G256_inv0;
  p2_hpc11_G4_mul1_G16_mul0_G256_inv0 = a0_G4_mul1_G16_mul0_G256_inv0 & reg(b1_preshared_hpc11_G4_mul1_G16_mul0_G256_inv0);
  i1_hpc11_G4_mul1_G16_mul0_G256_inv0 = p2_hpc11_G4_mul1_G16_mul0_G256_inv0 ^ r10_hpc11_G4_mul1_G16_mul0_G256_inv0;
  p3_hpc11_G4_mul1_G16_mul0_G256_inv0 = a1_G4_mul1_G16_mul0_G256_inv0 & reg(b0_preshared_hpc11_G4_mul1_G16_mul0_G256_inv0);
  i2_hpc11_G4_mul1_G16_mul0_G256_inv0 = p3_hpc11_G4_mul1_G16_mul0_G256_inv0 ^ r10_hpc11_G4_mul1_G16_mul0_G256_inv0;
  p1_hpc11_G4_mul1_G16_mul0_G256_inv0 = a0_G4_mul1_G16_mul0_G256_inv0 & reg(b0_preshared_hpc11_G4_mul1_G16_mul0_G256_inv0);
  p4_hpc11_G4_mul1_G16_mul0_G256_inv0 = a1_G4_mul1_G16_mul0_G256_inv0 & reg(b1_preshared_hpc11_G4_mul1_G16_mul0_G256_inv0);
  p0_0_G4_mul1_G16_mul0_G256_inv0 = reg(i1_hpc11_G4_mul1_G16_mul0_G256_inv0) ^ p1_hpc11_G4_mul1_G16_mul0_G256_inv0;
  p1_0_G4_mul1_G16_mul0_G256_inv0 = reg(i2_hpc11_G4_mul1_G16_mul0_G256_inv0) ^ p4_hpc11_G4_mul1_G16_mul0_G256_inv0;
  p0_G4_mul1_G16_mul0_G256_inv0 = p0_0_G4_mul1_G16_mul0_G256_inv0 ^ e0_G4_mul1_G16_mul0_G256_inv0;
  p1_G4_mul1_G16_mul0_G256_inv0 = p1_0_G4_mul1_G16_mul0_G256_inv0 ^ e1_G4_mul1_G16_mul0_G256_inv0;
  r00_hpc12_G4_mul1_G16_mul0_G256_inv0 = r40_G4_mul1_G16_mul0_G256_inv0 % dec_2_inp;
  r10_hpc12_G4_mul1_G16_mul0_G256_inv0 = r50_G4_mul1_G16_mul0_G256_inv0 % dec_2_inp;
  b0_preshared_hpc12_G4_mul1_G16_mul0_G256_inv0 = d0_G4_mul1_G16_mul0_G256_inv0 ^ r00_hpc12_G4_mul1_G16_mul0_G256_inv0;
  b1_preshared_hpc12_G4_mul1_G16_mul0_G256_inv0 = d1_G4_mul1_G16_mul0_G256_inv0 ^ r00_hpc12_G4_mul1_G16_mul0_G256_inv0;
  p2_hpc12_G4_mul1_G16_mul0_G256_inv0 = b0_G4_mul1_G16_mul0_G256_inv0 & reg(b1_preshared_hpc12_G4_mul1_G16_mul0_G256_inv0);
  i1_hpc12_G4_mul1_G16_mul0_G256_inv0 = p2_hpc12_G4_mul1_G16_mul0_G256_inv0 ^ r10_hpc12_G4_mul1_G16_mul0_G256_inv0;
  p3_hpc12_G4_mul1_G16_mul0_G256_inv0 = b1_G4_mul1_G16_mul0_G256_inv0 & reg(b0_preshared_hpc12_G4_mul1_G16_mul0_G256_inv0);
  i2_hpc12_G4_mul1_G16_mul0_G256_inv0 = p3_hpc12_G4_mul1_G16_mul0_G256_inv0 ^ r10_hpc12_G4_mul1_G16_mul0_G256_inv0;
  p1_hpc12_G4_mul1_G16_mul0_G256_inv0 = b0_G4_mul1_G16_mul0_G256_inv0 & reg(b0_preshared_hpc12_G4_mul1_G16_mul0_G256_inv0);
  p4_hpc12_G4_mul1_G16_mul0_G256_inv0 = b1_G4_mul1_G16_mul0_G256_inv0 & reg(b1_preshared_hpc12_G4_mul1_G16_mul0_G256_inv0);
  q0_0_G4_mul1_G16_mul0_G256_inv0 = reg(i1_hpc12_G4_mul1_G16_mul0_G256_inv0) ^ p1_hpc12_G4_mul1_G16_mul0_G256_inv0;
  q1_0_G4_mul1_G16_mul0_G256_inv0 = reg(i2_hpc12_G4_mul1_G16_mul0_G256_inv0) ^ p4_hpc12_G4_mul1_G16_mul0_G256_inv0;
  q0_G4_mul1_G16_mul0_G256_inv0 = q0_0_G4_mul1_G16_mul0_G256_inv0 ^ e0_G4_mul1_G16_mul0_G256_inv0;
  q1_G4_mul1_G16_mul0_G256_inv0 = q1_0_G4_mul1_G16_mul0_G256_inv0 ^ e1_G4_mul1_G16_mul0_G256_inv0;
  p1ls1_G4_mul1_G16_mul0_G256_inv0 = p1_G4_mul1_G16_mul0_G256_inv0 << dec_1_inp;
  p0ls1_G4_mul1_G16_mul0_G256_inv0 = p0_G4_mul1_G16_mul0_G256_inv0 << dec_1_inp;
  p0_0_G16_mul0_G256_inv0 = p1ls1_G4_mul1_G16_mul0_G256_inv0 | q1_G4_mul1_G16_mul0_G256_inv0;
  p1_0_G16_mul0_G256_inv0 = p0ls1_G4_mul1_G16_mul0_G256_inv0 | q0_G4_mul1_G16_mul0_G256_inv0;
  p0_G16_mul0_G256_inv0 = p0_0_G16_mul0_G256_inv0 ^ e01_G16_mul0_G256_inv0;
  p1_G16_mul0_G256_inv0 = p1_0_G16_mul0_G256_inv0 ^ e11_G16_mul0_G256_inv0;
  r00_G4_mul2_G16_mul0_G256_inv0 = r120_G16_mul0_G256_inv0 % dec_4_inp;
  r10_G4_mul2_G16_mul0_G256_inv0 = r130_G16_mul0_G256_inv0 % dec_4_inp;
  r20_G4_mul2_G16_mul0_G256_inv0 = r140_G16_mul0_G256_inv0 % dec_4_inp;
  r30_G4_mul2_G16_mul0_G256_inv0 = r150_G16_mul0_G256_inv0 % dec_4_inp;
  r40_G4_mul2_G16_mul0_G256_inv0 = r160_G16_mul0_G256_inv0 % dec_4_inp;
  r50_G4_mul2_G16_mul0_G256_inv0 = r170_G16_mul0_G256_inv0 % dec_4_inp;
  a0_0_G4_mul2_G16_mul0_G256_inv0 = b0_G16_mul0_G256_inv0 & dec_2_inp;
  a1_0_G4_mul2_G16_mul0_G256_inv0 = b1_G16_mul0_G256_inv0 & dec_2_inp;
  a0_G4_mul2_G16_mul0_G256_inv0 = a0_0_G4_mul2_G16_mul0_G256_inv0 >> dec_1_inp;
  a1_G4_mul2_G16_mul0_G256_inv0 = a1_0_G4_mul2_G16_mul0_G256_inv0 >> dec_1_inp;
  b0_G4_mul2_G16_mul0_G256_inv0 = b0_G16_mul0_G256_inv0 & dec_1_inp;
  b1_G4_mul2_G16_mul0_G256_inv0 = b1_G16_mul0_G256_inv0 & dec_1_inp;
  c0_0_G4_mul2_G16_mul0_G256_inv0 = d0_G16_mul0_G256_inv0 & dec_2_inp;
  c1_0_G4_mul2_G16_mul0_G256_inv0 = d1_G16_mul0_G256_inv0 & dec_2_inp;
  c0_G4_mul2_G16_mul0_G256_inv0 = c0_0_G4_mul2_G16_mul0_G256_inv0 >> dec_1_inp;
  c1_G4_mul2_G16_mul0_G256_inv0 = c1_0_G4_mul2_G16_mul0_G256_inv0 >> dec_1_inp;
  d0_G4_mul2_G16_mul0_G256_inv0 = d0_G16_mul0_G256_inv0 & dec_1_inp;
  d1_G4_mul2_G16_mul0_G256_inv0 = d1_G16_mul0_G256_inv0 & dec_1_inp;
  axorb_0_G4_mul2_G16_mul0_G256_inv0 = a0_G4_mul2_G16_mul0_G256_inv0 ^ b0_G4_mul2_G16_mul0_G256_inv0;
  cxord_0_G4_mul2_G16_mul0_G256_inv0 = c0_G4_mul2_G16_mul0_G256_inv0 ^ d0_G4_mul2_G16_mul0_G256_inv0;
  axorb_1_G4_mul2_G16_mul0_G256_inv0 = a1_G4_mul2_G16_mul0_G256_inv0 ^ b1_G4_mul2_G16_mul0_G256_inv0;
  cxord_1_G4_mul2_G16_mul0_G256_inv0 = c1_G4_mul2_G16_mul0_G256_inv0 ^ d1_G4_mul2_G16_mul0_G256_inv0;
  r00_hpc10_G4_mul2_G16_mul0_G256_inv0 = r00_G4_mul2_G16_mul0_G256_inv0 % dec_2_inp;
  r10_hpc10_G4_mul2_G16_mul0_G256_inv0 = r10_G4_mul2_G16_mul0_G256_inv0 % dec_2_inp;
  b0_preshared_hpc10_G4_mul2_G16_mul0_G256_inv0 = cxord_0_G4_mul2_G16_mul0_G256_inv0 ^ r00_hpc10_G4_mul2_G16_mul0_G256_inv0;
  b1_preshared_hpc10_G4_mul2_G16_mul0_G256_inv0 = cxord_1_G4_mul2_G16_mul0_G256_inv0 ^ r00_hpc10_G4_mul2_G16_mul0_G256_inv0;
  p2_hpc10_G4_mul2_G16_mul0_G256_inv0 = axorb_0_G4_mul2_G16_mul0_G256_inv0 & reg(b1_preshared_hpc10_G4_mul2_G16_mul0_G256_inv0);
  i1_hpc10_G4_mul2_G16_mul0_G256_inv0 = p2_hpc10_G4_mul2_G16_mul0_G256_inv0 ^ r10_hpc10_G4_mul2_G16_mul0_G256_inv0;
  p3_hpc10_G4_mul2_G16_mul0_G256_inv0 = axorb_1_G4_mul2_G16_mul0_G256_inv0 & reg(b0_preshared_hpc10_G4_mul2_G16_mul0_G256_inv0);
  i2_hpc10_G4_mul2_G16_mul0_G256_inv0 = p3_hpc10_G4_mul2_G16_mul0_G256_inv0 ^ r10_hpc10_G4_mul2_G16_mul0_G256_inv0;
  p1_hpc10_G4_mul2_G16_mul0_G256_inv0 = axorb_0_G4_mul2_G16_mul0_G256_inv0 & reg(b0_preshared_hpc10_G4_mul2_G16_mul0_G256_inv0);
  p4_hpc10_G4_mul2_G16_mul0_G256_inv0 = axorb_1_G4_mul2_G16_mul0_G256_inv0 & reg(b1_preshared_hpc10_G4_mul2_G16_mul0_G256_inv0);
  e0_G4_mul2_G16_mul0_G256_inv0 = reg(i1_hpc10_G4_mul2_G16_mul0_G256_inv0) ^ p1_hpc10_G4_mul2_G16_mul0_G256_inv0;
  e1_G4_mul2_G16_mul0_G256_inv0 = reg(i2_hpc10_G4_mul2_G16_mul0_G256_inv0) ^ p4_hpc10_G4_mul2_G16_mul0_G256_inv0;
  r00_hpc11_G4_mul2_G16_mul0_G256_inv0 = r20_G4_mul2_G16_mul0_G256_inv0 % dec_2_inp;
  r10_hpc11_G4_mul2_G16_mul0_G256_inv0 = r30_G4_mul2_G16_mul0_G256_inv0 % dec_2_inp;
  b0_preshared_hpc11_G4_mul2_G16_mul0_G256_inv0 = c0_G4_mul2_G16_mul0_G256_inv0 ^ r00_hpc11_G4_mul2_G16_mul0_G256_inv0;
  b1_preshared_hpc11_G4_mul2_G16_mul0_G256_inv0 = c1_G4_mul2_G16_mul0_G256_inv0 ^ r00_hpc11_G4_mul2_G16_mul0_G256_inv0;
  p2_hpc11_G4_mul2_G16_mul0_G256_inv0 = a0_G4_mul2_G16_mul0_G256_inv0 & reg(b1_preshared_hpc11_G4_mul2_G16_mul0_G256_inv0);
  i1_hpc11_G4_mul2_G16_mul0_G256_inv0 = p2_hpc11_G4_mul2_G16_mul0_G256_inv0 ^ r10_hpc11_G4_mul2_G16_mul0_G256_inv0;
  p3_hpc11_G4_mul2_G16_mul0_G256_inv0 = a1_G4_mul2_G16_mul0_G256_inv0 & reg(b0_preshared_hpc11_G4_mul2_G16_mul0_G256_inv0);
  i2_hpc11_G4_mul2_G16_mul0_G256_inv0 = p3_hpc11_G4_mul2_G16_mul0_G256_inv0 ^ r10_hpc11_G4_mul2_G16_mul0_G256_inv0;
  p1_hpc11_G4_mul2_G16_mul0_G256_inv0 = a0_G4_mul2_G16_mul0_G256_inv0 & reg(b0_preshared_hpc11_G4_mul2_G16_mul0_G256_inv0);
  p4_hpc11_G4_mul2_G16_mul0_G256_inv0 = a1_G4_mul2_G16_mul0_G256_inv0 & reg(b1_preshared_hpc11_G4_mul2_G16_mul0_G256_inv0);
  p0_0_G4_mul2_G16_mul0_G256_inv0 = reg(i1_hpc11_G4_mul2_G16_mul0_G256_inv0) ^ p1_hpc11_G4_mul2_G16_mul0_G256_inv0;
  p1_0_G4_mul2_G16_mul0_G256_inv0 = reg(i2_hpc11_G4_mul2_G16_mul0_G256_inv0) ^ p4_hpc11_G4_mul2_G16_mul0_G256_inv0;
  p0_G4_mul2_G16_mul0_G256_inv0 = p0_0_G4_mul2_G16_mul0_G256_inv0 ^ e0_G4_mul2_G16_mul0_G256_inv0;
  p1_G4_mul2_G16_mul0_G256_inv0 = p1_0_G4_mul2_G16_mul0_G256_inv0 ^ e1_G4_mul2_G16_mul0_G256_inv0;
  r00_hpc12_G4_mul2_G16_mul0_G256_inv0 = r40_G4_mul2_G16_mul0_G256_inv0 % dec_2_inp;
  r10_hpc12_G4_mul2_G16_mul0_G256_inv0 = r50_G4_mul2_G16_mul0_G256_inv0 % dec_2_inp;
  b0_preshared_hpc12_G4_mul2_G16_mul0_G256_inv0 = d0_G4_mul2_G16_mul0_G256_inv0 ^ r00_hpc12_G4_mul2_G16_mul0_G256_inv0;
  b1_preshared_hpc12_G4_mul2_G16_mul0_G256_inv0 = d1_G4_mul2_G16_mul0_G256_inv0 ^ r00_hpc12_G4_mul2_G16_mul0_G256_inv0;
  p2_hpc12_G4_mul2_G16_mul0_G256_inv0 = b0_G4_mul2_G16_mul0_G256_inv0 & reg(b1_preshared_hpc12_G4_mul2_G16_mul0_G256_inv0);
  i1_hpc12_G4_mul2_G16_mul0_G256_inv0 = p2_hpc12_G4_mul2_G16_mul0_G256_inv0 ^ r10_hpc12_G4_mul2_G16_mul0_G256_inv0;
  p3_hpc12_G4_mul2_G16_mul0_G256_inv0 = b1_G4_mul2_G16_mul0_G256_inv0 & reg(b0_preshared_hpc12_G4_mul2_G16_mul0_G256_inv0);
  i2_hpc12_G4_mul2_G16_mul0_G256_inv0 = p3_hpc12_G4_mul2_G16_mul0_G256_inv0 ^ r10_hpc12_G4_mul2_G16_mul0_G256_inv0;
  p1_hpc12_G4_mul2_G16_mul0_G256_inv0 = b0_G4_mul2_G16_mul0_G256_inv0 & reg(b0_preshared_hpc12_G4_mul2_G16_mul0_G256_inv0);
  p4_hpc12_G4_mul2_G16_mul0_G256_inv0 = b1_G4_mul2_G16_mul0_G256_inv0 & reg(b1_preshared_hpc12_G4_mul2_G16_mul0_G256_inv0);
  q0_0_G4_mul2_G16_mul0_G256_inv0 = reg(i1_hpc12_G4_mul2_G16_mul0_G256_inv0) ^ p1_hpc12_G4_mul2_G16_mul0_G256_inv0;
  q1_0_G4_mul2_G16_mul0_G256_inv0 = reg(i2_hpc12_G4_mul2_G16_mul0_G256_inv0) ^ p4_hpc12_G4_mul2_G16_mul0_G256_inv0;
  q0_G4_mul2_G16_mul0_G256_inv0 = q0_0_G4_mul2_G16_mul0_G256_inv0 ^ e0_G4_mul2_G16_mul0_G256_inv0;
  q1_G4_mul2_G16_mul0_G256_inv0 = q1_0_G4_mul2_G16_mul0_G256_inv0 ^ e1_G4_mul2_G16_mul0_G256_inv0;
  p1ls1_G4_mul2_G16_mul0_G256_inv0 = p1_G4_mul2_G16_mul0_G256_inv0 << dec_1_inp;
  p0ls1_G4_mul2_G16_mul0_G256_inv0 = p0_G4_mul2_G16_mul0_G256_inv0 << dec_1_inp;
  q0_0_G16_mul0_G256_inv0 = p1ls1_G4_mul2_G16_mul0_G256_inv0 | q1_G4_mul2_G16_mul0_G256_inv0;
  q1_0_G16_mul0_G256_inv0 = p0ls1_G4_mul2_G16_mul0_G256_inv0 | q0_G4_mul2_G16_mul0_G256_inv0;
  q0_G16_mul0_G256_inv0 = q0_0_G16_mul0_G256_inv0 ^ e01_G16_mul0_G256_inv0;
  q1_G16_mul0_G256_inv0 = q1_0_G16_mul0_G256_inv0 ^ e11_G16_mul0_G256_inv0;
  p0ls2_G16_mul0_G256_inv0 = p0_G16_mul0_G256_inv0 << dec_2_inp;
  p1ls2_G16_mul0_G256_inv0 = p1_G16_mul0_G256_inv0 << dec_2_inp;
  d0_G256_inv0 = p0ls2_G16_mul0_G256_inv0 | q0_G16_mul0_G256_inv0;
  d1_G256_inv0 = p1ls2_G16_mul0_G256_inv0 | q1_G16_mul0_G256_inv0;
  c0xord0_G256_inv0 = c0_G256_inv0 ^ d0_G256_inv0;
  c1xord1_G256_inv0 = c1_G256_inv0 ^ d1_G256_inv0;
  r00_G16_inv0_G256_inv0 = r18_inp % dec_16_inp;
  v_r1_G16_inv0_G256_inv0 = r19_inp % dec_16_inp;
  r20_G16_inv0_G256_inv0 = r20_inp % dec_16_inp;
  r30_G16_inv0_G256_inv0 = r21_inp % dec_16_inp;
  r40_G16_inv0_G256_inv0 = r22_inp % dec_16_inp;
  r50_G16_inv0_G256_inv0 = r23_inp % dec_16_inp;
  r60_G16_inv0_G256_inv0 = r24_inp % dec_16_inp;
  r70_G16_inv0_G256_inv0 = r25_inp % dec_16_inp;
  r80_G16_inv0_G256_inv0 = r26_inp % dec_16_inp;
  r90_G16_inv0_G256_inv0 = r27_inp % dec_16_inp;
  r100_G16_inv0_G256_inv0 = r28_inp % dec_16_inp;
  r110_G16_inv0_G256_inv0 = r29_inp % dec_16_inp;
  r120_G16_inv0_G256_inv0 = r30_inp % dec_16_inp;
  r130_G16_inv0_G256_inv0 = r31_inp % dec_16_inp;
  r140_G16_inv0_G256_inv0 = r32_inp % dec_16_inp;
  r150_G16_inv0_G256_inv0 = r33_inp % dec_16_inp;
  r160_G16_inv0_G256_inv0 = r34_inp % dec_16_inp;
  r170_G16_inv0_G256_inv0 = r35_inp % dec_16_inp;
  a0_0_G16_inv0_G256_inv0 = c0xord0_G256_inv0 & dec_12_inp;
  a1_0_G16_inv0_G256_inv0 = c1xord1_G256_inv0 & dec_12_inp;
  a0_G16_inv0_G256_inv0 = a0_0_G16_inv0_G256_inv0 >> dec_2_inp;
  a1_G16_inv0_G256_inv0 = a1_0_G16_inv0_G256_inv0 >> dec_2_inp;
  b0_G16_inv0_G256_inv0 = c0xord0_G256_inv0 & dec_3_inp;
  b1_G16_inv0_G256_inv0 = c1xord1_G256_inv0 & dec_3_inp;
  a0xorb0_G16_inv0_G256_inv0 = a0_G16_inv0_G256_inv0 ^ b0_G16_inv0_G256_inv0;
  a1xorb1_G16_inv0_G256_inv0 = a1_G16_inv0_G256_inv0 ^ b1_G16_inv0_G256_inv0;
  a0_0_G4_sq2_G16_inv0_G256_inv0 = a0xorb0_G16_inv0_G256_inv0 & dec_2_inp;
  a1_0_G4_sq2_G16_inv0_G256_inv0 = a1xorb1_G16_inv0_G256_inv0 & dec_2_inp;
  a0_G4_sq2_G16_inv0_G256_inv0 = a0_0_G4_sq2_G16_inv0_G256_inv0 >> dec_1_inp;
  a1_G4_sq2_G16_inv0_G256_inv0 = a1_0_G4_sq2_G16_inv0_G256_inv0 >> dec_1_inp;
  b0_G4_sq2_G16_inv0_G256_inv0 = a0xorb0_G16_inv0_G256_inv0 & dec_1_inp;
  b1_G4_sq2_G16_inv0_G256_inv0 = a1xorb1_G16_inv0_G256_inv0 & dec_1_inp;
  b0ls1_G4_sq2_G16_inv0_G256_inv0 = b0_G4_sq2_G16_inv0_G256_inv0 << dec_1_inp;
  b1ls1_G4_sq2_G16_inv0_G256_inv0 = b1_G4_sq2_G16_inv0_G256_inv0 << dec_1_inp;
  c0_0_G16_inv0_G256_inv0 = b0ls1_G4_sq2_G16_inv0_G256_inv0 | a0_G4_sq2_G16_inv0_G256_inv0;
  c1_0_G16_inv0_G256_inv0 = b1ls1_G4_sq2_G16_inv0_G256_inv0 | a1_G4_sq2_G16_inv0_G256_inv0;
  a0_0_G4_scl_N1_G16_inv0_G256_inv0 = c0_0_G16_inv0_G256_inv0 & dec_2_inp;
  a1_0_G4_scl_N1_G16_inv0_G256_inv0 = c1_0_G16_inv0_G256_inv0 & dec_2_inp;
  a0_G4_scl_N1_G16_inv0_G256_inv0 = a0_0_G4_scl_N1_G16_inv0_G256_inv0 >> dec_1_inp;
  a1_G4_scl_N1_G16_inv0_G256_inv0 = a1_0_G4_scl_N1_G16_inv0_G256_inv0 >> dec_1_inp;
  b0_G4_scl_N1_G16_inv0_G256_inv0 = c0_0_G16_inv0_G256_inv0 & dec_1_inp;
  b1_G4_scl_N1_G16_inv0_G256_inv0 = c1_0_G16_inv0_G256_inv0 & dec_1_inp;
  p0_G4_scl_N1_G16_inv0_G256_inv0 = b0_G4_scl_N1_G16_inv0_G256_inv0;
  p1_G4_scl_N1_G16_inv0_G256_inv0 = b1_G4_scl_N1_G16_inv0_G256_inv0;
  q0_G4_scl_N1_G16_inv0_G256_inv0 = a0_G4_scl_N1_G16_inv0_G256_inv0 ^ b0_G4_scl_N1_G16_inv0_G256_inv0;
  q1_G4_scl_N1_G16_inv0_G256_inv0 = a1_G4_scl_N1_G16_inv0_G256_inv0 ^ b1_G4_scl_N1_G16_inv0_G256_inv0;
  p1ls1_G4_scl_N1_G16_inv0_G256_inv0 = p1_G4_scl_N1_G16_inv0_G256_inv0 << dec_1_inp;
  p0ls1_G4_scl_N1_G16_inv0_G256_inv0 = p0_G4_scl_N1_G16_inv0_G256_inv0 << dec_1_inp;
  c0_G16_inv0_G256_inv0 = p0ls1_G4_scl_N1_G16_inv0_G256_inv0 | q0_G4_scl_N1_G16_inv0_G256_inv0;
  c1_G16_inv0_G256_inv0 = p1ls1_G4_scl_N1_G16_inv0_G256_inv0 | q1_G4_scl_N1_G16_inv0_G256_inv0;
  r00_G4_mul3_G16_inv0_G256_inv0 = r00_G16_inv0_G256_inv0 % dec_4_inp;
  r10_G4_mul3_G16_inv0_G256_inv0 = v_r1_G16_inv0_G256_inv0 % dec_4_inp;
  r20_G4_mul3_G16_inv0_G256_inv0 = r20_G16_inv0_G256_inv0 % dec_4_inp;
  r30_G4_mul3_G16_inv0_G256_inv0 = r30_G16_inv0_G256_inv0 % dec_4_inp;
  r40_G4_mul3_G16_inv0_G256_inv0 = r40_G16_inv0_G256_inv0 % dec_4_inp;
  r50_G4_mul3_G16_inv0_G256_inv0 = r50_G16_inv0_G256_inv0 % dec_4_inp;
  a0_0_G4_mul3_G16_inv0_G256_inv0 = a0_G16_inv0_G256_inv0 & dec_2_inp;
  a1_0_G4_mul3_G16_inv0_G256_inv0 = a1_G16_inv0_G256_inv0 & dec_2_inp;
  a0_G4_mul3_G16_inv0_G256_inv0 = a0_0_G4_mul3_G16_inv0_G256_inv0 >> dec_1_inp;
  a1_G4_mul3_G16_inv0_G256_inv0 = a1_0_G4_mul3_G16_inv0_G256_inv0 >> dec_1_inp;
  b0_G4_mul3_G16_inv0_G256_inv0 = a0_G16_inv0_G256_inv0 & dec_1_inp;
  b1_G4_mul3_G16_inv0_G256_inv0 = a1_G16_inv0_G256_inv0 & dec_1_inp;
  c0_0_G4_mul3_G16_inv0_G256_inv0 = b0_G16_inv0_G256_inv0 & dec_2_inp;
  c1_0_G4_mul3_G16_inv0_G256_inv0 = b1_G16_inv0_G256_inv0 & dec_2_inp;
  c0_G4_mul3_G16_inv0_G256_inv0 = c0_0_G4_mul3_G16_inv0_G256_inv0 >> dec_1_inp;
  c1_G4_mul3_G16_inv0_G256_inv0 = c1_0_G4_mul3_G16_inv0_G256_inv0 >> dec_1_inp;
  d0_G4_mul3_G16_inv0_G256_inv0 = b0_G16_inv0_G256_inv0 & dec_1_inp;
  d1_G4_mul3_G16_inv0_G256_inv0 = b1_G16_inv0_G256_inv0 & dec_1_inp;
  axorb_0_G4_mul3_G16_inv0_G256_inv0 = a0_G4_mul3_G16_inv0_G256_inv0 ^ b0_G4_mul3_G16_inv0_G256_inv0;
  cxord_0_G4_mul3_G16_inv0_G256_inv0 = c0_G4_mul3_G16_inv0_G256_inv0 ^ d0_G4_mul3_G16_inv0_G256_inv0;
  axorb_1_G4_mul3_G16_inv0_G256_inv0 = a1_G4_mul3_G16_inv0_G256_inv0 ^ b1_G4_mul3_G16_inv0_G256_inv0;
  cxord_1_G4_mul3_G16_inv0_G256_inv0 = c1_G4_mul3_G16_inv0_G256_inv0 ^ d1_G4_mul3_G16_inv0_G256_inv0;
  r00_hpc10_G4_mul3_G16_inv0_G256_inv0 = r00_G4_mul3_G16_inv0_G256_inv0 % dec_2_inp;
  r10_hpc10_G4_mul3_G16_inv0_G256_inv0 = r10_G4_mul3_G16_inv0_G256_inv0 % dec_2_inp;
  b0_preshared_hpc10_G4_mul3_G16_inv0_G256_inv0 = cxord_0_G4_mul3_G16_inv0_G256_inv0 ^ r00_hpc10_G4_mul3_G16_inv0_G256_inv0;
  b1_preshared_hpc10_G4_mul3_G16_inv0_G256_inv0 = cxord_1_G4_mul3_G16_inv0_G256_inv0 ^ r00_hpc10_G4_mul3_G16_inv0_G256_inv0;
  p2_hpc10_G4_mul3_G16_inv0_G256_inv0 = axorb_0_G4_mul3_G16_inv0_G256_inv0 & reg(b1_preshared_hpc10_G4_mul3_G16_inv0_G256_inv0);
  i1_hpc10_G4_mul3_G16_inv0_G256_inv0 = p2_hpc10_G4_mul3_G16_inv0_G256_inv0 ^ r10_hpc10_G4_mul3_G16_inv0_G256_inv0;
  p3_hpc10_G4_mul3_G16_inv0_G256_inv0 = axorb_1_G4_mul3_G16_inv0_G256_inv0 & reg(b0_preshared_hpc10_G4_mul3_G16_inv0_G256_inv0);
  i2_hpc10_G4_mul3_G16_inv0_G256_inv0 = p3_hpc10_G4_mul3_G16_inv0_G256_inv0 ^ r10_hpc10_G4_mul3_G16_inv0_G256_inv0;
  p1_hpc10_G4_mul3_G16_inv0_G256_inv0 = axorb_0_G4_mul3_G16_inv0_G256_inv0 & reg(b0_preshared_hpc10_G4_mul3_G16_inv0_G256_inv0);
  p4_hpc10_G4_mul3_G16_inv0_G256_inv0 = axorb_1_G4_mul3_G16_inv0_G256_inv0 & reg(b1_preshared_hpc10_G4_mul3_G16_inv0_G256_inv0);
  e0_G4_mul3_G16_inv0_G256_inv0 = reg(i1_hpc10_G4_mul3_G16_inv0_G256_inv0) ^ p1_hpc10_G4_mul3_G16_inv0_G256_inv0;
  e1_G4_mul3_G16_inv0_G256_inv0 = reg(i2_hpc10_G4_mul3_G16_inv0_G256_inv0) ^ p4_hpc10_G4_mul3_G16_inv0_G256_inv0;
  r00_hpc11_G4_mul3_G16_inv0_G256_inv0 = r20_G4_mul3_G16_inv0_G256_inv0 % dec_2_inp;
  r10_hpc11_G4_mul3_G16_inv0_G256_inv0 = r30_G4_mul3_G16_inv0_G256_inv0 % dec_2_inp;
  b0_preshared_hpc11_G4_mul3_G16_inv0_G256_inv0 = c0_G4_mul3_G16_inv0_G256_inv0 ^ r00_hpc11_G4_mul3_G16_inv0_G256_inv0;
  b1_preshared_hpc11_G4_mul3_G16_inv0_G256_inv0 = c1_G4_mul3_G16_inv0_G256_inv0 ^ r00_hpc11_G4_mul3_G16_inv0_G256_inv0;
  p2_hpc11_G4_mul3_G16_inv0_G256_inv0 = a0_G4_mul3_G16_inv0_G256_inv0 & reg(b1_preshared_hpc11_G4_mul3_G16_inv0_G256_inv0);
  i1_hpc11_G4_mul3_G16_inv0_G256_inv0 = p2_hpc11_G4_mul3_G16_inv0_G256_inv0 ^ r10_hpc11_G4_mul3_G16_inv0_G256_inv0;
  p3_hpc11_G4_mul3_G16_inv0_G256_inv0 = a1_G4_mul3_G16_inv0_G256_inv0 & reg(b0_preshared_hpc11_G4_mul3_G16_inv0_G256_inv0);
  i2_hpc11_G4_mul3_G16_inv0_G256_inv0 = p3_hpc11_G4_mul3_G16_inv0_G256_inv0 ^ r10_hpc11_G4_mul3_G16_inv0_G256_inv0;
  p1_hpc11_G4_mul3_G16_inv0_G256_inv0 = a0_G4_mul3_G16_inv0_G256_inv0 & reg(b0_preshared_hpc11_G4_mul3_G16_inv0_G256_inv0);
  p4_hpc11_G4_mul3_G16_inv0_G256_inv0 = a1_G4_mul3_G16_inv0_G256_inv0 & reg(b1_preshared_hpc11_G4_mul3_G16_inv0_G256_inv0);
  p0_0_G4_mul3_G16_inv0_G256_inv0 = reg(i1_hpc11_G4_mul3_G16_inv0_G256_inv0) ^ p1_hpc11_G4_mul3_G16_inv0_G256_inv0;
  p1_0_G4_mul3_G16_inv0_G256_inv0 = reg(i2_hpc11_G4_mul3_G16_inv0_G256_inv0) ^ p4_hpc11_G4_mul3_G16_inv0_G256_inv0;
  p0_G4_mul3_G16_inv0_G256_inv0 = p0_0_G4_mul3_G16_inv0_G256_inv0 ^ e0_G4_mul3_G16_inv0_G256_inv0;
  p1_G4_mul3_G16_inv0_G256_inv0 = p1_0_G4_mul3_G16_inv0_G256_inv0 ^ e1_G4_mul3_G16_inv0_G256_inv0;
  r00_hpc12_G4_mul3_G16_inv0_G256_inv0 = r40_G4_mul3_G16_inv0_G256_inv0 % dec_2_inp;
  r10_hpc12_G4_mul3_G16_inv0_G256_inv0 = r50_G4_mul3_G16_inv0_G256_inv0 % dec_2_inp;
  b0_preshared_hpc12_G4_mul3_G16_inv0_G256_inv0 = d0_G4_mul3_G16_inv0_G256_inv0 ^ r00_hpc12_G4_mul3_G16_inv0_G256_inv0;
  b1_preshared_hpc12_G4_mul3_G16_inv0_G256_inv0 = d1_G4_mul3_G16_inv0_G256_inv0 ^ r00_hpc12_G4_mul3_G16_inv0_G256_inv0;
  p2_hpc12_G4_mul3_G16_inv0_G256_inv0 = b0_G4_mul3_G16_inv0_G256_inv0 & reg(b1_preshared_hpc12_G4_mul3_G16_inv0_G256_inv0);
  i1_hpc12_G4_mul3_G16_inv0_G256_inv0 = p2_hpc12_G4_mul3_G16_inv0_G256_inv0 ^ r10_hpc12_G4_mul3_G16_inv0_G256_inv0;
  p3_hpc12_G4_mul3_G16_inv0_G256_inv0 = b1_G4_mul3_G16_inv0_G256_inv0 & reg(b0_preshared_hpc12_G4_mul3_G16_inv0_G256_inv0);
  i2_hpc12_G4_mul3_G16_inv0_G256_inv0 = p3_hpc12_G4_mul3_G16_inv0_G256_inv0 ^ r10_hpc12_G4_mul3_G16_inv0_G256_inv0;
  p1_hpc12_G4_mul3_G16_inv0_G256_inv0 = b0_G4_mul3_G16_inv0_G256_inv0 & reg(b0_preshared_hpc12_G4_mul3_G16_inv0_G256_inv0);
  p4_hpc12_G4_mul3_G16_inv0_G256_inv0 = b1_G4_mul3_G16_inv0_G256_inv0 & reg(b1_preshared_hpc12_G4_mul3_G16_inv0_G256_inv0);
  q0_0_G4_mul3_G16_inv0_G256_inv0 = reg(i1_hpc12_G4_mul3_G16_inv0_G256_inv0) ^ p1_hpc12_G4_mul3_G16_inv0_G256_inv0;
  q1_0_G4_mul3_G16_inv0_G256_inv0 = reg(i2_hpc12_G4_mul3_G16_inv0_G256_inv0) ^ p4_hpc12_G4_mul3_G16_inv0_G256_inv0;
  q0_G4_mul3_G16_inv0_G256_inv0 = q0_0_G4_mul3_G16_inv0_G256_inv0 ^ e0_G4_mul3_G16_inv0_G256_inv0;
  q1_G4_mul3_G16_inv0_G256_inv0 = q1_0_G4_mul3_G16_inv0_G256_inv0 ^ e1_G4_mul3_G16_inv0_G256_inv0;
  p1ls1_G4_mul3_G16_inv0_G256_inv0 = p1_G4_mul3_G16_inv0_G256_inv0 << dec_1_inp;
  p0ls1_G4_mul3_G16_inv0_G256_inv0 = p0_G4_mul3_G16_inv0_G256_inv0 << dec_1_inp;
  d0_G16_inv0_G256_inv0 = p1ls1_G4_mul3_G16_inv0_G256_inv0 | q1_G4_mul3_G16_inv0_G256_inv0;
  d1_G16_inv0_G256_inv0 = p0ls1_G4_mul3_G16_inv0_G256_inv0 | q0_G4_mul3_G16_inv0_G256_inv0;
  c0xord0_G16_inv0_G256_inv0 = c0_G16_inv0_G256_inv0 ^ d0_G16_inv0_G256_inv0;
  c1xord1_G16_inv0_G256_inv0 = c1_G16_inv0_G256_inv0 ^ d1_G16_inv0_G256_inv0;
  a0_0_G4_sq3_G16_inv0_G256_inv0 = c0xord0_G16_inv0_G256_inv0 & dec_2_inp;
  a1_0_G4_sq3_G16_inv0_G256_inv0 = c1xord1_G16_inv0_G256_inv0 & dec_2_inp;
  a0_G4_sq3_G16_inv0_G256_inv0 = a0_0_G4_sq3_G16_inv0_G256_inv0 >> dec_1_inp;
  a1_G4_sq3_G16_inv0_G256_inv0 = a1_0_G4_sq3_G16_inv0_G256_inv0 >> dec_1_inp;
  b0_G4_sq3_G16_inv0_G256_inv0 = c0xord0_G16_inv0_G256_inv0 & dec_1_inp;
  b1_G4_sq3_G16_inv0_G256_inv0 = c1xord1_G16_inv0_G256_inv0 & dec_1_inp;
  b0ls1_G4_sq3_G16_inv0_G256_inv0 = b0_G4_sq3_G16_inv0_G256_inv0 << dec_1_inp;
  b1ls1_G4_sq3_G16_inv0_G256_inv0 = b1_G4_sq3_G16_inv0_G256_inv0 << dec_1_inp;
  e0_G16_inv0_G256_inv0 = b0ls1_G4_sq3_G16_inv0_G256_inv0 | a0_G4_sq3_G16_inv0_G256_inv0;
  e1_G16_inv0_G256_inv0 = b1ls1_G4_sq3_G16_inv0_G256_inv0 | a1_G4_sq3_G16_inv0_G256_inv0;
  r00_G4_mul4_G16_inv0_G256_inv0 = r60_G16_inv0_G256_inv0 % dec_4_inp;
  r10_G4_mul4_G16_inv0_G256_inv0 = r70_G16_inv0_G256_inv0 % dec_4_inp;
  r20_G4_mul4_G16_inv0_G256_inv0 = r80_G16_inv0_G256_inv0 % dec_4_inp;
  r30_G4_mul4_G16_inv0_G256_inv0 = r90_G16_inv0_G256_inv0 % dec_4_inp;
  r40_G4_mul4_G16_inv0_G256_inv0 = r100_G16_inv0_G256_inv0 % dec_4_inp;
  r50_G4_mul4_G16_inv0_G256_inv0 = r110_G16_inv0_G256_inv0 % dec_4_inp;
  a0_0_G4_mul4_G16_inv0_G256_inv0 = e0_G16_inv0_G256_inv0 & dec_2_inp;
  a1_0_G4_mul4_G16_inv0_G256_inv0 = e1_G16_inv0_G256_inv0 & dec_2_inp;
  a0_G4_mul4_G16_inv0_G256_inv0 = a0_0_G4_mul4_G16_inv0_G256_inv0 >> dec_1_inp;
  a1_G4_mul4_G16_inv0_G256_inv0 = a1_0_G4_mul4_G16_inv0_G256_inv0 >> dec_1_inp;
  b0_G4_mul4_G16_inv0_G256_inv0 = e0_G16_inv0_G256_inv0 & dec_1_inp;
  b1_G4_mul4_G16_inv0_G256_inv0 = e1_G16_inv0_G256_inv0 & dec_1_inp;
  c0_0_G4_mul4_G16_inv0_G256_inv0 = b0_G16_inv0_G256_inv0 & dec_2_inp;
  c1_0_G4_mul4_G16_inv0_G256_inv0 = b1_G16_inv0_G256_inv0 & dec_2_inp;
  c0_G4_mul4_G16_inv0_G256_inv0 = c0_0_G4_mul4_G16_inv0_G256_inv0 >> dec_1_inp;
  c1_G4_mul4_G16_inv0_G256_inv0 = c1_0_G4_mul4_G16_inv0_G256_inv0 >> dec_1_inp;
  d0_G4_mul4_G16_inv0_G256_inv0 = b0_G16_inv0_G256_inv0 & dec_1_inp;
  d1_G4_mul4_G16_inv0_G256_inv0 = b1_G16_inv0_G256_inv0 & dec_1_inp;
  axorb_0_G4_mul4_G16_inv0_G256_inv0 = a0_G4_mul4_G16_inv0_G256_inv0 ^ b0_G4_mul4_G16_inv0_G256_inv0;
  cxord_0_G4_mul4_G16_inv0_G256_inv0 = c0_G4_mul4_G16_inv0_G256_inv0 ^ d0_G4_mul4_G16_inv0_G256_inv0;
  axorb_1_G4_mul4_G16_inv0_G256_inv0 = a1_G4_mul4_G16_inv0_G256_inv0 ^ b1_G4_mul4_G16_inv0_G256_inv0;
  cxord_1_G4_mul4_G16_inv0_G256_inv0 = c1_G4_mul4_G16_inv0_G256_inv0 ^ d1_G4_mul4_G16_inv0_G256_inv0;
  r00_hpc10_G4_mul4_G16_inv0_G256_inv0 = r00_G4_mul4_G16_inv0_G256_inv0 % dec_2_inp;
  r10_hpc10_G4_mul4_G16_inv0_G256_inv0 = r10_G4_mul4_G16_inv0_G256_inv0 % dec_2_inp;
  b0_preshared_hpc10_G4_mul4_G16_inv0_G256_inv0 = cxord_0_G4_mul4_G16_inv0_G256_inv0 ^ r00_hpc10_G4_mul4_G16_inv0_G256_inv0;
  b1_preshared_hpc10_G4_mul4_G16_inv0_G256_inv0 = cxord_1_G4_mul4_G16_inv0_G256_inv0 ^ r00_hpc10_G4_mul4_G16_inv0_G256_inv0;
  p2_hpc10_G4_mul4_G16_inv0_G256_inv0 = axorb_0_G4_mul4_G16_inv0_G256_inv0 & reg(b1_preshared_hpc10_G4_mul4_G16_inv0_G256_inv0);
  i1_hpc10_G4_mul4_G16_inv0_G256_inv0 = p2_hpc10_G4_mul4_G16_inv0_G256_inv0 ^ r10_hpc10_G4_mul4_G16_inv0_G256_inv0;
  p3_hpc10_G4_mul4_G16_inv0_G256_inv0 = axorb_1_G4_mul4_G16_inv0_G256_inv0 & reg(b0_preshared_hpc10_G4_mul4_G16_inv0_G256_inv0);
  i2_hpc10_G4_mul4_G16_inv0_G256_inv0 = p3_hpc10_G4_mul4_G16_inv0_G256_inv0 ^ r10_hpc10_G4_mul4_G16_inv0_G256_inv0;
  p1_hpc10_G4_mul4_G16_inv0_G256_inv0 = axorb_0_G4_mul4_G16_inv0_G256_inv0 & reg(b0_preshared_hpc10_G4_mul4_G16_inv0_G256_inv0);
  p4_hpc10_G4_mul4_G16_inv0_G256_inv0 = axorb_1_G4_mul4_G16_inv0_G256_inv0 & reg(b1_preshared_hpc10_G4_mul4_G16_inv0_G256_inv0);
  e0_G4_mul4_G16_inv0_G256_inv0 = reg(i1_hpc10_G4_mul4_G16_inv0_G256_inv0) ^ p1_hpc10_G4_mul4_G16_inv0_G256_inv0;
  e1_G4_mul4_G16_inv0_G256_inv0 = reg(i2_hpc10_G4_mul4_G16_inv0_G256_inv0) ^ p4_hpc10_G4_mul4_G16_inv0_G256_inv0;
  r00_hpc11_G4_mul4_G16_inv0_G256_inv0 = r20_G4_mul4_G16_inv0_G256_inv0 % dec_2_inp;
  r10_hpc11_G4_mul4_G16_inv0_G256_inv0 = r30_G4_mul4_G16_inv0_G256_inv0 % dec_2_inp;
  b0_preshared_hpc11_G4_mul4_G16_inv0_G256_inv0 = c0_G4_mul4_G16_inv0_G256_inv0 ^ r00_hpc11_G4_mul4_G16_inv0_G256_inv0;
  b1_preshared_hpc11_G4_mul4_G16_inv0_G256_inv0 = c1_G4_mul4_G16_inv0_G256_inv0 ^ r00_hpc11_G4_mul4_G16_inv0_G256_inv0;
  p2_hpc11_G4_mul4_G16_inv0_G256_inv0 = a0_G4_mul4_G16_inv0_G256_inv0 & reg(b1_preshared_hpc11_G4_mul4_G16_inv0_G256_inv0);
  i1_hpc11_G4_mul4_G16_inv0_G256_inv0 = p2_hpc11_G4_mul4_G16_inv0_G256_inv0 ^ r10_hpc11_G4_mul4_G16_inv0_G256_inv0;
  p3_hpc11_G4_mul4_G16_inv0_G256_inv0 = a1_G4_mul4_G16_inv0_G256_inv0 & reg(b0_preshared_hpc11_G4_mul4_G16_inv0_G256_inv0);
  i2_hpc11_G4_mul4_G16_inv0_G256_inv0 = p3_hpc11_G4_mul4_G16_inv0_G256_inv0 ^ r10_hpc11_G4_mul4_G16_inv0_G256_inv0;
  p1_hpc11_G4_mul4_G16_inv0_G256_inv0 = a0_G4_mul4_G16_inv0_G256_inv0 & reg(b0_preshared_hpc11_G4_mul4_G16_inv0_G256_inv0);
  p4_hpc11_G4_mul4_G16_inv0_G256_inv0 = a1_G4_mul4_G16_inv0_G256_inv0 & reg(b1_preshared_hpc11_G4_mul4_G16_inv0_G256_inv0);
  p0_0_G4_mul4_G16_inv0_G256_inv0 = reg(i1_hpc11_G4_mul4_G16_inv0_G256_inv0) ^ p1_hpc11_G4_mul4_G16_inv0_G256_inv0;
  p1_0_G4_mul4_G16_inv0_G256_inv0 = reg(i2_hpc11_G4_mul4_G16_inv0_G256_inv0) ^ p4_hpc11_G4_mul4_G16_inv0_G256_inv0;
  p0_G4_mul4_G16_inv0_G256_inv0 = p0_0_G4_mul4_G16_inv0_G256_inv0 ^ e0_G4_mul4_G16_inv0_G256_inv0;
  p1_G4_mul4_G16_inv0_G256_inv0 = p1_0_G4_mul4_G16_inv0_G256_inv0 ^ e1_G4_mul4_G16_inv0_G256_inv0;
  r00_hpc12_G4_mul4_G16_inv0_G256_inv0 = r40_G4_mul4_G16_inv0_G256_inv0 % dec_2_inp;
  r10_hpc12_G4_mul4_G16_inv0_G256_inv0 = r50_G4_mul4_G16_inv0_G256_inv0 % dec_2_inp;
  b0_preshared_hpc12_G4_mul4_G16_inv0_G256_inv0 = d0_G4_mul4_G16_inv0_G256_inv0 ^ r00_hpc12_G4_mul4_G16_inv0_G256_inv0;
  b1_preshared_hpc12_G4_mul4_G16_inv0_G256_inv0 = d1_G4_mul4_G16_inv0_G256_inv0 ^ r00_hpc12_G4_mul4_G16_inv0_G256_inv0;
  p2_hpc12_G4_mul4_G16_inv0_G256_inv0 = b0_G4_mul4_G16_inv0_G256_inv0 & reg(b1_preshared_hpc12_G4_mul4_G16_inv0_G256_inv0);
  i1_hpc12_G4_mul4_G16_inv0_G256_inv0 = p2_hpc12_G4_mul4_G16_inv0_G256_inv0 ^ r10_hpc12_G4_mul4_G16_inv0_G256_inv0;
  p3_hpc12_G4_mul4_G16_inv0_G256_inv0 = b1_G4_mul4_G16_inv0_G256_inv0 & reg(b0_preshared_hpc12_G4_mul4_G16_inv0_G256_inv0);
  i2_hpc12_G4_mul4_G16_inv0_G256_inv0 = p3_hpc12_G4_mul4_G16_inv0_G256_inv0 ^ r10_hpc12_G4_mul4_G16_inv0_G256_inv0;
  p1_hpc12_G4_mul4_G16_inv0_G256_inv0 = b0_G4_mul4_G16_inv0_G256_inv0 & reg(b0_preshared_hpc12_G4_mul4_G16_inv0_G256_inv0);
  p4_hpc12_G4_mul4_G16_inv0_G256_inv0 = b1_G4_mul4_G16_inv0_G256_inv0 & reg(b1_preshared_hpc12_G4_mul4_G16_inv0_G256_inv0);
  q0_0_G4_mul4_G16_inv0_G256_inv0 = reg(i1_hpc12_G4_mul4_G16_inv0_G256_inv0) ^ p1_hpc12_G4_mul4_G16_inv0_G256_inv0;
  q1_0_G4_mul4_G16_inv0_G256_inv0 = reg(i2_hpc12_G4_mul4_G16_inv0_G256_inv0) ^ p4_hpc12_G4_mul4_G16_inv0_G256_inv0;
  q0_G4_mul4_G16_inv0_G256_inv0 = q0_0_G4_mul4_G16_inv0_G256_inv0 ^ e0_G4_mul4_G16_inv0_G256_inv0;
  q1_G4_mul4_G16_inv0_G256_inv0 = q1_0_G4_mul4_G16_inv0_G256_inv0 ^ e1_G4_mul4_G16_inv0_G256_inv0;
  p1ls1_G4_mul4_G16_inv0_G256_inv0 = p1_G4_mul4_G16_inv0_G256_inv0 << dec_1_inp;
  p0ls1_G4_mul4_G16_inv0_G256_inv0 = p0_G4_mul4_G16_inv0_G256_inv0 << dec_1_inp;
  p0_G16_inv0_G256_inv0 = p1ls1_G4_mul4_G16_inv0_G256_inv0 | q1_G4_mul4_G16_inv0_G256_inv0;
  p1_G16_inv0_G256_inv0 = p0ls1_G4_mul4_G16_inv0_G256_inv0 | q0_G4_mul4_G16_inv0_G256_inv0;
  r00_G4_mul5_G16_inv0_G256_inv0 = r120_G16_inv0_G256_inv0 % dec_4_inp;
  r10_G4_mul5_G16_inv0_G256_inv0 = r130_G16_inv0_G256_inv0 % dec_4_inp;
  r20_G4_mul5_G16_inv0_G256_inv0 = r140_G16_inv0_G256_inv0 % dec_4_inp;
  r30_G4_mul5_G16_inv0_G256_inv0 = r150_G16_inv0_G256_inv0 % dec_4_inp;
  r40_G4_mul5_G16_inv0_G256_inv0 = r160_G16_inv0_G256_inv0 % dec_4_inp;
  r50_G4_mul5_G16_inv0_G256_inv0 = r170_G16_inv0_G256_inv0 % dec_4_inp;
  a0_0_G4_mul5_G16_inv0_G256_inv0 = e0_G16_inv0_G256_inv0 & dec_2_inp;
  a1_0_G4_mul5_G16_inv0_G256_inv0 = e1_G16_inv0_G256_inv0 & dec_2_inp;
  a0_G4_mul5_G16_inv0_G256_inv0 = a0_0_G4_mul5_G16_inv0_G256_inv0 >> dec_1_inp;
  a1_G4_mul5_G16_inv0_G256_inv0 = a1_0_G4_mul5_G16_inv0_G256_inv0 >> dec_1_inp;
  b0_G4_mul5_G16_inv0_G256_inv0 = e0_G16_inv0_G256_inv0 & dec_1_inp;
  b1_G4_mul5_G16_inv0_G256_inv0 = e1_G16_inv0_G256_inv0 & dec_1_inp;
  c0_0_G4_mul5_G16_inv0_G256_inv0 = a0_G16_inv0_G256_inv0 & dec_2_inp;
  c1_0_G4_mul5_G16_inv0_G256_inv0 = a1_G16_inv0_G256_inv0 & dec_2_inp;
  c0_G4_mul5_G16_inv0_G256_inv0 = c0_0_G4_mul5_G16_inv0_G256_inv0 >> dec_1_inp;
  c1_G4_mul5_G16_inv0_G256_inv0 = c1_0_G4_mul5_G16_inv0_G256_inv0 >> dec_1_inp;
  d0_G4_mul5_G16_inv0_G256_inv0 = a0_G16_inv0_G256_inv0 & dec_1_inp;
  d1_G4_mul5_G16_inv0_G256_inv0 = a1_G16_inv0_G256_inv0 & dec_1_inp;
  axorb_0_G4_mul5_G16_inv0_G256_inv0 = a0_G4_mul5_G16_inv0_G256_inv0 ^ b0_G4_mul5_G16_inv0_G256_inv0;
  cxord_0_G4_mul5_G16_inv0_G256_inv0 = c0_G4_mul5_G16_inv0_G256_inv0 ^ d0_G4_mul5_G16_inv0_G256_inv0;
  axorb_1_G4_mul5_G16_inv0_G256_inv0 = a1_G4_mul5_G16_inv0_G256_inv0 ^ b1_G4_mul5_G16_inv0_G256_inv0;
  cxord_1_G4_mul5_G16_inv0_G256_inv0 = c1_G4_mul5_G16_inv0_G256_inv0 ^ d1_G4_mul5_G16_inv0_G256_inv0;
  r00_hpc10_G4_mul5_G16_inv0_G256_inv0 = r00_G4_mul5_G16_inv0_G256_inv0 % dec_2_inp;
  r10_hpc10_G4_mul5_G16_inv0_G256_inv0 = r10_G4_mul5_G16_inv0_G256_inv0 % dec_2_inp;
  b0_preshared_hpc10_G4_mul5_G16_inv0_G256_inv0 = cxord_0_G4_mul5_G16_inv0_G256_inv0 ^ r00_hpc10_G4_mul5_G16_inv0_G256_inv0;
  b1_preshared_hpc10_G4_mul5_G16_inv0_G256_inv0 = cxord_1_G4_mul5_G16_inv0_G256_inv0 ^ r00_hpc10_G4_mul5_G16_inv0_G256_inv0;
  p2_hpc10_G4_mul5_G16_inv0_G256_inv0 = axorb_0_G4_mul5_G16_inv0_G256_inv0 & reg(b1_preshared_hpc10_G4_mul5_G16_inv0_G256_inv0);
  i1_hpc10_G4_mul5_G16_inv0_G256_inv0 = p2_hpc10_G4_mul5_G16_inv0_G256_inv0 ^ r10_hpc10_G4_mul5_G16_inv0_G256_inv0;
  p3_hpc10_G4_mul5_G16_inv0_G256_inv0 = axorb_1_G4_mul5_G16_inv0_G256_inv0 & reg(b0_preshared_hpc10_G4_mul5_G16_inv0_G256_inv0);
  i2_hpc10_G4_mul5_G16_inv0_G256_inv0 = p3_hpc10_G4_mul5_G16_inv0_G256_inv0 ^ r10_hpc10_G4_mul5_G16_inv0_G256_inv0;
  p1_hpc10_G4_mul5_G16_inv0_G256_inv0 = axorb_0_G4_mul5_G16_inv0_G256_inv0 & reg(b0_preshared_hpc10_G4_mul5_G16_inv0_G256_inv0);
  p4_hpc10_G4_mul5_G16_inv0_G256_inv0 = axorb_1_G4_mul5_G16_inv0_G256_inv0 & reg(b1_preshared_hpc10_G4_mul5_G16_inv0_G256_inv0);
  e0_G4_mul5_G16_inv0_G256_inv0 = reg(i1_hpc10_G4_mul5_G16_inv0_G256_inv0) ^ p1_hpc10_G4_mul5_G16_inv0_G256_inv0;
  e1_G4_mul5_G16_inv0_G256_inv0 = reg(i2_hpc10_G4_mul5_G16_inv0_G256_inv0) ^ p4_hpc10_G4_mul5_G16_inv0_G256_inv0;
  r00_hpc11_G4_mul5_G16_inv0_G256_inv0 = r20_G4_mul5_G16_inv0_G256_inv0 % dec_2_inp;
  r10_hpc11_G4_mul5_G16_inv0_G256_inv0 = r30_G4_mul5_G16_inv0_G256_inv0 % dec_2_inp;
  b0_preshared_hpc11_G4_mul5_G16_inv0_G256_inv0 = c0_G4_mul5_G16_inv0_G256_inv0 ^ r00_hpc11_G4_mul5_G16_inv0_G256_inv0;
  b1_preshared_hpc11_G4_mul5_G16_inv0_G256_inv0 = c1_G4_mul5_G16_inv0_G256_inv0 ^ r00_hpc11_G4_mul5_G16_inv0_G256_inv0;
  p2_hpc11_G4_mul5_G16_inv0_G256_inv0 = a0_G4_mul5_G16_inv0_G256_inv0 & reg(b1_preshared_hpc11_G4_mul5_G16_inv0_G256_inv0);
  i1_hpc11_G4_mul5_G16_inv0_G256_inv0 = p2_hpc11_G4_mul5_G16_inv0_G256_inv0 ^ r10_hpc11_G4_mul5_G16_inv0_G256_inv0;
  p3_hpc11_G4_mul5_G16_inv0_G256_inv0 = a1_G4_mul5_G16_inv0_G256_inv0 & reg(b0_preshared_hpc11_G4_mul5_G16_inv0_G256_inv0);
  i2_hpc11_G4_mul5_G16_inv0_G256_inv0 = p3_hpc11_G4_mul5_G16_inv0_G256_inv0 ^ r10_hpc11_G4_mul5_G16_inv0_G256_inv0;
  p1_hpc11_G4_mul5_G16_inv0_G256_inv0 = a0_G4_mul5_G16_inv0_G256_inv0 & reg(b0_preshared_hpc11_G4_mul5_G16_inv0_G256_inv0);
  p4_hpc11_G4_mul5_G16_inv0_G256_inv0 = a1_G4_mul5_G16_inv0_G256_inv0 & reg(b1_preshared_hpc11_G4_mul5_G16_inv0_G256_inv0);
  p0_0_G4_mul5_G16_inv0_G256_inv0 = reg(i1_hpc11_G4_mul5_G16_inv0_G256_inv0) ^ p1_hpc11_G4_mul5_G16_inv0_G256_inv0;
  p1_0_G4_mul5_G16_inv0_G256_inv0 = reg(i2_hpc11_G4_mul5_G16_inv0_G256_inv0) ^ p4_hpc11_G4_mul5_G16_inv0_G256_inv0;
  p0_G4_mul5_G16_inv0_G256_inv0 = p0_0_G4_mul5_G16_inv0_G256_inv0 ^ e0_G4_mul5_G16_inv0_G256_inv0;
  p1_G4_mul5_G16_inv0_G256_inv0 = p1_0_G4_mul5_G16_inv0_G256_inv0 ^ e1_G4_mul5_G16_inv0_G256_inv0;
  r00_hpc12_G4_mul5_G16_inv0_G256_inv0 = r40_G4_mul5_G16_inv0_G256_inv0 % dec_2_inp;
  r10_hpc12_G4_mul5_G16_inv0_G256_inv0 = r50_G4_mul5_G16_inv0_G256_inv0 % dec_2_inp;
  b0_preshared_hpc12_G4_mul5_G16_inv0_G256_inv0 = d0_G4_mul5_G16_inv0_G256_inv0 ^ r00_hpc12_G4_mul5_G16_inv0_G256_inv0;
  b1_preshared_hpc12_G4_mul5_G16_inv0_G256_inv0 = d1_G4_mul5_G16_inv0_G256_inv0 ^ r00_hpc12_G4_mul5_G16_inv0_G256_inv0;
  p2_hpc12_G4_mul5_G16_inv0_G256_inv0 = b0_G4_mul5_G16_inv0_G256_inv0 & reg(b1_preshared_hpc12_G4_mul5_G16_inv0_G256_inv0);
  i1_hpc12_G4_mul5_G16_inv0_G256_inv0 = p2_hpc12_G4_mul5_G16_inv0_G256_inv0 ^ r10_hpc12_G4_mul5_G16_inv0_G256_inv0;
  p3_hpc12_G4_mul5_G16_inv0_G256_inv0 = b1_G4_mul5_G16_inv0_G256_inv0 & reg(b0_preshared_hpc12_G4_mul5_G16_inv0_G256_inv0);
  i2_hpc12_G4_mul5_G16_inv0_G256_inv0 = p3_hpc12_G4_mul5_G16_inv0_G256_inv0 ^ r10_hpc12_G4_mul5_G16_inv0_G256_inv0;
  p1_hpc12_G4_mul5_G16_inv0_G256_inv0 = b0_G4_mul5_G16_inv0_G256_inv0 & reg(b0_preshared_hpc12_G4_mul5_G16_inv0_G256_inv0);
  p4_hpc12_G4_mul5_G16_inv0_G256_inv0 = b1_G4_mul5_G16_inv0_G256_inv0 & reg(b1_preshared_hpc12_G4_mul5_G16_inv0_G256_inv0);
  q0_0_G4_mul5_G16_inv0_G256_inv0 = reg(i1_hpc12_G4_mul5_G16_inv0_G256_inv0) ^ p1_hpc12_G4_mul5_G16_inv0_G256_inv0;
  q1_0_G4_mul5_G16_inv0_G256_inv0 = reg(i2_hpc12_G4_mul5_G16_inv0_G256_inv0) ^ p4_hpc12_G4_mul5_G16_inv0_G256_inv0;
  q0_G4_mul5_G16_inv0_G256_inv0 = q0_0_G4_mul5_G16_inv0_G256_inv0 ^ e0_G4_mul5_G16_inv0_G256_inv0;
  q1_G4_mul5_G16_inv0_G256_inv0 = q1_0_G4_mul5_G16_inv0_G256_inv0 ^ e1_G4_mul5_G16_inv0_G256_inv0;
  p1ls1_G4_mul5_G16_inv0_G256_inv0 = p1_G4_mul5_G16_inv0_G256_inv0 << dec_1_inp;
  p0ls1_G4_mul5_G16_inv0_G256_inv0 = p0_G4_mul5_G16_inv0_G256_inv0 << dec_1_inp;
  q0_G16_inv0_G256_inv0 = p1ls1_G4_mul5_G16_inv0_G256_inv0 | q1_G4_mul5_G16_inv0_G256_inv0;
  q1_G16_inv0_G256_inv0 = p0ls1_G4_mul5_G16_inv0_G256_inv0 | q0_G4_mul5_G16_inv0_G256_inv0;
  p0ls2_G16_inv0_G256_inv0 = p0_G16_inv0_G256_inv0 << dec_2_inp;
  p1ls2_G16_inv0_G256_inv0 = p1_G16_inv0_G256_inv0 << dec_2_inp;
  e0_G256_inv0 = p0ls2_G16_inv0_G256_inv0 | q0_G16_inv0_G256_inv0;
  e1_G256_inv0 = p1ls2_G16_inv0_G256_inv0 | q1_G16_inv0_G256_inv0;
  r00_G16_mul1_G256_inv0 = r36_inp % dec_16_inp;
  v_r1_G16_mul1_G256_inv0 = r37_inp % dec_16_inp;
  r20_G16_mul1_G256_inv0 = r38_inp % dec_16_inp;
  r30_G16_mul1_G256_inv0 = r39_inp % dec_16_inp;
  r40_G16_mul1_G256_inv0 = r40_inp % dec_16_inp;
  r50_G16_mul1_G256_inv0 = r41_inp % dec_16_inp;
  r60_G16_mul1_G256_inv0 = r42_inp % dec_16_inp;
  r70_G16_mul1_G256_inv0 = r43_inp % dec_16_inp;
  r80_G16_mul1_G256_inv0 = r44_inp % dec_16_inp;
  r90_G16_mul1_G256_inv0 = r45_inp % dec_16_inp;
  r100_G16_mul1_G256_inv0 = r46_inp % dec_16_inp;
  r110_G16_mul1_G256_inv0 = r47_inp % dec_16_inp;
  r120_G16_mul1_G256_inv0 = r48_inp % dec_16_inp;
  r130_G16_mul1_G256_inv0 = r49_inp % dec_16_inp;
  r140_G16_mul1_G256_inv0 = r50_inp % dec_16_inp;
  r150_G16_mul1_G256_inv0 = r51_inp % dec_16_inp;
  r160_G16_mul1_G256_inv0 = r52_inp % dec_16_inp;
  r170_G16_mul1_G256_inv0 = r53_inp % dec_16_inp;
  a0_0_G16_mul1_G256_inv0 = e0_G256_inv0 & dec_12_inp;
  a1_0_G16_mul1_G256_inv0 = e1_G256_inv0 & dec_12_inp;
  a0_G16_mul1_G256_inv0 = a0_0_G16_mul1_G256_inv0 >> dec_2_inp;
  a1_G16_mul1_G256_inv0 = a1_0_G16_mul1_G256_inv0 >> dec_2_inp;
  b0_G16_mul1_G256_inv0 = e0_G256_inv0 & dec_3_inp;
  b1_G16_mul1_G256_inv0 = e1_G256_inv0 & dec_3_inp;
  c0_0_G16_mul1_G256_inv0 = b0_G256_inv0 & dec_12_inp;
  c1_0_G16_mul1_G256_inv0 = b1_G256_inv0 & dec_12_inp;
  c0_G16_mul1_G256_inv0 = c0_0_G16_mul1_G256_inv0 >> dec_2_inp;
  c1_G16_mul1_G256_inv0 = c1_0_G16_mul1_G256_inv0 >> dec_2_inp;
  d0_G16_mul1_G256_inv0 = b0_G256_inv0 & dec_3_inp;
  d1_G16_mul1_G256_inv0 = b1_G256_inv0 & dec_3_inp;
  axorb_0_G16_mul1_G256_inv0 = a0_G16_mul1_G256_inv0 ^ b0_G16_mul1_G256_inv0;
  cxord_0_G16_mul1_G256_inv0 = c0_G16_mul1_G256_inv0 ^ d0_G16_mul1_G256_inv0;
  axorb_1_G16_mul1_G256_inv0 = a1_G16_mul1_G256_inv0 ^ b1_G16_mul1_G256_inv0;
  cxord_1_G16_mul1_G256_inv0 = c1_G16_mul1_G256_inv0 ^ d1_G16_mul1_G256_inv0;
  r00_G4_mul0_G16_mul1_G256_inv0 = r00_G16_mul1_G256_inv0 % dec_4_inp;
  r10_G4_mul0_G16_mul1_G256_inv0 = v_r1_G16_mul1_G256_inv0 % dec_4_inp;
  r20_G4_mul0_G16_mul1_G256_inv0 = r20_G16_mul1_G256_inv0 % dec_4_inp;
  r30_G4_mul0_G16_mul1_G256_inv0 = r30_G16_mul1_G256_inv0 % dec_4_inp;
  r40_G4_mul0_G16_mul1_G256_inv0 = r40_G16_mul1_G256_inv0 % dec_4_inp;
  r50_G4_mul0_G16_mul1_G256_inv0 = r50_G16_mul1_G256_inv0 % dec_4_inp;
  a0_0_G4_mul0_G16_mul1_G256_inv0 = axorb_0_G16_mul1_G256_inv0 & dec_2_inp;
  a1_0_G4_mul0_G16_mul1_G256_inv0 = axorb_1_G16_mul1_G256_inv0 & dec_2_inp;
  a0_G4_mul0_G16_mul1_G256_inv0 = a0_0_G4_mul0_G16_mul1_G256_inv0 >> dec_1_inp;
  a1_G4_mul0_G16_mul1_G256_inv0 = a1_0_G4_mul0_G16_mul1_G256_inv0 >> dec_1_inp;
  b0_G4_mul0_G16_mul1_G256_inv0 = axorb_0_G16_mul1_G256_inv0 & dec_1_inp;
  b1_G4_mul0_G16_mul1_G256_inv0 = axorb_1_G16_mul1_G256_inv0 & dec_1_inp;
  c0_0_G4_mul0_G16_mul1_G256_inv0 = cxord_0_G16_mul1_G256_inv0 & dec_2_inp;
  c1_0_G4_mul0_G16_mul1_G256_inv0 = cxord_1_G16_mul1_G256_inv0 & dec_2_inp;
  c0_G4_mul0_G16_mul1_G256_inv0 = c0_0_G4_mul0_G16_mul1_G256_inv0 >> dec_1_inp;
  c1_G4_mul0_G16_mul1_G256_inv0 = c1_0_G4_mul0_G16_mul1_G256_inv0 >> dec_1_inp;
  d0_G4_mul0_G16_mul1_G256_inv0 = cxord_0_G16_mul1_G256_inv0 & dec_1_inp;
  d1_G4_mul0_G16_mul1_G256_inv0 = cxord_1_G16_mul1_G256_inv0 & dec_1_inp;
  axorb_0_G4_mul0_G16_mul1_G256_inv0 = a0_G4_mul0_G16_mul1_G256_inv0 ^ b0_G4_mul0_G16_mul1_G256_inv0;
  cxord_0_G4_mul0_G16_mul1_G256_inv0 = c0_G4_mul0_G16_mul1_G256_inv0 ^ d0_G4_mul0_G16_mul1_G256_inv0;
  axorb_1_G4_mul0_G16_mul1_G256_inv0 = a1_G4_mul0_G16_mul1_G256_inv0 ^ b1_G4_mul0_G16_mul1_G256_inv0;
  cxord_1_G4_mul0_G16_mul1_G256_inv0 = c1_G4_mul0_G16_mul1_G256_inv0 ^ d1_G4_mul0_G16_mul1_G256_inv0;
  r00_hpc10_G4_mul0_G16_mul1_G256_inv0 = r00_G4_mul0_G16_mul1_G256_inv0 % dec_2_inp;
  r10_hpc10_G4_mul0_G16_mul1_G256_inv0 = r10_G4_mul0_G16_mul1_G256_inv0 % dec_2_inp;
  b0_preshared_hpc10_G4_mul0_G16_mul1_G256_inv0 = cxord_0_G4_mul0_G16_mul1_G256_inv0 ^ r00_hpc10_G4_mul0_G16_mul1_G256_inv0;
  b1_preshared_hpc10_G4_mul0_G16_mul1_G256_inv0 = cxord_1_G4_mul0_G16_mul1_G256_inv0 ^ r00_hpc10_G4_mul0_G16_mul1_G256_inv0;
  p2_hpc10_G4_mul0_G16_mul1_G256_inv0 = axorb_0_G4_mul0_G16_mul1_G256_inv0 & reg(b1_preshared_hpc10_G4_mul0_G16_mul1_G256_inv0);
  i1_hpc10_G4_mul0_G16_mul1_G256_inv0 = p2_hpc10_G4_mul0_G16_mul1_G256_inv0 ^ r10_hpc10_G4_mul0_G16_mul1_G256_inv0;
  p3_hpc10_G4_mul0_G16_mul1_G256_inv0 = axorb_1_G4_mul0_G16_mul1_G256_inv0 & reg(b0_preshared_hpc10_G4_mul0_G16_mul1_G256_inv0);
  i2_hpc10_G4_mul0_G16_mul1_G256_inv0 = p3_hpc10_G4_mul0_G16_mul1_G256_inv0 ^ r10_hpc10_G4_mul0_G16_mul1_G256_inv0;
  p1_hpc10_G4_mul0_G16_mul1_G256_inv0 = axorb_0_G4_mul0_G16_mul1_G256_inv0 & reg(b0_preshared_hpc10_G4_mul0_G16_mul1_G256_inv0);
  p4_hpc10_G4_mul0_G16_mul1_G256_inv0 = axorb_1_G4_mul0_G16_mul1_G256_inv0 & reg(b1_preshared_hpc10_G4_mul0_G16_mul1_G256_inv0);
  e0_G4_mul0_G16_mul1_G256_inv0 = reg(i1_hpc10_G4_mul0_G16_mul1_G256_inv0) ^ p1_hpc10_G4_mul0_G16_mul1_G256_inv0;
  e1_G4_mul0_G16_mul1_G256_inv0 = reg(i2_hpc10_G4_mul0_G16_mul1_G256_inv0) ^ p4_hpc10_G4_mul0_G16_mul1_G256_inv0;
  r00_hpc11_G4_mul0_G16_mul1_G256_inv0 = r20_G4_mul0_G16_mul1_G256_inv0 % dec_2_inp;
  r10_hpc11_G4_mul0_G16_mul1_G256_inv0 = r30_G4_mul0_G16_mul1_G256_inv0 % dec_2_inp;
  b0_preshared_hpc11_G4_mul0_G16_mul1_G256_inv0 = c0_G4_mul0_G16_mul1_G256_inv0 ^ r00_hpc11_G4_mul0_G16_mul1_G256_inv0;
  b1_preshared_hpc11_G4_mul0_G16_mul1_G256_inv0 = c1_G4_mul0_G16_mul1_G256_inv0 ^ r00_hpc11_G4_mul0_G16_mul1_G256_inv0;
  p2_hpc11_G4_mul0_G16_mul1_G256_inv0 = a0_G4_mul0_G16_mul1_G256_inv0 & reg(b1_preshared_hpc11_G4_mul0_G16_mul1_G256_inv0);
  i1_hpc11_G4_mul0_G16_mul1_G256_inv0 = p2_hpc11_G4_mul0_G16_mul1_G256_inv0 ^ r10_hpc11_G4_mul0_G16_mul1_G256_inv0;
  p3_hpc11_G4_mul0_G16_mul1_G256_inv0 = a1_G4_mul0_G16_mul1_G256_inv0 & reg(b0_preshared_hpc11_G4_mul0_G16_mul1_G256_inv0);
  i2_hpc11_G4_mul0_G16_mul1_G256_inv0 = p3_hpc11_G4_mul0_G16_mul1_G256_inv0 ^ r10_hpc11_G4_mul0_G16_mul1_G256_inv0;
  p1_hpc11_G4_mul0_G16_mul1_G256_inv0 = a0_G4_mul0_G16_mul1_G256_inv0 & reg(b0_preshared_hpc11_G4_mul0_G16_mul1_G256_inv0);
  p4_hpc11_G4_mul0_G16_mul1_G256_inv0 = a1_G4_mul0_G16_mul1_G256_inv0 & reg(b1_preshared_hpc11_G4_mul0_G16_mul1_G256_inv0);
  p0_0_G4_mul0_G16_mul1_G256_inv0 = reg(i1_hpc11_G4_mul0_G16_mul1_G256_inv0) ^ p1_hpc11_G4_mul0_G16_mul1_G256_inv0;
  p1_0_G4_mul0_G16_mul1_G256_inv0 = reg(i2_hpc11_G4_mul0_G16_mul1_G256_inv0) ^ p4_hpc11_G4_mul0_G16_mul1_G256_inv0;
  p0_G4_mul0_G16_mul1_G256_inv0 = p0_0_G4_mul0_G16_mul1_G256_inv0 ^ e0_G4_mul0_G16_mul1_G256_inv0;
  p1_G4_mul0_G16_mul1_G256_inv0 = p1_0_G4_mul0_G16_mul1_G256_inv0 ^ e1_G4_mul0_G16_mul1_G256_inv0;
  r00_hpc12_G4_mul0_G16_mul1_G256_inv0 = r40_G4_mul0_G16_mul1_G256_inv0 % dec_2_inp;
  r10_hpc12_G4_mul0_G16_mul1_G256_inv0 = r50_G4_mul0_G16_mul1_G256_inv0 % dec_2_inp;
  b0_preshared_hpc12_G4_mul0_G16_mul1_G256_inv0 = d0_G4_mul0_G16_mul1_G256_inv0 ^ r00_hpc12_G4_mul0_G16_mul1_G256_inv0;
  b1_preshared_hpc12_G4_mul0_G16_mul1_G256_inv0 = d1_G4_mul0_G16_mul1_G256_inv0 ^ r00_hpc12_G4_mul0_G16_mul1_G256_inv0;
  p2_hpc12_G4_mul0_G16_mul1_G256_inv0 = b0_G4_mul0_G16_mul1_G256_inv0 & reg(b1_preshared_hpc12_G4_mul0_G16_mul1_G256_inv0);
  i1_hpc12_G4_mul0_G16_mul1_G256_inv0 = p2_hpc12_G4_mul0_G16_mul1_G256_inv0 ^ r10_hpc12_G4_mul0_G16_mul1_G256_inv0;
  p3_hpc12_G4_mul0_G16_mul1_G256_inv0 = b1_G4_mul0_G16_mul1_G256_inv0 & reg(b0_preshared_hpc12_G4_mul0_G16_mul1_G256_inv0);
  i2_hpc12_G4_mul0_G16_mul1_G256_inv0 = p3_hpc12_G4_mul0_G16_mul1_G256_inv0 ^ r10_hpc12_G4_mul0_G16_mul1_G256_inv0;
  p1_hpc12_G4_mul0_G16_mul1_G256_inv0 = b0_G4_mul0_G16_mul1_G256_inv0 & reg(b0_preshared_hpc12_G4_mul0_G16_mul1_G256_inv0);
  p4_hpc12_G4_mul0_G16_mul1_G256_inv0 = b1_G4_mul0_G16_mul1_G256_inv0 & reg(b1_preshared_hpc12_G4_mul0_G16_mul1_G256_inv0);
  q0_0_G4_mul0_G16_mul1_G256_inv0 = reg(i1_hpc12_G4_mul0_G16_mul1_G256_inv0) ^ p1_hpc12_G4_mul0_G16_mul1_G256_inv0;
  q1_0_G4_mul0_G16_mul1_G256_inv0 = reg(i2_hpc12_G4_mul0_G16_mul1_G256_inv0) ^ p4_hpc12_G4_mul0_G16_mul1_G256_inv0;
  q0_G4_mul0_G16_mul1_G256_inv0 = q0_0_G4_mul0_G16_mul1_G256_inv0 ^ e0_G4_mul0_G16_mul1_G256_inv0;
  q1_G4_mul0_G16_mul1_G256_inv0 = q1_0_G4_mul0_G16_mul1_G256_inv0 ^ e1_G4_mul0_G16_mul1_G256_inv0;
  p1ls1_G4_mul0_G16_mul1_G256_inv0 = p1_G4_mul0_G16_mul1_G256_inv0 << dec_1_inp;
  p0ls1_G4_mul0_G16_mul1_G256_inv0 = p0_G4_mul0_G16_mul1_G256_inv0 << dec_1_inp;
  e0_G16_mul1_G256_inv0 = p1ls1_G4_mul0_G16_mul1_G256_inv0 | q1_G4_mul0_G16_mul1_G256_inv0;
  e1_G16_mul1_G256_inv0 = p0ls1_G4_mul0_G16_mul1_G256_inv0 | q0_G4_mul0_G16_mul1_G256_inv0;
  a0_0_G4_scl_N0_G16_mul1_G256_inv0 = e0_G16_mul1_G256_inv0 & dec_2_inp;
  a1_0_G4_scl_N0_G16_mul1_G256_inv0 = e1_G16_mul1_G256_inv0 & dec_2_inp;
  a0_G4_scl_N0_G16_mul1_G256_inv0 = a0_0_G4_scl_N0_G16_mul1_G256_inv0 >> dec_1_inp;
  a1_G4_scl_N0_G16_mul1_G256_inv0 = a1_0_G4_scl_N0_G16_mul1_G256_inv0 >> dec_1_inp;
  b0_G4_scl_N0_G16_mul1_G256_inv0 = e0_G16_mul1_G256_inv0 & dec_1_inp;
  b1_G4_scl_N0_G16_mul1_G256_inv0 = e1_G16_mul1_G256_inv0 & dec_1_inp;
  p0_G4_scl_N0_G16_mul1_G256_inv0 = b0_G4_scl_N0_G16_mul1_G256_inv0;
  p1_G4_scl_N0_G16_mul1_G256_inv0 = b1_G4_scl_N0_G16_mul1_G256_inv0;
  q0_G4_scl_N0_G16_mul1_G256_inv0 = a0_G4_scl_N0_G16_mul1_G256_inv0 ^ b0_G4_scl_N0_G16_mul1_G256_inv0;
  q1_G4_scl_N0_G16_mul1_G256_inv0 = a1_G4_scl_N0_G16_mul1_G256_inv0 ^ b1_G4_scl_N0_G16_mul1_G256_inv0;
  p1ls1_G4_scl_N0_G16_mul1_G256_inv0 = p1_G4_scl_N0_G16_mul1_G256_inv0 << dec_1_inp;
  p0ls1_G4_scl_N0_G16_mul1_G256_inv0 = p0_G4_scl_N0_G16_mul1_G256_inv0 << dec_1_inp;
  e01_G16_mul1_G256_inv0 = p0ls1_G4_scl_N0_G16_mul1_G256_inv0 | q0_G4_scl_N0_G16_mul1_G256_inv0;
  e11_G16_mul1_G256_inv0 = p1ls1_G4_scl_N0_G16_mul1_G256_inv0 | q1_G4_scl_N0_G16_mul1_G256_inv0;
  r00_G4_mul1_G16_mul1_G256_inv0 = r60_G16_mul1_G256_inv0 % dec_4_inp;
  r10_G4_mul1_G16_mul1_G256_inv0 = r70_G16_mul1_G256_inv0 % dec_4_inp;
  r20_G4_mul1_G16_mul1_G256_inv0 = r80_G16_mul1_G256_inv0 % dec_4_inp;
  r30_G4_mul1_G16_mul1_G256_inv0 = r90_G16_mul1_G256_inv0 % dec_4_inp;
  r40_G4_mul1_G16_mul1_G256_inv0 = r100_G16_mul1_G256_inv0 % dec_4_inp;
  r50_G4_mul1_G16_mul1_G256_inv0 = r110_G16_mul1_G256_inv0 % dec_4_inp;
  a0_0_G4_mul1_G16_mul1_G256_inv0 = a0_G16_mul1_G256_inv0 & dec_2_inp;
  a1_0_G4_mul1_G16_mul1_G256_inv0 = a1_G16_mul1_G256_inv0 & dec_2_inp;
  a0_G4_mul1_G16_mul1_G256_inv0 = a0_0_G4_mul1_G16_mul1_G256_inv0 >> dec_1_inp;
  a1_G4_mul1_G16_mul1_G256_inv0 = a1_0_G4_mul1_G16_mul1_G256_inv0 >> dec_1_inp;
  b0_G4_mul1_G16_mul1_G256_inv0 = a0_G16_mul1_G256_inv0 & dec_1_inp;
  b1_G4_mul1_G16_mul1_G256_inv0 = a1_G16_mul1_G256_inv0 & dec_1_inp;
  c0_0_G4_mul1_G16_mul1_G256_inv0 = c0_G16_mul1_G256_inv0 & dec_2_inp;
  c1_0_G4_mul1_G16_mul1_G256_inv0 = c1_G16_mul1_G256_inv0 & dec_2_inp;
  c0_G4_mul1_G16_mul1_G256_inv0 = c0_0_G4_mul1_G16_mul1_G256_inv0 >> dec_1_inp;
  c1_G4_mul1_G16_mul1_G256_inv0 = c1_0_G4_mul1_G16_mul1_G256_inv0 >> dec_1_inp;
  d0_G4_mul1_G16_mul1_G256_inv0 = c0_G16_mul1_G256_inv0 & dec_1_inp;
  d1_G4_mul1_G16_mul1_G256_inv0 = c1_G16_mul1_G256_inv0 & dec_1_inp;
  axorb_0_G4_mul1_G16_mul1_G256_inv0 = a0_G4_mul1_G16_mul1_G256_inv0 ^ b0_G4_mul1_G16_mul1_G256_inv0;
  cxord_0_G4_mul1_G16_mul1_G256_inv0 = c0_G4_mul1_G16_mul1_G256_inv0 ^ d0_G4_mul1_G16_mul1_G256_inv0;
  axorb_1_G4_mul1_G16_mul1_G256_inv0 = a1_G4_mul1_G16_mul1_G256_inv0 ^ b1_G4_mul1_G16_mul1_G256_inv0;
  cxord_1_G4_mul1_G16_mul1_G256_inv0 = c1_G4_mul1_G16_mul1_G256_inv0 ^ d1_G4_mul1_G16_mul1_G256_inv0;
  r00_hpc10_G4_mul1_G16_mul1_G256_inv0 = r00_G4_mul1_G16_mul1_G256_inv0 % dec_2_inp;
  r10_hpc10_G4_mul1_G16_mul1_G256_inv0 = r10_G4_mul1_G16_mul1_G256_inv0 % dec_2_inp;
  b0_preshared_hpc10_G4_mul1_G16_mul1_G256_inv0 = cxord_0_G4_mul1_G16_mul1_G256_inv0 ^ r00_hpc10_G4_mul1_G16_mul1_G256_inv0;
  b1_preshared_hpc10_G4_mul1_G16_mul1_G256_inv0 = cxord_1_G4_mul1_G16_mul1_G256_inv0 ^ r00_hpc10_G4_mul1_G16_mul1_G256_inv0;
  p2_hpc10_G4_mul1_G16_mul1_G256_inv0 = axorb_0_G4_mul1_G16_mul1_G256_inv0 & reg(b1_preshared_hpc10_G4_mul1_G16_mul1_G256_inv0);
  i1_hpc10_G4_mul1_G16_mul1_G256_inv0 = p2_hpc10_G4_mul1_G16_mul1_G256_inv0 ^ r10_hpc10_G4_mul1_G16_mul1_G256_inv0;
  p3_hpc10_G4_mul1_G16_mul1_G256_inv0 = axorb_1_G4_mul1_G16_mul1_G256_inv0 & reg(b0_preshared_hpc10_G4_mul1_G16_mul1_G256_inv0);
  i2_hpc10_G4_mul1_G16_mul1_G256_inv0 = p3_hpc10_G4_mul1_G16_mul1_G256_inv0 ^ r10_hpc10_G4_mul1_G16_mul1_G256_inv0;
  p1_hpc10_G4_mul1_G16_mul1_G256_inv0 = axorb_0_G4_mul1_G16_mul1_G256_inv0 & reg(b0_preshared_hpc10_G4_mul1_G16_mul1_G256_inv0);
  p4_hpc10_G4_mul1_G16_mul1_G256_inv0 = axorb_1_G4_mul1_G16_mul1_G256_inv0 & reg(b1_preshared_hpc10_G4_mul1_G16_mul1_G256_inv0);
  e0_G4_mul1_G16_mul1_G256_inv0 = reg(i1_hpc10_G4_mul1_G16_mul1_G256_inv0) ^ p1_hpc10_G4_mul1_G16_mul1_G256_inv0;
  e1_G4_mul1_G16_mul1_G256_inv0 = reg(i2_hpc10_G4_mul1_G16_mul1_G256_inv0) ^ p4_hpc10_G4_mul1_G16_mul1_G256_inv0;
  r00_hpc11_G4_mul1_G16_mul1_G256_inv0 = r20_G4_mul1_G16_mul1_G256_inv0 % dec_2_inp;
  r10_hpc11_G4_mul1_G16_mul1_G256_inv0 = r30_G4_mul1_G16_mul1_G256_inv0 % dec_2_inp;
  b0_preshared_hpc11_G4_mul1_G16_mul1_G256_inv0 = c0_G4_mul1_G16_mul1_G256_inv0 ^ r00_hpc11_G4_mul1_G16_mul1_G256_inv0;
  b1_preshared_hpc11_G4_mul1_G16_mul1_G256_inv0 = c1_G4_mul1_G16_mul1_G256_inv0 ^ r00_hpc11_G4_mul1_G16_mul1_G256_inv0;
  p2_hpc11_G4_mul1_G16_mul1_G256_inv0 = a0_G4_mul1_G16_mul1_G256_inv0 & reg(b1_preshared_hpc11_G4_mul1_G16_mul1_G256_inv0);
  i1_hpc11_G4_mul1_G16_mul1_G256_inv0 = p2_hpc11_G4_mul1_G16_mul1_G256_inv0 ^ r10_hpc11_G4_mul1_G16_mul1_G256_inv0;
  p3_hpc11_G4_mul1_G16_mul1_G256_inv0 = a1_G4_mul1_G16_mul1_G256_inv0 & reg(b0_preshared_hpc11_G4_mul1_G16_mul1_G256_inv0);
  i2_hpc11_G4_mul1_G16_mul1_G256_inv0 = p3_hpc11_G4_mul1_G16_mul1_G256_inv0 ^ r10_hpc11_G4_mul1_G16_mul1_G256_inv0;
  p1_hpc11_G4_mul1_G16_mul1_G256_inv0 = a0_G4_mul1_G16_mul1_G256_inv0 & reg(b0_preshared_hpc11_G4_mul1_G16_mul1_G256_inv0);
  p4_hpc11_G4_mul1_G16_mul1_G256_inv0 = a1_G4_mul1_G16_mul1_G256_inv0 & reg(b1_preshared_hpc11_G4_mul1_G16_mul1_G256_inv0);
  p0_0_G4_mul1_G16_mul1_G256_inv0 = reg(i1_hpc11_G4_mul1_G16_mul1_G256_inv0) ^ p1_hpc11_G4_mul1_G16_mul1_G256_inv0;
  p1_0_G4_mul1_G16_mul1_G256_inv0 = reg(i2_hpc11_G4_mul1_G16_mul1_G256_inv0) ^ p4_hpc11_G4_mul1_G16_mul1_G256_inv0;
  p0_G4_mul1_G16_mul1_G256_inv0 = p0_0_G4_mul1_G16_mul1_G256_inv0 ^ e0_G4_mul1_G16_mul1_G256_inv0;
  p1_G4_mul1_G16_mul1_G256_inv0 = p1_0_G4_mul1_G16_mul1_G256_inv0 ^ e1_G4_mul1_G16_mul1_G256_inv0;
  r00_hpc12_G4_mul1_G16_mul1_G256_inv0 = r40_G4_mul1_G16_mul1_G256_inv0 % dec_2_inp;
  r10_hpc12_G4_mul1_G16_mul1_G256_inv0 = r50_G4_mul1_G16_mul1_G256_inv0 % dec_2_inp;
  b0_preshared_hpc12_G4_mul1_G16_mul1_G256_inv0 = d0_G4_mul1_G16_mul1_G256_inv0 ^ r00_hpc12_G4_mul1_G16_mul1_G256_inv0;
  b1_preshared_hpc12_G4_mul1_G16_mul1_G256_inv0 = d1_G4_mul1_G16_mul1_G256_inv0 ^ r00_hpc12_G4_mul1_G16_mul1_G256_inv0;
  p2_hpc12_G4_mul1_G16_mul1_G256_inv0 = b0_G4_mul1_G16_mul1_G256_inv0 & reg(b1_preshared_hpc12_G4_mul1_G16_mul1_G256_inv0);
  i1_hpc12_G4_mul1_G16_mul1_G256_inv0 = p2_hpc12_G4_mul1_G16_mul1_G256_inv0 ^ r10_hpc12_G4_mul1_G16_mul1_G256_inv0;
  p3_hpc12_G4_mul1_G16_mul1_G256_inv0 = b1_G4_mul1_G16_mul1_G256_inv0 & reg(b0_preshared_hpc12_G4_mul1_G16_mul1_G256_inv0);
  i2_hpc12_G4_mul1_G16_mul1_G256_inv0 = p3_hpc12_G4_mul1_G16_mul1_G256_inv0 ^ r10_hpc12_G4_mul1_G16_mul1_G256_inv0;
  p1_hpc12_G4_mul1_G16_mul1_G256_inv0 = b0_G4_mul1_G16_mul1_G256_inv0 & reg(b0_preshared_hpc12_G4_mul1_G16_mul1_G256_inv0);
  p4_hpc12_G4_mul1_G16_mul1_G256_inv0 = b1_G4_mul1_G16_mul1_G256_inv0 & reg(b1_preshared_hpc12_G4_mul1_G16_mul1_G256_inv0);
  q0_0_G4_mul1_G16_mul1_G256_inv0 = reg(i1_hpc12_G4_mul1_G16_mul1_G256_inv0) ^ p1_hpc12_G4_mul1_G16_mul1_G256_inv0;
  q1_0_G4_mul1_G16_mul1_G256_inv0 = reg(i2_hpc12_G4_mul1_G16_mul1_G256_inv0) ^ p4_hpc12_G4_mul1_G16_mul1_G256_inv0;
  q0_G4_mul1_G16_mul1_G256_inv0 = q0_0_G4_mul1_G16_mul1_G256_inv0 ^ e0_G4_mul1_G16_mul1_G256_inv0;
  q1_G4_mul1_G16_mul1_G256_inv0 = q1_0_G4_mul1_G16_mul1_G256_inv0 ^ e1_G4_mul1_G16_mul1_G256_inv0;
  p1ls1_G4_mul1_G16_mul1_G256_inv0 = p1_G4_mul1_G16_mul1_G256_inv0 << dec_1_inp;
  p0ls1_G4_mul1_G16_mul1_G256_inv0 = p0_G4_mul1_G16_mul1_G256_inv0 << dec_1_inp;
  p0_0_G16_mul1_G256_inv0 = p1ls1_G4_mul1_G16_mul1_G256_inv0 | q1_G4_mul1_G16_mul1_G256_inv0;
  p1_0_G16_mul1_G256_inv0 = p0ls1_G4_mul1_G16_mul1_G256_inv0 | q0_G4_mul1_G16_mul1_G256_inv0;
  p0_G16_mul1_G256_inv0 = p0_0_G16_mul1_G256_inv0 ^ e01_G16_mul1_G256_inv0;
  p1_G16_mul1_G256_inv0 = p1_0_G16_mul1_G256_inv0 ^ e11_G16_mul1_G256_inv0;
  r00_G4_mul2_G16_mul1_G256_inv0 = r120_G16_mul1_G256_inv0 % dec_4_inp;
  r10_G4_mul2_G16_mul1_G256_inv0 = r130_G16_mul1_G256_inv0 % dec_4_inp;
  r20_G4_mul2_G16_mul1_G256_inv0 = r140_G16_mul1_G256_inv0 % dec_4_inp;
  r30_G4_mul2_G16_mul1_G256_inv0 = r150_G16_mul1_G256_inv0 % dec_4_inp;
  r40_G4_mul2_G16_mul1_G256_inv0 = r160_G16_mul1_G256_inv0 % dec_4_inp;
  r50_G4_mul2_G16_mul1_G256_inv0 = r170_G16_mul1_G256_inv0 % dec_4_inp;
  a0_0_G4_mul2_G16_mul1_G256_inv0 = b0_G16_mul1_G256_inv0 & dec_2_inp;
  a1_0_G4_mul2_G16_mul1_G256_inv0 = b1_G16_mul1_G256_inv0 & dec_2_inp;
  a0_G4_mul2_G16_mul1_G256_inv0 = a0_0_G4_mul2_G16_mul1_G256_inv0 >> dec_1_inp;
  a1_G4_mul2_G16_mul1_G256_inv0 = a1_0_G4_mul2_G16_mul1_G256_inv0 >> dec_1_inp;
  b0_G4_mul2_G16_mul1_G256_inv0 = b0_G16_mul1_G256_inv0 & dec_1_inp;
  b1_G4_mul2_G16_mul1_G256_inv0 = b1_G16_mul1_G256_inv0 & dec_1_inp;
  c0_0_G4_mul2_G16_mul1_G256_inv0 = d0_G16_mul1_G256_inv0 & dec_2_inp;
  c1_0_G4_mul2_G16_mul1_G256_inv0 = d1_G16_mul1_G256_inv0 & dec_2_inp;
  c0_G4_mul2_G16_mul1_G256_inv0 = c0_0_G4_mul2_G16_mul1_G256_inv0 >> dec_1_inp;
  c1_G4_mul2_G16_mul1_G256_inv0 = c1_0_G4_mul2_G16_mul1_G256_inv0 >> dec_1_inp;
  d0_G4_mul2_G16_mul1_G256_inv0 = d0_G16_mul1_G256_inv0 & dec_1_inp;
  d1_G4_mul2_G16_mul1_G256_inv0 = d1_G16_mul1_G256_inv0 & dec_1_inp;
  axorb_0_G4_mul2_G16_mul1_G256_inv0 = a0_G4_mul2_G16_mul1_G256_inv0 ^ b0_G4_mul2_G16_mul1_G256_inv0;
  cxord_0_G4_mul2_G16_mul1_G256_inv0 = c0_G4_mul2_G16_mul1_G256_inv0 ^ d0_G4_mul2_G16_mul1_G256_inv0;
  axorb_1_G4_mul2_G16_mul1_G256_inv0 = a1_G4_mul2_G16_mul1_G256_inv0 ^ b1_G4_mul2_G16_mul1_G256_inv0;
  cxord_1_G4_mul2_G16_mul1_G256_inv0 = c1_G4_mul2_G16_mul1_G256_inv0 ^ d1_G4_mul2_G16_mul1_G256_inv0;
  r00_hpc10_G4_mul2_G16_mul1_G256_inv0 = r00_G4_mul2_G16_mul1_G256_inv0 % dec_2_inp;
  r10_hpc10_G4_mul2_G16_mul1_G256_inv0 = r10_G4_mul2_G16_mul1_G256_inv0 % dec_2_inp;
  b0_preshared_hpc10_G4_mul2_G16_mul1_G256_inv0 = cxord_0_G4_mul2_G16_mul1_G256_inv0 ^ r00_hpc10_G4_mul2_G16_mul1_G256_inv0;
  b1_preshared_hpc10_G4_mul2_G16_mul1_G256_inv0 = cxord_1_G4_mul2_G16_mul1_G256_inv0 ^ r00_hpc10_G4_mul2_G16_mul1_G256_inv0;
  p2_hpc10_G4_mul2_G16_mul1_G256_inv0 = axorb_0_G4_mul2_G16_mul1_G256_inv0 & reg(b1_preshared_hpc10_G4_mul2_G16_mul1_G256_inv0);
  i1_hpc10_G4_mul2_G16_mul1_G256_inv0 = p2_hpc10_G4_mul2_G16_mul1_G256_inv0 ^ r10_hpc10_G4_mul2_G16_mul1_G256_inv0;
  p3_hpc10_G4_mul2_G16_mul1_G256_inv0 = axorb_1_G4_mul2_G16_mul1_G256_inv0 & reg(b0_preshared_hpc10_G4_mul2_G16_mul1_G256_inv0);
  i2_hpc10_G4_mul2_G16_mul1_G256_inv0 = p3_hpc10_G4_mul2_G16_mul1_G256_inv0 ^ r10_hpc10_G4_mul2_G16_mul1_G256_inv0;
  p1_hpc10_G4_mul2_G16_mul1_G256_inv0 = axorb_0_G4_mul2_G16_mul1_G256_inv0 & reg(b0_preshared_hpc10_G4_mul2_G16_mul1_G256_inv0);
  p4_hpc10_G4_mul2_G16_mul1_G256_inv0 = axorb_1_G4_mul2_G16_mul1_G256_inv0 & reg(b1_preshared_hpc10_G4_mul2_G16_mul1_G256_inv0);
  e0_G4_mul2_G16_mul1_G256_inv0 = reg(i1_hpc10_G4_mul2_G16_mul1_G256_inv0) ^ p1_hpc10_G4_mul2_G16_mul1_G256_inv0;
  e1_G4_mul2_G16_mul1_G256_inv0 = reg(i2_hpc10_G4_mul2_G16_mul1_G256_inv0) ^ p4_hpc10_G4_mul2_G16_mul1_G256_inv0;
  r00_hpc11_G4_mul2_G16_mul1_G256_inv0 = r20_G4_mul2_G16_mul1_G256_inv0 % dec_2_inp;
  r10_hpc11_G4_mul2_G16_mul1_G256_inv0 = r30_G4_mul2_G16_mul1_G256_inv0 % dec_2_inp;
  b0_preshared_hpc11_G4_mul2_G16_mul1_G256_inv0 = c0_G4_mul2_G16_mul1_G256_inv0 ^ r00_hpc11_G4_mul2_G16_mul1_G256_inv0;
  b1_preshared_hpc11_G4_mul2_G16_mul1_G256_inv0 = c1_G4_mul2_G16_mul1_G256_inv0 ^ r00_hpc11_G4_mul2_G16_mul1_G256_inv0;
  p2_hpc11_G4_mul2_G16_mul1_G256_inv0 = a0_G4_mul2_G16_mul1_G256_inv0 & reg(b1_preshared_hpc11_G4_mul2_G16_mul1_G256_inv0);
  i1_hpc11_G4_mul2_G16_mul1_G256_inv0 = p2_hpc11_G4_mul2_G16_mul1_G256_inv0 ^ r10_hpc11_G4_mul2_G16_mul1_G256_inv0;
  p3_hpc11_G4_mul2_G16_mul1_G256_inv0 = a1_G4_mul2_G16_mul1_G256_inv0 & reg(b0_preshared_hpc11_G4_mul2_G16_mul1_G256_inv0);
  i2_hpc11_G4_mul2_G16_mul1_G256_inv0 = p3_hpc11_G4_mul2_G16_mul1_G256_inv0 ^ r10_hpc11_G4_mul2_G16_mul1_G256_inv0;
  p1_hpc11_G4_mul2_G16_mul1_G256_inv0 = a0_G4_mul2_G16_mul1_G256_inv0 & reg(b0_preshared_hpc11_G4_mul2_G16_mul1_G256_inv0);
  p4_hpc11_G4_mul2_G16_mul1_G256_inv0 = a1_G4_mul2_G16_mul1_G256_inv0 & reg(b1_preshared_hpc11_G4_mul2_G16_mul1_G256_inv0);
  p0_0_G4_mul2_G16_mul1_G256_inv0 = reg(i1_hpc11_G4_mul2_G16_mul1_G256_inv0) ^ p1_hpc11_G4_mul2_G16_mul1_G256_inv0;
  p1_0_G4_mul2_G16_mul1_G256_inv0 = reg(i2_hpc11_G4_mul2_G16_mul1_G256_inv0) ^ p4_hpc11_G4_mul2_G16_mul1_G256_inv0;
  p0_G4_mul2_G16_mul1_G256_inv0 = p0_0_G4_mul2_G16_mul1_G256_inv0 ^ e0_G4_mul2_G16_mul1_G256_inv0;
  p1_G4_mul2_G16_mul1_G256_inv0 = p1_0_G4_mul2_G16_mul1_G256_inv0 ^ e1_G4_mul2_G16_mul1_G256_inv0;
  r00_hpc12_G4_mul2_G16_mul1_G256_inv0 = r40_G4_mul2_G16_mul1_G256_inv0 % dec_2_inp;
  r10_hpc12_G4_mul2_G16_mul1_G256_inv0 = r50_G4_mul2_G16_mul1_G256_inv0 % dec_2_inp;
  b0_preshared_hpc12_G4_mul2_G16_mul1_G256_inv0 = d0_G4_mul2_G16_mul1_G256_inv0 ^ r00_hpc12_G4_mul2_G16_mul1_G256_inv0;
  b1_preshared_hpc12_G4_mul2_G16_mul1_G256_inv0 = d1_G4_mul2_G16_mul1_G256_inv0 ^ r00_hpc12_G4_mul2_G16_mul1_G256_inv0;
  p2_hpc12_G4_mul2_G16_mul1_G256_inv0 = b0_G4_mul2_G16_mul1_G256_inv0 & reg(b1_preshared_hpc12_G4_mul2_G16_mul1_G256_inv0);
  i1_hpc12_G4_mul2_G16_mul1_G256_inv0 = p2_hpc12_G4_mul2_G16_mul1_G256_inv0 ^ r10_hpc12_G4_mul2_G16_mul1_G256_inv0;
  p3_hpc12_G4_mul2_G16_mul1_G256_inv0 = b1_G4_mul2_G16_mul1_G256_inv0 & reg(b0_preshared_hpc12_G4_mul2_G16_mul1_G256_inv0);
  i2_hpc12_G4_mul2_G16_mul1_G256_inv0 = p3_hpc12_G4_mul2_G16_mul1_G256_inv0 ^ r10_hpc12_G4_mul2_G16_mul1_G256_inv0;
  p1_hpc12_G4_mul2_G16_mul1_G256_inv0 = b0_G4_mul2_G16_mul1_G256_inv0 & reg(b0_preshared_hpc12_G4_mul2_G16_mul1_G256_inv0);
  p4_hpc12_G4_mul2_G16_mul1_G256_inv0 = b1_G4_mul2_G16_mul1_G256_inv0 & reg(b1_preshared_hpc12_G4_mul2_G16_mul1_G256_inv0);
  q0_0_G4_mul2_G16_mul1_G256_inv0 = reg(i1_hpc12_G4_mul2_G16_mul1_G256_inv0) ^ p1_hpc12_G4_mul2_G16_mul1_G256_inv0;
  q1_0_G4_mul2_G16_mul1_G256_inv0 = reg(i2_hpc12_G4_mul2_G16_mul1_G256_inv0) ^ p4_hpc12_G4_mul2_G16_mul1_G256_inv0;
  q0_G4_mul2_G16_mul1_G256_inv0 = q0_0_G4_mul2_G16_mul1_G256_inv0 ^ e0_G4_mul2_G16_mul1_G256_inv0;
  q1_G4_mul2_G16_mul1_G256_inv0 = q1_0_G4_mul2_G16_mul1_G256_inv0 ^ e1_G4_mul2_G16_mul1_G256_inv0;
  p1ls1_G4_mul2_G16_mul1_G256_inv0 = p1_G4_mul2_G16_mul1_G256_inv0 << dec_1_inp;
  p0ls1_G4_mul2_G16_mul1_G256_inv0 = p0_G4_mul2_G16_mul1_G256_inv0 << dec_1_inp;
  q0_0_G16_mul1_G256_inv0 = p1ls1_G4_mul2_G16_mul1_G256_inv0 | q1_G4_mul2_G16_mul1_G256_inv0;
  q1_0_G16_mul1_G256_inv0 = p0ls1_G4_mul2_G16_mul1_G256_inv0 | q0_G4_mul2_G16_mul1_G256_inv0;
  q0_G16_mul1_G256_inv0 = q0_0_G16_mul1_G256_inv0 ^ e01_G16_mul1_G256_inv0;
  q1_G16_mul1_G256_inv0 = q1_0_G16_mul1_G256_inv0 ^ e11_G16_mul1_G256_inv0;
  p0ls2_G16_mul1_G256_inv0 = p0_G16_mul1_G256_inv0 << dec_2_inp;
  p1ls2_G16_mul1_G256_inv0 = p1_G16_mul1_G256_inv0 << dec_2_inp;
  p0_G256_inv0 = p0ls2_G16_mul1_G256_inv0 | q0_G16_mul1_G256_inv0;
  p1_G256_inv0 = p1ls2_G16_mul1_G256_inv0 | q1_G16_mul1_G256_inv0;
  r00_G16_mul2_G256_inv0 = r54_inp % dec_16_inp;
  v_r1_G16_mul2_G256_inv0 = r55_inp % dec_16_inp;
  r20_G16_mul2_G256_inv0 = r56_inp % dec_16_inp;
  r30_G16_mul2_G256_inv0 = r57_inp % dec_16_inp;
  r40_G16_mul2_G256_inv0 = r58_inp % dec_16_inp;
  r50_G16_mul2_G256_inv0 = r59_inp % dec_16_inp;
  r60_G16_mul2_G256_inv0 = r60_inp % dec_16_inp;
  r70_G16_mul2_G256_inv0 = r61_inp % dec_16_inp;
  r80_G16_mul2_G256_inv0 = r62_inp % dec_16_inp;
  r90_G16_mul2_G256_inv0 = r63_inp % dec_16_inp;
  r100_G16_mul2_G256_inv0 = r64_inp % dec_16_inp;
  r110_G16_mul2_G256_inv0 = r65_inp % dec_16_inp;
  r120_G16_mul2_G256_inv0 = r66_inp % dec_16_inp;
  r130_G16_mul2_G256_inv0 = r67_inp % dec_16_inp;
  r140_G16_mul2_G256_inv0 = r68_inp % dec_16_inp;
  r150_G16_mul2_G256_inv0 = r69_inp % dec_16_inp;
  r160_G16_mul2_G256_inv0 = r70_inp % dec_16_inp;
  r170_G16_mul2_G256_inv0 = r71_inp % dec_16_inp;
  a0_0_G16_mul2_G256_inv0 = e0_G256_inv0 & dec_12_inp;
  a1_0_G16_mul2_G256_inv0 = e1_G256_inv0 & dec_12_inp;
  a0_G16_mul2_G256_inv0 = a0_0_G16_mul2_G256_inv0 >> dec_2_inp;
  a1_G16_mul2_G256_inv0 = a1_0_G16_mul2_G256_inv0 >> dec_2_inp;
  b0_G16_mul2_G256_inv0 = e0_G256_inv0 & dec_3_inp;
  b1_G16_mul2_G256_inv0 = e1_G256_inv0 & dec_3_inp;
  c0_0_G16_mul2_G256_inv0 = a0_G256_inv0 & dec_12_inp;
  c1_0_G16_mul2_G256_inv0 = a1_G256_inv0 & dec_12_inp;
  c0_G16_mul2_G256_inv0 = c0_0_G16_mul2_G256_inv0 >> dec_2_inp;
  c1_G16_mul2_G256_inv0 = c1_0_G16_mul2_G256_inv0 >> dec_2_inp;
  d0_G16_mul2_G256_inv0 = a0_G256_inv0 & dec_3_inp;
  d1_G16_mul2_G256_inv0 = a1_G256_inv0 & dec_3_inp;
  axorb_0_G16_mul2_G256_inv0 = a0_G16_mul2_G256_inv0 ^ b0_G16_mul2_G256_inv0;
  cxord_0_G16_mul2_G256_inv0 = c0_G16_mul2_G256_inv0 ^ d0_G16_mul2_G256_inv0;
  axorb_1_G16_mul2_G256_inv0 = a1_G16_mul2_G256_inv0 ^ b1_G16_mul2_G256_inv0;
  cxord_1_G16_mul2_G256_inv0 = c1_G16_mul2_G256_inv0 ^ d1_G16_mul2_G256_inv0;
  r00_G4_mul0_G16_mul2_G256_inv0 = r00_G16_mul2_G256_inv0 % dec_4_inp;
  r10_G4_mul0_G16_mul2_G256_inv0 = v_r1_G16_mul2_G256_inv0 % dec_4_inp;
  r20_G4_mul0_G16_mul2_G256_inv0 = r20_G16_mul2_G256_inv0 % dec_4_inp;
  r30_G4_mul0_G16_mul2_G256_inv0 = r30_G16_mul2_G256_inv0 % dec_4_inp;
  r40_G4_mul0_G16_mul2_G256_inv0 = r40_G16_mul2_G256_inv0 % dec_4_inp;
  r50_G4_mul0_G16_mul2_G256_inv0 = r50_G16_mul2_G256_inv0 % dec_4_inp;
  a0_0_G4_mul0_G16_mul2_G256_inv0 = axorb_0_G16_mul2_G256_inv0 & dec_2_inp;
  a1_0_G4_mul0_G16_mul2_G256_inv0 = axorb_1_G16_mul2_G256_inv0 & dec_2_inp;
  a0_G4_mul0_G16_mul2_G256_inv0 = a0_0_G4_mul0_G16_mul2_G256_inv0 >> dec_1_inp;
  a1_G4_mul0_G16_mul2_G256_inv0 = a1_0_G4_mul0_G16_mul2_G256_inv0 >> dec_1_inp;
  b0_G4_mul0_G16_mul2_G256_inv0 = axorb_0_G16_mul2_G256_inv0 & dec_1_inp;
  b1_G4_mul0_G16_mul2_G256_inv0 = axorb_1_G16_mul2_G256_inv0 & dec_1_inp;
  c0_0_G4_mul0_G16_mul2_G256_inv0 = cxord_0_G16_mul2_G256_inv0 & dec_2_inp;
  c1_0_G4_mul0_G16_mul2_G256_inv0 = cxord_1_G16_mul2_G256_inv0 & dec_2_inp;
  c0_G4_mul0_G16_mul2_G256_inv0 = c0_0_G4_mul0_G16_mul2_G256_inv0 >> dec_1_inp;
  c1_G4_mul0_G16_mul2_G256_inv0 = c1_0_G4_mul0_G16_mul2_G256_inv0 >> dec_1_inp;
  d0_G4_mul0_G16_mul2_G256_inv0 = cxord_0_G16_mul2_G256_inv0 & dec_1_inp;
  d1_G4_mul0_G16_mul2_G256_inv0 = cxord_1_G16_mul2_G256_inv0 & dec_1_inp;
  axorb_0_G4_mul0_G16_mul2_G256_inv0 = a0_G4_mul0_G16_mul2_G256_inv0 ^ b0_G4_mul0_G16_mul2_G256_inv0;
  cxord_0_G4_mul0_G16_mul2_G256_inv0 = c0_G4_mul0_G16_mul2_G256_inv0 ^ d0_G4_mul0_G16_mul2_G256_inv0;
  axorb_1_G4_mul0_G16_mul2_G256_inv0 = a1_G4_mul0_G16_mul2_G256_inv0 ^ b1_G4_mul0_G16_mul2_G256_inv0;
  cxord_1_G4_mul0_G16_mul2_G256_inv0 = c1_G4_mul0_G16_mul2_G256_inv0 ^ d1_G4_mul0_G16_mul2_G256_inv0;
  r00_hpc10_G4_mul0_G16_mul2_G256_inv0 = r00_G4_mul0_G16_mul2_G256_inv0 % dec_2_inp;
  r10_hpc10_G4_mul0_G16_mul2_G256_inv0 = r10_G4_mul0_G16_mul2_G256_inv0 % dec_2_inp;
  b0_preshared_hpc10_G4_mul0_G16_mul2_G256_inv0 = cxord_0_G4_mul0_G16_mul2_G256_inv0 ^ r00_hpc10_G4_mul0_G16_mul2_G256_inv0;
  b1_preshared_hpc10_G4_mul0_G16_mul2_G256_inv0 = cxord_1_G4_mul0_G16_mul2_G256_inv0 ^ r00_hpc10_G4_mul0_G16_mul2_G256_inv0;
  p2_hpc10_G4_mul0_G16_mul2_G256_inv0 = axorb_0_G4_mul0_G16_mul2_G256_inv0 & reg(b1_preshared_hpc10_G4_mul0_G16_mul2_G256_inv0);
  i1_hpc10_G4_mul0_G16_mul2_G256_inv0 = p2_hpc10_G4_mul0_G16_mul2_G256_inv0 ^ r10_hpc10_G4_mul0_G16_mul2_G256_inv0;
  p3_hpc10_G4_mul0_G16_mul2_G256_inv0 = axorb_1_G4_mul0_G16_mul2_G256_inv0 & reg(b0_preshared_hpc10_G4_mul0_G16_mul2_G256_inv0);
  i2_hpc10_G4_mul0_G16_mul2_G256_inv0 = p3_hpc10_G4_mul0_G16_mul2_G256_inv0 ^ r10_hpc10_G4_mul0_G16_mul2_G256_inv0;
  p1_hpc10_G4_mul0_G16_mul2_G256_inv0 = axorb_0_G4_mul0_G16_mul2_G256_inv0 & reg(b0_preshared_hpc10_G4_mul0_G16_mul2_G256_inv0);
  p4_hpc10_G4_mul0_G16_mul2_G256_inv0 = axorb_1_G4_mul0_G16_mul2_G256_inv0 & reg(b1_preshared_hpc10_G4_mul0_G16_mul2_G256_inv0);
  e0_G4_mul0_G16_mul2_G256_inv0 = reg(i1_hpc10_G4_mul0_G16_mul2_G256_inv0) ^ p1_hpc10_G4_mul0_G16_mul2_G256_inv0;
  e1_G4_mul0_G16_mul2_G256_inv0 = reg(i2_hpc10_G4_mul0_G16_mul2_G256_inv0) ^ p4_hpc10_G4_mul0_G16_mul2_G256_inv0;
  r00_hpc11_G4_mul0_G16_mul2_G256_inv0 = r20_G4_mul0_G16_mul2_G256_inv0 % dec_2_inp;
  r10_hpc11_G4_mul0_G16_mul2_G256_inv0 = r30_G4_mul0_G16_mul2_G256_inv0 % dec_2_inp;
  b0_preshared_hpc11_G4_mul0_G16_mul2_G256_inv0 = c0_G4_mul0_G16_mul2_G256_inv0 ^ r00_hpc11_G4_mul0_G16_mul2_G256_inv0;
  b1_preshared_hpc11_G4_mul0_G16_mul2_G256_inv0 = c1_G4_mul0_G16_mul2_G256_inv0 ^ r00_hpc11_G4_mul0_G16_mul2_G256_inv0;
  p2_hpc11_G4_mul0_G16_mul2_G256_inv0 = a0_G4_mul0_G16_mul2_G256_inv0 & reg(b1_preshared_hpc11_G4_mul0_G16_mul2_G256_inv0);
  i1_hpc11_G4_mul0_G16_mul2_G256_inv0 = p2_hpc11_G4_mul0_G16_mul2_G256_inv0 ^ r10_hpc11_G4_mul0_G16_mul2_G256_inv0;
  p3_hpc11_G4_mul0_G16_mul2_G256_inv0 = a1_G4_mul0_G16_mul2_G256_inv0 & reg(b0_preshared_hpc11_G4_mul0_G16_mul2_G256_inv0);
  i2_hpc11_G4_mul0_G16_mul2_G256_inv0 = p3_hpc11_G4_mul0_G16_mul2_G256_inv0 ^ r10_hpc11_G4_mul0_G16_mul2_G256_inv0;
  p1_hpc11_G4_mul0_G16_mul2_G256_inv0 = a0_G4_mul0_G16_mul2_G256_inv0 & reg(b0_preshared_hpc11_G4_mul0_G16_mul2_G256_inv0);
  p4_hpc11_G4_mul0_G16_mul2_G256_inv0 = a1_G4_mul0_G16_mul2_G256_inv0 & reg(b1_preshared_hpc11_G4_mul0_G16_mul2_G256_inv0);
  p0_0_G4_mul0_G16_mul2_G256_inv0 = reg(i1_hpc11_G4_mul0_G16_mul2_G256_inv0) ^ p1_hpc11_G4_mul0_G16_mul2_G256_inv0;
  p1_0_G4_mul0_G16_mul2_G256_inv0 = reg(i2_hpc11_G4_mul0_G16_mul2_G256_inv0) ^ p4_hpc11_G4_mul0_G16_mul2_G256_inv0;
  p0_G4_mul0_G16_mul2_G256_inv0 = p0_0_G4_mul0_G16_mul2_G256_inv0 ^ e0_G4_mul0_G16_mul2_G256_inv0;
  p1_G4_mul0_G16_mul2_G256_inv0 = p1_0_G4_mul0_G16_mul2_G256_inv0 ^ e1_G4_mul0_G16_mul2_G256_inv0;
  r00_hpc12_G4_mul0_G16_mul2_G256_inv0 = r40_G4_mul0_G16_mul2_G256_inv0 % dec_2_inp;
  r10_hpc12_G4_mul0_G16_mul2_G256_inv0 = r50_G4_mul0_G16_mul2_G256_inv0 % dec_2_inp;
  b0_preshared_hpc12_G4_mul0_G16_mul2_G256_inv0 = d0_G4_mul0_G16_mul2_G256_inv0 ^ r00_hpc12_G4_mul0_G16_mul2_G256_inv0;
  b1_preshared_hpc12_G4_mul0_G16_mul2_G256_inv0 = d1_G4_mul0_G16_mul2_G256_inv0 ^ r00_hpc12_G4_mul0_G16_mul2_G256_inv0;
  p2_hpc12_G4_mul0_G16_mul2_G256_inv0 = b0_G4_mul0_G16_mul2_G256_inv0 & reg(b1_preshared_hpc12_G4_mul0_G16_mul2_G256_inv0);
  i1_hpc12_G4_mul0_G16_mul2_G256_inv0 = p2_hpc12_G4_mul0_G16_mul2_G256_inv0 ^ r10_hpc12_G4_mul0_G16_mul2_G256_inv0;
  p3_hpc12_G4_mul0_G16_mul2_G256_inv0 = b1_G4_mul0_G16_mul2_G256_inv0 & reg(b0_preshared_hpc12_G4_mul0_G16_mul2_G256_inv0);
  i2_hpc12_G4_mul0_G16_mul2_G256_inv0 = p3_hpc12_G4_mul0_G16_mul2_G256_inv0 ^ r10_hpc12_G4_mul0_G16_mul2_G256_inv0;
  p1_hpc12_G4_mul0_G16_mul2_G256_inv0 = b0_G4_mul0_G16_mul2_G256_inv0 & reg(b0_preshared_hpc12_G4_mul0_G16_mul2_G256_inv0);
  p4_hpc12_G4_mul0_G16_mul2_G256_inv0 = b1_G4_mul0_G16_mul2_G256_inv0 & reg(b1_preshared_hpc12_G4_mul0_G16_mul2_G256_inv0);
  q0_0_G4_mul0_G16_mul2_G256_inv0 = reg(i1_hpc12_G4_mul0_G16_mul2_G256_inv0) ^ p1_hpc12_G4_mul0_G16_mul2_G256_inv0;
  q1_0_G4_mul0_G16_mul2_G256_inv0 = reg(i2_hpc12_G4_mul0_G16_mul2_G256_inv0) ^ p4_hpc12_G4_mul0_G16_mul2_G256_inv0;
  q0_G4_mul0_G16_mul2_G256_inv0 = q0_0_G4_mul0_G16_mul2_G256_inv0 ^ e0_G4_mul0_G16_mul2_G256_inv0;
  q1_G4_mul0_G16_mul2_G256_inv0 = q1_0_G4_mul0_G16_mul2_G256_inv0 ^ e1_G4_mul0_G16_mul2_G256_inv0;
  p1ls1_G4_mul0_G16_mul2_G256_inv0 = p1_G4_mul0_G16_mul2_G256_inv0 << dec_1_inp;
  p0ls1_G4_mul0_G16_mul2_G256_inv0 = p0_G4_mul0_G16_mul2_G256_inv0 << dec_1_inp;
  e0_G16_mul2_G256_inv0 = p1ls1_G4_mul0_G16_mul2_G256_inv0 | q1_G4_mul0_G16_mul2_G256_inv0;
  e1_G16_mul2_G256_inv0 = p0ls1_G4_mul0_G16_mul2_G256_inv0 | q0_G4_mul0_G16_mul2_G256_inv0;
  a0_0_G4_scl_N0_G16_mul2_G256_inv0 = e0_G16_mul2_G256_inv0 & dec_2_inp;
  a1_0_G4_scl_N0_G16_mul2_G256_inv0 = e1_G16_mul2_G256_inv0 & dec_2_inp;
  a0_G4_scl_N0_G16_mul2_G256_inv0 = a0_0_G4_scl_N0_G16_mul2_G256_inv0 >> dec_1_inp;
  a1_G4_scl_N0_G16_mul2_G256_inv0 = a1_0_G4_scl_N0_G16_mul2_G256_inv0 >> dec_1_inp;
  b0_G4_scl_N0_G16_mul2_G256_inv0 = e0_G16_mul2_G256_inv0 & dec_1_inp;
  b1_G4_scl_N0_G16_mul2_G256_inv0 = e1_G16_mul2_G256_inv0 & dec_1_inp;
  p0_G4_scl_N0_G16_mul2_G256_inv0 = b0_G4_scl_N0_G16_mul2_G256_inv0;
  p1_G4_scl_N0_G16_mul2_G256_inv0 = b1_G4_scl_N0_G16_mul2_G256_inv0;
  q0_G4_scl_N0_G16_mul2_G256_inv0 = a0_G4_scl_N0_G16_mul2_G256_inv0 ^ b0_G4_scl_N0_G16_mul2_G256_inv0;
  q1_G4_scl_N0_G16_mul2_G256_inv0 = a1_G4_scl_N0_G16_mul2_G256_inv0 ^ b1_G4_scl_N0_G16_mul2_G256_inv0;
  p1ls1_G4_scl_N0_G16_mul2_G256_inv0 = p1_G4_scl_N0_G16_mul2_G256_inv0 << dec_1_inp;
  p0ls1_G4_scl_N0_G16_mul2_G256_inv0 = p0_G4_scl_N0_G16_mul2_G256_inv0 << dec_1_inp;
  e01_G16_mul2_G256_inv0 = p0ls1_G4_scl_N0_G16_mul2_G256_inv0 | q0_G4_scl_N0_G16_mul2_G256_inv0;
  e11_G16_mul2_G256_inv0 = p1ls1_G4_scl_N0_G16_mul2_G256_inv0 | q1_G4_scl_N0_G16_mul2_G256_inv0;
  r00_G4_mul1_G16_mul2_G256_inv0 = r60_G16_mul2_G256_inv0 % dec_4_inp;
  r10_G4_mul1_G16_mul2_G256_inv0 = r70_G16_mul2_G256_inv0 % dec_4_inp;
  r20_G4_mul1_G16_mul2_G256_inv0 = r80_G16_mul2_G256_inv0 % dec_4_inp;
  r30_G4_mul1_G16_mul2_G256_inv0 = r90_G16_mul2_G256_inv0 % dec_4_inp;
  r40_G4_mul1_G16_mul2_G256_inv0 = r100_G16_mul2_G256_inv0 % dec_4_inp;
  r50_G4_mul1_G16_mul2_G256_inv0 = r110_G16_mul2_G256_inv0 % dec_4_inp;
  a0_0_G4_mul1_G16_mul2_G256_inv0 = a0_G16_mul2_G256_inv0 & dec_2_inp;
  a1_0_G4_mul1_G16_mul2_G256_inv0 = a1_G16_mul2_G256_inv0 & dec_2_inp;
  a0_G4_mul1_G16_mul2_G256_inv0 = a0_0_G4_mul1_G16_mul2_G256_inv0 >> dec_1_inp;
  a1_G4_mul1_G16_mul2_G256_inv0 = a1_0_G4_mul1_G16_mul2_G256_inv0 >> dec_1_inp;
  b0_G4_mul1_G16_mul2_G256_inv0 = a0_G16_mul2_G256_inv0 & dec_1_inp;
  b1_G4_mul1_G16_mul2_G256_inv0 = a1_G16_mul2_G256_inv0 & dec_1_inp;
  c0_0_G4_mul1_G16_mul2_G256_inv0 = c0_G16_mul2_G256_inv0 & dec_2_inp;
  c1_0_G4_mul1_G16_mul2_G256_inv0 = c1_G16_mul2_G256_inv0 & dec_2_inp;
  c0_G4_mul1_G16_mul2_G256_inv0 = c0_0_G4_mul1_G16_mul2_G256_inv0 >> dec_1_inp;
  c1_G4_mul1_G16_mul2_G256_inv0 = c1_0_G4_mul1_G16_mul2_G256_inv0 >> dec_1_inp;
  d0_G4_mul1_G16_mul2_G256_inv0 = c0_G16_mul2_G256_inv0 & dec_1_inp;
  d1_G4_mul1_G16_mul2_G256_inv0 = c1_G16_mul2_G256_inv0 & dec_1_inp;
  axorb_0_G4_mul1_G16_mul2_G256_inv0 = a0_G4_mul1_G16_mul2_G256_inv0 ^ b0_G4_mul1_G16_mul2_G256_inv0;
  cxord_0_G4_mul1_G16_mul2_G256_inv0 = c0_G4_mul1_G16_mul2_G256_inv0 ^ d0_G4_mul1_G16_mul2_G256_inv0;
  axorb_1_G4_mul1_G16_mul2_G256_inv0 = a1_G4_mul1_G16_mul2_G256_inv0 ^ b1_G4_mul1_G16_mul2_G256_inv0;
  cxord_1_G4_mul1_G16_mul2_G256_inv0 = c1_G4_mul1_G16_mul2_G256_inv0 ^ d1_G4_mul1_G16_mul2_G256_inv0;
  r00_hpc10_G4_mul1_G16_mul2_G256_inv0 = r00_G4_mul1_G16_mul2_G256_inv0 % dec_2_inp;
  r10_hpc10_G4_mul1_G16_mul2_G256_inv0 = r10_G4_mul1_G16_mul2_G256_inv0 % dec_2_inp;
  b0_preshared_hpc10_G4_mul1_G16_mul2_G256_inv0 = cxord_0_G4_mul1_G16_mul2_G256_inv0 ^ r00_hpc10_G4_mul1_G16_mul2_G256_inv0;
  b1_preshared_hpc10_G4_mul1_G16_mul2_G256_inv0 = cxord_1_G4_mul1_G16_mul2_G256_inv0 ^ r00_hpc10_G4_mul1_G16_mul2_G256_inv0;
  p2_hpc10_G4_mul1_G16_mul2_G256_inv0 = axorb_0_G4_mul1_G16_mul2_G256_inv0 & reg(b1_preshared_hpc10_G4_mul1_G16_mul2_G256_inv0);
  i1_hpc10_G4_mul1_G16_mul2_G256_inv0 = p2_hpc10_G4_mul1_G16_mul2_G256_inv0 ^ r10_hpc10_G4_mul1_G16_mul2_G256_inv0;
  p3_hpc10_G4_mul1_G16_mul2_G256_inv0 = axorb_1_G4_mul1_G16_mul2_G256_inv0 & reg(b0_preshared_hpc10_G4_mul1_G16_mul2_G256_inv0);
  i2_hpc10_G4_mul1_G16_mul2_G256_inv0 = p3_hpc10_G4_mul1_G16_mul2_G256_inv0 ^ r10_hpc10_G4_mul1_G16_mul2_G256_inv0;
  p1_hpc10_G4_mul1_G16_mul2_G256_inv0 = axorb_0_G4_mul1_G16_mul2_G256_inv0 & reg(b0_preshared_hpc10_G4_mul1_G16_mul2_G256_inv0);
  p4_hpc10_G4_mul1_G16_mul2_G256_inv0 = axorb_1_G4_mul1_G16_mul2_G256_inv0 & reg(b1_preshared_hpc10_G4_mul1_G16_mul2_G256_inv0);
  e0_G4_mul1_G16_mul2_G256_inv0 = reg(i1_hpc10_G4_mul1_G16_mul2_G256_inv0) ^ p1_hpc10_G4_mul1_G16_mul2_G256_inv0;
  e1_G4_mul1_G16_mul2_G256_inv0 = reg(i2_hpc10_G4_mul1_G16_mul2_G256_inv0) ^ p4_hpc10_G4_mul1_G16_mul2_G256_inv0;
  r00_hpc11_G4_mul1_G16_mul2_G256_inv0 = r20_G4_mul1_G16_mul2_G256_inv0 % dec_2_inp;
  r10_hpc11_G4_mul1_G16_mul2_G256_inv0 = r30_G4_mul1_G16_mul2_G256_inv0 % dec_2_inp;
  b0_preshared_hpc11_G4_mul1_G16_mul2_G256_inv0 = c0_G4_mul1_G16_mul2_G256_inv0 ^ r00_hpc11_G4_mul1_G16_mul2_G256_inv0;
  b1_preshared_hpc11_G4_mul1_G16_mul2_G256_inv0 = c1_G4_mul1_G16_mul2_G256_inv0 ^ r00_hpc11_G4_mul1_G16_mul2_G256_inv0;
  p2_hpc11_G4_mul1_G16_mul2_G256_inv0 = a0_G4_mul1_G16_mul2_G256_inv0 & reg(b1_preshared_hpc11_G4_mul1_G16_mul2_G256_inv0);
  i1_hpc11_G4_mul1_G16_mul2_G256_inv0 = p2_hpc11_G4_mul1_G16_mul2_G256_inv0 ^ r10_hpc11_G4_mul1_G16_mul2_G256_inv0;
  p3_hpc11_G4_mul1_G16_mul2_G256_inv0 = a1_G4_mul1_G16_mul2_G256_inv0 & reg(b0_preshared_hpc11_G4_mul1_G16_mul2_G256_inv0);
  i2_hpc11_G4_mul1_G16_mul2_G256_inv0 = p3_hpc11_G4_mul1_G16_mul2_G256_inv0 ^ r10_hpc11_G4_mul1_G16_mul2_G256_inv0;
  p1_hpc11_G4_mul1_G16_mul2_G256_inv0 = a0_G4_mul1_G16_mul2_G256_inv0 & reg(b0_preshared_hpc11_G4_mul1_G16_mul2_G256_inv0);
  p4_hpc11_G4_mul1_G16_mul2_G256_inv0 = a1_G4_mul1_G16_mul2_G256_inv0 & reg(b1_preshared_hpc11_G4_mul1_G16_mul2_G256_inv0);
  p0_0_G4_mul1_G16_mul2_G256_inv0 = reg(i1_hpc11_G4_mul1_G16_mul2_G256_inv0) ^ p1_hpc11_G4_mul1_G16_mul2_G256_inv0;
  p1_0_G4_mul1_G16_mul2_G256_inv0 = reg(i2_hpc11_G4_mul1_G16_mul2_G256_inv0) ^ p4_hpc11_G4_mul1_G16_mul2_G256_inv0;
  p0_G4_mul1_G16_mul2_G256_inv0 = p0_0_G4_mul1_G16_mul2_G256_inv0 ^ e0_G4_mul1_G16_mul2_G256_inv0;
  p1_G4_mul1_G16_mul2_G256_inv0 = p1_0_G4_mul1_G16_mul2_G256_inv0 ^ e1_G4_mul1_G16_mul2_G256_inv0;
  r00_hpc12_G4_mul1_G16_mul2_G256_inv0 = r40_G4_mul1_G16_mul2_G256_inv0 % dec_2_inp;
  r10_hpc12_G4_mul1_G16_mul2_G256_inv0 = r50_G4_mul1_G16_mul2_G256_inv0 % dec_2_inp;
  b0_preshared_hpc12_G4_mul1_G16_mul2_G256_inv0 = d0_G4_mul1_G16_mul2_G256_inv0 ^ r00_hpc12_G4_mul1_G16_mul2_G256_inv0;
  b1_preshared_hpc12_G4_mul1_G16_mul2_G256_inv0 = d1_G4_mul1_G16_mul2_G256_inv0 ^ r00_hpc12_G4_mul1_G16_mul2_G256_inv0;
  p2_hpc12_G4_mul1_G16_mul2_G256_inv0 = b0_G4_mul1_G16_mul2_G256_inv0 & reg(b1_preshared_hpc12_G4_mul1_G16_mul2_G256_inv0);
  i1_hpc12_G4_mul1_G16_mul2_G256_inv0 = p2_hpc12_G4_mul1_G16_mul2_G256_inv0 ^ r10_hpc12_G4_mul1_G16_mul2_G256_inv0;
  p3_hpc12_G4_mul1_G16_mul2_G256_inv0 = b1_G4_mul1_G16_mul2_G256_inv0 & reg(b0_preshared_hpc12_G4_mul1_G16_mul2_G256_inv0);
  i2_hpc12_G4_mul1_G16_mul2_G256_inv0 = p3_hpc12_G4_mul1_G16_mul2_G256_inv0 ^ r10_hpc12_G4_mul1_G16_mul2_G256_inv0;
  p1_hpc12_G4_mul1_G16_mul2_G256_inv0 = b0_G4_mul1_G16_mul2_G256_inv0 & reg(b0_preshared_hpc12_G4_mul1_G16_mul2_G256_inv0);
  p4_hpc12_G4_mul1_G16_mul2_G256_inv0 = b1_G4_mul1_G16_mul2_G256_inv0 & reg(b1_preshared_hpc12_G4_mul1_G16_mul2_G256_inv0);
  q0_0_G4_mul1_G16_mul2_G256_inv0 = reg(i1_hpc12_G4_mul1_G16_mul2_G256_inv0) ^ p1_hpc12_G4_mul1_G16_mul2_G256_inv0;
  q1_0_G4_mul1_G16_mul2_G256_inv0 = reg(i2_hpc12_G4_mul1_G16_mul2_G256_inv0) ^ p4_hpc12_G4_mul1_G16_mul2_G256_inv0;
  q0_G4_mul1_G16_mul2_G256_inv0 = q0_0_G4_mul1_G16_mul2_G256_inv0 ^ e0_G4_mul1_G16_mul2_G256_inv0;
  q1_G4_mul1_G16_mul2_G256_inv0 = q1_0_G4_mul1_G16_mul2_G256_inv0 ^ e1_G4_mul1_G16_mul2_G256_inv0;
  p1ls1_G4_mul1_G16_mul2_G256_inv0 = p1_G4_mul1_G16_mul2_G256_inv0 << dec_1_inp;
  p0ls1_G4_mul1_G16_mul2_G256_inv0 = p0_G4_mul1_G16_mul2_G256_inv0 << dec_1_inp;
  p0_0_G16_mul2_G256_inv0 = p1ls1_G4_mul1_G16_mul2_G256_inv0 | q1_G4_mul1_G16_mul2_G256_inv0;
  p1_0_G16_mul2_G256_inv0 = p0ls1_G4_mul1_G16_mul2_G256_inv0 | q0_G4_mul1_G16_mul2_G256_inv0;
  p0_G16_mul2_G256_inv0 = p0_0_G16_mul2_G256_inv0 ^ e01_G16_mul2_G256_inv0;
  p1_G16_mul2_G256_inv0 = p1_0_G16_mul2_G256_inv0 ^ e11_G16_mul2_G256_inv0;
  r00_G4_mul2_G16_mul2_G256_inv0 = r120_G16_mul2_G256_inv0 % dec_4_inp;
  r10_G4_mul2_G16_mul2_G256_inv0 = r130_G16_mul2_G256_inv0 % dec_4_inp;
  r20_G4_mul2_G16_mul2_G256_inv0 = r140_G16_mul2_G256_inv0 % dec_4_inp;
  r30_G4_mul2_G16_mul2_G256_inv0 = r150_G16_mul2_G256_inv0 % dec_4_inp;
  r40_G4_mul2_G16_mul2_G256_inv0 = r160_G16_mul2_G256_inv0 % dec_4_inp;
  r50_G4_mul2_G16_mul2_G256_inv0 = r170_G16_mul2_G256_inv0 % dec_4_inp;
  a0_0_G4_mul2_G16_mul2_G256_inv0 = b0_G16_mul2_G256_inv0 & dec_2_inp;
  a1_0_G4_mul2_G16_mul2_G256_inv0 = b1_G16_mul2_G256_inv0 & dec_2_inp;
  a0_G4_mul2_G16_mul2_G256_inv0 = a0_0_G4_mul2_G16_mul2_G256_inv0 >> dec_1_inp;
  a1_G4_mul2_G16_mul2_G256_inv0 = a1_0_G4_mul2_G16_mul2_G256_inv0 >> dec_1_inp;
  b0_G4_mul2_G16_mul2_G256_inv0 = b0_G16_mul2_G256_inv0 & dec_1_inp;
  b1_G4_mul2_G16_mul2_G256_inv0 = b1_G16_mul2_G256_inv0 & dec_1_inp;
  c0_0_G4_mul2_G16_mul2_G256_inv0 = d0_G16_mul2_G256_inv0 & dec_2_inp;
  c1_0_G4_mul2_G16_mul2_G256_inv0 = d1_G16_mul2_G256_inv0 & dec_2_inp;
  c0_G4_mul2_G16_mul2_G256_inv0 = c0_0_G4_mul2_G16_mul2_G256_inv0 >> dec_1_inp;
  c1_G4_mul2_G16_mul2_G256_inv0 = c1_0_G4_mul2_G16_mul2_G256_inv0 >> dec_1_inp;
  d0_G4_mul2_G16_mul2_G256_inv0 = d0_G16_mul2_G256_inv0 & dec_1_inp;
  d1_G4_mul2_G16_mul2_G256_inv0 = d1_G16_mul2_G256_inv0 & dec_1_inp;
  axorb_0_G4_mul2_G16_mul2_G256_inv0 = a0_G4_mul2_G16_mul2_G256_inv0 ^ b0_G4_mul2_G16_mul2_G256_inv0;
  cxord_0_G4_mul2_G16_mul2_G256_inv0 = c0_G4_mul2_G16_mul2_G256_inv0 ^ d0_G4_mul2_G16_mul2_G256_inv0;
  axorb_1_G4_mul2_G16_mul2_G256_inv0 = a1_G4_mul2_G16_mul2_G256_inv0 ^ b1_G4_mul2_G16_mul2_G256_inv0;
  cxord_1_G4_mul2_G16_mul2_G256_inv0 = c1_G4_mul2_G16_mul2_G256_inv0 ^ d1_G4_mul2_G16_mul2_G256_inv0;
  r00_hpc10_G4_mul2_G16_mul2_G256_inv0 = r00_G4_mul2_G16_mul2_G256_inv0 % dec_2_inp;
  r10_hpc10_G4_mul2_G16_mul2_G256_inv0 = r10_G4_mul2_G16_mul2_G256_inv0 % dec_2_inp;
  b0_preshared_hpc10_G4_mul2_G16_mul2_G256_inv0 = cxord_0_G4_mul2_G16_mul2_G256_inv0 ^ r00_hpc10_G4_mul2_G16_mul2_G256_inv0;
  b1_preshared_hpc10_G4_mul2_G16_mul2_G256_inv0 = cxord_1_G4_mul2_G16_mul2_G256_inv0 ^ r00_hpc10_G4_mul2_G16_mul2_G256_inv0;
  p2_hpc10_G4_mul2_G16_mul2_G256_inv0 = axorb_0_G4_mul2_G16_mul2_G256_inv0 & reg(b1_preshared_hpc10_G4_mul2_G16_mul2_G256_inv0);
  i1_hpc10_G4_mul2_G16_mul2_G256_inv0 = p2_hpc10_G4_mul2_G16_mul2_G256_inv0 ^ r10_hpc10_G4_mul2_G16_mul2_G256_inv0;
  p3_hpc10_G4_mul2_G16_mul2_G256_inv0 = axorb_1_G4_mul2_G16_mul2_G256_inv0 & reg(b0_preshared_hpc10_G4_mul2_G16_mul2_G256_inv0);
  i2_hpc10_G4_mul2_G16_mul2_G256_inv0 = p3_hpc10_G4_mul2_G16_mul2_G256_inv0 ^ r10_hpc10_G4_mul2_G16_mul2_G256_inv0;
  p1_hpc10_G4_mul2_G16_mul2_G256_inv0 = axorb_0_G4_mul2_G16_mul2_G256_inv0 & reg(b0_preshared_hpc10_G4_mul2_G16_mul2_G256_inv0);
  p4_hpc10_G4_mul2_G16_mul2_G256_inv0 = axorb_1_G4_mul2_G16_mul2_G256_inv0 & reg(b1_preshared_hpc10_G4_mul2_G16_mul2_G256_inv0);
  e0_G4_mul2_G16_mul2_G256_inv0 = reg(i1_hpc10_G4_mul2_G16_mul2_G256_inv0) ^ p1_hpc10_G4_mul2_G16_mul2_G256_inv0;
  e1_G4_mul2_G16_mul2_G256_inv0 = reg(i2_hpc10_G4_mul2_G16_mul2_G256_inv0) ^ p4_hpc10_G4_mul2_G16_mul2_G256_inv0;
  r00_hpc11_G4_mul2_G16_mul2_G256_inv0 = r20_G4_mul2_G16_mul2_G256_inv0 % dec_2_inp;
  r10_hpc11_G4_mul2_G16_mul2_G256_inv0 = r30_G4_mul2_G16_mul2_G256_inv0 % dec_2_inp;
  b0_preshared_hpc11_G4_mul2_G16_mul2_G256_inv0 = c0_G4_mul2_G16_mul2_G256_inv0 ^ r00_hpc11_G4_mul2_G16_mul2_G256_inv0;
  b1_preshared_hpc11_G4_mul2_G16_mul2_G256_inv0 = c1_G4_mul2_G16_mul2_G256_inv0 ^ r00_hpc11_G4_mul2_G16_mul2_G256_inv0;
  p2_hpc11_G4_mul2_G16_mul2_G256_inv0 = a0_G4_mul2_G16_mul2_G256_inv0 & reg(b1_preshared_hpc11_G4_mul2_G16_mul2_G256_inv0);
  i1_hpc11_G4_mul2_G16_mul2_G256_inv0 = p2_hpc11_G4_mul2_G16_mul2_G256_inv0 ^ r10_hpc11_G4_mul2_G16_mul2_G256_inv0;
  p3_hpc11_G4_mul2_G16_mul2_G256_inv0 = a1_G4_mul2_G16_mul2_G256_inv0 & reg(b0_preshared_hpc11_G4_mul2_G16_mul2_G256_inv0);
  i2_hpc11_G4_mul2_G16_mul2_G256_inv0 = p3_hpc11_G4_mul2_G16_mul2_G256_inv0 ^ r10_hpc11_G4_mul2_G16_mul2_G256_inv0;
  p1_hpc11_G4_mul2_G16_mul2_G256_inv0 = a0_G4_mul2_G16_mul2_G256_inv0 & reg(b0_preshared_hpc11_G4_mul2_G16_mul2_G256_inv0);
  p4_hpc11_G4_mul2_G16_mul2_G256_inv0 = a1_G4_mul2_G16_mul2_G256_inv0 & reg(b1_preshared_hpc11_G4_mul2_G16_mul2_G256_inv0);
  p0_0_G4_mul2_G16_mul2_G256_inv0 = reg(i1_hpc11_G4_mul2_G16_mul2_G256_inv0) ^ p1_hpc11_G4_mul2_G16_mul2_G256_inv0;
  p1_0_G4_mul2_G16_mul2_G256_inv0 = reg(i2_hpc11_G4_mul2_G16_mul2_G256_inv0) ^ p4_hpc11_G4_mul2_G16_mul2_G256_inv0;
  p0_G4_mul2_G16_mul2_G256_inv0 = p0_0_G4_mul2_G16_mul2_G256_inv0 ^ e0_G4_mul2_G16_mul2_G256_inv0;
  p1_G4_mul2_G16_mul2_G256_inv0 = p1_0_G4_mul2_G16_mul2_G256_inv0 ^ e1_G4_mul2_G16_mul2_G256_inv0;
  r00_hpc12_G4_mul2_G16_mul2_G256_inv0 = r40_G4_mul2_G16_mul2_G256_inv0 % dec_2_inp;
  r10_hpc12_G4_mul2_G16_mul2_G256_inv0 = r50_G4_mul2_G16_mul2_G256_inv0 % dec_2_inp;
  b0_preshared_hpc12_G4_mul2_G16_mul2_G256_inv0 = d0_G4_mul2_G16_mul2_G256_inv0 ^ r00_hpc12_G4_mul2_G16_mul2_G256_inv0;
  b1_preshared_hpc12_G4_mul2_G16_mul2_G256_inv0 = d1_G4_mul2_G16_mul2_G256_inv0 ^ r00_hpc12_G4_mul2_G16_mul2_G256_inv0;
  p2_hpc12_G4_mul2_G16_mul2_G256_inv0 = b0_G4_mul2_G16_mul2_G256_inv0 & reg(b1_preshared_hpc12_G4_mul2_G16_mul2_G256_inv0);
  i1_hpc12_G4_mul2_G16_mul2_G256_inv0 = p2_hpc12_G4_mul2_G16_mul2_G256_inv0 ^ r10_hpc12_G4_mul2_G16_mul2_G256_inv0;
  p3_hpc12_G4_mul2_G16_mul2_G256_inv0 = b1_G4_mul2_G16_mul2_G256_inv0 & reg(b0_preshared_hpc12_G4_mul2_G16_mul2_G256_inv0);
  i2_hpc12_G4_mul2_G16_mul2_G256_inv0 = p3_hpc12_G4_mul2_G16_mul2_G256_inv0 ^ r10_hpc12_G4_mul2_G16_mul2_G256_inv0;
  p1_hpc12_G4_mul2_G16_mul2_G256_inv0 = b0_G4_mul2_G16_mul2_G256_inv0 & reg(b0_preshared_hpc12_G4_mul2_G16_mul2_G256_inv0);
  p4_hpc12_G4_mul2_G16_mul2_G256_inv0 = b1_G4_mul2_G16_mul2_G256_inv0 & reg(b1_preshared_hpc12_G4_mul2_G16_mul2_G256_inv0);
  q0_0_G4_mul2_G16_mul2_G256_inv0 = reg(i1_hpc12_G4_mul2_G16_mul2_G256_inv0) ^ p1_hpc12_G4_mul2_G16_mul2_G256_inv0;
  q1_0_G4_mul2_G16_mul2_G256_inv0 = reg(i2_hpc12_G4_mul2_G16_mul2_G256_inv0) ^ p4_hpc12_G4_mul2_G16_mul2_G256_inv0;
  q0_G4_mul2_G16_mul2_G256_inv0 = q0_0_G4_mul2_G16_mul2_G256_inv0 ^ e0_G4_mul2_G16_mul2_G256_inv0;
  q1_G4_mul2_G16_mul2_G256_inv0 = q1_0_G4_mul2_G16_mul2_G256_inv0 ^ e1_G4_mul2_G16_mul2_G256_inv0;
  p1ls1_G4_mul2_G16_mul2_G256_inv0 = p1_G4_mul2_G16_mul2_G256_inv0 << dec_1_inp;
  p0ls1_G4_mul2_G16_mul2_G256_inv0 = p0_G4_mul2_G16_mul2_G256_inv0 << dec_1_inp;
  q0_0_G16_mul2_G256_inv0 = p1ls1_G4_mul2_G16_mul2_G256_inv0 | q1_G4_mul2_G16_mul2_G256_inv0;
  q1_0_G16_mul2_G256_inv0 = p0ls1_G4_mul2_G16_mul2_G256_inv0 | q0_G4_mul2_G16_mul2_G256_inv0;
  q0_G16_mul2_G256_inv0 = q0_0_G16_mul2_G256_inv0 ^ e01_G16_mul2_G256_inv0;
  q1_G16_mul2_G256_inv0 = q1_0_G16_mul2_G256_inv0 ^ e11_G16_mul2_G256_inv0;
  p0ls2_G16_mul2_G256_inv0 = p0_G16_mul2_G256_inv0 << dec_2_inp;
  p1ls2_G16_mul2_G256_inv0 = p1_G16_mul2_G256_inv0 << dec_2_inp;
  q0_G256_inv0 = p0ls2_G16_mul2_G256_inv0 | q0_G16_mul2_G256_inv0;
  q1_G256_inv0 = p1ls2_G16_mul2_G256_inv0 | q1_G16_mul2_G256_inv0;
  p0ls4_G256_inv0 = p0_G256_inv0 << dec_4_inp;
  p1ls4_G256_inv0 = p1_G256_inv0 << dec_4_inp;
  t4 = p0ls4_G256_inv0 | q0_G256_inv0;
  t5 = p1ls4_G256_inv0 | q1_G256_inv0;
  int y_G256_newbasis1;
  int cond_G256_newbasis1;
  int yxorb_G256_newbasis1;
  int negCond_G256_newbasis1;
  int tempy_G256_newbasis1;
  int tempyIntoNegCond_G256_newbasis1;
  int y1_G256_newbasis1;
  int y2_G256_newbasis1;
  int y3_G256_newbasis1;
  int y4_G256_newbasis1;
  int y5_G256_newbasis1;
  int y6_G256_newbasis1;
  int y7_G256_newbasis1;
  int y8_G256_newbasis1;
  int cond1_G256_newbasis1;
  int cond2_G256_newbasis1;
  int cond3_G256_newbasis1;
  int cond4_G256_newbasis1;
  int cond5_G256_newbasis1;
  int cond6_G256_newbasis1;
  int cond7_G256_newbasis1;
  int cond8_G256_newbasis1;
  int yxorb1_G256_newbasis1;
  int yxorb2_G256_newbasis1;
  int yxorb3_G256_newbasis1;
  int yxorb4_G256_newbasis1;
  int yxorb5_G256_newbasis1;
  int yxorb6_G256_newbasis1;
  int yxorb7_G256_newbasis1;
  int yxorb8_G256_newbasis1;
  int negCond1_G256_newbasis1;
  int negCond2_G256_newbasis1;
  int negCond3_G256_newbasis1;
  int negCond4_G256_newbasis1;
  int negCond5_G256_newbasis1;
  int negCond6_G256_newbasis1;
  int negCond7_G256_newbasis1;
  int negCond8_G256_newbasis1;
  int tempy1_G256_newbasis1;
  int tempy2_G256_newbasis1;
  int tempy3_G256_newbasis1;
  int tempy4_G256_newbasis1;
  int tempy5_G256_newbasis1;
  int tempy6_G256_newbasis1;
  int tempy7_G256_newbasis1;
  int tempy8_G256_newbasis1;
  int ny1_G256_newbasis1;
  int ny2_G256_newbasis1;
  int ny3_G256_newbasis1;
  int ny4_G256_newbasis1;
  int ny5_G256_newbasis1;
  int ny6_G256_newbasis1;
  int ny7_G256_newbasis1;
  int ny8_G256_newbasis1;
  int tempyIntoNegCond1_G256_newbasis1;
  int tempyIntoNegCond2_G256_newbasis1;
  int tempyIntoNegCond3_G256_newbasis1;
  int tempyIntoNegCond4_G256_newbasis1;
  int tempyIntoNegCond5_G256_newbasis1;
  int tempyIntoNegCond6_G256_newbasis1;
  int tempyIntoNegCond7_G256_newbasis1;
  int tempyIntoNegCond8_G256_newbasis1;
  int x1_G256_newbasis1;
  int x2_G256_newbasis1;
  int x3_G256_newbasis1;
  int x4_G256_newbasis1;
  int x5_G256_newbasis1;
  int x6_G256_newbasis1;
  int x7_G256_newbasis1;
  int x8_G256_newbasis1;
  int z_y_G256_newbasis1;
  int z_cond_G256_newbasis1;
  int z_yxorb_G256_newbasis1;
  int z_negCond_G256_newbasis1;
  int z_tempy_G256_newbasis1;
  int z_tempyIntoNegCond_G256_newbasis1;
  int z_y1_G256_newbasis1;
  int z_y2_G256_newbasis1;
  int z_y3_G256_newbasis1;
  int z_y4_G256_newbasis1;
  int z_y5_G256_newbasis1;
  int z_y6_G256_newbasis1;
  int z_y7_G256_newbasis1;
  int z_y8_G256_newbasis1;
  int z_cond1_G256_newbasis1;
  int z_cond2_G256_newbasis1;
  int z_cond3_G256_newbasis1;
  int z_cond4_G256_newbasis1;
  int z_cond5_G256_newbasis1;
  int z_cond6_G256_newbasis1;
  int z_cond7_G256_newbasis1;
  int z_cond8_G256_newbasis1;
  int z_yxorb1_G256_newbasis1;
  int z_yxorb2_G256_newbasis1;
  int z_yxorb3_G256_newbasis1;
  int z_yxorb4_G256_newbasis1;
  int z_yxorb5_G256_newbasis1;
  int z_yxorb6_G256_newbasis1;
  int z_yxorb7_G256_newbasis1;
  int z_yxorb8_G256_newbasis1;
  int z_negCond1_G256_newbasis1;
  int z_negCond2_G256_newbasis1;
  int z_negCond3_G256_newbasis1;
  int z_negCond4_G256_newbasis1;
  int z_negCond5_G256_newbasis1;
  int z_negCond6_G256_newbasis1;
  int z_negCond7_G256_newbasis1;
  int z_negCond8_G256_newbasis1;
  int z_tempy1_G256_newbasis1;
  int z_tempy2_G256_newbasis1;
  int z_tempy3_G256_newbasis1;
  int z_tempy4_G256_newbasis1;
  int z_tempy5_G256_newbasis1;
  int z_tempy6_G256_newbasis1;
  int z_tempy7_G256_newbasis1;
  int z_tempy8_G256_newbasis1;
  int z_ny1_G256_newbasis1;
  int z_ny2_G256_newbasis1;
  int z_ny3_G256_newbasis1;
  int z_ny4_G256_newbasis1;
  int z_ny5_G256_newbasis1;
  int z_ny6_G256_newbasis1;
  int z_ny7_G256_newbasis1;
  int z_ny8_G256_newbasis1;
  int z_tempyIntoNegCond1_G256_newbasis1;
  int z_tempyIntoNegCond2_G256_newbasis1;
  int z_tempyIntoNegCond3_G256_newbasis1;
  int z_tempyIntoNegCond4_G256_newbasis1;
  int z_tempyIntoNegCond5_G256_newbasis1;
  int z_tempyIntoNegCond6_G256_newbasis1;
  int z_tempyIntoNegCond7_G256_newbasis1;
  int z_tempyIntoNegCond8_G256_newbasis1;
  int z_x1_G256_newbasis1;
  int z_x2_G256_newbasis1;
  int z_x3_G256_newbasis1;
  int z_x4_G256_newbasis1;
  int z_x5_G256_newbasis1;
  int z_x6_G256_newbasis1;
  int z_x7_G256_newbasis1;
  int z_x8_G256_newbasis1;
  y_G256_newbasis1 = dec_0_inp;
  tempy1_G256_newbasis1 = y_G256_newbasis1;
  cond1_G256_newbasis1 = t4 & dec_1_inp;
  negCond1_G256_newbasis1 = !cond1_G256_newbasis1;
  yxorb1_G256_newbasis1 = y_G256_newbasis1 ^ dec_36_inp;
  ny1_G256_newbasis1 = cond1_G256_newbasis1 * yxorb1_G256_newbasis1;
  tempyIntoNegCond1_G256_newbasis1 = tempy1_G256_newbasis1 * negCond1_G256_newbasis1;
  y1_G256_newbasis1 = ny1_G256_newbasis1 + tempyIntoNegCond1_G256_newbasis1;
  x1_G256_newbasis1 = t4 >> dec_1_inp;
  tempy2_G256_newbasis1 = y1_G256_newbasis1;
  cond2_G256_newbasis1 = x1_G256_newbasis1 & dec_1_inp;
  negCond2_G256_newbasis1 = !cond2_G256_newbasis1;
  yxorb2_G256_newbasis1 = y1_G256_newbasis1 ^ dec_3_inp;
  ny2_G256_newbasis1 = cond2_G256_newbasis1 * yxorb2_G256_newbasis1;
  tempyIntoNegCond2_G256_newbasis1 = tempy2_G256_newbasis1 * negCond2_G256_newbasis1;
  y2_G256_newbasis1 = ny2_G256_newbasis1 + tempyIntoNegCond2_G256_newbasis1;
  x2_G256_newbasis1 = x1_G256_newbasis1 >> dec_1_inp;
  tempy3_G256_newbasis1 = y2_G256_newbasis1;
  cond3_G256_newbasis1 = x2_G256_newbasis1 & dec_1_inp;
  negCond3_G256_newbasis1 = !cond3_G256_newbasis1;
  yxorb3_G256_newbasis1 = y2_G256_newbasis1 ^ dec_4_inp;
  ny3_G256_newbasis1 = cond3_G256_newbasis1 * yxorb3_G256_newbasis1;
  tempyIntoNegCond3_G256_newbasis1 = tempy3_G256_newbasis1 * negCond3_G256_newbasis1;
  y3_G256_newbasis1 = ny3_G256_newbasis1 + tempyIntoNegCond3_G256_newbasis1;
  x3_G256_newbasis1 = x2_G256_newbasis1 >> dec_1_inp;
  tempy4_G256_newbasis1 = y3_G256_newbasis1;
  cond4_G256_newbasis1 = x3_G256_newbasis1 & dec_1_inp;
  negCond4_G256_newbasis1 = !cond4_G256_newbasis1;
  yxorb4_G256_newbasis1 = y3_G256_newbasis1 ^ dec_220_inp;
  ny4_G256_newbasis1 = cond4_G256_newbasis1 * yxorb4_G256_newbasis1;
  tempyIntoNegCond4_G256_newbasis1 = tempy4_G256_newbasis1 * negCond4_G256_newbasis1;
  y4_G256_newbasis1 = ny4_G256_newbasis1 + tempyIntoNegCond4_G256_newbasis1;
  x4_G256_newbasis1 = x3_G256_newbasis1 >> dec_1_inp;
  tempy5_G256_newbasis1 = y4_G256_newbasis1;
  cond5_G256_newbasis1 = x4_G256_newbasis1 & dec_1_inp;
  negCond5_G256_newbasis1 = !cond5_G256_newbasis1;
  yxorb5_G256_newbasis1 = y4_G256_newbasis1 ^ dec_11_inp;
  ny5_G256_newbasis1 = cond5_G256_newbasis1 * yxorb5_G256_newbasis1;
  tempyIntoNegCond5_G256_newbasis1 = tempy5_G256_newbasis1 * negCond5_G256_newbasis1;
  y5_G256_newbasis1 = ny5_G256_newbasis1 + tempyIntoNegCond5_G256_newbasis1;
  x5_G256_newbasis1 = x4_G256_newbasis1 >> dec_1_inp;
  tempy6_G256_newbasis1 = y5_G256_newbasis1;
  cond6_G256_newbasis1 = x5_G256_newbasis1 & dec_1_inp;
  negCond6_G256_newbasis1 = !cond6_G256_newbasis1;
  yxorb6_G256_newbasis1 = y5_G256_newbasis1 ^ dec_158_inp;
  ny6_G256_newbasis1 = cond6_G256_newbasis1 * yxorb6_G256_newbasis1;
  tempyIntoNegCond6_G256_newbasis1 = tempy6_G256_newbasis1 * negCond6_G256_newbasis1;
  y6_G256_newbasis1 = ny6_G256_newbasis1 + tempyIntoNegCond6_G256_newbasis1;
  x6_G256_newbasis1 = x5_G256_newbasis1 >> dec_1_inp;
  tempy7_G256_newbasis1 = y6_G256_newbasis1;
  cond7_G256_newbasis1 = x6_G256_newbasis1 & dec_1_inp;
  negCond7_G256_newbasis1 = !cond7_G256_newbasis1;
  yxorb7_G256_newbasis1 = y6_G256_newbasis1 ^ dec_45_inp;
  ny7_G256_newbasis1 = cond7_G256_newbasis1 * yxorb7_G256_newbasis1;
  tempyIntoNegCond7_G256_newbasis1 = tempy7_G256_newbasis1 * negCond7_G256_newbasis1;
  y7_G256_newbasis1 = ny7_G256_newbasis1 + tempyIntoNegCond7_G256_newbasis1;
  x7_G256_newbasis1 = x6_G256_newbasis1 >> dec_1_inp;
  tempy8_G256_newbasis1 = y7_G256_newbasis1;
  cond8_G256_newbasis1 = x7_G256_newbasis1 & dec_1_inp;
  negCond8_G256_newbasis1 = !cond8_G256_newbasis1;
  yxorb8_G256_newbasis1 = y7_G256_newbasis1 ^ dec_88_inp;
  ny8_G256_newbasis1 = cond8_G256_newbasis1 * yxorb8_G256_newbasis1;
  tempyIntoNegCond8_G256_newbasis1 = tempy8_G256_newbasis1 * negCond8_G256_newbasis1;
  y8_G256_newbasis1 = ny8_G256_newbasis1 + tempyIntoNegCond8_G256_newbasis1;
  x8_G256_newbasis1 = x7_G256_newbasis1 >> dec_1_inp;
  t6 = y8_G256_newbasis1;
  z_y_G256_newbasis1 = dec_0_inp;
  z_tempy1_G256_newbasis1 = z_y_G256_newbasis1;
  z_cond1_G256_newbasis1 = t5 & dec_1_inp;
  z_negCond1_G256_newbasis1 = !z_cond1_G256_newbasis1;
  z_yxorb1_G256_newbasis1 = z_y_G256_newbasis1 ^ dec_36_inp;
  z_ny1_G256_newbasis1 = z_cond1_G256_newbasis1 * z_yxorb1_G256_newbasis1;
  z_tempyIntoNegCond1_G256_newbasis1 = z_tempy1_G256_newbasis1 * z_negCond1_G256_newbasis1;
  z_y1_G256_newbasis1 = z_ny1_G256_newbasis1 + z_tempyIntoNegCond1_G256_newbasis1;
  z_x1_G256_newbasis1 = t5 >> dec_1_inp;
  z_tempy2_G256_newbasis1 = z_y1_G256_newbasis1;
  z_cond2_G256_newbasis1 = z_x1_G256_newbasis1 & dec_1_inp;
  z_negCond2_G256_newbasis1 = !z_cond2_G256_newbasis1;
  z_yxorb2_G256_newbasis1 = z_y1_G256_newbasis1 ^ dec_3_inp;
  z_ny2_G256_newbasis1 = z_cond2_G256_newbasis1 * z_yxorb2_G256_newbasis1;
  z_tempyIntoNegCond2_G256_newbasis1 = z_tempy2_G256_newbasis1 * z_negCond2_G256_newbasis1;
  z_y2_G256_newbasis1 = z_ny2_G256_newbasis1 + z_tempyIntoNegCond2_G256_newbasis1;
  z_x2_G256_newbasis1 = z_x1_G256_newbasis1 >> dec_1_inp;
  z_tempy3_G256_newbasis1 = z_y2_G256_newbasis1;
  z_cond3_G256_newbasis1 = z_x2_G256_newbasis1 & dec_1_inp;
  z_negCond3_G256_newbasis1 = !z_cond3_G256_newbasis1;
  z_yxorb3_G256_newbasis1 = z_y2_G256_newbasis1 ^ dec_4_inp;
  z_ny3_G256_newbasis1 = z_cond3_G256_newbasis1 * z_yxorb3_G256_newbasis1;
  z_tempyIntoNegCond3_G256_newbasis1 = z_tempy3_G256_newbasis1 * z_negCond3_G256_newbasis1;
  z_y3_G256_newbasis1 = z_ny3_G256_newbasis1 + z_tempyIntoNegCond3_G256_newbasis1;
  z_x3_G256_newbasis1 = z_x2_G256_newbasis1 >> dec_1_inp;
  z_tempy4_G256_newbasis1 = z_y3_G256_newbasis1;
  z_cond4_G256_newbasis1 = z_x3_G256_newbasis1 & dec_1_inp;
  z_negCond4_G256_newbasis1 = !z_cond4_G256_newbasis1;
  z_yxorb4_G256_newbasis1 = z_y3_G256_newbasis1 ^ dec_220_inp;
  z_ny4_G256_newbasis1 = z_cond4_G256_newbasis1 * z_yxorb4_G256_newbasis1;
  z_tempyIntoNegCond4_G256_newbasis1 = z_tempy4_G256_newbasis1 * z_negCond4_G256_newbasis1;
  z_y4_G256_newbasis1 = z_ny4_G256_newbasis1 + z_tempyIntoNegCond4_G256_newbasis1;
  z_x4_G256_newbasis1 = z_x3_G256_newbasis1 >> dec_1_inp;
  z_tempy5_G256_newbasis1 = z_y4_G256_newbasis1;
  z_cond5_G256_newbasis1 = z_x4_G256_newbasis1 & dec_1_inp;
  z_negCond5_G256_newbasis1 = !z_cond5_G256_newbasis1;
  z_yxorb5_G256_newbasis1 = z_y4_G256_newbasis1 ^ dec_11_inp;
  z_ny5_G256_newbasis1 = z_cond5_G256_newbasis1 * z_yxorb5_G256_newbasis1;
  z_tempyIntoNegCond5_G256_newbasis1 = z_tempy5_G256_newbasis1 * z_negCond5_G256_newbasis1;
  z_y5_G256_newbasis1 = z_ny5_G256_newbasis1 + z_tempyIntoNegCond5_G256_newbasis1;
  z_x5_G256_newbasis1 = z_x4_G256_newbasis1 >> dec_1_inp;
  z_tempy6_G256_newbasis1 = z_y5_G256_newbasis1;
  z_cond6_G256_newbasis1 = z_x5_G256_newbasis1 & dec_1_inp;
  z_negCond6_G256_newbasis1 = !z_cond6_G256_newbasis1;
  z_yxorb6_G256_newbasis1 = z_y5_G256_newbasis1 ^ dec_158_inp;
  z_ny6_G256_newbasis1 = z_cond6_G256_newbasis1 * z_yxorb6_G256_newbasis1;
  z_tempyIntoNegCond6_G256_newbasis1 = z_tempy6_G256_newbasis1 * z_negCond6_G256_newbasis1;
  z_y6_G256_newbasis1 = z_ny6_G256_newbasis1 + z_tempyIntoNegCond6_G256_newbasis1;
  z_x6_G256_newbasis1 = z_x5_G256_newbasis1 >> dec_1_inp;
  z_tempy7_G256_newbasis1 = z_y6_G256_newbasis1;
  z_cond7_G256_newbasis1 = z_x6_G256_newbasis1 & dec_1_inp;
  z_negCond7_G256_newbasis1 = !z_cond7_G256_newbasis1;
  z_yxorb7_G256_newbasis1 = z_y6_G256_newbasis1 ^ dec_45_inp;
  z_ny7_G256_newbasis1 = z_cond7_G256_newbasis1 * z_yxorb7_G256_newbasis1;
  z_tempyIntoNegCond7_G256_newbasis1 = z_tempy7_G256_newbasis1 * z_negCond7_G256_newbasis1;
  z_y7_G256_newbasis1 = z_ny7_G256_newbasis1 + z_tempyIntoNegCond7_G256_newbasis1;
  z_x7_G256_newbasis1 = z_x6_G256_newbasis1 >> dec_1_inp;
  z_tempy8_G256_newbasis1 = z_y7_G256_newbasis1;
  z_cond8_G256_newbasis1 = z_x7_G256_newbasis1 & dec_1_inp;
  z_negCond8_G256_newbasis1 = !z_cond8_G256_newbasis1;
  z_yxorb8_G256_newbasis1 = z_y7_G256_newbasis1 ^ dec_88_inp;
  z_ny8_G256_newbasis1 = z_cond8_G256_newbasis1 * z_yxorb8_G256_newbasis1;
  z_tempyIntoNegCond8_G256_newbasis1 = z_tempy8_G256_newbasis1 * z_negCond8_G256_newbasis1;
  z_y8_G256_newbasis1 = z_ny8_G256_newbasis1 + z_tempyIntoNegCond8_G256_newbasis1;
  z_x8_G256_newbasis1 = z_x7_G256_newbasis1 >> dec_1_inp;
  t7 = z_y8_G256_newbasis1;
  *y0 = t6 ^ dec_99_inp;
  *y1 = t7;
}


