Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Oct 16 10:34:57 2022
| Host         : nathaniel-aw15 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   14          inf        0.000                      0                   14           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in2[5]
                            (input port)
  Destination:            led_out1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.767ns  (logic 4.897ns (41.620%)  route 6.870ns (58.380%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  in2[5] (IN)
                         net (fo=0)                   0.000     0.000    in2[5]
    H6                   IBUF (Prop_ibuf_I_O)         1.315     1.315 r  in2_IBUF[5]_inst/O
                         net (fo=4, routed)           3.729     5.044    in2_IBUF[5]
    SLICE_X0Y70          LUT6 (Prop_lut6_I4_O)        0.097     5.141 r  led_out1_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.302     5.443    adder_inst/c_sort/fp_sort/exp_eq__3
    SLICE_X0Y70          LUT5 (Prop_lut5_I4_O)        0.097     5.540 r  led_out1_OBUF[6]_inst_i_2/O
                         net (fo=14, routed)          0.963     6.503    led_out1_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.103     6.606 r  led_out1_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.875     8.481    led_out1_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.286    11.767 r  led_out1_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.767    led_out1[0]
    H17                                                               r  led_out1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2[5]
                            (input port)
  Destination:            led_out2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.462ns  (logic 4.783ns (41.732%)  route 6.679ns (58.268%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  in2[5] (IN)
                         net (fo=0)                   0.000     0.000    in2[5]
    H6                   IBUF (Prop_ibuf_I_O)         1.315     1.315 r  in2_IBUF[5]_inst/O
                         net (fo=4, routed)           3.729     5.044    in2_IBUF[5]
    SLICE_X0Y70          LUT6 (Prop_lut6_I4_O)        0.097     5.141 r  led_out1_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.302     5.443    adder_inst/c_sort/fp_sort/exp_eq__3
    SLICE_X0Y70          LUT5 (Prop_lut5_I4_O)        0.097     5.540 r  led_out1_OBUF[6]_inst_i_2/O
                         net (fo=14, routed)          0.963     6.503    led_out1_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.097     6.600 r  led_out2_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.684     8.284    led_out2_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.178    11.462 r  led_out2_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.462    led_out2[0]
    U16                                                               r  led_out2[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2[5]
                            (input port)
  Destination:            led_out1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.459ns  (logic 4.781ns (41.721%)  route 6.678ns (58.279%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  in2[5] (IN)
                         net (fo=0)                   0.000     0.000    in2[5]
    H6                   IBUF (Prop_ibuf_I_O)         1.315     1.315 r  in2_IBUF[5]_inst/O
                         net (fo=4, routed)           3.729     5.044    in2_IBUF[5]
    SLICE_X0Y70          LUT6 (Prop_lut6_I4_O)        0.097     5.141 r  led_out1_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.302     5.443    adder_inst/c_sort/fp_sort/exp_eq__3
    SLICE_X0Y70          LUT5 (Prop_lut5_I4_O)        0.097     5.540 r  led_out1_OBUF[6]_inst_i_2/O
                         net (fo=14, routed)          0.657     6.197    led_out1_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.097     6.294 r  led_out1_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.990     8.284    led_out1_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.175    11.459 r  led_out1_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.459    led_out1[2]
    J13                                                               r  led_out1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2[5]
                            (input port)
  Destination:            led_out2[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.294ns  (logic 4.926ns (43.615%)  route 6.368ns (56.385%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  in2[5] (IN)
                         net (fo=0)                   0.000     0.000    in2[5]
    H6                   IBUF (Prop_ibuf_I_O)         1.315     1.315 r  in2_IBUF[5]_inst/O
                         net (fo=4, routed)           3.729     5.044    in2_IBUF[5]
    SLICE_X0Y70          LUT6 (Prop_lut6_I4_O)        0.097     5.141 r  led_out1_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.302     5.443    adder_inst/c_sort/fp_sort/exp_eq__3
    SLICE_X0Y70          LUT5 (Prop_lut5_I4_O)        0.097     5.540 r  led_out1_OBUF[6]_inst_i_2/O
                         net (fo=14, routed)          0.650     6.190    led_out1_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.105     6.295 r  led_out2_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.687     7.982    led_out2_OBUF[1]
    V16                  OBUF (Prop_obuf_I_O)         3.312    11.294 r  led_out2_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.294    led_out2[1]
    V16                                                               r  led_out2[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2[5]
                            (input port)
  Destination:            led_out2[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.183ns  (logic 4.928ns (44.069%)  route 6.255ns (55.931%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  in2[5] (IN)
                         net (fo=0)                   0.000     0.000    in2[5]
    H6                   IBUF (Prop_ibuf_I_O)         1.315     1.315 r  in2_IBUF[5]_inst/O
                         net (fo=4, routed)           3.729     5.044    in2_IBUF[5]
    SLICE_X0Y70          LUT6 (Prop_lut6_I4_O)        0.097     5.141 r  led_out1_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.302     5.443    adder_inst/c_sort/fp_sort/exp_eq__3
    SLICE_X0Y70          LUT5 (Prop_lut5_I4_O)        0.097     5.540 r  led_out1_OBUF[6]_inst_i_2/O
                         net (fo=14, routed)          0.830     6.369    led_out1_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y65          LUT3 (Prop_lut3_I2_O)        0.101     6.470 r  led_out2_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.394     7.864    led_out2_OBUF[6]
    V14                  OBUF (Prop_obuf_I_O)         3.319    11.183 r  led_out2_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.183    led_out2[6]
    V14                                                               r  led_out2[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2[5]
                            (input port)
  Destination:            led_out2[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.168ns  (logic 4.922ns (44.079%)  route 6.245ns (55.921%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  in2[5] (IN)
                         net (fo=0)                   0.000     0.000    in2[5]
    H6                   IBUF (Prop_ibuf_I_O)         1.315     1.315 r  in2_IBUF[5]_inst/O
                         net (fo=4, routed)           3.729     5.044    in2_IBUF[5]
    SLICE_X0Y70          LUT6 (Prop_lut6_I4_O)        0.097     5.141 r  led_out1_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.302     5.443    adder_inst/c_sort/fp_sort/exp_eq__3
    SLICE_X0Y70          LUT5 (Prop_lut5_I4_O)        0.097     5.540 r  led_out1_OBUF[6]_inst_i_2/O
                         net (fo=14, routed)          0.669     6.209    led_out1_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y70          LUT3 (Prop_lut3_I2_O)        0.097     6.306 r  led_out2_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.545     7.851    led_out2_OBUF[3]
    U14                  OBUF (Prop_obuf_I_O)         3.317    11.168 r  led_out2_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.168    led_out2[3]
    U14                                                               r  led_out2[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2[5]
                            (input port)
  Destination:            led_out2[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.157ns  (logic 4.940ns (44.280%)  route 6.217ns (55.720%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  in2[5] (IN)
                         net (fo=0)                   0.000     0.000    in2[5]
    H6                   IBUF (Prop_ibuf_I_O)         1.315     1.315 r  in2_IBUF[5]_inst/O
                         net (fo=4, routed)           3.729     5.044    in2_IBUF[5]
    SLICE_X0Y70          LUT6 (Prop_lut6_I4_O)        0.097     5.141 r  led_out1_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.302     5.443    adder_inst/c_sort/fp_sort/exp_eq__3
    SLICE_X0Y70          LUT5 (Prop_lut5_I4_O)        0.097     5.540 r  led_out1_OBUF[6]_inst_i_2/O
                         net (fo=14, routed)          0.657     6.197    led_out1_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.105     6.302 r  led_out2_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.529     7.831    led_out2_OBUF[2]
    T15                  OBUF (Prop_obuf_I_O)         3.327    11.157 r  led_out2_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.157    led_out2[2]
    T15                                                               r  led_out2[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2[5]
                            (input port)
  Destination:            led_out1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.123ns  (logic 4.763ns (42.825%)  route 6.360ns (57.175%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  in2[5] (IN)
                         net (fo=0)                   0.000     0.000    in2[5]
    H6                   IBUF (Prop_ibuf_I_O)         1.315     1.315 r  in2_IBUF[5]_inst/O
                         net (fo=4, routed)           3.729     5.044    in2_IBUF[5]
    SLICE_X0Y70          LUT6 (Prop_lut6_I4_O)        0.097     5.141 r  led_out1_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.302     5.443    adder_inst/c_sort/fp_sort/exp_eq__3
    SLICE_X0Y70          LUT5 (Prop_lut5_I4_O)        0.097     5.540 r  led_out1_OBUF[6]_inst_i_2/O
                         net (fo=14, routed)          0.650     6.190    led_out1_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.097     6.287 r  led_out1_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.679     7.965    led_out1_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.158    11.123 r  led_out1_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.123    led_out1[1]
    K15                                                               r  led_out1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2[5]
                            (input port)
  Destination:            led_out1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.030ns  (logic 4.779ns (43.324%)  route 6.251ns (56.676%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  in2[5] (IN)
                         net (fo=0)                   0.000     0.000    in2[5]
    H6                   IBUF (Prop_ibuf_I_O)         1.315     1.315 r  in2_IBUF[5]_inst/O
                         net (fo=4, routed)           3.729     5.044    in2_IBUF[5]
    SLICE_X0Y70          LUT6 (Prop_lut6_I4_O)        0.097     5.141 r  led_out1_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.302     5.443    adder_inst/c_sort/fp_sort/exp_eq__3
    SLICE_X0Y70          LUT5 (Prop_lut5_I4_O)        0.097     5.540 r  led_out1_OBUF[6]_inst_i_2/O
                         net (fo=14, routed)          0.669     6.209    led_out1_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y70          LUT3 (Prop_lut3_I2_O)        0.097     6.306 r  led_out1_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.551     7.857    led_out1_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.173    11.030 r  led_out1_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.030    led_out1[3]
    N14                                                               r  led_out1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2[5]
                            (input port)
  Destination:            led_out1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.883ns  (logic 4.780ns (43.918%)  route 6.104ns (56.082%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  in2[5] (IN)
                         net (fo=0)                   0.000     0.000    in2[5]
    H6                   IBUF (Prop_ibuf_I_O)         1.315     1.315 r  in2_IBUF[5]_inst/O
                         net (fo=4, routed)           3.729     5.044    in2_IBUF[5]
    SLICE_X0Y70          LUT6 (Prop_lut6_I4_O)        0.097     5.141 r  led_out1_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.302     5.443    adder_inst/c_sort/fp_sort/exp_eq__3
    SLICE_X0Y70          LUT5 (Prop_lut5_I4_O)        0.097     5.540 r  led_out1_OBUF[6]_inst_i_2/O
                         net (fo=14, routed)          0.514     6.054    led_out1_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y70          LUT3 (Prop_lut3_I2_O)        0.097     6.151 r  led_out1_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.558     7.709    led_out1_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.174    10.883 r  led_out1_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.883    led_out1[4]
    R18                                                               r  led_out1[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in1[6]
                            (input port)
  Destination:            led_out1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.263ns  (logic 1.562ns (69.059%)  route 0.700ns (30.941%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  in1[6] (IN)
                         net (fo=0)                   0.000     0.000    in1[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  in1_IBUF[6]_inst/O
                         net (fo=4, routed)           0.394     0.656    in1_IBUF[6]
    SLICE_X0Y65          LUT3 (Prop_lut3_I1_O)        0.045     0.701 r  led_out1_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.306     1.007    led_out1_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     2.263 r  led_out1_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.263    led_out1[6]
    U17                                                               r  led_out1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[4]
                            (input port)
  Destination:            led_out2[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.414ns  (logic 1.596ns (66.129%)  route 0.818ns (33.871%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  in1[4] (IN)
                         net (fo=0)                   0.000     0.000    in1[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  in1_IBUF[4]_inst/O
                         net (fo=4, routed)           0.505     0.765    in1_IBUF[4]
    SLICE_X0Y70          LUT3 (Prop_lut3_I0_O)        0.042     0.807 r  led_out2_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.313     1.120    led_out2_OBUF[4]
    T16                  OBUF (Prop_obuf_I_O)         1.294     2.414 r  led_out2_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.414    led_out2[4]
    T16                                                               r  led_out2[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[6]
                            (input port)
  Destination:            led_out2[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.621ns (66.314%)  route 0.823ns (33.686%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  in1[6] (IN)
                         net (fo=0)                   0.000     0.000    in1[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  in1_IBUF[6]_inst/O
                         net (fo=4, routed)           0.394     0.656    in1_IBUF[6]
    SLICE_X0Y65          LUT3 (Prop_lut3_I0_O)        0.042     0.698 r  led_out2_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.429     1.127    led_out2_OBUF[6]
    V14                  OBUF (Prop_obuf_I_O)         1.317     2.444 r  led_out2_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.444    led_out2[6]
    V14                                                               r  led_out2[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[3]
                            (input port)
  Destination:            led_out1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.458ns  (logic 1.541ns (62.692%)  route 0.917ns (37.308%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  in1[3] (IN)
                         net (fo=0)                   0.000     0.000    in1[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  in1_IBUF[3]_inst/O
                         net (fo=3, routed)           0.393     0.638    in1_IBUF[3]
    SLICE_X1Y70          LUT3 (Prop_lut3_I1_O)        0.045     0.683 r  led_out1_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.524     1.207    led_out1_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.458 r  led_out1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.458    led_out1[3]
    N14                                                               r  led_out1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2[3]
                            (input port)
  Destination:            led_out2[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.510ns  (logic 1.607ns (64.019%)  route 0.903ns (35.981%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  in2[3] (IN)
                         net (fo=0)                   0.000     0.000    in2[3]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in2_IBUF[3]_inst/O
                         net (fo=3, routed)           0.392     0.642    in2_IBUF[3]
    SLICE_X1Y70          LUT3 (Prop_lut3_I1_O)        0.042     0.684 r  led_out2_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.511     1.195    led_out2_OBUF[3]
    U14                  OBUF (Prop_obuf_I_O)         1.315     2.510 r  led_out2_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.510    led_out2[3]
    U14                                                               r  led_out2[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[4]
                            (input port)
  Destination:            led_out1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.590ns  (logic 1.558ns (60.140%)  route 1.032ns (39.860%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  in1[4] (IN)
                         net (fo=0)                   0.000     0.000    in1[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  in1_IBUF[4]_inst/O
                         net (fo=4, routed)           0.505     0.765    in1_IBUF[4]
    SLICE_X0Y70          LUT3 (Prop_lut3_I1_O)        0.045     0.810 r  led_out1_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.527     1.338    led_out1_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     2.590 r  led_out1_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.590    led_out1[4]
    R18                                                               r  led_out1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[1]
                            (input port)
  Destination:            led_out1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.667ns  (logic 1.529ns (57.307%)  route 1.139ns (42.693%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  in1[1] (IN)
                         net (fo=0)                   0.000     0.000    in1[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  in1_IBUF[1]_inst/O
                         net (fo=3, routed)           0.558     0.805    in1_IBUF[1]
    SLICE_X0Y82          LUT3 (Prop_lut3_I1_O)        0.045     0.850 r  led_out1_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.581     1.431    led_out1_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.667 r  led_out1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.667    led_out1[1]
    K15                                                               r  led_out1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in1[2]
                            (input port)
  Destination:            led_out2[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.687ns  (logic 1.620ns (60.288%)  route 1.067ns (39.712%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  in1[2] (IN)
                         net (fo=0)                   0.000     0.000    in1[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  in1_IBUF[2]_inst/O
                         net (fo=3, routed)           0.541     0.794    in1_IBUF[2]
    SLICE_X0Y82          LUT3 (Prop_lut3_I0_O)        0.045     0.839 r  led_out2_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.526     1.365    led_out2_OBUF[2]
    T15                  OBUF (Prop_obuf_I_O)         1.322     2.687 r  led_out2_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.687    led_out2[2]
    T15                                                               r  led_out2[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2[3]
                            (input port)
  Destination:            led_out1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.709ns  (logic 1.592ns (58.791%)  route 1.116ns (41.209%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  in2[3] (IN)
                         net (fo=0)                   0.000     0.000    in2[3]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 f  in2_IBUF[3]_inst/O
                         net (fo=3, routed)           0.459     0.709    in2_IBUF[3]
    SLICE_X0Y70          LUT5 (Prop_lut5_I2_O)        0.045     0.754 r  led_out1_OBUF[6]_inst_i_2/O
                         net (fo=14, routed)          0.304     1.058    led_out1_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y69          LUT3 (Prop_lut3_I2_O)        0.045     1.103 r  led_out1_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.353     1.456    led_out1_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     2.709 r  led_out1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.709    led_out1[5]
    V17                                                               r  led_out1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2[3]
                            (input port)
  Destination:            led_out2[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.729ns  (logic 1.653ns (60.582%)  route 1.076ns (39.418%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  in2[3] (IN)
                         net (fo=0)                   0.000     0.000    in2[3]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 f  in2_IBUF[3]_inst/O
                         net (fo=3, routed)           0.459     0.709    in2_IBUF[3]
    SLICE_X0Y70          LUT5 (Prop_lut5_I2_O)        0.045     0.754 r  led_out1_OBUF[6]_inst_i_2/O
                         net (fo=14, routed)          0.304     1.058    led_out1_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y69          LUT3 (Prop_lut3_I2_O)        0.044     1.102 r  led_out2_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.313     1.415    led_out2_OBUF[5]
    V15                  OBUF (Prop_obuf_I_O)         1.314     2.729 r  led_out2_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.729    led_out2[5]
    V15                                                               r  led_out2[5] (OUT)
  -------------------------------------------------------------------    -------------------





