// Seed: 3466005701
module module_0 ();
  wire id_1;
  assign id_1 = id_1;
  id_2(
      .id_0(1 + 1'b0), .id_1(1'd0), .id_2(id_1), .id_3(id_1)
  );
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always #1 begin
    if (1) begin
      if (id_1 || 1'b0) id_4 <= id_6;
      id_3 <= 1;
    end
  end
  module_0();
endmodule
