Fitter report for FftTop
Tue May 30 09:00:12 2017
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. Fitter DSP Block Usage Summary
 26. DSP Block Details
 27. Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing Summary
 39. Estimated Delay Added for Hold Timing Details
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Tue May 30 09:00:12 2017      ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                      ; FftTop                                     ;
; Top-level Entity Name              ; FftTop                                     ;
; Family                             ; Cyclone IV E                               ;
; Device                             ; EP4CE22F17C6                               ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 1,777 / 22,320 ( 8 % )                     ;
;     Total combinational functions  ; 1,719 / 22,320 ( 8 % )                     ;
;     Dedicated logic registers      ; 441 / 22,320 ( 2 % )                       ;
; Total registers                    ; 441                                        ;
; Total pins                         ; 68 / 154 ( 44 % )                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 1,664 / 608,256 ( < 1 % )                  ;
; Embedded Multiplier 9-bit elements ; 16 / 132 ( 12 % )                          ;
; Total PLLs                         ; 0 / 4 ( 0 % )                              ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE22F17C6                          ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------+
; I/O Assignment Warnings                     ;
+-------------+-------------------------------+
; Pin Name    ; Reason                        ;
+-------------+-------------------------------+
; odata_en    ; Incomplete set of assignments ;
; odata_r[0]  ; Incomplete set of assignments ;
; odata_r[1]  ; Incomplete set of assignments ;
; odata_r[2]  ; Incomplete set of assignments ;
; odata_r[3]  ; Incomplete set of assignments ;
; odata_r[4]  ; Incomplete set of assignments ;
; odata_r[5]  ; Incomplete set of assignments ;
; odata_r[6]  ; Incomplete set of assignments ;
; odata_r[7]  ; Incomplete set of assignments ;
; odata_r[8]  ; Incomplete set of assignments ;
; odata_r[9]  ; Incomplete set of assignments ;
; odata_r[10] ; Incomplete set of assignments ;
; odata_r[11] ; Incomplete set of assignments ;
; odata_r[12] ; Incomplete set of assignments ;
; odata_r[13] ; Incomplete set of assignments ;
; odata_r[14] ; Incomplete set of assignments ;
; odata_r[15] ; Incomplete set of assignments ;
; odata_i[0]  ; Incomplete set of assignments ;
; odata_i[1]  ; Incomplete set of assignments ;
; odata_i[2]  ; Incomplete set of assignments ;
; odata_i[3]  ; Incomplete set of assignments ;
; odata_i[4]  ; Incomplete set of assignments ;
; odata_i[5]  ; Incomplete set of assignments ;
; odata_i[6]  ; Incomplete set of assignments ;
; odata_i[7]  ; Incomplete set of assignments ;
; odata_i[8]  ; Incomplete set of assignments ;
; odata_i[9]  ; Incomplete set of assignments ;
; odata_i[10] ; Incomplete set of assignments ;
; odata_i[11] ; Incomplete set of assignments ;
; odata_i[12] ; Incomplete set of assignments ;
; odata_i[13] ; Incomplete set of assignments ;
; odata_i[14] ; Incomplete set of assignments ;
; odata_i[15] ; Incomplete set of assignments ;
; clock       ; Incomplete set of assignments ;
; reset       ; Incomplete set of assignments ;
; idata_i[6]  ; Incomplete set of assignments ;
; idata_i[5]  ; Incomplete set of assignments ;
; idata_i[4]  ; Incomplete set of assignments ;
; idata_i[3]  ; Incomplete set of assignments ;
; idata_i[2]  ; Incomplete set of assignments ;
; idata_i[1]  ; Incomplete set of assignments ;
; idata_i[0]  ; Incomplete set of assignments ;
; idata_r[6]  ; Incomplete set of assignments ;
; idata_r[5]  ; Incomplete set of assignments ;
; idata_r[4]  ; Incomplete set of assignments ;
; idata_r[3]  ; Incomplete set of assignments ;
; idata_r[2]  ; Incomplete set of assignments ;
; idata_r[1]  ; Incomplete set of assignments ;
; idata_r[0]  ; Incomplete set of assignments ;
; idata_i[7]  ; Incomplete set of assignments ;
; idata_r[7]  ; Incomplete set of assignments ;
; idata_i[8]  ; Incomplete set of assignments ;
; idata_r[8]  ; Incomplete set of assignments ;
; idata_i[9]  ; Incomplete set of assignments ;
; idata_r[9]  ; Incomplete set of assignments ;
; idata_i[10] ; Incomplete set of assignments ;
; idata_r[10] ; Incomplete set of assignments ;
; idata_i[11] ; Incomplete set of assignments ;
; idata_r[11] ; Incomplete set of assignments ;
; idata_i[12] ; Incomplete set of assignments ;
; idata_r[12] ; Incomplete set of assignments ;
; idata_i[13] ; Incomplete set of assignments ;
; idata_r[13] ; Incomplete set of assignments ;
; idata_i[14] ; Incomplete set of assignments ;
; idata_r[14] ; Incomplete set of assignments ;
; idata_i[15] ; Incomplete set of assignments ;
; idata_r[15] ; Incomplete set of assignments ;
; idata_en    ; Incomplete set of assignments ;
+-------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------+------------------+-----------------------+
; Node                                    ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                           ; Destination Port ; Destination Port Name ;
+-----------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------+------------------+-----------------------+
; SdfUnit:SU1|cm_tdata_i[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult3|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_i[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|cm_tdata_i[0]~_Duplicate_1                                     ; Q                ;                       ;
; SdfUnit:SU1|cm_tdata_i[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_i[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult3|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_i[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|cm_tdata_i[1]~_Duplicate_1                                     ; Q                ;                       ;
; SdfUnit:SU1|cm_tdata_i[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_i[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult3|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_i[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|cm_tdata_i[2]~_Duplicate_1                                     ; Q                ;                       ;
; SdfUnit:SU1|cm_tdata_i[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_i[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult3|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_i[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|cm_tdata_i[3]~_Duplicate_1                                     ; Q                ;                       ;
; SdfUnit:SU1|cm_tdata_i[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_i[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult3|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_i[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|cm_tdata_i[4]~_Duplicate_1                                     ; Q                ;                       ;
; SdfUnit:SU1|cm_tdata_i[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_i[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult3|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_i[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|cm_tdata_i[5]~_Duplicate_1                                     ; Q                ;                       ;
; SdfUnit:SU1|cm_tdata_i[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_i[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult3|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_i[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|cm_tdata_i[6]~_Duplicate_1                                     ; Q                ;                       ;
; SdfUnit:SU1|cm_tdata_i[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_i[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult3|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_i[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|cm_tdata_i[7]~_Duplicate_1                                     ; Q                ;                       ;
; SdfUnit:SU1|cm_tdata_i[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_i[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult3|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_i[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|cm_tdata_i[8]~_Duplicate_1                                     ; Q                ;                       ;
; SdfUnit:SU1|cm_tdata_i[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_i[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult3|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_i[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|cm_tdata_i[9]~_Duplicate_1                                     ; Q                ;                       ;
; SdfUnit:SU1|cm_tdata_i[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_i[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult3|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_i[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|cm_tdata_i[10]~_Duplicate_1                                    ; Q                ;                       ;
; SdfUnit:SU1|cm_tdata_i[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_i[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult3|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_i[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|cm_tdata_i[11]~_Duplicate_1                                    ; Q                ;                       ;
; SdfUnit:SU1|cm_tdata_i[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_i[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult3|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_i[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|cm_tdata_i[12]~_Duplicate_1                                    ; Q                ;                       ;
; SdfUnit:SU1|cm_tdata_i[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_i[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult3|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_i[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|cm_tdata_i[13]~_Duplicate_1                                    ; Q                ;                       ;
; SdfUnit:SU1|cm_tdata_i[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_i[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult3|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_i[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|cm_tdata_i[14]~_Duplicate_1                                    ; Q                ;                       ;
; SdfUnit:SU1|cm_tdata_i[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_i[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult3|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_i[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|cm_tdata_i[15]~_Duplicate_1                                    ; Q                ;                       ;
; SdfUnit:SU1|cm_tdata_i[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_r[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_r[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|cm_tdata_r[0]~_Duplicate_1                                     ; Q                ;                       ;
; SdfUnit:SU1|cm_tdata_r[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_r[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_r[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|cm_tdata_r[1]~_Duplicate_1                                     ; Q                ;                       ;
; SdfUnit:SU1|cm_tdata_r[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_r[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_r[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|cm_tdata_r[2]~_Duplicate_1                                     ; Q                ;                       ;
; SdfUnit:SU1|cm_tdata_r[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_r[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_r[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|cm_tdata_r[3]~_Duplicate_1                                     ; Q                ;                       ;
; SdfUnit:SU1|cm_tdata_r[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_r[4]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_r[4]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|cm_tdata_r[4]~_Duplicate_1                                     ; Q                ;                       ;
; SdfUnit:SU1|cm_tdata_r[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_r[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_r[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|cm_tdata_r[5]~_Duplicate_1                                     ; Q                ;                       ;
; SdfUnit:SU1|cm_tdata_r[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_r[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_r[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|cm_tdata_r[6]~_Duplicate_1                                     ; Q                ;                       ;
; SdfUnit:SU1|cm_tdata_r[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_r[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_r[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|cm_tdata_r[7]~_Duplicate_1                                     ; Q                ;                       ;
; SdfUnit:SU1|cm_tdata_r[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_r[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_r[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|cm_tdata_r[8]~_Duplicate_1                                     ; Q                ;                       ;
; SdfUnit:SU1|cm_tdata_r[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_r[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_r[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|cm_tdata_r[9]~_Duplicate_1                                     ; Q                ;                       ;
; SdfUnit:SU1|cm_tdata_r[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_r[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_r[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|cm_tdata_r[10]~_Duplicate_1                                    ; Q                ;                       ;
; SdfUnit:SU1|cm_tdata_r[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_r[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_r[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|cm_tdata_r[11]~_Duplicate_1                                    ; Q                ;                       ;
; SdfUnit:SU1|cm_tdata_r[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_r[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_r[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|cm_tdata_r[12]~_Duplicate_1                                    ; Q                ;                       ;
; SdfUnit:SU1|cm_tdata_r[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_r[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_r[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|cm_tdata_r[13]~_Duplicate_1                                    ; Q                ;                       ;
; SdfUnit:SU1|cm_tdata_r[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_r[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_r[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|cm_tdata_r[14]~_Duplicate_1                                    ; Q                ;                       ;
; SdfUnit:SU1|cm_tdata_r[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_r[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU1|cm_tdata_r[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|cm_tdata_r[15]~_Duplicate_1                                    ; Q                ;                       ;
; SdfUnit:SU1|cm_tdata_r[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_i[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult3|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_i[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_i[1]~_Duplicate_1                                     ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_i[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_i[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult3|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_i[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_i[2]~_Duplicate_1                                     ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_i[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_i[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult3|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_i[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_i[5]~_Duplicate_1                                     ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_i[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult3|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_i[5]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_i[5]~_Duplicate_2                                     ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_i[5]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult3|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_i[5]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_i[5]~_Duplicate_3                                     ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_i[5]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_i[5]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_i[5]~_Duplicate_4                                     ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_i[5]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_i[5]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_i[5]~_Duplicate_5                                     ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_i[5]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_i[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult3|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_i[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_i[7]~_Duplicate_1                                     ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_i[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_i[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult3|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_i[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_i[8]~_Duplicate_1                                     ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_i[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_i[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult3|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_i[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_i[10]~_Duplicate_1                                    ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_i[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_i[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult3|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_i[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_i[11]~_Duplicate_1                                    ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_i[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_i[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult3|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_i[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_i[12]~_Duplicate_1                                    ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_i[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_i[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult3|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_i[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_i[13]~_Duplicate_1                                    ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_i[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult3|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_i[13]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_i[13]~_Duplicate_2                                    ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_i[13]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_i[13]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_i[13]~_Duplicate_3                                    ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_i[13]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_i[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult3|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_i[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_i[14]~_Duplicate_1                                    ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_i[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult3|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_i[14]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_i[14]~_Duplicate_2                                    ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_i[14]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_i[14]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_i[14]~_Duplicate_3                                    ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_i[14]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_i[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult3|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_i[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_i[15]~_Duplicate_1                                    ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_i[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_r[1]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_r[1]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_r[1]~_Duplicate_1                                     ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_r[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_r[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_r[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_r[2]~_Duplicate_1                                     ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_r[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_r[5]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_r[5]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_r[5]~_Duplicate_1                                     ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_r[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_r[5]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_r[5]~_Duplicate_2                                     ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_r[5]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_r[5]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_r[5]~_Duplicate_3                                     ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_r[5]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_r[5]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_r[5]~_Duplicate_4                                     ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_r[5]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_r[5]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_r[5]~_Duplicate_5                                     ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_r[5]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_r[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_r[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_r[7]~_Duplicate_1                                     ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_r[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_r[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_r[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_r[10]~_Duplicate_1                                    ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_r[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_r[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_r[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_r[11]~_Duplicate_1                                    ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_r[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_r[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_r[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_r[12]~_Duplicate_1                                    ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_r[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_r[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_r[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_r[13]~_Duplicate_1                                    ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_r[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_r[13]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_r[13]~_Duplicate_2                                    ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_r[13]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_r[13]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_r[13]~_Duplicate_3                                    ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_r[13]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_r[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_r[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_r[14]~_Duplicate_1                                    ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_r[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_r[14]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_r[14]~_Duplicate_2                                    ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_r[14]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_r[14]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_r[14]~_Duplicate_3                                    ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_r[14]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_r[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_r[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_r[15]~_Duplicate_1                                    ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_r[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_r[15]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_r[15]~_Duplicate_2                                    ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_r[15]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; SdfUnit:SU2|cm_tdata_r[15]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|cm_tdata_r[15]~_Duplicate_3                                    ; Q                ;                       ;
; SdfUnit:SU2|cm_tdata_r[15]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1 ; DATAB            ;                       ;
+-----------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2505 ) ; 0.00 % ( 0 / 2505 )        ; 0.00 % ( 0 / 2505 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2505 ) ; 0.00 % ( 0 / 2505 )        ; 0.00 % ( 0 / 2505 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2495 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/ishiba/Desktop/work/fft/github/quartus/FftTop.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 1,777 / 22,320 ( 8 % )    ;
;     -- Combinational with no register       ; 1336                      ;
;     -- Register only                        ; 58                        ;
;     -- Combinational with a register        ; 383                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 255                       ;
;     -- 3 input functions                    ; 643                       ;
;     -- <=2 input functions                  ; 821                       ;
;     -- Register only                        ; 58                        ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 805                       ;
;     -- arithmetic mode                      ; 914                       ;
;                                             ;                           ;
; Total registers*                            ; 441 / 23,018 ( 2 % )      ;
;     -- Dedicated logic registers            ; 441 / 22,320 ( 2 % )      ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 134 / 1,395 ( 10 % )      ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 68 / 154 ( 44 % )         ;
;     -- Clock pins                           ; 3 / 7 ( 43 % )            ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )             ;
;                                             ;                           ;
; Global signals                              ; 2                         ;
; M9Ks                                        ; 4 / 66 ( 6 % )            ;
; Total block memory bits                     ; 1,664 / 608,256 ( < 1 % ) ;
; Total block memory implementation bits      ; 36,864 / 608,256 ( 6 % )  ;
; Embedded Multiplier 9-bit elements          ; 16 / 132 ( 12 % )         ;
; PLLs                                        ; 0 / 4 ( 0 % )             ;
; Global clocks                               ; 2 / 20 ( 10 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 3.1% / 3.0% / 3.2%        ;
; Peak interconnect usage (total/H/V)         ; 12.7% / 12.4% / 13.3%     ;
; Maximum fan-out                             ; 453                       ;
; Highest non-global fan-out                  ; 130                       ;
; Total fan-out                               ; 6741                      ;
; Average fan-out                             ; 2.83                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 1777 / 22320 ( 8 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 1336                 ; 0                              ;
;     -- Register only                        ; 58                   ; 0                              ;
;     -- Combinational with a register        ; 383                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 255                  ; 0                              ;
;     -- 3 input functions                    ; 643                  ; 0                              ;
;     -- <=2 input functions                  ; 821                  ; 0                              ;
;     -- Register only                        ; 58                   ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 805                  ; 0                              ;
;     -- arithmetic mode                      ; 914                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 441                  ; 0                              ;
;     -- Dedicated logic registers            ; 441 / 22320 ( 2 % )  ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 134 / 1395 ( 10 % )  ; 0 / 1395 ( 0 % )               ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 68                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 16 / 132 ( 12 % )    ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 1664                 ; 0                              ;
; Total RAM block bits                        ; 36864                ; 0                              ;
; M9K                                         ; 4 / 66 ( 6 % )       ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 2 / 24 ( 8 % )       ; 0 / 24 ( 0 % )                 ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 0                    ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 0                              ;
;     -- Output Connections                   ; 0                    ; 0                              ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 7048                 ; 5                              ;
;     -- Registered Connections               ; 2289                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 35                   ; 0                              ;
;     -- Output Ports                         ; 33                   ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                       ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; clock       ; E1    ; 1        ; 0            ; 16           ; 7            ; 453                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; idata_en    ; C8    ; 8        ; 23           ; 34           ; 14           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; idata_i[0]  ; P1    ; 2        ; 0            ; 4            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; idata_i[10] ; T5    ; 3        ; 14           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; idata_i[11] ; J16   ; 5        ; 53           ; 14           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; idata_i[12] ; L2    ; 2        ; 0            ; 11           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; idata_i[13] ; T6    ; 3        ; 14           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; idata_i[14] ; L8    ; 3        ; 18           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; idata_i[15] ; N8    ; 3        ; 20           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; idata_i[1]  ; J2    ; 2        ; 0            ; 15           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; idata_i[2]  ; A7    ; 8        ; 20           ; 34           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; idata_i[3]  ; J1    ; 2        ; 0            ; 15           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; idata_i[4]  ; M6    ; 3        ; 7            ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; idata_i[5]  ; T9    ; 4        ; 27           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; idata_i[6]  ; R9    ; 4        ; 27           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; idata_i[7]  ; N9    ; 4        ; 29           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; idata_i[8]  ; R5    ; 3        ; 14           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; idata_i[9]  ; C6    ; 8        ; 18           ; 34           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; idata_r[0]  ; M7    ; 3        ; 11           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; idata_r[10] ; R7    ; 3        ; 16           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; idata_r[11] ; M8    ; 3        ; 20           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; idata_r[12] ; L1    ; 2        ; 0            ; 11           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; idata_r[13] ; F8    ; 8        ; 20           ; 34           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; idata_r[14] ; K2    ; 2        ; 0            ; 12           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; idata_r[15] ; P8    ; 3        ; 25           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; idata_r[1]  ; P6    ; 3        ; 11           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; idata_r[2]  ; R6    ; 3        ; 14           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; idata_r[3]  ; K1    ; 2        ; 0            ; 12           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; idata_r[4]  ; P16   ; 5        ; 53           ; 7            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; idata_r[5]  ; T7    ; 3        ; 18           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; idata_r[6]  ; L7    ; 3        ; 16           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; idata_r[7]  ; L13   ; 5        ; 53           ; 10           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; idata_r[8]  ; K5    ; 2        ; 0            ; 7            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; idata_r[9]  ; L3    ; 2        ; 0            ; 10           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; reset       ; M2    ; 2        ; 0            ; 16           ; 14           ; 63                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; odata_en    ; T14   ; 4        ; 45           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; odata_i[0]  ; L14   ; 5        ; 53           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; odata_i[10] ; J15   ; 5        ; 53           ; 14           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; odata_i[11] ; B10   ; 7        ; 34           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; odata_i[12] ; N15   ; 5        ; 53           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; odata_i[13] ; N2    ; 2        ; 0            ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; odata_i[14] ; K15   ; 5        ; 53           ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; odata_i[15] ; P15   ; 5        ; 53           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; odata_i[1]  ; T11   ; 4        ; 36           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; odata_i[2]  ; F9    ; 7        ; 34           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; odata_i[3]  ; T10   ; 4        ; 34           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; odata_i[4]  ; R10   ; 4        ; 34           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; odata_i[5]  ; T12   ; 4        ; 36           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; odata_i[6]  ; R12   ; 4        ; 36           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; odata_i[7]  ; R11   ; 4        ; 34           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; odata_i[8]  ; N11   ; 4        ; 43           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; odata_i[9]  ; P9    ; 4        ; 38           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; odata_r[0]  ; R13   ; 4        ; 40           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; odata_r[10] ; L16   ; 5        ; 53           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; odata_r[11] ; J13   ; 5        ; 53           ; 16           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; odata_r[12] ; L15   ; 5        ; 53           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; odata_r[13] ; B11   ; 7        ; 40           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; odata_r[14] ; J14   ; 5        ; 53           ; 15           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; odata_r[15] ; T15   ; 4        ; 45           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; odata_r[1]  ; T13   ; 4        ; 40           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; odata_r[2]  ; A11   ; 7        ; 40           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; odata_r[3]  ; M10   ; 4        ; 43           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; odata_r[4]  ; K16   ; 5        ; 53           ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; odata_r[5]  ; P11   ; 4        ; 38           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; odata_r[6]  ; P14   ; 4        ; 49           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; odata_r[7]  ; N12   ; 4        ; 47           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; odata_r[8]  ; N16   ; 5        ; 53           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; odata_r[9]  ; R16   ; 5        ; 53           ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                      ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO              ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                                     ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                                    ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                                      ; -                        ; -                       ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R9n, DEV_OE                       ; Use as regular IO        ; idata_i[11]             ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R9p, DEV_CLRn                     ; Use as regular IO        ; odata_i[10]             ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                                ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R4n, nCEO                         ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; B11      ; DIFFIO_T20p, PADD0                       ; Use as regular IO        ; odata_r[13]             ; Dual Purpose Pin          ;
; F9       ; DIFFIO_T17p, PADD4, DQS2T/CQ3T,DPCLK8    ; Use as regular IO        ; odata_i[2]              ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T16p, PADD6                       ; Use as regular IO        ; odata_i[11]             ; Dual Purpose Pin          ;
; C8       ; DIFFIO_T11p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO        ; idata_en                ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3                       ; Use as regular IO        ; idata_r[13]             ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T9n, PADD18                       ; Use as regular IO        ; idata_i[2]              ; Dual Purpose Pin          ;
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 5 / 14 ( 36 % )  ; 2.5V          ; --           ;
; 2        ; 11 / 16 ( 69 % ) ; 2.5V          ; --           ;
; 3        ; 14 / 25 ( 56 % ) ; 2.5V          ; --           ;
; 4        ; 19 / 20 ( 95 % ) ; 2.5V          ; --           ;
; 5        ; 15 / 18 ( 83 % ) ; 2.5V          ; --           ;
; 6        ; 1 / 13 ( 8 % )   ; 2.5V          ; --           ;
; 7        ; 4 / 24 ( 17 % )  ; 2.5V          ; --           ;
; 8        ; 4 / 24 ( 17 % )  ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 232        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 225        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 220        ; 8        ; idata_i[2]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 188        ; 7        ; odata_r[2]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 186        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 179        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 237        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; odata_i[11]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 189        ; 7        ; odata_r[13]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 187        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 180        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; idata_i[9]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; idata_en                                                  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 200        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 201        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 26         ; 1        ; clock                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 184        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 183        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; idata_r[13]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ; 197        ; 7        ; odata_i[2]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 20         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; idata_i[3]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ; 29         ; 2        ; idata_i[1]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 22         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; odata_r[11]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J14      ; 144        ; 5        ; odata_r[14]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J15      ; 143        ; 5        ; odata_i[10]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J16      ; 142        ; 5        ; idata_i[11]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 37         ; 2        ; idata_r[3]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K2       ; 36         ; 2        ; idata_r[14]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; idata_r[8]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; odata_i[14]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ; 140        ; 5        ; odata_r[4]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 39         ; 2        ; idata_r[12]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L2       ; 38         ; 2        ; idata_i[12]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L3       ; 40         ; 2        ; idata_r[9]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; idata_r[6]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L8       ; 79         ; 3        ; idata_i[14]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; idata_r[7]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L14      ; 134        ; 5        ; odata_i[0]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L15      ; 138        ; 5        ; odata_r[12]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ; 137        ; 5        ; odata_r[10]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 28         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; reset                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; idata_i[4]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M7       ; 68         ; 3        ; idata_r[0]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M8       ; 81         ; 3        ; idata_r[11]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; odata_r[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 43         ; 2        ; odata_i[13]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N3       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; idata_i[15]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N9       ; 93         ; 4        ; idata_i[7]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; odata_i[8]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N12      ; 117        ; 4        ; odata_r[7]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 133        ; 5        ; odata_i[12]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N16      ; 132        ; 5        ; odata_r[8]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 51         ; 2        ; idata_i[0]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P2       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; idata_r[1]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; idata_r[15]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P9       ; 105        ; 4        ; odata_i[9]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; odata_r[5]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; odata_r[6]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P15      ; 127        ; 5        ; odata_i[15]                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P16      ; 128        ; 5        ; idata_r[4]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 71         ; 3        ; idata_i[8]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R6       ; 73         ; 3        ; idata_r[2]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R7       ; 76         ; 3        ; idata_r[10]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R8       ; 86         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R9       ; 88         ; 4        ; idata_i[6]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R10      ; 96         ; 4        ; odata_i[4]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 98         ; 4        ; odata_i[7]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 100        ; 4        ; odata_i[6]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R13      ; 107        ; 4        ; odata_r[0]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; odata_r[9]                                                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 72         ; 3        ; idata_i[10]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T6       ; 74         ; 3        ; idata_i[13]                                               ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T7       ; 77         ; 3        ; idata_r[5]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T8       ; 87         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; idata_i[5]                                                ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T10      ; 97         ; 4        ; odata_i[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T11      ; 99         ; 4        ; odata_i[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T12      ; 101        ; 4        ; odata_i[5]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T13      ; 108        ; 4        ; odata_r[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T14      ; 115        ; 4        ; odata_en                                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T15      ; 116        ; 4        ; odata_r[15]                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                    ; Library Name ;
+------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------+--------------+
; |FftTop                                        ; 1777 (0)    ; 441 (0)                   ; 0 (0)         ; 1664        ; 4    ; 16           ; 0       ; 8         ; 68   ; 0            ; 1336 (0)     ; 58 (0)            ; 383 (0)          ; |FftTop                                                                                                                ; work         ;
;    |SdfUnit:SU1|                               ; 736 (162)   ; 131 (122)                 ; 0 (0)         ; 1408        ; 2    ; 8            ; 0       ; 4         ; 0    ; 0            ; 605 (40)     ; 28 (28)           ; 103 (91)         ; |FftTop|SdfUnit:SU1                                                                                                    ; work         ;
;       |Butterfly:BF1|                          ; 196 (196)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 196 (196)    ; 0 (0)             ; 0 (0)            ; |FftTop|SdfUnit:SU1|Butterfly:BF1                                                                                      ; work         ;
;       |Butterfly:BF2|                          ; 212 (212)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 209 (209)    ; 0 (0)             ; 3 (3)            ; |FftTop|SdfUnit:SU1|Butterfly:BF2                                                                                      ; work         ;
;       |ComplexMul:CM|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FftTop|SdfUnit:SU1|ComplexMul:CM                                                                                      ; work         ;
;          |lpm_mult:Mult0|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FftTop|SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult0                                                                       ; work         ;
;             |mult_36t:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FftTop|SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult0|mult_36t:auto_generated                                               ; work         ;
;          |lpm_mult:Mult1|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FftTop|SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult1                                                                       ; work         ;
;             |mult_36t:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FftTop|SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult1|mult_36t:auto_generated                                               ; work         ;
;          |lpm_mult:Mult2|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FftTop|SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult2                                                                       ; work         ;
;             |mult_36t:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FftTop|SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult2|mult_36t:auto_generated                                               ; work         ;
;          |lpm_mult:Mult3|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FftTop|SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult3                                                                       ; work         ;
;             |mult_36t:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FftTop|SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult3|mult_36t:auto_generated                                               ; work         ;
;       |DelayBuf:DL1|                           ; 12 (0)      ; 5 (0)                     ; 0 (0)         ; 960         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 5 (0)            ; |FftTop|SdfUnit:SU1|DelayBuf:DL1                                                                                       ; work         ;
;          |altshift_taps:buf_r_rtl_0|           ; 12 (0)      ; 5 (0)                     ; 0 (0)         ; 960         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 5 (0)            ; |FftTop|SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0                                                             ; work         ;
;             |shift_taps_s7m:auto_generated|    ; 12 (0)      ; 5 (0)                     ; 0 (0)         ; 960         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 5 (0)            ; |FftTop|SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated                               ; work         ;
;                |altsyncram_4h81:altsyncram2|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 960         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FftTop|SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2   ; work         ;
;                |cntr_pqf:cntr1|                ; 12 (11)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (6)        ; 0 (0)             ; 5 (5)            ; |FftTop|SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|cntr_pqf:cntr1                ; work         ;
;                   |cmpr_rgc:cmpr4|             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |FftTop|SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|cntr_pqf:cntr1|cmpr_rgc:cmpr4 ; work         ;
;       |DelayBuf:DL2|                           ; 10 (0)      ; 4 (0)                     ; 0 (0)         ; 448         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 4 (0)            ; |FftTop|SdfUnit:SU1|DelayBuf:DL2                                                                                       ; work         ;
;          |altshift_taps:buf_r_rtl_0|           ; 10 (0)      ; 4 (0)                     ; 0 (0)         ; 448         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 4 (0)            ; |FftTop|SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0                                                             ; work         ;
;             |shift_taps_u7m:auto_generated|    ; 10 (0)      ; 4 (0)                     ; 0 (0)         ; 448         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 4 (0)            ; |FftTop|SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated                               ; work         ;
;                |altsyncram_6h81:altsyncram2|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 448         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FftTop|SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|altsyncram_6h81:altsyncram2   ; work         ;
;                |cntr_qqf:cntr1|                ; 10 (9)      ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (5)        ; 0 (0)             ; 4 (4)            ; |FftTop|SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|cntr_qqf:cntr1                ; work         ;
;                   |cmpr_qgc:cmpr4|             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |FftTop|SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|cntr_qqf:cntr1|cmpr_qgc:cmpr4 ; work         ;
;       |TwiddleTab:TW|                          ; 134 (134)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 134 (134)    ; 0 (0)             ; 0 (0)            ; |FftTop|SdfUnit:SU1|TwiddleTab:TW                                                                                      ; work         ;
;       |lpm_mult:Mult0|                         ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 0 (0)            ; |FftTop|SdfUnit:SU1|lpm_mult:Mult0                                                                                     ; work         ;
;          |multcore:mult_core|                  ; 13 (8)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (8)       ; 0 (0)             ; 0 (0)            ; |FftTop|SdfUnit:SU1|lpm_mult:Mult0|multcore:mult_core                                                                  ; work         ;
;             |mpar_add:padder|                  ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |FftTop|SdfUnit:SU1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                  ; work         ;
;                |lpm_add_sub:adder[0]|          ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |FftTop|SdfUnit:SU1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                             ; work         ;
;                   |add_sub_jbh:auto_generated| ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |FftTop|SdfUnit:SU1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_jbh:auto_generated  ; work         ;
;    |SdfUnit:SU2|                               ; 603 (158)   ; 126 (122)                 ; 0 (0)         ; 256         ; 2    ; 8            ; 0       ; 4         ; 0    ; 0            ; 477 (36)     ; 28 (28)           ; 98 (92)          ; |FftTop|SdfUnit:SU2                                                                                                    ; work         ;
;       |Butterfly:BF1|                          ; 196 (196)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 196 (196)    ; 0 (0)             ; 0 (0)            ; |FftTop|SdfUnit:SU2|Butterfly:BF1                                                                                      ; work         ;
;       |Butterfly:BF2|                          ; 212 (212)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 210 (210)    ; 0 (0)             ; 2 (2)            ; |FftTop|SdfUnit:SU2|Butterfly:BF2                                                                                      ; work         ;
;       |ComplexMul:CM|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FftTop|SdfUnit:SU2|ComplexMul:CM                                                                                      ; work         ;
;          |lpm_mult:Mult0|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FftTop|SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult0                                                                       ; work         ;
;             |mult_36t:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FftTop|SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult0|mult_36t:auto_generated                                               ; work         ;
;          |lpm_mult:Mult1|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FftTop|SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult1                                                                       ; work         ;
;             |mult_36t:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FftTop|SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult1|mult_36t:auto_generated                                               ; work         ;
;          |lpm_mult:Mult2|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FftTop|SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult2                                                                       ; work         ;
;             |mult_36t:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FftTop|SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult2|mult_36t:auto_generated                                               ; work         ;
;          |lpm_mult:Mult3|                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FftTop|SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult3                                                                       ; work         ;
;             |mult_36t:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FftTop|SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult3|mult_36t:auto_generated                                               ; work         ;
;       |DelayBuf:DL1|                           ; 8 (0)       ; 3 (0)                     ; 0 (0)         ; 192         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 3 (0)            ; |FftTop|SdfUnit:SU2|DelayBuf:DL1                                                                                       ; work         ;
;          |altshift_taps:buf_r_rtl_0|           ; 8 (0)       ; 3 (0)                     ; 0 (0)         ; 192         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 3 (0)            ; |FftTop|SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0                                                             ; work         ;
;             |shift_taps_f6m:auto_generated|    ; 8 (0)       ; 3 (0)                     ; 0 (0)         ; 192         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 3 (0)            ; |FftTop|SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated                               ; work         ;
;                |altsyncram_6e81:altsyncram2|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 192         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FftTop|SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|altsyncram_6e81:altsyncram2   ; work         ;
;                |cntr_apf:cntr1|                ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; |FftTop|SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|cntr_apf:cntr1                ; work         ;
;       |DelayBuf:DL2|                           ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |FftTop|SdfUnit:SU2|DelayBuf:DL2                                                                                       ; work         ;
;          |altshift_taps:buf_r_rtl_0|           ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |FftTop|SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0                                                             ; work         ;
;             |shift_taps_b6m:auto_generated|    ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |FftTop|SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated                               ; work         ;
;                |altsyncram_qd81:altsyncram2|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |FftTop|SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated|altsyncram_qd81:altsyncram2   ; work         ;
;                |cntr_4pf:cntr1|                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |FftTop|SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated|cntr_4pf:cntr1                ; work         ;
;       |TwiddleTab:TW|                          ; 20 (20)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 0 (0)            ; |FftTop|SdfUnit:SU2|TwiddleTab:TW                                                                                      ; work         ;
;       |lpm_mult:Mult0|                         ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |FftTop|SdfUnit:SU2|lpm_mult:Mult0                                                                                     ; work         ;
;          |multcore:mult_core|                  ; 10 (4)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (4)       ; 0 (0)             ; 0 (0)            ; |FftTop|SdfUnit:SU2|lpm_mult:Mult0|multcore:mult_core                                                                  ; work         ;
;             |mpar_add:padder|                  ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |FftTop|SdfUnit:SU2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                  ; work         ;
;                |lpm_add_sub:adder[0]|          ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |FftTop|SdfUnit:SU2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                             ; work         ;
;                   |add_sub_jbh:auto_generated| ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |FftTop|SdfUnit:SU2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_jbh:auto_generated  ; work         ;
;    |SdfUnit:SU3|                               ; 438 (94)    ; 184 (88)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 254 (6)      ; 2 (1)             ; 182 (86)         ; |FftTop|SdfUnit:SU3                                                                                                    ; work         ;
;       |Butterfly:BF1|                          ; 132 (132)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 101 (101)    ; 0 (0)             ; 31 (31)          ; |FftTop|SdfUnit:SU3|Butterfly:BF1                                                                                      ; work         ;
;       |Butterfly:BF2|                          ; 148 (148)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 147 (147)    ; 0 (0)             ; 1 (1)            ; |FftTop|SdfUnit:SU3|Butterfly:BF2                                                                                      ; work         ;
;       |DelayBuf:DL1|                           ; 64 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 63 (63)          ; |FftTop|SdfUnit:SU3|DelayBuf:DL1                                                                                       ; work         ;
;       |DelayBuf:DL2|                           ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |FftTop|SdfUnit:SU3|DelayBuf:DL2                                                                                       ; work         ;
+------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; odata_en    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; odata_r[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; odata_r[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; odata_r[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; odata_r[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; odata_r[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; odata_r[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; odata_r[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; odata_r[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; odata_r[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; odata_r[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; odata_r[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; odata_r[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; odata_r[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; odata_r[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; odata_r[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; odata_r[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; odata_i[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; odata_i[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; odata_i[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; odata_i[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; odata_i[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; odata_i[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; odata_i[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; odata_i[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; odata_i[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; odata_i[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; odata_i[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; odata_i[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; odata_i[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; odata_i[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; odata_i[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; odata_i[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clock       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; reset       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; idata_i[6]  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; idata_i[5]  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; idata_i[4]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; idata_i[3]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; idata_i[2]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; idata_i[1]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; idata_i[0]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; idata_r[6]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; idata_r[5]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; idata_r[4]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; idata_r[3]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; idata_r[2]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; idata_r[1]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; idata_r[0]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; idata_i[7]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; idata_r[7]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; idata_i[8]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; idata_r[8]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; idata_i[9]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; idata_r[9]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; idata_i[10] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; idata_r[10] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; idata_i[11] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; idata_r[11] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; idata_i[12] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; idata_r[12] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; idata_i[13] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; idata_r[13] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; idata_i[14] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; idata_r[14] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; idata_i[15] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; idata_r[15] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; idata_en    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                         ;
+------------------------------------------+-------------------+---------+
; Source Pin / Fanout                      ; Pad To Core Index ; Setting ;
+------------------------------------------+-------------------+---------+
; clock                                    ;                   ;         ;
; reset                                    ;                   ;         ;
; idata_i[6]                               ;                   ;         ;
; idata_i[5]                               ;                   ;         ;
; idata_i[4]                               ;                   ;         ;
;      - SdfUnit:SU1|Butterfly:BF1|x1_i~2  ; 1                 ; 6       ;
;      - SdfUnit:SU1|Butterfly:BF1|Add8~16 ; 1                 ; 6       ;
; idata_i[3]                               ;                   ;         ;
;      - SdfUnit:SU1|Butterfly:BF1|x1_i~3  ; 1                 ; 6       ;
;      - SdfUnit:SU1|Butterfly:BF1|Add8~17 ; 1                 ; 6       ;
; idata_i[2]                               ;                   ;         ;
;      - SdfUnit:SU1|Butterfly:BF1|x1_i~4  ; 0                 ; 6       ;
;      - SdfUnit:SU1|Butterfly:BF1|Add8~18 ; 0                 ; 6       ;
; idata_i[1]                               ;                   ;         ;
;      - SdfUnit:SU1|Butterfly:BF1|x1_i~5  ; 0                 ; 6       ;
;      - SdfUnit:SU1|Butterfly:BF1|Add8~19 ; 0                 ; 6       ;
; idata_i[0]                               ;                   ;         ;
;      - SdfUnit:SU1|Butterfly:BF1|x1_i~6  ; 1                 ; 6       ;
;      - SdfUnit:SU1|Butterfly:BF1|Add8~20 ; 1                 ; 6       ;
; idata_r[6]                               ;                   ;         ;
;      - SdfUnit:SU1|Butterfly:BF1|x1_r~0  ; 1                 ; 6       ;
;      - SdfUnit:SU1|Butterfly:BF1|Add7~14 ; 1                 ; 6       ;
; idata_r[5]                               ;                   ;         ;
;      - SdfUnit:SU1|Butterfly:BF1|x1_r~1  ; 1                 ; 6       ;
;      - SdfUnit:SU1|Butterfly:BF1|Add7~15 ; 1                 ; 6       ;
; idata_r[4]                               ;                   ;         ;
;      - SdfUnit:SU1|Butterfly:BF1|x1_r~2  ; 1                 ; 6       ;
;      - SdfUnit:SU1|Butterfly:BF1|Add7~16 ; 1                 ; 6       ;
; idata_r[3]                               ;                   ;         ;
;      - SdfUnit:SU1|Butterfly:BF1|x1_r~3  ; 1                 ; 6       ;
;      - SdfUnit:SU1|Butterfly:BF1|Add7~17 ; 1                 ; 6       ;
; idata_r[2]                               ;                   ;         ;
;      - SdfUnit:SU1|Butterfly:BF1|x1_r~4  ; 1                 ; 6       ;
;      - SdfUnit:SU1|Butterfly:BF1|Add7~18 ; 1                 ; 6       ;
; idata_r[1]                               ;                   ;         ;
;      - SdfUnit:SU1|Butterfly:BF1|x1_r~5  ; 1                 ; 6       ;
;      - SdfUnit:SU1|Butterfly:BF1|Add7~19 ; 1                 ; 6       ;
; idata_r[0]                               ;                   ;         ;
;      - SdfUnit:SU1|Butterfly:BF1|x1_r~6  ; 1                 ; 6       ;
;      - SdfUnit:SU1|Butterfly:BF1|Add7~20 ; 1                 ; 6       ;
; idata_i[7]                               ;                   ;         ;
;      - SdfUnit:SU1|Butterfly:BF1|x1_i~7  ; 1                 ; 6       ;
;      - SdfUnit:SU1|Butterfly:BF1|Add8~23 ; 1                 ; 6       ;
; idata_r[7]                               ;                   ;         ;
;      - SdfUnit:SU1|Butterfly:BF1|x1_r~7  ; 0                 ; 6       ;
;      - SdfUnit:SU1|Butterfly:BF1|Add7~23 ; 0                 ; 6       ;
; idata_i[8]                               ;                   ;         ;
;      - SdfUnit:SU1|Butterfly:BF1|x1_i~8  ; 0                 ; 6       ;
;      - SdfUnit:SU1|Butterfly:BF1|Add8~26 ; 0                 ; 6       ;
; idata_r[8]                               ;                   ;         ;
;      - SdfUnit:SU1|Butterfly:BF1|x1_r~8  ; 0                 ; 6       ;
;      - SdfUnit:SU1|Butterfly:BF1|Add7~26 ; 0                 ; 6       ;
; idata_i[9]                               ;                   ;         ;
;      - SdfUnit:SU1|Butterfly:BF1|x1_i~9  ; 0                 ; 6       ;
;      - SdfUnit:SU1|Butterfly:BF1|Add8~29 ; 0                 ; 6       ;
; idata_r[9]                               ;                   ;         ;
;      - SdfUnit:SU1|Butterfly:BF1|x1_r~9  ; 1                 ; 6       ;
;      - SdfUnit:SU1|Butterfly:BF1|Add7~29 ; 1                 ; 6       ;
; idata_i[10]                              ;                   ;         ;
;      - SdfUnit:SU1|Butterfly:BF1|x1_i~10 ; 1                 ; 6       ;
;      - SdfUnit:SU1|Butterfly:BF1|Add8~32 ; 1                 ; 6       ;
; idata_r[10]                              ;                   ;         ;
;      - SdfUnit:SU1|Butterfly:BF1|x1_r~10 ; 0                 ; 6       ;
;      - SdfUnit:SU1|Butterfly:BF1|Add7~32 ; 0                 ; 6       ;
; idata_i[11]                              ;                   ;         ;
;      - SdfUnit:SU1|Butterfly:BF1|x1_i~11 ; 1                 ; 6       ;
;      - SdfUnit:SU1|Butterfly:BF1|Add8~35 ; 1                 ; 6       ;
; idata_r[11]                              ;                   ;         ;
;      - SdfUnit:SU1|Butterfly:BF1|x1_r~11 ; 0                 ; 6       ;
;      - SdfUnit:SU1|Butterfly:BF1|Add7~35 ; 0                 ; 6       ;
; idata_i[12]                              ;                   ;         ;
;      - SdfUnit:SU1|Butterfly:BF1|x1_i~12 ; 0                 ; 6       ;
;      - SdfUnit:SU1|Butterfly:BF1|Add8~38 ; 0                 ; 6       ;
; idata_r[12]                              ;                   ;         ;
;      - SdfUnit:SU1|Butterfly:BF1|x1_r~12 ; 1                 ; 6       ;
;      - SdfUnit:SU1|Butterfly:BF1|Add7~38 ; 1                 ; 6       ;
; idata_i[13]                              ;                   ;         ;
;      - SdfUnit:SU1|Butterfly:BF1|x1_i~13 ; 1                 ; 6       ;
;      - SdfUnit:SU1|Butterfly:BF1|Add8~41 ; 1                 ; 6       ;
; idata_r[13]                              ;                   ;         ;
;      - SdfUnit:SU1|Butterfly:BF1|x1_r~13 ; 0                 ; 6       ;
;      - SdfUnit:SU1|Butterfly:BF1|Add7~41 ; 0                 ; 6       ;
; idata_i[14]                              ;                   ;         ;
;      - SdfUnit:SU1|Butterfly:BF1|x1_i~14 ; 0                 ; 6       ;
;      - SdfUnit:SU1|Butterfly:BF1|Add8~44 ; 0                 ; 6       ;
; idata_r[14]                              ;                   ;         ;
;      - SdfUnit:SU1|Butterfly:BF1|x1_r~14 ; 1                 ; 6       ;
;      - SdfUnit:SU1|Butterfly:BF1|Add7~44 ; 1                 ; 6       ;
; idata_i[15]                              ;                   ;         ;
;      - SdfUnit:SU1|Butterfly:BF1|x1_i~15 ; 1                 ; 6       ;
;      - SdfUnit:SU1|Butterfly:BF1|Add8~47 ; 1                 ; 6       ;
; idata_r[15]                              ;                   ;         ;
;      - SdfUnit:SU1|Butterfly:BF1|x1_r~15 ; 0                 ; 6       ;
;      - SdfUnit:SU1|Butterfly:BF1|Add7~47 ; 0                 ; 6       ;
; idata_en                                 ;                   ;         ;
;      - SdfUnit:SU1|idata_count[5]        ; 0                 ; 6       ;
;      - SdfUnit:SU1|idata_count[4]        ; 0                 ; 6       ;
;      - SdfUnit:SU1|idata_count[3]        ; 0                 ; 6       ;
;      - SdfUnit:SU1|idata_count[2]        ; 0                 ; 6       ;
;      - SdfUnit:SU1|idata_count[0]        ; 0                 ; 6       ;
;      - SdfUnit:SU1|idata_count[1]        ; 0                 ; 6       ;
+------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                     ;
+----------------------------+----------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                       ; Location       ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------+----------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; SdfUnit:SU1|bf1_odata_en   ; FF_X23_Y15_N21 ; 8       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; SdfUnit:SU1|bf2_en         ; FF_X18_Y21_N31 ; 128     ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; SdfUnit:SU1|bf2_odata_en   ; FF_X17_Y20_N19 ; 8       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; SdfUnit:SU1|cm_en          ; FF_X11_Y19_N5  ; 32      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; SdfUnit:SU1|idata_count[5] ; FF_X23_Y15_N13 ; 130     ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; SdfUnit:SU1|odata_en       ; FF_X18_Y20_N13 ; 6       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; SdfUnit:SU2|bf1_odata_en   ; FF_X27_Y18_N29 ; 8       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; SdfUnit:SU2|bf2_en         ; FF_X31_Y20_N9  ; 128     ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; SdfUnit:SU2|bf2_odata_en   ; FF_X38_Y20_N7  ; 8       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; SdfUnit:SU2|cm_en          ; FF_X43_Y21_N9  ; 32      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; SdfUnit:SU2|idata_count[3] ; FF_X26_Y18_N9  ; 130     ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; SdfUnit:SU2|odata_en       ; FF_X38_Y19_N15 ; 6       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; SdfUnit:SU3|bf1_odata_en   ; FF_X39_Y19_N27 ; 8       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; SdfUnit:SU3|bf2_en         ; FF_X36_Y13_N1  ; 128     ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; SdfUnit:SU3|bf2_odata_en   ; FF_X41_Y15_N31 ; 8       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; SdfUnit:SU3|idata_count[1] ; FF_X39_Y19_N3  ; 130     ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; clock                      ; PIN_E1         ; 453     ; Clock        ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; idata_en                   ; PIN_C8         ; 6       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; reset                      ; PIN_M2         ; 63      ; Async. clear ; yes    ; Global Clock         ; GCLK4            ; --                        ;
+----------------------------+----------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                             ;
+-------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name  ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clock ; PIN_E1   ; 453     ; 95                                   ; Global Clock         ; GCLK2            ; --                        ;
; reset ; PIN_M2   ; 63      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
+-------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                 ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------+
; SdfUnit:SU1|idata_count[5]                                                                                                           ; 130     ;
; SdfUnit:SU2|idata_count[3]                                                                                                           ; 130     ;
; SdfUnit:SU3|idata_count[1]                                                                                                           ; 130     ;
; SdfUnit:SU1|bf2_en                                                                                                                   ; 128     ;
; SdfUnit:SU2|bf2_en                                                                                                                   ; 128     ;
; SdfUnit:SU3|bf2_en                                                                                                                   ; 128     ;
; SdfUnit:SU1|tw_taddr[0]~10                                                                                                           ; 73      ;
; SdfUnit:SU1|tw_taddr[1]~15                                                                                                           ; 69      ;
; SdfUnit:SU1|tw_taddr[2]~13                                                                                                           ; 69      ;
; SdfUnit:SU1|tw_taddr[3]~14                                                                                                           ; 68      ;
; SdfUnit:SU1|tw_taddr[4]~11                                                                                                           ; 37      ;
; SdfUnit:SU1|tw_taddr[5]~12                                                                                                           ; 32      ;
; SdfUnit:SU1|bf2_mj_en                                                                                                                ; 32      ;
; SdfUnit:SU1|cm_en                                                                                                                    ; 32      ;
; SdfUnit:SU2|bf2_mj_en                                                                                                                ; 32      ;
; SdfUnit:SU2|cm_en                                                                                                                    ; 32      ;
; SdfUnit:SU3|bf2_mj_en                                                                                                                ; 32      ;
; SdfUnit:SU2|tw_taddr[3]~3                                                                                                            ; 19      ;
; SdfUnit:SU2|tw_taddr[2]~2                                                                                                            ; 19      ;
; SdfUnit:SU2|tw_taddr[5]~1                                                                                                            ; 19      ;
; SdfUnit:SU2|tw_taddr[4]~0                                                                                                            ; 16      ;
; SdfUnit:SU1|bf2_count[4]                                                                                                             ; 15      ;
; SdfUnit:SU1|bf2_count[5]                                                                                                             ; 15      ;
; SdfUnit:SU1|TwiddleTab:TW|Mux10~7                                                                                                    ; 14      ;
; SdfUnit:SU2|bf2_count[2]                                                                                                             ; 9       ;
; SdfUnit:SU2|bf2_count[3]                                                                                                             ; 9       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|cntr_pqf:cntr1|counter_reg_bit[0]                   ; 8       ;
; SdfUnit:SU1|bf1_odata_en                                                                                                             ; 8       ;
; SdfUnit:SU1|bf2_odata_en                                                                                                             ; 8       ;
; SdfUnit:SU2|bf1_odata_en                                                                                                             ; 8       ;
; SdfUnit:SU2|bf2_odata_en                                                                                                             ; 8       ;
; SdfUnit:SU3|bf1_odata_en                                                                                                             ; 8       ;
; SdfUnit:SU3|bf2_odata_en                                                                                                             ; 8       ;
; idata_en~input                                                                                                                       ; 6       ;
; SdfUnit:SU1|Equal4~0                                                                                                                 ; 6       ;
; SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|cntr_apf:cntr1|counter_reg_bit[1]                   ; 6       ;
; SdfUnit:SU1|odata_en                                                                                                                 ; 6       ;
; SdfUnit:SU2|TwiddleTab:TW|Mux26~0                                                                                                    ; 6       ;
; SdfUnit:SU2|TwiddleTab:TW|Mux10~0                                                                                                    ; 6       ;
; SdfUnit:SU2|odata_en                                                                                                                 ; 6       ;
; SdfUnit:SU1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_jbh:auto_generated|op_1~8                 ; 6       ;
; SdfUnit:SU1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_jbh:auto_generated|op_1~6                 ; 6       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|cntr_pqf:cntr1|cmpr_rgc:cmpr4|aneb_result_wire[0]~0 ; 5       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|cntr_pqf:cntr1|counter_comb_bita4~0                 ; 5       ;
; SdfUnit:SU1|bf1_count[4]                                                                                                             ; 5       ;
; SdfUnit:SU1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_jbh:auto_generated|op_1~0                 ; 5       ;
; SdfUnit:SU2|bf1_count[2]                                                                                                             ; 5       ;
; SdfUnit:SU3|bf1_count[0]                                                                                                             ; 5       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|cntr_pqf:cntr1|counter_reg_bit[4]                   ; 4       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|cntr_pqf:cntr1|counter_reg_bit[3]                   ; 4       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|cntr_pqf:cntr1|counter_reg_bit[2]                   ; 4       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|cntr_pqf:cntr1|counter_reg_bit[1]                   ; 4       ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|cntr_qqf:cntr1|cmpr_qgc:cmpr4|aneb_result_wire[0]~0 ; 4       ;
; SdfUnit:SU1|Butterfly:BF1|x1_r~15                                                                                                    ; 4       ;
; SdfUnit:SU1|Butterfly:BF1|x0_r[15]~15                                                                                                ; 4       ;
; SdfUnit:SU1|Butterfly:BF1|x1_i~15                                                                                                    ; 4       ;
; SdfUnit:SU1|Butterfly:BF1|x0_i[15]~15                                                                                                ; 4       ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|cntr_qqf:cntr1|counter_reg_bit[3]                   ; 4       ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|cntr_qqf:cntr1|counter_reg_bit[2]                   ; 4       ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|cntr_qqf:cntr1|counter_reg_bit[1]                   ; 4       ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|cntr_qqf:cntr1|counter_reg_bit[0]                   ; 4       ;
; SdfUnit:SU1|Butterfly:BF2|Add0~47                                                                                                    ; 4       ;
; SdfUnit:SU1|Butterfly:BF2|x0_i[15]~15                                                                                                ; 4       ;
; SdfUnit:SU1|Butterfly:BF2|x1_r[15]~15                                                                                                ; 4       ;
; SdfUnit:SU1|Butterfly:BF2|x0_r[15]~15                                                                                                ; 4       ;
; SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|cntr_apf:cntr1|counter_reg_bit[2]                   ; 4       ;
; SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|cntr_apf:cntr1|counter_reg_bit[0]                   ; 4       ;
; SdfUnit:SU2|TwiddleTab:TW|Mux17~0                                                                                                    ; 4       ;
; SdfUnit:SU2|TwiddleTab:TW|Mux18~0                                                                                                    ; 4       ;
; SdfUnit:SU2|TwiddleTab:TW|Mux1~0                                                                                                     ; 4       ;
; SdfUnit:SU2|TwiddleTab:TW|Mux0~0                                                                                                     ; 4       ;
; SdfUnit:SU2|TwiddleTab:TW|Mux2~0                                                                                                     ; 4       ;
; SdfUnit:SU2|Butterfly:BF1|x0_i[15]~15                                                                                                ; 4       ;
; SdfUnit:SU2|Butterfly:BF1|x1_i~15                                                                                                    ; 4       ;
; SdfUnit:SU2|Butterfly:BF1|x1_r~15                                                                                                    ; 4       ;
; SdfUnit:SU2|Butterfly:BF1|x0_r[15]~15                                                                                                ; 4       ;
; SdfUnit:SU2|Butterfly:BF2|x1_r[15]~15                                                                                                ; 4       ;
; SdfUnit:SU2|Butterfly:BF2|x0_r[15]~15                                                                                                ; 4       ;
; SdfUnit:SU2|Butterfly:BF2|Add0~47                                                                                                    ; 4       ;
; SdfUnit:SU2|Butterfly:BF2|x0_i[15]~15                                                                                                ; 4       ;
; SdfUnit:SU3|Butterfly:BF1|x0_r[15]~15                                                                                                ; 4       ;
; SdfUnit:SU3|Butterfly:BF1|x1_r~15                                                                                                    ; 4       ;
; SdfUnit:SU3|Butterfly:BF1|x0_i[15]~15                                                                                                ; 4       ;
; SdfUnit:SU3|Butterfly:BF1|x1_i~15                                                                                                    ; 4       ;
; SdfUnit:SU3|Butterfly:BF2|Add0~47                                                                                                    ; 4       ;
; SdfUnit:SU3|Butterfly:BF2|x0_i[15]~15                                                                                                ; 4       ;
; SdfUnit:SU3|Butterfly:BF2|x1_r[15]~15                                                                                                ; 4       ;
; SdfUnit:SU3|Butterfly:BF2|x0_r[15]~15                                                                                                ; 4       ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|cntr_qqf:cntr1|counter_comb_bita3~0                 ; 4       ;
; SdfUnit:SU1|bf2_count[2]                                                                                                             ; 4       ;
; SdfUnit:SU1|bf2_count[1]                                                                                                             ; 4       ;
; SdfUnit:SU1|bf1_count[5]                                                                                                             ; 4       ;
; SdfUnit:SU1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_jbh:auto_generated|op_1~4                 ; 4       ;
; SdfUnit:SU1|bf2_idata_r[0]                                                                                                           ; 4       ;
; SdfUnit:SU2|bf1_count[3]                                                                                                             ; 4       ;
; SdfUnit:SU2|bf2_idata_r[0]                                                                                                           ; 4       ;
; SdfUnit:SU3|bf1_count[1]                                                                                                             ; 4       ;
; SdfUnit:SU3|bf2_idata_r[0]                                                                                                           ; 4       ;
; SdfUnit:SU2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_jbh:auto_generated|~QUARTUS_CREATED_GND~I ; 3       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux1~7                                                                                                     ; 3       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux11~0                                                                                                    ; 3       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux1~2                                                                                                     ; 3       ;
; SdfUnit:SU1|Equal5~0                                                                                                                 ; 3       ;
; SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|cntr_apf:cntr1|trigger_mux_w[0]~0                   ; 3       ;
; SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0]                   ; 3       ;
; SdfUnit:SU1|bf2_count[3]                                                                                                             ; 3       ;
; SdfUnit:SU1|bf2_count[0]                                                                                                             ; 3       ;
; SdfUnit:SU1|bf2_idata_r[15]                                                                                                          ; 3       ;
; SdfUnit:SU1|bf2_idata_i[15]                                                                                                          ; 3       ;
; SdfUnit:SU1|bf2_idata_r[14]                                                                                                          ; 3       ;
; SdfUnit:SU1|bf2_idata_i[14]                                                                                                          ; 3       ;
; SdfUnit:SU1|bf2_idata_r[13]                                                                                                          ; 3       ;
; SdfUnit:SU1|bf2_idata_i[13]                                                                                                          ; 3       ;
; SdfUnit:SU1|bf2_idata_r[12]                                                                                                          ; 3       ;
; SdfUnit:SU1|bf2_idata_i[12]                                                                                                          ; 3       ;
; SdfUnit:SU1|bf2_idata_r[11]                                                                                                          ; 3       ;
; SdfUnit:SU1|bf2_idata_i[11]                                                                                                          ; 3       ;
; SdfUnit:SU1|bf2_idata_r[10]                                                                                                          ; 3       ;
; SdfUnit:SU1|bf2_idata_i[10]                                                                                                          ; 3       ;
; SdfUnit:SU1|bf2_idata_r[9]                                                                                                           ; 3       ;
; SdfUnit:SU1|bf2_idata_i[9]                                                                                                           ; 3       ;
; SdfUnit:SU1|bf2_idata_r[8]                                                                                                           ; 3       ;
; SdfUnit:SU1|bf2_idata_i[8]                                                                                                           ; 3       ;
; SdfUnit:SU1|bf2_idata_r[7]                                                                                                           ; 3       ;
; SdfUnit:SU1|bf2_idata_i[7]                                                                                                           ; 3       ;
; SdfUnit:SU1|bf2_idata_r[6]                                                                                                           ; 3       ;
; SdfUnit:SU1|bf2_idata_i[6]                                                                                                           ; 3       ;
; SdfUnit:SU1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_jbh:auto_generated|op_1~2                 ; 3       ;
; SdfUnit:SU1|bf2_idata_i[0]                                                                                                           ; 3       ;
; SdfUnit:SU1|bf2_idata_r[1]                                                                                                           ; 3       ;
; SdfUnit:SU1|bf2_idata_i[1]                                                                                                           ; 3       ;
; SdfUnit:SU1|bf2_idata_r[2]                                                                                                           ; 3       ;
; SdfUnit:SU1|bf2_idata_i[2]                                                                                                           ; 3       ;
; SdfUnit:SU1|bf2_idata_r[3]                                                                                                           ; 3       ;
; SdfUnit:SU1|bf2_idata_i[3]                                                                                                           ; 3       ;
; SdfUnit:SU1|bf2_idata_r[4]                                                                                                           ; 3       ;
; SdfUnit:SU1|bf2_idata_i[4]                                                                                                           ; 3       ;
; SdfUnit:SU1|bf2_idata_r[5]                                                                                                           ; 3       ;
; SdfUnit:SU1|bf2_idata_i[5]                                                                                                           ; 3       ;
; SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|cntr_apf:cntr1|add_sub4_result_int[3]~6             ; 3       ;
; SdfUnit:SU2|bf1_count[5]                                                                                                             ; 3       ;
; SdfUnit:SU2|bf1_count[4]                                                                                                             ; 3       ;
; SdfUnit:SU1|cm_idata_i[15]                                                                                                           ; 3       ;
; SdfUnit:SU1|cm_idata_r[15]                                                                                                           ; 3       ;
; SdfUnit:SU1|cm_idata_i[14]                                                                                                           ; 3       ;
; SdfUnit:SU1|cm_idata_r[14]                                                                                                           ; 3       ;
; SdfUnit:SU1|cm_idata_i[13]                                                                                                           ; 3       ;
; SdfUnit:SU1|cm_idata_r[13]                                                                                                           ; 3       ;
; SdfUnit:SU1|cm_idata_i[12]                                                                                                           ; 3       ;
; SdfUnit:SU1|cm_idata_r[12]                                                                                                           ; 3       ;
; SdfUnit:SU1|cm_idata_i[11]                                                                                                           ; 3       ;
; SdfUnit:SU1|cm_idata_r[11]                                                                                                           ; 3       ;
; SdfUnit:SU1|cm_idata_i[10]                                                                                                           ; 3       ;
; SdfUnit:SU1|cm_idata_r[10]                                                                                                           ; 3       ;
; SdfUnit:SU1|cm_idata_i[9]                                                                                                            ; 3       ;
; SdfUnit:SU1|cm_idata_r[9]                                                                                                            ; 3       ;
; SdfUnit:SU1|cm_idata_i[8]                                                                                                            ; 3       ;
; SdfUnit:SU1|cm_idata_r[8]                                                                                                            ; 3       ;
; SdfUnit:SU1|cm_idata_i[7]                                                                                                            ; 3       ;
; SdfUnit:SU1|cm_idata_r[7]                                                                                                            ; 3       ;
; SdfUnit:SU1|cm_idata_i[6]                                                                                                            ; 3       ;
; SdfUnit:SU1|cm_idata_r[6]                                                                                                            ; 3       ;
; SdfUnit:SU1|cm_idata_i[5]                                                                                                            ; 3       ;
; SdfUnit:SU1|cm_idata_r[5]                                                                                                            ; 3       ;
; SdfUnit:SU1|cm_idata_i[0]                                                                                                            ; 3       ;
; SdfUnit:SU1|cm_idata_i[1]                                                                                                            ; 3       ;
; SdfUnit:SU1|cm_idata_i[2]                                                                                                            ; 3       ;
; SdfUnit:SU1|cm_idata_i[3]                                                                                                            ; 3       ;
; SdfUnit:SU1|cm_idata_i[4]                                                                                                            ; 3       ;
; SdfUnit:SU1|cm_idata_r[0]                                                                                                            ; 3       ;
; SdfUnit:SU1|cm_idata_r[1]                                                                                                            ; 3       ;
; SdfUnit:SU1|cm_idata_r[2]                                                                                                            ; 3       ;
; SdfUnit:SU1|cm_idata_r[3]                                                                                                            ; 3       ;
; SdfUnit:SU1|cm_idata_r[4]                                                                                                            ; 3       ;
; SdfUnit:SU2|bf1_count[0]                                                                                                             ; 3       ;
; SdfUnit:SU2|bf1_count[1]                                                                                                             ; 3       ;
; SdfUnit:SU2|bf2_count[0]                                                                                                             ; 3       ;
; SdfUnit:SU2|bf2_count[1]                                                                                                             ; 3       ;
; SdfUnit:SU2|bf2_idata_i[15]                                                                                                          ; 3       ;
; SdfUnit:SU2|bf2_idata_r[15]                                                                                                          ; 3       ;
; SdfUnit:SU2|bf2_idata_i[14]                                                                                                          ; 3       ;
; SdfUnit:SU2|bf2_idata_r[14]                                                                                                          ; 3       ;
; SdfUnit:SU2|bf2_idata_i[13]                                                                                                          ; 3       ;
; SdfUnit:SU2|bf2_idata_r[13]                                                                                                          ; 3       ;
; SdfUnit:SU2|bf2_idata_i[12]                                                                                                          ; 3       ;
; SdfUnit:SU2|bf2_idata_r[12]                                                                                                          ; 3       ;
; SdfUnit:SU2|bf2_idata_i[11]                                                                                                          ; 3       ;
; SdfUnit:SU2|bf2_idata_r[11]                                                                                                          ; 3       ;
; SdfUnit:SU2|bf2_idata_i[10]                                                                                                          ; 3       ;
; SdfUnit:SU2|bf2_idata_r[10]                                                                                                          ; 3       ;
; SdfUnit:SU2|bf2_idata_i[9]                                                                                                           ; 3       ;
; SdfUnit:SU2|bf2_idata_r[9]                                                                                                           ; 3       ;
; SdfUnit:SU2|bf2_idata_i[8]                                                                                                           ; 3       ;
; SdfUnit:SU2|bf2_idata_r[8]                                                                                                           ; 3       ;
; SdfUnit:SU2|bf2_idata_i[7]                                                                                                           ; 3       ;
; SdfUnit:SU2|bf2_idata_r[7]                                                                                                           ; 3       ;
; SdfUnit:SU2|bf2_idata_i[6]                                                                                                           ; 3       ;
; SdfUnit:SU2|bf2_idata_r[6]                                                                                                           ; 3       ;
; SdfUnit:SU2|bf2_idata_i[5]                                                                                                           ; 3       ;
; SdfUnit:SU2|bf2_idata_r[5]                                                                                                           ; 3       ;
; SdfUnit:SU2|bf2_idata_i[4]                                                                                                           ; 3       ;
; SdfUnit:SU2|bf2_idata_r[4]                                                                                                           ; 3       ;
; SdfUnit:SU2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_jbh:auto_generated|op_1~2                 ; 3       ;
; SdfUnit:SU2|bf2_idata_i[0]                                                                                                           ; 3       ;
; SdfUnit:SU2|bf2_idata_i[1]                                                                                                           ; 3       ;
; SdfUnit:SU2|bf2_idata_i[2]                                                                                                           ; 3       ;
; SdfUnit:SU2|bf2_idata_i[3]                                                                                                           ; 3       ;
; SdfUnit:SU2|bf2_idata_r[1]                                                                                                           ; 3       ;
; SdfUnit:SU2|bf2_idata_r[2]                                                                                                           ; 3       ;
; SdfUnit:SU2|bf2_idata_r[3]                                                                                                           ; 3       ;
; SdfUnit:SU2|cm_idata_r[15]                                                                                                           ; 3       ;
; SdfUnit:SU2|cm_idata_i[15]                                                                                                           ; 3       ;
; SdfUnit:SU2|cm_idata_r[14]                                                                                                           ; 3       ;
; SdfUnit:SU2|cm_idata_i[14]                                                                                                           ; 3       ;
; SdfUnit:SU2|cm_idata_r[13]                                                                                                           ; 3       ;
; SdfUnit:SU2|cm_idata_i[13]                                                                                                           ; 3       ;
; SdfUnit:SU2|cm_idata_r[12]                                                                                                           ; 3       ;
; SdfUnit:SU2|cm_idata_i[12]                                                                                                           ; 3       ;
; SdfUnit:SU2|cm_idata_r[11]                                                                                                           ; 3       ;
; SdfUnit:SU2|cm_idata_i[11]                                                                                                           ; 3       ;
; SdfUnit:SU2|cm_idata_r[10]                                                                                                           ; 3       ;
; SdfUnit:SU2|cm_idata_i[10]                                                                                                           ; 3       ;
; SdfUnit:SU2|cm_idata_r[9]                                                                                                            ; 3       ;
; SdfUnit:SU2|cm_idata_i[9]                                                                                                            ; 3       ;
; SdfUnit:SU2|cm_idata_r[8]                                                                                                            ; 3       ;
; SdfUnit:SU2|cm_idata_i[8]                                                                                                            ; 3       ;
; SdfUnit:SU2|cm_idata_r[7]                                                                                                            ; 3       ;
; SdfUnit:SU2|cm_idata_i[7]                                                                                                            ; 3       ;
; SdfUnit:SU2|cm_idata_r[6]                                                                                                            ; 3       ;
; SdfUnit:SU2|cm_idata_i[6]                                                                                                            ; 3       ;
; SdfUnit:SU2|cm_idata_r[5]                                                                                                            ; 3       ;
; SdfUnit:SU2|cm_idata_i[5]                                                                                                            ; 3       ;
; SdfUnit:SU2|cm_idata_r[4]                                                                                                            ; 3       ;
; SdfUnit:SU2|cm_idata_i[4]                                                                                                            ; 3       ;
; SdfUnit:SU2|cm_idata_r[3]                                                                                                            ; 3       ;
; SdfUnit:SU2|cm_idata_i[3]                                                                                                            ; 3       ;
; SdfUnit:SU2|cm_idata_r[0]                                                                                                            ; 3       ;
; SdfUnit:SU2|cm_idata_r[1]                                                                                                            ; 3       ;
; SdfUnit:SU2|cm_idata_r[2]                                                                                                            ; 3       ;
; SdfUnit:SU2|cm_idata_i[0]                                                                                                            ; 3       ;
; SdfUnit:SU2|cm_idata_i[1]                                                                                                            ; 3       ;
; SdfUnit:SU2|cm_idata_i[2]                                                                                                            ; 3       ;
; SdfUnit:SU3|bf1_count[5]                                                                                                             ; 3       ;
; SdfUnit:SU3|bf1_count[4]                                                                                                             ; 3       ;
; SdfUnit:SU3|bf1_count[3]                                                                                                             ; 3       ;
; SdfUnit:SU3|bf1_count[2]                                                                                                             ; 3       ;
; SdfUnit:SU3|bf2_idata_r[15]                                                                                                          ; 3       ;
; SdfUnit:SU3|bf2_idata_i[15]                                                                                                          ; 3       ;
; SdfUnit:SU3|bf2_idata_r[14]                                                                                                          ; 3       ;
; SdfUnit:SU3|bf2_idata_i[14]                                                                                                          ; 3       ;
; SdfUnit:SU3|bf2_idata_r[13]                                                                                                          ; 3       ;
; SdfUnit:SU3|bf2_idata_i[13]                                                                                                          ; 3       ;
; SdfUnit:SU3|bf2_idata_r[12]                                                                                                          ; 3       ;
; SdfUnit:SU3|bf2_idata_i[12]                                                                                                          ; 3       ;
; SdfUnit:SU3|bf2_idata_r[11]                                                                                                          ; 3       ;
; SdfUnit:SU3|bf2_idata_i[11]                                                                                                          ; 3       ;
; SdfUnit:SU3|bf2_idata_r[10]                                                                                                          ; 3       ;
; SdfUnit:SU3|bf2_idata_i[10]                                                                                                          ; 3       ;
; SdfUnit:SU3|bf2_idata_r[9]                                                                                                           ; 3       ;
; SdfUnit:SU3|bf2_idata_i[9]                                                                                                           ; 3       ;
; SdfUnit:SU3|bf2_idata_r[8]                                                                                                           ; 3       ;
; SdfUnit:SU3|bf2_idata_i[8]                                                                                                           ; 3       ;
; SdfUnit:SU3|bf2_idata_r[7]                                                                                                           ; 3       ;
; SdfUnit:SU3|bf2_idata_i[7]                                                                                                           ; 3       ;
; SdfUnit:SU3|bf2_idata_r[6]                                                                                                           ; 3       ;
; SdfUnit:SU3|bf2_idata_i[6]                                                                                                           ; 3       ;
; SdfUnit:SU3|bf2_idata_r[5]                                                                                                           ; 3       ;
; SdfUnit:SU3|bf2_idata_i[5]                                                                                                           ; 3       ;
; SdfUnit:SU3|bf2_idata_r[4]                                                                                                           ; 3       ;
; SdfUnit:SU3|bf2_idata_i[4]                                                                                                           ; 3       ;
; SdfUnit:SU3|bf2_idata_r[3]                                                                                                           ; 3       ;
; SdfUnit:SU3|bf2_idata_i[3]                                                                                                           ; 3       ;
; SdfUnit:SU3|bf2_idata_r[2]                                                                                                           ; 3       ;
; SdfUnit:SU3|bf2_idata_i[2]                                                                                                           ; 3       ;
; SdfUnit:SU3|bf2_idata_i[0]                                                                                                           ; 3       ;
; SdfUnit:SU3|bf2_idata_r[1]                                                                                                           ; 3       ;
; SdfUnit:SU3|bf2_idata_i[1]                                                                                                           ; 3       ;
; idata_r[15]~input                                                                                                                    ; 2       ;
; idata_i[15]~input                                                                                                                    ; 2       ;
; idata_r[14]~input                                                                                                                    ; 2       ;
; idata_i[14]~input                                                                                                                    ; 2       ;
; idata_r[13]~input                                                                                                                    ; 2       ;
; idata_i[13]~input                                                                                                                    ; 2       ;
; idata_r[12]~input                                                                                                                    ; 2       ;
; idata_i[12]~input                                                                                                                    ; 2       ;
; idata_r[11]~input                                                                                                                    ; 2       ;
; idata_i[11]~input                                                                                                                    ; 2       ;
; idata_r[10]~input                                                                                                                    ; 2       ;
; idata_i[10]~input                                                                                                                    ; 2       ;
; idata_r[9]~input                                                                                                                     ; 2       ;
; idata_i[9]~input                                                                                                                     ; 2       ;
; idata_r[8]~input                                                                                                                     ; 2       ;
; idata_i[8]~input                                                                                                                     ; 2       ;
; idata_r[7]~input                                                                                                                     ; 2       ;
; idata_i[7]~input                                                                                                                     ; 2       ;
; idata_r[0]~input                                                                                                                     ; 2       ;
; idata_r[1]~input                                                                                                                     ; 2       ;
; idata_r[2]~input                                                                                                                     ; 2       ;
; idata_r[3]~input                                                                                                                     ; 2       ;
; idata_r[4]~input                                                                                                                     ; 2       ;
; idata_r[5]~input                                                                                                                     ; 2       ;
; idata_r[6]~input                                                                                                                     ; 2       ;
; idata_i[0]~input                                                                                                                     ; 2       ;
; idata_i[1]~input                                                                                                                     ; 2       ;
; idata_i[2]~input                                                                                                                     ; 2       ;
; idata_i[3]~input                                                                                                                     ; 2       ;
; idata_i[4]~input                                                                                                                     ; 2       ;
; idata_i[5]~input                                                                                                                     ; 2       ;
; idata_i[6]~input                                                                                                                     ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux31~1                                                                                                    ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux11~5                                                                                                    ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux0~3                                                                                                     ; 2       ;
; SdfUnit:SU1|bf2_start~0                                                                                                              ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux1~6                                                                                                     ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux2~3                                                                                                     ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux3~4                                                                                                     ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux4~4                                                                                                     ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux5~4                                                                                                     ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux6~3                                                                                                     ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux7~4                                                                                                     ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux8~4                                                                                                     ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux9~4                                                                                                     ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux10~6                                                                                                    ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux11~3                                                                                                    ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux12~4                                                                                                    ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux13~4                                                                                                    ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux14~4                                                                                                    ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux15~1                                                                                                    ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux16~0                                                                                                    ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux17~2                                                                                                    ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux3~0                                                                                                     ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux18~4                                                                                                    ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux19~2                                                                                                    ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux20~4                                                                                                    ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux21~3                                                                                                    ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux10~2                                                                                                    ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux22~3                                                                                                    ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux9~0                                                                                                     ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux23~3                                                                                                    ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux5~1                                                                                                     ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux21~0                                                                                                    ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux24~4                                                                                                    ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux25~3                                                                                                    ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux18~0                                                                                                    ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux26~2                                                                                                    ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux5~0                                                                                                     ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux4~0                                                                                                     ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux27~3                                                                                                    ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux19~0                                                                                                    ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux28~3                                                                                                    ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux8~0                                                                                                     ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux29~2                                                                                                    ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux30~4                                                                                                    ; 2       ;
; SdfUnit:SU1|TwiddleTab:TW|Mux30~0                                                                                                    ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x1_r~14                                                                                                    ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x0_r[14]~14                                                                                                ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x1_i~14                                                                                                    ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x0_i[14]~14                                                                                                ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x0_r[13]~13                                                                                                ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x1_r~13                                                                                                    ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x1_i~13                                                                                                    ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x0_i[13]~13                                                                                                ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x0_r[12]~12                                                                                                ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x1_r~12                                                                                                    ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x1_i~12                                                                                                    ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x0_i[12]~12                                                                                                ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x0_r[11]~11                                                                                                ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x1_r~11                                                                                                    ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x1_i~11                                                                                                    ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x0_i[11]~11                                                                                                ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x0_r[10]~10                                                                                                ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x1_r~10                                                                                                    ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x1_i~10                                                                                                    ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x0_i[10]~10                                                                                                ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x0_r[9]~9                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x1_r~9                                                                                                     ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x1_i~9                                                                                                     ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x0_i[9]~9                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x0_r[8]~8                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x1_r~8                                                                                                     ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x1_i~8                                                                                                     ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x0_i[8]~8                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x0_r[7]~7                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x1_r~7                                                                                                     ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x1_i~7                                                                                                     ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x0_i[7]~7                                                                                                  ; 2       ;
; SdfUnit:SU1|lpm_mult:Mult0|multcore:mult_core|decoder_node[0][3]                                                                     ; 2       ;
; SdfUnit:SU1|lpm_mult:Mult0|multcore:mult_core|decoder_node[1][0]                                                                     ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x0_r[0]~6                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x1_r~6                                                                                                     ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x0_r[1]~5                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x1_r~5                                                                                                     ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x0_r[2]~4                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x1_r~4                                                                                                     ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x0_r[3]~3                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x1_r~3                                                                                                     ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x0_r[4]~2                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x1_r~2                                                                                                     ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x0_r[5]~1                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x1_r~1                                                                                                     ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x0_r[6]~0                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x1_r~0                                                                                                     ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x1_i~6                                                                                                     ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x0_i[0]~6                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x1_i~5                                                                                                     ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x0_i[1]~5                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x1_i~4                                                                                                     ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x0_i[2]~4                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x1_i~3                                                                                                     ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x0_i[3]~3                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x1_i~2                                                                                                     ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x0_i[4]~2                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x1_i~1                                                                                                     ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x0_i[5]~1                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x1_i~0                                                                                                     ; 2       ;
; SdfUnit:SU1|Butterfly:BF1|x0_i[6]~0                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|Add0~44                                                                                                    ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x0_i[14]~14                                                                                                ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x1_r[14]~14                                                                                                ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x0_r[14]~14                                                                                                ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|Add0~41                                                                                                    ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x0_i[13]~13                                                                                                ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x1_r[13]~13                                                                                                ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x0_r[13]~13                                                                                                ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|Add0~38                                                                                                    ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x0_i[12]~12                                                                                                ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x1_r[12]~12                                                                                                ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x0_r[12]~12                                                                                                ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|Add0~35                                                                                                    ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x0_i[11]~11                                                                                                ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x1_r[11]~11                                                                                                ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x0_r[11]~11                                                                                                ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|Add0~32                                                                                                    ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x0_i[10]~10                                                                                                ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x1_r[10]~10                                                                                                ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x0_r[10]~10                                                                                                ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|Add0~29                                                                                                    ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x0_i[9]~9                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x1_r[9]~9                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x0_r[9]~9                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|Add0~26                                                                                                    ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x0_i[8]~8                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x1_r[8]~8                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x0_r[8]~8                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|Add0~23                                                                                                    ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x0_i[7]~7                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x1_r[7]~7                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x0_r[7]~7                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|Add0~20                                                                                                    ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x0_i[6]~6                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x1_r[6]~6                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x0_r[6]~6                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|Add0~17                                                                                                    ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x0_i[0]~5                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|Add0~16                                                                                                    ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x0_i[1]~4                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|Add0~15                                                                                                    ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x0_i[2]~3                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|Add0~14                                                                                                    ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x0_i[3]~2                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|Add0~13                                                                                                    ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x0_i[4]~1                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|Add0~12                                                                                                    ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x0_i[5]~0                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x1_r[0]~5                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x0_r[0]~5                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x1_r[1]~4                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x0_r[1]~4                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x1_r[2]~3                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x0_r[2]~3                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x1_r[3]~2                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x0_r[3]~2                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x1_r[4]~1                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x0_r[4]~1                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x1_r[5]~0                                                                                                  ; 2       ;
; SdfUnit:SU1|Butterfly:BF2|x0_r[5]~0                                                                                                  ; 2       ;
; SdfUnit:SU2|TwiddleTab:TW|Mux16~0                                                                                                    ; 2       ;
; SdfUnit:SU2|TwiddleTab:TW|Mux20~0                                                                                                    ; 2       ;
; SdfUnit:SU2|TwiddleTab:TW|Mux21~0                                                                                                    ; 2       ;
; SdfUnit:SU2|TwiddleTab:TW|Mux23~0                                                                                                    ; 2       ;
; SdfUnit:SU2|TwiddleTab:TW|Mux24~0                                                                                                    ; 2       ;
; SdfUnit:SU2|TwiddleTab:TW|Mux29~0                                                                                                    ; 2       ;
; SdfUnit:SU2|TwiddleTab:TW|Mux30~0                                                                                                    ; 2       ;
; SdfUnit:SU2|TwiddleTab:TW|Mux3~0                                                                                                     ; 2       ;
; SdfUnit:SU2|TwiddleTab:TW|Mux4~0                                                                                                     ; 2       ;
; SdfUnit:SU2|TwiddleTab:TW|Mux5~0                                                                                                     ; 2       ;
; SdfUnit:SU2|TwiddleTab:TW|Mux8~0                                                                                                     ; 2       ;
; SdfUnit:SU2|TwiddleTab:TW|Mux13~0                                                                                                    ; 2       ;
; SdfUnit:SU2|TwiddleTab:TW|Mux14~0                                                                                                    ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x0_i[14]~14                                                                                                ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x1_i~14                                                                                                    ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x1_r~14                                                                                                    ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x0_r[14]~14                                                                                                ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x0_i[13]~13                                                                                                ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x1_i~13                                                                                                    ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x1_r~13                                                                                                    ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x0_r[13]~13                                                                                                ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x0_i[12]~12                                                                                                ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x1_i~12                                                                                                    ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x1_r~12                                                                                                    ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x0_r[12]~12                                                                                                ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x0_i[11]~11                                                                                                ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x1_i~11                                                                                                    ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x1_r~11                                                                                                    ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x0_r[11]~11                                                                                                ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x0_i[10]~10                                                                                                ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x1_i~10                                                                                                    ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x1_r~10                                                                                                    ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x0_r[10]~10                                                                                                ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x0_i[9]~9                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x1_i~9                                                                                                     ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x1_r~9                                                                                                     ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x0_r[9]~9                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x0_i[8]~8                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x1_i~8                                                                                                     ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x1_r~8                                                                                                     ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x0_r[8]~8                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x0_i[7]~7                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x1_i~7                                                                                                     ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x1_r~7                                                                                                     ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x0_r[7]~7                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x0_i[6]~6                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x1_i~6                                                                                                     ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x1_r~6                                                                                                     ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x0_r[6]~6                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x0_i[5]~5                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x1_i~5                                                                                                     ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x1_r~5                                                                                                     ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x0_r[5]~5                                                                                                  ; 2       ;
; SdfUnit:SU2|lpm_mult:Mult0|multcore:mult_core|decoder_node[1][2]                                                                     ; 2       ;
; SdfUnit:SU2|lpm_mult:Mult0|multcore:mult_core|decoder_node[0][3]                                                                     ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x1_i~4                                                                                                     ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x0_i[0]~4                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x1_i~3                                                                                                     ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x0_i[1]~3                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x1_i~2                                                                                                     ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x0_i[2]~2                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x1_i~1                                                                                                     ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x0_i[3]~1                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x1_i~0                                                                                                     ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x0_i[4]~0                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x1_r~4                                                                                                     ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x0_r[0]~4                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x1_r~3                                                                                                     ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x0_r[1]~3                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x1_r~2                                                                                                     ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x0_r[2]~2                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x1_r~1                                                                                                     ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x0_r[3]~1                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x1_r~0                                                                                                     ; 2       ;
; SdfUnit:SU2|Butterfly:BF1|x0_r[4]~0                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x1_r[14]~14                                                                                                ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x0_r[14]~14                                                                                                ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|Add0~44                                                                                                    ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x0_i[14]~14                                                                                                ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x1_r[13]~13                                                                                                ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x0_r[13]~13                                                                                                ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|Add0~41                                                                                                    ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x0_i[13]~13                                                                                                ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x1_r[12]~12                                                                                                ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x0_r[12]~12                                                                                                ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|Add0~38                                                                                                    ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x0_i[12]~12                                                                                                ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x1_r[11]~11                                                                                                ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x0_r[11]~11                                                                                                ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|Add0~35                                                                                                    ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x0_i[11]~11                                                                                                ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x1_r[10]~10                                                                                                ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x0_r[10]~10                                                                                                ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|Add0~32                                                                                                    ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x0_i[10]~10                                                                                                ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x1_r[9]~9                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x0_r[9]~9                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|Add0~29                                                                                                    ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x0_i[9]~9                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x1_r[8]~8                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x0_r[8]~8                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|Add0~26                                                                                                    ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x0_i[8]~8                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x1_r[7]~7                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x0_r[7]~7                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|Add0~23                                                                                                    ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x0_i[7]~7                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x1_r[6]~6                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x0_r[6]~6                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|Add0~20                                                                                                    ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x0_i[6]~6                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x1_r[5]~5                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x0_r[5]~5                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|Add0~17                                                                                                    ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x0_i[5]~5                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x1_r[4]~4                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x0_r[4]~4                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|Add0~14                                                                                                    ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x0_i[4]~4                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x1_r[0]~3                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x0_r[0]~3                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x1_r[1]~2                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x0_r[1]~2                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x1_r[2]~1                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x0_r[2]~1                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x1_r[3]~0                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x0_r[3]~0                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|Add0~11                                                                                                    ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x0_i[0]~3                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|Add0~10                                                                                                    ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x0_i[1]~2                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|Add0~9                                                                                                     ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x0_i[2]~1                                                                                                  ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|Add0~8                                                                                                     ; 2       ;
; SdfUnit:SU2|Butterfly:BF2|x0_i[3]~0                                                                                                  ; 2       ;
; SdfUnit:SU3|DelayBuf:DL1|buf_r[1][15]                                                                                                ; 2       ;
; SdfUnit:SU3|DelayBuf:DL1|buf_i[1][15]                                                                                                ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x0_r[14]~14                                                                                                ; 2       ;
; SdfUnit:SU3|DelayBuf:DL1|buf_r[1][14]                                                                                                ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x1_r~14                                                                                                    ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x0_i[14]~14                                                                                                ; 2       ;
; SdfUnit:SU3|DelayBuf:DL1|buf_i[1][14]                                                                                                ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x1_i~14                                                                                                    ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x0_r[13]~13                                                                                                ; 2       ;
; SdfUnit:SU3|DelayBuf:DL1|buf_r[1][13]                                                                                                ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x1_r~13                                                                                                    ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x0_i[13]~13                                                                                                ; 2       ;
; SdfUnit:SU3|DelayBuf:DL1|buf_i[1][13]                                                                                                ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x1_i~13                                                                                                    ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x0_r[12]~12                                                                                                ; 2       ;
; SdfUnit:SU3|DelayBuf:DL1|buf_r[1][12]                                                                                                ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x1_r~12                                                                                                    ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x0_i[12]~12                                                                                                ; 2       ;
; SdfUnit:SU3|DelayBuf:DL1|buf_i[1][12]                                                                                                ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x1_i~12                                                                                                    ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x0_r[11]~11                                                                                                ; 2       ;
; SdfUnit:SU3|DelayBuf:DL1|buf_r[1][11]                                                                                                ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x1_r~11                                                                                                    ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x0_i[11]~11                                                                                                ; 2       ;
; SdfUnit:SU3|DelayBuf:DL1|buf_i[1][11]                                                                                                ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x1_i~11                                                                                                    ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x0_r[10]~10                                                                                                ; 2       ;
; SdfUnit:SU3|DelayBuf:DL1|buf_r[1][10]                                                                                                ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x1_r~10                                                                                                    ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x0_i[10]~10                                                                                                ; 2       ;
; SdfUnit:SU3|DelayBuf:DL1|buf_i[1][10]                                                                                                ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x1_i~10                                                                                                    ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x0_r[9]~9                                                                                                  ; 2       ;
; SdfUnit:SU3|DelayBuf:DL1|buf_r[1][9]                                                                                                 ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x1_r~9                                                                                                     ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x0_i[9]~9                                                                                                  ; 2       ;
; SdfUnit:SU3|DelayBuf:DL1|buf_i[1][9]                                                                                                 ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x1_i~9                                                                                                     ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x0_r[8]~8                                                                                                  ; 2       ;
; SdfUnit:SU3|DelayBuf:DL1|buf_r[1][8]                                                                                                 ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x1_r~8                                                                                                     ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x0_i[8]~8                                                                                                  ; 2       ;
; SdfUnit:SU3|DelayBuf:DL1|buf_i[1][8]                                                                                                 ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x1_i~8                                                                                                     ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x0_r[7]~7                                                                                                  ; 2       ;
; SdfUnit:SU3|DelayBuf:DL1|buf_r[1][7]                                                                                                 ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x1_r~7                                                                                                     ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x1_i~7                                                                                                     ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x0_i[7]~7                                                                                                  ; 2       ;
; SdfUnit:SU3|DelayBuf:DL1|buf_i[1][7]                                                                                                 ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x0_r[6]~6                                                                                                  ; 2       ;
; SdfUnit:SU3|DelayBuf:DL1|buf_r[1][6]                                                                                                 ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x1_r~6                                                                                                     ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x1_i~6                                                                                                     ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x0_i[6]~6                                                                                                  ; 2       ;
; SdfUnit:SU3|DelayBuf:DL1|buf_i[1][6]                                                                                                 ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x0_r[5]~5                                                                                                  ; 2       ;
; SdfUnit:SU3|DelayBuf:DL1|buf_r[1][5]                                                                                                 ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x1_r~5                                                                                                     ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x1_i~5                                                                                                     ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x0_i[5]~5                                                                                                  ; 2       ;
; SdfUnit:SU3|DelayBuf:DL1|buf_i[1][5]                                                                                                 ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x0_r[4]~4                                                                                                  ; 2       ;
; SdfUnit:SU3|DelayBuf:DL1|buf_r[1][4]                                                                                                 ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x1_r~4                                                                                                     ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x1_i~4                                                                                                     ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x0_i[4]~4                                                                                                  ; 2       ;
; SdfUnit:SU3|DelayBuf:DL1|buf_i[1][4]                                                                                                 ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x0_r[3]~3                                                                                                  ; 2       ;
; SdfUnit:SU3|DelayBuf:DL1|buf_r[1][3]                                                                                                 ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x1_r~3                                                                                                     ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x1_i~3                                                                                                     ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x0_i[3]~3                                                                                                  ; 2       ;
; SdfUnit:SU3|DelayBuf:DL1|buf_i[1][3]                                                                                                 ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x1_r~2                                                                                                     ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x0_r[0]~2                                                                                                  ; 2       ;
; SdfUnit:SU3|DelayBuf:DL1|buf_r[1][0]                                                                                                 ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x1_r~1                                                                                                     ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x0_r[1]~1                                                                                                  ; 2       ;
; SdfUnit:SU3|DelayBuf:DL1|buf_r[1][1]                                                                                                 ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x0_r[2]~0                                                                                                  ; 2       ;
; SdfUnit:SU3|DelayBuf:DL1|buf_r[1][2]                                                                                                 ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x1_r~0                                                                                                     ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x1_i~2                                                                                                     ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x0_i[0]~2                                                                                                  ; 2       ;
; SdfUnit:SU3|DelayBuf:DL1|buf_i[1][0]                                                                                                 ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x1_i~1                                                                                                     ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x0_i[1]~1                                                                                                  ; 2       ;
; SdfUnit:SU3|DelayBuf:DL1|buf_i[1][1]                                                                                                 ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x1_i~0                                                                                                     ; 2       ;
; SdfUnit:SU3|Butterfly:BF1|x0_i[2]~0                                                                                                  ; 2       ;
; SdfUnit:SU3|DelayBuf:DL1|buf_i[1][2]                                                                                                 ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|Add0~44                                                                                                    ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x0_i[14]~14                                                                                                ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|Add0~41                                                                                                    ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x0_i[13]~13                                                                                                ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|Add0~38                                                                                                    ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x0_i[12]~12                                                                                                ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|Add0~35                                                                                                    ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x0_i[11]~11                                                                                                ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|Add0~32                                                                                                    ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x0_i[10]~10                                                                                                ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|Add0~29                                                                                                    ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x0_i[9]~9                                                                                                  ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|Add0~26                                                                                                    ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x0_i[8]~8                                                                                                  ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|Add0~23                                                                                                    ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x0_i[7]~7                                                                                                  ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|Add0~20                                                                                                    ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x0_i[6]~6                                                                                                  ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|Add0~17                                                                                                    ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x0_i[5]~5                                                                                                  ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|Add0~14                                                                                                    ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x0_i[4]~4                                                                                                  ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|Add0~11                                                                                                    ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x0_i[3]~3                                                                                                  ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|Add0~8                                                                                                     ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x0_i[2]~2                                                                                                  ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|Add0~5                                                                                                     ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x0_i[0]~1                                                                                                  ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|Add0~4                                                                                                     ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x0_i[1]~0                                                                                                  ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x1_r[14]~14                                                                                                ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x0_r[14]~14                                                                                                ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x1_r[13]~13                                                                                                ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x0_r[13]~13                                                                                                ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x1_r[12]~12                                                                                                ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x0_r[12]~12                                                                                                ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x1_r[11]~11                                                                                                ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x0_r[11]~11                                                                                                ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x1_r[10]~10                                                                                                ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x0_r[10]~10                                                                                                ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x1_r[9]~9                                                                                                  ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x0_r[9]~9                                                                                                  ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x1_r[8]~8                                                                                                  ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x0_r[8]~8                                                                                                  ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x1_r[7]~7                                                                                                  ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x0_r[7]~7                                                                                                  ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x1_r[6]~6                                                                                                  ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x0_r[6]~6                                                                                                  ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x1_r[5]~5                                                                                                  ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x0_r[5]~5                                                                                                  ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x1_r[4]~4                                                                                                  ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x0_r[4]~4                                                                                                  ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x1_r[3]~3                                                                                                  ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x0_r[3]~3                                                                                                  ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x1_r[2]~2                                                                                                  ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x0_r[2]~2                                                                                                  ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x1_r[0]~1                                                                                                  ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x0_r[0]~1                                                                                                  ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x1_r[1]~0                                                                                                  ; 2       ;
; SdfUnit:SU3|Butterfly:BF2|x0_r[1]~0                                                                                                  ; 2       ;
; SdfUnit:SU1|idata_count[0]                                                                                                           ; 2       ;
; SdfUnit:SU1|idata_count[1]                                                                                                           ; 2       ;
; SdfUnit:SU1|idata_count[2]                                                                                                           ; 2       ;
; SdfUnit:SU1|idata_count[3]                                                                                                           ; 2       ;
; SdfUnit:SU1|idata_count[4]                                                                                                           ; 2       ;
; SdfUnit:SU1|bf1_count[0]                                                                                                             ; 2       ;
; SdfUnit:SU1|bf1_count[1]                                                                                                             ; 2       ;
; SdfUnit:SU1|bf1_count[2]                                                                                                             ; 2       ;
; SdfUnit:SU1|bf1_count[3]                                                                                                             ; 2       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a1            ; 2       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a2            ; 2       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a3            ; 2       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a4            ; 2       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a5            ; 2       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a6            ; 2       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a7            ; 2       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a8            ; 2       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a9            ; 2       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a10           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a11           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a12           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a13           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a14           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a15           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a16           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a17           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a18           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a19           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a20           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a21           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a22           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a23           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a24           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a25           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a26           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a27           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a28           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a29           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a30           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a31           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a0            ; 2       ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|altsyncram_6h81:altsyncram2|ram_block3a1            ; 2       ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|altsyncram_6h81:altsyncram2|ram_block3a2            ; 2       ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|altsyncram_6h81:altsyncram2|ram_block3a3            ; 2       ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|altsyncram_6h81:altsyncram2|ram_block3a4            ; 2       ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|altsyncram_6h81:altsyncram2|ram_block3a5            ; 2       ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|altsyncram_6h81:altsyncram2|ram_block3a6            ; 2       ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|altsyncram_6h81:altsyncram2|ram_block3a7            ; 2       ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|altsyncram_6h81:altsyncram2|ram_block3a8            ; 2       ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|altsyncram_6h81:altsyncram2|ram_block3a9            ; 2       ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|altsyncram_6h81:altsyncram2|ram_block3a10           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|altsyncram_6h81:altsyncram2|ram_block3a11           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|altsyncram_6h81:altsyncram2|ram_block3a12           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|altsyncram_6h81:altsyncram2|ram_block3a13           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|altsyncram_6h81:altsyncram2|ram_block3a14           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|altsyncram_6h81:altsyncram2|ram_block3a15           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|altsyncram_6h81:altsyncram2|ram_block3a16           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|altsyncram_6h81:altsyncram2|ram_block3a17           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|altsyncram_6h81:altsyncram2|ram_block3a18           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|altsyncram_6h81:altsyncram2|ram_block3a19           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|altsyncram_6h81:altsyncram2|ram_block3a20           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|altsyncram_6h81:altsyncram2|ram_block3a21           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|altsyncram_6h81:altsyncram2|ram_block3a22           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|altsyncram_6h81:altsyncram2|ram_block3a23           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|altsyncram_6h81:altsyncram2|ram_block3a24           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|altsyncram_6h81:altsyncram2|ram_block3a25           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|altsyncram_6h81:altsyncram2|ram_block3a26           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|altsyncram_6h81:altsyncram2|ram_block3a27           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|altsyncram_6h81:altsyncram2|ram_block3a28           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|altsyncram_6h81:altsyncram2|ram_block3a29           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|altsyncram_6h81:altsyncram2|ram_block3a30           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|altsyncram_6h81:altsyncram2|ram_block3a31           ; 2       ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|altsyncram_6h81:altsyncram2|ram_block3a0            ; 2       ;
; SdfUnit:SU2|idata_count[5]                                                                                                           ; 2       ;
; SdfUnit:SU2|idata_count[4]                                                                                                           ; 2       ;
; SdfUnit:SU2|idata_count[0]                                                                                                           ; 2       ;
; SdfUnit:SU2|idata_count[1]                                                                                                           ; 2       ;
; SdfUnit:SU2|idata_count[2]                                                                                                           ; 2       ;
; SdfUnit:SU2|bf2_count[5]                                                                                                             ; 2       ;
; SdfUnit:SU2|bf2_count[4]                                                                                                             ; 2       ;
; SdfUnit:SU1|odata_i[15]                                                                                                              ; 2       ;
; SdfUnit:SU1|odata_r[15]                                                                                                              ; 2       ;
; SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a1            ; 2       ;
; SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a2            ; 2       ;
; SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a3            ; 2       ;
; SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a4            ; 2       ;
; SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a5            ; 2       ;
; SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a6            ; 2       ;
; SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a7            ; 2       ;
; SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a8            ; 2       ;
; SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a9            ; 2       ;
; SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a10           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a11           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a12           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a13           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a14           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a15           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a16           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a17           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a18           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a19           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a20           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a21           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a22           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a23           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a24           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a25           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a26           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a27           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a28           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a29           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a30           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a31           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|altsyncram_6e81:altsyncram2|ram_block3a0            ; 2       ;
; SdfUnit:SU1|odata_i[14]                                                                                                              ; 2       ;
; SdfUnit:SU1|odata_r[14]                                                                                                              ; 2       ;
; SdfUnit:SU1|odata_i[13]                                                                                                              ; 2       ;
; SdfUnit:SU1|odata_r[13]                                                                                                              ; 2       ;
; SdfUnit:SU1|odata_i[12]                                                                                                              ; 2       ;
; SdfUnit:SU1|odata_r[12]                                                                                                              ; 2       ;
; SdfUnit:SU1|odata_i[11]                                                                                                              ; 2       ;
; SdfUnit:SU1|odata_r[11]                                                                                                              ; 2       ;
; SdfUnit:SU1|odata_i[10]                                                                                                              ; 2       ;
; SdfUnit:SU1|odata_r[10]                                                                                                              ; 2       ;
; SdfUnit:SU1|odata_i[9]                                                                                                               ; 2       ;
; SdfUnit:SU1|odata_r[9]                                                                                                               ; 2       ;
; SdfUnit:SU1|odata_i[8]                                                                                                               ; 2       ;
; SdfUnit:SU1|odata_r[8]                                                                                                               ; 2       ;
; SdfUnit:SU1|odata_i[7]                                                                                                               ; 2       ;
; SdfUnit:SU1|odata_r[7]                                                                                                               ; 2       ;
; SdfUnit:SU1|odata_i[6]                                                                                                               ; 2       ;
; SdfUnit:SU1|odata_r[6]                                                                                                               ; 2       ;
; SdfUnit:SU1|odata_i[5]                                                                                                               ; 2       ;
; SdfUnit:SU1|odata_r[5]                                                                                                               ; 2       ;
; SdfUnit:SU1|odata_i[0]                                                                                                               ; 2       ;
; SdfUnit:SU1|odata_i[1]                                                                                                               ; 2       ;
; SdfUnit:SU1|odata_i[2]                                                                                                               ; 2       ;
; SdfUnit:SU1|odata_i[3]                                                                                                               ; 2       ;
; SdfUnit:SU1|odata_i[4]                                                                                                               ; 2       ;
; SdfUnit:SU1|odata_r[0]                                                                                                               ; 2       ;
; SdfUnit:SU1|odata_r[1]                                                                                                               ; 2       ;
; SdfUnit:SU1|odata_r[2]                                                                                                               ; 2       ;
; SdfUnit:SU1|odata_r[3]                                                                                                               ; 2       ;
; SdfUnit:SU1|odata_r[4]                                                                                                               ; 2       ;
; SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated|altsyncram_qd81:altsyncram2|ram_block3a1            ; 2       ;
; SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated|altsyncram_qd81:altsyncram2|ram_block3a2            ; 2       ;
; SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated|altsyncram_qd81:altsyncram2|ram_block3a3            ; 2       ;
; SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated|altsyncram_qd81:altsyncram2|ram_block3a4            ; 2       ;
; SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated|altsyncram_qd81:altsyncram2|ram_block3a5            ; 2       ;
; SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated|altsyncram_qd81:altsyncram2|ram_block3a6            ; 2       ;
; SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated|altsyncram_qd81:altsyncram2|ram_block3a7            ; 2       ;
; SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated|altsyncram_qd81:altsyncram2|ram_block3a8            ; 2       ;
; SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated|altsyncram_qd81:altsyncram2|ram_block3a9            ; 2       ;
; SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated|altsyncram_qd81:altsyncram2|ram_block3a10           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated|altsyncram_qd81:altsyncram2|ram_block3a11           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated|altsyncram_qd81:altsyncram2|ram_block3a12           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated|altsyncram_qd81:altsyncram2|ram_block3a13           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated|altsyncram_qd81:altsyncram2|ram_block3a14           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated|altsyncram_qd81:altsyncram2|ram_block3a15           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated|altsyncram_qd81:altsyncram2|ram_block3a16           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated|altsyncram_qd81:altsyncram2|ram_block3a17           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated|altsyncram_qd81:altsyncram2|ram_block3a18           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated|altsyncram_qd81:altsyncram2|ram_block3a19           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated|altsyncram_qd81:altsyncram2|ram_block3a20           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated|altsyncram_qd81:altsyncram2|ram_block3a21           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated|altsyncram_qd81:altsyncram2|ram_block3a22           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated|altsyncram_qd81:altsyncram2|ram_block3a23           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated|altsyncram_qd81:altsyncram2|ram_block3a24           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated|altsyncram_qd81:altsyncram2|ram_block3a25           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated|altsyncram_qd81:altsyncram2|ram_block3a26           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated|altsyncram_qd81:altsyncram2|ram_block3a27           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated|altsyncram_qd81:altsyncram2|ram_block3a28           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated|altsyncram_qd81:altsyncram2|ram_block3a29           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated|altsyncram_qd81:altsyncram2|ram_block3a30           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated|altsyncram_qd81:altsyncram2|ram_block3a31           ; 2       ;
; SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated|altsyncram_qd81:altsyncram2|ram_block3a0            ; 2       ;
; SdfUnit:SU2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_jbh:auto_generated|op_1~8                 ; 2       ;
; SdfUnit:SU2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_jbh:auto_generated|op_1~6                 ; 2       ;
; SdfUnit:SU2|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_jbh:auto_generated|op_1~4                 ; 2       ;
; SdfUnit:SU3|idata_count[5]                                                                                                           ; 2       ;
; SdfUnit:SU3|idata_count[4]                                                                                                           ; 2       ;
; SdfUnit:SU3|idata_count[3]                                                                                                           ; 2       ;
; SdfUnit:SU3|idata_count[2]                                                                                                           ; 2       ;
; SdfUnit:SU3|idata_count[0]                                                                                                           ; 2       ;
; SdfUnit:SU2|odata_r[15]                                                                                                              ; 2       ;
; SdfUnit:SU2|odata_i[15]                                                                                                              ; 2       ;
; SdfUnit:SU2|odata_r[14]                                                                                                              ; 2       ;
; SdfUnit:SU2|odata_i[14]                                                                                                              ; 2       ;
; SdfUnit:SU2|odata_r[13]                                                                                                              ; 2       ;
; SdfUnit:SU2|odata_i[13]                                                                                                              ; 2       ;
; SdfUnit:SU2|odata_r[12]                                                                                                              ; 2       ;
; SdfUnit:SU2|odata_i[12]                                                                                                              ; 2       ;
; SdfUnit:SU2|odata_r[11]                                                                                                              ; 2       ;
; SdfUnit:SU2|odata_i[11]                                                                                                              ; 2       ;
; SdfUnit:SU2|odata_r[10]                                                                                                              ; 2       ;
; SdfUnit:SU2|odata_i[10]                                                                                                              ; 2       ;
; SdfUnit:SU2|odata_r[9]                                                                                                               ; 2       ;
; SdfUnit:SU2|odata_i[9]                                                                                                               ; 2       ;
; SdfUnit:SU2|odata_r[8]                                                                                                               ; 2       ;
; SdfUnit:SU2|odata_i[8]                                                                                                               ; 2       ;
; SdfUnit:SU2|odata_r[7]                                                                                                               ; 2       ;
; SdfUnit:SU2|odata_i[7]                                                                                                               ; 2       ;
; SdfUnit:SU2|odata_r[6]                                                                                                               ; 2       ;
; SdfUnit:SU2|odata_i[6]                                                                                                               ; 2       ;
; SdfUnit:SU2|odata_r[5]                                                                                                               ; 2       ;
; SdfUnit:SU2|odata_i[5]                                                                                                               ; 2       ;
; SdfUnit:SU2|odata_r[4]                                                                                                               ; 2       ;
; SdfUnit:SU2|odata_i[4]                                                                                                               ; 2       ;
; SdfUnit:SU2|odata_r[3]                                                                                                               ; 2       ;
; SdfUnit:SU2|odata_i[3]                                                                                                               ; 2       ;
; SdfUnit:SU2|odata_r[0]                                                                                                               ; 2       ;
; SdfUnit:SU2|odata_r[1]                                                                                                               ; 2       ;
; SdfUnit:SU2|odata_r[2]                                                                                                               ; 2       ;
; SdfUnit:SU2|odata_i[0]                                                                                                               ; 2       ;
; SdfUnit:SU2|odata_i[1]                                                                                                               ; 2       ;
; SdfUnit:SU2|odata_i[2]                                                                                                               ; 2       ;
; SdfUnit:SU3|bf2_count[5]                                                                                                             ; 2       ;
; SdfUnit:SU3|bf2_count[4]                                                                                                             ; 2       ;
; SdfUnit:SU3|bf2_count[3]                                                                                                             ; 2       ;
; SdfUnit:SU3|bf2_count[2]                                                                                                             ; 2       ;
; SdfUnit:SU3|bf2_count[1]                                                                                                             ; 2       ;
; SdfUnit:SU3|bf2_count[0]                                                                                                             ; 2       ;
; SdfUnit:SU3|DelayBuf:DL2|buf_i[0][15]                                                                                                ; 2       ;
; SdfUnit:SU3|DelayBuf:DL2|buf_i[0][14]                                                                                                ; 2       ;
; SdfUnit:SU3|DelayBuf:DL2|buf_i[0][13]                                                                                                ; 2       ;
; SdfUnit:SU3|DelayBuf:DL2|buf_i[0][12]                                                                                                ; 2       ;
; SdfUnit:SU3|DelayBuf:DL2|buf_i[0][11]                                                                                                ; 2       ;
; SdfUnit:SU3|DelayBuf:DL2|buf_i[0][10]                                                                                                ; 2       ;
; SdfUnit:SU3|DelayBuf:DL2|buf_i[0][9]                                                                                                 ; 2       ;
; SdfUnit:SU3|DelayBuf:DL2|buf_i[0][8]                                                                                                 ; 2       ;
; SdfUnit:SU3|DelayBuf:DL2|buf_i[0][7]                                                                                                 ; 2       ;
; SdfUnit:SU3|DelayBuf:DL2|buf_i[0][6]                                                                                                 ; 2       ;
; SdfUnit:SU3|DelayBuf:DL2|buf_i[0][5]                                                                                                 ; 2       ;
; SdfUnit:SU3|DelayBuf:DL2|buf_i[0][4]                                                                                                 ; 2       ;
; SdfUnit:SU3|DelayBuf:DL2|buf_i[0][3]                                                                                                 ; 2       ;
; SdfUnit:SU3|DelayBuf:DL2|buf_i[0][2]                                                                                                 ; 2       ;
; SdfUnit:SU3|DelayBuf:DL2|buf_i[0][0]                                                                                                 ; 2       ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                    ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+---------------+
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 30           ; 32           ; 30           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 960  ; 30                          ; 32                          ; 30                          ; 32                          ; 960                 ; 1    ; None ; M9K_X22_Y13_N0 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|altsyncram_6h81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 14           ; 32           ; 14           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 448  ; 14                          ; 32                          ; 14                          ; 32                          ; 448                 ; 1    ; None ; M9K_X22_Y21_N0 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; SdfUnit:SU2|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_f6m:auto_generated|altsyncram_6e81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 6            ; 32           ; 6            ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 192  ; 6                           ; 32                          ; 6                           ; 32                          ; 192                 ; 1    ; None ; M9K_X22_Y18_N0 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated|altsyncram_qd81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 2            ; 32           ; 2            ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 64   ; 2                           ; 32                          ; 2                           ; 32                          ; 64                  ; 1    ; None ; M9K_X33_Y20_N0 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 132               ;
; Simple Multipliers (18-bit)           ; 8           ; 1                   ; 66                ;
; Embedded Multiplier Blocks            ; 8           ; --                  ; 66                ;
; Embedded Multiplier 9-bit elements    ; 16          ; 2                   ; 132               ;
; Signed Embedded Multipliers           ; 8           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                          ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult2|mult_36t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y19_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult1|mult_36t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y21_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult3|mult_36t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult3|mult_36t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y20_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y23_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    SdfUnit:SU2|ComplexMul:CM|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y23_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult3|mult_36t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult3|mult_36t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y18_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult0|mult_36t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult0|mult_36t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y17_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult2|mult_36t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult2|mult_36t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y21_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult1|mult_36t:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X13_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    SdfUnit:SU1|ComplexMul:CM|lpm_mult:Mult1|mult_36t:auto_generated|mac_mult1 ;                            ; DSPMULT_X13_Y19_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
+-------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 2,879 / 71,559 ( 4 % ) ;
; C16 interconnects     ; 37 / 2,597 ( 1 % )     ;
; C4 interconnects      ; 1,484 / 46,848 ( 3 % ) ;
; Direct links          ; 636 / 71,559 ( < 1 % ) ;
; Global clocks         ; 2 / 20 ( 10 % )        ;
; Local interconnects   ; 494 / 24,624 ( 2 % )   ;
; R24 interconnects     ; 41 / 2,496 ( 2 % )     ;
; R4 interconnects      ; 1,883 / 62,424 ( 3 % ) ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.26) ; Number of LABs  (Total = 134) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 8                             ;
; 2                                           ; 4                             ;
; 3                                           ; 4                             ;
; 4                                           ; 0                             ;
; 5                                           ; 0                             ;
; 6                                           ; 0                             ;
; 7                                           ; 1                             ;
; 8                                           ; 4                             ;
; 9                                           ; 4                             ;
; 10                                          ; 3                             ;
; 11                                          ; 4                             ;
; 12                                          ; 1                             ;
; 13                                          ; 6                             ;
; 14                                          ; 3                             ;
; 15                                          ; 4                             ;
; 16                                          ; 88                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.78) ; Number of LABs  (Total = 134) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 13                            ;
; 1 Clock                            ; 59                            ;
; 1 Sync. clear                      ; 5                             ;
; 1 Sync. load                       ; 27                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 16.52) ; Number of LABs  (Total = 134) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 5                             ;
; 2                                            ; 4                             ;
; 3                                            ; 5                             ;
; 4                                            ; 1                             ;
; 5                                            ; 1                             ;
; 6                                            ; 0                             ;
; 7                                            ; 1                             ;
; 8                                            ; 2                             ;
; 9                                            ; 1                             ;
; 10                                           ; 1                             ;
; 11                                           ; 1                             ;
; 12                                           ; 2                             ;
; 13                                           ; 2                             ;
; 14                                           ; 2                             ;
; 15                                           ; 8                             ;
; 16                                           ; 52                            ;
; 17                                           ; 9                             ;
; 18                                           ; 4                             ;
; 19                                           ; 8                             ;
; 20                                           ; 1                             ;
; 21                                           ; 3                             ;
; 22                                           ; 1                             ;
; 23                                           ; 1                             ;
; 24                                           ; 0                             ;
; 25                                           ; 0                             ;
; 26                                           ; 3                             ;
; 27                                           ; 0                             ;
; 28                                           ; 0                             ;
; 29                                           ; 0                             ;
; 30                                           ; 0                             ;
; 31                                           ; 1                             ;
; 32                                           ; 15                            ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 12.31) ; Number of LABs  (Total = 134) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 0                             ;
; 1                                                ; 11                            ;
; 2                                                ; 4                             ;
; 3                                                ; 4                             ;
; 4                                                ; 7                             ;
; 5                                                ; 3                             ;
; 6                                                ; 2                             ;
; 7                                                ; 3                             ;
; 8                                                ; 4                             ;
; 9                                                ; 2                             ;
; 10                                               ; 2                             ;
; 11                                               ; 2                             ;
; 12                                               ; 1                             ;
; 13                                               ; 4                             ;
; 14                                               ; 2                             ;
; 15                                               ; 5                             ;
; 16                                               ; 65                            ;
; 17                                               ; 6                             ;
; 18                                               ; 2                             ;
; 19                                               ; 1                             ;
; 20                                               ; 0                             ;
; 21                                               ; 2                             ;
; 22                                               ; 1                             ;
; 23                                               ; 1                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 18.29) ; Number of LABs  (Total = 134) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 5                             ;
; 3                                            ; 7                             ;
; 4                                            ; 5                             ;
; 5                                            ; 4                             ;
; 6                                            ; 5                             ;
; 7                                            ; 5                             ;
; 8                                            ; 2                             ;
; 9                                            ; 2                             ;
; 10                                           ; 1                             ;
; 11                                           ; 2                             ;
; 12                                           ; 0                             ;
; 13                                           ; 0                             ;
; 14                                           ; 1                             ;
; 15                                           ; 2                             ;
; 16                                           ; 5                             ;
; 17                                           ; 13                            ;
; 18                                           ; 14                            ;
; 19                                           ; 6                             ;
; 20                                           ; 3                             ;
; 21                                           ; 4                             ;
; 22                                           ; 3                             ;
; 23                                           ; 8                             ;
; 24                                           ; 1                             ;
; 25                                           ; 3                             ;
; 26                                           ; 5                             ;
; 27                                           ; 0                             ;
; 28                                           ; 3                             ;
; 29                                           ; 1                             ;
; 30                                           ; 1                             ;
; 31                                           ; 1                             ;
; 32                                           ; 0                             ;
; 33                                           ; 1                             ;
; 34                                           ; 1                             ;
; 35                                           ; 15                            ;
; 36                                           ; 0                             ;
; 37                                           ; 4                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 68        ; 0            ; 0            ; 68        ; 68        ; 0            ; 33           ; 0            ; 0            ; 35           ; 0            ; 33           ; 35           ; 0            ; 0            ; 0            ; 33           ; 0            ; 0            ; 0            ; 0            ; 0            ; 68        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 68           ; 68           ; 68           ; 68           ; 68           ; 0         ; 68           ; 68           ; 0         ; 0         ; 68           ; 35           ; 68           ; 68           ; 33           ; 68           ; 35           ; 33           ; 68           ; 68           ; 68           ; 35           ; 68           ; 68           ; 68           ; 68           ; 68           ; 0         ; 68           ; 68           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; odata_en           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; odata_r[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; odata_r[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; odata_r[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; odata_r[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; odata_r[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; odata_r[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; odata_r[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; odata_r[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; odata_r[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; odata_r[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; odata_r[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; odata_r[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; odata_r[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; odata_r[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; odata_r[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; odata_r[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; odata_i[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; odata_i[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; odata_i[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; odata_i[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; odata_i[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; odata_i[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; odata_i[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; odata_i[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; odata_i[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; odata_i[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; odata_i[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; odata_i[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; odata_i[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; odata_i[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; odata_i[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; odata_i[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clock              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reset              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; idata_i[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; idata_i[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; idata_i[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; idata_i[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; idata_i[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; idata_i[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; idata_i[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; idata_r[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; idata_r[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; idata_r[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; idata_r[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; idata_r[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; idata_r[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; idata_r[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; idata_i[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; idata_r[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; idata_i[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; idata_r[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; idata_i[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; idata_r[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; idata_i[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; idata_r[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; idata_i[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; idata_r[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; idata_i[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; idata_r[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; idata_i[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; idata_r[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; idata_i[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; idata_r[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; idata_i[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; idata_r[15]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; idata_en           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clock           ; clock                ; 3.0               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                    ; Destination Register                                                                                                                          ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|cntr_pqf:cntr1|counter_reg_bit[2] ; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a15~portb_address_reg0 ; 0.170             ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|cntr_pqf:cntr1|counter_reg_bit[3] ; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a15~portb_address_reg0 ; 0.170             ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|cntr_pqf:cntr1|counter_reg_bit[1] ; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a15~portb_address_reg0 ; 0.170             ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|cntr_pqf:cntr1|counter_reg_bit[4] ; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a15~portb_address_reg0 ; 0.170             ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|cntr_qqf:cntr1|counter_reg_bit[2] ; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|altsyncram_6h81:altsyncram2|ram_block3a15~portb_address_reg0 ; 0.170             ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|cntr_qqf:cntr1|counter_reg_bit[1] ; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|altsyncram_6h81:altsyncram2|ram_block3a15~portb_address_reg0 ; 0.170             ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|cntr_qqf:cntr1|counter_reg_bit[3] ; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|altsyncram_6h81:altsyncram2|ram_block3a15~portb_address_reg0 ; 0.170             ;
; SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated|cntr_4pf:cntr1|counter_reg_bit[0] ; SdfUnit:SU2|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_b6m:auto_generated|altsyncram_qd81:altsyncram2|ram_block3a15~portb_address_reg0 ; 0.101             ;
; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|cntr_pqf:cntr1|counter_reg_bit[0] ; SdfUnit:SU1|DelayBuf:DL1|altshift_taps:buf_r_rtl_0|shift_taps_s7m:auto_generated|altsyncram_4h81:altsyncram2|ram_block3a15~portb_address_reg0 ; 0.100             ;
; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|cntr_qqf:cntr1|counter_reg_bit[0] ; SdfUnit:SU1|DelayBuf:DL2|altshift_taps:buf_r_rtl_0|shift_taps_u7m:auto_generated|altsyncram_6h81:altsyncram2|ram_block3a15~portb_address_reg0 ; 0.098             ;
+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 10 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP4CE22F17C6 for design "FftTop"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 68 pins of 68 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FftTop.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clock~input (placed in PIN E1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node reset~input (placed in PIN M2 (CLK2, DIFFCLK_1p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 124 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 71 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 66 (unused VREF, 2.5V VCCIO, 33 input, 33 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:14
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:00:08
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 2.21 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Info (144001): Generated suppressed messages file C:/Users/ishiba/Desktop/work/fft/github/quartus/FftTop.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 798 megabytes
    Info: Processing ended: Tue May 30 09:00:12 2017
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:00:37


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/ishiba/Desktop/work/fft/github/quartus/FftTop.fit.smsg.


