# Reading pref.tcl
# Loading project CURRENT_WAV_CTRL_FPGA
# Compile of ci_stim_fpga.v was successful.
# Compile of ci_stim_fpga_wrapper_TB.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
vsim -gui work.ci_stim_fpga_wrapper_tb
# vsim -gui work.ci_stim_fpga_wrapper_tb 
# Start time: 11:49:01 on Aug 11,2022
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.ci_stim_fpga_wrapper_tb
# Loading work.ci_stim_fpga_wrapper
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'UUT'.  Expected 12, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /ci_stim_fpga_wrapper_tb/UUT File: C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/sim/TestBench/ci_stim_fpga_wrapper_TB.v Line: 69
# ** Error: (vsim-3063) Port 'out_sw1_sig' not found in the connected module (2nd connection).
#    Time: 0 ps  Iteration: 0  Instance: /ci_stim_fpga_wrapper_tb/UUT File: C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/sim/TestBench/ci_stim_fpga_wrapper_TB.v Line: 69
# ** Error: (vsim-3063) Port 'out_sw2_sig' not found in the connected module (3rd connection).
#    Time: 0 ps  Iteration: 0  Instance: /ci_stim_fpga_wrapper_tb/UUT File: C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/sim/TestBench/ci_stim_fpga_wrapper_TB.v Line: 69
# ** Error: (vsim-3063) Port 'out_sw3_sig' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /ci_stim_fpga_wrapper_tb/UUT File: C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/sim/TestBench/ci_stim_fpga_wrapper_TB.v Line: 69
# ** Error: (vsim-3063) Port 'out_sw4_sig' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /ci_stim_fpga_wrapper_tb/UUT File: C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/sim/TestBench/ci_stim_fpga_wrapper_TB.v Line: 69
# ** Error: (vsim-3063) Port 'output_ctrl_sig' not found in the connected module (6th connection).
#    Time: 0 ps  Iteration: 0  Instance: /ci_stim_fpga_wrapper_tb/UUT File: C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/sim/TestBench/ci_stim_fpga_wrapper_TB.v Line: 69
# ** Warning: (vsim-3722) C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/sim/TestBench/ci_stim_fpga_wrapper_TB.v(69): [TFMPC] - Missing connection for port 'i_start_btn'.
# ** Warning: (vsim-3722) C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/sim/TestBench/ci_stim_fpga_wrapper_TB.v(69): [TFMPC] - Missing connection for port 'i_stop_btn'.
# ** Warning: (vsim-3722) C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/sim/TestBench/ci_stim_fpga_wrapper_TB.v(69): [TFMPC] - Missing connection for port 'i_duty'.
# ** Warning: (vsim-3722) C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/sim/TestBench/ci_stim_fpga_wrapper_TB.v(69): [TFMPC] - Missing connection for port 'i_idle'.
# ** Warning: (vsim-3722) C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/sim/TestBench/ci_stim_fpga_wrapper_TB.v(69): [TFMPC] - Missing connection for port 'o_ano_top'.
# ** Warning: (vsim-3722) C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/sim/TestBench/ci_stim_fpga_wrapper_TB.v(69): [TFMPC] - Missing connection for port 'o_ano_bot'.
# ** Warning: (vsim-3722) C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/sim/TestBench/ci_stim_fpga_wrapper_TB.v(69): [TFMPC] - Missing connection for port 'o_cat_top'.
# ** Warning: (vsim-3722) C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/sim/TestBench/ci_stim_fpga_wrapper_TB.v(69): [TFMPC] - Missing connection for port 'o_cat_bot'.
# ** Warning: (vsim-3722) C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/sim/TestBench/ci_stim_fpga_wrapper_TB.v(69): [TFMPC] - Missing connection for port 'o_curr_ena'.
# ** Warning: (vsim-3722) C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/sim/TestBench/ci_stim_fpga_wrapper_TB.v(69): [TFMPC] - Missing connection for port 'o_led'.
# ** Warning: (vsim-3722) C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/sim/TestBench/ci_stim_fpga_wrapper_TB.v(69): [TFMPC] - Missing connection for port 'o_err_debug'.
# Error loading design
# End time: 11:49:01 on Aug 11,2022, Elapsed time: 0:00:00
# Errors: 5, Warnings: 14
# Compile of ci_stim_fpga.v was successful.
# Compile of ci_stim_fpga_wrapper_TB.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
# A time value could not be extracted from the current line
# Compile of ci_stim_fpga.v was successful.
# Compile of ci_stim_fpga_wrapper_TB.v was successful with warnings.
# 2 compiles, 0 failed with no errors.
vsim -gui work.ci_stim_fpga_wrapper_tb
# vsim -gui work.ci_stim_fpga_wrapper_tb 
# Start time: 11:51:37 on Aug 11,2022
# Loading work.ci_stim_fpga_wrapper_tb
# Loading work.ci_stim_fpga_wrapper
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'UUT'.  Expected 12, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /ci_stim_fpga_wrapper_tb/UUT File: C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/sim/TestBench/ci_stim_fpga_wrapper_TB.v Line: 69
# ** Warning: (vsim-3722) C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/sim/TestBench/ci_stim_fpga_wrapper_TB.v(69): [TFMPC] - Missing connection for port 'i_start_btn'.
# ** Warning: (vsim-3722) C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/sim/TestBench/ci_stim_fpga_wrapper_TB.v(69): [TFMPC] - Missing connection for port 'i_stop_btn'.
# ** Warning: (vsim-3722) C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/sim/TestBench/ci_stim_fpga_wrapper_TB.v(69): [TFMPC] - Missing connection for port 'i_duty'.
# ** Warning: (vsim-3722) C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/sim/TestBench/ci_stim_fpga_wrapper_TB.v(69): [TFMPC] - Missing connection for port 'i_idle'.
# ** Warning: (vsim-3722) C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/sim/TestBench/ci_stim_fpga_wrapper_TB.v(69): [TFMPC] - Missing connection for port 'o_led'.
# ** Warning: (vsim-3722) C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/sim/TestBench/ci_stim_fpga_wrapper_TB.v(69): [TFMPC] - Missing connection for port 'o_err_debug'.
add wave -position insertpoint  \
sim:/ci_stim_fpga_wrapper_tb/UUT/o_ano_top \
sim:/ci_stim_fpga_wrapper_tb/UUT/o_ano_bot \
sim:/ci_stim_fpga_wrapper_tb/UUT/o_cat_top \
sim:/ci_stim_fpga_wrapper_tb/UUT/o_cat_bot \
sim:/ci_stim_fpga_wrapper_tb/UUT/o_curr_ena
run
# ** Note: $finish    : C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/sim/TestBench/ci_stim_fpga_wrapper_TB.v(49)
#    Time: 0 ps  Iteration: 2  Instance: /ci_stim_fpga_wrapper_tb
# 1
# Break in Module ci_stim_fpga_wrapper_tb at C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/sim/TestBench/ci_stim_fpga_wrapper_TB.v line 49
run
run -all
# End time: 11:53:27 on Aug 11,2022, Elapsed time: 0:01:50
# Errors: 0, Warnings: 10
