INFO:sim:172 - Generating IP...
ERROR:sim - Improperly formatted COE file
ERROR:sim -    E:\Project\AX545\verilog\Greedy_snake\ex5_over_256x256_rom.coe.
   Parameter
ERROR:sim -    assignments should be separated by a ";" character.
ERROR:sim -     Found an illegal assignment on line 2.
Resolving generics for 'ex5_over_rom'...
Applying external generics to 'ex5_over_rom'...
Delivering associated files for 'ex5_over_rom'...
Delivering EJava files for 'ex5_over_rom'...
Generating implementation netlist for 'ex5_over_rom'...
INFO:sim - Pre-processing HDL files for 'ex5_over_rom'...
Running synthesis for 'ex5_over_rom'
Running ngcbuild...
Writing VEO instantiation template for 'ex5_over_rom'...
Writing Verilog behavioral simulation model for 'ex5_over_rom'...
WARNING:sim - Overwriting existing file
   E:/Project/AX545/verilog/Greedy_snake/ipcore_dir/tmp/_cg/ex5_over_rom/doc/blk
   _mem_gen_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
E:/Project/AX545/verilog/Greedy_snake/ipcore_dir/tmp/_cg/ex5_over_rom
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'ex5_over_rom'...
Generating metadata file...
Generating ISE project file for 'ex5_over_rom'...
Generating ISE project...
XCO file found: ex5_over_rom.xco
XMDF file found: ex5_over_rom_xmdf.tcl
Adding E:/Project/AX545/verilog/Greedy_snake/ipcore_dir/tmp/_cg/ex5_over_rom.asy
-view all -origin_type imported
Adding E:/Project/AX545/verilog/Greedy_snake/ipcore_dir/tmp/_cg/ex5_over_rom.ngc
-view all -origin_type created
Checking file
"E:/Project/AX545/verilog/Greedy_snake/ipcore_dir/tmp/_cg/ex5_over_rom.ngc" for
project device match ...
File "E:/Project/AX545/verilog/Greedy_snake/ipcore_dir/tmp/_cg/ex5_over_rom.ngc"
device information matches project device.
Adding E:/Project/AX545/verilog/Greedy_snake/ipcore_dir/tmp/_cg/ex5_over_rom.sym
-view all -origin_type imported
Adding E:/Project/AX545/verilog/Greedy_snake/ipcore_dir/tmp/_cg/ex5_over_rom.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "E:/Project/AX545/verilog/Greedy_snake/ipcore_dir/tmp/_cg/ex5_over_rom.v"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding E:/Project/AX545/verilog/Greedy_snake/ipcore_dir/tmp/_cg/ex5_over_rom.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ex5_over_rom"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'ex5_over_rom'.
