image_rom_map.v,verilog,xil_defaultlib,../../../../project_2.srcs/sources_1/ip/image_rom_map/sim/image_rom_map.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
