\select@language {english}
\contentsline {chapter}{\numberline {1}Introduction}{1}{chapter.1}
\contentsline {section}{\numberline {1.1}Background}{1}{section.1.1}
\contentsline {section}{\numberline {1.2}Motivation}{2}{section.1.2}
\contentsline {section}{\numberline {1.3}Objectives}{2}{section.1.3}
\contentsline {section}{\numberline {1.4}People Involved}{3}{section.1.4}
\contentsline {chapter}{\numberline {2}Problem Characterization}{5}{chapter.2}
\contentsline {section}{\numberline {2.1}Theoretical Background}{5}{section.2.1}
\contentsline {subsection}{\numberline {2.1.1}Basic Concepts of Machine Learning}{5}{subsection.2.1.1}
\contentsline {subsection}{\numberline {2.1.2}Artificial Neural Networks}{6}{subsection.2.1.2}
\contentsline {subsection}{\numberline {2.1.3}Recurrent Neural Networks}{10}{subsection.2.1.3}
\contentsline {subsection}{\numberline {2.1.4}Long Short-Term Memory Networks}{11}{subsection.2.1.4}
\contentsline {subsubsection}{\numberline {2.1.4.1}Structure, Operation and Equations}{12}{subsubsection.2.1.4.1}
\contentsline {subsubsection}{\numberline {2.1.4.2}Training -- SPSA}{13}{subsubsection.2.1.4.2}
\contentsline {section}{\numberline {2.2}Proposed Solution}{15}{section.2.2}
\contentsline {chapter}{\numberline {3}State of the Art}{17}{chapter.3}
\contentsline {section}{\numberline {3.1}LSTM Applications (non-FPGA related)}{17}{section.3.1}
\contentsline {section}{\numberline {3.2}Hardware Implementations of LSTM}{18}{section.3.2}
\contentsline {section}{\numberline {3.3}Training Algorithms and Implementation}{19}{section.3.3}
\contentsline {section}{\numberline {3.4}Final Overview}{20}{section.3.4}
\contentsline {chapter}{\numberline {4}Proposed Architecture}{21}{chapter.4}
\contentsline {section}{\numberline {4.1}Constituent Modules}{21}{section.4.1}
\contentsline {subsection}{\numberline {4.1.1}Finite-precision representation system}{21}{subsection.4.1.1}
\contentsline {subsubsection}{\numberline {4.1.1.1}Precision bitwidth}{21}{subsubsection.4.1.1.1}
\contentsline {subsubsection}{\numberline {4.1.1.2}Conversion between real and fixed-point}{22}{subsubsection.4.1.1.2}
\contentsline {subsubsection}{\numberline {4.1.1.3}Fixed-point arithmetic rules}{22}{subsubsection.4.1.1.3}
\contentsline {subsection}{\numberline {4.1.2}Non-linearity Calculator}{23}{subsection.4.1.2}
\contentsline {subsubsection}{\numberline {4.1.2.1}Theoretical considerations on the approximation method}{23}{subsubsection.4.1.2.1}
\contentsline {subsubsection}{\numberline {4.1.2.2}Hardware Implementation}{26}{subsubsection.4.1.2.2}
\contentsline {subsection}{\numberline {4.1.3}Matrix-vector Dot Product Unit}{27}{subsection.4.1.3}
\contentsline {subsection}{\numberline {4.1.4}Dual-port Block RAM}{31}{subsection.4.1.4}
\contentsline {subsection}{\numberline {4.1.5}Gate Module}{31}{subsection.4.1.5}
\contentsline {section}{\numberline {4.2}Hardware LSTM Network -- Forward Propagation}{31}{section.4.2}
\contentsline {subsection}{\numberline {4.2.1}Network Structure}{31}{subsection.4.2.1}
\contentsline {subsubsection}{\numberline {4.2.1.1}Fully Parallel}{32}{subsubsection.4.2.1.1}
\contentsline {subsubsection}{\numberline {4.2.1.2}Shared Elementwise Multiplication Block}{32}{subsubsection.4.2.1.2}
\contentsline {subsection}{\numberline {4.2.2}Timing Diagrams of Operation}{34}{subsection.4.2.2}
\contentsline {section}{\numberline {4.3}Hardware LSTM Network -- SPSA Training}{34}{section.4.3}
\contentsline {subsection}{\numberline {4.3.1}Timing Diagrams of Operation}{34}{subsection.4.3.1}
\contentsline {chapter}{\numberline {5}Work Plan}{35}{chapter.5}
\contentsline {chapter}{References}{37}{section*.15}
