
WetterStation_V002.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a2fc  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006e8  0800a500  0800a500  0000b500  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800abe8  0800abe8  0000c1d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800abe8  0800abe8  0000bbe8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800abf0  0800abf0  0000c1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800abf0  0800abf0  0000bbf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800abf4  0800abf4  0000bbf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800abf8  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000818  200001d8  0800add0  0000c1d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200009f0  0800add0  0000c9f0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000c1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015334  00000000  00000000  0000c206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032f5  00000000  00000000  0002153a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010a8  00000000  00000000  00024830  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ccb  00000000  00000000  000258d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000301cc  00000000  00000000  000265a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017750  00000000  00000000  0005676f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001192ba  00000000  00000000  0006debf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00187179  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000053f0  00000000  00000000  001871bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  0018c5ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001d8 	.word	0x200001d8
 800021c:	00000000 	.word	0x00000000
 8000220:	0800a4e4 	.word	0x0800a4e4

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001dc 	.word	0x200001dc
 800023c:	0800a4e4 	.word	0x0800a4e4

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b988 	b.w	8000618 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	468e      	mov	lr, r1
 8000328:	4604      	mov	r4, r0
 800032a:	4688      	mov	r8, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d962      	bls.n	80003fc <__udivmoddi4+0xdc>
 8000336:	fab2 f682 	clz	r6, r2
 800033a:	b14e      	cbz	r6, 8000350 <__udivmoddi4+0x30>
 800033c:	f1c6 0320 	rsb	r3, r6, #32
 8000340:	fa01 f806 	lsl.w	r8, r1, r6
 8000344:	fa20 f303 	lsr.w	r3, r0, r3
 8000348:	40b7      	lsls	r7, r6
 800034a:	ea43 0808 	orr.w	r8, r3, r8
 800034e:	40b4      	lsls	r4, r6
 8000350:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000354:	fa1f fc87 	uxth.w	ip, r7
 8000358:	fbb8 f1fe 	udiv	r1, r8, lr
 800035c:	0c23      	lsrs	r3, r4, #16
 800035e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000362:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000366:	fb01 f20c 	mul.w	r2, r1, ip
 800036a:	429a      	cmp	r2, r3
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0x62>
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	f101 30ff 	add.w	r0, r1, #4294967295
 8000374:	f080 80ea 	bcs.w	800054c <__udivmoddi4+0x22c>
 8000378:	429a      	cmp	r2, r3
 800037a:	f240 80e7 	bls.w	800054c <__udivmoddi4+0x22c>
 800037e:	3902      	subs	r1, #2
 8000380:	443b      	add	r3, r7
 8000382:	1a9a      	subs	r2, r3, r2
 8000384:	b2a3      	uxth	r3, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000392:	fb00 fc0c 	mul.w	ip, r0, ip
 8000396:	459c      	cmp	ip, r3
 8000398:	d909      	bls.n	80003ae <__udivmoddi4+0x8e>
 800039a:	18fb      	adds	r3, r7, r3
 800039c:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a0:	f080 80d6 	bcs.w	8000550 <__udivmoddi4+0x230>
 80003a4:	459c      	cmp	ip, r3
 80003a6:	f240 80d3 	bls.w	8000550 <__udivmoddi4+0x230>
 80003aa:	443b      	add	r3, r7
 80003ac:	3802      	subs	r0, #2
 80003ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b2:	eba3 030c 	sub.w	r3, r3, ip
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11d      	cbz	r5, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40f3      	lsrs	r3, r6
 80003bc:	2200      	movs	r2, #0
 80003be:	e9c5 3200 	strd	r3, r2, [r5]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d905      	bls.n	80003d6 <__udivmoddi4+0xb6>
 80003ca:	b10d      	cbz	r5, 80003d0 <__udivmoddi4+0xb0>
 80003cc:	e9c5 0100 	strd	r0, r1, [r5]
 80003d0:	2100      	movs	r1, #0
 80003d2:	4608      	mov	r0, r1
 80003d4:	e7f5      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003d6:	fab3 f183 	clz	r1, r3
 80003da:	2900      	cmp	r1, #0
 80003dc:	d146      	bne.n	800046c <__udivmoddi4+0x14c>
 80003de:	4573      	cmp	r3, lr
 80003e0:	d302      	bcc.n	80003e8 <__udivmoddi4+0xc8>
 80003e2:	4282      	cmp	r2, r0
 80003e4:	f200 8105 	bhi.w	80005f2 <__udivmoddi4+0x2d2>
 80003e8:	1a84      	subs	r4, r0, r2
 80003ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ee:	2001      	movs	r0, #1
 80003f0:	4690      	mov	r8, r2
 80003f2:	2d00      	cmp	r5, #0
 80003f4:	d0e5      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003f6:	e9c5 4800 	strd	r4, r8, [r5]
 80003fa:	e7e2      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	2a00      	cmp	r2, #0
 80003fe:	f000 8090 	beq.w	8000522 <__udivmoddi4+0x202>
 8000402:	fab2 f682 	clz	r6, r2
 8000406:	2e00      	cmp	r6, #0
 8000408:	f040 80a4 	bne.w	8000554 <__udivmoddi4+0x234>
 800040c:	1a8a      	subs	r2, r1, r2
 800040e:	0c03      	lsrs	r3, r0, #16
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	b280      	uxth	r0, r0
 8000416:	b2bc      	uxth	r4, r7
 8000418:	2101      	movs	r1, #1
 800041a:	fbb2 fcfe 	udiv	ip, r2, lr
 800041e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000422:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000426:	fb04 f20c 	mul.w	r2, r4, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d907      	bls.n	800043e <__udivmoddi4+0x11e>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x11c>
 8000436:	429a      	cmp	r2, r3
 8000438:	f200 80e0 	bhi.w	80005fc <__udivmoddi4+0x2dc>
 800043c:	46c4      	mov	ip, r8
 800043e:	1a9b      	subs	r3, r3, r2
 8000440:	fbb3 f2fe 	udiv	r2, r3, lr
 8000444:	fb0e 3312 	mls	r3, lr, r2, r3
 8000448:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800044c:	fb02 f404 	mul.w	r4, r2, r4
 8000450:	429c      	cmp	r4, r3
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x144>
 8000454:	18fb      	adds	r3, r7, r3
 8000456:	f102 30ff 	add.w	r0, r2, #4294967295
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x142>
 800045c:	429c      	cmp	r4, r3
 800045e:	f200 80ca 	bhi.w	80005f6 <__udivmoddi4+0x2d6>
 8000462:	4602      	mov	r2, r0
 8000464:	1b1b      	subs	r3, r3, r4
 8000466:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800046a:	e7a5      	b.n	80003b8 <__udivmoddi4+0x98>
 800046c:	f1c1 0620 	rsb	r6, r1, #32
 8000470:	408b      	lsls	r3, r1
 8000472:	fa22 f706 	lsr.w	r7, r2, r6
 8000476:	431f      	orrs	r7, r3
 8000478:	fa0e f401 	lsl.w	r4, lr, r1
 800047c:	fa20 f306 	lsr.w	r3, r0, r6
 8000480:	fa2e fe06 	lsr.w	lr, lr, r6
 8000484:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000488:	4323      	orrs	r3, r4
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	fa1f fc87 	uxth.w	ip, r7
 8000492:	fbbe f0f9 	udiv	r0, lr, r9
 8000496:	0c1c      	lsrs	r4, r3, #16
 8000498:	fb09 ee10 	mls	lr, r9, r0, lr
 800049c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	fa02 f201 	lsl.w	r2, r2, r1
 80004aa:	d909      	bls.n	80004c0 <__udivmoddi4+0x1a0>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f100 3aff 	add.w	sl, r0, #4294967295
 80004b2:	f080 809c 	bcs.w	80005ee <__udivmoddi4+0x2ce>
 80004b6:	45a6      	cmp	lr, r4
 80004b8:	f240 8099 	bls.w	80005ee <__udivmoddi4+0x2ce>
 80004bc:	3802      	subs	r0, #2
 80004be:	443c      	add	r4, r7
 80004c0:	eba4 040e 	sub.w	r4, r4, lr
 80004c4:	fa1f fe83 	uxth.w	lr, r3
 80004c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004cc:	fb09 4413 	mls	r4, r9, r3, r4
 80004d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d8:	45a4      	cmp	ip, r4
 80004da:	d908      	bls.n	80004ee <__udivmoddi4+0x1ce>
 80004dc:	193c      	adds	r4, r7, r4
 80004de:	f103 3eff 	add.w	lr, r3, #4294967295
 80004e2:	f080 8082 	bcs.w	80005ea <__udivmoddi4+0x2ca>
 80004e6:	45a4      	cmp	ip, r4
 80004e8:	d97f      	bls.n	80005ea <__udivmoddi4+0x2ca>
 80004ea:	3b02      	subs	r3, #2
 80004ec:	443c      	add	r4, r7
 80004ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004f2:	eba4 040c 	sub.w	r4, r4, ip
 80004f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004fa:	4564      	cmp	r4, ip
 80004fc:	4673      	mov	r3, lr
 80004fe:	46e1      	mov	r9, ip
 8000500:	d362      	bcc.n	80005c8 <__udivmoddi4+0x2a8>
 8000502:	d05f      	beq.n	80005c4 <__udivmoddi4+0x2a4>
 8000504:	b15d      	cbz	r5, 800051e <__udivmoddi4+0x1fe>
 8000506:	ebb8 0203 	subs.w	r2, r8, r3
 800050a:	eb64 0409 	sbc.w	r4, r4, r9
 800050e:	fa04 f606 	lsl.w	r6, r4, r6
 8000512:	fa22 f301 	lsr.w	r3, r2, r1
 8000516:	431e      	orrs	r6, r3
 8000518:	40cc      	lsrs	r4, r1
 800051a:	e9c5 6400 	strd	r6, r4, [r5]
 800051e:	2100      	movs	r1, #0
 8000520:	e74f      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000522:	fbb1 fcf2 	udiv	ip, r1, r2
 8000526:	0c01      	lsrs	r1, r0, #16
 8000528:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800052c:	b280      	uxth	r0, r0
 800052e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000532:	463b      	mov	r3, r7
 8000534:	4638      	mov	r0, r7
 8000536:	463c      	mov	r4, r7
 8000538:	46b8      	mov	r8, r7
 800053a:	46be      	mov	lr, r7
 800053c:	2620      	movs	r6, #32
 800053e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000542:	eba2 0208 	sub.w	r2, r2, r8
 8000546:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800054a:	e766      	b.n	800041a <__udivmoddi4+0xfa>
 800054c:	4601      	mov	r1, r0
 800054e:	e718      	b.n	8000382 <__udivmoddi4+0x62>
 8000550:	4610      	mov	r0, r2
 8000552:	e72c      	b.n	80003ae <__udivmoddi4+0x8e>
 8000554:	f1c6 0220 	rsb	r2, r6, #32
 8000558:	fa2e f302 	lsr.w	r3, lr, r2
 800055c:	40b7      	lsls	r7, r6
 800055e:	40b1      	lsls	r1, r6
 8000560:	fa20 f202 	lsr.w	r2, r0, r2
 8000564:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000568:	430a      	orrs	r2, r1
 800056a:	fbb3 f8fe 	udiv	r8, r3, lr
 800056e:	b2bc      	uxth	r4, r7
 8000570:	fb0e 3318 	mls	r3, lr, r8, r3
 8000574:	0c11      	lsrs	r1, r2, #16
 8000576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800057a:	fb08 f904 	mul.w	r9, r8, r4
 800057e:	40b0      	lsls	r0, r6
 8000580:	4589      	cmp	r9, r1
 8000582:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000586:	b280      	uxth	r0, r0
 8000588:	d93e      	bls.n	8000608 <__udivmoddi4+0x2e8>
 800058a:	1879      	adds	r1, r7, r1
 800058c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000590:	d201      	bcs.n	8000596 <__udivmoddi4+0x276>
 8000592:	4589      	cmp	r9, r1
 8000594:	d81f      	bhi.n	80005d6 <__udivmoddi4+0x2b6>
 8000596:	eba1 0109 	sub.w	r1, r1, r9
 800059a:	fbb1 f9fe 	udiv	r9, r1, lr
 800059e:	fb09 f804 	mul.w	r8, r9, r4
 80005a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005a6:	b292      	uxth	r2, r2
 80005a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005ac:	4542      	cmp	r2, r8
 80005ae:	d229      	bcs.n	8000604 <__udivmoddi4+0x2e4>
 80005b0:	18ba      	adds	r2, r7, r2
 80005b2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005b6:	d2c4      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005b8:	4542      	cmp	r2, r8
 80005ba:	d2c2      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005bc:	f1a9 0102 	sub.w	r1, r9, #2
 80005c0:	443a      	add	r2, r7
 80005c2:	e7be      	b.n	8000542 <__udivmoddi4+0x222>
 80005c4:	45f0      	cmp	r8, lr
 80005c6:	d29d      	bcs.n	8000504 <__udivmoddi4+0x1e4>
 80005c8:	ebbe 0302 	subs.w	r3, lr, r2
 80005cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005d0:	3801      	subs	r0, #1
 80005d2:	46e1      	mov	r9, ip
 80005d4:	e796      	b.n	8000504 <__udivmoddi4+0x1e4>
 80005d6:	eba7 0909 	sub.w	r9, r7, r9
 80005da:	4449      	add	r1, r9
 80005dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e4:	fb09 f804 	mul.w	r8, r9, r4
 80005e8:	e7db      	b.n	80005a2 <__udivmoddi4+0x282>
 80005ea:	4673      	mov	r3, lr
 80005ec:	e77f      	b.n	80004ee <__udivmoddi4+0x1ce>
 80005ee:	4650      	mov	r0, sl
 80005f0:	e766      	b.n	80004c0 <__udivmoddi4+0x1a0>
 80005f2:	4608      	mov	r0, r1
 80005f4:	e6fd      	b.n	80003f2 <__udivmoddi4+0xd2>
 80005f6:	443b      	add	r3, r7
 80005f8:	3a02      	subs	r2, #2
 80005fa:	e733      	b.n	8000464 <__udivmoddi4+0x144>
 80005fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000600:	443b      	add	r3, r7
 8000602:	e71c      	b.n	800043e <__udivmoddi4+0x11e>
 8000604:	4649      	mov	r1, r9
 8000606:	e79c      	b.n	8000542 <__udivmoddi4+0x222>
 8000608:	eba1 0109 	sub.w	r1, r1, r9
 800060c:	46c4      	mov	ip, r8
 800060e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000612:	fb09 f804 	mul.w	r8, r9, r4
 8000616:	e7c4      	b.n	80005a2 <__udivmoddi4+0x282>

08000618 <__aeabi_idiv0>:
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop

0800061c <BH1750_Init>:
/* bh1750.c */
#include "bh1750.h"

HAL_StatusTypeDef BH1750_Init(I2C_HandleTypeDef* hi2c)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b086      	sub	sp, #24
 8000620:	af02      	add	r7, sp, #8
 8000622:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint8_t cmd;

  // Check if device is ready
  status = HAL_I2C_IsDeviceReady(hi2c, BH1750_ADDR << 1, 3, 1000);
 8000624:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000628:	2203      	movs	r2, #3
 800062a:	2146      	movs	r1, #70	@ 0x46
 800062c:	6878      	ldr	r0, [r7, #4]
 800062e:	f004 fc21 	bl	8004e74 <HAL_I2C_IsDeviceReady>
 8000632:	4603      	mov	r3, r0
 8000634:	73fb      	strb	r3, [r7, #15]
  if (status != HAL_OK) {
 8000636:	7bfb      	ldrb	r3, [r7, #15]
 8000638:	2b00      	cmp	r3, #0
 800063a:	d001      	beq.n	8000640 <BH1750_Init+0x24>
    return status;
 800063c:	7bfb      	ldrb	r3, [r7, #15]
 800063e:	e03d      	b.n	80006bc <BH1750_Init+0xa0>
  }

  // Power on the sensor
  cmd = BH1750_POWER_ON;
 8000640:	2301      	movs	r3, #1
 8000642:	73bb      	strb	r3, [r7, #14]
  status = HAL_I2C_Master_Transmit(hi2c, BH1750_ADDR << 1, &cmd, 1, 1000);
 8000644:	f107 020e 	add.w	r2, r7, #14
 8000648:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800064c:	9300      	str	r3, [sp, #0]
 800064e:	2301      	movs	r3, #1
 8000650:	2146      	movs	r1, #70	@ 0x46
 8000652:	6878      	ldr	r0, [r7, #4]
 8000654:	f003 ffd2 	bl	80045fc <HAL_I2C_Master_Transmit>
 8000658:	4603      	mov	r3, r0
 800065a:	73fb      	strb	r3, [r7, #15]
  if (status != HAL_OK) {
 800065c:	7bfb      	ldrb	r3, [r7, #15]
 800065e:	2b00      	cmp	r3, #0
 8000660:	d001      	beq.n	8000666 <BH1750_Init+0x4a>
    return status;
 8000662:	7bfb      	ldrb	r3, [r7, #15]
 8000664:	e02a      	b.n	80006bc <BH1750_Init+0xa0>
  }

  HAL_Delay(10);
 8000666:	200a      	movs	r0, #10
 8000668:	f003 f9aa 	bl	80039c0 <HAL_Delay>

  // Reset the sensor
  cmd = BH1750_RESET;
 800066c:	2307      	movs	r3, #7
 800066e:	73bb      	strb	r3, [r7, #14]
  status = HAL_I2C_Master_Transmit(hi2c, BH1750_ADDR << 1, &cmd, 1, 1000);
 8000670:	f107 020e 	add.w	r2, r7, #14
 8000674:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000678:	9300      	str	r3, [sp, #0]
 800067a:	2301      	movs	r3, #1
 800067c:	2146      	movs	r1, #70	@ 0x46
 800067e:	6878      	ldr	r0, [r7, #4]
 8000680:	f003 ffbc 	bl	80045fc <HAL_I2C_Master_Transmit>
 8000684:	4603      	mov	r3, r0
 8000686:	73fb      	strb	r3, [r7, #15]
  if (status != HAL_OK) {
 8000688:	7bfb      	ldrb	r3, [r7, #15]
 800068a:	2b00      	cmp	r3, #0
 800068c:	d001      	beq.n	8000692 <BH1750_Init+0x76>
    return status;
 800068e:	7bfb      	ldrb	r3, [r7, #15]
 8000690:	e014      	b.n	80006bc <BH1750_Init+0xa0>
  }

  HAL_Delay(10);
 8000692:	200a      	movs	r0, #10
 8000694:	f003 f994 	bl	80039c0 <HAL_Delay>

  // Start continuous high resolution measurement
  cmd = BH1750_CONT_H_RES;
 8000698:	2310      	movs	r3, #16
 800069a:	73bb      	strb	r3, [r7, #14]
  status = HAL_I2C_Master_Transmit(hi2c, BH1750_ADDR << 1, &cmd, 1, 1000);
 800069c:	f107 020e 	add.w	r2, r7, #14
 80006a0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80006a4:	9300      	str	r3, [sp, #0]
 80006a6:	2301      	movs	r3, #1
 80006a8:	2146      	movs	r1, #70	@ 0x46
 80006aa:	6878      	ldr	r0, [r7, #4]
 80006ac:	f003 ffa6 	bl	80045fc <HAL_I2C_Master_Transmit>
 80006b0:	4603      	mov	r3, r0
 80006b2:	73fb      	strb	r3, [r7, #15]

  // Wait for first measurement to be ready
  HAL_Delay(180);
 80006b4:	20b4      	movs	r0, #180	@ 0xb4
 80006b6:	f003 f983 	bl	80039c0 <HAL_Delay>

  return status;
 80006ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80006bc:	4618      	mov	r0, r3
 80006be:	3710      	adds	r7, #16
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}

080006c4 <BH1750_ReadLight>:

HAL_StatusTypeDef BH1750_ReadLight(I2C_HandleTypeDef* hi2c, float *lux)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b086      	sub	sp, #24
 80006c8:	af02      	add	r7, sp, #8
 80006ca:	6078      	str	r0, [r7, #4]
 80006cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint8_t data[2];
  uint16_t raw_data;

  // Read 2 bytes of light data
  status = HAL_I2C_Master_Receive(hi2c, BH1750_ADDR << 1, data, 2, 1000);
 80006ce:	f107 0208 	add.w	r2, r7, #8
 80006d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80006d6:	9300      	str	r3, [sp, #0]
 80006d8:	2302      	movs	r3, #2
 80006da:	2146      	movs	r1, #70	@ 0x46
 80006dc:	6878      	ldr	r0, [r7, #4]
 80006de:	f004 f8a5 	bl	800482c <HAL_I2C_Master_Receive>
 80006e2:	4603      	mov	r3, r0
 80006e4:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK) {
 80006e6:	7bfb      	ldrb	r3, [r7, #15]
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d115      	bne.n	8000718 <BH1750_ReadLight+0x54>
    // Combine the two bytes and convert to lux
    raw_data = (data[0] << 8) | data[1];
 80006ec:	7a3b      	ldrb	r3, [r7, #8]
 80006ee:	b21b      	sxth	r3, r3
 80006f0:	021b      	lsls	r3, r3, #8
 80006f2:	b21a      	sxth	r2, r3
 80006f4:	7a7b      	ldrb	r3, [r7, #9]
 80006f6:	b21b      	sxth	r3, r3
 80006f8:	4313      	orrs	r3, r2
 80006fa:	b21b      	sxth	r3, r3
 80006fc:	81bb      	strh	r3, [r7, #12]
    *lux = (float)raw_data / 1.2f;
 80006fe:	89bb      	ldrh	r3, [r7, #12]
 8000700:	ee07 3a90 	vmov	s15, r3
 8000704:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000708:	eddf 6a08 	vldr	s13, [pc, #32]	@ 800072c <BH1750_ReadLight+0x68>
 800070c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000710:	683b      	ldr	r3, [r7, #0]
 8000712:	edc3 7a00 	vstr	s15, [r3]
 8000716:	e003      	b.n	8000720 <BH1750_ReadLight+0x5c>
  } else {
    *lux = 0.0f;  // Changed from -999.0f to 0.0f
 8000718:	683b      	ldr	r3, [r7, #0]
 800071a:	f04f 0200 	mov.w	r2, #0
 800071e:	601a      	str	r2, [r3, #0]
  }

  return status;
 8000720:	7bfb      	ldrb	r3, [r7, #15]
}
 8000722:	4618      	mov	r0, r3
 8000724:	3710      	adds	r7, #16
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}
 800072a:	bf00      	nop
 800072c:	3f99999a 	.word	0x3f99999a

08000730 <bme280_i2c_read>:
static double compensate_pressure(uint32_t uncomp_pressure, const bme280_calib_data_t *calib_data);
static double compensate_humidity(uint32_t uncomp_humidity, const bme280_calib_data_t *calib_data);

/* I2C interface functions */
static int8_t bme280_i2c_read(uint8_t reg_addr, uint8_t *data, uint32_t len, void *intf_ptr)
{
 8000730:	b590      	push	{r4, r7, lr}
 8000732:	b08b      	sub	sp, #44	@ 0x2c
 8000734:	af04      	add	r7, sp, #16
 8000736:	60b9      	str	r1, [r7, #8]
 8000738:	607a      	str	r2, [r7, #4]
 800073a:	603b      	str	r3, [r7, #0]
 800073c:	4603      	mov	r3, r0
 800073e:	73fb      	strb	r3, [r7, #15]
    uint8_t dev_addr = BME280_I2C_ADDR;
 8000740:	2376      	movs	r3, #118	@ 0x76
 8000742:	75fb      	strb	r3, [r7, #23]

    if (HAL_I2C_Mem_Read(g_hi2c, dev_addr << 1, reg_addr, I2C_MEMADD_SIZE_8BIT,
 8000744:	4b0e      	ldr	r3, [pc, #56]	@ (8000780 <bme280_i2c_read+0x50>)
 8000746:	6818      	ldr	r0, [r3, #0]
 8000748:	7dfb      	ldrb	r3, [r7, #23]
 800074a:	b29b      	uxth	r3, r3
 800074c:	005b      	lsls	r3, r3, #1
 800074e:	b299      	uxth	r1, r3
 8000750:	7bfb      	ldrb	r3, [r7, #15]
 8000752:	b29a      	uxth	r2, r3
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	b29b      	uxth	r3, r3
 8000758:	f04f 34ff 	mov.w	r4, #4294967295
 800075c:	9402      	str	r4, [sp, #8]
 800075e:	9301      	str	r3, [sp, #4]
 8000760:	68bb      	ldr	r3, [r7, #8]
 8000762:	9300      	str	r3, [sp, #0]
 8000764:	2301      	movs	r3, #1
 8000766:	f004 fa6b 	bl	8004c40 <HAL_I2C_Mem_Read>
 800076a:	4603      	mov	r3, r0
 800076c:	2b00      	cmp	r3, #0
 800076e:	d002      	beq.n	8000776 <bme280_i2c_read+0x46>
                         data, len, HAL_MAX_DELAY) != HAL_OK) {
        return BME280_E_COMM_FAIL;
 8000770:	f06f 0301 	mvn.w	r3, #1
 8000774:	e000      	b.n	8000778 <bme280_i2c_read+0x48>
    }
    return BME280_OK;
 8000776:	2300      	movs	r3, #0
}
 8000778:	4618      	mov	r0, r3
 800077a:	371c      	adds	r7, #28
 800077c:	46bd      	mov	sp, r7
 800077e:	bd90      	pop	{r4, r7, pc}
 8000780:	200001f4 	.word	0x200001f4

08000784 <bme280_i2c_write>:

static int8_t bme280_i2c_write(uint8_t reg_addr, const uint8_t *data, uint32_t len, void *intf_ptr)
{
 8000784:	b590      	push	{r4, r7, lr}
 8000786:	b08b      	sub	sp, #44	@ 0x2c
 8000788:	af04      	add	r7, sp, #16
 800078a:	60b9      	str	r1, [r7, #8]
 800078c:	607a      	str	r2, [r7, #4]
 800078e:	603b      	str	r3, [r7, #0]
 8000790:	4603      	mov	r3, r0
 8000792:	73fb      	strb	r3, [r7, #15]
    uint8_t dev_addr = BME280_I2C_ADDR;
 8000794:	2376      	movs	r3, #118	@ 0x76
 8000796:	75fb      	strb	r3, [r7, #23]

    if (HAL_I2C_Mem_Write(g_hi2c, dev_addr << 1, reg_addr, I2C_MEMADD_SIZE_8BIT,
 8000798:	4b0e      	ldr	r3, [pc, #56]	@ (80007d4 <bme280_i2c_write+0x50>)
 800079a:	6818      	ldr	r0, [r3, #0]
 800079c:	7dfb      	ldrb	r3, [r7, #23]
 800079e:	b29b      	uxth	r3, r3
 80007a0:	005b      	lsls	r3, r3, #1
 80007a2:	b299      	uxth	r1, r3
 80007a4:	7bfb      	ldrb	r3, [r7, #15]
 80007a6:	b29a      	uxth	r2, r3
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	b29b      	uxth	r3, r3
 80007ac:	f04f 34ff 	mov.w	r4, #4294967295
 80007b0:	9402      	str	r4, [sp, #8]
 80007b2:	9301      	str	r3, [sp, #4]
 80007b4:	68bb      	ldr	r3, [r7, #8]
 80007b6:	9300      	str	r3, [sp, #0]
 80007b8:	2301      	movs	r3, #1
 80007ba:	f004 f92d 	bl	8004a18 <HAL_I2C_Mem_Write>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d002      	beq.n	80007ca <bme280_i2c_write+0x46>
                          (uint8_t*)data, len, HAL_MAX_DELAY) != HAL_OK) {
        return BME280_E_COMM_FAIL;
 80007c4:	f06f 0301 	mvn.w	r3, #1
 80007c8:	e000      	b.n	80007cc <bme280_i2c_write+0x48>
    }
    return BME280_OK;
 80007ca:	2300      	movs	r3, #0
}
 80007cc:	4618      	mov	r0, r3
 80007ce:	371c      	adds	r7, #28
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bd90      	pop	{r4, r7, pc}
 80007d4:	200001f4 	.word	0x200001f4

080007d8 <bme280_delay_us>:

static void bme280_delay_us(uint32_t period, void *intf_ptr)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b084      	sub	sp, #16
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
 80007e0:	6039      	str	r1, [r7, #0]
    uint32_t delay_ms = (period + 999) / 1000;
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	f203 33e7 	addw	r3, r3, #999	@ 0x3e7
 80007e8:	4a08      	ldr	r2, [pc, #32]	@ (800080c <bme280_delay_us+0x34>)
 80007ea:	fba2 2303 	umull	r2, r3, r2, r3
 80007ee:	099b      	lsrs	r3, r3, #6
 80007f0:	60fb      	str	r3, [r7, #12]
    if (delay_ms == 0) delay_ms = 1;
 80007f2:	68fb      	ldr	r3, [r7, #12]
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d101      	bne.n	80007fc <bme280_delay_us+0x24>
 80007f8:	2301      	movs	r3, #1
 80007fa:	60fb      	str	r3, [r7, #12]
    HAL_Delay(delay_ms);
 80007fc:	68f8      	ldr	r0, [r7, #12]
 80007fe:	f003 f8df 	bl	80039c0 <HAL_Delay>
}
 8000802:	bf00      	nop
 8000804:	3710      	adds	r7, #16
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	10624dd3 	.word	0x10624dd3

08000810 <bme280_get_regs>:

/* Register access functions */
static int8_t bme280_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, bme280_dev_t *dev)
{
 8000810:	b590      	push	{r4, r7, lr}
 8000812:	b087      	sub	sp, #28
 8000814:	af00      	add	r7, sp, #0
 8000816:	60b9      	str	r1, [r7, #8]
 8000818:	607a      	str	r2, [r7, #4]
 800081a:	603b      	str	r3, [r7, #0]
 800081c:	4603      	mov	r3, r0
 800081e:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 8000820:	683b      	ldr	r3, [r7, #0]
 8000822:	685c      	ldr	r4, [r3, #4]
 8000824:	683b      	ldr	r3, [r7, #0]
 8000826:	691b      	ldr	r3, [r3, #16]
 8000828:	7bf8      	ldrb	r0, [r7, #15]
 800082a:	687a      	ldr	r2, [r7, #4]
 800082c:	68b9      	ldr	r1, [r7, #8]
 800082e:	47a0      	blx	r4
 8000830:	4603      	mov	r3, r0
 8000832:	75fb      	strb	r3, [r7, #23]
    if (dev->intf_rslt != BME280_INTF_RET_SUCCESS) {
 8000834:	683b      	ldr	r3, [r7, #0]
 8000836:	f993 3014 	ldrsb.w	r3, [r3, #20]
 800083a:	2b00      	cmp	r3, #0
 800083c:	d001      	beq.n	8000842 <bme280_get_regs+0x32>
        rslt = BME280_E_COMM_FAIL;
 800083e:	23fe      	movs	r3, #254	@ 0xfe
 8000840:	75fb      	strb	r3, [r7, #23]
    }
    return rslt;
 8000842:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000846:	4618      	mov	r0, r3
 8000848:	371c      	adds	r7, #28
 800084a:	46bd      	mov	sp, r7
 800084c:	bd90      	pop	{r4, r7, pc}

0800084e <bme280_set_regs>:

static int8_t bme280_set_regs(uint8_t reg_addr, const uint8_t *reg_data, uint32_t len, bme280_dev_t *dev)
{
 800084e:	b590      	push	{r4, r7, lr}
 8000850:	b087      	sub	sp, #28
 8000852:	af00      	add	r7, sp, #0
 8000854:	60b9      	str	r1, [r7, #8]
 8000856:	607a      	str	r2, [r7, #4]
 8000858:	603b      	str	r3, [r7, #0]
 800085a:	4603      	mov	r3, r0
 800085c:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = dev->write(reg_addr, reg_data, len, dev->intf_ptr);
 800085e:	683b      	ldr	r3, [r7, #0]
 8000860:	689c      	ldr	r4, [r3, #8]
 8000862:	683b      	ldr	r3, [r7, #0]
 8000864:	691b      	ldr	r3, [r3, #16]
 8000866:	7bf8      	ldrb	r0, [r7, #15]
 8000868:	687a      	ldr	r2, [r7, #4]
 800086a:	68b9      	ldr	r1, [r7, #8]
 800086c:	47a0      	blx	r4
 800086e:	4603      	mov	r3, r0
 8000870:	75fb      	strb	r3, [r7, #23]
    if (dev->intf_rslt != BME280_INTF_RET_SUCCESS) {
 8000872:	683b      	ldr	r3, [r7, #0]
 8000874:	f993 3014 	ldrsb.w	r3, [r3, #20]
 8000878:	2b00      	cmp	r3, #0
 800087a:	d001      	beq.n	8000880 <bme280_set_regs+0x32>
        rslt = BME280_E_COMM_FAIL;
 800087c:	23fe      	movs	r3, #254	@ 0xfe
 800087e:	75fb      	strb	r3, [r7, #23]
    }
    return rslt;
 8000880:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000884:	4618      	mov	r0, r3
 8000886:	371c      	adds	r7, #28
 8000888:	46bd      	mov	sp, r7
 800088a:	bd90      	pop	{r4, r7, pc}

0800088c <bme280_soft_reset>:

/* Soft reset function */
static int8_t bme280_soft_reset(bme280_dev_t *dev)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b084      	sub	sp, #16
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t status_reg = 0;
 8000894:	2300      	movs	r3, #0
 8000896:	737b      	strb	r3, [r7, #13]
    uint8_t try_run = 5;
 8000898:	2305      	movs	r3, #5
 800089a:	73bb      	strb	r3, [r7, #14]
    uint8_t soft_rst_cmd = BME280_SOFT_RESET_COMMAND;
 800089c:	23b6      	movs	r3, #182	@ 0xb6
 800089e:	733b      	strb	r3, [r7, #12]

    rslt = bme280_set_regs(BME280_REG_RESET, &soft_rst_cmd, 1, dev);
 80008a0:	f107 010c 	add.w	r1, r7, #12
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	2201      	movs	r2, #1
 80008a8:	20e0      	movs	r0, #224	@ 0xe0
 80008aa:	f7ff ffd0 	bl	800084e <bme280_set_regs>
 80008ae:	4603      	mov	r3, r0
 80008b0:	73fb      	strb	r3, [r7, #15]

    if (rslt == BME280_OK) {
 80008b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d125      	bne.n	8000906 <bme280_soft_reset+0x7a>
        do {
            dev->delay_us(BME280_STARTUP_DELAY, dev->intf_ptr);
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	68db      	ldr	r3, [r3, #12]
 80008be:	687a      	ldr	r2, [r7, #4]
 80008c0:	6912      	ldr	r2, [r2, #16]
 80008c2:	4611      	mov	r1, r2
 80008c4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80008c8:	4798      	blx	r3
            rslt = bme280_get_regs(BME280_REG_STATUS, &status_reg, 1, dev);
 80008ca:	f107 010d 	add.w	r1, r7, #13
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	2201      	movs	r2, #1
 80008d2:	20f3      	movs	r0, #243	@ 0xf3
 80008d4:	f7ff ff9c 	bl	8000810 <bme280_get_regs>
 80008d8:	4603      	mov	r3, r0
 80008da:	73fb      	strb	r3, [r7, #15]
        } while ((rslt == BME280_OK) && (try_run--) && (status_reg & BME280_STATUS_IM_UPDATE));
 80008dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d109      	bne.n	80008f8 <bme280_soft_reset+0x6c>
 80008e4:	7bbb      	ldrb	r3, [r7, #14]
 80008e6:	1e5a      	subs	r2, r3, #1
 80008e8:	73ba      	strb	r2, [r7, #14]
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d004      	beq.n	80008f8 <bme280_soft_reset+0x6c>
 80008ee:	7b7b      	ldrb	r3, [r7, #13]
 80008f0:	f003 0301 	and.w	r3, r3, #1
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d1e0      	bne.n	80008ba <bme280_soft_reset+0x2e>

        if (status_reg & BME280_STATUS_IM_UPDATE) {
 80008f8:	7b7b      	ldrb	r3, [r7, #13]
 80008fa:	f003 0301 	and.w	r3, r3, #1
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d001      	beq.n	8000906 <bme280_soft_reset+0x7a>
            rslt = BME280_E_NVM_COPY_FAILED;
 8000902:	23fb      	movs	r3, #251	@ 0xfb
 8000904:	73fb      	strb	r3, [r7, #15]
        }
    }
    return rslt;
 8000906:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800090a:	4618      	mov	r0, r3
 800090c:	3710      	adds	r7, #16
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}

08000912 <get_calib_data>:

/* Calibration data functions */
static int8_t get_calib_data(bme280_dev_t *dev)
{
 8000912:	b580      	push	{r7, lr}
 8000914:	b08a      	sub	sp, #40	@ 0x28
 8000916:	af00      	add	r7, sp, #0
 8000918:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t calib_data[BME280_LEN_TEMP_PRESS_CALIB_DATA] = {0};
 800091a:	f107 030c 	add.w	r3, r7, #12
 800091e:	2200      	movs	r2, #0
 8000920:	601a      	str	r2, [r3, #0]
 8000922:	605a      	str	r2, [r3, #4]
 8000924:	609a      	str	r2, [r3, #8]
 8000926:	60da      	str	r2, [r3, #12]
 8000928:	611a      	str	r2, [r3, #16]
 800092a:	615a      	str	r2, [r3, #20]
 800092c:	831a      	strh	r2, [r3, #24]

    rslt = bme280_get_regs(BME280_REG_TEMP_PRESS_CALIB_DATA, calib_data, BME280_LEN_TEMP_PRESS_CALIB_DATA, dev);
 800092e:	f107 010c 	add.w	r1, r7, #12
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	221a      	movs	r2, #26
 8000936:	2088      	movs	r0, #136	@ 0x88
 8000938:	f7ff ff6a 	bl	8000810 <bme280_get_regs>
 800093c:	4603      	mov	r3, r0
 800093e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if (rslt == BME280_OK) {
 8000942:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8000946:	2b00      	cmp	r3, #0
 8000948:	d119      	bne.n	800097e <get_calib_data+0x6c>
        parse_temp_press_calib_data(calib_data, dev);
 800094a:	f107 030c 	add.w	r3, r7, #12
 800094e:	6879      	ldr	r1, [r7, #4]
 8000950:	4618      	mov	r0, r3
 8000952:	f000 f81a 	bl	800098a <parse_temp_press_calib_data>
        rslt = bme280_get_regs(BME280_REG_HUMIDITY_CALIB_DATA, calib_data, BME280_LEN_HUMIDITY_CALIB_DATA, dev);
 8000956:	f107 010c 	add.w	r1, r7, #12
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	2207      	movs	r2, #7
 800095e:	20e1      	movs	r0, #225	@ 0xe1
 8000960:	f7ff ff56 	bl	8000810 <bme280_get_regs>
 8000964:	4603      	mov	r3, r0
 8000966:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (rslt == BME280_OK) {
 800096a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800096e:	2b00      	cmp	r3, #0
 8000970:	d105      	bne.n	800097e <get_calib_data+0x6c>
            parse_humidity_calib_data(calib_data, dev);
 8000972:	f107 030c 	add.w	r3, r7, #12
 8000976:	6879      	ldr	r1, [r7, #4]
 8000978:	4618      	mov	r0, r3
 800097a:	f000 f8c2 	bl	8000b02 <parse_humidity_calib_data>
        }
    }
    return rslt;
 800097e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8000982:	4618      	mov	r0, r3
 8000984:	3728      	adds	r7, #40	@ 0x28
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}

0800098a <parse_temp_press_calib_data>:

static void parse_temp_press_calib_data(const uint8_t *reg_data, bme280_dev_t *dev)
{
 800098a:	b480      	push	{r7}
 800098c:	b085      	sub	sp, #20
 800098e:	af00      	add	r7, sp, #0
 8000990:	6078      	str	r0, [r7, #4]
 8000992:	6039      	str	r1, [r7, #0]
    bme280_calib_data_t *calib_data = &dev->calib_data;
 8000994:	683b      	ldr	r3, [r7, #0]
 8000996:	3318      	adds	r3, #24
 8000998:	60fb      	str	r3, [r7, #12]

    calib_data->dig_t1 = BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	3301      	adds	r3, #1
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	b21b      	sxth	r3, r3
 80009a2:	021b      	lsls	r3, r3, #8
 80009a4:	b21a      	sxth	r2, r3
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	781b      	ldrb	r3, [r3, #0]
 80009aa:	b21b      	sxth	r3, r3
 80009ac:	4313      	orrs	r3, r2
 80009ae:	b21b      	sxth	r3, r3
 80009b0:	b29a      	uxth	r2, r3
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	801a      	strh	r2, [r3, #0]
    calib_data->dig_t2 = (int16_t)BME280_CONCAT_BYTES(reg_data[3], reg_data[2]);
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	3303      	adds	r3, #3
 80009ba:	781b      	ldrb	r3, [r3, #0]
 80009bc:	b21b      	sxth	r3, r3
 80009be:	021b      	lsls	r3, r3, #8
 80009c0:	b21a      	sxth	r2, r3
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	3302      	adds	r3, #2
 80009c6:	781b      	ldrb	r3, [r3, #0]
 80009c8:	b21b      	sxth	r3, r3
 80009ca:	4313      	orrs	r3, r2
 80009cc:	b21a      	sxth	r2, r3
 80009ce:	68fb      	ldr	r3, [r7, #12]
 80009d0:	805a      	strh	r2, [r3, #2]
    calib_data->dig_t3 = (int16_t)BME280_CONCAT_BYTES(reg_data[5], reg_data[4]);
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	3305      	adds	r3, #5
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	b21b      	sxth	r3, r3
 80009da:	021b      	lsls	r3, r3, #8
 80009dc:	b21a      	sxth	r2, r3
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	3304      	adds	r3, #4
 80009e2:	781b      	ldrb	r3, [r3, #0]
 80009e4:	b21b      	sxth	r3, r3
 80009e6:	4313      	orrs	r3, r2
 80009e8:	b21a      	sxth	r2, r3
 80009ea:	68fb      	ldr	r3, [r7, #12]
 80009ec:	809a      	strh	r2, [r3, #4]
    calib_data->dig_p1 = BME280_CONCAT_BYTES(reg_data[7], reg_data[6]);
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	3307      	adds	r3, #7
 80009f2:	781b      	ldrb	r3, [r3, #0]
 80009f4:	b21b      	sxth	r3, r3
 80009f6:	021b      	lsls	r3, r3, #8
 80009f8:	b21a      	sxth	r2, r3
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	3306      	adds	r3, #6
 80009fe:	781b      	ldrb	r3, [r3, #0]
 8000a00:	b21b      	sxth	r3, r3
 8000a02:	4313      	orrs	r3, r2
 8000a04:	b21b      	sxth	r3, r3
 8000a06:	b29a      	uxth	r2, r3
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	80da      	strh	r2, [r3, #6]
    calib_data->dig_p2 = (int16_t)BME280_CONCAT_BYTES(reg_data[9], reg_data[8]);
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	3309      	adds	r3, #9
 8000a10:	781b      	ldrb	r3, [r3, #0]
 8000a12:	b21b      	sxth	r3, r3
 8000a14:	021b      	lsls	r3, r3, #8
 8000a16:	b21a      	sxth	r2, r3
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	3308      	adds	r3, #8
 8000a1c:	781b      	ldrb	r3, [r3, #0]
 8000a1e:	b21b      	sxth	r3, r3
 8000a20:	4313      	orrs	r3, r2
 8000a22:	b21a      	sxth	r2, r3
 8000a24:	68fb      	ldr	r3, [r7, #12]
 8000a26:	811a      	strh	r2, [r3, #8]
    calib_data->dig_p3 = (int16_t)BME280_CONCAT_BYTES(reg_data[11], reg_data[10]);
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	330b      	adds	r3, #11
 8000a2c:	781b      	ldrb	r3, [r3, #0]
 8000a2e:	b21b      	sxth	r3, r3
 8000a30:	021b      	lsls	r3, r3, #8
 8000a32:	b21a      	sxth	r2, r3
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	330a      	adds	r3, #10
 8000a38:	781b      	ldrb	r3, [r3, #0]
 8000a3a:	b21b      	sxth	r3, r3
 8000a3c:	4313      	orrs	r3, r2
 8000a3e:	b21a      	sxth	r2, r3
 8000a40:	68fb      	ldr	r3, [r7, #12]
 8000a42:	815a      	strh	r2, [r3, #10]
    calib_data->dig_p4 = (int16_t)BME280_CONCAT_BYTES(reg_data[13], reg_data[12]);
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	330d      	adds	r3, #13
 8000a48:	781b      	ldrb	r3, [r3, #0]
 8000a4a:	b21b      	sxth	r3, r3
 8000a4c:	021b      	lsls	r3, r3, #8
 8000a4e:	b21a      	sxth	r2, r3
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	330c      	adds	r3, #12
 8000a54:	781b      	ldrb	r3, [r3, #0]
 8000a56:	b21b      	sxth	r3, r3
 8000a58:	4313      	orrs	r3, r2
 8000a5a:	b21a      	sxth	r2, r3
 8000a5c:	68fb      	ldr	r3, [r7, #12]
 8000a5e:	819a      	strh	r2, [r3, #12]
    calib_data->dig_p5 = (int16_t)BME280_CONCAT_BYTES(reg_data[15], reg_data[14]);
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	330f      	adds	r3, #15
 8000a64:	781b      	ldrb	r3, [r3, #0]
 8000a66:	b21b      	sxth	r3, r3
 8000a68:	021b      	lsls	r3, r3, #8
 8000a6a:	b21a      	sxth	r2, r3
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	330e      	adds	r3, #14
 8000a70:	781b      	ldrb	r3, [r3, #0]
 8000a72:	b21b      	sxth	r3, r3
 8000a74:	4313      	orrs	r3, r2
 8000a76:	b21a      	sxth	r2, r3
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	81da      	strh	r2, [r3, #14]
    calib_data->dig_p6 = (int16_t)BME280_CONCAT_BYTES(reg_data[17], reg_data[16]);
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	3311      	adds	r3, #17
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	b21b      	sxth	r3, r3
 8000a84:	021b      	lsls	r3, r3, #8
 8000a86:	b21a      	sxth	r2, r3
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	3310      	adds	r3, #16
 8000a8c:	781b      	ldrb	r3, [r3, #0]
 8000a8e:	b21b      	sxth	r3, r3
 8000a90:	4313      	orrs	r3, r2
 8000a92:	b21a      	sxth	r2, r3
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	821a      	strh	r2, [r3, #16]
    calib_data->dig_p7 = (int16_t)BME280_CONCAT_BYTES(reg_data[19], reg_data[18]);
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	3313      	adds	r3, #19
 8000a9c:	781b      	ldrb	r3, [r3, #0]
 8000a9e:	b21b      	sxth	r3, r3
 8000aa0:	021b      	lsls	r3, r3, #8
 8000aa2:	b21a      	sxth	r2, r3
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	3312      	adds	r3, #18
 8000aa8:	781b      	ldrb	r3, [r3, #0]
 8000aaa:	b21b      	sxth	r3, r3
 8000aac:	4313      	orrs	r3, r2
 8000aae:	b21a      	sxth	r2, r3
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	825a      	strh	r2, [r3, #18]
    calib_data->dig_p8 = (int16_t)BME280_CONCAT_BYTES(reg_data[21], reg_data[20]);
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	3315      	adds	r3, #21
 8000ab8:	781b      	ldrb	r3, [r3, #0]
 8000aba:	b21b      	sxth	r3, r3
 8000abc:	021b      	lsls	r3, r3, #8
 8000abe:	b21a      	sxth	r2, r3
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	3314      	adds	r3, #20
 8000ac4:	781b      	ldrb	r3, [r3, #0]
 8000ac6:	b21b      	sxth	r3, r3
 8000ac8:	4313      	orrs	r3, r2
 8000aca:	b21a      	sxth	r2, r3
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	829a      	strh	r2, [r3, #20]
    calib_data->dig_p9 = (int16_t)BME280_CONCAT_BYTES(reg_data[23], reg_data[22]);
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	3317      	adds	r3, #23
 8000ad4:	781b      	ldrb	r3, [r3, #0]
 8000ad6:	b21b      	sxth	r3, r3
 8000ad8:	021b      	lsls	r3, r3, #8
 8000ada:	b21a      	sxth	r2, r3
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	3316      	adds	r3, #22
 8000ae0:	781b      	ldrb	r3, [r3, #0]
 8000ae2:	b21b      	sxth	r3, r3
 8000ae4:	4313      	orrs	r3, r2
 8000ae6:	b21a      	sxth	r2, r3
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	82da      	strh	r2, [r3, #22]
    calib_data->dig_h1 = reg_data[25];
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	3319      	adds	r3, #25
 8000af0:	781a      	ldrb	r2, [r3, #0]
 8000af2:	68fb      	ldr	r3, [r7, #12]
 8000af4:	761a      	strb	r2, [r3, #24]
}
 8000af6:	bf00      	nop
 8000af8:	3714      	adds	r7, #20
 8000afa:	46bd      	mov	sp, r7
 8000afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b00:	4770      	bx	lr

08000b02 <parse_humidity_calib_data>:

static void parse_humidity_calib_data(const uint8_t *reg_data, bme280_dev_t *dev)
{
 8000b02:	b480      	push	{r7}
 8000b04:	b087      	sub	sp, #28
 8000b06:	af00      	add	r7, sp, #0
 8000b08:	6078      	str	r0, [r7, #4]
 8000b0a:	6039      	str	r1, [r7, #0]
    bme280_calib_data_t *calib_data = &dev->calib_data;
 8000b0c:	683b      	ldr	r3, [r7, #0]
 8000b0e:	3318      	adds	r3, #24
 8000b10:	617b      	str	r3, [r7, #20]
    int16_t dig_h4_lsb, dig_h4_msb, dig_h5_lsb, dig_h5_msb;

    calib_data->dig_h2 = (int16_t)BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	3301      	adds	r3, #1
 8000b16:	781b      	ldrb	r3, [r3, #0]
 8000b18:	b21b      	sxth	r3, r3
 8000b1a:	021b      	lsls	r3, r3, #8
 8000b1c:	b21a      	sxth	r2, r3
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	781b      	ldrb	r3, [r3, #0]
 8000b22:	b21b      	sxth	r3, r3
 8000b24:	4313      	orrs	r3, r2
 8000b26:	b21a      	sxth	r2, r3
 8000b28:	697b      	ldr	r3, [r7, #20]
 8000b2a:	835a      	strh	r2, [r3, #26]
    calib_data->dig_h3 = reg_data[2];
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	3302      	adds	r3, #2
 8000b30:	781a      	ldrb	r2, [r3, #0]
 8000b32:	697b      	ldr	r3, [r7, #20]
 8000b34:	771a      	strb	r2, [r3, #28]
    dig_h4_msb = (int16_t)(int8_t)reg_data[3] * 16;
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	3303      	adds	r3, #3
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	b25b      	sxtb	r3, r3
 8000b3e:	b29b      	uxth	r3, r3
 8000b40:	011b      	lsls	r3, r3, #4
 8000b42:	b29b      	uxth	r3, r3
 8000b44:	827b      	strh	r3, [r7, #18]
    dig_h4_lsb = (int16_t)(reg_data[4] & 0x0F);
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	3304      	adds	r3, #4
 8000b4a:	781b      	ldrb	r3, [r3, #0]
 8000b4c:	b21b      	sxth	r3, r3
 8000b4e:	f003 030f 	and.w	r3, r3, #15
 8000b52:	823b      	strh	r3, [r7, #16]
    calib_data->dig_h4 = dig_h4_msb | dig_h4_lsb;
 8000b54:	8a7a      	ldrh	r2, [r7, #18]
 8000b56:	8a3b      	ldrh	r3, [r7, #16]
 8000b58:	4313      	orrs	r3, r2
 8000b5a:	b21a      	sxth	r2, r3
 8000b5c:	697b      	ldr	r3, [r7, #20]
 8000b5e:	83da      	strh	r2, [r3, #30]
    dig_h5_msb = (int16_t)(int8_t)reg_data[5] * 16;
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	3305      	adds	r3, #5
 8000b64:	781b      	ldrb	r3, [r3, #0]
 8000b66:	b25b      	sxtb	r3, r3
 8000b68:	b29b      	uxth	r3, r3
 8000b6a:	011b      	lsls	r3, r3, #4
 8000b6c:	b29b      	uxth	r3, r3
 8000b6e:	81fb      	strh	r3, [r7, #14]
    dig_h5_lsb = (int16_t)(reg_data[4] >> 4);
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	3304      	adds	r3, #4
 8000b74:	781b      	ldrb	r3, [r3, #0]
 8000b76:	091b      	lsrs	r3, r3, #4
 8000b78:	b2db      	uxtb	r3, r3
 8000b7a:	81bb      	strh	r3, [r7, #12]
    calib_data->dig_h5 = dig_h5_msb | dig_h5_lsb;
 8000b7c:	89fa      	ldrh	r2, [r7, #14]
 8000b7e:	89bb      	ldrh	r3, [r7, #12]
 8000b80:	4313      	orrs	r3, r2
 8000b82:	b21a      	sxth	r2, r3
 8000b84:	697b      	ldr	r3, [r7, #20]
 8000b86:	841a      	strh	r2, [r3, #32]
    calib_data->dig_h6 = (int8_t)reg_data[6];
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	3306      	adds	r3, #6
 8000b8c:	781b      	ldrb	r3, [r3, #0]
 8000b8e:	b25a      	sxtb	r2, r3
 8000b90:	697b      	ldr	r3, [r7, #20]
 8000b92:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 8000b96:	bf00      	nop
 8000b98:	371c      	adds	r7, #28
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba0:	4770      	bx	lr

08000ba2 <parse_sensor_data>:

/* Data parsing and compensation functions */
static void parse_sensor_data(const uint8_t *reg_data, uint32_t *temp, uint32_t *press, uint32_t *hum)
{
 8000ba2:	b480      	push	{r7}
 8000ba4:	b089      	sub	sp, #36	@ 0x24
 8000ba6:	af00      	add	r7, sp, #0
 8000ba8:	60f8      	str	r0, [r7, #12]
 8000baa:	60b9      	str	r1, [r7, #8]
 8000bac:	607a      	str	r2, [r7, #4]
 8000bae:	603b      	str	r3, [r7, #0]
    uint32_t data_xlsb, data_lsb, data_msb;

    /* Parse pressure data */
    data_msb = (uint32_t)reg_data[0] << BME280_12_BIT_SHIFT;
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	031b      	lsls	r3, r3, #12
 8000bb6:	61fb      	str	r3, [r7, #28]
    data_lsb = (uint32_t)reg_data[1] << BME280_4_BIT_SHIFT;
 8000bb8:	68fb      	ldr	r3, [r7, #12]
 8000bba:	3301      	adds	r3, #1
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	011b      	lsls	r3, r3, #4
 8000bc0:	61bb      	str	r3, [r7, #24]
    data_xlsb = (uint32_t)reg_data[2] >> BME280_4_BIT_SHIFT;
 8000bc2:	68fb      	ldr	r3, [r7, #12]
 8000bc4:	3302      	adds	r3, #2
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	091b      	lsrs	r3, r3, #4
 8000bca:	b2db      	uxtb	r3, r3
 8000bcc:	617b      	str	r3, [r7, #20]
    *press = data_msb | data_lsb | data_xlsb;
 8000bce:	69fa      	ldr	r2, [r7, #28]
 8000bd0:	69bb      	ldr	r3, [r7, #24]
 8000bd2:	431a      	orrs	r2, r3
 8000bd4:	697b      	ldr	r3, [r7, #20]
 8000bd6:	431a      	orrs	r2, r3
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	601a      	str	r2, [r3, #0]

    /* Parse temperature data */
    data_msb = (uint32_t)reg_data[3] << BME280_12_BIT_SHIFT;
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	3303      	adds	r3, #3
 8000be0:	781b      	ldrb	r3, [r3, #0]
 8000be2:	031b      	lsls	r3, r3, #12
 8000be4:	61fb      	str	r3, [r7, #28]
    data_lsb = (uint32_t)reg_data[4] << BME280_4_BIT_SHIFT;
 8000be6:	68fb      	ldr	r3, [r7, #12]
 8000be8:	3304      	adds	r3, #4
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	011b      	lsls	r3, r3, #4
 8000bee:	61bb      	str	r3, [r7, #24]
    data_xlsb = (uint32_t)reg_data[5] >> BME280_4_BIT_SHIFT;
 8000bf0:	68fb      	ldr	r3, [r7, #12]
 8000bf2:	3305      	adds	r3, #5
 8000bf4:	781b      	ldrb	r3, [r3, #0]
 8000bf6:	091b      	lsrs	r3, r3, #4
 8000bf8:	b2db      	uxtb	r3, r3
 8000bfa:	617b      	str	r3, [r7, #20]
    *temp = data_msb | data_lsb | data_xlsb;
 8000bfc:	69fa      	ldr	r2, [r7, #28]
 8000bfe:	69bb      	ldr	r3, [r7, #24]
 8000c00:	431a      	orrs	r2, r3
 8000c02:	697b      	ldr	r3, [r7, #20]
 8000c04:	431a      	orrs	r2, r3
 8000c06:	68bb      	ldr	r3, [r7, #8]
 8000c08:	601a      	str	r2, [r3, #0]

    /* Parse humidity data */
    data_msb = (uint32_t)reg_data[6] << BME280_8_BIT_SHIFT;
 8000c0a:	68fb      	ldr	r3, [r7, #12]
 8000c0c:	3306      	adds	r3, #6
 8000c0e:	781b      	ldrb	r3, [r3, #0]
 8000c10:	021b      	lsls	r3, r3, #8
 8000c12:	61fb      	str	r3, [r7, #28]
    data_lsb = (uint32_t)reg_data[7];
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	3307      	adds	r3, #7
 8000c18:	781b      	ldrb	r3, [r3, #0]
 8000c1a:	61bb      	str	r3, [r7, #24]
    *hum = data_msb | data_lsb;
 8000c1c:	69fa      	ldr	r2, [r7, #28]
 8000c1e:	69bb      	ldr	r3, [r7, #24]
 8000c20:	431a      	orrs	r2, r3
 8000c22:	683b      	ldr	r3, [r7, #0]
 8000c24:	601a      	str	r2, [r3, #0]
}
 8000c26:	bf00      	nop
 8000c28:	3724      	adds	r7, #36	@ 0x24
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr
 8000c32:	0000      	movs	r0, r0
 8000c34:	0000      	movs	r0, r0
	...

08000c38 <compensate_temperature>:

static double compensate_temperature(uint32_t uncomp_temperature, bme280_calib_data_t *calib_data)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	b08d      	sub	sp, #52	@ 0x34
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
 8000c40:	6039      	str	r1, [r7, #0]
    double var1, var2, temperature, temperature_min = -40, temperature_max = 85;
 8000c42:	f04f 0200 	mov.w	r2, #0
 8000c46:	4b52      	ldr	r3, [pc, #328]	@ (8000d90 <compensate_temperature+0x158>)
 8000c48:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8000c4c:	f04f 0200 	mov.w	r2, #0
 8000c50:	4b50      	ldr	r3, [pc, #320]	@ (8000d94 <compensate_temperature+0x15c>)
 8000c52:	e9c7 2306 	strd	r2, r3, [r7, #24]

    var1 = (((double)uncomp_temperature) / 16384.0 - ((double)calib_data->dig_t1) / 1024.0);
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	ee07 3a90 	vmov	s15, r3
 8000c5c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000c60:	ed9f 5b41 	vldr	d5, [pc, #260]	@ 8000d68 <compensate_temperature+0x130>
 8000c64:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	881b      	ldrh	r3, [r3, #0]
 8000c6c:	ee07 3a90 	vmov	s15, r3
 8000c70:	eeb8 5b67 	vcvt.f64.u32	d5, s15
 8000c74:	ed9f 4b3e 	vldr	d4, [pc, #248]	@ 8000d70 <compensate_temperature+0x138>
 8000c78:	ee85 7b04 	vdiv.f64	d7, d5, d4
 8000c7c:	ee36 7b47 	vsub.f64	d7, d6, d7
 8000c80:	ed87 7b04 	vstr	d7, [r7, #16]
    var1 = var1 * ((double)calib_data->dig_t2);
 8000c84:	683b      	ldr	r3, [r7, #0]
 8000c86:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000c8a:	ee07 3a90 	vmov	s15, r3
 8000c8e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000c92:	ed97 6b04 	vldr	d6, [r7, #16]
 8000c96:	ee26 7b07 	vmul.f64	d7, d6, d7
 8000c9a:	ed87 7b04 	vstr	d7, [r7, #16]
    var2 = (((double)uncomp_temperature) / 131072.0 - ((double)calib_data->dig_t1) / 8192.0);
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	ee07 3a90 	vmov	s15, r3
 8000ca4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000ca8:	ed9f 5b33 	vldr	d5, [pc, #204]	@ 8000d78 <compensate_temperature+0x140>
 8000cac:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8000cb0:	683b      	ldr	r3, [r7, #0]
 8000cb2:	881b      	ldrh	r3, [r3, #0]
 8000cb4:	ee07 3a90 	vmov	s15, r3
 8000cb8:	eeb8 5b67 	vcvt.f64.u32	d5, s15
 8000cbc:	ed9f 4b30 	vldr	d4, [pc, #192]	@ 8000d80 <compensate_temperature+0x148>
 8000cc0:	ee85 7b04 	vdiv.f64	d7, d5, d4
 8000cc4:	ee36 7b47 	vsub.f64	d7, d6, d7
 8000cc8:	ed87 7b02 	vstr	d7, [r7, #8]
    var2 = (var2 * var2) * ((double)calib_data->dig_t3);
 8000ccc:	ed97 7b02 	vldr	d7, [r7, #8]
 8000cd0:	ee27 6b07 	vmul.f64	d6, d7, d7
 8000cd4:	683b      	ldr	r3, [r7, #0]
 8000cd6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000cda:	ee07 3a90 	vmov	s15, r3
 8000cde:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000ce2:	ee26 7b07 	vmul.f64	d7, d6, d7
 8000ce6:	ed87 7b02 	vstr	d7, [r7, #8]
    calib_data->t_fine = (int32_t)(var1 + var2);
 8000cea:	ed97 6b04 	vldr	d6, [r7, #16]
 8000cee:	ed97 7b02 	vldr	d7, [r7, #8]
 8000cf2:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000cf6:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000cfa:	ee17 2a90 	vmov	r2, s15
 8000cfe:	683b      	ldr	r3, [r7, #0]
 8000d00:	625a      	str	r2, [r3, #36]	@ 0x24
    temperature = (var1 + var2) / 5120.0;
 8000d02:	ed97 6b04 	vldr	d6, [r7, #16]
 8000d06:	ed97 7b02 	vldr	d7, [r7, #8]
 8000d0a:	ee36 6b07 	vadd.f64	d6, d6, d7
 8000d0e:	ed9f 5b1e 	vldr	d5, [pc, #120]	@ 8000d88 <compensate_temperature+0x150>
 8000d12:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000d16:	ed87 7b0a 	vstr	d7, [r7, #40]	@ 0x28

    if (temperature < temperature_min) temperature = temperature_min;
 8000d1a:	ed97 6b0a 	vldr	d6, [r7, #40]	@ 0x28
 8000d1e:	ed97 7b08 	vldr	d7, [r7, #32]
 8000d22:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8000d26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d2a:	d504      	bpl.n	8000d36 <compensate_temperature+0xfe>
 8000d2c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000d30:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 8000d34:	e00c      	b.n	8000d50 <compensate_temperature+0x118>
    else if (temperature > temperature_max) temperature = temperature_max;
 8000d36:	ed97 6b0a 	vldr	d6, [r7, #40]	@ 0x28
 8000d3a:	ed97 7b06 	vldr	d7, [r7, #24]
 8000d3e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8000d42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d46:	dd03      	ble.n	8000d50 <compensate_temperature+0x118>
 8000d48:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8000d4c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

    return temperature;
 8000d50:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8000d54:	ec43 2b17 	vmov	d7, r2, r3
}
 8000d58:	eeb0 0b47 	vmov.f64	d0, d7
 8000d5c:	3734      	adds	r7, #52	@ 0x34
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d64:	4770      	bx	lr
 8000d66:	bf00      	nop
 8000d68:	00000000 	.word	0x00000000
 8000d6c:	40d00000 	.word	0x40d00000
 8000d70:	00000000 	.word	0x00000000
 8000d74:	40900000 	.word	0x40900000
 8000d78:	00000000 	.word	0x00000000
 8000d7c:	41000000 	.word	0x41000000
 8000d80:	00000000 	.word	0x00000000
 8000d84:	40c00000 	.word	0x40c00000
 8000d88:	00000000 	.word	0x00000000
 8000d8c:	40b40000 	.word	0x40b40000
 8000d90:	c0440000 	.word	0xc0440000
 8000d94:	40554000 	.word	0x40554000

08000d98 <compensate_pressure>:

static double compensate_pressure(uint32_t uncomp_pressure, const bme280_calib_data_t *calib_data)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	b08f      	sub	sp, #60	@ 0x3c
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
 8000da0:	6039      	str	r1, [r7, #0]
    double var1, var2, var3, pressure, pressure_min = 30000.0, pressure_max = 110000.0;
 8000da2:	a3a1      	add	r3, pc, #644	@ (adr r3, 8001028 <compensate_pressure+0x290>)
 8000da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000da8:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 8000dac:	a3a0      	add	r3, pc, #640	@ (adr r3, 8001030 <compensate_pressure+0x298>)
 8000dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000db2:	e9c7 2308 	strd	r2, r3, [r7, #32]

    var1 = ((double)calib_data->t_fine / 2.0) - 64000.0;
 8000db6:	683b      	ldr	r3, [r7, #0]
 8000db8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000dba:	ee07 3a90 	vmov	s15, r3
 8000dbe:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000dc2:	eeb0 5b00 	vmov.f64	d5, #0	@ 0x40000000  2.0
 8000dc6:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000dca:	ed9f 6b87 	vldr	d6, [pc, #540]	@ 8000fe8 <compensate_pressure+0x250>
 8000dce:	ee37 7b46 	vsub.f64	d7, d7, d6
 8000dd2:	ed87 7b06 	vstr	d7, [r7, #24]
    var2 = var1 * var1 * ((double)calib_data->dig_p6) / 32768.0;
 8000dd6:	ed97 7b06 	vldr	d7, [r7, #24]
 8000dda:	ee27 6b07 	vmul.f64	d6, d7, d7
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8000de4:	ee07 3a90 	vmov	s15, r3
 8000de8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000dec:	ee26 6b07 	vmul.f64	d6, d6, d7
 8000df0:	ed9f 5b7f 	vldr	d5, [pc, #508]	@ 8000ff0 <compensate_pressure+0x258>
 8000df4:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000df8:	ed87 7b04 	vstr	d7, [r7, #16]
    var2 = var2 + var1 * ((double)calib_data->dig_p5) * 2.0;
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000e02:	ee07 3a90 	vmov	s15, r3
 8000e06:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000e0a:	ed97 7b06 	vldr	d7, [r7, #24]
 8000e0e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8000e12:	ee37 7b07 	vadd.f64	d7, d7, d7
 8000e16:	ed97 6b04 	vldr	d6, [r7, #16]
 8000e1a:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000e1e:	ed87 7b04 	vstr	d7, [r7, #16]
    var2 = (var2 / 4.0) + (((double)calib_data->dig_p4) * 65536.0);
 8000e22:	ed97 7b04 	vldr	d7, [r7, #16]
 8000e26:	eeb1 5b00 	vmov.f64	d5, #16	@ 0x40800000  4.0
 8000e2a:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8000e34:	ee07 3a90 	vmov	s15, r3
 8000e38:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000e3c:	ed9f 5b6e 	vldr	d5, [pc, #440]	@ 8000ff8 <compensate_pressure+0x260>
 8000e40:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000e44:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000e48:	ed87 7b04 	vstr	d7, [r7, #16]
    var3 = ((double)calib_data->dig_p3) * var1 * var1 / 524288.0;
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8000e52:	ee07 3a90 	vmov	s15, r3
 8000e56:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000e5a:	ed97 7b06 	vldr	d7, [r7, #24]
 8000e5e:	ee26 6b07 	vmul.f64	d6, d6, d7
 8000e62:	ed97 7b06 	vldr	d7, [r7, #24]
 8000e66:	ee26 6b07 	vmul.f64	d6, d6, d7
 8000e6a:	ed9f 5b65 	vldr	d5, [pc, #404]	@ 8001000 <compensate_pressure+0x268>
 8000e6e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000e72:	ed87 7b02 	vstr	d7, [r7, #8]
    var1 = (var3 + ((double)calib_data->dig_p2) * var1) / 524288.0;
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8000e7c:	ee07 3a90 	vmov	s15, r3
 8000e80:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000e84:	ed97 7b06 	vldr	d7, [r7, #24]
 8000e88:	ee26 6b07 	vmul.f64	d6, d6, d7
 8000e8c:	ed97 7b02 	vldr	d7, [r7, #8]
 8000e90:	ee36 6b07 	vadd.f64	d6, d6, d7
 8000e94:	ed9f 5b5a 	vldr	d5, [pc, #360]	@ 8001000 <compensate_pressure+0x268>
 8000e98:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000e9c:	ed87 7b06 	vstr	d7, [r7, #24]
    var1 = (1.0 + var1 / 32768.0) * ((double)calib_data->dig_p1);
 8000ea0:	ed97 6b06 	vldr	d6, [r7, #24]
 8000ea4:	ed9f 5b52 	vldr	d5, [pc, #328]	@ 8000ff0 <compensate_pressure+0x258>
 8000ea8:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000eac:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8000eb0:	ee37 6b06 	vadd.f64	d6, d7, d6
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	88db      	ldrh	r3, [r3, #6]
 8000eb8:	ee07 3a90 	vmov	s15, r3
 8000ebc:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000ec0:	ee26 7b07 	vmul.f64	d7, d6, d7
 8000ec4:	ed87 7b06 	vstr	d7, [r7, #24]

    if (var1 > (0.0)) {
 8000ec8:	ed97 7b06 	vldr	d7, [r7, #24]
 8000ecc:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000ed0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ed4:	dd79      	ble.n	8000fca <compensate_pressure+0x232>
        pressure = 1048576.0 - (double)uncomp_pressure;
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	ee07 3a90 	vmov	s15, r3
 8000edc:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000ee0:	ed9f 6b49 	vldr	d6, [pc, #292]	@ 8001008 <compensate_pressure+0x270>
 8000ee4:	ee36 7b47 	vsub.f64	d7, d6, d7
 8000ee8:	ed87 7b0c 	vstr	d7, [r7, #48]	@ 0x30
        pressure = (pressure - (var2 / 4096.0)) * 6250.0 / var1;
 8000eec:	ed97 6b04 	vldr	d6, [r7, #16]
 8000ef0:	ed9f 5b47 	vldr	d5, [pc, #284]	@ 8001010 <compensate_pressure+0x278>
 8000ef4:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000ef8:	ed97 6b0c 	vldr	d6, [r7, #48]	@ 0x30
 8000efc:	ee36 7b47 	vsub.f64	d7, d6, d7
 8000f00:	ed9f 6b45 	vldr	d6, [pc, #276]	@ 8001018 <compensate_pressure+0x280>
 8000f04:	ee27 5b06 	vmul.f64	d5, d7, d6
 8000f08:	ed97 6b06 	vldr	d6, [r7, #24]
 8000f0c:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8000f10:	ed87 7b0c 	vstr	d7, [r7, #48]	@ 0x30
        var1 = ((double)calib_data->dig_p9) * pressure * pressure / 2147483648.0;
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8000f1a:	ee07 3a90 	vmov	s15, r3
 8000f1e:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000f22:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 8000f26:	ee26 6b07 	vmul.f64	d6, d6, d7
 8000f2a:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 8000f2e:	ee26 6b07 	vmul.f64	d6, d6, d7
 8000f32:	ed9f 5b3b 	vldr	d5, [pc, #236]	@ 8001020 <compensate_pressure+0x288>
 8000f36:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000f3a:	ed87 7b06 	vstr	d7, [r7, #24]
        var2 = pressure * ((double)calib_data->dig_p8) / 32768.0;
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8000f44:	ee07 3a90 	vmov	s15, r3
 8000f48:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000f4c:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 8000f50:	ee26 6b07 	vmul.f64	d6, d6, d7
 8000f54:	ed9f 5b26 	vldr	d5, [pc, #152]	@ 8000ff0 <compensate_pressure+0x258>
 8000f58:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000f5c:	ed87 7b04 	vstr	d7, [r7, #16]
        pressure = pressure + (var1 + var2 + ((double)calib_data->dig_p7)) / 16.0;
 8000f60:	ed97 6b06 	vldr	d6, [r7, #24]
 8000f64:	ed97 7b04 	vldr	d7, [r7, #16]
 8000f68:	ee36 6b07 	vadd.f64	d6, d6, d7
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8000f72:	ee07 3a90 	vmov	s15, r3
 8000f76:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000f7a:	ee36 6b07 	vadd.f64	d6, d6, d7
 8000f7e:	eeb3 5b00 	vmov.f64	d5, #48	@ 0x41800000  16.0
 8000f82:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000f86:	ed97 6b0c 	vldr	d6, [r7, #48]	@ 0x30
 8000f8a:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000f8e:	ed87 7b0c 	vstr	d7, [r7, #48]	@ 0x30

        if (pressure < pressure_min) pressure = pressure_min;
 8000f92:	ed97 6b0c 	vldr	d6, [r7, #48]	@ 0x30
 8000f96:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8000f9a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8000f9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fa2:	d504      	bpl.n	8000fae <compensate_pressure+0x216>
 8000fa4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8000fa8:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
 8000fac:	e011      	b.n	8000fd2 <compensate_pressure+0x23a>
        else if (pressure > pressure_max) pressure = pressure_max;
 8000fae:	ed97 6b0c 	vldr	d6, [r7, #48]	@ 0x30
 8000fb2:	ed97 7b08 	vldr	d7, [r7, #32]
 8000fb6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8000fba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fbe:	dd08      	ble.n	8000fd2 <compensate_pressure+0x23a>
 8000fc0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000fc4:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
 8000fc8:	e003      	b.n	8000fd2 <compensate_pressure+0x23a>
    } else {
        pressure = pressure_min;
 8000fca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8000fce:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    }
    return pressure;
 8000fd2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8000fd6:	ec43 2b17 	vmov	d7, r2, r3
}
 8000fda:	eeb0 0b47 	vmov.f64	d0, d7
 8000fde:	373c      	adds	r7, #60	@ 0x3c
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe6:	4770      	bx	lr
 8000fe8:	00000000 	.word	0x00000000
 8000fec:	40ef4000 	.word	0x40ef4000
 8000ff0:	00000000 	.word	0x00000000
 8000ff4:	40e00000 	.word	0x40e00000
 8000ff8:	00000000 	.word	0x00000000
 8000ffc:	40f00000 	.word	0x40f00000
 8001000:	00000000 	.word	0x00000000
 8001004:	41200000 	.word	0x41200000
 8001008:	00000000 	.word	0x00000000
 800100c:	41300000 	.word	0x41300000
 8001010:	00000000 	.word	0x00000000
 8001014:	40b00000 	.word	0x40b00000
 8001018:	00000000 	.word	0x00000000
 800101c:	40b86a00 	.word	0x40b86a00
 8001020:	00000000 	.word	0x00000000
 8001024:	41e00000 	.word	0x41e00000
 8001028:	00000000 	.word	0x00000000
 800102c:	40dd4c00 	.word	0x40dd4c00
 8001030:	00000000 	.word	0x00000000
 8001034:	40fadb00 	.word	0x40fadb00

08001038 <compensate_humidity>:

static double compensate_humidity(uint32_t uncomp_humidity, const bme280_calib_data_t *calib_data)
{
 8001038:	b480      	push	{r7}
 800103a:	b095      	sub	sp, #84	@ 0x54
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	6039      	str	r1, [r7, #0]
    double humidity, humidity_min = 0.0, humidity_max = 100.0;
 8001042:	f04f 0200 	mov.w	r2, #0
 8001046:	f04f 0300 	mov.w	r3, #0
 800104a:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
 800104e:	f04f 0200 	mov.w	r2, #0
 8001052:	4b6d      	ldr	r3, [pc, #436]	@ (8001208 <compensate_humidity+0x1d0>)
 8001054:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    double var1, var2, var3, var4, var5, var6;

    var1 = ((double)calib_data->t_fine) - 76800.0;
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800105c:	ee07 3a90 	vmov	s15, r3
 8001060:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001064:	ed9f 6b5c 	vldr	d6, [pc, #368]	@ 80011d8 <compensate_humidity+0x1a0>
 8001068:	ee37 7b46 	vsub.f64	d7, d7, d6
 800106c:	ed87 7b0c 	vstr	d7, [r7, #48]	@ 0x30
    var2 = (((double)calib_data->dig_h4) * 64.0 + (((double)calib_data->dig_h5) / 16384.0) * var1);
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001076:	ee07 3a90 	vmov	s15, r3
 800107a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800107e:	ed9f 6b58 	vldr	d6, [pc, #352]	@ 80011e0 <compensate_humidity+0x1a8>
 8001082:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 800108c:	ee07 3a90 	vmov	s15, r3
 8001090:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001094:	ed9f 4b54 	vldr	d4, [pc, #336]	@ 80011e8 <compensate_humidity+0x1b0>
 8001098:	ee87 5b04 	vdiv.f64	d5, d7, d4
 800109c:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 80010a0:	ee25 7b07 	vmul.f64	d7, d5, d7
 80010a4:	ee36 7b07 	vadd.f64	d7, d6, d7
 80010a8:	ed87 7b0a 	vstr	d7, [r7, #40]	@ 0x28
    var3 = uncomp_humidity - var2;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	ee07 3a90 	vmov	s15, r3
 80010b2:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 80010b6:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 80010ba:	ee36 7b47 	vsub.f64	d7, d6, d7
 80010be:	ed87 7b08 	vstr	d7, [r7, #32]
    var4 = ((double)calib_data->dig_h2) / 65536.0;
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 80010c8:	ee07 3a90 	vmov	s15, r3
 80010cc:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80010d0:	ed9f 5b47 	vldr	d5, [pc, #284]	@ 80011f0 <compensate_humidity+0x1b8>
 80010d4:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80010d8:	ed87 7b06 	vstr	d7, [r7, #24]
    var5 = (1.0 + (((double)calib_data->dig_h3) / 67108864.0) * var1);
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	7f1b      	ldrb	r3, [r3, #28]
 80010e0:	ee07 3a90 	vmov	s15, r3
 80010e4:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80010e8:	ed9f 5b43 	vldr	d5, [pc, #268]	@ 80011f8 <compensate_humidity+0x1c0>
 80010ec:	ee87 6b05 	vdiv.f64	d6, d7, d5
 80010f0:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 80010f4:	ee26 7b07 	vmul.f64	d7, d6, d7
 80010f8:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 80010fc:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001100:	ed87 7b04 	vstr	d7, [r7, #16]
    var6 = 1.0 + (((double)calib_data->dig_h6) / 67108864.0) * var1 * var5;
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	f993 3022 	ldrsb.w	r3, [r3, #34]	@ 0x22
 800110a:	ee07 3a90 	vmov	s15, r3
 800110e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001112:	ed9f 5b39 	vldr	d5, [pc, #228]	@ 80011f8 <compensate_humidity+0x1c0>
 8001116:	ee87 6b05 	vdiv.f64	d6, d7, d5
 800111a:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 800111e:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001122:	ed97 7b04 	vldr	d7, [r7, #16]
 8001126:	ee26 7b07 	vmul.f64	d7, d6, d7
 800112a:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800112e:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001132:	ed87 7b02 	vstr	d7, [r7, #8]
    var6 = var3 * var4 * (var5 * var6);
 8001136:	ed97 6b08 	vldr	d6, [r7, #32]
 800113a:	ed97 7b06 	vldr	d7, [r7, #24]
 800113e:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001142:	ed97 5b04 	vldr	d5, [r7, #16]
 8001146:	ed97 7b02 	vldr	d7, [r7, #8]
 800114a:	ee25 7b07 	vmul.f64	d7, d5, d7
 800114e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001152:	ed87 7b02 	vstr	d7, [r7, #8]
    humidity = var6 * (1.0 - ((double)calib_data->dig_h1) * var6 / 524288.0);
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	7e1b      	ldrb	r3, [r3, #24]
 800115a:	ee07 3a90 	vmov	s15, r3
 800115e:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8001162:	ed97 7b02 	vldr	d7, [r7, #8]
 8001166:	ee26 6b07 	vmul.f64	d6, d6, d7
 800116a:	ed9f 5b25 	vldr	d5, [pc, #148]	@ 8001200 <compensate_humidity+0x1c8>
 800116e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001172:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8001176:	ee36 7b47 	vsub.f64	d7, d6, d7
 800117a:	ed97 6b02 	vldr	d6, [r7, #8]
 800117e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001182:	ed87 7b12 	vstr	d7, [r7, #72]	@ 0x48

    if (humidity > humidity_max) humidity = humidity_max;
 8001186:	ed97 6b12 	vldr	d6, [r7, #72]	@ 0x48
 800118a:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 800118e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8001192:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001196:	dd04      	ble.n	80011a2 <compensate_humidity+0x16a>
 8001198:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800119c:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
 80011a0:	e00c      	b.n	80011bc <compensate_humidity+0x184>
    else if (humidity < humidity_min) humidity = humidity_min;
 80011a2:	ed97 6b12 	vldr	d6, [r7, #72]	@ 0x48
 80011a6:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 80011aa:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80011ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011b2:	d503      	bpl.n	80011bc <compensate_humidity+0x184>
 80011b4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80011b8:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

    return humidity;
 80011bc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80011c0:	ec43 2b17 	vmov	d7, r2, r3
}
 80011c4:	eeb0 0b47 	vmov.f64	d0, d7
 80011c8:	3754      	adds	r7, #84	@ 0x54
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr
 80011d2:	bf00      	nop
 80011d4:	f3af 8000 	nop.w
 80011d8:	00000000 	.word	0x00000000
 80011dc:	40f2c000 	.word	0x40f2c000
 80011e0:	00000000 	.word	0x00000000
 80011e4:	40500000 	.word	0x40500000
 80011e8:	00000000 	.word	0x00000000
 80011ec:	40d00000 	.word	0x40d00000
 80011f0:	00000000 	.word	0x00000000
 80011f4:	40f00000 	.word	0x40f00000
 80011f8:	00000000 	.word	0x00000000
 80011fc:	41900000 	.word	0x41900000
 8001200:	00000000 	.word	0x00000000
 8001204:	41200000 	.word	0x41200000
 8001208:	40590000 	.word	0x40590000

0800120c <BME280_Setup>:

/* Public API functions */
int8_t BME280_Setup(bme280_dev_t* dev, I2C_HandleTypeDef* hi2c)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b084      	sub	sp, #16
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
 8001214:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t chip_id = 0;
 8001216:	2300      	movs	r3, #0
 8001218:	73bb      	strb	r3, [r7, #14]
    uint8_t settings_sel;

    /* Store I2C handle globally */
    g_hi2c = hi2c;
 800121a:	4a44      	ldr	r2, [pc, #272]	@ (800132c <BME280_Setup+0x120>)
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	6013      	str	r3, [r2, #0]

    /* Check if device is ready */
    if (HAL_I2C_IsDeviceReady(hi2c, BME280_I2C_ADDR << 1, 3, 1000) != HAL_OK) {
 8001220:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001224:	2203      	movs	r2, #3
 8001226:	21ec      	movs	r1, #236	@ 0xec
 8001228:	6838      	ldr	r0, [r7, #0]
 800122a:	f003 fe23 	bl	8004e74 <HAL_I2C_IsDeviceReady>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d002      	beq.n	800123a <BME280_Setup+0x2e>
        return BME280_E_COMM_FAIL;
 8001234:	f06f 0301 	mvn.w	r3, #1
 8001238:	e073      	b.n	8001322 <BME280_Setup+0x116>
    }

    /* Initialize device structure */
    dev->intf = BME280_I2C_INTF;
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	2200      	movs	r2, #0
 800123e:	705a      	strb	r2, [r3, #1]
    dev->read = bme280_i2c_read;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	4a3b      	ldr	r2, [pc, #236]	@ (8001330 <BME280_Setup+0x124>)
 8001244:	605a      	str	r2, [r3, #4]
    dev->write = bme280_i2c_write;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	4a3a      	ldr	r2, [pc, #232]	@ (8001334 <BME280_Setup+0x128>)
 800124a:	609a      	str	r2, [r3, #8]
    dev->delay_us = bme280_delay_us;
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	4a3a      	ldr	r2, [pc, #232]	@ (8001338 <BME280_Setup+0x12c>)
 8001250:	60da      	str	r2, [r3, #12]
    dev->intf_ptr = NULL;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	2200      	movs	r2, #0
 8001256:	611a      	str	r2, [r3, #16]
    dev->intf_rslt = BME280_INTF_RET_SUCCESS;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	2200      	movs	r2, #0
 800125c:	751a      	strb	r2, [r3, #20]

    /* Read chip ID */
    rslt = bme280_get_regs(BME280_REG_CHIP_ID, &chip_id, 1, dev);
 800125e:	f107 010e 	add.w	r1, r7, #14
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	2201      	movs	r2, #1
 8001266:	20d0      	movs	r0, #208	@ 0xd0
 8001268:	f7ff fad2 	bl	8000810 <bme280_get_regs>
 800126c:	4603      	mov	r3, r0
 800126e:	73fb      	strb	r3, [r7, #15]
    if (rslt != BME280_OK) return rslt;
 8001270:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d002      	beq.n	800127e <BME280_Setup+0x72>
 8001278:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800127c:	e051      	b.n	8001322 <BME280_Setup+0x116>

    /* Verify chip ID */
    if (chip_id != BME280_CHIP_ID) {
 800127e:	7bbb      	ldrb	r3, [r7, #14]
 8001280:	2b60      	cmp	r3, #96	@ 0x60
 8001282:	d002      	beq.n	800128a <BME280_Setup+0x7e>
        return BME280_E_DEV_NOT_FOUND;
 8001284:	f06f 0302 	mvn.w	r3, #2
 8001288:	e04b      	b.n	8001322 <BME280_Setup+0x116>
    }
    dev->chip_id = chip_id;
 800128a:	7bba      	ldrb	r2, [r7, #14]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	701a      	strb	r2, [r3, #0]

    /* Soft reset */
    rslt = bme280_soft_reset(dev);
 8001290:	6878      	ldr	r0, [r7, #4]
 8001292:	f7ff fafb 	bl	800088c <bme280_soft_reset>
 8001296:	4603      	mov	r3, r0
 8001298:	73fb      	strb	r3, [r7, #15]
    if (rslt != BME280_OK) return rslt;
 800129a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d002      	beq.n	80012a8 <BME280_Setup+0x9c>
 80012a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012a6:	e03c      	b.n	8001322 <BME280_Setup+0x116>

    /* Get calibration data */
    rslt = get_calib_data(dev);
 80012a8:	6878      	ldr	r0, [r7, #4]
 80012aa:	f7ff fb32 	bl	8000912 <get_calib_data>
 80012ae:	4603      	mov	r3, r0
 80012b0:	73fb      	strb	r3, [r7, #15]
    if (rslt != BME280_OK) return rslt;
 80012b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d002      	beq.n	80012c0 <BME280_Setup+0xb4>
 80012ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012be:	e030      	b.n	8001322 <BME280_Setup+0x116>

    /* Configure sensor settings */
    uint8_t ctrl_hum = BME280_OVERSAMPLING_1X & 0x07;
 80012c0:	2301      	movs	r3, #1
 80012c2:	737b      	strb	r3, [r7, #13]
    uint8_t ctrl_meas, config;

    /* Set humidity oversampling */
    rslt = bme280_set_regs(BME280_REG_CTRL_HUM, &ctrl_hum, 1, dev);
 80012c4:	f107 010d 	add.w	r1, r7, #13
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	2201      	movs	r2, #1
 80012cc:	20f2      	movs	r0, #242	@ 0xf2
 80012ce:	f7ff fabe 	bl	800084e <bme280_set_regs>
 80012d2:	4603      	mov	r3, r0
 80012d4:	73fb      	strb	r3, [r7, #15]
    if (rslt != BME280_OK) return rslt;
 80012d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d002      	beq.n	80012e4 <BME280_Setup+0xd8>
 80012de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012e2:	e01e      	b.n	8001322 <BME280_Setup+0x116>

    /* Set pressure and temperature oversampling + power mode */
    ctrl_meas = (BME280_OVERSAMPLING_2X << 5) |  /* Temperature oversampling */
 80012e4:	2357      	movs	r3, #87	@ 0x57
 80012e6:	733b      	strb	r3, [r7, #12]
                (BME280_OVERSAMPLING_16X << 2) |  /* Pressure oversampling */
                BME280_POWERMODE_NORMAL;           /* Normal mode */
    rslt = bme280_set_regs(BME280_REG_CTRL_MEAS, &ctrl_meas, 1, dev);
 80012e8:	f107 010c 	add.w	r1, r7, #12
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	2201      	movs	r2, #1
 80012f0:	20f4      	movs	r0, #244	@ 0xf4
 80012f2:	f7ff faac 	bl	800084e <bme280_set_regs>
 80012f6:	4603      	mov	r3, r0
 80012f8:	73fb      	strb	r3, [r7, #15]
    if (rslt != BME280_OK) return rslt;
 80012fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d002      	beq.n	8001308 <BME280_Setup+0xfc>
 8001302:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001306:	e00c      	b.n	8001322 <BME280_Setup+0x116>

    /* Set filter and standby time */
    config = (BME280_STANDBY_TIME_62_5_MS << 5) |  /* Standby time */
 8001308:	2330      	movs	r3, #48	@ 0x30
 800130a:	72fb      	strb	r3, [r7, #11]
             (BME280_FILTER_COEFF_16 << 2);         /* Filter coefficient */
    rslt = bme280_set_regs(BME280_REG_CONFIG, &config, 1, dev);
 800130c:	f107 010b 	add.w	r1, r7, #11
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2201      	movs	r2, #1
 8001314:	20f5      	movs	r0, #245	@ 0xf5
 8001316:	f7ff fa9a 	bl	800084e <bme280_set_regs>
 800131a:	4603      	mov	r3, r0
 800131c:	73fb      	strb	r3, [r7, #15]

    return rslt;
 800131e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001322:	4618      	mov	r0, r3
 8001324:	3710      	adds	r7, #16
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}
 800132a:	bf00      	nop
 800132c:	200001f4 	.word	0x200001f4
 8001330:	08000731 	.word	0x08000731
 8001334:	08000785 	.word	0x08000785
 8001338:	080007d9 	.word	0x080007d9

0800133c <BME280_GetSensorData>:

int8_t BME280_GetSensorData(bme280_dev_t* dev, bme280_data_t* comp_data)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b088      	sub	sp, #32
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
 8001344:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t reg_data[BME280_LEN_P_T_H_DATA] = {0};
 8001346:	f107 0314 	add.w	r3, r7, #20
 800134a:	2200      	movs	r2, #0
 800134c:	601a      	str	r2, [r3, #0]
 800134e:	605a      	str	r2, [r3, #4]
    uint32_t uncomp_press, uncomp_temp, uncomp_hum;

    /* Read sensor data registers */
    rslt = bme280_get_regs(BME280_REG_DATA, reg_data, BME280_LEN_P_T_H_DATA, dev);
 8001350:	f107 0114 	add.w	r1, r7, #20
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	2208      	movs	r2, #8
 8001358:	20f7      	movs	r0, #247	@ 0xf7
 800135a:	f7ff fa59 	bl	8000810 <bme280_get_regs>
 800135e:	4603      	mov	r3, r0
 8001360:	77fb      	strb	r3, [r7, #31]
    if (rslt != BME280_OK) return rslt;
 8001362:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d002      	beq.n	8001370 <BME280_GetSensorData+0x34>
 800136a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800136e:	e02e      	b.n	80013ce <BME280_GetSensorData+0x92>

    /* Parse the read data */
    parse_sensor_data(reg_data, &uncomp_temp, &uncomp_press, &uncomp_hum);
 8001370:	f107 0308 	add.w	r3, r7, #8
 8001374:	f107 0210 	add.w	r2, r7, #16
 8001378:	f107 010c 	add.w	r1, r7, #12
 800137c:	f107 0014 	add.w	r0, r7, #20
 8001380:	f7ff fc0f 	bl	8000ba2 <parse_sensor_data>

    /* Compensate the data */
    comp_data->temperature = compensate_temperature(uncomp_temp, &dev->calib_data);
 8001384:	68fa      	ldr	r2, [r7, #12]
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	3318      	adds	r3, #24
 800138a:	4619      	mov	r1, r3
 800138c:	4610      	mov	r0, r2
 800138e:	f7ff fc53 	bl	8000c38 <compensate_temperature>
 8001392:	eeb0 7b40 	vmov.f64	d7, d0
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	ed83 7b00 	vstr	d7, [r3]
    comp_data->pressure = compensate_pressure(uncomp_press, &dev->calib_data);
 800139c:	693a      	ldr	r2, [r7, #16]
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	3318      	adds	r3, #24
 80013a2:	4619      	mov	r1, r3
 80013a4:	4610      	mov	r0, r2
 80013a6:	f7ff fcf7 	bl	8000d98 <compensate_pressure>
 80013aa:	eeb0 7b40 	vmov.f64	d7, d0
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	ed83 7b02 	vstr	d7, [r3, #8]
    comp_data->humidity = compensate_humidity(uncomp_hum, &dev->calib_data);
 80013b4:	68ba      	ldr	r2, [r7, #8]
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	3318      	adds	r3, #24
 80013ba:	4619      	mov	r1, r3
 80013bc:	4610      	mov	r0, r2
 80013be:	f7ff fe3b 	bl	8001038 <compensate_humidity>
 80013c2:	eeb0 7b40 	vmov.f64	d7, d0
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	ed83 7b04 	vstr	d7, [r3, #16]

    return BME280_OK;
 80013cc:	2300      	movs	r3, #0
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3720      	adds	r7, #32
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
	...

080013d8 <ESP8266_Init>:
static void ESP8266_ClearBuffer(ESP8266_t* esp);
static ESP8266_Status_t ESP8266_GetServerTime(ESP8266_t* esp, UART_HandleTypeDef* huart, uint32_t* timestamp);
static void ESP8266_FloatToString2Dec(float value, char *buffer);
static ESP8266_Status_t ESP8266_ParseTimestampFromResponse(const char* response, uint32_t* timestamp);

static ESP8266_Status_t ESP8266_Init(ESP8266_t* esp, UART_HandleTypeDef* huart) {
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
 80013e0:	6039      	str	r1, [r7, #0]
    esp->huart = huart;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	683a      	ldr	r2, [r7, #0]
 80013e6:	601a      	str	r2, [r3, #0]
    esp->wifi_connected = 0;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	2200      	movs	r2, #0
 80013ec:	f883 2404 	strb.w	r2, [r3, #1028]	@ 0x404

    ESP8266_ClearBuffer(esp);
 80013f0:	6878      	ldr	r0, [r7, #4]
 80013f2:	f000 fa21 	bl	8001838 <ESP8266_ClearBuffer>

    // Wait for ESP8266 boot
    HAL_Delay(3000);
 80013f6:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80013fa:	f002 fae1 	bl	80039c0 <HAL_Delay>

    // Test communication
    if (ESP8266_SendCommand(esp, "AT\r\n", "OK", 3000) != ESP8266_OK) {
 80013fe:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8001402:	4a16      	ldr	r2, [pc, #88]	@ (800145c <ESP8266_Init+0x84>)
 8001404:	4916      	ldr	r1, [pc, #88]	@ (8001460 <ESP8266_Init+0x88>)
 8001406:	6878      	ldr	r0, [r7, #4]
 8001408:	f000 f9a6 	bl	8001758 <ESP8266_SendCommand>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d001      	beq.n	8001416 <ESP8266_Init+0x3e>
        return ESP8266_ERROR;
 8001412:	2301      	movs	r3, #1
 8001414:	e01e      	b.n	8001454 <ESP8266_Init+0x7c>
    }

    // Reset ESP8266 for clean start
    ESP8266_SendCommand(esp, "AT+RST\r\n", "ready", 5000);
 8001416:	f241 3388 	movw	r3, #5000	@ 0x1388
 800141a:	4a12      	ldr	r2, [pc, #72]	@ (8001464 <ESP8266_Init+0x8c>)
 800141c:	4912      	ldr	r1, [pc, #72]	@ (8001468 <ESP8266_Init+0x90>)
 800141e:	6878      	ldr	r0, [r7, #4]
 8001420:	f000 f99a 	bl	8001758 <ESP8266_SendCommand>
    HAL_Delay(2000);
 8001424:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001428:	f002 faca 	bl	80039c0 <HAL_Delay>

    // Disable echo
    ESP8266_SendCommand(esp, "ATE0\r\n", "OK", 2000);
 800142c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001430:	4a0a      	ldr	r2, [pc, #40]	@ (800145c <ESP8266_Init+0x84>)
 8001432:	490e      	ldr	r1, [pc, #56]	@ (800146c <ESP8266_Init+0x94>)
 8001434:	6878      	ldr	r0, [r7, #4]
 8001436:	f000 f98f 	bl	8001758 <ESP8266_SendCommand>

    // Set WiFi mode to station
    if (ESP8266_SendCommand(esp, "AT+CWMODE=1\r\n", "OK", 3000) != ESP8266_OK) {
 800143a:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800143e:	4a07      	ldr	r2, [pc, #28]	@ (800145c <ESP8266_Init+0x84>)
 8001440:	490b      	ldr	r1, [pc, #44]	@ (8001470 <ESP8266_Init+0x98>)
 8001442:	6878      	ldr	r0, [r7, #4]
 8001444:	f000 f988 	bl	8001758 <ESP8266_SendCommand>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d001      	beq.n	8001452 <ESP8266_Init+0x7a>
        return ESP8266_ERROR;
 800144e:	2301      	movs	r3, #1
 8001450:	e000      	b.n	8001454 <ESP8266_Init+0x7c>
    }

    return ESP8266_OK;
 8001452:	2300      	movs	r3, #0
}
 8001454:	4618      	mov	r0, r3
 8001456:	3708      	adds	r7, #8
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	0800a500 	.word	0x0800a500
 8001460:	0800a504 	.word	0x0800a504
 8001464:	0800a50c 	.word	0x0800a50c
 8001468:	0800a514 	.word	0x0800a514
 800146c:	0800a520 	.word	0x0800a520
 8001470:	0800a528 	.word	0x0800a528

08001474 <ESP8266_ConnectWiFi>:

static ESP8266_Status_t ESP8266_ConnectWiFi(ESP8266_t* esp, const char* ssid, const char* password) {
 8001474:	b580      	push	{r7, lr}
 8001476:	b0a8      	sub	sp, #160	@ 0xa0
 8001478:	af02      	add	r7, sp, #8
 800147a:	60f8      	str	r0, [r7, #12]
 800147c:	60b9      	str	r1, [r7, #8]
 800147e:	607a      	str	r2, [r7, #4]
    char cmd[128];

    strncpy(esp->ssid, ssid, sizeof(esp->ssid) - 1);
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	f203 4305 	addw	r3, r3, #1029	@ 0x405
 8001486:	221f      	movs	r2, #31
 8001488:	68b9      	ldr	r1, [r7, #8]
 800148a:	4618      	mov	r0, r3
 800148c:	f006 ffaf 	bl	80083ee <strncpy>
    strncpy(esp->password, password, sizeof(esp->password) - 1);
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	f203 4325 	addw	r3, r3, #1061	@ 0x425
 8001496:	223f      	movs	r2, #63	@ 0x3f
 8001498:	6879      	ldr	r1, [r7, #4]
 800149a:	4618      	mov	r0, r3
 800149c:	f006 ffa7 	bl	80083ee <strncpy>

    // Disconnect from any previous connection
    ESP8266_SendCommand(esp, "AT+CWQAP\r\n", "OK", 3000);
 80014a0:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 80014a4:	4a27      	ldr	r2, [pc, #156]	@ (8001544 <ESP8266_ConnectWiFi+0xd0>)
 80014a6:	4928      	ldr	r1, [pc, #160]	@ (8001548 <ESP8266_ConnectWiFi+0xd4>)
 80014a8:	68f8      	ldr	r0, [r7, #12]
 80014aa:	f000 f955 	bl	8001758 <ESP8266_SendCommand>
    HAL_Delay(1000);
 80014ae:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80014b2:	f002 fa85 	bl	80039c0 <HAL_Delay>

    // Connect to WiFi
    snprintf(cmd, sizeof(cmd), "AT+CWJAP=\"%s\",\"%s\"\r\n", ssid, password);
 80014b6:	f107 0014 	add.w	r0, r7, #20
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	9300      	str	r3, [sp, #0]
 80014be:	68bb      	ldr	r3, [r7, #8]
 80014c0:	4a22      	ldr	r2, [pc, #136]	@ (800154c <ESP8266_ConnectWiFi+0xd8>)
 80014c2:	2180      	movs	r1, #128	@ 0x80
 80014c4:	f006 fed0 	bl	8008268 <sniprintf>

    ESP8266_Status_t result = ESP8266_SendCommand(esp, cmd, "WIFI CONNECTED", 25000);
 80014c8:	f107 0114 	add.w	r1, r7, #20
 80014cc:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 80014d0:	4a1f      	ldr	r2, [pc, #124]	@ (8001550 <ESP8266_ConnectWiFi+0xdc>)
 80014d2:	68f8      	ldr	r0, [r7, #12]
 80014d4:	f000 f940 	bl	8001758 <ESP8266_SendCommand>
 80014d8:	4603      	mov	r3, r0
 80014da:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97

    if (result == ESP8266_OK) {
 80014de:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d110      	bne.n	8001508 <ESP8266_ConnectWiFi+0x94>
        esp->wifi_connected = 1;
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	2201      	movs	r2, #1
 80014ea:	f883 2404 	strb.w	r2, [r3, #1028]	@ 0x404
        HAL_Delay(3000); // Wait for IP assignment
 80014ee:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80014f2:	f002 fa65 	bl	80039c0 <HAL_Delay>

        // Check IP address
        ESP8266_SendCommand(esp, "AT+CIFSR\r\n", "OK", 3000);
 80014f6:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 80014fa:	4a12      	ldr	r2, [pc, #72]	@ (8001544 <ESP8266_ConnectWiFi+0xd0>)
 80014fc:	4915      	ldr	r1, [pc, #84]	@ (8001554 <ESP8266_ConnectWiFi+0xe0>)
 80014fe:	68f8      	ldr	r0, [r7, #12]
 8001500:	f000 f92a 	bl	8001758 <ESP8266_SendCommand>

        return ESP8266_OK;
 8001504:	2300      	movs	r3, #0
 8001506:	e018      	b.n	800153a <ESP8266_ConnectWiFi+0xc6>
    }

    // Check alternative success responses
    if (strstr(esp->buffer, "WIFI GOT IP") || strstr(esp->buffer, "OK")) {
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	3304      	adds	r3, #4
 800150c:	4912      	ldr	r1, [pc, #72]	@ (8001558 <ESP8266_ConnectWiFi+0xe4>)
 800150e:	4618      	mov	r0, r3
 8001510:	f006 ff80 	bl	8008414 <strstr>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d108      	bne.n	800152c <ESP8266_ConnectWiFi+0xb8>
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	3304      	adds	r3, #4
 800151e:	4909      	ldr	r1, [pc, #36]	@ (8001544 <ESP8266_ConnectWiFi+0xd0>)
 8001520:	4618      	mov	r0, r3
 8001522:	f006 ff77 	bl	8008414 <strstr>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d005      	beq.n	8001538 <ESP8266_ConnectWiFi+0xc4>
        esp->wifi_connected = 1;
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	2201      	movs	r2, #1
 8001530:	f883 2404 	strb.w	r2, [r3, #1028]	@ 0x404
        return ESP8266_OK;
 8001534:	2300      	movs	r3, #0
 8001536:	e000      	b.n	800153a <ESP8266_ConnectWiFi+0xc6>
    }

    return ESP8266_ERROR;
 8001538:	2301      	movs	r3, #1
}
 800153a:	4618      	mov	r0, r3
 800153c:	3798      	adds	r7, #152	@ 0x98
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	0800a500 	.word	0x0800a500
 8001548:	0800a538 	.word	0x0800a538
 800154c:	0800a544 	.word	0x0800a544
 8001550:	0800a55c 	.word	0x0800a55c
 8001554:	0800a56c 	.word	0x0800a56c
 8001558:	0800a578 	.word	0x0800a578

0800155c <ESP8266_CheckConnection>:

static ESP8266_Status_t ESP8266_CheckConnection(ESP8266_t* esp) {
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
    if (ESP8266_SendCommand(esp, "AT+CWJAP?\r\n", "OK", 3000) == ESP8266_OK) {
 8001564:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8001568:	4a10      	ldr	r2, [pc, #64]	@ (80015ac <ESP8266_CheckConnection+0x50>)
 800156a:	4911      	ldr	r1, [pc, #68]	@ (80015b0 <ESP8266_CheckConnection+0x54>)
 800156c:	6878      	ldr	r0, [r7, #4]
 800156e:	f000 f8f3 	bl	8001758 <ESP8266_SendCommand>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d114      	bne.n	80015a2 <ESP8266_CheckConnection+0x46>
        if (strstr(esp->buffer, "No AP")) {
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	3304      	adds	r3, #4
 800157c:	490d      	ldr	r1, [pc, #52]	@ (80015b4 <ESP8266_CheckConnection+0x58>)
 800157e:	4618      	mov	r0, r3
 8001580:	f006 ff48 	bl	8008414 <strstr>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d005      	beq.n	8001596 <ESP8266_CheckConnection+0x3a>
            esp->wifi_connected = 0;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	2200      	movs	r2, #0
 800158e:	f883 2404 	strb.w	r2, [r3, #1028]	@ 0x404
            return ESP8266_WIFI_NOT_CONNECTED;
 8001592:	2303      	movs	r3, #3
 8001594:	e006      	b.n	80015a4 <ESP8266_CheckConnection+0x48>
        } else {
            esp->wifi_connected = 1;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	2201      	movs	r2, #1
 800159a:	f883 2404 	strb.w	r2, [r3, #1028]	@ 0x404
            return ESP8266_OK;
 800159e:	2300      	movs	r3, #0
 80015a0:	e000      	b.n	80015a4 <ESP8266_CheckConnection+0x48>
        }
    }
    return ESP8266_ERROR;
 80015a2:	2301      	movs	r3, #1
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	3708      	adds	r7, #8
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	0800a500 	.word	0x0800a500
 80015b0:	0800a584 	.word	0x0800a584
 80015b4:	0800a590 	.word	0x0800a590

080015b8 <ESP8266_SendHTTP>:

static ESP8266_Status_t ESP8266_SendHTTP(ESP8266_t* esp, const char* host, const char* port,
                                 const char* endpoint, const char* json_data) {
 80015b8:	b590      	push	{r4, r7, lr}
 80015ba:	f5ad 7d47 	sub.w	sp, sp, #796	@ 0x31c
 80015be:	af04      	add	r7, sp, #16
 80015c0:	f507 7442 	add.w	r4, r7, #776	@ 0x308
 80015c4:	f5a4 743f 	sub.w	r4, r4, #764	@ 0x2fc
 80015c8:	6020      	str	r0, [r4, #0]
 80015ca:	f507 7042 	add.w	r0, r7, #776	@ 0x308
 80015ce:	f5a0 7040 	sub.w	r0, r0, #768	@ 0x300
 80015d2:	6001      	str	r1, [r0, #0]
 80015d4:	f507 7142 	add.w	r1, r7, #776	@ 0x308
 80015d8:	f5a1 7141 	sub.w	r1, r1, #772	@ 0x304
 80015dc:	600a      	str	r2, [r1, #0]
 80015de:	f507 7242 	add.w	r2, r7, #776	@ 0x308
 80015e2:	f5a2 7242 	sub.w	r2, r2, #776	@ 0x308
 80015e6:	6013      	str	r3, [r2, #0]
    char cmd[128];
    char http_request[600];
    char send_cmd[32];

    if (!esp->wifi_connected) {
 80015e8:	f507 7342 	add.w	r3, r7, #776	@ 0x308
 80015ec:	f5a3 733f 	sub.w	r3, r3, #764	@ 0x2fc
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f893 3404 	ldrb.w	r3, [r3, #1028]	@ 0x404
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d101      	bne.n	80015fe <ESP8266_SendHTTP+0x46>
        return ESP8266_WIFI_NOT_CONNECTED;
 80015fa:	2303      	movs	r3, #3
 80015fc:	e097      	b.n	800172e <ESP8266_SendHTTP+0x176>
             "Host: %s:%s\r\n"
             "Content-Type: application/json\r\n"
             "Content-Length: %d\r\n"
             "Connection: close\r\n\r\n"
             "%s",
             endpoint, host, port, (int)strlen(json_data), json_data);
 80015fe:	f8d7 0318 	ldr.w	r0, [r7, #792]	@ 0x318
 8001602:	f7fe fe6d 	bl	80002e0 <strlen>
 8001606:	4603      	mov	r3, r0
    snprintf(http_request, sizeof(http_request),
 8001608:	4619      	mov	r1, r3
 800160a:	f507 7342 	add.w	r3, r7, #776	@ 0x308
 800160e:	f5a3 7342 	sub.w	r3, r3, #776	@ 0x308
 8001612:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8001616:	f8d7 2318 	ldr.w	r2, [r7, #792]	@ 0x318
 800161a:	9203      	str	r2, [sp, #12]
 800161c:	9102      	str	r1, [sp, #8]
 800161e:	f507 7242 	add.w	r2, r7, #776	@ 0x308
 8001622:	f5a2 7241 	sub.w	r2, r2, #772	@ 0x304
 8001626:	6812      	ldr	r2, [r2, #0]
 8001628:	9201      	str	r2, [sp, #4]
 800162a:	f507 7242 	add.w	r2, r7, #776	@ 0x308
 800162e:	f5a2 7240 	sub.w	r2, r2, #768	@ 0x300
 8001632:	6812      	ldr	r2, [r2, #0]
 8001634:	9200      	str	r2, [sp, #0]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a3f      	ldr	r2, [pc, #252]	@ (8001738 <ESP8266_SendHTTP+0x180>)
 800163a:	f44f 7116 	mov.w	r1, #600	@ 0x258
 800163e:	f006 fe13 	bl	8008268 <sniprintf>

    // Start TCP connection
    snprintf(cmd, sizeof(cmd), "AT+CIPSTART=\"TCP\",\"%s\",%s\r\n", host, port);
 8001642:	f507 7342 	add.w	r3, r7, #776	@ 0x308
 8001646:	f5a3 7340 	sub.w	r3, r3, #768	@ 0x300
 800164a:	f507 7022 	add.w	r0, r7, #648	@ 0x288
 800164e:	f507 7242 	add.w	r2, r7, #776	@ 0x308
 8001652:	f5a2 7241 	sub.w	r2, r2, #772	@ 0x304
 8001656:	6812      	ldr	r2, [r2, #0]
 8001658:	9200      	str	r2, [sp, #0]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a37      	ldr	r2, [pc, #220]	@ (800173c <ESP8266_SendHTTP+0x184>)
 800165e:	2180      	movs	r1, #128	@ 0x80
 8001660:	f006 fe02 	bl	8008268 <sniprintf>

    if (ESP8266_SendCommand(esp, cmd, "CONNECT", 15000) != ESP8266_OK) {
 8001664:	f507 7122 	add.w	r1, r7, #648	@ 0x288
 8001668:	f507 7342 	add.w	r3, r7, #776	@ 0x308
 800166c:	f5a3 703f 	sub.w	r0, r3, #764	@ 0x2fc
 8001670:	f643 2398 	movw	r3, #15000	@ 0x3a98
 8001674:	4a32      	ldr	r2, [pc, #200]	@ (8001740 <ESP8266_SendHTTP+0x188>)
 8001676:	6800      	ldr	r0, [r0, #0]
 8001678:	f000 f86e 	bl	8001758 <ESP8266_SendCommand>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <ESP8266_SendHTTP+0xce>
        return ESP8266_SERVER_ERROR;
 8001682:	2304      	movs	r3, #4
 8001684:	e053      	b.n	800172e <ESP8266_SendHTTP+0x176>
    }

    // Send data length
    snprintf(send_cmd, sizeof(send_cmd), "AT+CIPSEND=%d\r\n", (int)strlen(http_request));
 8001686:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800168a:	4618      	mov	r0, r3
 800168c:	f7fe fe28 	bl	80002e0 <strlen>
 8001690:	4603      	mov	r3, r0
 8001692:	f107 0010 	add.w	r0, r7, #16
 8001696:	4a2b      	ldr	r2, [pc, #172]	@ (8001744 <ESP8266_SendHTTP+0x18c>)
 8001698:	2120      	movs	r1, #32
 800169a:	f006 fde5 	bl	8008268 <sniprintf>

    if (ESP8266_SendCommand(esp, send_cmd, ">", 5000) != ESP8266_OK) {
 800169e:	f107 0110 	add.w	r1, r7, #16
 80016a2:	f507 7342 	add.w	r3, r7, #776	@ 0x308
 80016a6:	f5a3 703f 	sub.w	r0, r3, #764	@ 0x2fc
 80016aa:	f241 3388 	movw	r3, #5000	@ 0x1388
 80016ae:	4a26      	ldr	r2, [pc, #152]	@ (8001748 <ESP8266_SendHTTP+0x190>)
 80016b0:	6800      	ldr	r0, [r0, #0]
 80016b2:	f000 f851 	bl	8001758 <ESP8266_SendCommand>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d00c      	beq.n	80016d6 <ESP8266_SendHTTP+0x11e>
        ESP8266_SendCommand(esp, "AT+CIPCLOSE\r\n", "OK", 3000);
 80016bc:	f507 7342 	add.w	r3, r7, #776	@ 0x308
 80016c0:	f5a3 703f 	sub.w	r0, r3, #764	@ 0x2fc
 80016c4:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 80016c8:	4a20      	ldr	r2, [pc, #128]	@ (800174c <ESP8266_SendHTTP+0x194>)
 80016ca:	4921      	ldr	r1, [pc, #132]	@ (8001750 <ESP8266_SendHTTP+0x198>)
 80016cc:	6800      	ldr	r0, [r0, #0]
 80016ce:	f000 f843 	bl	8001758 <ESP8266_SendCommand>
        return ESP8266_ERROR;
 80016d2:	2301      	movs	r3, #1
 80016d4:	e02b      	b.n	800172e <ESP8266_SendHTTP+0x176>
    }

    // Send HTTP request
    if (ESP8266_SendCommand(esp, http_request, "SEND OK", 10000) != ESP8266_OK) {
 80016d6:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 80016da:	f507 7342 	add.w	r3, r7, #776	@ 0x308
 80016de:	f5a3 703f 	sub.w	r0, r3, #764	@ 0x2fc
 80016e2:	f242 7310 	movw	r3, #10000	@ 0x2710
 80016e6:	4a1b      	ldr	r2, [pc, #108]	@ (8001754 <ESP8266_SendHTTP+0x19c>)
 80016e8:	6800      	ldr	r0, [r0, #0]
 80016ea:	f000 f835 	bl	8001758 <ESP8266_SendCommand>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d00c      	beq.n	800170e <ESP8266_SendHTTP+0x156>
        ESP8266_SendCommand(esp, "AT+CIPCLOSE\r\n", "OK", 3000);
 80016f4:	f507 7342 	add.w	r3, r7, #776	@ 0x308
 80016f8:	f5a3 703f 	sub.w	r0, r3, #764	@ 0x2fc
 80016fc:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8001700:	4a12      	ldr	r2, [pc, #72]	@ (800174c <ESP8266_SendHTTP+0x194>)
 8001702:	4913      	ldr	r1, [pc, #76]	@ (8001750 <ESP8266_SendHTTP+0x198>)
 8001704:	6800      	ldr	r0, [r0, #0]
 8001706:	f000 f827 	bl	8001758 <ESP8266_SendCommand>
        return ESP8266_ERROR;
 800170a:	2301      	movs	r3, #1
 800170c:	e00f      	b.n	800172e <ESP8266_SendHTTP+0x176>
    }

    // Wait for response
    HAL_Delay(1000);
 800170e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001712:	f002 f955 	bl	80039c0 <HAL_Delay>

    // Close connection
    ESP8266_SendCommand(esp, "AT+CIPCLOSE\r\n", "OK", 3000);
 8001716:	f507 7342 	add.w	r3, r7, #776	@ 0x308
 800171a:	f5a3 703f 	sub.w	r0, r3, #764	@ 0x2fc
 800171e:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8001722:	4a0a      	ldr	r2, [pc, #40]	@ (800174c <ESP8266_SendHTTP+0x194>)
 8001724:	490a      	ldr	r1, [pc, #40]	@ (8001750 <ESP8266_SendHTTP+0x198>)
 8001726:	6800      	ldr	r0, [r0, #0]
 8001728:	f000 f816 	bl	8001758 <ESP8266_SendCommand>

    return ESP8266_OK;
 800172c:	2300      	movs	r3, #0
}
 800172e:	4618      	mov	r0, r3
 8001730:	f507 7743 	add.w	r7, r7, #780	@ 0x30c
 8001734:	46bd      	mov	sp, r7
 8001736:	bd90      	pop	{r4, r7, pc}
 8001738:	0800a598 	.word	0x0800a598
 800173c:	0800a604 	.word	0x0800a604
 8001740:	0800a620 	.word	0x0800a620
 8001744:	0800a628 	.word	0x0800a628
 8001748:	0800a638 	.word	0x0800a638
 800174c:	0800a500 	.word	0x0800a500
 8001750:	0800a63c 	.word	0x0800a63c
 8001754:	0800a64c 	.word	0x0800a64c

08001758 <ESP8266_SendCommand>:

static ESP8266_Status_t ESP8266_SendCommand(ESP8266_t* esp, const char* cmd, const char* expected, uint32_t timeout) {
 8001758:	b590      	push	{r4, r7, lr}
 800175a:	b087      	sub	sp, #28
 800175c:	af00      	add	r7, sp, #0
 800175e:	60f8      	str	r0, [r7, #12]
 8001760:	60b9      	str	r1, [r7, #8]
 8001762:	607a      	str	r2, [r7, #4]
 8001764:	603b      	str	r3, [r7, #0]
    uint32_t start_time = HAL_GetTick();
 8001766:	f002 f91f 	bl	80039a8 <HAL_GetTick>
 800176a:	6178      	str	r0, [r7, #20]

    ESP8266_ClearBuffer(esp);
 800176c:	68f8      	ldr	r0, [r7, #12]
 800176e:	f000 f863 	bl	8001838 <ESP8266_ClearBuffer>

    // Send command
    if (HAL_UART_Transmit(esp->huart, (uint8_t*)cmd, strlen(cmd), 2000) != HAL_OK) {
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	681c      	ldr	r4, [r3, #0]
 8001776:	68b8      	ldr	r0, [r7, #8]
 8001778:	f7fe fdb2 	bl	80002e0 <strlen>
 800177c:	4603      	mov	r3, r0
 800177e:	b29a      	uxth	r2, r3
 8001780:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001784:	68b9      	ldr	r1, [r7, #8]
 8001786:	4620      	mov	r0, r4
 8001788:	f005 fa2e 	bl	8006be8 <HAL_UART_Transmit>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d040      	beq.n	8001814 <ESP8266_SendCommand+0xbc>
        return ESP8266_ERROR;
 8001792:	2301      	movs	r3, #1
 8001794:	e047      	b.n	8001826 <ESP8266_SendCommand+0xce>
    }

    // Wait for response
    while ((HAL_GetTick() - start_time) < timeout) {
        uint8_t received_char;
        if (HAL_UART_Receive(esp->huart, &received_char, 1, 100) == HAL_OK) {
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	6818      	ldr	r0, [r3, #0]
 800179a:	f107 0113 	add.w	r1, r7, #19
 800179e:	2364      	movs	r3, #100	@ 0x64
 80017a0:	2201      	movs	r2, #1
 80017a2:	f005 faaa 	bl	8006cfa <HAL_UART_Receive>
 80017a6:	4603      	mov	r3, r0
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d133      	bne.n	8001814 <ESP8266_SendCommand+0xbc>

            // Prevent buffer overflow
            if (strlen(esp->buffer) < (ESP8266_BUFFER_SIZE - 2)) {
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	3304      	adds	r3, #4
 80017b0:	4618      	mov	r0, r3
 80017b2:	f7fe fd95 	bl	80002e0 <strlen>
 80017b6:	4603      	mov	r3, r0
 80017b8:	f240 32fd 	movw	r2, #1021	@ 0x3fd
 80017bc:	4293      	cmp	r3, r2
 80017be:	d807      	bhi.n	80017d0 <ESP8266_SendCommand+0x78>
                strncat(esp->buffer, (char*)&received_char, 1);
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	3304      	adds	r3, #4
 80017c4:	f107 0113 	add.w	r1, r7, #19
 80017c8:	2201      	movs	r2, #1
 80017ca:	4618      	mov	r0, r3
 80017cc:	f006 fdfc 	bl	80083c8 <strncat>
            }

            // Check if expected response is received
            if (expected && strstr(esp->buffer, expected)) {
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d00a      	beq.n	80017ec <ESP8266_SendCommand+0x94>
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	3304      	adds	r3, #4
 80017da:	6879      	ldr	r1, [r7, #4]
 80017dc:	4618      	mov	r0, r3
 80017de:	f006 fe19 	bl	8008414 <strstr>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d001      	beq.n	80017ec <ESP8266_SendCommand+0x94>
                return ESP8266_OK;
 80017e8:	2300      	movs	r3, #0
 80017ea:	e01c      	b.n	8001826 <ESP8266_SendCommand+0xce>
            }

            // Check for common error responses
            if (strstr(esp->buffer, "ERROR") || strstr(esp->buffer, "FAIL")) {
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	3304      	adds	r3, #4
 80017f0:	490f      	ldr	r1, [pc, #60]	@ (8001830 <ESP8266_SendCommand+0xd8>)
 80017f2:	4618      	mov	r0, r3
 80017f4:	f006 fe0e 	bl	8008414 <strstr>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d108      	bne.n	8001810 <ESP8266_SendCommand+0xb8>
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	3304      	adds	r3, #4
 8001802:	490c      	ldr	r1, [pc, #48]	@ (8001834 <ESP8266_SendCommand+0xdc>)
 8001804:	4618      	mov	r0, r3
 8001806:	f006 fe05 	bl	8008414 <strstr>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d001      	beq.n	8001814 <ESP8266_SendCommand+0xbc>
                return ESP8266_ERROR;
 8001810:	2301      	movs	r3, #1
 8001812:	e008      	b.n	8001826 <ESP8266_SendCommand+0xce>
    while ((HAL_GetTick() - start_time) < timeout) {
 8001814:	f002 f8c8 	bl	80039a8 <HAL_GetTick>
 8001818:	4602      	mov	r2, r0
 800181a:	697b      	ldr	r3, [r7, #20]
 800181c:	1ad3      	subs	r3, r2, r3
 800181e:	683a      	ldr	r2, [r7, #0]
 8001820:	429a      	cmp	r2, r3
 8001822:	d8b8      	bhi.n	8001796 <ESP8266_SendCommand+0x3e>
            }
        }
    }

    return ESP8266_TIMEOUT_ERROR;
 8001824:	2302      	movs	r3, #2
}
 8001826:	4618      	mov	r0, r3
 8001828:	371c      	adds	r7, #28
 800182a:	46bd      	mov	sp, r7
 800182c:	bd90      	pop	{r4, r7, pc}
 800182e:	bf00      	nop
 8001830:	0800a654 	.word	0x0800a654
 8001834:	0800a65c 	.word	0x0800a65c

08001838 <ESP8266_ClearBuffer>:

static void ESP8266_ClearBuffer(ESP8266_t* esp) {
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
    memset(esp->buffer, 0, ESP8266_BUFFER_SIZE);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	3304      	adds	r3, #4
 8001844:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001848:	2100      	movs	r1, #0
 800184a:	4618      	mov	r0, r3
 800184c:	f006 fda7 	bl	800839e <memset>
}
 8001850:	bf00      	nop
 8001852:	3708      	adds	r7, #8
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}

08001858 <ESP8266_FloatToString2Dec>:

static void ESP8266_FloatToString2Dec(float value, char *buffer)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b084      	sub	sp, #16
 800185c:	af00      	add	r7, sp, #0
 800185e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001862:	6038      	str	r0, [r7, #0]
  int32_t integer_part;
  int32_t decimal_part;

  if (value < 0) {
 8001864:	edd7 7a01 	vldr	s15, [r7, #4]
 8001868:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800186c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001870:	d50a      	bpl.n	8001888 <ESP8266_FloatToString2Dec+0x30>
    *buffer++ = '-';
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	1c5a      	adds	r2, r3, #1
 8001876:	603a      	str	r2, [r7, #0]
 8001878:	222d      	movs	r2, #45	@ 0x2d
 800187a:	701a      	strb	r2, [r3, #0]
    value = -value;
 800187c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001880:	eef1 7a67 	vneg.f32	s15, s15
 8001884:	edc7 7a01 	vstr	s15, [r7, #4]
  }

  integer_part = (int32_t)value;
 8001888:	edd7 7a01 	vldr	s15, [r7, #4]
 800188c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001890:	ee17 3a90 	vmov	r3, s15
 8001894:	60fb      	str	r3, [r7, #12]
  decimal_part = (int32_t)((value - integer_part) * 100 + 0.5f);
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	ee07 3a90 	vmov	s15, r3
 800189c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018a0:	ed97 7a01 	vldr	s14, [r7, #4]
 80018a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018a8:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 80018e8 <ESP8266_FloatToString2Dec+0x90>
 80018ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018b0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80018b4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80018b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018bc:	ee17 3a90 	vmov	r3, s15
 80018c0:	60bb      	str	r3, [r7, #8]

  if (decimal_part >= 100) {
 80018c2:	68bb      	ldr	r3, [r7, #8]
 80018c4:	2b63      	cmp	r3, #99	@ 0x63
 80018c6:	dd04      	ble.n	80018d2 <ESP8266_FloatToString2Dec+0x7a>
    integer_part++;
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	3301      	adds	r3, #1
 80018cc:	60fb      	str	r3, [r7, #12]
    decimal_part = 0;
 80018ce:	2300      	movs	r3, #0
 80018d0:	60bb      	str	r3, [r7, #8]
  }

  sprintf(buffer, "%ld.%02ld", integer_part, decimal_part);
 80018d2:	68bb      	ldr	r3, [r7, #8]
 80018d4:	68fa      	ldr	r2, [r7, #12]
 80018d6:	4905      	ldr	r1, [pc, #20]	@ (80018ec <ESP8266_FloatToString2Dec+0x94>)
 80018d8:	6838      	ldr	r0, [r7, #0]
 80018da:	f006 fcfb 	bl	80082d4 <siprintf>
}
 80018de:	bf00      	nop
 80018e0:	3710      	adds	r7, #16
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	42c80000 	.word	0x42c80000
 80018ec:	0800a664 	.word	0x0800a664

080018f0 <ESP8266_ParseTimestampFromResponse>:

static ESP8266_Status_t ESP8266_ParseTimestampFromResponse(const char* response, uint32_t* timestamp)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b08c      	sub	sp, #48	@ 0x30
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
 80018f8:	6039      	str	r1, [r7, #0]
  char *json_start, *unix_start, *unix_end;
  char timestamp_str[16];
  int i;

  json_start = strstr(response, "{");
 80018fa:	217b      	movs	r1, #123	@ 0x7b
 80018fc:	6878      	ldr	r0, [r7, #4]
 80018fe:	f006 fd56 	bl	80083ae <strchr>
 8001902:	6238      	str	r0, [r7, #32]
  if (json_start == NULL) {
 8001904:	6a3b      	ldr	r3, [r7, #32]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d101      	bne.n	800190e <ESP8266_ParseTimestampFromResponse+0x1e>
    return ESP8266_ERROR;
 800190a:	2301      	movs	r3, #1
 800190c:	e06d      	b.n	80019ea <ESP8266_ParseTimestampFromResponse+0xfa>
  }

  unix_start = strstr(json_start, "\"unix_s\"");
 800190e:	4939      	ldr	r1, [pc, #228]	@ (80019f4 <ESP8266_ParseTimestampFromResponse+0x104>)
 8001910:	6a38      	ldr	r0, [r7, #32]
 8001912:	f006 fd7f 	bl	8008414 <strstr>
 8001916:	62f8      	str	r0, [r7, #44]	@ 0x2c
  if (unix_start == NULL) {
 8001918:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800191a:	2b00      	cmp	r3, #0
 800191c:	d101      	bne.n	8001922 <ESP8266_ParseTimestampFromResponse+0x32>
    return ESP8266_ERROR;
 800191e:	2301      	movs	r3, #1
 8001920:	e063      	b.n	80019ea <ESP8266_ParseTimestampFromResponse+0xfa>
  }

  unix_start = strchr(unix_start, ':');
 8001922:	213a      	movs	r1, #58	@ 0x3a
 8001924:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001926:	f006 fd42 	bl	80083ae <strchr>
 800192a:	62f8      	str	r0, [r7, #44]	@ 0x2c
  if (unix_start == NULL) {
 800192c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800192e:	2b00      	cmp	r3, #0
 8001930:	d101      	bne.n	8001936 <ESP8266_ParseTimestampFromResponse+0x46>
    return ESP8266_ERROR;
 8001932:	2301      	movs	r3, #1
 8001934:	e059      	b.n	80019ea <ESP8266_ParseTimestampFromResponse+0xfa>
  }
  unix_start++;
 8001936:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001938:	3301      	adds	r3, #1
 800193a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  while (*unix_start == ' ' || *unix_start == '\t') {
 800193c:	e002      	b.n	8001944 <ESP8266_ParseTimestampFromResponse+0x54>
    unix_start++;
 800193e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001940:	3301      	adds	r3, #1
 8001942:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (*unix_start == ' ' || *unix_start == '\t') {
 8001944:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	2b20      	cmp	r3, #32
 800194a:	d0f8      	beq.n	800193e <ESP8266_ParseTimestampFromResponse+0x4e>
 800194c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	2b09      	cmp	r3, #9
 8001952:	d0f4      	beq.n	800193e <ESP8266_ParseTimestampFromResponse+0x4e>
  }

  unix_end = unix_start;
 8001954:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001956:	62bb      	str	r3, [r7, #40]	@ 0x28
  while (*unix_end >= '0' && *unix_end <= '9') {
 8001958:	e002      	b.n	8001960 <ESP8266_ParseTimestampFromResponse+0x70>
    unix_end++;
 800195a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800195c:	3301      	adds	r3, #1
 800195e:	62bb      	str	r3, [r7, #40]	@ 0x28
  while (*unix_end >= '0' && *unix_end <= '9') {
 8001960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	2b2f      	cmp	r3, #47	@ 0x2f
 8001966:	d903      	bls.n	8001970 <ESP8266_ParseTimestampFromResponse+0x80>
 8001968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800196a:	781b      	ldrb	r3, [r3, #0]
 800196c:	2b39      	cmp	r3, #57	@ 0x39
 800196e:	d9f4      	bls.n	800195a <ESP8266_ParseTimestampFromResponse+0x6a>
  }

  int timestamp_length = unix_end - unix_start;
 8001970:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001972:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001974:	1ad3      	subs	r3, r2, r3
 8001976:	61fb      	str	r3, [r7, #28]
  if (timestamp_length <= 0 || timestamp_length >= sizeof(timestamp_str)) {
 8001978:	69fb      	ldr	r3, [r7, #28]
 800197a:	2b00      	cmp	r3, #0
 800197c:	dd02      	ble.n	8001984 <ESP8266_ParseTimestampFromResponse+0x94>
 800197e:	69fb      	ldr	r3, [r7, #28]
 8001980:	2b0f      	cmp	r3, #15
 8001982:	d901      	bls.n	8001988 <ESP8266_ParseTimestampFromResponse+0x98>
    return ESP8266_ERROR;
 8001984:	2301      	movs	r3, #1
 8001986:	e030      	b.n	80019ea <ESP8266_ParseTimestampFromResponse+0xfa>
  }

  for (i = 0; i < timestamp_length; i++) {
 8001988:	2300      	movs	r3, #0
 800198a:	627b      	str	r3, [r7, #36]	@ 0x24
 800198c:	e00c      	b.n	80019a8 <ESP8266_ParseTimestampFromResponse+0xb8>
    timestamp_str[i] = unix_start[i];
 800198e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001990:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001992:	4413      	add	r3, r2
 8001994:	7819      	ldrb	r1, [r3, #0]
 8001996:	f107 020c 	add.w	r2, r7, #12
 800199a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800199c:	4413      	add	r3, r2
 800199e:	460a      	mov	r2, r1
 80019a0:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < timestamp_length; i++) {
 80019a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019a4:	3301      	adds	r3, #1
 80019a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80019a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019aa:	69fb      	ldr	r3, [r7, #28]
 80019ac:	429a      	cmp	r2, r3
 80019ae:	dbee      	blt.n	800198e <ESP8266_ParseTimestampFromResponse+0x9e>
  }
  timestamp_str[timestamp_length] = '\0';
 80019b0:	f107 020c 	add.w	r2, r7, #12
 80019b4:	69fb      	ldr	r3, [r7, #28]
 80019b6:	4413      	add	r3, r2
 80019b8:	2200      	movs	r2, #0
 80019ba:	701a      	strb	r2, [r3, #0]

  *timestamp = strtoul(timestamp_str, NULL, 10);
 80019bc:	f107 030c 	add.w	r3, r7, #12
 80019c0:	220a      	movs	r2, #10
 80019c2:	2100      	movs	r1, #0
 80019c4:	4618      	mov	r0, r3
 80019c6:	f005 ff4f 	bl	8007868 <strtoul>
 80019ca:	4602      	mov	r2, r0
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	601a      	str	r2, [r3, #0]

  if (*timestamp < 1700000000 || *timestamp > 2000000000) {
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a08      	ldr	r2, [pc, #32]	@ (80019f8 <ESP8266_ParseTimestampFromResponse+0x108>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d904      	bls.n	80019e4 <ESP8266_ParseTimestampFromResponse+0xf4>
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a07      	ldr	r2, [pc, #28]	@ (80019fc <ESP8266_ParseTimestampFromResponse+0x10c>)
 80019e0:	4293      	cmp	r3, r2
 80019e2:	d901      	bls.n	80019e8 <ESP8266_ParseTimestampFromResponse+0xf8>
    return ESP8266_ERROR;
 80019e4:	2301      	movs	r3, #1
 80019e6:	e000      	b.n	80019ea <ESP8266_ParseTimestampFromResponse+0xfa>
  }

  return ESP8266_OK;
 80019e8:	2300      	movs	r3, #0
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3730      	adds	r7, #48	@ 0x30
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	0800a670 	.word	0x0800a670
 80019f8:	6553f0ff 	.word	0x6553f0ff
 80019fc:	77359400 	.word	0x77359400

08001a00 <ESP8266_GetServerTime>:

static ESP8266_Status_t ESP8266_GetServerTime(ESP8266_t* esp, UART_HandleTypeDef* huart, uint32_t *timestamp)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	f5ad 6d8b 	sub.w	sp, sp, #1112	@ 0x458
 8001a06:	af02      	add	r7, sp, #8
 8001a08:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8001a0c:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 8001a10:	6018      	str	r0, [r3, #0]
 8001a12:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8001a16:	f5a3 6389 	sub.w	r3, r3, #1096	@ 0x448
 8001a1a:	6019      	str	r1, [r3, #0]
 8001a1c:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8001a20:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 8001a24:	601a      	str	r2, [r3, #0]
  ESP8266_Status_t status;
  char response_buffer[512];
  char at_command[256];
  int bytes_received = 0;
 8001a26:	2300      	movs	r3, #0
 8001a28:	f8c7 344c 	str.w	r3, [r7, #1100]	@ 0x44c
  uint32_t timeout_start;

  status = ESP8266_CheckConnection(esp);
 8001a2c:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8001a30:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 8001a34:	6818      	ldr	r0, [r3, #0]
 8001a36:	f7ff fd91 	bl	800155c <ESP8266_CheckConnection>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	f887 344b 	strb.w	r3, [r7, #1099]	@ 0x44b
  if (status != ESP8266_OK) {
 8001a40:	f897 344b 	ldrb.w	r3, [r7, #1099]	@ 0x44b
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d002      	beq.n	8001a4e <ESP8266_GetServerTime+0x4e>
    return status;
 8001a48:	f897 344b 	ldrb.w	r3, [r7, #1099]	@ 0x44b
 8001a4c:	e0d5      	b.n	8001bfa <ESP8266_GetServerTime+0x1fa>
  }

  memset(response_buffer, 0, sizeof(response_buffer));
 8001a4e:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001a52:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a56:	2100      	movs	r1, #0
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f006 fca0 	bl	800839e <memset>

  snprintf(at_command, sizeof(at_command), "AT+CIPSTART=\"TCP\",\"%s\",%s", SERVER_HOST, SERVER_PORT);
 8001a5e:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 8001a62:	4b68      	ldr	r3, [pc, #416]	@ (8001c04 <ESP8266_GetServerTime+0x204>)
 8001a64:	9300      	str	r3, [sp, #0]
 8001a66:	4b68      	ldr	r3, [pc, #416]	@ (8001c08 <ESP8266_GetServerTime+0x208>)
 8001a68:	4a68      	ldr	r2, [pc, #416]	@ (8001c0c <ESP8266_GetServerTime+0x20c>)
 8001a6a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a6e:	f006 fbfb 	bl	8008268 <sniprintf>
  HAL_UART_Transmit(huart, (uint8_t*)at_command, strlen(at_command), 1000);
 8001a72:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001a76:	4618      	mov	r0, r3
 8001a78:	f7fe fc32 	bl	80002e0 <strlen>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	b29a      	uxth	r2, r3
 8001a80:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 8001a84:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8001a88:	f5a3 6089 	sub.w	r0, r3, #1096	@ 0x448
 8001a8c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a90:	6800      	ldr	r0, [r0, #0]
 8001a92:	f005 f8a9 	bl	8006be8 <HAL_UART_Transmit>
  HAL_UART_Transmit(huart, (uint8_t*)"\r\n", 2, 1000);
 8001a96:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8001a9a:	f5a3 6089 	sub.w	r0, r3, #1096	@ 0x448
 8001a9e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001aa2:	2202      	movs	r2, #2
 8001aa4:	495a      	ldr	r1, [pc, #360]	@ (8001c10 <ESP8266_GetServerTime+0x210>)
 8001aa6:	6800      	ldr	r0, [r0, #0]
 8001aa8:	f005 f89e 	bl	8006be8 <HAL_UART_Transmit>
  HAL_Delay(1000);
 8001aac:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001ab0:	f001 ff86 	bl	80039c0 <HAL_Delay>

  char http_request[300];
  int request_length = snprintf(http_request, sizeof(http_request),
 8001ab4:	f107 0014 	add.w	r0, r7, #20
 8001ab8:	4b52      	ldr	r3, [pc, #328]	@ (8001c04 <ESP8266_GetServerTime+0x204>)
 8001aba:	9301      	str	r3, [sp, #4]
 8001abc:	4b52      	ldr	r3, [pc, #328]	@ (8001c08 <ESP8266_GetServerTime+0x208>)
 8001abe:	9300      	str	r3, [sp, #0]
 8001ac0:	4b54      	ldr	r3, [pc, #336]	@ (8001c14 <ESP8266_GetServerTime+0x214>)
 8001ac2:	4a55      	ldr	r2, [pc, #340]	@ (8001c18 <ESP8266_GetServerTime+0x218>)
 8001ac4:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8001ac8:	f006 fbce 	bl	8008268 <sniprintf>
 8001acc:	f8c7 0444 	str.w	r0, [r7, #1092]	@ 0x444
    "Connection: close\r\n"
    "Content-Type: application/json\r\n"
    "\r\n",
    API_TIME_ENDPOINT, SERVER_HOST, SERVER_PORT);

  snprintf(at_command, sizeof(at_command), "AT+CIPSEND=%d", request_length);
 8001ad0:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 8001ad4:	f8d7 3444 	ldr.w	r3, [r7, #1092]	@ 0x444
 8001ad8:	4a50      	ldr	r2, [pc, #320]	@ (8001c1c <ESP8266_GetServerTime+0x21c>)
 8001ada:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001ade:	f006 fbc3 	bl	8008268 <sniprintf>
  HAL_UART_Transmit(huart, (uint8_t*)at_command, strlen(at_command), 1000);
 8001ae2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f7fe fbfa 	bl	80002e0 <strlen>
 8001aec:	4603      	mov	r3, r0
 8001aee:	b29a      	uxth	r2, r3
 8001af0:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 8001af4:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8001af8:	f5a3 6089 	sub.w	r0, r3, #1096	@ 0x448
 8001afc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b00:	6800      	ldr	r0, [r0, #0]
 8001b02:	f005 f871 	bl	8006be8 <HAL_UART_Transmit>
  HAL_UART_Transmit(huart, (uint8_t*)"\r\n", 2, 1000);
 8001b06:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8001b0a:	f5a3 6089 	sub.w	r0, r3, #1096	@ 0x448
 8001b0e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b12:	2202      	movs	r2, #2
 8001b14:	493e      	ldr	r1, [pc, #248]	@ (8001c10 <ESP8266_GetServerTime+0x210>)
 8001b16:	6800      	ldr	r0, [r0, #0]
 8001b18:	f005 f866 	bl	8006be8 <HAL_UART_Transmit>
  HAL_Delay(500);
 8001b1c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001b20:	f001 ff4e 	bl	80039c0 <HAL_Delay>

  HAL_UART_Transmit(huart, (uint8_t*)http_request, request_length, 2000);
 8001b24:	f8d7 3444 	ldr.w	r3, [r7, #1092]	@ 0x444
 8001b28:	b29a      	uxth	r2, r3
 8001b2a:	f107 0114 	add.w	r1, r7, #20
 8001b2e:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8001b32:	f5a3 6089 	sub.w	r0, r3, #1096	@ 0x448
 8001b36:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001b3a:	6800      	ldr	r0, [r0, #0]
 8001b3c:	f005 f854 	bl	8006be8 <HAL_UART_Transmit>

  timeout_start = HAL_GetTick();
 8001b40:	f001 ff32 	bl	80039a8 <HAL_GetTick>
 8001b44:	f8c7 0440 	str.w	r0, [r7, #1088]	@ 0x440
  bytes_received = 0;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	f8c7 344c 	str.w	r3, [r7, #1100]	@ 0x44c

  while ((HAL_GetTick() - timeout_start) < 5000 && bytes_received < (sizeof(response_buffer) - 1)) {
 8001b4e:	e01c      	b.n	8001b8a <ESP8266_GetServerTime+0x18a>
    uint8_t received_byte;
    if (HAL_UART_Receive(huart, &received_byte, 1, 100) == HAL_OK) {
 8001b50:	f107 0113 	add.w	r1, r7, #19
 8001b54:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8001b58:	f5a3 6089 	sub.w	r0, r3, #1096	@ 0x448
 8001b5c:	2364      	movs	r3, #100	@ 0x64
 8001b5e:	2201      	movs	r2, #1
 8001b60:	6800      	ldr	r0, [r0, #0]
 8001b62:	f005 f8ca 	bl	8006cfa <HAL_UART_Receive>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d10e      	bne.n	8001b8a <ESP8266_GetServerTime+0x18a>
      response_buffer[bytes_received++] = received_byte;
 8001b6c:	f8d7 344c 	ldr.w	r3, [r7, #1100]	@ 0x44c
 8001b70:	1c5a      	adds	r2, r3, #1
 8001b72:	f8c7 244c 	str.w	r2, [r7, #1100]	@ 0x44c
 8001b76:	f507 628a 	add.w	r2, r7, #1104	@ 0x450
 8001b7a:	f2a2 423d 	subw	r2, r2, #1085	@ 0x43d
 8001b7e:	7811      	ldrb	r1, [r2, #0]
 8001b80:	f507 628a 	add.w	r2, r7, #1104	@ 0x450
 8001b84:	f5a2 7204 	sub.w	r2, r2, #528	@ 0x210
 8001b88:	54d1      	strb	r1, [r2, r3]
  while ((HAL_GetTick() - timeout_start) < 5000 && bytes_received < (sizeof(response_buffer) - 1)) {
 8001b8a:	f001 ff0d 	bl	80039a8 <HAL_GetTick>
 8001b8e:	4602      	mov	r2, r0
 8001b90:	f8d7 3440 	ldr.w	r3, [r7, #1088]	@ 0x440
 8001b94:	1ad3      	subs	r3, r2, r3
 8001b96:	f241 3287 	movw	r2, #4999	@ 0x1387
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d804      	bhi.n	8001ba8 <ESP8266_GetServerTime+0x1a8>
 8001b9e:	f8d7 344c 	ldr.w	r3, [r7, #1100]	@ 0x44c
 8001ba2:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
 8001ba6:	d9d3      	bls.n	8001b50 <ESP8266_GetServerTime+0x150>
    }
  }

  response_buffer[bytes_received] = '\0';
 8001ba8:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8001bac:	f5a3 7204 	sub.w	r2, r3, #528	@ 0x210
 8001bb0:	f8d7 344c 	ldr.w	r3, [r7, #1100]	@ 0x44c
 8001bb4:	4413      	add	r3, r2
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	701a      	strb	r2, [r3, #0]

  HAL_UART_Transmit(huart, (uint8_t*)"AT+CIPCLOSE\r\n", 13, 1000);
 8001bba:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8001bbe:	f5a3 6089 	sub.w	r0, r3, #1096	@ 0x448
 8001bc2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bc6:	220d      	movs	r2, #13
 8001bc8:	4915      	ldr	r1, [pc, #84]	@ (8001c20 <ESP8266_GetServerTime+0x220>)
 8001bca:	6800      	ldr	r0, [r0, #0]
 8001bcc:	f005 f80c 	bl	8006be8 <HAL_UART_Transmit>
  HAL_Delay(500);
 8001bd0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001bd4:	f001 fef4 	bl	80039c0 <HAL_Delay>

  if (bytes_received > 0) {
 8001bd8:	f8d7 344c 	ldr.w	r3, [r7, #1100]	@ 0x44c
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	dd0b      	ble.n	8001bf8 <ESP8266_GetServerTime+0x1f8>
    return ESP8266_ParseTimestampFromResponse(response_buffer, timestamp);
 8001be0:	f507 638a 	add.w	r3, r7, #1104	@ 0x450
 8001be4:	f2a3 434c 	subw	r3, r3, #1100	@ 0x44c
 8001be8:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 8001bec:	6819      	ldr	r1, [r3, #0]
 8001bee:	4610      	mov	r0, r2
 8001bf0:	f7ff fe7e 	bl	80018f0 <ESP8266_ParseTimestampFromResponse>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	e000      	b.n	8001bfa <ESP8266_GetServerTime+0x1fa>
  }

  return ESP8266_ERROR;
 8001bf8:	2301      	movs	r3, #1
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f507 678a 	add.w	r7, r7, #1104	@ 0x450
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	0800a6a4 	.word	0x0800a6a4
 8001c08:	0800a67c 	.word	0x0800a67c
 8001c0c:	0800a688 	.word	0x0800a688
 8001c10:	0800a6ac 	.word	0x0800a6ac
 8001c14:	0800a6b0 	.word	0x0800a6b0
 8001c18:	0800a6b8 	.word	0x0800a6b8
 8001c1c:	0800a70c 	.word	0x0800a70c
 8001c20:	0800a63c 	.word	0x0800a63c

08001c24 <ESP8266_Setup>:

// Public functions used by main
ESP8266_Status_t ESP8266_Setup(ESP8266_t* esp, UART_HandleTypeDef* huart)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b084      	sub	sp, #16
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
 8001c2c:	6039      	str	r1, [r7, #0]
  ESP8266_Status_t status;

  status = ESP8266_Init(esp, huart);
 8001c2e:	6839      	ldr	r1, [r7, #0]
 8001c30:	6878      	ldr	r0, [r7, #4]
 8001c32:	f7ff fbd1 	bl	80013d8 <ESP8266_Init>
 8001c36:	4603      	mov	r3, r0
 8001c38:	73fb      	strb	r3, [r7, #15]
  if (status != ESP8266_OK) {
 8001c3a:	7bfb      	ldrb	r3, [r7, #15]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d001      	beq.n	8001c44 <ESP8266_Setup+0x20>
    return status;
 8001c40:	7bfb      	ldrb	r3, [r7, #15]
 8001c42:	e00c      	b.n	8001c5e <ESP8266_Setup+0x3a>
  }

  status = ESP8266_ConnectWiFi(esp, WIFI_SSID, WIFI_PASSWORD);
 8001c44:	4a08      	ldr	r2, [pc, #32]	@ (8001c68 <ESP8266_Setup+0x44>)
 8001c46:	4909      	ldr	r1, [pc, #36]	@ (8001c6c <ESP8266_Setup+0x48>)
 8001c48:	6878      	ldr	r0, [r7, #4]
 8001c4a:	f7ff fc13 	bl	8001474 <ESP8266_ConnectWiFi>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	73fb      	strb	r3, [r7, #15]
  if (status != ESP8266_OK) {
 8001c52:	7bfb      	ldrb	r3, [r7, #15]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d001      	beq.n	8001c5c <ESP8266_Setup+0x38>
    return status;
 8001c58:	7bfb      	ldrb	r3, [r7, #15]
 8001c5a:	e000      	b.n	8001c5e <ESP8266_Setup+0x3a>
  }

  return ESP8266_OK;
 8001c5c:	2300      	movs	r3, #0
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	3710      	adds	r7, #16
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	0800a71c 	.word	0x0800a71c
 8001c6c:	0800a730 	.word	0x0800a730

08001c70 <ESP8266_SendSensorDataHTTP>:

ESP8266_Status_t ESP8266_SendSensorDataHTTP(ESP8266_t* esp, UART_HandleTypeDef* huart, const SensorData_t* sensor_data)
{
 8001c70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c72:	f5ad 7d61 	sub.w	sp, sp, #900	@ 0x384
 8001c76:	af16      	add	r7, sp, #88	@ 0x58
 8001c78:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 8001c7c:	f5a3 7347 	sub.w	r3, r3, #796	@ 0x31c
 8001c80:	6018      	str	r0, [r3, #0]
 8001c82:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 8001c86:	f5a3 7348 	sub.w	r3, r3, #800	@ 0x320
 8001c8a:	6019      	str	r1, [r3, #0]
 8001c8c:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 8001c90:	f5a3 7349 	sub.w	r3, r3, #804	@ 0x324
 8001c94:	601a      	str	r2, [r3, #0]
  ESP8266_Status_t status;
  char json_payload[700];  /* Reduced size for 7 measurements */
  char temp_str[12], humid_str[12], pressure_str[12], light_str[12];
  char pm25_str[12], pm10_str[12], soc_str[12];
  uint32_t server_timestamp = 0;
 8001c96:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 8001c9a:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	601a      	str	r2, [r3, #0]

  status = ESP8266_CheckConnection(esp);
 8001ca2:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 8001ca6:	f5a3 7347 	sub.w	r3, r3, #796	@ 0x31c
 8001caa:	6818      	ldr	r0, [r3, #0]
 8001cac:	f7ff fc56 	bl	800155c <ESP8266_CheckConnection>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	f887 3327 	strb.w	r3, [r7, #807]	@ 0x327
  if (status != ESP8266_OK) {
 8001cb6:	f897 3327 	ldrb.w	r3, [r7, #807]	@ 0x327
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d00b      	beq.n	8001cd6 <ESP8266_SendSensorDataHTTP+0x66>
    ESP8266_ConnectWiFi(esp, WIFI_SSID, WIFI_PASSWORD);
 8001cbe:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 8001cc2:	f5a3 7347 	sub.w	r3, r3, #796	@ 0x31c
 8001cc6:	4a73      	ldr	r2, [pc, #460]	@ (8001e94 <ESP8266_SendSensorDataHTTP+0x224>)
 8001cc8:	4973      	ldr	r1, [pc, #460]	@ (8001e98 <ESP8266_SendSensorDataHTTP+0x228>)
 8001cca:	6818      	ldr	r0, [r3, #0]
 8001ccc:	f7ff fbd2 	bl	8001474 <ESP8266_ConnectWiFi>
    return status;
 8001cd0:	f897 3327 	ldrb.w	r3, [r7, #807]	@ 0x327
 8001cd4:	e0d9      	b.n	8001e8a <ESP8266_SendSensorDataHTTP+0x21a>
  }

  ESP8266_GetServerTime(esp, huart, &server_timestamp);
 8001cd6:	f107 0210 	add.w	r2, r7, #16
 8001cda:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 8001cde:	f5a3 7148 	sub.w	r1, r3, #800	@ 0x320
 8001ce2:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 8001ce6:	f5a3 7347 	sub.w	r3, r3, #796	@ 0x31c
 8001cea:	6809      	ldr	r1, [r1, #0]
 8001cec:	6818      	ldr	r0, [r3, #0]
 8001cee:	f7ff fe87 	bl	8001a00 <ESP8266_GetServerTime>

  /* Convert float values to strings */
  ESP8266_FloatToString2Dec(sensor_data->temperature_celsius, temp_str);
 8001cf2:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 8001cf6:	f5a3 7349 	sub.w	r3, r3, #804	@ 0x324
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	edd3 7a00 	vldr	s15, [r3]
 8001d00:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001d04:	4618      	mov	r0, r3
 8001d06:	eeb0 0a67 	vmov.f32	s0, s15
 8001d0a:	f7ff fda5 	bl	8001858 <ESP8266_FloatToString2Dec>
  ESP8266_FloatToString2Dec(sensor_data->humidity_percent, humid_str);
 8001d0e:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 8001d12:	f5a3 7349 	sub.w	r3, r3, #804	@ 0x324
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	edd3 7a01 	vldr	s15, [r3, #4]
 8001d1c:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001d20:	4618      	mov	r0, r3
 8001d22:	eeb0 0a67 	vmov.f32	s0, s15
 8001d26:	f7ff fd97 	bl	8001858 <ESP8266_FloatToString2Dec>
  ESP8266_FloatToString2Dec(sensor_data->pressure_hpa, pressure_str);
 8001d2a:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 8001d2e:	f5a3 7349 	sub.w	r3, r3, #804	@ 0x324
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	edd3 7a03 	vldr	s15, [r3, #12]
 8001d38:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	eeb0 0a67 	vmov.f32	s0, s15
 8001d42:	f7ff fd89 	bl	8001858 <ESP8266_FloatToString2Dec>
  ESP8266_FloatToString2Dec(sensor_data->ambient_light_lux, light_str);
 8001d46:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 8001d4a:	f5a3 7349 	sub.w	r3, r3, #804	@ 0x324
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	edd3 7a02 	vldr	s15, [r3, #8]
 8001d54:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001d58:	4618      	mov	r0, r3
 8001d5a:	eeb0 0a67 	vmov.f32	s0, s15
 8001d5e:	f7ff fd7b 	bl	8001858 <ESP8266_FloatToString2Dec>
  ESP8266_FloatToString2Dec(sensor_data->pm2p5_ugm3, pm25_str);
 8001d62:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 8001d66:	f5a3 7349 	sub.w	r3, r3, #804	@ 0x324
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	edd3 7a04 	vldr	s15, [r3, #16]
 8001d70:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001d74:	4618      	mov	r0, r3
 8001d76:	eeb0 0a67 	vmov.f32	s0, s15
 8001d7a:	f7ff fd6d 	bl	8001858 <ESP8266_FloatToString2Dec>
  ESP8266_FloatToString2Dec(sensor_data->pm10p0_ugm3, pm10_str);
 8001d7e:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 8001d82:	f5a3 7349 	sub.w	r3, r3, #804	@ 0x324
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	edd3 7a05 	vldr	s15, [r3, #20]
 8001d8c:	f107 0320 	add.w	r3, r7, #32
 8001d90:	4618      	mov	r0, r3
 8001d92:	eeb0 0a67 	vmov.f32	s0, s15
 8001d96:	f7ff fd5f 	bl	8001858 <ESP8266_FloatToString2Dec>
  ESP8266_FloatToString2Dec(sensor_data->battery_soc_percent, soc_str);
 8001d9a:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 8001d9e:	f5a3 7349 	sub.w	r3, r3, #804	@ 0x324
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	edd3 7a06 	vldr	s15, [r3, #24]
 8001da8:	f107 0314 	add.w	r3, r7, #20
 8001dac:	4618      	mov	r0, r3
 8001dae:	eeb0 0a67 	vmov.f32	s0, s15
 8001db2:	f7ff fd51 	bl	8001858 <ESP8266_FloatToString2Dec>

  /* Build JSON payload with 7 measurements */
  snprintf(json_payload, sizeof(json_payload),
 8001db6:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 8001dba:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	603b      	str	r3, [r7, #0]
 8001dc2:	f507 724a 	add.w	r2, r7, #808	@ 0x328
 8001dc6:	f5a2 7246 	sub.w	r2, r2, #792	@ 0x318
 8001dca:	6812      	ldr	r2, [r2, #0]
 8001dcc:	f507 714a 	add.w	r1, r7, #808	@ 0x328
 8001dd0:	f5a1 7146 	sub.w	r1, r1, #792	@ 0x318
 8001dd4:	6809      	ldr	r1, [r1, #0]
 8001dd6:	f507 704a 	add.w	r0, r7, #808	@ 0x328
 8001dda:	f5a0 7046 	sub.w	r0, r0, #792	@ 0x318
 8001dde:	6800      	ldr	r0, [r0, #0]
 8001de0:	f507 744a 	add.w	r4, r7, #808	@ 0x328
 8001de4:	f5a4 7446 	sub.w	r4, r4, #792	@ 0x318
 8001de8:	6824      	ldr	r4, [r4, #0]
 8001dea:	f507 754a 	add.w	r5, r7, #808	@ 0x328
 8001dee:	f5a5 7546 	sub.w	r5, r5, #792	@ 0x318
 8001df2:	682d      	ldr	r5, [r5, #0]
 8001df4:	f507 764a 	add.w	r6, r7, #808	@ 0x328
 8001df8:	f5a6 7646 	sub.w	r6, r6, #792	@ 0x318
 8001dfc:	6836      	ldr	r6, [r6, #0]
 8001dfe:	f107 0c68 	add.w	ip, r7, #104	@ 0x68
 8001e02:	f107 0314 	add.w	r3, r7, #20
 8001e06:	9314      	str	r3, [sp, #80]	@ 0x50
 8001e08:	f107 0320 	add.w	r3, r7, #32
 8001e0c:	9313      	str	r3, [sp, #76]	@ 0x4c
 8001e0e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001e12:	9312      	str	r3, [sp, #72]	@ 0x48
 8001e14:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001e18:	9311      	str	r3, [sp, #68]	@ 0x44
 8001e1a:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001e1e:	9310      	str	r3, [sp, #64]	@ 0x40
 8001e20:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001e24:	930f      	str	r3, [sp, #60]	@ 0x3c
 8001e26:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001e2a:	930e      	str	r3, [sp, #56]	@ 0x38
 8001e2c:	960d      	str	r6, [sp, #52]	@ 0x34
 8001e2e:	950c      	str	r5, [sp, #48]	@ 0x30
 8001e30:	940b      	str	r4, [sp, #44]	@ 0x2c
 8001e32:	900a      	str	r0, [sp, #40]	@ 0x28
 8001e34:	9109      	str	r1, [sp, #36]	@ 0x24
 8001e36:	9208      	str	r2, [sp, #32]
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	9307      	str	r3, [sp, #28]
 8001e3c:	2364      	movs	r3, #100	@ 0x64
 8001e3e:	9306      	str	r3, [sp, #24]
 8001e40:	2307      	movs	r3, #7
 8001e42:	9305      	str	r3, [sp, #20]
 8001e44:	2306      	movs	r3, #6
 8001e46:	9304      	str	r3, [sp, #16]
 8001e48:	2304      	movs	r3, #4
 8001e4a:	9303      	str	r3, [sp, #12]
 8001e4c:	2305      	movs	r3, #5
 8001e4e:	9302      	str	r3, [sp, #8]
 8001e50:	2302      	movs	r3, #2
 8001e52:	9301      	str	r3, [sp, #4]
 8001e54:	2301      	movs	r3, #1
 8001e56:	9300      	str	r3, [sp, #0]
 8001e58:	4b10      	ldr	r3, [pc, #64]	@ (8001e9c <ESP8266_SendSensorDataHTTP+0x22c>)
 8001e5a:	4a11      	ldr	r2, [pc, #68]	@ (8001ea0 <ESP8266_SendSensorDataHTTP+0x230>)
 8001e5c:	f44f 712f 	mov.w	r1, #700	@ 0x2bc
 8001e60:	4660      	mov	r0, ip
 8001e62:	f006 fa01 	bl	8008268 <sniprintf>
           VAL_ID_PM2P5, VAL_ID_PM10P0, VAL_ID_SOC,
           server_timestamp, server_timestamp, server_timestamp, server_timestamp,
           server_timestamp, server_timestamp, server_timestamp,
           temp_str, humid_str, pressure_str, light_str, pm25_str, pm10_str, soc_str);

  status = ESP8266_SendHTTP(esp, SERVER_HOST, SERVER_PORT, API_DATA_ENDPOINT, json_payload);
 8001e66:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 8001e6a:	f5a3 7047 	sub.w	r0, r3, #796	@ 0x31c
 8001e6e:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8001e72:	9300      	str	r3, [sp, #0]
 8001e74:	4b0b      	ldr	r3, [pc, #44]	@ (8001ea4 <ESP8266_SendSensorDataHTTP+0x234>)
 8001e76:	4a0c      	ldr	r2, [pc, #48]	@ (8001ea8 <ESP8266_SendSensorDataHTTP+0x238>)
 8001e78:	490c      	ldr	r1, [pc, #48]	@ (8001eac <ESP8266_SendSensorDataHTTP+0x23c>)
 8001e7a:	6800      	ldr	r0, [r0, #0]
 8001e7c:	f7ff fb9c 	bl	80015b8 <ESP8266_SendHTTP>
 8001e80:	4603      	mov	r3, r0
 8001e82:	f887 3327 	strb.w	r3, [r7, #807]	@ 0x327

  return status;
 8001e86:	f897 3327 	ldrb.w	r3, [r7, #807]	@ 0x327
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f507 774b 	add.w	r7, r7, #812	@ 0x32c
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e94:	0800a71c 	.word	0x0800a71c
 8001e98:	0800a730 	.word	0x0800a730
 8001e9c:	0800a738 	.word	0x0800a738
 8001ea0:	0800a73c 	.word	0x0800a73c
 8001ea4:	0800a7b0 	.word	0x0800a7b0
 8001ea8:	0800a6a4 	.word	0x0800a6a4
 8001eac:	0800a67c 	.word	0x0800a67c

08001eb0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b084      	sub	sp, #16
 8001eb4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001eb6:	f001 fd26 	bl	8003906 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001eba:	f000 f9d9 	bl	8002270 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ebe:	f000 fb13 	bl	80024e8 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001ec2:	f000 faa1 	bl	8002408 <MX_I2C1_Init>
  MX_ADC1_Init();
 8001ec6:	f000 fa4d 	bl	8002364 <MX_ADC1_Init>
  MX_UART5_Init();
 8001eca:	f000 fadd 	bl	8002488 <MX_UART5_Init>
  /* USER CODE BEGIN 2 */

  /* Small delay to ensure peripherals are ready */
  HAL_Delay(100);
 8001ece:	2064      	movs	r0, #100	@ 0x64
 8001ed0:	f001 fd76 	bl	80039c0 <HAL_Delay>

  /* LED ON to show system start */
  HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_SET);
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001eda:	4891      	ldr	r0, [pc, #580]	@ (8002120 <main+0x270>)
 8001edc:	f002 fabe 	bl	800445c <HAL_GPIO_WritePin>
  HAL_Delay(200);
 8001ee0:	20c8      	movs	r0, #200	@ 0xc8
 8001ee2:	f001 fd6d 	bl	80039c0 <HAL_Delay>
  HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001eec:	488c      	ldr	r0, [pc, #560]	@ (8002120 <main+0x270>)
 8001eee:	f002 fab5 	bl	800445c <HAL_GPIO_WritePin>

  /* Initialize BME280 sensor first */
  int8_t bme_rslt = BME280_Setup(&bme280, &hi2c1);
 8001ef2:	498c      	ldr	r1, [pc, #560]	@ (8002124 <main+0x274>)
 8001ef4:	488c      	ldr	r0, [pc, #560]	@ (8002128 <main+0x278>)
 8001ef6:	f7ff f989 	bl	800120c <BME280_Setup>
 8001efa:	4603      	mov	r3, r0
 8001efc:	72bb      	strb	r3, [r7, #10]
  if (bme_rslt == BME280_OK) {
 8001efe:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d102      	bne.n	8001f0c <main+0x5c>
    bme280_initialized = 1;
 8001f06:	4b89      	ldr	r3, [pc, #548]	@ (800212c <main+0x27c>)
 8001f08:	2201      	movs	r2, #1
 8001f0a:	701a      	strb	r2, [r3, #0]
  }

  HAL_Delay(100);
 8001f0c:	2064      	movs	r0, #100	@ 0x64
 8001f0e:	f001 fd57 	bl	80039c0 <HAL_Delay>

  /* Initialize BH1750 sensor */
  HAL_StatusTypeDef bh_rslt = BH1750_Init(&hi2c1);
 8001f12:	4884      	ldr	r0, [pc, #528]	@ (8002124 <main+0x274>)
 8001f14:	f7fe fb82 	bl	800061c <BH1750_Init>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	727b      	strb	r3, [r7, #9]
  if (bh_rslt == HAL_OK) {
 8001f1c:	7a7b      	ldrb	r3, [r7, #9]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d102      	bne.n	8001f28 <main+0x78>
    bh1750_initialized = 1;
 8001f22:	4b83      	ldr	r3, [pc, #524]	@ (8002130 <main+0x280>)
 8001f24:	2201      	movs	r2, #1
 8001f26:	701a      	strb	r2, [r3, #0]
  }

  HAL_Delay(100);
 8001f28:	2064      	movs	r0, #100	@ 0x64
 8001f2a:	f001 fd49 	bl	80039c0 <HAL_Delay>

  /* Initialize SEN5x air quality sensor */
  int16_t sen5x_rslt = SEN5x_Setup(&hi2c1);
 8001f2e:	487d      	ldr	r0, [pc, #500]	@ (8002124 <main+0x274>)
 8001f30:	f000 ff24 	bl	8002d7c <SEN5x_Setup>
 8001f34:	4603      	mov	r3, r0
 8001f36:	80fb      	strh	r3, [r7, #6]
  if (sen5x_rslt == 0) {
 8001f38:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d102      	bne.n	8001f46 <main+0x96>
    sen5x_initialized = 1;
 8001f40:	4b7c      	ldr	r3, [pc, #496]	@ (8002134 <main+0x284>)
 8001f42:	2201      	movs	r2, #1
 8001f44:	701a      	strb	r2, [r3, #0]
  }

  HAL_Delay(100);
 8001f46:	2064      	movs	r0, #100	@ 0x64
 8001f48:	f001 fd3a 	bl	80039c0 <HAL_Delay>

  /* Initialize INA219 power monitor */
  HAL_StatusTypeDef ina_rslt = PowerMonitor_Init(&hi2c1);
 8001f4c:	4875      	ldr	r0, [pc, #468]	@ (8002124 <main+0x274>)
 8001f4e:	f000 fb49 	bl	80025e4 <PowerMonitor_Init>
 8001f52:	4603      	mov	r3, r0
 8001f54:	717b      	strb	r3, [r7, #5]
  if (ina_rslt == HAL_OK) {
 8001f56:	797b      	ldrb	r3, [r7, #5]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d102      	bne.n	8001f62 <main+0xb2>
    ina219_initialized = 1;
 8001f5c:	4b76      	ldr	r3, [pc, #472]	@ (8002138 <main+0x288>)
 8001f5e:	2201      	movs	r2, #1
 8001f60:	701a      	strb	r2, [r3, #0]
  }

  HAL_Delay(100);
 8001f62:	2064      	movs	r0, #100	@ 0x64
 8001f64:	f001 fd2c 	bl	80039c0 <HAL_Delay>

  /* Initialize ESP8266 WiFi module using library */
  ESP8266_Status_t esp_rslt = ESP8266_Setup(&esp8266, &huart5);
 8001f68:	4974      	ldr	r1, [pc, #464]	@ (800213c <main+0x28c>)
 8001f6a:	4875      	ldr	r0, [pc, #468]	@ (8002140 <main+0x290>)
 8001f6c:	f7ff fe5a 	bl	8001c24 <ESP8266_Setup>
 8001f70:	4603      	mov	r3, r0
 8001f72:	713b      	strb	r3, [r7, #4]
  if (esp_rslt == ESP8266_OK) {
 8001f74:	793b      	ldrb	r3, [r7, #4]
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d102      	bne.n	8001f80 <main+0xd0>
    data_transmission_enabled = 1;
 8001f7a:	4b72      	ldr	r3, [pc, #456]	@ (8002144 <main+0x294>)
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	701a      	strb	r2, [r3, #0]
  }

  /* Final status: Long blink if basic sensors OK */
  if (bme280_initialized && bh1750_initialized) {
 8001f80:	4b6a      	ldr	r3, [pc, #424]	@ (800212c <main+0x27c>)
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d013      	beq.n	8001fb0 <main+0x100>
 8001f88:	4b69      	ldr	r3, [pc, #420]	@ (8002130 <main+0x280>)
 8001f8a:	781b      	ldrb	r3, [r3, #0]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d00f      	beq.n	8001fb0 <main+0x100>
    HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_SET);
 8001f90:	2201      	movs	r2, #1
 8001f92:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001f96:	4862      	ldr	r0, [pc, #392]	@ (8002120 <main+0x270>)
 8001f98:	f002 fa60 	bl	800445c <HAL_GPIO_WritePin>
    HAL_Delay(1000);
 8001f9c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001fa0:	f001 fd0e 	bl	80039c0 <HAL_Delay>
    HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001faa:	485d      	ldr	r0, [pc, #372]	@ (8002120 <main+0x270>)
 8001fac:	f002 fa56 	bl	800445c <HAL_GPIO_WritePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* Read BME280 sensor data */
    int8_t bme_rslt = -1;
 8001fb0:	23ff      	movs	r3, #255	@ 0xff
 8001fb2:	73fb      	strb	r3, [r7, #15]
    if (bme280_initialized) {
 8001fb4:	4b5d      	ldr	r3, [pc, #372]	@ (800212c <main+0x27c>)
 8001fb6:	781b      	ldrb	r3, [r3, #0]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d005      	beq.n	8001fc8 <main+0x118>
      bme_rslt = BME280_GetSensorData(&bme280, &comp_data);
 8001fbc:	4962      	ldr	r1, [pc, #392]	@ (8002148 <main+0x298>)
 8001fbe:	485a      	ldr	r0, [pc, #360]	@ (8002128 <main+0x278>)
 8001fc0:	f7ff f9bc 	bl	800133c <BME280_GetSensorData>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	73fb      	strb	r3, [r7, #15]
    }

    /* Read BH1750 light sensor data */
    HAL_StatusTypeDef bh_rslt = HAL_ERROR;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	73bb      	strb	r3, [r7, #14]
    if (bh1750_initialized) {
 8001fcc:	4b58      	ldr	r3, [pc, #352]	@ (8002130 <main+0x280>)
 8001fce:	781b      	ldrb	r3, [r3, #0]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d005      	beq.n	8001fe0 <main+0x130>
      bh_rslt = BH1750_ReadLight(&hi2c1, &ambient_light_lux);
 8001fd4:	495d      	ldr	r1, [pc, #372]	@ (800214c <main+0x29c>)
 8001fd6:	4853      	ldr	r0, [pc, #332]	@ (8002124 <main+0x274>)
 8001fd8:	f7fe fb74 	bl	80006c4 <BH1750_ReadLight>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	73bb      	strb	r3, [r7, #14]
    }

    /* Read SEN5x air quality data */
    int16_t sen5x_rslt = -1;
 8001fe0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001fe4:	81bb      	strh	r3, [r7, #12]
    if (sen5x_initialized) {
 8001fe6:	4b53      	ldr	r3, [pc, #332]	@ (8002134 <main+0x284>)
 8001fe8:	781b      	ldrb	r3, [r3, #0]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d005      	beq.n	8001ffa <main+0x14a>
      sen5x_rslt = SEN5x_ReadAirQuality(&hi2c1, &air_quality_data);
 8001fee:	4958      	ldr	r1, [pc, #352]	@ (8002150 <main+0x2a0>)
 8001ff0:	484c      	ldr	r0, [pc, #304]	@ (8002124 <main+0x274>)
 8001ff2:	f000 fefd 	bl	8002df0 <SEN5x_ReadAirQuality>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	81bb      	strh	r3, [r7, #12]
    }

    /* Read INA219 power data */
    HAL_StatusTypeDef ina_rslt = HAL_ERROR;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	72fb      	strb	r3, [r7, #11]
    if (ina219_initialized) {
 8001ffe:	4b4e      	ldr	r3, [pc, #312]	@ (8002138 <main+0x288>)
 8002000:	781b      	ldrb	r3, [r3, #0]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d005      	beq.n	8002012 <main+0x162>
      ina_rslt = PowerMonitor_ReadPower(&hi2c1, &power_data);
 8002006:	4953      	ldr	r1, [pc, #332]	@ (8002154 <main+0x2a4>)
 8002008:	4846      	ldr	r0, [pc, #280]	@ (8002124 <main+0x274>)
 800200a:	f000 fb41 	bl	8002690 <PowerMonitor_ReadPower>
 800200e:	4603      	mov	r3, r0
 8002010:	72fb      	strb	r3, [r7, #11]
    }

    /* Process BME280 data */
    if (bme_rslt == BME280_OK) {
 8002012:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d157      	bne.n	80020ca <main+0x21a>
      temperature_celsius = comp_data.temperature;
 800201a:	4b4b      	ldr	r3, [pc, #300]	@ (8002148 <main+0x298>)
 800201c:	ed93 7b00 	vldr	d7, [r3]
 8002020:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002024:	4b4c      	ldr	r3, [pc, #304]	@ (8002158 <main+0x2a8>)
 8002026:	edc3 7a00 	vstr	s15, [r3]
      humidity_percent = comp_data.humidity;
 800202a:	4b47      	ldr	r3, [pc, #284]	@ (8002148 <main+0x298>)
 800202c:	ed93 7b04 	vldr	d7, [r3, #16]
 8002030:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002034:	4b49      	ldr	r3, [pc, #292]	@ (800215c <main+0x2ac>)
 8002036:	edc3 7a00 	vstr	s15, [r3]
      pressure_hpa = comp_data.pressure / 100.0f;
 800203a:	4b43      	ldr	r3, [pc, #268]	@ (8002148 <main+0x298>)
 800203c:	ed93 6b02 	vldr	d6, [r3, #8]
 8002040:	ed9f 5b35 	vldr	d5, [pc, #212]	@ 8002118 <main+0x268>
 8002044:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8002048:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800204c:	4b44      	ldr	r3, [pc, #272]	@ (8002160 <main+0x2b0>)
 800204e:	edc3 7a00 	vstr	s15, [r3]

      temperature_celsius_x100 = (int32_t)comp_data.temperature;
 8002052:	4b3d      	ldr	r3, [pc, #244]	@ (8002148 <main+0x298>)
 8002054:	ed93 7b00 	vldr	d7, [r3]
 8002058:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800205c:	ee17 2a90 	vmov	r2, s15
 8002060:	4b40      	ldr	r3, [pc, #256]	@ (8002164 <main+0x2b4>)
 8002062:	601a      	str	r2, [r3, #0]
      humidity_percent_x100 = (int32_t)comp_data.humidity;
 8002064:	4b38      	ldr	r3, [pc, #224]	@ (8002148 <main+0x298>)
 8002066:	ed93 7b04 	vldr	d7, [r3, #16]
 800206a:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800206e:	ee17 2a90 	vmov	r2, s15
 8002072:	4b3d      	ldr	r3, [pc, #244]	@ (8002168 <main+0x2b8>)
 8002074:	601a      	str	r2, [r3, #0]
      pressure_hpa_x100 = (int32_t)pressure_hpa;
 8002076:	4b3a      	ldr	r3, [pc, #232]	@ (8002160 <main+0x2b0>)
 8002078:	edd3 7a00 	vldr	s15, [r3]
 800207c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002080:	ee17 2a90 	vmov	r2, s15
 8002084:	4b39      	ldr	r3, [pc, #228]	@ (800216c <main+0x2bc>)
 8002086:	601a      	str	r2, [r3, #0]

      /* Ensure humidity is within valid range 0-100% */
      if (humidity_percent > 100.0f) {
 8002088:	4b34      	ldr	r3, [pc, #208]	@ (800215c <main+0x2ac>)
 800208a:	edd3 7a00 	vldr	s15, [r3]
 800208e:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8002170 <main+0x2c0>
 8002092:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002096:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800209a:	dd06      	ble.n	80020aa <main+0x1fa>
        humidity_percent = 100.0f;
 800209c:	4b2f      	ldr	r3, [pc, #188]	@ (800215c <main+0x2ac>)
 800209e:	4a35      	ldr	r2, [pc, #212]	@ (8002174 <main+0x2c4>)
 80020a0:	601a      	str	r2, [r3, #0]
        humidity_percent_x100 = 100;
 80020a2:	4b31      	ldr	r3, [pc, #196]	@ (8002168 <main+0x2b8>)
 80020a4:	2264      	movs	r2, #100	@ 0x64
 80020a6:	601a      	str	r2, [r3, #0]
 80020a8:	e029      	b.n	80020fe <main+0x24e>
      } else if (humidity_percent < 0.0f) {
 80020aa:	4b2c      	ldr	r3, [pc, #176]	@ (800215c <main+0x2ac>)
 80020ac:	edd3 7a00 	vldr	s15, [r3]
 80020b0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80020b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020b8:	d521      	bpl.n	80020fe <main+0x24e>
        humidity_percent = 0.0f;
 80020ba:	4b28      	ldr	r3, [pc, #160]	@ (800215c <main+0x2ac>)
 80020bc:	f04f 0200 	mov.w	r2, #0
 80020c0:	601a      	str	r2, [r3, #0]
        humidity_percent_x100 = 0;
 80020c2:	4b29      	ldr	r3, [pc, #164]	@ (8002168 <main+0x2b8>)
 80020c4:	2200      	movs	r2, #0
 80020c6:	601a      	str	r2, [r3, #0]
 80020c8:	e019      	b.n	80020fe <main+0x24e>
      }
    } else {
      bme280_read_errors++;
 80020ca:	4b2b      	ldr	r3, [pc, #172]	@ (8002178 <main+0x2c8>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	3301      	adds	r3, #1
 80020d0:	4a29      	ldr	r2, [pc, #164]	@ (8002178 <main+0x2c8>)
 80020d2:	6013      	str	r3, [r2, #0]
      temperature_celsius = 0.0f;  // Changed from -999.0f
 80020d4:	4b20      	ldr	r3, [pc, #128]	@ (8002158 <main+0x2a8>)
 80020d6:	f04f 0200 	mov.w	r2, #0
 80020da:	601a      	str	r2, [r3, #0]
      humidity_percent = 0.0f;     // Changed from -999.0f
 80020dc:	4b1f      	ldr	r3, [pc, #124]	@ (800215c <main+0x2ac>)
 80020de:	f04f 0200 	mov.w	r2, #0
 80020e2:	601a      	str	r2, [r3, #0]
      pressure_hpa = 0.0f;         // Changed from -999.0f
 80020e4:	4b1e      	ldr	r3, [pc, #120]	@ (8002160 <main+0x2b0>)
 80020e6:	f04f 0200 	mov.w	r2, #0
 80020ea:	601a      	str	r2, [r3, #0]
      temperature_celsius_x100 = 0;  // Changed from -999
 80020ec:	4b1d      	ldr	r3, [pc, #116]	@ (8002164 <main+0x2b4>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	601a      	str	r2, [r3, #0]
      humidity_percent_x100 = 0;     // Changed from -999
 80020f2:	4b1d      	ldr	r3, [pc, #116]	@ (8002168 <main+0x2b8>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	601a      	str	r2, [r3, #0]
      pressure_hpa_x100 = 0;         // Changed from -999
 80020f8:	4b1c      	ldr	r3, [pc, #112]	@ (800216c <main+0x2bc>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	601a      	str	r2, [r3, #0]
    }

    /* Process BH1750 data */
    if (bh_rslt == HAL_OK) {
 80020fe:	7bbb      	ldrb	r3, [r7, #14]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d13d      	bne.n	8002180 <main+0x2d0>
      ambient_light_lux_x100 = (int32_t)ambient_light_lux;
 8002104:	4b11      	ldr	r3, [pc, #68]	@ (800214c <main+0x29c>)
 8002106:	edd3 7a00 	vldr	s15, [r3]
 800210a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800210e:	ee17 2a90 	vmov	r2, s15
 8002112:	4b1a      	ldr	r3, [pc, #104]	@ (800217c <main+0x2cc>)
 8002114:	601a      	str	r2, [r3, #0]
 8002116:	e03f      	b.n	8002198 <main+0x2e8>
 8002118:	00000000 	.word	0x00000000
 800211c:	40590000 	.word	0x40590000
 8002120:	40022400 	.word	0x40022400
 8002124:	20000240 	.word	0x20000240
 8002128:	2000031c 	.word	0x2000031c
 800212c:	2000087d 	.word	0x2000087d
 8002130:	2000087e 	.word	0x2000087e
 8002134:	2000087f 	.word	0x2000087f
 8002138:	20000880 	.word	0x20000880
 800213c:	20000294 	.word	0x20000294
 8002140:	200003f8 	.word	0x200003f8
 8002144:	2000087c 	.word	0x2000087c
 8002148:	20000360 	.word	0x20000360
 800214c:	20000380 	.word	0x20000380
 8002150:	20000398 	.word	0x20000398
 8002154:	200003d8 	.word	0x200003d8
 8002158:	20000378 	.word	0x20000378
 800215c:	2000037c 	.word	0x2000037c
 8002160:	20000384 	.word	0x20000384
 8002164:	20000388 	.word	0x20000388
 8002168:	2000038c 	.word	0x2000038c
 800216c:	20000394 	.word	0x20000394
 8002170:	42c80000 	.word	0x42c80000
 8002174:	42c80000 	.word	0x42c80000
 8002178:	20000884 	.word	0x20000884
 800217c:	20000390 	.word	0x20000390
    } else {
      bh1750_read_errors++;
 8002180:	4b2c      	ldr	r3, [pc, #176]	@ (8002234 <main+0x384>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	3301      	adds	r3, #1
 8002186:	4a2b      	ldr	r2, [pc, #172]	@ (8002234 <main+0x384>)
 8002188:	6013      	str	r3, [r2, #0]
      ambient_light_lux = 0.0f;   // Changed from -999.0f
 800218a:	4b2b      	ldr	r3, [pc, #172]	@ (8002238 <main+0x388>)
 800218c:	f04f 0200 	mov.w	r2, #0
 8002190:	601a      	str	r2, [r3, #0]
      ambient_light_lux_x100 = 0; // Changed from -999
 8002192:	4b2a      	ldr	r3, [pc, #168]	@ (800223c <main+0x38c>)
 8002194:	2200      	movs	r2, #0
 8002196:	601a      	str	r2, [r3, #0]
    }

    /* Process SEN5x data */
    if (sen5x_rslt != 0) {
 8002198:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d004      	beq.n	80021aa <main+0x2fa>
      sen5x_read_errors++;
 80021a0:	4b27      	ldr	r3, [pc, #156]	@ (8002240 <main+0x390>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	3301      	adds	r3, #1
 80021a6:	4a26      	ldr	r2, [pc, #152]	@ (8002240 <main+0x390>)
 80021a8:	6013      	str	r3, [r2, #0]
      // Error values are already set to 0 in the SEN5x wrapper
    }

    /* Process INA219 data and calculate SOC */
    if (ina_rslt != HAL_OK) {
 80021aa:	7afb      	ldrb	r3, [r7, #11]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d102      	bne.n	80021b6 <main+0x306>
      // Error values are already set to 0 in the power monitor module
    } else {
      /* Calculate SOC using combined approach */
      PowerMonitor_CalculateSOC(&power_data);
 80021b0:	4824      	ldr	r0, [pc, #144]	@ (8002244 <main+0x394>)
 80021b2:	f000 fbc9 	bl	8002948 <PowerMonitor_CalculateSOC>
    }

    /* Prepare sensor data for transmission */
    sensor_data_for_transmission.temperature_celsius = temperature_celsius;
 80021b6:	4b24      	ldr	r3, [pc, #144]	@ (8002248 <main+0x398>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4a24      	ldr	r2, [pc, #144]	@ (800224c <main+0x39c>)
 80021bc:	6013      	str	r3, [r2, #0]
    sensor_data_for_transmission.humidity_percent = humidity_percent;
 80021be:	4b24      	ldr	r3, [pc, #144]	@ (8002250 <main+0x3a0>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4a22      	ldr	r2, [pc, #136]	@ (800224c <main+0x39c>)
 80021c4:	6053      	str	r3, [r2, #4]
    sensor_data_for_transmission.ambient_light_lux = ambient_light_lux;
 80021c6:	4b1c      	ldr	r3, [pc, #112]	@ (8002238 <main+0x388>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4a20      	ldr	r2, [pc, #128]	@ (800224c <main+0x39c>)
 80021cc:	6093      	str	r3, [r2, #8]
    sensor_data_for_transmission.pressure_hpa = pressure_hpa;
 80021ce:	4b21      	ldr	r3, [pc, #132]	@ (8002254 <main+0x3a4>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4a1e      	ldr	r2, [pc, #120]	@ (800224c <main+0x39c>)
 80021d4:	60d3      	str	r3, [r2, #12]
    sensor_data_for_transmission.pm2p5_ugm3 = air_quality_data.pm2p5_ugm3;
 80021d6:	4b20      	ldr	r3, [pc, #128]	@ (8002258 <main+0x3a8>)
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	4a1c      	ldr	r2, [pc, #112]	@ (800224c <main+0x39c>)
 80021dc:	6113      	str	r3, [r2, #16]
    sensor_data_for_transmission.pm10p0_ugm3 = air_quality_data.pm10p0_ugm3;
 80021de:	4b1e      	ldr	r3, [pc, #120]	@ (8002258 <main+0x3a8>)
 80021e0:	68db      	ldr	r3, [r3, #12]
 80021e2:	4a1a      	ldr	r2, [pc, #104]	@ (800224c <main+0x39c>)
 80021e4:	6153      	str	r3, [r2, #20]
    sensor_data_for_transmission.battery_soc_percent = power_data.soc_percent;
 80021e6:	4b17      	ldr	r3, [pc, #92]	@ (8002244 <main+0x394>)
 80021e8:	68db      	ldr	r3, [r3, #12]
 80021ea:	4a18      	ldr	r2, [pc, #96]	@ (800224c <main+0x39c>)
 80021ec:	6193      	str	r3, [r2, #24]

    /* Toggle LED to show activity */
    HAL_GPIO_TogglePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin);
 80021ee:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80021f2:	481a      	ldr	r0, [pc, #104]	@ (800225c <main+0x3ac>)
 80021f4:	f002 f94b 	bl	800448e <HAL_GPIO_TogglePin>

    /* Send data via HTTP API if enabled and connected */
    if (data_transmission_enabled && esp8266.wifi_connected) {
 80021f8:	4b19      	ldr	r3, [pc, #100]	@ (8002260 <main+0x3b0>)
 80021fa:	781b      	ldrb	r3, [r3, #0]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d013      	beq.n	8002228 <main+0x378>
 8002200:	4b18      	ldr	r3, [pc, #96]	@ (8002264 <main+0x3b4>)
 8002202:	f893 3404 	ldrb.w	r3, [r3, #1028]	@ 0x404
 8002206:	2b00      	cmp	r3, #0
 8002208:	d00e      	beq.n	8002228 <main+0x378>
      ESP8266_Status_t http_status = ESP8266_SendSensorDataHTTP(&esp8266, &huart5, &sensor_data_for_transmission);
 800220a:	4a10      	ldr	r2, [pc, #64]	@ (800224c <main+0x39c>)
 800220c:	4916      	ldr	r1, [pc, #88]	@ (8002268 <main+0x3b8>)
 800220e:	4815      	ldr	r0, [pc, #84]	@ (8002264 <main+0x3b4>)
 8002210:	f7ff fd2e 	bl	8001c70 <ESP8266_SendSensorDataHTTP>
 8002214:	4603      	mov	r3, r0
 8002216:	70fb      	strb	r3, [r7, #3]
      if (http_status != ESP8266_OK) {
 8002218:	78fb      	ldrb	r3, [r7, #3]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d004      	beq.n	8002228 <main+0x378>
        http_transmission_errors++;
 800221e:	4b13      	ldr	r3, [pc, #76]	@ (800226c <main+0x3bc>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	3301      	adds	r3, #1
 8002224:	4a11      	ldr	r2, [pc, #68]	@ (800226c <main+0x3bc>)
 8002226:	6013      	str	r3, [r2, #0]
      }
    }

    /* Wait 2 seconds before next reading */
    HAL_Delay(2000);
 8002228:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800222c:	f001 fbc8 	bl	80039c0 <HAL_Delay>
  {
 8002230:	e6be      	b.n	8001fb0 <main+0x100>
 8002232:	bf00      	nop
 8002234:	20000888 	.word	0x20000888
 8002238:	20000380 	.word	0x20000380
 800223c:	20000390 	.word	0x20000390
 8002240:	2000088c 	.word	0x2000088c
 8002244:	200003d8 	.word	0x200003d8
 8002248:	20000378 	.word	0x20000378
 800224c:	20000860 	.word	0x20000860
 8002250:	2000037c 	.word	0x2000037c
 8002254:	20000384 	.word	0x20000384
 8002258:	20000398 	.word	0x20000398
 800225c:	40022400 	.word	0x40022400
 8002260:	2000087c 	.word	0x2000087c
 8002264:	200003f8 	.word	0x200003f8
 8002268:	20000294 	.word	0x20000294
 800226c:	20000890 	.word	0x20000890

08002270 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b094      	sub	sp, #80	@ 0x50
 8002274:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002276:	f107 031c 	add.w	r3, r7, #28
 800227a:	2234      	movs	r2, #52	@ 0x34
 800227c:	2100      	movs	r1, #0
 800227e:	4618      	mov	r0, r3
 8002280:	f006 f88d 	bl	800839e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002284:	f107 0308 	add.w	r3, r7, #8
 8002288:	2200      	movs	r2, #0
 800228a:	601a      	str	r2, [r3, #0]
 800228c:	605a      	str	r2, [r3, #4]
 800228e:	609a      	str	r2, [r3, #8]
 8002290:	60da      	str	r2, [r3, #12]
 8002292:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002294:	f003 fada 	bl	800584c <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002298:	4b30      	ldr	r3, [pc, #192]	@ (800235c <SystemClock_Config+0xec>)
 800229a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800229c:	4a2f      	ldr	r2, [pc, #188]	@ (800235c <SystemClock_Config+0xec>)
 800229e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022a2:	6413      	str	r3, [r2, #64]	@ 0x40
 80022a4:	4b2d      	ldr	r3, [pc, #180]	@ (800235c <SystemClock_Config+0xec>)
 80022a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022ac:	607b      	str	r3, [r7, #4]
 80022ae:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80022b0:	4b2b      	ldr	r3, [pc, #172]	@ (8002360 <SystemClock_Config+0xf0>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a2a      	ldr	r2, [pc, #168]	@ (8002360 <SystemClock_Config+0xf0>)
 80022b6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80022ba:	6013      	str	r3, [r2, #0]
 80022bc:	4b28      	ldr	r3, [pc, #160]	@ (8002360 <SystemClock_Config+0xf0>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80022c4:	603b      	str	r3, [r7, #0]
 80022c6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80022c8:	2303      	movs	r3, #3
 80022ca:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80022cc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80022d0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80022d2:	2301      	movs	r3, #1
 80022d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80022d6:	2310      	movs	r3, #16
 80022d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80022da:	2302      	movs	r3, #2
 80022dc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80022de:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80022e2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 25;
 80022e4:	2319      	movs	r3, #25
 80022e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 432;
 80022e8:	f44f 73d8 	mov.w	r3, #432	@ 0x1b0
 80022ec:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80022ee:	2302      	movs	r3, #2
 80022f0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80022f2:	2304      	movs	r3, #4
 80022f4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80022f6:	2302      	movs	r3, #2
 80022f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022fa:	f107 031c 	add.w	r3, r7, #28
 80022fe:	4618      	mov	r0, r3
 8002300:	f003 fb04 	bl	800590c <HAL_RCC_OscConfig>
 8002304:	4603      	mov	r3, r0
 8002306:	2b00      	cmp	r3, #0
 8002308:	d001      	beq.n	800230e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800230a:	f000 f965 	bl	80025d8 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800230e:	f003 faad 	bl	800586c <HAL_PWREx_EnableOverDrive>
 8002312:	4603      	mov	r3, r0
 8002314:	2b00      	cmp	r3, #0
 8002316:	d001      	beq.n	800231c <SystemClock_Config+0xac>
  {
    Error_Handler();
 8002318:	f000 f95e 	bl	80025d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800231c:	230f      	movs	r3, #15
 800231e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002320:	2302      	movs	r3, #2
 8002322:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002324:	2300      	movs	r3, #0
 8002326:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002328:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800232c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800232e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002332:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8002334:	f107 0308 	add.w	r3, r7, #8
 8002338:	2107      	movs	r1, #7
 800233a:	4618      	mov	r0, r3
 800233c:	f003 fd94 	bl	8005e68 <HAL_RCC_ClockConfig>
 8002340:	4603      	mov	r3, r0
 8002342:	2b00      	cmp	r3, #0
 8002344:	d001      	beq.n	800234a <SystemClock_Config+0xda>
  {
    Error_Handler();
 8002346:	f000 f947 	bl	80025d8 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 800234a:	2200      	movs	r2, #0
 800234c:	2100      	movs	r1, #0
 800234e:	2000      	movs	r0, #0
 8002350:	f003 fe76 	bl	8006040 <HAL_RCC_MCOConfig>
}
 8002354:	bf00      	nop
 8002356:	3750      	adds	r7, #80	@ 0x50
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}
 800235c:	40023800 	.word	0x40023800
 8002360:	40007000 	.word	0x40007000

08002364 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b084      	sub	sp, #16
 8002368:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800236a:	463b      	mov	r3, r7
 800236c:	2200      	movs	r2, #0
 800236e:	601a      	str	r2, [r3, #0]
 8002370:	605a      	str	r2, [r3, #4]
 8002372:	609a      	str	r2, [r3, #8]
 8002374:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002376:	4b21      	ldr	r3, [pc, #132]	@ (80023fc <MX_ADC1_Init+0x98>)
 8002378:	4a21      	ldr	r2, [pc, #132]	@ (8002400 <MX_ADC1_Init+0x9c>)
 800237a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800237c:	4b1f      	ldr	r3, [pc, #124]	@ (80023fc <MX_ADC1_Init+0x98>)
 800237e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002382:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002384:	4b1d      	ldr	r3, [pc, #116]	@ (80023fc <MX_ADC1_Init+0x98>)
 8002386:	2200      	movs	r2, #0
 8002388:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800238a:	4b1c      	ldr	r3, [pc, #112]	@ (80023fc <MX_ADC1_Init+0x98>)
 800238c:	2200      	movs	r2, #0
 800238e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002390:	4b1a      	ldr	r3, [pc, #104]	@ (80023fc <MX_ADC1_Init+0x98>)
 8002392:	2200      	movs	r2, #0
 8002394:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002396:	4b19      	ldr	r3, [pc, #100]	@ (80023fc <MX_ADC1_Init+0x98>)
 8002398:	2200      	movs	r2, #0
 800239a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800239e:	4b17      	ldr	r3, [pc, #92]	@ (80023fc <MX_ADC1_Init+0x98>)
 80023a0:	2200      	movs	r2, #0
 80023a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80023a4:	4b15      	ldr	r3, [pc, #84]	@ (80023fc <MX_ADC1_Init+0x98>)
 80023a6:	4a17      	ldr	r2, [pc, #92]	@ (8002404 <MX_ADC1_Init+0xa0>)
 80023a8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80023aa:	4b14      	ldr	r3, [pc, #80]	@ (80023fc <MX_ADC1_Init+0x98>)
 80023ac:	2200      	movs	r2, #0
 80023ae:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80023b0:	4b12      	ldr	r3, [pc, #72]	@ (80023fc <MX_ADC1_Init+0x98>)
 80023b2:	2201      	movs	r2, #1
 80023b4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80023b6:	4b11      	ldr	r3, [pc, #68]	@ (80023fc <MX_ADC1_Init+0x98>)
 80023b8:	2200      	movs	r2, #0
 80023ba:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80023be:	4b0f      	ldr	r3, [pc, #60]	@ (80023fc <MX_ADC1_Init+0x98>)
 80023c0:	2201      	movs	r2, #1
 80023c2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80023c4:	480d      	ldr	r0, [pc, #52]	@ (80023fc <MX_ADC1_Init+0x98>)
 80023c6:	f001 fb1f 	bl	8003a08 <HAL_ADC_Init>
 80023ca:	4603      	mov	r3, r0
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d001      	beq.n	80023d4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80023d0:	f000 f902 	bl	80025d8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80023d4:	2300      	movs	r3, #0
 80023d6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80023d8:	2301      	movs	r3, #1
 80023da:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 80023dc:	2303      	movs	r3, #3
 80023de:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80023e0:	463b      	mov	r3, r7
 80023e2:	4619      	mov	r1, r3
 80023e4:	4805      	ldr	r0, [pc, #20]	@ (80023fc <MX_ADC1_Init+0x98>)
 80023e6:	f001 fb53 	bl	8003a90 <HAL_ADC_ConfigChannel>
 80023ea:	4603      	mov	r3, r0
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d001      	beq.n	80023f4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80023f0:	f000 f8f2 	bl	80025d8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80023f4:	bf00      	nop
 80023f6:	3710      	adds	r7, #16
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	200001f8 	.word	0x200001f8
 8002400:	40012000 	.word	0x40012000
 8002404:	0f000001 	.word	0x0f000001

08002408 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800240c:	4b1b      	ldr	r3, [pc, #108]	@ (800247c <MX_I2C1_Init+0x74>)
 800240e:	4a1c      	ldr	r2, [pc, #112]	@ (8002480 <MX_I2C1_Init+0x78>)
 8002410:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 8002412:	4b1a      	ldr	r3, [pc, #104]	@ (800247c <MX_I2C1_Init+0x74>)
 8002414:	4a1b      	ldr	r2, [pc, #108]	@ (8002484 <MX_I2C1_Init+0x7c>)
 8002416:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002418:	4b18      	ldr	r3, [pc, #96]	@ (800247c <MX_I2C1_Init+0x74>)
 800241a:	2200      	movs	r2, #0
 800241c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800241e:	4b17      	ldr	r3, [pc, #92]	@ (800247c <MX_I2C1_Init+0x74>)
 8002420:	2201      	movs	r2, #1
 8002422:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002424:	4b15      	ldr	r3, [pc, #84]	@ (800247c <MX_I2C1_Init+0x74>)
 8002426:	2200      	movs	r2, #0
 8002428:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800242a:	4b14      	ldr	r3, [pc, #80]	@ (800247c <MX_I2C1_Init+0x74>)
 800242c:	2200      	movs	r2, #0
 800242e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002430:	4b12      	ldr	r3, [pc, #72]	@ (800247c <MX_I2C1_Init+0x74>)
 8002432:	2200      	movs	r2, #0
 8002434:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002436:	4b11      	ldr	r3, [pc, #68]	@ (800247c <MX_I2C1_Init+0x74>)
 8002438:	2200      	movs	r2, #0
 800243a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800243c:	4b0f      	ldr	r3, [pc, #60]	@ (800247c <MX_I2C1_Init+0x74>)
 800243e:	2200      	movs	r2, #0
 8002440:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002442:	480e      	ldr	r0, [pc, #56]	@ (800247c <MX_I2C1_Init+0x74>)
 8002444:	f002 f83e 	bl	80044c4 <HAL_I2C_Init>
 8002448:	4603      	mov	r3, r0
 800244a:	2b00      	cmp	r3, #0
 800244c:	d001      	beq.n	8002452 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800244e:	f000 f8c3 	bl	80025d8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002452:	2100      	movs	r1, #0
 8002454:	4809      	ldr	r0, [pc, #36]	@ (800247c <MX_I2C1_Init+0x74>)
 8002456:	f003 f961 	bl	800571c <HAL_I2CEx_ConfigAnalogFilter>
 800245a:	4603      	mov	r3, r0
 800245c:	2b00      	cmp	r3, #0
 800245e:	d001      	beq.n	8002464 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002460:	f000 f8ba 	bl	80025d8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002464:	2100      	movs	r1, #0
 8002466:	4805      	ldr	r0, [pc, #20]	@ (800247c <MX_I2C1_Init+0x74>)
 8002468:	f003 f9a3 	bl	80057b2 <HAL_I2CEx_ConfigDigitalFilter>
 800246c:	4603      	mov	r3, r0
 800246e:	2b00      	cmp	r3, #0
 8002470:	d001      	beq.n	8002476 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002472:	f000 f8b1 	bl	80025d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002476:	bf00      	nop
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	20000240 	.word	0x20000240
 8002480:	40005400 	.word	0x40005400
 8002484:	20404768 	.word	0x20404768

08002488 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 800248c:	4b14      	ldr	r3, [pc, #80]	@ (80024e0 <MX_UART5_Init+0x58>)
 800248e:	4a15      	ldr	r2, [pc, #84]	@ (80024e4 <MX_UART5_Init+0x5c>)
 8002490:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8002492:	4b13      	ldr	r3, [pc, #76]	@ (80024e0 <MX_UART5_Init+0x58>)
 8002494:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002498:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800249a:	4b11      	ldr	r3, [pc, #68]	@ (80024e0 <MX_UART5_Init+0x58>)
 800249c:	2200      	movs	r2, #0
 800249e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80024a0:	4b0f      	ldr	r3, [pc, #60]	@ (80024e0 <MX_UART5_Init+0x58>)
 80024a2:	2200      	movs	r2, #0
 80024a4:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80024a6:	4b0e      	ldr	r3, [pc, #56]	@ (80024e0 <MX_UART5_Init+0x58>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80024ac:	4b0c      	ldr	r3, [pc, #48]	@ (80024e0 <MX_UART5_Init+0x58>)
 80024ae:	220c      	movs	r2, #12
 80024b0:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024b2:	4b0b      	ldr	r3, [pc, #44]	@ (80024e0 <MX_UART5_Init+0x58>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80024b8:	4b09      	ldr	r3, [pc, #36]	@ (80024e0 <MX_UART5_Init+0x58>)
 80024ba:	2200      	movs	r2, #0
 80024bc:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80024be:	4b08      	ldr	r3, [pc, #32]	@ (80024e0 <MX_UART5_Init+0x58>)
 80024c0:	2200      	movs	r2, #0
 80024c2:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80024c4:	4b06      	ldr	r3, [pc, #24]	@ (80024e0 <MX_UART5_Init+0x58>)
 80024c6:	2200      	movs	r2, #0
 80024c8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80024ca:	4805      	ldr	r0, [pc, #20]	@ (80024e0 <MX_UART5_Init+0x58>)
 80024cc:	f004 fb3e 	bl	8006b4c <HAL_UART_Init>
 80024d0:	4603      	mov	r3, r0
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d001      	beq.n	80024da <MX_UART5_Init+0x52>
  {
    Error_Handler();
 80024d6:	f000 f87f 	bl	80025d8 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80024da:	bf00      	nop
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	20000294 	.word	0x20000294
 80024e4:	40005000 	.word	0x40005000

080024e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b08a      	sub	sp, #40	@ 0x28
 80024ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024ee:	f107 0314 	add.w	r3, r7, #20
 80024f2:	2200      	movs	r2, #0
 80024f4:	601a      	str	r2, [r3, #0]
 80024f6:	605a      	str	r2, [r3, #4]
 80024f8:	609a      	str	r2, [r3, #8]
 80024fa:	60da      	str	r2, [r3, #12]
 80024fc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */

/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80024fe:	4b33      	ldr	r3, [pc, #204]	@ (80025cc <MX_GPIO_Init+0xe4>)
 8002500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002502:	4a32      	ldr	r2, [pc, #200]	@ (80025cc <MX_GPIO_Init+0xe4>)
 8002504:	f043 0302 	orr.w	r3, r3, #2
 8002508:	6313      	str	r3, [r2, #48]	@ 0x30
 800250a:	4b30      	ldr	r3, [pc, #192]	@ (80025cc <MX_GPIO_Init+0xe4>)
 800250c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800250e:	f003 0302 	and.w	r3, r3, #2
 8002512:	613b      	str	r3, [r7, #16]
 8002514:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002516:	4b2d      	ldr	r3, [pc, #180]	@ (80025cc <MX_GPIO_Init+0xe4>)
 8002518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800251a:	4a2c      	ldr	r2, [pc, #176]	@ (80025cc <MX_GPIO_Init+0xe4>)
 800251c:	f043 0304 	orr.w	r3, r3, #4
 8002520:	6313      	str	r3, [r2, #48]	@ 0x30
 8002522:	4b2a      	ldr	r3, [pc, #168]	@ (80025cc <MX_GPIO_Init+0xe4>)
 8002524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002526:	f003 0304 	and.w	r3, r3, #4
 800252a:	60fb      	str	r3, [r7, #12]
 800252c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800252e:	4b27      	ldr	r3, [pc, #156]	@ (80025cc <MX_GPIO_Init+0xe4>)
 8002530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002532:	4a26      	ldr	r2, [pc, #152]	@ (80025cc <MX_GPIO_Init+0xe4>)
 8002534:	f043 0308 	orr.w	r3, r3, #8
 8002538:	6313      	str	r3, [r2, #48]	@ 0x30
 800253a:	4b24      	ldr	r3, [pc, #144]	@ (80025cc <MX_GPIO_Init+0xe4>)
 800253c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800253e:	f003 0308 	and.w	r3, r3, #8
 8002542:	60bb      	str	r3, [r7, #8]
 8002544:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002546:	4b21      	ldr	r3, [pc, #132]	@ (80025cc <MX_GPIO_Init+0xe4>)
 8002548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800254a:	4a20      	ldr	r2, [pc, #128]	@ (80025cc <MX_GPIO_Init+0xe4>)
 800254c:	f043 0301 	orr.w	r3, r3, #1
 8002550:	6313      	str	r3, [r2, #48]	@ 0x30
 8002552:	4b1e      	ldr	r3, [pc, #120]	@ (80025cc <MX_GPIO_Init+0xe4>)
 8002554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002556:	f003 0301 	and.w	r3, r3, #1
 800255a:	607b      	str	r3, [r7, #4]
 800255c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800255e:	4b1b      	ldr	r3, [pc, #108]	@ (80025cc <MX_GPIO_Init+0xe4>)
 8002560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002562:	4a1a      	ldr	r2, [pc, #104]	@ (80025cc <MX_GPIO_Init+0xe4>)
 8002564:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002568:	6313      	str	r3, [r2, #48]	@ 0x30
 800256a:	4b18      	ldr	r3, [pc, #96]	@ (80025cc <MX_GPIO_Init+0xe4>)
 800256c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800256e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002572:	603b      	str	r3, [r7, #0]
 8002574:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BOOST_EN_GPIO_Port, BOOST_EN_Pin, GPIO_PIN_RESET);
 8002576:	2200      	movs	r2, #0
 8002578:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800257c:	4814      	ldr	r0, [pc, #80]	@ (80025d0 <MX_GPIO_Init+0xe8>)
 800257e:	f001 ff6d 	bl	800445c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BOOST_EN_Pin */
  GPIO_InitStruct.Pin = BOOST_EN_Pin;
 8002582:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002586:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002588:	2301      	movs	r3, #1
 800258a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800258c:	2300      	movs	r3, #0
 800258e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002590:	2300      	movs	r3, #0
 8002592:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BOOST_EN_GPIO_Port, &GPIO_InitStruct);
 8002594:	f107 0314 	add.w	r3, r7, #20
 8002598:	4619      	mov	r1, r3
 800259a:	480d      	ldr	r0, [pc, #52]	@ (80025d0 <MX_GPIO_Init+0xe8>)
 800259c:	f001 fdb2 	bl	8004104 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80025a0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80025a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025a6:	2302      	movs	r3, #2
 80025a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025aa:	2300      	movs	r3, #0
 80025ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025ae:	2300      	movs	r3, #0
 80025b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80025b2:	2300      	movs	r3, #0
 80025b4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025b6:	f107 0314 	add.w	r3, r7, #20
 80025ba:	4619      	mov	r1, r3
 80025bc:	4805      	ldr	r0, [pc, #20]	@ (80025d4 <MX_GPIO_Init+0xec>)
 80025be:	f001 fda1 	bl	8004104 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */

/* USER CODE END MX_GPIO_Init_2 */
}
 80025c2:	bf00      	nop
 80025c4:	3728      	adds	r7, #40	@ 0x28
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	bf00      	nop
 80025cc:	40023800 	.word	0x40023800
 80025d0:	40020800 	.word	0x40020800
 80025d4:	40020000 	.word	0x40020000

080025d8 <Error_Handler>:
/* USER CODE BEGIN 4 */

/* USER CODE END 4 */

void Error_Handler(void)
{
 80025d8:	b480      	push	{r7}
 80025da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80025dc:	b672      	cpsid	i
}
 80025de:	bf00      	nop
  __disable_irq();
  while (1)
 80025e0:	bf00      	nop
 80025e2:	e7fd      	b.n	80025e0 <Error_Handler+0x8>

080025e4 <PowerMonitor_Init>:
		};

#define LIPO_32V_CURVE_POINTS (sizeof(lipo_32v_discharge_curve) / sizeof(battery_curve_point_t))

HAL_StatusTypeDef PowerMonitor_Init(I2C_HandleTypeDef* hi2c)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b088      	sub	sp, #32
 80025e8:	af04      	add	r7, sp, #16
 80025ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint8_t config_data[2];

  // Check if INA219 is ready
  status = HAL_I2C_IsDeviceReady(hi2c, INA219_ADDR << 1, 3, 500);
 80025ec:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80025f0:	2203      	movs	r2, #3
 80025f2:	2180      	movs	r1, #128	@ 0x80
 80025f4:	6878      	ldr	r0, [r7, #4]
 80025f6:	f002 fc3d 	bl	8004e74 <HAL_I2C_IsDeviceReady>
 80025fa:	4603      	mov	r3, r0
 80025fc:	73fb      	strb	r3, [r7, #15]
  if (status != HAL_OK) {
 80025fe:	7bfb      	ldrb	r3, [r7, #15]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d001      	beq.n	8002608 <PowerMonitor_Init+0x24>
    return status;
 8002604:	7bfb      	ldrb	r3, [r7, #15]
 8002606:	e03e      	b.n	8002686 <PowerMonitor_Init+0xa2>
  }

  // Configure INA219
  uint16_t config = INA219_CONFIG_16V_RANGE | INA219_CONFIG_GAIN_320MV |
 8002608:	f643 4307 	movw	r3, #15367	@ 0x3c07
 800260c:	81bb      	strh	r3, [r7, #12]
                    INA219_CONFIG_12BIT_ADC | INA219_CONFIG_CONT_MODE;

  config_data[0] = (config >> 8) & 0xFF;
 800260e:	89bb      	ldrh	r3, [r7, #12]
 8002610:	0a1b      	lsrs	r3, r3, #8
 8002612:	b29b      	uxth	r3, r3
 8002614:	b2db      	uxtb	r3, r3
 8002616:	723b      	strb	r3, [r7, #8]
  config_data[1] = config & 0xFF;
 8002618:	89bb      	ldrh	r3, [r7, #12]
 800261a:	b2db      	uxtb	r3, r3
 800261c:	727b      	strb	r3, [r7, #9]

  status = HAL_I2C_Mem_Write(hi2c, INA219_ADDR << 1, INA219_CONFIG,
 800261e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002622:	9302      	str	r3, [sp, #8]
 8002624:	2302      	movs	r3, #2
 8002626:	9301      	str	r3, [sp, #4]
 8002628:	f107 0308 	add.w	r3, r7, #8
 800262c:	9300      	str	r3, [sp, #0]
 800262e:	2301      	movs	r3, #1
 8002630:	2200      	movs	r2, #0
 8002632:	2180      	movs	r1, #128	@ 0x80
 8002634:	6878      	ldr	r0, [r7, #4]
 8002636:	f002 f9ef 	bl	8004a18 <HAL_I2C_Mem_Write>
 800263a:	4603      	mov	r3, r0
 800263c:	73fb      	strb	r3, [r7, #15]
                             I2C_MEMADD_SIZE_8BIT, config_data, 2, 1000);
  if (status != HAL_OK) {
 800263e:	7bfb      	ldrb	r3, [r7, #15]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d001      	beq.n	8002648 <PowerMonitor_Init+0x64>
    return status;
 8002644:	7bfb      	ldrb	r3, [r7, #15]
 8002646:	e01e      	b.n	8002686 <PowerMonitor_Init+0xa2>
  }

  // Set calibration value
  uint16_t calibration = 4096;
 8002648:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800264c:	817b      	strh	r3, [r7, #10]
  config_data[0] = (calibration >> 8) & 0xFF;
 800264e:	897b      	ldrh	r3, [r7, #10]
 8002650:	0a1b      	lsrs	r3, r3, #8
 8002652:	b29b      	uxth	r3, r3
 8002654:	b2db      	uxtb	r3, r3
 8002656:	723b      	strb	r3, [r7, #8]
  config_data[1] = calibration & 0xFF;
 8002658:	897b      	ldrh	r3, [r7, #10]
 800265a:	b2db      	uxtb	r3, r3
 800265c:	727b      	strb	r3, [r7, #9]

  status = HAL_I2C_Mem_Write(hi2c, INA219_ADDR << 1, INA219_CAL,
 800265e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002662:	9302      	str	r3, [sp, #8]
 8002664:	2302      	movs	r3, #2
 8002666:	9301      	str	r3, [sp, #4]
 8002668:	f107 0308 	add.w	r3, r7, #8
 800266c:	9300      	str	r3, [sp, #0]
 800266e:	2301      	movs	r3, #1
 8002670:	2205      	movs	r2, #5
 8002672:	2180      	movs	r1, #128	@ 0x80
 8002674:	6878      	ldr	r0, [r7, #4]
 8002676:	f002 f9cf 	bl	8004a18 <HAL_I2C_Mem_Write>
 800267a:	4603      	mov	r3, r0
 800267c:	73fb      	strb	r3, [r7, #15]
                             I2C_MEMADD_SIZE_8BIT, config_data, 2, 1000);

  HAL_Delay(10);
 800267e:	200a      	movs	r0, #10
 8002680:	f001 f99e 	bl	80039c0 <HAL_Delay>
  return status;
 8002684:	7bfb      	ldrb	r3, [r7, #15]
}
 8002686:	4618      	mov	r0, r3
 8002688:	3710      	adds	r7, #16
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}
	...

08002690 <PowerMonitor_ReadPower>:

HAL_StatusTypeDef PowerMonitor_ReadPower(I2C_HandleTypeDef* hi2c, PowerData_t* power_data)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b08a      	sub	sp, #40	@ 0x28
 8002694:	af04      	add	r7, sp, #16
 8002696:	6078      	str	r0, [r7, #4]
 8002698:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint8_t data[2];
  uint16_t raw_voltage, raw_current, raw_power;

  /* Read bus voltage */
  status = HAL_I2C_Mem_Read(hi2c, INA219_ADDR << 1, INA219_BUS_V,
 800269a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800269e:	9302      	str	r3, [sp, #8]
 80026a0:	2302      	movs	r3, #2
 80026a2:	9301      	str	r3, [sp, #4]
 80026a4:	f107 030c 	add.w	r3, r7, #12
 80026a8:	9300      	str	r3, [sp, #0]
 80026aa:	2301      	movs	r3, #1
 80026ac:	2202      	movs	r2, #2
 80026ae:	2180      	movs	r1, #128	@ 0x80
 80026b0:	6878      	ldr	r0, [r7, #4]
 80026b2:	f002 fac5 	bl	8004c40 <HAL_I2C_Mem_Read>
 80026b6:	4603      	mov	r3, r0
 80026b8:	75fb      	strb	r3, [r7, #23]
                            I2C_MEMADD_SIZE_8BIT, data, 2, 1000);
  if (status == HAL_OK) {
 80026ba:	7dfb      	ldrb	r3, [r7, #23]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d137      	bne.n	8002730 <PowerMonitor_ReadPower+0xa0>
    raw_voltage = (data[0] << 8) | data[1];
 80026c0:	7b3b      	ldrb	r3, [r7, #12]
 80026c2:	b21b      	sxth	r3, r3
 80026c4:	021b      	lsls	r3, r3, #8
 80026c6:	b21a      	sxth	r2, r3
 80026c8:	7b7b      	ldrb	r3, [r7, #13]
 80026ca:	b21b      	sxth	r3, r3
 80026cc:	4313      	orrs	r3, r2
 80026ce:	b21b      	sxth	r3, r3
 80026d0:	82bb      	strh	r3, [r7, #20]
    power_data->voltage = (float)(raw_voltage >> 3) * 0.004f;
 80026d2:	8abb      	ldrh	r3, [r7, #20]
 80026d4:	08db      	lsrs	r3, r3, #3
 80026d6:	b29b      	uxth	r3, r3
 80026d8:	ee07 3a90 	vmov	s15, r3
 80026dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026e0:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8002808 <PowerMonitor_ReadPower+0x178>
 80026e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	edc3 7a00 	vstr	s15, [r3]
    power_data->voltage_x100 = (int32_t)(power_data->voltage * 100);
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	edd3 7a00 	vldr	s15, [r3]
 80026f4:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 800280c <PowerMonitor_ReadPower+0x17c>
 80026f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80026fc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002700:	ee17 2a90 	vmov	r2, s15
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	611a      	str	r2, [r3, #16]
    power_data->voltage_x100 = 0;  // Changed from -999
    return status;
  }

  /* Read current */
  status = HAL_I2C_Mem_Read(hi2c, INA219_ADDR << 1, INA219_CURRENT,
 8002708:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800270c:	9302      	str	r3, [sp, #8]
 800270e:	2302      	movs	r3, #2
 8002710:	9301      	str	r3, [sp, #4]
 8002712:	f107 030c 	add.w	r3, r7, #12
 8002716:	9300      	str	r3, [sp, #0]
 8002718:	2301      	movs	r3, #1
 800271a:	2204      	movs	r2, #4
 800271c:	2180      	movs	r1, #128	@ 0x80
 800271e:	6878      	ldr	r0, [r7, #4]
 8002720:	f002 fa8e 	bl	8004c40 <HAL_I2C_Mem_Read>
 8002724:	4603      	mov	r3, r0
 8002726:	75fb      	strb	r3, [r7, #23]
                            I2C_MEMADD_SIZE_8BIT, data, 2, 1000);
  if (status == HAL_OK) {
 8002728:	7dfb      	ldrb	r3, [r7, #23]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d127      	bne.n	800277e <PowerMonitor_ReadPower+0xee>
 800272e:	e008      	b.n	8002742 <PowerMonitor_ReadPower+0xb2>
    power_data->voltage = 0.0f;  // Changed from -999.0f
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	f04f 0200 	mov.w	r2, #0
 8002736:	601a      	str	r2, [r3, #0]
    power_data->voltage_x100 = 0;  // Changed from -999
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	2200      	movs	r2, #0
 800273c:	611a      	str	r2, [r3, #16]
    return status;
 800273e:	7dfb      	ldrb	r3, [r7, #23]
 8002740:	e05e      	b.n	8002800 <PowerMonitor_ReadPower+0x170>
    raw_current = (data[0] << 8) | data[1];
 8002742:	7b3b      	ldrb	r3, [r7, #12]
 8002744:	b21b      	sxth	r3, r3
 8002746:	021b      	lsls	r3, r3, #8
 8002748:	b21a      	sxth	r2, r3
 800274a:	7b7b      	ldrb	r3, [r7, #13]
 800274c:	b21b      	sxth	r3, r3
 800274e:	4313      	orrs	r3, r2
 8002750:	b21b      	sxth	r3, r3
 8002752:	827b      	strh	r3, [r7, #18]
    int16_t signed_current = (int16_t)raw_current;
 8002754:	8a7b      	ldrh	r3, [r7, #18]
 8002756:	823b      	strh	r3, [r7, #16]
    power_data->current = (float)signed_current;
 8002758:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800275c:	ee07 3a90 	vmov	s15, r3
 8002760:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	edc3 7a01 	vstr	s15, [r3, #4]
    power_data->current_x100 = (int32_t)power_data->current;
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002770:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002774:	ee17 2a90 	vmov	r2, s15
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	615a      	str	r2, [r3, #20]
 800277c:	e006      	b.n	800278c <PowerMonitor_ReadPower+0xfc>
  } else {
    power_data->current = 0.0f;  // Changed from -999.0f
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	f04f 0200 	mov.w	r2, #0
 8002784:	605a      	str	r2, [r3, #4]
    power_data->current_x100 = 0;  // Changed from -999
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	2200      	movs	r2, #0
 800278a:	615a      	str	r2, [r3, #20]
  }

  /* Read power */
  status = HAL_I2C_Mem_Read(hi2c, INA219_ADDR << 1, INA219_POWER,
 800278c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002790:	9302      	str	r3, [sp, #8]
 8002792:	2302      	movs	r3, #2
 8002794:	9301      	str	r3, [sp, #4]
 8002796:	f107 030c 	add.w	r3, r7, #12
 800279a:	9300      	str	r3, [sp, #0]
 800279c:	2301      	movs	r3, #1
 800279e:	2203      	movs	r2, #3
 80027a0:	2180      	movs	r1, #128	@ 0x80
 80027a2:	6878      	ldr	r0, [r7, #4]
 80027a4:	f002 fa4c 	bl	8004c40 <HAL_I2C_Mem_Read>
 80027a8:	4603      	mov	r3, r0
 80027aa:	75fb      	strb	r3, [r7, #23]
                            I2C_MEMADD_SIZE_8BIT, data, 2, 1000);
  if (status == HAL_OK) {
 80027ac:	7dfb      	ldrb	r3, [r7, #23]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d11e      	bne.n	80027f0 <PowerMonitor_ReadPower+0x160>
    raw_power = (data[0] << 8) | data[1];
 80027b2:	7b3b      	ldrb	r3, [r7, #12]
 80027b4:	b21b      	sxth	r3, r3
 80027b6:	021b      	lsls	r3, r3, #8
 80027b8:	b21a      	sxth	r2, r3
 80027ba:	7b7b      	ldrb	r3, [r7, #13]
 80027bc:	b21b      	sxth	r3, r3
 80027be:	4313      	orrs	r3, r2
 80027c0:	b21b      	sxth	r3, r3
 80027c2:	81fb      	strh	r3, [r7, #14]
    power_data->power = (float)raw_power * 20.0f;
 80027c4:	89fb      	ldrh	r3, [r7, #14]
 80027c6:	ee07 3a90 	vmov	s15, r3
 80027ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027ce:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 80027d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	edc3 7a02 	vstr	s15, [r3, #8]
    power_data->power_x100 = (int32_t)power_data->power;
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	edd3 7a02 	vldr	s15, [r3, #8]
 80027e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027e6:	ee17 2a90 	vmov	r2, s15
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	619a      	str	r2, [r3, #24]
 80027ee:	e006      	b.n	80027fe <PowerMonitor_ReadPower+0x16e>
  } else {
    power_data->power = 0.0f;  // Changed from -999.0f
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	f04f 0200 	mov.w	r2, #0
 80027f6:	609a      	str	r2, [r3, #8]
    power_data->power_x100 = 0;  // Changed from -999
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	2200      	movs	r2, #0
 80027fc:	619a      	str	r2, [r3, #24]
  }

  return status;
 80027fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8002800:	4618      	mov	r0, r3
 8002802:	3718      	adds	r7, #24
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}
 8002808:	3b83126f 	.word	0x3b83126f
 800280c:	42c80000 	.word	0x42c80000

08002810 <PowerMonitor_EstimateSOCFromVoltage>:

float PowerMonitor_EstimateSOCFromVoltage(float voltage)
{
 8002810:	b480      	push	{r7}
 8002812:	b089      	sub	sp, #36	@ 0x24
 8002814:	af00      	add	r7, sp, #0
 8002816:	ed87 0a01 	vstr	s0, [r7, #4]
  /* Handle edge cases */
  if (voltage >= lipo_32v_discharge_curve[0].voltage) {
 800281a:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 8002934 <PowerMonitor_EstimateSOCFromVoltage+0x124>
 800281e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002822:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002826:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800282a:	db01      	blt.n	8002830 <PowerMonitor_EstimateSOCFromVoltage+0x20>
    return 100.0f;
 800282c:	4b42      	ldr	r3, [pc, #264]	@ (8002938 <PowerMonitor_EstimateSOCFromVoltage+0x128>)
 800282e:	e077      	b.n	8002920 <PowerMonitor_EstimateSOCFromVoltage+0x110>
  }
  if (voltage <= lipo_32v_discharge_curve[LIPO_32V_CURVE_POINTS - 1].voltage) {
 8002830:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 800293c <PowerMonitor_EstimateSOCFromVoltage+0x12c>
 8002834:	edd7 7a01 	vldr	s15, [r7, #4]
 8002838:	eef4 7ac7 	vcmpe.f32	s15, s14
 800283c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002840:	d802      	bhi.n	8002848 <PowerMonitor_EstimateSOCFromVoltage+0x38>
    return 0.0f;
 8002842:	f04f 0300 	mov.w	r3, #0
 8002846:	e06b      	b.n	8002920 <PowerMonitor_EstimateSOCFromVoltage+0x110>
  }

  /* Linear interpolation between curve points */
  for (uint8_t i = 0; i < LIPO_32V_CURVE_POINTS - 1; i++) {
 8002848:	2300      	movs	r3, #0
 800284a:	77fb      	strb	r3, [r7, #31]
 800284c:	e064      	b.n	8002918 <PowerMonitor_EstimateSOCFromVoltage+0x108>
    if (voltage <= lipo_32v_discharge_curve[i].voltage && voltage >= lipo_32v_discharge_curve[i + 1].voltage) {
 800284e:	7ffb      	ldrb	r3, [r7, #31]
 8002850:	4a3b      	ldr	r2, [pc, #236]	@ (8002940 <PowerMonitor_EstimateSOCFromVoltage+0x130>)
 8002852:	00db      	lsls	r3, r3, #3
 8002854:	4413      	add	r3, r2
 8002856:	edd3 7a00 	vldr	s15, [r3]
 800285a:	ed97 7a01 	vldr	s14, [r7, #4]
 800285e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002862:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002866:	d854      	bhi.n	8002912 <PowerMonitor_EstimateSOCFromVoltage+0x102>
 8002868:	7ffb      	ldrb	r3, [r7, #31]
 800286a:	3301      	adds	r3, #1
 800286c:	4a34      	ldr	r2, [pc, #208]	@ (8002940 <PowerMonitor_EstimateSOCFromVoltage+0x130>)
 800286e:	00db      	lsls	r3, r3, #3
 8002870:	4413      	add	r3, r2
 8002872:	edd3 7a00 	vldr	s15, [r3]
 8002876:	ed97 7a01 	vldr	s14, [r7, #4]
 800287a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800287e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002882:	db46      	blt.n	8002912 <PowerMonitor_EstimateSOCFromVoltage+0x102>
      float voltage_range = lipo_32v_discharge_curve[i].voltage - lipo_32v_discharge_curve[i + 1].voltage;
 8002884:	7ffb      	ldrb	r3, [r7, #31]
 8002886:	4a2e      	ldr	r2, [pc, #184]	@ (8002940 <PowerMonitor_EstimateSOCFromVoltage+0x130>)
 8002888:	00db      	lsls	r3, r3, #3
 800288a:	4413      	add	r3, r2
 800288c:	ed93 7a00 	vldr	s14, [r3]
 8002890:	7ffb      	ldrb	r3, [r7, #31]
 8002892:	3301      	adds	r3, #1
 8002894:	4a2a      	ldr	r2, [pc, #168]	@ (8002940 <PowerMonitor_EstimateSOCFromVoltage+0x130>)
 8002896:	00db      	lsls	r3, r3, #3
 8002898:	4413      	add	r3, r2
 800289a:	edd3 7a00 	vldr	s15, [r3]
 800289e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028a2:	edc7 7a06 	vstr	s15, [r7, #24]
      float soc_range = lipo_32v_discharge_curve[i].soc - lipo_32v_discharge_curve[i + 1].soc;
 80028a6:	7ffb      	ldrb	r3, [r7, #31]
 80028a8:	4a25      	ldr	r2, [pc, #148]	@ (8002940 <PowerMonitor_EstimateSOCFromVoltage+0x130>)
 80028aa:	00db      	lsls	r3, r3, #3
 80028ac:	4413      	add	r3, r2
 80028ae:	3304      	adds	r3, #4
 80028b0:	ed93 7a00 	vldr	s14, [r3]
 80028b4:	7ffb      	ldrb	r3, [r7, #31]
 80028b6:	3301      	adds	r3, #1
 80028b8:	4a21      	ldr	r2, [pc, #132]	@ (8002940 <PowerMonitor_EstimateSOCFromVoltage+0x130>)
 80028ba:	00db      	lsls	r3, r3, #3
 80028bc:	4413      	add	r3, r2
 80028be:	3304      	adds	r3, #4
 80028c0:	edd3 7a00 	vldr	s15, [r3]
 80028c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028c8:	edc7 7a05 	vstr	s15, [r7, #20]
      float voltage_offset = lipo_32v_discharge_curve[i].voltage - voltage;
 80028cc:	7ffb      	ldrb	r3, [r7, #31]
 80028ce:	4a1c      	ldr	r2, [pc, #112]	@ (8002940 <PowerMonitor_EstimateSOCFromVoltage+0x130>)
 80028d0:	00db      	lsls	r3, r3, #3
 80028d2:	4413      	add	r3, r2
 80028d4:	ed93 7a00 	vldr	s14, [r3]
 80028d8:	edd7 7a01 	vldr	s15, [r7, #4]
 80028dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028e0:	edc7 7a04 	vstr	s15, [r7, #16]

      float interpolated_soc = lipo_32v_discharge_curve[i].soc - (voltage_offset / voltage_range) * soc_range;
 80028e4:	7ffb      	ldrb	r3, [r7, #31]
 80028e6:	4a16      	ldr	r2, [pc, #88]	@ (8002940 <PowerMonitor_EstimateSOCFromVoltage+0x130>)
 80028e8:	00db      	lsls	r3, r3, #3
 80028ea:	4413      	add	r3, r2
 80028ec:	3304      	adds	r3, #4
 80028ee:	ed93 7a00 	vldr	s14, [r3]
 80028f2:	ed97 6a04 	vldr	s12, [r7, #16]
 80028f6:	edd7 7a06 	vldr	s15, [r7, #24]
 80028fa:	eec6 6a27 	vdiv.f32	s13, s12, s15
 80028fe:	edd7 7a05 	vldr	s15, [r7, #20]
 8002902:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002906:	ee77 7a67 	vsub.f32	s15, s14, s15
 800290a:	edc7 7a03 	vstr	s15, [r7, #12]
      return interpolated_soc;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	e006      	b.n	8002920 <PowerMonitor_EstimateSOCFromVoltage+0x110>
  for (uint8_t i = 0; i < LIPO_32V_CURVE_POINTS - 1; i++) {
 8002912:	7ffb      	ldrb	r3, [r7, #31]
 8002914:	3301      	adds	r3, #1
 8002916:	77fb      	strb	r3, [r7, #31]
 8002918:	7ffb      	ldrb	r3, [r7, #31]
 800291a:	2b13      	cmp	r3, #19
 800291c:	d997      	bls.n	800284e <PowerMonitor_EstimateSOCFromVoltage+0x3e>
    }
  }

  return 50.0f;  /* Default fallback */
 800291e:	4b09      	ldr	r3, [pc, #36]	@ (8002944 <PowerMonitor_EstimateSOCFromVoltage+0x134>)
}
 8002920:	ee07 3a90 	vmov	s15, r3
 8002924:	eeb0 0a67 	vmov.f32	s0, s15
 8002928:	3724      	adds	r7, #36	@ 0x24
 800292a:	46bd      	mov	sp, r7
 800292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002930:	4770      	bx	lr
 8002932:	bf00      	nop
 8002934:	4069999a 	.word	0x4069999a
 8002938:	42c80000 	.word	0x42c80000
 800293c:	40333333 	.word	0x40333333
 8002940:	0800a7b8 	.word	0x0800a7b8
 8002944:	42480000 	.word	0x42480000

08002948 <PowerMonitor_CalculateSOC>:

  return combined_soc;
}

void PowerMonitor_CalculateSOC(PowerData_t* power_data)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b088      	sub	sp, #32
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
    uint32_t current_time = HAL_GetTick();
 8002950:	f001 f82a 	bl	80039a8 <HAL_GetTick>
 8002954:	61f8      	str	r0, [r7, #28]

    /* Initialize system on first call */
    if (!soc_ready) {
 8002956:	4b72      	ldr	r3, [pc, #456]	@ (8002b20 <PowerMonitor_CalculateSOC+0x1d8>)
 8002958:	781b      	ldrb	r3, [r3, #0]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d16f      	bne.n	8002a3e <PowerMonitor_CalculateSOC+0xf6>
        last_soc_time = current_time;
 800295e:	4a71      	ldr	r2, [pc, #452]	@ (8002b24 <PowerMonitor_CalculateSOC+0x1dc>)
 8002960:	69fb      	ldr	r3, [r7, #28]
 8002962:	6013      	str	r3, [r2, #0]

        /* SIMPLE CONSERVATIVE APPROACH */
        float voltage_estimate = PowerMonitor_EstimateSOCFromVoltage(power_data->voltage);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	edd3 7a00 	vldr	s15, [r3]
 800296a:	eeb0 0a67 	vmov.f32	s0, s15
 800296e:	f7ff ff4f 	bl	8002810 <PowerMonitor_EstimateSOCFromVoltage>
 8002972:	ed87 0a02 	vstr	s0, [r7, #8]

        /* Conservative adjustments */
        if (voltage_estimate > 90.0f) {
 8002976:	edd7 7a02 	vldr	s15, [r7, #8]
 800297a:	ed9f 7a6b 	vldr	s14, [pc, #428]	@ 8002b28 <PowerMonitor_CalculateSOC+0x1e0>
 800297e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002982:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002986:	dd03      	ble.n	8002990 <PowerMonitor_CalculateSOC+0x48>
            current_soc_percent = 85.0f;  /* Don't assume nearly full */
 8002988:	4b68      	ldr	r3, [pc, #416]	@ (8002b2c <PowerMonitor_CalculateSOC+0x1e4>)
 800298a:	4a69      	ldr	r2, [pc, #420]	@ (8002b30 <PowerMonitor_CalculateSOC+0x1e8>)
 800298c:	601a      	str	r2, [r3, #0]
 800298e:	e028      	b.n	80029e2 <PowerMonitor_CalculateSOC+0x9a>
        } else if (voltage_estimate > 70.0f) {
 8002990:	edd7 7a02 	vldr	s15, [r7, #8]
 8002994:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 8002b34 <PowerMonitor_CalculateSOC+0x1ec>
 8002998:	eef4 7ac7 	vcmpe.f32	s15, s14
 800299c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029a0:	dd09      	ble.n	80029b6 <PowerMonitor_CalculateSOC+0x6e>
            current_soc_percent = voltage_estimate - 10.0f;  /* Subtract 10% safety margin */
 80029a2:	edd7 7a02 	vldr	s15, [r7, #8]
 80029a6:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80029aa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80029ae:	4b5f      	ldr	r3, [pc, #380]	@ (8002b2c <PowerMonitor_CalculateSOC+0x1e4>)
 80029b0:	edc3 7a00 	vstr	s15, [r3]
 80029b4:	e015      	b.n	80029e2 <PowerMonitor_CalculateSOC+0x9a>
        } else if (voltage_estimate > 30.0f) {
 80029b6:	edd7 7a02 	vldr	s15, [r7, #8]
 80029ba:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80029be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029c6:	dd09      	ble.n	80029dc <PowerMonitor_CalculateSOC+0x94>
            current_soc_percent = voltage_estimate - 5.0f;   /* Subtract 5% safety margin */
 80029c8:	edd7 7a02 	vldr	s15, [r7, #8]
 80029cc:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80029d0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80029d4:	4b55      	ldr	r3, [pc, #340]	@ (8002b2c <PowerMonitor_CalculateSOC+0x1e4>)
 80029d6:	edc3 7a00 	vstr	s15, [r3]
 80029da:	e002      	b.n	80029e2 <PowerMonitor_CalculateSOC+0x9a>
        } else {
            current_soc_percent = voltage_estimate;  /* Trust low voltage readings */
 80029dc:	4a53      	ldr	r2, [pc, #332]	@ (8002b2c <PowerMonitor_CalculateSOC+0x1e4>)
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	6013      	str	r3, [r2, #0]
        }

        /* Ensure valid range */
        if (current_soc_percent > 100.0f) current_soc_percent = 100.0f;
 80029e2:	4b52      	ldr	r3, [pc, #328]	@ (8002b2c <PowerMonitor_CalculateSOC+0x1e4>)
 80029e4:	edd3 7a00 	vldr	s15, [r3]
 80029e8:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 8002b38 <PowerMonitor_CalculateSOC+0x1f0>
 80029ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029f4:	dd02      	ble.n	80029fc <PowerMonitor_CalculateSOC+0xb4>
 80029f6:	4b4d      	ldr	r3, [pc, #308]	@ (8002b2c <PowerMonitor_CalculateSOC+0x1e4>)
 80029f8:	4a50      	ldr	r2, [pc, #320]	@ (8002b3c <PowerMonitor_CalculateSOC+0x1f4>)
 80029fa:	601a      	str	r2, [r3, #0]
        if (current_soc_percent < 0.0f) current_soc_percent = 0.0f;
 80029fc:	4b4b      	ldr	r3, [pc, #300]	@ (8002b2c <PowerMonitor_CalculateSOC+0x1e4>)
 80029fe:	edd3 7a00 	vldr	s15, [r3]
 8002a02:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002a06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a0a:	d503      	bpl.n	8002a14 <PowerMonitor_CalculateSOC+0xcc>
 8002a0c:	4b47      	ldr	r3, [pc, #284]	@ (8002b2c <PowerMonitor_CalculateSOC+0x1e4>)
 8002a0e:	f04f 0200 	mov.w	r2, #0
 8002a12:	601a      	str	r2, [r3, #0]

        soc_ready = 1;
 8002a14:	4b42      	ldr	r3, [pc, #264]	@ (8002b20 <PowerMonitor_CalculateSOC+0x1d8>)
 8002a16:	2201      	movs	r2, #1
 8002a18:	701a      	strb	r2, [r3, #0]
        power_data->soc_percent = current_soc_percent;
 8002a1a:	4b44      	ldr	r3, [pc, #272]	@ (8002b2c <PowerMonitor_CalculateSOC+0x1e4>)
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	60da      	str	r2, [r3, #12]
        power_data->soc_percent_x100 = (int32_t)(current_soc_percent * 100.0f);
 8002a22:	4b42      	ldr	r3, [pc, #264]	@ (8002b2c <PowerMonitor_CalculateSOC+0x1e4>)
 8002a24:	edd3 7a00 	vldr	s15, [r3]
 8002a28:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8002b38 <PowerMonitor_CalculateSOC+0x1f0>
 8002a2c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a30:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002a34:	ee17 2a90 	vmov	r2, s15
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	61da      	str	r2, [r3, #28]
        return;
 8002a3c:	e06d      	b.n	8002b1a <PowerMonitor_CalculateSOC+0x1d2>
    }


    uint32_t time_delta_ms = current_time - last_soc_time;
 8002a3e:	4b39      	ldr	r3, [pc, #228]	@ (8002b24 <PowerMonitor_CalculateSOC+0x1dc>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	69fa      	ldr	r2, [r7, #28]
 8002a44:	1ad3      	subs	r3, r2, r3
 8002a46:	61bb      	str	r3, [r7, #24]
    last_soc_time = current_time;
 8002a48:	4a36      	ldr	r2, [pc, #216]	@ (8002b24 <PowerMonitor_CalculateSOC+0x1dc>)
 8002a4a:	69fb      	ldr	r3, [r7, #28]
 8002a4c:	6013      	str	r3, [r2, #0]

    if (time_delta_ms > 0) {
 8002a4e:	69bb      	ldr	r3, [r7, #24]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d042      	beq.n	8002ada <PowerMonitor_CalculateSOC+0x192>
        float time_delta_hours = (float)time_delta_ms / 3600000.0f;
 8002a54:	69bb      	ldr	r3, [r7, #24]
 8002a56:	ee07 3a90 	vmov	s15, r3
 8002a5a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002a5e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002b40 <PowerMonitor_CalculateSOC+0x1f8>
 8002a62:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a66:	edc7 7a05 	vstr	s15, [r7, #20]
        float charge_delta_mah = power_data->current * time_delta_hours;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002a70:	ed97 7a05 	vldr	s14, [r7, #20]
 8002a74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a78:	edc7 7a04 	vstr	s15, [r7, #16]
        float soc_delta_percent = (charge_delta_mah / BATTERY_CAPACITY_MAH) * 100.0f;
 8002a7c:	ed97 7a04 	vldr	s14, [r7, #16]
 8002a80:	eddf 6a30 	vldr	s13, [pc, #192]	@ 8002b44 <PowerMonitor_CalculateSOC+0x1fc>
 8002a84:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a88:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8002b38 <PowerMonitor_CalculateSOC+0x1f0>
 8002a8c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a90:	edc7 7a03 	vstr	s15, [r7, #12]

        current_soc_percent -= soc_delta_percent;
 8002a94:	4b25      	ldr	r3, [pc, #148]	@ (8002b2c <PowerMonitor_CalculateSOC+0x1e4>)
 8002a96:	ed93 7a00 	vldr	s14, [r3]
 8002a9a:	edd7 7a03 	vldr	s15, [r7, #12]
 8002a9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002aa2:	4b22      	ldr	r3, [pc, #136]	@ (8002b2c <PowerMonitor_CalculateSOC+0x1e4>)
 8002aa4:	edc3 7a00 	vstr	s15, [r3]

        if (current_soc_percent > 100.0f) current_soc_percent = 100.0f;
 8002aa8:	4b20      	ldr	r3, [pc, #128]	@ (8002b2c <PowerMonitor_CalculateSOC+0x1e4>)
 8002aaa:	edd3 7a00 	vldr	s15, [r3]
 8002aae:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8002b38 <PowerMonitor_CalculateSOC+0x1f0>
 8002ab2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ab6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002aba:	dd02      	ble.n	8002ac2 <PowerMonitor_CalculateSOC+0x17a>
 8002abc:	4b1b      	ldr	r3, [pc, #108]	@ (8002b2c <PowerMonitor_CalculateSOC+0x1e4>)
 8002abe:	4a1f      	ldr	r2, [pc, #124]	@ (8002b3c <PowerMonitor_CalculateSOC+0x1f4>)
 8002ac0:	601a      	str	r2, [r3, #0]
        if (current_soc_percent < 0.0f) current_soc_percent = 0.0f;
 8002ac2:	4b1a      	ldr	r3, [pc, #104]	@ (8002b2c <PowerMonitor_CalculateSOC+0x1e4>)
 8002ac4:	edd3 7a00 	vldr	s15, [r3]
 8002ac8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002acc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ad0:	d503      	bpl.n	8002ada <PowerMonitor_CalculateSOC+0x192>
 8002ad2:	4b16      	ldr	r3, [pc, #88]	@ (8002b2c <PowerMonitor_CalculateSOC+0x1e4>)
 8002ad4:	f04f 0200 	mov.w	r2, #0
 8002ad8:	601a      	str	r2, [r3, #0]
    }

    power_data->soc_percent = current_soc_percent;
 8002ada:	4b14      	ldr	r3, [pc, #80]	@ (8002b2c <PowerMonitor_CalculateSOC+0x1e4>)
 8002adc:	681a      	ldr	r2, [r3, #0]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	60da      	str	r2, [r3, #12]
    power_data->soc_percent_x100 = (int32_t)(current_soc_percent * 100.0f);
 8002ae2:	4b12      	ldr	r3, [pc, #72]	@ (8002b2c <PowerMonitor_CalculateSOC+0x1e4>)
 8002ae4:	edd3 7a00 	vldr	s15, [r3]
 8002ae8:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8002b38 <PowerMonitor_CalculateSOC+0x1f0>
 8002aec:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002af0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002af4:	ee17 2a90 	vmov	r2, s15
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	61da      	str	r2, [r3, #28]

    if (power_data->voltage <= 0.0f) {
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	edd3 7a00 	vldr	s15, [r3]
 8002b02:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002b06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b0a:	d806      	bhi.n	8002b1a <PowerMonitor_CalculateSOC+0x1d2>
        power_data->soc_percent = 0.0f;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	f04f 0200 	mov.w	r2, #0
 8002b12:	60da      	str	r2, [r3, #12]
        power_data->soc_percent_x100 = 0;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2200      	movs	r2, #0
 8002b18:	61da      	str	r2, [r3, #28]
    }
}
 8002b1a:	3720      	adds	r7, #32
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}
 8002b20:	20000898 	.word	0x20000898
 8002b24:	20000894 	.word	0x20000894
 8002b28:	42b40000 	.word	0x42b40000
 8002b2c:	20000000 	.word	0x20000000
 8002b30:	42aa0000 	.word	0x42aa0000
 8002b34:	428c0000 	.word	0x428c0000
 8002b38:	42c80000 	.word	0x42c80000
 8002b3c:	42c80000 	.word	0x42c80000
 8002b40:	4a5bba00 	.word	0x4a5bba00
 8002b44:	45bb8000 	.word	0x45bb8000

08002b48 <sen5x_start_measurement>:
#include "sensirion_i2c.h"
#include "sensirion_i2c_hal.h"

#define SEN5X_I2C_ADDRESS 0x69

int16_t sen5x_start_measurement(void) {
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b082      	sub	sp, #8
 8002b4c:	af00      	add	r7, sp, #0
    int16_t error;
    uint8_t buffer[2];
    uint16_t offset = 0;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	80fb      	strh	r3, [r7, #6]
    offset = sensirion_i2c_add_command_to_buffer(&buffer[0], offset, 0x21);
 8002b52:	88f9      	ldrh	r1, [r7, #6]
 8002b54:	463b      	mov	r3, r7
 8002b56:	2221      	movs	r2, #33	@ 0x21
 8002b58:	4618      	mov	r0, r3
 8002b5a:	f000 fb18 	bl	800318e <sensirion_i2c_add_command_to_buffer>
 8002b5e:	4603      	mov	r3, r0
 8002b60:	80fb      	strh	r3, [r7, #6]

    error = sensirion_i2c_write_data(SEN5X_I2C_ADDRESS, &buffer[0], offset);
 8002b62:	88fa      	ldrh	r2, [r7, #6]
 8002b64:	463b      	mov	r3, r7
 8002b66:	4619      	mov	r1, r3
 8002b68:	2069      	movs	r0, #105	@ 0x69
 8002b6a:	f000 fb33 	bl	80031d4 <sensirion_i2c_write_data>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	80bb      	strh	r3, [r7, #4]
    if (error) {
 8002b72:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d002      	beq.n	8002b80 <sen5x_start_measurement+0x38>
        return error;
 8002b7a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002b7e:	e004      	b.n	8002b8a <sen5x_start_measurement+0x42>
    }
    sensirion_i2c_hal_sleep_usec(50000);
 8002b80:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002b84:	f000 fbe8 	bl	8003358 <sensirion_i2c_hal_sleep_usec>
    return NO_ERROR;
 8002b88:	2300      	movs	r3, #0
}
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	3708      	adds	r7, #8
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}
	...

08002b94 <sen5x_stop_measurement>:
    }
    sensirion_i2c_hal_sleep_usec(50000);
    return NO_ERROR;
}

int16_t sen5x_stop_measurement(void) {
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b082      	sub	sp, #8
 8002b98:	af00      	add	r7, sp, #0
    int16_t error;
    uint8_t buffer[2];
    uint16_t offset = 0;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	80fb      	strh	r3, [r7, #6]
    offset = sensirion_i2c_add_command_to_buffer(&buffer[0], offset, 0x104);
 8002b9e:	88f9      	ldrh	r1, [r7, #6]
 8002ba0:	463b      	mov	r3, r7
 8002ba2:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f000 faf1 	bl	800318e <sensirion_i2c_add_command_to_buffer>
 8002bac:	4603      	mov	r3, r0
 8002bae:	80fb      	strh	r3, [r7, #6]

    error = sensirion_i2c_write_data(SEN5X_I2C_ADDRESS, &buffer[0], offset);
 8002bb0:	88fa      	ldrh	r2, [r7, #6]
 8002bb2:	463b      	mov	r3, r7
 8002bb4:	4619      	mov	r1, r3
 8002bb6:	2069      	movs	r0, #105	@ 0x69
 8002bb8:	f000 fb0c 	bl	80031d4 <sensirion_i2c_write_data>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	80bb      	strh	r3, [r7, #4]
    if (error) {
 8002bc0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d002      	beq.n	8002bce <sen5x_stop_measurement+0x3a>
        return error;
 8002bc8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002bcc:	e003      	b.n	8002bd6 <sen5x_stop_measurement+0x42>
    }
    sensirion_i2c_hal_sleep_usec(200000);
 8002bce:	4804      	ldr	r0, [pc, #16]	@ (8002be0 <sen5x_stop_measurement+0x4c>)
 8002bd0:	f000 fbc2 	bl	8003358 <sensirion_i2c_hal_sleep_usec>
    return NO_ERROR;
 8002bd4:	2300      	movs	r3, #0
}
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	3708      	adds	r7, #8
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
 8002bde:	bf00      	nop
 8002be0:	00030d40 	.word	0x00030d40

08002be4 <sen5x_read_data_ready>:

int16_t sen5x_read_data_ready(bool* data_ready) {
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b084      	sub	sp, #16
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
    int16_t error;
    uint8_t buffer[3];
    uint16_t offset = 0;
 8002bec:	2300      	movs	r3, #0
 8002bee:	81fb      	strh	r3, [r7, #14]
    offset = sensirion_i2c_add_command_to_buffer(&buffer[0], offset, 0x202);
 8002bf0:	89f9      	ldrh	r1, [r7, #14]
 8002bf2:	f107 0308 	add.w	r3, r7, #8
 8002bf6:	f240 2202 	movw	r2, #514	@ 0x202
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f000 fac7 	bl	800318e <sensirion_i2c_add_command_to_buffer>
 8002c00:	4603      	mov	r3, r0
 8002c02:	81fb      	strh	r3, [r7, #14]

    error = sensirion_i2c_write_data(SEN5X_I2C_ADDRESS, &buffer[0], offset);
 8002c04:	89fa      	ldrh	r2, [r7, #14]
 8002c06:	f107 0308 	add.w	r3, r7, #8
 8002c0a:	4619      	mov	r1, r3
 8002c0c:	2069      	movs	r0, #105	@ 0x69
 8002c0e:	f000 fae1 	bl	80031d4 <sensirion_i2c_write_data>
 8002c12:	4603      	mov	r3, r0
 8002c14:	81bb      	strh	r3, [r7, #12]
    if (error) {
 8002c16:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d002      	beq.n	8002c24 <sen5x_read_data_ready+0x40>
        return error;
 8002c1e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002c22:	e01c      	b.n	8002c5e <sen5x_read_data_ready+0x7a>
    }

    sensirion_i2c_hal_sleep_usec(20000);
 8002c24:	f644 6020 	movw	r0, #20000	@ 0x4e20
 8002c28:	f000 fb96 	bl	8003358 <sensirion_i2c_hal_sleep_usec>

    error = sensirion_i2c_read_data_inplace(SEN5X_I2C_ADDRESS, &buffer[0], 2);
 8002c2c:	f107 0308 	add.w	r3, r7, #8
 8002c30:	2202      	movs	r2, #2
 8002c32:	4619      	mov	r1, r3
 8002c34:	2069      	movs	r0, #105	@ 0x69
 8002c36:	f000 fae0 	bl	80031fa <sensirion_i2c_read_data_inplace>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	81bb      	strh	r3, [r7, #12]
    if (error) {
 8002c3e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d002      	beq.n	8002c4c <sen5x_read_data_ready+0x68>
        return error;
 8002c46:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002c4a:	e008      	b.n	8002c5e <sen5x_read_data_ready+0x7a>
    }
    *data_ready = buffer[1];
 8002c4c:	7a7b      	ldrb	r3, [r7, #9]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	bf14      	ite	ne
 8002c52:	2301      	movne	r3, #1
 8002c54:	2300      	moveq	r3, #0
 8002c56:	b2da      	uxtb	r2, r3
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	701a      	strb	r2, [r3, #0]
    return NO_ERROR;
 8002c5c:	2300      	movs	r3, #0
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	3710      	adds	r7, #16
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}

08002c66 <sen5x_read_measured_values>:
                                   uint16_t* mass_concentration_pm2p5,
                                   uint16_t* mass_concentration_pm4p0,
                                   uint16_t* mass_concentration_pm10p0,
                                   int16_t* ambient_humidity,
                                   int16_t* ambient_temperature,
                                   int16_t* voc_index, int16_t* nox_index) {
 8002c66:	b580      	push	{r7, lr}
 8002c68:	b08c      	sub	sp, #48	@ 0x30
 8002c6a:	af00      	add	r7, sp, #0
 8002c6c:	60f8      	str	r0, [r7, #12]
 8002c6e:	60b9      	str	r1, [r7, #8]
 8002c70:	607a      	str	r2, [r7, #4]
 8002c72:	603b      	str	r3, [r7, #0]
    int16_t error;
    uint8_t buffer[24];
    uint16_t offset = 0;
 8002c74:	2300      	movs	r3, #0
 8002c76:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    offset = sensirion_i2c_add_command_to_buffer(&buffer[0], offset, 0x3C4);
 8002c78:	8df9      	ldrh	r1, [r7, #46]	@ 0x2e
 8002c7a:	f107 0314 	add.w	r3, r7, #20
 8002c7e:	f44f 7271 	mov.w	r2, #964	@ 0x3c4
 8002c82:	4618      	mov	r0, r3
 8002c84:	f000 fa83 	bl	800318e <sensirion_i2c_add_command_to_buffer>
 8002c88:	4603      	mov	r3, r0
 8002c8a:	85fb      	strh	r3, [r7, #46]	@ 0x2e

    error = sensirion_i2c_write_data(SEN5X_I2C_ADDRESS, &buffer[0], offset);
 8002c8c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8002c8e:	f107 0314 	add.w	r3, r7, #20
 8002c92:	4619      	mov	r1, r3
 8002c94:	2069      	movs	r0, #105	@ 0x69
 8002c96:	f000 fa9d 	bl	80031d4 <sensirion_i2c_write_data>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    if (error) {
 8002c9e:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d002      	beq.n	8002cac <sen5x_read_measured_values+0x46>
        return error;
 8002ca6:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8002caa:	e063      	b.n	8002d74 <sen5x_read_measured_values+0x10e>
    }

    sensirion_i2c_hal_sleep_usec(20000);
 8002cac:	f644 6020 	movw	r0, #20000	@ 0x4e20
 8002cb0:	f000 fb52 	bl	8003358 <sensirion_i2c_hal_sleep_usec>

    error = sensirion_i2c_read_data_inplace(SEN5X_I2C_ADDRESS, &buffer[0], 16);
 8002cb4:	f107 0314 	add.w	r3, r7, #20
 8002cb8:	2210      	movs	r2, #16
 8002cba:	4619      	mov	r1, r3
 8002cbc:	2069      	movs	r0, #105	@ 0x69
 8002cbe:	f000 fa9c 	bl	80031fa <sensirion_i2c_read_data_inplace>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    if (error) {
 8002cc6:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d002      	beq.n	8002cd4 <sen5x_read_measured_values+0x6e>
        return error;
 8002cce:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8002cd2:	e04f      	b.n	8002d74 <sen5x_read_measured_values+0x10e>
    }
    *mass_concentration_pm1p0 = sensirion_common_bytes_to_uint16_t(&buffer[0]);
 8002cd4:	f107 0314 	add.w	r3, r7, #20
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f000 f9e3 	bl	80030a4 <sensirion_common_bytes_to_uint16_t>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	461a      	mov	r2, r3
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	801a      	strh	r2, [r3, #0]
    *mass_concentration_pm2p5 = sensirion_common_bytes_to_uint16_t(&buffer[2]);
 8002ce6:	f107 0314 	add.w	r3, r7, #20
 8002cea:	3302      	adds	r3, #2
 8002cec:	4618      	mov	r0, r3
 8002cee:	f000 f9d9 	bl	80030a4 <sensirion_common_bytes_to_uint16_t>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	461a      	mov	r2, r3
 8002cf6:	68bb      	ldr	r3, [r7, #8]
 8002cf8:	801a      	strh	r2, [r3, #0]
    *mass_concentration_pm4p0 = sensirion_common_bytes_to_uint16_t(&buffer[4]);
 8002cfa:	f107 0314 	add.w	r3, r7, #20
 8002cfe:	3304      	adds	r3, #4
 8002d00:	4618      	mov	r0, r3
 8002d02:	f000 f9cf 	bl	80030a4 <sensirion_common_bytes_to_uint16_t>
 8002d06:	4603      	mov	r3, r0
 8002d08:	461a      	mov	r2, r3
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	801a      	strh	r2, [r3, #0]
    *mass_concentration_pm10p0 = sensirion_common_bytes_to_uint16_t(&buffer[6]);
 8002d0e:	f107 0314 	add.w	r3, r7, #20
 8002d12:	3306      	adds	r3, #6
 8002d14:	4618      	mov	r0, r3
 8002d16:	f000 f9c5 	bl	80030a4 <sensirion_common_bytes_to_uint16_t>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	461a      	mov	r2, r3
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	801a      	strh	r2, [r3, #0]
    *ambient_humidity = sensirion_common_bytes_to_int16_t(&buffer[8]);
 8002d22:	f107 0314 	add.w	r3, r7, #20
 8002d26:	3308      	adds	r3, #8
 8002d28:	4618      	mov	r0, r3
 8002d2a:	f000 f9d1 	bl	80030d0 <sensirion_common_bytes_to_int16_t>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	461a      	mov	r2, r3
 8002d32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d34:	801a      	strh	r2, [r3, #0]
    *ambient_temperature = sensirion_common_bytes_to_int16_t(&buffer[10]);
 8002d36:	f107 0314 	add.w	r3, r7, #20
 8002d3a:	330a      	adds	r3, #10
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f000 f9c7 	bl	80030d0 <sensirion_common_bytes_to_int16_t>
 8002d42:	4603      	mov	r3, r0
 8002d44:	461a      	mov	r2, r3
 8002d46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d48:	801a      	strh	r2, [r3, #0]
    *voc_index = sensirion_common_bytes_to_int16_t(&buffer[12]);
 8002d4a:	f107 0314 	add.w	r3, r7, #20
 8002d4e:	330c      	adds	r3, #12
 8002d50:	4618      	mov	r0, r3
 8002d52:	f000 f9bd 	bl	80030d0 <sensirion_common_bytes_to_int16_t>
 8002d56:	4603      	mov	r3, r0
 8002d58:	461a      	mov	r2, r3
 8002d5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d5c:	801a      	strh	r2, [r3, #0]
    *nox_index = sensirion_common_bytes_to_int16_t(&buffer[14]);
 8002d5e:	f107 0314 	add.w	r3, r7, #20
 8002d62:	330e      	adds	r3, #14
 8002d64:	4618      	mov	r0, r3
 8002d66:	f000 f9b3 	bl	80030d0 <sensirion_common_bytes_to_int16_t>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	461a      	mov	r2, r3
 8002d6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d70:	801a      	strh	r2, [r3, #0]
    return NO_ERROR;
 8002d72:	2300      	movs	r3, #0
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	3730      	adds	r7, #48	@ 0x30
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}

08002d7c <SEN5x_Setup>:
/* sen5x_wrapper.c */
#include "sen5x_wrapper.h"

int16_t SEN5x_Setup(I2C_HandleTypeDef* hi2c)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b084      	sub	sp, #16
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  int16_t error;

  // Check if SEN5x is ready
  if (HAL_I2C_IsDeviceReady(hi2c, 0x69 << 1, 3, 1000) != HAL_OK) {
 8002d84:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002d88:	2203      	movs	r2, #3
 8002d8a:	21d2      	movs	r1, #210	@ 0xd2
 8002d8c:	6878      	ldr	r0, [r7, #4]
 8002d8e:	f002 f871 	bl	8004e74 <HAL_I2C_IsDeviceReady>
 8002d92:	4603      	mov	r3, r0
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d002      	beq.n	8002d9e <SEN5x_Setup+0x22>
    return -1;
 8002d98:	f04f 33ff 	mov.w	r3, #4294967295
 8002d9c:	e023      	b.n	8002de6 <SEN5x_Setup+0x6a>
  }

  // Initialize Sensirion I2C HAL
  sensirion_i2c_hal_init();
 8002d9e:	f000 fa8f 	bl	80032c0 <sensirion_i2c_hal_init>
  HAL_Delay(500);
 8002da2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002da6:	f000 fe0b 	bl	80039c0 <HAL_Delay>

  // Stop any previous measurement
  error = sen5x_stop_measurement();
 8002daa:	f7ff fef3 	bl	8002b94 <sen5x_stop_measurement>
 8002dae:	4603      	mov	r3, r0
 8002db0:	81fb      	strh	r3, [r7, #14]
  if (error) {
 8002db2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d002      	beq.n	8002dc0 <SEN5x_Setup+0x44>
    return error;
 8002dba:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002dbe:	e012      	b.n	8002de6 <SEN5x_Setup+0x6a>
  }

  HAL_Delay(200);
 8002dc0:	20c8      	movs	r0, #200	@ 0xc8
 8002dc2:	f000 fdfd 	bl	80039c0 <HAL_Delay>

  // Start measurement
  error = sen5x_start_measurement();
 8002dc6:	f7ff febf 	bl	8002b48 <sen5x_start_measurement>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	81fb      	strh	r3, [r7, #14]
  if (error) {
 8002dce:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d002      	beq.n	8002ddc <SEN5x_Setup+0x60>
    return error;
 8002dd6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002dda:	e004      	b.n	8002de6 <SEN5x_Setup+0x6a>
  }

  // Wait for sensor to stabilize
  HAL_Delay(1000);
 8002ddc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002de0:	f000 fdee 	bl	80039c0 <HAL_Delay>

  return 0;
 8002de4:	2300      	movs	r3, #0
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	3710      	adds	r7, #16
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}
	...

08002df0 <SEN5x_ReadAirQuality>:

int16_t SEN5x_ReadAirQuality(I2C_HandleTypeDef* hi2c, AirQualityData_t* air_data)
{
 8002df0:	b590      	push	{r4, r7, lr}
 8002df2:	b08d      	sub	sp, #52	@ 0x34
 8002df4:	af04      	add	r7, sp, #16
 8002df6:	6078      	str	r0, [r7, #4]
 8002df8:	6039      	str	r1, [r7, #0]
  int16_t error;
  bool data_ready = false;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	777b      	strb	r3, [r7, #29]
  int16_t ambient_temperature;
  int16_t voc_index_raw;
  int16_t nox_index_raw;

  // Check if data is ready
  error = sen5x_read_data_ready(&data_ready);
 8002dfe:	f107 031d 	add.w	r3, r7, #29
 8002e02:	4618      	mov	r0, r3
 8002e04:	f7ff feee 	bl	8002be4 <sen5x_read_data_ready>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	83fb      	strh	r3, [r7, #30]
  if (error || !data_ready) {
 8002e0c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d105      	bne.n	8002e20 <SEN5x_ReadAirQuality+0x30>
 8002e14:	7f7b      	ldrb	r3, [r7, #29]
 8002e16:	f083 0301 	eor.w	r3, r3, #1
 8002e1a:	b2db      	uxtb	r3, r3
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d009      	beq.n	8002e34 <SEN5x_ReadAirQuality+0x44>
    return error ? error : -1;
 8002e20:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d002      	beq.n	8002e2e <SEN5x_ReadAirQuality+0x3e>
 8002e28:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002e2c:	e132      	b.n	8003094 <SEN5x_ReadAirQuality+0x2a4>
 8002e2e:	f04f 33ff 	mov.w	r3, #4294967295
 8002e32:	e12f      	b.n	8003094 <SEN5x_ReadAirQuality+0x2a4>
  }

  // Read the measured values
  error = sen5x_read_measured_values(&mass_concentration_pm1p0,
 8002e34:	f107 0414 	add.w	r4, r7, #20
 8002e38:	f107 0216 	add.w	r2, r7, #22
 8002e3c:	f107 0118 	add.w	r1, r7, #24
 8002e40:	f107 001a 	add.w	r0, r7, #26
 8002e44:	f107 030c 	add.w	r3, r7, #12
 8002e48:	9303      	str	r3, [sp, #12]
 8002e4a:	f107 030e 	add.w	r3, r7, #14
 8002e4e:	9302      	str	r3, [sp, #8]
 8002e50:	f107 0310 	add.w	r3, r7, #16
 8002e54:	9301      	str	r3, [sp, #4]
 8002e56:	f107 0312 	add.w	r3, r7, #18
 8002e5a:	9300      	str	r3, [sp, #0]
 8002e5c:	4623      	mov	r3, r4
 8002e5e:	f7ff ff02 	bl	8002c66 <sen5x_read_measured_values>
 8002e62:	4603      	mov	r3, r0
 8002e64:	83fb      	strh	r3, [r7, #30]
                                     &ambient_humidity,
                                     &ambient_temperature,
                                     &voc_index_raw,
                                     &nox_index_raw);

  if (error == 0) {
 8002e66:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	f040 8110 	bne.w	8003090 <SEN5x_ReadAirQuality+0x2a0>
    // Convert raw values to float (scale factor is 10)
    air_data->pm1p0_ugm3 = (float)mass_concentration_pm1p0 / 10.0f;
 8002e70:	8b7b      	ldrh	r3, [r7, #26]
 8002e72:	ee07 3a90 	vmov	s15, r3
 8002e76:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002e7a:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8002e7e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	edc3 7a00 	vstr	s15, [r3]
    air_data->pm2p5_ugm3 = (float)mass_concentration_pm2p5 / 10.0f;
 8002e88:	8b3b      	ldrh	r3, [r7, #24]
 8002e8a:	ee07 3a90 	vmov	s15, r3
 8002e8e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002e92:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8002e96:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	edc3 7a01 	vstr	s15, [r3, #4]
    air_data->pm4p0_ugm3 = (float)mass_concentration_pm4p0 / 10.0f;
 8002ea0:	8afb      	ldrh	r3, [r7, #22]
 8002ea2:	ee07 3a90 	vmov	s15, r3
 8002ea6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002eaa:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8002eae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	edc3 7a02 	vstr	s15, [r3, #8]
    air_data->pm10p0_ugm3 = (float)mass_concentration_pm10p0 / 10.0f;
 8002eb8:	8abb      	ldrh	r3, [r7, #20]
 8002eba:	ee07 3a90 	vmov	s15, r3
 8002ebe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002ec2:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8002ec6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	edc3 7a03 	vstr	s15, [r3, #12]

    air_data->temperature_index = (float)ambient_temperature / 200.0f;  // Scale factor is 200 for temperature
 8002ed0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002ed4:	ee07 3a90 	vmov	s15, r3
 8002ed8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002edc:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800309c <SEN5x_ReadAirQuality+0x2ac>
 8002ee0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	edc3 7a06 	vstr	s15, [r3, #24]
    air_data->humidity_index = (float)ambient_humidity / 100.0f;  // Scale factor is 100 for humidity
 8002eea:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002eee:	ee07 3a90 	vmov	s15, r3
 8002ef2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ef6:	eddf 6a6a 	vldr	s13, [pc, #424]	@ 80030a0 <SEN5x_ReadAirQuality+0x2b0>
 8002efa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	edc3 7a07 	vstr	s15, [r3, #28]

    air_data->voc_index = (float)voc_index_raw / 10.0f;
 8002f04:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002f08:	ee07 3a90 	vmov	s15, r3
 8002f0c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002f10:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8002f14:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	edc3 7a04 	vstr	s15, [r3, #16]
    air_data->nox_index = (float)nox_index_raw / 10.0f;
 8002f1e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002f22:	ee07 3a90 	vmov	s15, r3
 8002f26:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002f2a:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8002f2e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	edc3 7a05 	vstr	s15, [r3, #20]

    // Store as integers
    air_data->pm1p0_ugm3_x100 = (int32_t)air_data->pm1p0_ugm3;
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	edd3 7a00 	vldr	s15, [r3]
 8002f3e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f42:	ee17 2a90 	vmov	r2, s15
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	621a      	str	r2, [r3, #32]
    air_data->pm2p5_ugm3_x100 = (int32_t)air_data->pm2p5_ugm3;
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002f50:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f54:	ee17 2a90 	vmov	r2, s15
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	625a      	str	r2, [r3, #36]	@ 0x24
    air_data->pm4p0_ugm3_x100 = (int32_t)air_data->pm4p0_ugm3;
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002f62:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f66:	ee17 2a90 	vmov	r2, s15
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	629a      	str	r2, [r3, #40]	@ 0x28
    air_data->pm10p0_ugm3_x100 = (int32_t)air_data->pm10p0_ugm3;
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	edd3 7a03 	vldr	s15, [r3, #12]
 8002f74:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f78:	ee17 2a90 	vmov	r2, s15
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	62da      	str	r2, [r3, #44]	@ 0x2c
    air_data->voc_index_x100 = (int32_t)air_data->voc_index;
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	edd3 7a04 	vldr	s15, [r3, #16]
 8002f86:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f8a:	ee17 2a90 	vmov	r2, s15
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	631a      	str	r2, [r3, #48]	@ 0x30
    air_data->nox_index_x100 = (int32_t)air_data->nox_index;
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	edd3 7a05 	vldr	s15, [r3, #20]
 8002f98:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002f9c:	ee17 2a90 	vmov	r2, s15
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	635a      	str	r2, [r3, #52]	@ 0x34
    air_data->temperature_index_x100 = (int32_t)air_data->temperature_index;
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	edd3 7a06 	vldr	s15, [r3, #24]
 8002faa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002fae:	ee17 2a90 	vmov	r2, s15
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	639a      	str	r2, [r3, #56]	@ 0x38
    air_data->humidity_index_x100 = (int32_t)air_data->humidity_index;
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	edd3 7a07 	vldr	s15, [r3, #28]
 8002fbc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002fc0:	ee17 2a90 	vmov	r2, s15
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	63da      	str	r2, [r3, #60]	@ 0x3c

    // Handle invalid readings (sensor returns 0xFFFF or 0x7FFF for invalid data)
    if (mass_concentration_pm1p0 == 0xFFFF) {
 8002fc8:	8b7b      	ldrh	r3, [r7, #26]
 8002fca:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d106      	bne.n	8002fe0 <SEN5x_ReadAirQuality+0x1f0>
      air_data->pm1p0_ugm3 = 0.0f;
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	f04f 0200 	mov.w	r2, #0
 8002fd8:	601a      	str	r2, [r3, #0]
      air_data->pm1p0_ugm3_x100 = 0;
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	621a      	str	r2, [r3, #32]
    }
    if (mass_concentration_pm2p5 == 0xFFFF) {
 8002fe0:	8b3b      	ldrh	r3, [r7, #24]
 8002fe2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d106      	bne.n	8002ff8 <SEN5x_ReadAirQuality+0x208>
      air_data->pm2p5_ugm3 = 0.0f;
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	f04f 0200 	mov.w	r2, #0
 8002ff0:	605a      	str	r2, [r3, #4]
      air_data->pm2p5_ugm3_x100 = 0;
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	625a      	str	r2, [r3, #36]	@ 0x24
    }
    if (mass_concentration_pm4p0 == 0xFFFF) {
 8002ff8:	8afb      	ldrh	r3, [r7, #22]
 8002ffa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d106      	bne.n	8003010 <SEN5x_ReadAirQuality+0x220>
      air_data->pm4p0_ugm3 = 0.0f;
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	f04f 0200 	mov.w	r2, #0
 8003008:	609a      	str	r2, [r3, #8]
      air_data->pm4p0_ugm3_x100 = 0;
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	2200      	movs	r2, #0
 800300e:	629a      	str	r2, [r3, #40]	@ 0x28
    }
    if (mass_concentration_pm10p0 == 0xFFFF) {
 8003010:	8abb      	ldrh	r3, [r7, #20]
 8003012:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003016:	4293      	cmp	r3, r2
 8003018:	d106      	bne.n	8003028 <SEN5x_ReadAirQuality+0x238>
      air_data->pm10p0_ugm3 = 0.0f;
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	f04f 0200 	mov.w	r2, #0
 8003020:	60da      	str	r2, [r3, #12]
      air_data->pm10p0_ugm3_x100 = 0;
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	2200      	movs	r2, #0
 8003026:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    if (voc_index_raw == 0x7FFF) {
 8003028:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800302c:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8003030:	4293      	cmp	r3, r2
 8003032:	d106      	bne.n	8003042 <SEN5x_ReadAirQuality+0x252>
      air_data->voc_index = 0.0f;
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	f04f 0200 	mov.w	r2, #0
 800303a:	611a      	str	r2, [r3, #16]
      air_data->voc_index_x100 = 0;
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	2200      	movs	r2, #0
 8003040:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    if (nox_index_raw == 0x7FFF) {
 8003042:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003046:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800304a:	4293      	cmp	r3, r2
 800304c:	d106      	bne.n	800305c <SEN5x_ReadAirQuality+0x26c>
      air_data->nox_index = 0.0f;
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	f04f 0200 	mov.w	r2, #0
 8003054:	615a      	str	r2, [r3, #20]
      air_data->nox_index_x100 = 0;
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	2200      	movs	r2, #0
 800305a:	635a      	str	r2, [r3, #52]	@ 0x34
    }
    if (ambient_temperature == 0x7FFF) {
 800305c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003060:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8003064:	4293      	cmp	r3, r2
 8003066:	d106      	bne.n	8003076 <SEN5x_ReadAirQuality+0x286>
      air_data->temperature_index = 0.0f;
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	f04f 0200 	mov.w	r2, #0
 800306e:	619a      	str	r2, [r3, #24]
      air_data->temperature_index_x100 = 0;
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	2200      	movs	r2, #0
 8003074:	639a      	str	r2, [r3, #56]	@ 0x38
    }
    if (ambient_humidity == 0x7FFF) {
 8003076:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800307a:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800307e:	4293      	cmp	r3, r2
 8003080:	d106      	bne.n	8003090 <SEN5x_ReadAirQuality+0x2a0>
      air_data->humidity_index = 0.0f;
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	f04f 0200 	mov.w	r2, #0
 8003088:	61da      	str	r2, [r3, #28]
      air_data->humidity_index_x100 = 0;
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	2200      	movs	r2, #0
 800308e:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  return error;
 8003090:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 8003094:	4618      	mov	r0, r3
 8003096:	3724      	adds	r7, #36	@ 0x24
 8003098:	46bd      	mov	sp, r7
 800309a:	bd90      	pop	{r4, r7, pc}
 800309c:	43480000 	.word	0x43480000
 80030a0:	42c80000 	.word	0x42c80000

080030a4 <sensirion_common_bytes_to_uint16_t>:
 */

#include "sensirion_common.h"
#include "sensirion_config.h"

uint16_t sensirion_common_bytes_to_uint16_t(const uint8_t* bytes) {
 80030a4:	b480      	push	{r7}
 80030a6:	b083      	sub	sp, #12
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
    return (uint16_t)bytes[0] << 8 | (uint16_t)bytes[1];
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	781b      	ldrb	r3, [r3, #0]
 80030b0:	b21b      	sxth	r3, r3
 80030b2:	021b      	lsls	r3, r3, #8
 80030b4:	b21a      	sxth	r2, r3
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	3301      	adds	r3, #1
 80030ba:	781b      	ldrb	r3, [r3, #0]
 80030bc:	b21b      	sxth	r3, r3
 80030be:	4313      	orrs	r3, r2
 80030c0:	b21b      	sxth	r3, r3
 80030c2:	b29b      	uxth	r3, r3
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	370c      	adds	r7, #12
 80030c8:	46bd      	mov	sp, r7
 80030ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ce:	4770      	bx	lr

080030d0 <sensirion_common_bytes_to_int16_t>:
uint32_t sensirion_common_bytes_to_uint32_t(const uint8_t* bytes) {
    return (uint32_t)bytes[0] << 24 | (uint32_t)bytes[1] << 16 |
           (uint32_t)bytes[2] << 8 | (uint32_t)bytes[3];
}

int16_t sensirion_common_bytes_to_int16_t(const uint8_t* bytes) {
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b082      	sub	sp, #8
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
    return (int16_t)sensirion_common_bytes_to_uint16_t(bytes);
 80030d8:	6878      	ldr	r0, [r7, #4]
 80030da:	f7ff ffe3 	bl	80030a4 <sensirion_common_bytes_to_uint16_t>
 80030de:	4603      	mov	r3, r0
 80030e0:	b21b      	sxth	r3, r3
}
 80030e2:	4618      	mov	r0, r3
 80030e4:	3708      	adds	r7, #8
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bd80      	pop	{r7, pc}

080030ea <sensirion_i2c_generate_crc>:
#include "sensirion_i2c.h"
#include "sensirion_common.h"
#include "sensirion_config.h"
#include "sensirion_i2c_hal.h"

uint8_t sensirion_i2c_generate_crc(const uint8_t* data, uint16_t count) {
 80030ea:	b480      	push	{r7}
 80030ec:	b085      	sub	sp, #20
 80030ee:	af00      	add	r7, sp, #0
 80030f0:	6078      	str	r0, [r7, #4]
 80030f2:	460b      	mov	r3, r1
 80030f4:	807b      	strh	r3, [r7, #2]
    uint16_t current_byte;
    uint8_t crc = CRC8_INIT;
 80030f6:	23ff      	movs	r3, #255	@ 0xff
 80030f8:	737b      	strb	r3, [r7, #13]
    uint8_t crc_bit;

    /* calculates 8-Bit checksum with given polynomial */
    for (current_byte = 0; current_byte < count; ++current_byte) {
 80030fa:	2300      	movs	r3, #0
 80030fc:	81fb      	strh	r3, [r7, #14]
 80030fe:	e022      	b.n	8003146 <sensirion_i2c_generate_crc+0x5c>
        crc ^= (data[current_byte]);
 8003100:	89fb      	ldrh	r3, [r7, #14]
 8003102:	687a      	ldr	r2, [r7, #4]
 8003104:	4413      	add	r3, r2
 8003106:	781a      	ldrb	r2, [r3, #0]
 8003108:	7b7b      	ldrb	r3, [r7, #13]
 800310a:	4053      	eors	r3, r2
 800310c:	737b      	strb	r3, [r7, #13]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 800310e:	2308      	movs	r3, #8
 8003110:	733b      	strb	r3, [r7, #12]
 8003112:	e012      	b.n	800313a <sensirion_i2c_generate_crc+0x50>
            if (crc & 0x80)
 8003114:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8003118:	2b00      	cmp	r3, #0
 800311a:	da08      	bge.n	800312e <sensirion_i2c_generate_crc+0x44>
                crc = (crc << 1) ^ CRC8_POLYNOMIAL;
 800311c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8003120:	005b      	lsls	r3, r3, #1
 8003122:	b25b      	sxtb	r3, r3
 8003124:	f083 0331 	eor.w	r3, r3, #49	@ 0x31
 8003128:	b25b      	sxtb	r3, r3
 800312a:	737b      	strb	r3, [r7, #13]
 800312c:	e002      	b.n	8003134 <sensirion_i2c_generate_crc+0x4a>
            else
                crc = (crc << 1);
 800312e:	7b7b      	ldrb	r3, [r7, #13]
 8003130:	005b      	lsls	r3, r3, #1
 8003132:	737b      	strb	r3, [r7, #13]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 8003134:	7b3b      	ldrb	r3, [r7, #12]
 8003136:	3b01      	subs	r3, #1
 8003138:	733b      	strb	r3, [r7, #12]
 800313a:	7b3b      	ldrb	r3, [r7, #12]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d1e9      	bne.n	8003114 <sensirion_i2c_generate_crc+0x2a>
    for (current_byte = 0; current_byte < count; ++current_byte) {
 8003140:	89fb      	ldrh	r3, [r7, #14]
 8003142:	3301      	adds	r3, #1
 8003144:	81fb      	strh	r3, [r7, #14]
 8003146:	89fa      	ldrh	r2, [r7, #14]
 8003148:	887b      	ldrh	r3, [r7, #2]
 800314a:	429a      	cmp	r2, r3
 800314c:	d3d8      	bcc.n	8003100 <sensirion_i2c_generate_crc+0x16>
        }
    }
    return crc;
 800314e:	7b7b      	ldrb	r3, [r7, #13]
}
 8003150:	4618      	mov	r0, r3
 8003152:	3714      	adds	r7, #20
 8003154:	46bd      	mov	sp, r7
 8003156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315a:	4770      	bx	lr

0800315c <sensirion_i2c_check_crc>:

int8_t sensirion_i2c_check_crc(const uint8_t* data, uint16_t count,
                               uint8_t checksum) {
 800315c:	b580      	push	{r7, lr}
 800315e:	b082      	sub	sp, #8
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
 8003164:	460b      	mov	r3, r1
 8003166:	807b      	strh	r3, [r7, #2]
 8003168:	4613      	mov	r3, r2
 800316a:	707b      	strb	r3, [r7, #1]
    if (sensirion_i2c_generate_crc(data, count) != checksum)
 800316c:	887b      	ldrh	r3, [r7, #2]
 800316e:	4619      	mov	r1, r3
 8003170:	6878      	ldr	r0, [r7, #4]
 8003172:	f7ff ffba 	bl	80030ea <sensirion_i2c_generate_crc>
 8003176:	4603      	mov	r3, r0
 8003178:	461a      	mov	r2, r3
 800317a:	787b      	ldrb	r3, [r7, #1]
 800317c:	4293      	cmp	r3, r2
 800317e:	d001      	beq.n	8003184 <sensirion_i2c_check_crc+0x28>
        return CRC_ERROR;
 8003180:	2301      	movs	r3, #1
 8003182:	e000      	b.n	8003186 <sensirion_i2c_check_crc+0x2a>
    return NO_ERROR;
 8003184:	2300      	movs	r3, #0
}
 8003186:	4618      	mov	r0, r3
 8003188:	3708      	adds	r7, #8
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}

0800318e <sensirion_i2c_add_command_to_buffer>:
    return sensirion_i2c_delayed_read_cmd(address, cmd, 0, data_words,
                                          num_words);
}

uint16_t sensirion_i2c_add_command_to_buffer(uint8_t* buffer, uint16_t offset,
                                             uint16_t command) {
 800318e:	b480      	push	{r7}
 8003190:	b083      	sub	sp, #12
 8003192:	af00      	add	r7, sp, #0
 8003194:	6078      	str	r0, [r7, #4]
 8003196:	460b      	mov	r3, r1
 8003198:	807b      	strh	r3, [r7, #2]
 800319a:	4613      	mov	r3, r2
 800319c:	803b      	strh	r3, [r7, #0]
    buffer[offset++] = (uint8_t)((command & 0xFF00) >> 8);
 800319e:	883b      	ldrh	r3, [r7, #0]
 80031a0:	0a1b      	lsrs	r3, r3, #8
 80031a2:	b29a      	uxth	r2, r3
 80031a4:	887b      	ldrh	r3, [r7, #2]
 80031a6:	1c59      	adds	r1, r3, #1
 80031a8:	8079      	strh	r1, [r7, #2]
 80031aa:	4619      	mov	r1, r3
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	440b      	add	r3, r1
 80031b0:	b2d2      	uxtb	r2, r2
 80031b2:	701a      	strb	r2, [r3, #0]
    buffer[offset++] = (uint8_t)((command & 0x00FF) >> 0);
 80031b4:	887b      	ldrh	r3, [r7, #2]
 80031b6:	1c5a      	adds	r2, r3, #1
 80031b8:	807a      	strh	r2, [r7, #2]
 80031ba:	461a      	mov	r2, r3
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	4413      	add	r3, r2
 80031c0:	883a      	ldrh	r2, [r7, #0]
 80031c2:	b2d2      	uxtb	r2, r2
 80031c4:	701a      	strb	r2, [r3, #0]
    return offset;
 80031c6:	887b      	ldrh	r3, [r7, #2]
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	370c      	adds	r7, #12
 80031cc:	46bd      	mov	sp, r7
 80031ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d2:	4770      	bx	lr

080031d4 <sensirion_i2c_write_data>:

    return offset;
}

int16_t sensirion_i2c_write_data(uint8_t address, const uint8_t* data,
                                 uint16_t data_length) {
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b082      	sub	sp, #8
 80031d8:	af00      	add	r7, sp, #0
 80031da:	4603      	mov	r3, r0
 80031dc:	6039      	str	r1, [r7, #0]
 80031de:	71fb      	strb	r3, [r7, #7]
 80031e0:	4613      	mov	r3, r2
 80031e2:	80bb      	strh	r3, [r7, #4]
    return sensirion_i2c_hal_write(address, data, data_length);
 80031e4:	88ba      	ldrh	r2, [r7, #4]
 80031e6:	79fb      	ldrb	r3, [r7, #7]
 80031e8:	6839      	ldr	r1, [r7, #0]
 80031ea:	4618      	mov	r0, r3
 80031ec:	f000 f892 	bl	8003314 <sensirion_i2c_hal_write>
 80031f0:	4603      	mov	r3, r0
}
 80031f2:	4618      	mov	r0, r3
 80031f4:	3708      	adds	r7, #8
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}

080031fa <sensirion_i2c_read_data_inplace>:

int16_t sensirion_i2c_read_data_inplace(uint8_t address, uint8_t* buffer,
                                        uint16_t expected_data_length) {
 80031fa:	b580      	push	{r7, lr}
 80031fc:	b084      	sub	sp, #16
 80031fe:	af00      	add	r7, sp, #0
 8003200:	4603      	mov	r3, r0
 8003202:	6039      	str	r1, [r7, #0]
 8003204:	71fb      	strb	r3, [r7, #7]
 8003206:	4613      	mov	r3, r2
 8003208:	80bb      	strh	r3, [r7, #4]
    int16_t error;
    uint16_t i, j;
    uint16_t size = (expected_data_length / SENSIRION_WORD_SIZE) *
 800320a:	88bb      	ldrh	r3, [r7, #4]
 800320c:	085b      	lsrs	r3, r3, #1
 800320e:	b29b      	uxth	r3, r3
 8003210:	461a      	mov	r2, r3
 8003212:	0052      	lsls	r2, r2, #1
 8003214:	4413      	add	r3, r2
 8003216:	817b      	strh	r3, [r7, #10]
                    (SENSIRION_WORD_SIZE + CRC8_LEN);

    if (expected_data_length % SENSIRION_WORD_SIZE != 0) {
 8003218:	88bb      	ldrh	r3, [r7, #4]
 800321a:	f003 0301 	and.w	r3, r3, #1
 800321e:	b29b      	uxth	r3, r3
 8003220:	2b00      	cmp	r3, #0
 8003222:	d001      	beq.n	8003228 <sensirion_i2c_read_data_inplace+0x2e>
        return BYTE_NUM_ERROR;
 8003224:	2304      	movs	r3, #4
 8003226:	e047      	b.n	80032b8 <sensirion_i2c_read_data_inplace+0xbe>
    }

    error = sensirion_i2c_hal_read(address, buffer, size);
 8003228:	897a      	ldrh	r2, [r7, #10]
 800322a:	79fb      	ldrb	r3, [r7, #7]
 800322c:	6839      	ldr	r1, [r7, #0]
 800322e:	4618      	mov	r0, r3
 8003230:	f000 f84e 	bl	80032d0 <sensirion_i2c_hal_read>
 8003234:	4603      	mov	r3, r0
 8003236:	813b      	strh	r3, [r7, #8]
    if (error) {
 8003238:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d002      	beq.n	8003246 <sensirion_i2c_read_data_inplace+0x4c>
        return error;
 8003240:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8003244:	e038      	b.n	80032b8 <sensirion_i2c_read_data_inplace+0xbe>
    }

    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 8003246:	2300      	movs	r3, #0
 8003248:	81fb      	strh	r3, [r7, #14]
 800324a:	2300      	movs	r3, #0
 800324c:	81bb      	strh	r3, [r7, #12]
 800324e:	e02e      	b.n	80032ae <sensirion_i2c_read_data_inplace+0xb4>

        error = sensirion_i2c_check_crc(&buffer[i], SENSIRION_WORD_SIZE,
 8003250:	89fb      	ldrh	r3, [r7, #14]
 8003252:	683a      	ldr	r2, [r7, #0]
 8003254:	18d0      	adds	r0, r2, r3
                                        buffer[i + SENSIRION_WORD_SIZE]);
 8003256:	89fb      	ldrh	r3, [r7, #14]
 8003258:	3302      	adds	r3, #2
 800325a:	683a      	ldr	r2, [r7, #0]
 800325c:	4413      	add	r3, r2
        error = sensirion_i2c_check_crc(&buffer[i], SENSIRION_WORD_SIZE,
 800325e:	781b      	ldrb	r3, [r3, #0]
 8003260:	461a      	mov	r2, r3
 8003262:	2102      	movs	r1, #2
 8003264:	f7ff ff7a 	bl	800315c <sensirion_i2c_check_crc>
 8003268:	4603      	mov	r3, r0
 800326a:	813b      	strh	r3, [r7, #8]
        if (error) {
 800326c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d002      	beq.n	800327a <sensirion_i2c_read_data_inplace+0x80>
            return error;
 8003274:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8003278:	e01e      	b.n	80032b8 <sensirion_i2c_read_data_inplace+0xbe>
        }
        buffer[j++] = buffer[i];
 800327a:	89fb      	ldrh	r3, [r7, #14]
 800327c:	683a      	ldr	r2, [r7, #0]
 800327e:	441a      	add	r2, r3
 8003280:	89bb      	ldrh	r3, [r7, #12]
 8003282:	1c59      	adds	r1, r3, #1
 8003284:	81b9      	strh	r1, [r7, #12]
 8003286:	4619      	mov	r1, r3
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	440b      	add	r3, r1
 800328c:	7812      	ldrb	r2, [r2, #0]
 800328e:	701a      	strb	r2, [r3, #0]
        buffer[j++] = buffer[i + 1];
 8003290:	89fb      	ldrh	r3, [r7, #14]
 8003292:	3301      	adds	r3, #1
 8003294:	683a      	ldr	r2, [r7, #0]
 8003296:	441a      	add	r2, r3
 8003298:	89bb      	ldrh	r3, [r7, #12]
 800329a:	1c59      	adds	r1, r3, #1
 800329c:	81b9      	strh	r1, [r7, #12]
 800329e:	4619      	mov	r1, r3
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	440b      	add	r3, r1
 80032a4:	7812      	ldrb	r2, [r2, #0]
 80032a6:	701a      	strb	r2, [r3, #0]
    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 80032a8:	89fb      	ldrh	r3, [r7, #14]
 80032aa:	3303      	adds	r3, #3
 80032ac:	81fb      	strh	r3, [r7, #14]
 80032ae:	89fa      	ldrh	r2, [r7, #14]
 80032b0:	897b      	ldrh	r3, [r7, #10]
 80032b2:	429a      	cmp	r2, r3
 80032b4:	d3cc      	bcc.n	8003250 <sensirion_i2c_read_data_inplace+0x56>
    }

    return NO_ERROR;
 80032b6:	2300      	movs	r3, #0
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	3710      	adds	r7, #16
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}

080032c0 <sensirion_i2c_hal_init>:

/**
 * Initialize all hard- and software components that are needed for the I2C
 * communication.
 */
void sensirion_i2c_hal_init(void) {
 80032c0:	b480      	push	{r7}
 80032c2:	af00      	add	r7, sp, #0
    /* I2C is already initialized in MX_I2C1_Init() */
    /* Nothing additional needed for STM32 HAL implementation */
}
 80032c4:	bf00      	nop
 80032c6:	46bd      	mov	sp, r7
 80032c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032cc:	4770      	bx	lr
	...

080032d0 <sensirion_i2c_hal_read>:
 * @param address 7-bit I2C address to read from
 * @param data    pointer to the buffer where the data is to be stored
 * @param count   number of bytes to read from I2C and store in the buffer
 * @returns 0 on success, error code otherwise
 */
int8_t sensirion_i2c_hal_read(uint8_t address, uint8_t* data, uint16_t count) {
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b084      	sub	sp, #16
 80032d4:	af02      	add	r7, sp, #8
 80032d6:	4603      	mov	r3, r0
 80032d8:	6039      	str	r1, [r7, #0]
 80032da:	71fb      	strb	r3, [r7, #7]
 80032dc:	4613      	mov	r3, r2
 80032de:	80bb      	strh	r3, [r7, #4]
    if (HAL_I2C_Master_Receive(&hi2c1, address << 1, data, count, HAL_MAX_DELAY) != HAL_OK) {
 80032e0:	79fb      	ldrb	r3, [r7, #7]
 80032e2:	b29b      	uxth	r3, r3
 80032e4:	005b      	lsls	r3, r3, #1
 80032e6:	b299      	uxth	r1, r3
 80032e8:	88bb      	ldrh	r3, [r7, #4]
 80032ea:	f04f 32ff 	mov.w	r2, #4294967295
 80032ee:	9200      	str	r2, [sp, #0]
 80032f0:	683a      	ldr	r2, [r7, #0]
 80032f2:	4807      	ldr	r0, [pc, #28]	@ (8003310 <sensirion_i2c_hal_read+0x40>)
 80032f4:	f001 fa9a 	bl	800482c <HAL_I2C_Master_Receive>
 80032f8:	4603      	mov	r3, r0
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d002      	beq.n	8003304 <sensirion_i2c_hal_read+0x34>
        return -1;  /* Return error code */
 80032fe:	f04f 33ff 	mov.w	r3, #4294967295
 8003302:	e000      	b.n	8003306 <sensirion_i2c_hal_read+0x36>
    }
    return NO_ERROR;
 8003304:	2300      	movs	r3, #0
}
 8003306:	4618      	mov	r0, r3
 8003308:	3708      	adds	r7, #8
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}
 800330e:	bf00      	nop
 8003310:	20000240 	.word	0x20000240

08003314 <sensirion_i2c_hal_write>:
 * @param data    pointer to the buffer containing the data to write
 * @param count   number of bytes to read from the buffer and send over I2C
 * @returns 0 on success, error code otherwise
 */
int8_t sensirion_i2c_hal_write(uint8_t address, const uint8_t* data,
                               uint16_t count) {
 8003314:	b580      	push	{r7, lr}
 8003316:	b084      	sub	sp, #16
 8003318:	af02      	add	r7, sp, #8
 800331a:	4603      	mov	r3, r0
 800331c:	6039      	str	r1, [r7, #0]
 800331e:	71fb      	strb	r3, [r7, #7]
 8003320:	4613      	mov	r3, r2
 8003322:	80bb      	strh	r3, [r7, #4]
    if (HAL_I2C_Master_Transmit(&hi2c1, address << 1, (uint8_t*)data, count, HAL_MAX_DELAY) != HAL_OK) {
 8003324:	79fb      	ldrb	r3, [r7, #7]
 8003326:	b29b      	uxth	r3, r3
 8003328:	005b      	lsls	r3, r3, #1
 800332a:	b299      	uxth	r1, r3
 800332c:	88bb      	ldrh	r3, [r7, #4]
 800332e:	f04f 32ff 	mov.w	r2, #4294967295
 8003332:	9200      	str	r2, [sp, #0]
 8003334:	683a      	ldr	r2, [r7, #0]
 8003336:	4807      	ldr	r0, [pc, #28]	@ (8003354 <sensirion_i2c_hal_write+0x40>)
 8003338:	f001 f960 	bl	80045fc <HAL_I2C_Master_Transmit>
 800333c:	4603      	mov	r3, r0
 800333e:	2b00      	cmp	r3, #0
 8003340:	d002      	beq.n	8003348 <sensirion_i2c_hal_write+0x34>
        return -1;  /* Return error code */
 8003342:	f04f 33ff 	mov.w	r3, #4294967295
 8003346:	e000      	b.n	800334a <sensirion_i2c_hal_write+0x36>
    }
    return NO_ERROR;
 8003348:	2300      	movs	r3, #0
}
 800334a:	4618      	mov	r0, r3
 800334c:	3708      	adds	r7, #8
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}
 8003352:	bf00      	nop
 8003354:	20000240 	.word	0x20000240

08003358 <sensirion_i2c_hal_sleep_usec>:
 *
 * Despite the unit, a <10 millisecond precision is sufficient.
 *
 * @param useconds the sleep time in microseconds
 */
void sensirion_i2c_hal_sleep_usec(uint32_t useconds) {
 8003358:	b580      	push	{r7, lr}
 800335a:	b084      	sub	sp, #16
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
    /* Convert microseconds to milliseconds */
    uint32_t delay_ms = (useconds + 999) / 1000;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	f203 33e7 	addw	r3, r3, #999	@ 0x3e7
 8003366:	4a08      	ldr	r2, [pc, #32]	@ (8003388 <sensirion_i2c_hal_sleep_usec+0x30>)
 8003368:	fba2 2303 	umull	r2, r3, r2, r3
 800336c:	099b      	lsrs	r3, r3, #6
 800336e:	60fb      	str	r3, [r7, #12]

    if (delay_ms == 0) {
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d101      	bne.n	800337a <sensirion_i2c_hal_sleep_usec+0x22>
        delay_ms = 1;
 8003376:	2301      	movs	r3, #1
 8003378:	60fb      	str	r3, [r7, #12]
    }

    HAL_Delay(delay_ms);
 800337a:	68f8      	ldr	r0, [r7, #12]
 800337c:	f000 fb20 	bl	80039c0 <HAL_Delay>
}
 8003380:	bf00      	nop
 8003382:	3710      	adds	r7, #16
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}
 8003388:	10624dd3 	.word	0x10624dd3

0800338c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800338c:	b480      	push	{r7}
 800338e:	b083      	sub	sp, #12
 8003390:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8003392:	4b0f      	ldr	r3, [pc, #60]	@ (80033d0 <HAL_MspInit+0x44>)
 8003394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003396:	4a0e      	ldr	r2, [pc, #56]	@ (80033d0 <HAL_MspInit+0x44>)
 8003398:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800339c:	6413      	str	r3, [r2, #64]	@ 0x40
 800339e:	4b0c      	ldr	r3, [pc, #48]	@ (80033d0 <HAL_MspInit+0x44>)
 80033a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033a6:	607b      	str	r3, [r7, #4]
 80033a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033aa:	4b09      	ldr	r3, [pc, #36]	@ (80033d0 <HAL_MspInit+0x44>)
 80033ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033ae:	4a08      	ldr	r2, [pc, #32]	@ (80033d0 <HAL_MspInit+0x44>)
 80033b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80033b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80033b6:	4b06      	ldr	r3, [pc, #24]	@ (80033d0 <HAL_MspInit+0x44>)
 80033b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80033be:	603b      	str	r3, [r7, #0]
 80033c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80033c2:	bf00      	nop
 80033c4:	370c      	adds	r7, #12
 80033c6:	46bd      	mov	sp, r7
 80033c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033cc:	4770      	bx	lr
 80033ce:	bf00      	nop
 80033d0:	40023800 	.word	0x40023800

080033d4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b08a      	sub	sp, #40	@ 0x28
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033dc:	f107 0314 	add.w	r3, r7, #20
 80033e0:	2200      	movs	r2, #0
 80033e2:	601a      	str	r2, [r3, #0]
 80033e4:	605a      	str	r2, [r3, #4]
 80033e6:	609a      	str	r2, [r3, #8]
 80033e8:	60da      	str	r2, [r3, #12]
 80033ea:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a15      	ldr	r2, [pc, #84]	@ (8003448 <HAL_ADC_MspInit+0x74>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d123      	bne.n	800343e <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80033f6:	4b15      	ldr	r3, [pc, #84]	@ (800344c <HAL_ADC_MspInit+0x78>)
 80033f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033fa:	4a14      	ldr	r2, [pc, #80]	@ (800344c <HAL_ADC_MspInit+0x78>)
 80033fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003400:	6453      	str	r3, [r2, #68]	@ 0x44
 8003402:	4b12      	ldr	r3, [pc, #72]	@ (800344c <HAL_ADC_MspInit+0x78>)
 8003404:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003406:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800340a:	613b      	str	r3, [r7, #16]
 800340c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800340e:	4b0f      	ldr	r3, [pc, #60]	@ (800344c <HAL_ADC_MspInit+0x78>)
 8003410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003412:	4a0e      	ldr	r2, [pc, #56]	@ (800344c <HAL_ADC_MspInit+0x78>)
 8003414:	f043 0301 	orr.w	r3, r3, #1
 8003418:	6313      	str	r3, [r2, #48]	@ 0x30
 800341a:	4b0c      	ldr	r3, [pc, #48]	@ (800344c <HAL_ADC_MspInit+0x78>)
 800341c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800341e:	f003 0301 	and.w	r3, r3, #1
 8003422:	60fb      	str	r3, [r7, #12]
 8003424:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003426:	2301      	movs	r3, #1
 8003428:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800342a:	2303      	movs	r3, #3
 800342c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800342e:	2300      	movs	r3, #0
 8003430:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003432:	f107 0314 	add.w	r3, r7, #20
 8003436:	4619      	mov	r1, r3
 8003438:	4805      	ldr	r0, [pc, #20]	@ (8003450 <HAL_ADC_MspInit+0x7c>)
 800343a:	f000 fe63 	bl	8004104 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800343e:	bf00      	nop
 8003440:	3728      	adds	r7, #40	@ 0x28
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}
 8003446:	bf00      	nop
 8003448:	40012000 	.word	0x40012000
 800344c:	40023800 	.word	0x40023800
 8003450:	40020000 	.word	0x40020000

08003454 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b0ae      	sub	sp, #184	@ 0xb8
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800345c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8003460:	2200      	movs	r2, #0
 8003462:	601a      	str	r2, [r3, #0]
 8003464:	605a      	str	r2, [r3, #4]
 8003466:	609a      	str	r2, [r3, #8]
 8003468:	60da      	str	r2, [r3, #12]
 800346a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800346c:	f107 0314 	add.w	r3, r7, #20
 8003470:	2290      	movs	r2, #144	@ 0x90
 8003472:	2100      	movs	r1, #0
 8003474:	4618      	mov	r0, r3
 8003476:	f004 ff92 	bl	800839e <memset>
  if(hi2c->Instance==I2C1)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a22      	ldr	r2, [pc, #136]	@ (8003508 <HAL_I2C_MspInit+0xb4>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d13c      	bne.n	80034fe <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003484:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003488:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800348a:	2300      	movs	r3, #0
 800348c:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800348e:	f107 0314 	add.w	r3, r7, #20
 8003492:	4618      	mov	r0, r3
 8003494:	f002 ff32 	bl	80062fc <HAL_RCCEx_PeriphCLKConfig>
 8003498:	4603      	mov	r3, r0
 800349a:	2b00      	cmp	r3, #0
 800349c:	d001      	beq.n	80034a2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800349e:	f7ff f89b 	bl	80025d8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80034a2:	4b1a      	ldr	r3, [pc, #104]	@ (800350c <HAL_I2C_MspInit+0xb8>)
 80034a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034a6:	4a19      	ldr	r2, [pc, #100]	@ (800350c <HAL_I2C_MspInit+0xb8>)
 80034a8:	f043 0302 	orr.w	r3, r3, #2
 80034ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80034ae:	4b17      	ldr	r3, [pc, #92]	@ (800350c <HAL_I2C_MspInit+0xb8>)
 80034b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034b2:	f003 0302 	and.w	r3, r3, #2
 80034b6:	613b      	str	r3, [r7, #16]
 80034b8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80034ba:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80034be:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80034c2:	2312      	movs	r3, #18
 80034c4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034c8:	2300      	movs	r3, #0
 80034ca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034ce:	2303      	movs	r3, #3
 80034d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80034d4:	2304      	movs	r3, #4
 80034d6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034da:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80034de:	4619      	mov	r1, r3
 80034e0:	480b      	ldr	r0, [pc, #44]	@ (8003510 <HAL_I2C_MspInit+0xbc>)
 80034e2:	f000 fe0f 	bl	8004104 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80034e6:	4b09      	ldr	r3, [pc, #36]	@ (800350c <HAL_I2C_MspInit+0xb8>)
 80034e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ea:	4a08      	ldr	r2, [pc, #32]	@ (800350c <HAL_I2C_MspInit+0xb8>)
 80034ec:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80034f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80034f2:	4b06      	ldr	r3, [pc, #24]	@ (800350c <HAL_I2C_MspInit+0xb8>)
 80034f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034f6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80034fa:	60fb      	str	r3, [r7, #12]
 80034fc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80034fe:	bf00      	nop
 8003500:	37b8      	adds	r7, #184	@ 0xb8
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}
 8003506:	bf00      	nop
 8003508:	40005400 	.word	0x40005400
 800350c:	40023800 	.word	0x40023800
 8003510:	40020400 	.word	0x40020400

08003514 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b0b0      	sub	sp, #192	@ 0xc0
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800351c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8003520:	2200      	movs	r2, #0
 8003522:	601a      	str	r2, [r3, #0]
 8003524:	605a      	str	r2, [r3, #4]
 8003526:	609a      	str	r2, [r3, #8]
 8003528:	60da      	str	r2, [r3, #12]
 800352a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800352c:	f107 031c 	add.w	r3, r7, #28
 8003530:	2290      	movs	r2, #144	@ 0x90
 8003532:	2100      	movs	r1, #0
 8003534:	4618      	mov	r0, r3
 8003536:	f004 ff32 	bl	800839e <memset>
  if(huart->Instance==UART5)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a53      	ldr	r2, [pc, #332]	@ (800368c <HAL_UART_MspInit+0x178>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d15e      	bne.n	8003602 <HAL_UART_MspInit+0xee>

  /* USER CODE END UART5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8003544:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003548:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 800354a:	2300      	movs	r3, #0
 800354c:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800354e:	f107 031c 	add.w	r3, r7, #28
 8003552:	4618      	mov	r0, r3
 8003554:	f002 fed2 	bl	80062fc <HAL_RCCEx_PeriphCLKConfig>
 8003558:	4603      	mov	r3, r0
 800355a:	2b00      	cmp	r3, #0
 800355c:	d001      	beq.n	8003562 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800355e:	f7ff f83b 	bl	80025d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8003562:	4b4b      	ldr	r3, [pc, #300]	@ (8003690 <HAL_UART_MspInit+0x17c>)
 8003564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003566:	4a4a      	ldr	r2, [pc, #296]	@ (8003690 <HAL_UART_MspInit+0x17c>)
 8003568:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800356c:	6413      	str	r3, [r2, #64]	@ 0x40
 800356e:	4b48      	ldr	r3, [pc, #288]	@ (8003690 <HAL_UART_MspInit+0x17c>)
 8003570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003572:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003576:	61bb      	str	r3, [r7, #24]
 8003578:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800357a:	4b45      	ldr	r3, [pc, #276]	@ (8003690 <HAL_UART_MspInit+0x17c>)
 800357c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800357e:	4a44      	ldr	r2, [pc, #272]	@ (8003690 <HAL_UART_MspInit+0x17c>)
 8003580:	f043 0304 	orr.w	r3, r3, #4
 8003584:	6313      	str	r3, [r2, #48]	@ 0x30
 8003586:	4b42      	ldr	r3, [pc, #264]	@ (8003690 <HAL_UART_MspInit+0x17c>)
 8003588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800358a:	f003 0304 	and.w	r3, r3, #4
 800358e:	617b      	str	r3, [r7, #20]
 8003590:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003592:	4b3f      	ldr	r3, [pc, #252]	@ (8003690 <HAL_UART_MspInit+0x17c>)
 8003594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003596:	4a3e      	ldr	r2, [pc, #248]	@ (8003690 <HAL_UART_MspInit+0x17c>)
 8003598:	f043 0308 	orr.w	r3, r3, #8
 800359c:	6313      	str	r3, [r2, #48]	@ 0x30
 800359e:	4b3c      	ldr	r3, [pc, #240]	@ (8003690 <HAL_UART_MspInit+0x17c>)
 80035a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035a2:	f003 0308 	and.w	r3, r3, #8
 80035a6:	613b      	str	r3, [r7, #16]
 80035a8:	693b      	ldr	r3, [r7, #16]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80035aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80035ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035b2:	2302      	movs	r3, #2
 80035b4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035b8:	2300      	movs	r3, #0
 80035ba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035be:	2303      	movs	r3, #3
 80035c0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80035c4:	2308      	movs	r3, #8
 80035c6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80035ca:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80035ce:	4619      	mov	r1, r3
 80035d0:	4830      	ldr	r0, [pc, #192]	@ (8003694 <HAL_UART_MspInit+0x180>)
 80035d2:	f000 fd97 	bl	8004104 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80035d6:	2304      	movs	r3, #4
 80035d8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035dc:	2302      	movs	r3, #2
 80035de:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035e2:	2300      	movs	r3, #0
 80035e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035e8:	2303      	movs	r3, #3
 80035ea:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80035ee:	2308      	movs	r3, #8
 80035f0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80035f4:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80035f8:	4619      	mov	r1, r3
 80035fa:	4827      	ldr	r0, [pc, #156]	@ (8003698 <HAL_UART_MspInit+0x184>)
 80035fc:	f000 fd82 	bl	8004104 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003600:	e03f      	b.n	8003682 <HAL_UART_MspInit+0x16e>
  else if(huart->Instance==USART1)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a25      	ldr	r2, [pc, #148]	@ (800369c <HAL_UART_MspInit+0x188>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d13a      	bne.n	8003682 <HAL_UART_MspInit+0x16e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800360c:	2340      	movs	r3, #64	@ 0x40
 800360e:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003610:	2300      	movs	r3, #0
 8003612:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003614:	f107 031c 	add.w	r3, r7, #28
 8003618:	4618      	mov	r0, r3
 800361a:	f002 fe6f 	bl	80062fc <HAL_RCCEx_PeriphCLKConfig>
 800361e:	4603      	mov	r3, r0
 8003620:	2b00      	cmp	r3, #0
 8003622:	d001      	beq.n	8003628 <HAL_UART_MspInit+0x114>
      Error_Handler();
 8003624:	f7fe ffd8 	bl	80025d8 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8003628:	4b19      	ldr	r3, [pc, #100]	@ (8003690 <HAL_UART_MspInit+0x17c>)
 800362a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800362c:	4a18      	ldr	r2, [pc, #96]	@ (8003690 <HAL_UART_MspInit+0x17c>)
 800362e:	f043 0310 	orr.w	r3, r3, #16
 8003632:	6453      	str	r3, [r2, #68]	@ 0x44
 8003634:	4b16      	ldr	r3, [pc, #88]	@ (8003690 <HAL_UART_MspInit+0x17c>)
 8003636:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003638:	f003 0310 	and.w	r3, r3, #16
 800363c:	60fb      	str	r3, [r7, #12]
 800363e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003640:	4b13      	ldr	r3, [pc, #76]	@ (8003690 <HAL_UART_MspInit+0x17c>)
 8003642:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003644:	4a12      	ldr	r2, [pc, #72]	@ (8003690 <HAL_UART_MspInit+0x17c>)
 8003646:	f043 0302 	orr.w	r3, r3, #2
 800364a:	6313      	str	r3, [r2, #48]	@ 0x30
 800364c:	4b10      	ldr	r3, [pc, #64]	@ (8003690 <HAL_UART_MspInit+0x17c>)
 800364e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003650:	f003 0302 	and.w	r3, r3, #2
 8003654:	60bb      	str	r3, [r7, #8]
 8003656:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8003658:	23c0      	movs	r3, #192	@ 0xc0
 800365a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800365e:	2302      	movs	r3, #2
 8003660:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003664:	2300      	movs	r3, #0
 8003666:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800366a:	2303      	movs	r3, #3
 800366c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003670:	2307      	movs	r3, #7
 8003672:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003676:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800367a:	4619      	mov	r1, r3
 800367c:	4808      	ldr	r0, [pc, #32]	@ (80036a0 <HAL_UART_MspInit+0x18c>)
 800367e:	f000 fd41 	bl	8004104 <HAL_GPIO_Init>
}
 8003682:	bf00      	nop
 8003684:	37c0      	adds	r7, #192	@ 0xc0
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}
 800368a:	bf00      	nop
 800368c:	40005000 	.word	0x40005000
 8003690:	40023800 	.word	0x40023800
 8003694:	40020800 	.word	0x40020800
 8003698:	40020c00 	.word	0x40020c00
 800369c:	40011000 	.word	0x40011000
 80036a0:	40020400 	.word	0x40020400

080036a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80036a4:	b480      	push	{r7}
 80036a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80036a8:	bf00      	nop
 80036aa:	e7fd      	b.n	80036a8 <NMI_Handler+0x4>

080036ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80036ac:	b480      	push	{r7}
 80036ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80036b0:	bf00      	nop
 80036b2:	e7fd      	b.n	80036b0 <HardFault_Handler+0x4>

080036b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80036b4:	b480      	push	{r7}
 80036b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80036b8:	bf00      	nop
 80036ba:	e7fd      	b.n	80036b8 <MemManage_Handler+0x4>

080036bc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80036bc:	b480      	push	{r7}
 80036be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80036c0:	bf00      	nop
 80036c2:	e7fd      	b.n	80036c0 <BusFault_Handler+0x4>

080036c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80036c4:	b480      	push	{r7}
 80036c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80036c8:	bf00      	nop
 80036ca:	e7fd      	b.n	80036c8 <UsageFault_Handler+0x4>

080036cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80036cc:	b480      	push	{r7}
 80036ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80036d0:	bf00      	nop
 80036d2:	46bd      	mov	sp, r7
 80036d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d8:	4770      	bx	lr

080036da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80036da:	b480      	push	{r7}
 80036dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80036de:	bf00      	nop
 80036e0:	46bd      	mov	sp, r7
 80036e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e6:	4770      	bx	lr

080036e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80036e8:	b480      	push	{r7}
 80036ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80036ec:	bf00      	nop
 80036ee:	46bd      	mov	sp, r7
 80036f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f4:	4770      	bx	lr

080036f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80036f6:	b580      	push	{r7, lr}
 80036f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80036fa:	f000 f941 	bl	8003980 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80036fe:	bf00      	nop
 8003700:	bd80      	pop	{r7, pc}

08003702 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003702:	b480      	push	{r7}
 8003704:	af00      	add	r7, sp, #0
  return 1;
 8003706:	2301      	movs	r3, #1
}
 8003708:	4618      	mov	r0, r3
 800370a:	46bd      	mov	sp, r7
 800370c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003710:	4770      	bx	lr

08003712 <_kill>:

int _kill(int pid, int sig)
{
 8003712:	b580      	push	{r7, lr}
 8003714:	b082      	sub	sp, #8
 8003716:	af00      	add	r7, sp, #0
 8003718:	6078      	str	r0, [r7, #4]
 800371a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800371c:	f004 feda 	bl	80084d4 <__errno>
 8003720:	4603      	mov	r3, r0
 8003722:	2216      	movs	r2, #22
 8003724:	601a      	str	r2, [r3, #0]
  return -1;
 8003726:	f04f 33ff 	mov.w	r3, #4294967295
}
 800372a:	4618      	mov	r0, r3
 800372c:	3708      	adds	r7, #8
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}

08003732 <_exit>:

void _exit (int status)
{
 8003732:	b580      	push	{r7, lr}
 8003734:	b082      	sub	sp, #8
 8003736:	af00      	add	r7, sp, #0
 8003738:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800373a:	f04f 31ff 	mov.w	r1, #4294967295
 800373e:	6878      	ldr	r0, [r7, #4]
 8003740:	f7ff ffe7 	bl	8003712 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003744:	bf00      	nop
 8003746:	e7fd      	b.n	8003744 <_exit+0x12>

08003748 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b086      	sub	sp, #24
 800374c:	af00      	add	r7, sp, #0
 800374e:	60f8      	str	r0, [r7, #12]
 8003750:	60b9      	str	r1, [r7, #8]
 8003752:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003754:	2300      	movs	r3, #0
 8003756:	617b      	str	r3, [r7, #20]
 8003758:	e00a      	b.n	8003770 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800375a:	f3af 8000 	nop.w
 800375e:	4601      	mov	r1, r0
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	1c5a      	adds	r2, r3, #1
 8003764:	60ba      	str	r2, [r7, #8]
 8003766:	b2ca      	uxtb	r2, r1
 8003768:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800376a:	697b      	ldr	r3, [r7, #20]
 800376c:	3301      	adds	r3, #1
 800376e:	617b      	str	r3, [r7, #20]
 8003770:	697a      	ldr	r2, [r7, #20]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	429a      	cmp	r2, r3
 8003776:	dbf0      	blt.n	800375a <_read+0x12>
  }

  return len;
 8003778:	687b      	ldr	r3, [r7, #4]
}
 800377a:	4618      	mov	r0, r3
 800377c:	3718      	adds	r7, #24
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}

08003782 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003782:	b580      	push	{r7, lr}
 8003784:	b086      	sub	sp, #24
 8003786:	af00      	add	r7, sp, #0
 8003788:	60f8      	str	r0, [r7, #12]
 800378a:	60b9      	str	r1, [r7, #8]
 800378c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800378e:	2300      	movs	r3, #0
 8003790:	617b      	str	r3, [r7, #20]
 8003792:	e009      	b.n	80037a8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003794:	68bb      	ldr	r3, [r7, #8]
 8003796:	1c5a      	adds	r2, r3, #1
 8003798:	60ba      	str	r2, [r7, #8]
 800379a:	781b      	ldrb	r3, [r3, #0]
 800379c:	4618      	mov	r0, r3
 800379e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	3301      	adds	r3, #1
 80037a6:	617b      	str	r3, [r7, #20]
 80037a8:	697a      	ldr	r2, [r7, #20]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	429a      	cmp	r2, r3
 80037ae:	dbf1      	blt.n	8003794 <_write+0x12>
  }
  return len;
 80037b0:	687b      	ldr	r3, [r7, #4]
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	3718      	adds	r7, #24
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}

080037ba <_close>:

int _close(int file)
{
 80037ba:	b480      	push	{r7}
 80037bc:	b083      	sub	sp, #12
 80037be:	af00      	add	r7, sp, #0
 80037c0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80037c2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80037c6:	4618      	mov	r0, r3
 80037c8:	370c      	adds	r7, #12
 80037ca:	46bd      	mov	sp, r7
 80037cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d0:	4770      	bx	lr

080037d2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80037d2:	b480      	push	{r7}
 80037d4:	b083      	sub	sp, #12
 80037d6:	af00      	add	r7, sp, #0
 80037d8:	6078      	str	r0, [r7, #4]
 80037da:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80037e2:	605a      	str	r2, [r3, #4]
  return 0;
 80037e4:	2300      	movs	r3, #0
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	370c      	adds	r7, #12
 80037ea:	46bd      	mov	sp, r7
 80037ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f0:	4770      	bx	lr

080037f2 <_isatty>:

int _isatty(int file)
{
 80037f2:	b480      	push	{r7}
 80037f4:	b083      	sub	sp, #12
 80037f6:	af00      	add	r7, sp, #0
 80037f8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80037fa:	2301      	movs	r3, #1
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	370c      	adds	r7, #12
 8003800:	46bd      	mov	sp, r7
 8003802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003806:	4770      	bx	lr

08003808 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003808:	b480      	push	{r7}
 800380a:	b085      	sub	sp, #20
 800380c:	af00      	add	r7, sp, #0
 800380e:	60f8      	str	r0, [r7, #12]
 8003810:	60b9      	str	r1, [r7, #8]
 8003812:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003814:	2300      	movs	r3, #0
}
 8003816:	4618      	mov	r0, r3
 8003818:	3714      	adds	r7, #20
 800381a:	46bd      	mov	sp, r7
 800381c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003820:	4770      	bx	lr
	...

08003824 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b086      	sub	sp, #24
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800382c:	4a14      	ldr	r2, [pc, #80]	@ (8003880 <_sbrk+0x5c>)
 800382e:	4b15      	ldr	r3, [pc, #84]	@ (8003884 <_sbrk+0x60>)
 8003830:	1ad3      	subs	r3, r2, r3
 8003832:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003834:	697b      	ldr	r3, [r7, #20]
 8003836:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003838:	4b13      	ldr	r3, [pc, #76]	@ (8003888 <_sbrk+0x64>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	2b00      	cmp	r3, #0
 800383e:	d102      	bne.n	8003846 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003840:	4b11      	ldr	r3, [pc, #68]	@ (8003888 <_sbrk+0x64>)
 8003842:	4a12      	ldr	r2, [pc, #72]	@ (800388c <_sbrk+0x68>)
 8003844:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003846:	4b10      	ldr	r3, [pc, #64]	@ (8003888 <_sbrk+0x64>)
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	4413      	add	r3, r2
 800384e:	693a      	ldr	r2, [r7, #16]
 8003850:	429a      	cmp	r2, r3
 8003852:	d207      	bcs.n	8003864 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003854:	f004 fe3e 	bl	80084d4 <__errno>
 8003858:	4603      	mov	r3, r0
 800385a:	220c      	movs	r2, #12
 800385c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800385e:	f04f 33ff 	mov.w	r3, #4294967295
 8003862:	e009      	b.n	8003878 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003864:	4b08      	ldr	r3, [pc, #32]	@ (8003888 <_sbrk+0x64>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800386a:	4b07      	ldr	r3, [pc, #28]	@ (8003888 <_sbrk+0x64>)
 800386c:	681a      	ldr	r2, [r3, #0]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	4413      	add	r3, r2
 8003872:	4a05      	ldr	r2, [pc, #20]	@ (8003888 <_sbrk+0x64>)
 8003874:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003876:	68fb      	ldr	r3, [r7, #12]
}
 8003878:	4618      	mov	r0, r3
 800387a:	3718      	adds	r7, #24
 800387c:	46bd      	mov	sp, r7
 800387e:	bd80      	pop	{r7, pc}
 8003880:	20080000 	.word	0x20080000
 8003884:	00000400 	.word	0x00000400
 8003888:	2000089c 	.word	0x2000089c
 800388c:	200009f0 	.word	0x200009f0

08003890 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003890:	b480      	push	{r7}
 8003892:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003894:	4b06      	ldr	r3, [pc, #24]	@ (80038b0 <SystemInit+0x20>)
 8003896:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800389a:	4a05      	ldr	r2, [pc, #20]	@ (80038b0 <SystemInit+0x20>)
 800389c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80038a0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80038a4:	bf00      	nop
 80038a6:	46bd      	mov	sp, r7
 80038a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ac:	4770      	bx	lr
 80038ae:	bf00      	nop
 80038b0:	e000ed00 	.word	0xe000ed00

080038b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80038b4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80038ec <LoopFillZerobss+0xe>
 
/* Call the clock system initialization function.*/
  bl  SystemInit   
 80038b8:	f7ff ffea 	bl	8003890 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80038bc:	480c      	ldr	r0, [pc, #48]	@ (80038f0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80038be:	490d      	ldr	r1, [pc, #52]	@ (80038f4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80038c0:	4a0d      	ldr	r2, [pc, #52]	@ (80038f8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80038c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80038c4:	e002      	b.n	80038cc <LoopCopyDataInit>

080038c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80038c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80038c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80038ca:	3304      	adds	r3, #4

080038cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80038cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80038ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80038d0:	d3f9      	bcc.n	80038c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80038d2:	4a0a      	ldr	r2, [pc, #40]	@ (80038fc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80038d4:	4c0a      	ldr	r4, [pc, #40]	@ (8003900 <LoopFillZerobss+0x22>)
  movs r3, #0
 80038d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80038d8:	e001      	b.n	80038de <LoopFillZerobss>

080038da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80038da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80038dc:	3204      	adds	r2, #4

080038de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80038de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80038e0:	d3fb      	bcc.n	80038da <FillZerobss>
   
/* Call static constructors */
    bl __libc_init_array
 80038e2:	f004 fdfd 	bl	80084e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80038e6:	f7fe fae3 	bl	8001eb0 <main>
  bx  lr    
 80038ea:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80038ec:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80038f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80038f4:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80038f8:	0800abf8 	.word	0x0800abf8
  ldr r2, =_sbss
 80038fc:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8003900:	200009f0 	.word	0x200009f0

08003904 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003904:	e7fe      	b.n	8003904 <ADC_IRQHandler>

08003906 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003906:	b580      	push	{r7, lr}
 8003908:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800390a:	2003      	movs	r0, #3
 800390c:	f000 fbc6 	bl	800409c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003910:	200f      	movs	r0, #15
 8003912:	f000 f805 	bl	8003920 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003916:	f7ff fd39 	bl	800338c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800391a:	2300      	movs	r3, #0
}
 800391c:	4618      	mov	r0, r3
 800391e:	bd80      	pop	{r7, pc}

08003920 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003920:	b580      	push	{r7, lr}
 8003922:	b082      	sub	sp, #8
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003928:	4b12      	ldr	r3, [pc, #72]	@ (8003974 <HAL_InitTick+0x54>)
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	4b12      	ldr	r3, [pc, #72]	@ (8003978 <HAL_InitTick+0x58>)
 800392e:	781b      	ldrb	r3, [r3, #0]
 8003930:	4619      	mov	r1, r3
 8003932:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003936:	fbb3 f3f1 	udiv	r3, r3, r1
 800393a:	fbb2 f3f3 	udiv	r3, r2, r3
 800393e:	4618      	mov	r0, r3
 8003940:	f000 fbd3 	bl	80040ea <HAL_SYSTICK_Config>
 8003944:	4603      	mov	r3, r0
 8003946:	2b00      	cmp	r3, #0
 8003948:	d001      	beq.n	800394e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	e00e      	b.n	800396c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2b0f      	cmp	r3, #15
 8003952:	d80a      	bhi.n	800396a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003954:	2200      	movs	r2, #0
 8003956:	6879      	ldr	r1, [r7, #4]
 8003958:	f04f 30ff 	mov.w	r0, #4294967295
 800395c:	f000 fba9 	bl	80040b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003960:	4a06      	ldr	r2, [pc, #24]	@ (800397c <HAL_InitTick+0x5c>)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003966:	2300      	movs	r3, #0
 8003968:	e000      	b.n	800396c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800396a:	2301      	movs	r3, #1
}
 800396c:	4618      	mov	r0, r3
 800396e:	3708      	adds	r7, #8
 8003970:	46bd      	mov	sp, r7
 8003972:	bd80      	pop	{r7, pc}
 8003974:	20000004 	.word	0x20000004
 8003978:	2000000c 	.word	0x2000000c
 800397c:	20000008 	.word	0x20000008

08003980 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003980:	b480      	push	{r7}
 8003982:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003984:	4b06      	ldr	r3, [pc, #24]	@ (80039a0 <HAL_IncTick+0x20>)
 8003986:	781b      	ldrb	r3, [r3, #0]
 8003988:	461a      	mov	r2, r3
 800398a:	4b06      	ldr	r3, [pc, #24]	@ (80039a4 <HAL_IncTick+0x24>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4413      	add	r3, r2
 8003990:	4a04      	ldr	r2, [pc, #16]	@ (80039a4 <HAL_IncTick+0x24>)
 8003992:	6013      	str	r3, [r2, #0]
}
 8003994:	bf00      	nop
 8003996:	46bd      	mov	sp, r7
 8003998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399c:	4770      	bx	lr
 800399e:	bf00      	nop
 80039a0:	2000000c 	.word	0x2000000c
 80039a4:	200008a0 	.word	0x200008a0

080039a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80039a8:	b480      	push	{r7}
 80039aa:	af00      	add	r7, sp, #0
  return uwTick;
 80039ac:	4b03      	ldr	r3, [pc, #12]	@ (80039bc <HAL_GetTick+0x14>)
 80039ae:	681b      	ldr	r3, [r3, #0]
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	46bd      	mov	sp, r7
 80039b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b8:	4770      	bx	lr
 80039ba:	bf00      	nop
 80039bc:	200008a0 	.word	0x200008a0

080039c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b084      	sub	sp, #16
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80039c8:	f7ff ffee 	bl	80039a8 <HAL_GetTick>
 80039cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039d8:	d005      	beq.n	80039e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80039da:	4b0a      	ldr	r3, [pc, #40]	@ (8003a04 <HAL_Delay+0x44>)
 80039dc:	781b      	ldrb	r3, [r3, #0]
 80039de:	461a      	mov	r2, r3
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	4413      	add	r3, r2
 80039e4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80039e6:	bf00      	nop
 80039e8:	f7ff ffde 	bl	80039a8 <HAL_GetTick>
 80039ec:	4602      	mov	r2, r0
 80039ee:	68bb      	ldr	r3, [r7, #8]
 80039f0:	1ad3      	subs	r3, r2, r3
 80039f2:	68fa      	ldr	r2, [r7, #12]
 80039f4:	429a      	cmp	r2, r3
 80039f6:	d8f7      	bhi.n	80039e8 <HAL_Delay+0x28>
  {
  }
}
 80039f8:	bf00      	nop
 80039fa:	bf00      	nop
 80039fc:	3710      	adds	r7, #16
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}
 8003a02:	bf00      	nop
 8003a04:	2000000c 	.word	0x2000000c

08003a08 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b084      	sub	sp, #16
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a10:	2300      	movs	r3, #0
 8003a12:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d101      	bne.n	8003a1e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	e031      	b.n	8003a82 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d109      	bne.n	8003a3a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003a26:	6878      	ldr	r0, [r7, #4]
 8003a28:	f7ff fcd4 	bl	80033d4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2200      	movs	r2, #0
 8003a36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a3e:	f003 0310 	and.w	r3, r3, #16
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d116      	bne.n	8003a74 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003a4a:	4b10      	ldr	r3, [pc, #64]	@ (8003a8c <HAL_ADC_Init+0x84>)
 8003a4c:	4013      	ands	r3, r2
 8003a4e:	f043 0202 	orr.w	r2, r3, #2
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003a56:	6878      	ldr	r0, [r7, #4]
 8003a58:	f000 f974 	bl	8003d44 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a66:	f023 0303 	bic.w	r3, r3, #3
 8003a6a:	f043 0201 	orr.w	r2, r3, #1
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	641a      	str	r2, [r3, #64]	@ 0x40
 8003a72:	e001      	b.n	8003a78 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003a74:	2301      	movs	r3, #1
 8003a76:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003a80:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	3710      	adds	r7, #16
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}
 8003a8a:	bf00      	nop
 8003a8c:	ffffeefd 	.word	0xffffeefd

08003a90 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b085      	sub	sp, #20
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
 8003a98:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003aa4:	2b01      	cmp	r3, #1
 8003aa6:	d101      	bne.n	8003aac <HAL_ADC_ConfigChannel+0x1c>
 8003aa8:	2302      	movs	r3, #2
 8003aaa:	e13a      	b.n	8003d22 <HAL_ADC_ConfigChannel+0x292>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2201      	movs	r2, #1
 8003ab0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	2b09      	cmp	r3, #9
 8003aba:	d93a      	bls.n	8003b32 <HAL_ADC_ConfigChannel+0xa2>
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003ac4:	d035      	beq.n	8003b32 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	68d9      	ldr	r1, [r3, #12]
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	b29b      	uxth	r3, r3
 8003ad2:	461a      	mov	r2, r3
 8003ad4:	4613      	mov	r3, r2
 8003ad6:	005b      	lsls	r3, r3, #1
 8003ad8:	4413      	add	r3, r2
 8003ada:	3b1e      	subs	r3, #30
 8003adc:	2207      	movs	r2, #7
 8003ade:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae2:	43da      	mvns	r2, r3
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	400a      	ands	r2, r1
 8003aea:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a8f      	ldr	r2, [pc, #572]	@ (8003d30 <HAL_ADC_ConfigChannel+0x2a0>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d10a      	bne.n	8003b0c <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	68d9      	ldr	r1, [r3, #12]
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	061a      	lsls	r2, r3, #24
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	430a      	orrs	r2, r1
 8003b08:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003b0a:	e039      	b.n	8003b80 <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	68d9      	ldr	r1, [r3, #12]
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	689a      	ldr	r2, [r3, #8]
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	b29b      	uxth	r3, r3
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	4603      	mov	r3, r0
 8003b20:	005b      	lsls	r3, r3, #1
 8003b22:	4403      	add	r3, r0
 8003b24:	3b1e      	subs	r3, #30
 8003b26:	409a      	lsls	r2, r3
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	430a      	orrs	r2, r1
 8003b2e:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003b30:	e026      	b.n	8003b80 <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	6919      	ldr	r1, [r3, #16]
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	b29b      	uxth	r3, r3
 8003b3e:	461a      	mov	r2, r3
 8003b40:	4613      	mov	r3, r2
 8003b42:	005b      	lsls	r3, r3, #1
 8003b44:	4413      	add	r3, r2
 8003b46:	f003 031f 	and.w	r3, r3, #31
 8003b4a:	2207      	movs	r2, #7
 8003b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b50:	43da      	mvns	r2, r3
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	400a      	ands	r2, r1
 8003b58:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	6919      	ldr	r1, [r3, #16]
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	689a      	ldr	r2, [r3, #8]
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	b29b      	uxth	r3, r3
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	005b      	lsls	r3, r3, #1
 8003b70:	4403      	add	r3, r0
 8003b72:	f003 031f 	and.w	r3, r3, #31
 8003b76:	409a      	lsls	r2, r3
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	430a      	orrs	r2, r1
 8003b7e:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	2b06      	cmp	r3, #6
 8003b86:	d824      	bhi.n	8003bd2 <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	685a      	ldr	r2, [r3, #4]
 8003b92:	4613      	mov	r3, r2
 8003b94:	009b      	lsls	r3, r3, #2
 8003b96:	4413      	add	r3, r2
 8003b98:	3b05      	subs	r3, #5
 8003b9a:	221f      	movs	r2, #31
 8003b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba0:	43da      	mvns	r2, r3
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	400a      	ands	r2, r1
 8003ba8:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	b29b      	uxth	r3, r3
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	685a      	ldr	r2, [r3, #4]
 8003bbc:	4613      	mov	r3, r2
 8003bbe:	009b      	lsls	r3, r3, #2
 8003bc0:	4413      	add	r3, r2
 8003bc2:	3b05      	subs	r3, #5
 8003bc4:	fa00 f203 	lsl.w	r2, r0, r3
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	430a      	orrs	r2, r1
 8003bce:	635a      	str	r2, [r3, #52]	@ 0x34
 8003bd0:	e04c      	b.n	8003c6c <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	2b0c      	cmp	r3, #12
 8003bd8:	d824      	bhi.n	8003c24 <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	685a      	ldr	r2, [r3, #4]
 8003be4:	4613      	mov	r3, r2
 8003be6:	009b      	lsls	r3, r3, #2
 8003be8:	4413      	add	r3, r2
 8003bea:	3b23      	subs	r3, #35	@ 0x23
 8003bec:	221f      	movs	r2, #31
 8003bee:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf2:	43da      	mvns	r2, r3
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	400a      	ands	r2, r1
 8003bfa:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	b29b      	uxth	r3, r3
 8003c08:	4618      	mov	r0, r3
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	685a      	ldr	r2, [r3, #4]
 8003c0e:	4613      	mov	r3, r2
 8003c10:	009b      	lsls	r3, r3, #2
 8003c12:	4413      	add	r3, r2
 8003c14:	3b23      	subs	r3, #35	@ 0x23
 8003c16:	fa00 f203 	lsl.w	r2, r0, r3
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	430a      	orrs	r2, r1
 8003c20:	631a      	str	r2, [r3, #48]	@ 0x30
 8003c22:	e023      	b.n	8003c6c <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	685a      	ldr	r2, [r3, #4]
 8003c2e:	4613      	mov	r3, r2
 8003c30:	009b      	lsls	r3, r3, #2
 8003c32:	4413      	add	r3, r2
 8003c34:	3b41      	subs	r3, #65	@ 0x41
 8003c36:	221f      	movs	r2, #31
 8003c38:	fa02 f303 	lsl.w	r3, r2, r3
 8003c3c:	43da      	mvns	r2, r3
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	400a      	ands	r2, r1
 8003c44:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	b29b      	uxth	r3, r3
 8003c52:	4618      	mov	r0, r3
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	685a      	ldr	r2, [r3, #4]
 8003c58:	4613      	mov	r3, r2
 8003c5a:	009b      	lsls	r3, r3, #2
 8003c5c:	4413      	add	r3, r2
 8003c5e:	3b41      	subs	r3, #65	@ 0x41
 8003c60:	fa00 f203 	lsl.w	r2, r0, r3
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	430a      	orrs	r2, r1
 8003c6a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a30      	ldr	r2, [pc, #192]	@ (8003d34 <HAL_ADC_ConfigChannel+0x2a4>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d10a      	bne.n	8003c8c <HAL_ADC_ConfigChannel+0x1fc>
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003c7e:	d105      	bne.n	8003c8c <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8003c80:	4b2d      	ldr	r3, [pc, #180]	@ (8003d38 <HAL_ADC_ConfigChannel+0x2a8>)
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	4a2c      	ldr	r2, [pc, #176]	@ (8003d38 <HAL_ADC_ConfigChannel+0x2a8>)
 8003c86:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8003c8a:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a28      	ldr	r2, [pc, #160]	@ (8003d34 <HAL_ADC_ConfigChannel+0x2a4>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d10f      	bne.n	8003cb6 <HAL_ADC_ConfigChannel+0x226>
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	2b12      	cmp	r3, #18
 8003c9c:	d10b      	bne.n	8003cb6 <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8003c9e:	4b26      	ldr	r3, [pc, #152]	@ (8003d38 <HAL_ADC_ConfigChannel+0x2a8>)
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	4a25      	ldr	r2, [pc, #148]	@ (8003d38 <HAL_ADC_ConfigChannel+0x2a8>)
 8003ca4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003ca8:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8003caa:	4b23      	ldr	r3, [pc, #140]	@ (8003d38 <HAL_ADC_ConfigChannel+0x2a8>)
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	4a22      	ldr	r2, [pc, #136]	@ (8003d38 <HAL_ADC_ConfigChannel+0x2a8>)
 8003cb0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003cb4:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4a1e      	ldr	r2, [pc, #120]	@ (8003d34 <HAL_ADC_ConfigChannel+0x2a4>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d12b      	bne.n	8003d18 <HAL_ADC_ConfigChannel+0x288>
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4a1a      	ldr	r2, [pc, #104]	@ (8003d30 <HAL_ADC_ConfigChannel+0x2a0>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d003      	beq.n	8003cd2 <HAL_ADC_ConfigChannel+0x242>
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	2b11      	cmp	r3, #17
 8003cd0:	d122      	bne.n	8003d18 <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8003cd2:	4b19      	ldr	r3, [pc, #100]	@ (8003d38 <HAL_ADC_ConfigChannel+0x2a8>)
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	4a18      	ldr	r2, [pc, #96]	@ (8003d38 <HAL_ADC_ConfigChannel+0x2a8>)
 8003cd8:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8003cdc:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8003cde:	4b16      	ldr	r3, [pc, #88]	@ (8003d38 <HAL_ADC_ConfigChannel+0x2a8>)
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	4a15      	ldr	r2, [pc, #84]	@ (8003d38 <HAL_ADC_ConfigChannel+0x2a8>)
 8003ce4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003ce8:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	4a10      	ldr	r2, [pc, #64]	@ (8003d30 <HAL_ADC_ConfigChannel+0x2a0>)
 8003cf0:	4293      	cmp	r3, r2
 8003cf2:	d111      	bne.n	8003d18 <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8003cf4:	4b11      	ldr	r3, [pc, #68]	@ (8003d3c <HAL_ADC_ConfigChannel+0x2ac>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4a11      	ldr	r2, [pc, #68]	@ (8003d40 <HAL_ADC_ConfigChannel+0x2b0>)
 8003cfa:	fba2 2303 	umull	r2, r3, r2, r3
 8003cfe:	0c9a      	lsrs	r2, r3, #18
 8003d00:	4613      	mov	r3, r2
 8003d02:	009b      	lsls	r3, r3, #2
 8003d04:	4413      	add	r3, r2
 8003d06:	005b      	lsls	r3, r3, #1
 8003d08:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8003d0a:	e002      	b.n	8003d12 <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	3b01      	subs	r3, #1
 8003d10:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d1f9      	bne.n	8003d0c <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003d20:	2300      	movs	r3, #0
}
 8003d22:	4618      	mov	r0, r3
 8003d24:	3714      	adds	r7, #20
 8003d26:	46bd      	mov	sp, r7
 8003d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2c:	4770      	bx	lr
 8003d2e:	bf00      	nop
 8003d30:	10000012 	.word	0x10000012
 8003d34:	40012000 	.word	0x40012000
 8003d38:	40012300 	.word	0x40012300
 8003d3c:	20000004 	.word	0x20000004
 8003d40:	431bde83 	.word	0x431bde83

08003d44 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003d44:	b480      	push	{r7}
 8003d46:	b083      	sub	sp, #12
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8003d4c:	4b78      	ldr	r3, [pc, #480]	@ (8003f30 <ADC_Init+0x1ec>)
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	4a77      	ldr	r2, [pc, #476]	@ (8003f30 <ADC_Init+0x1ec>)
 8003d52:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8003d56:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003d58:	4b75      	ldr	r3, [pc, #468]	@ (8003f30 <ADC_Init+0x1ec>)
 8003d5a:	685a      	ldr	r2, [r3, #4]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	4973      	ldr	r1, [pc, #460]	@ (8003f30 <ADC_Init+0x1ec>)
 8003d62:	4313      	orrs	r3, r2
 8003d64:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	685a      	ldr	r2, [r3, #4]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003d74:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	6859      	ldr	r1, [r3, #4]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	691b      	ldr	r3, [r3, #16]
 8003d80:	021a      	lsls	r2, r3, #8
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	430a      	orrs	r2, r1
 8003d88:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	685a      	ldr	r2, [r3, #4]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003d98:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	6859      	ldr	r1, [r3, #4]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	689a      	ldr	r2, [r3, #8]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	430a      	orrs	r2, r1
 8003daa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	689a      	ldr	r2, [r3, #8]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003dba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	6899      	ldr	r1, [r3, #8]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	68da      	ldr	r2, [r3, #12]
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	430a      	orrs	r2, r1
 8003dcc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dd2:	4a58      	ldr	r2, [pc, #352]	@ (8003f34 <ADC_Init+0x1f0>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d022      	beq.n	8003e1e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	689a      	ldr	r2, [r3, #8]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003de6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	6899      	ldr	r1, [r3, #8]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	430a      	orrs	r2, r1
 8003df8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	689a      	ldr	r2, [r3, #8]
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003e08:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	6899      	ldr	r1, [r3, #8]
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	430a      	orrs	r2, r1
 8003e1a:	609a      	str	r2, [r3, #8]
 8003e1c:	e00f      	b.n	8003e3e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	689a      	ldr	r2, [r3, #8]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003e2c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	689a      	ldr	r2, [r3, #8]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003e3c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	689a      	ldr	r2, [r3, #8]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f022 0202 	bic.w	r2, r2, #2
 8003e4c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	6899      	ldr	r1, [r3, #8]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	699b      	ldr	r3, [r3, #24]
 8003e58:	005a      	lsls	r2, r3, #1
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	430a      	orrs	r2, r1
 8003e60:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d01b      	beq.n	8003ea4 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	685a      	ldr	r2, [r3, #4]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003e7a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	685a      	ldr	r2, [r3, #4]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003e8a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	6859      	ldr	r1, [r3, #4]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e96:	3b01      	subs	r3, #1
 8003e98:	035a      	lsls	r2, r3, #13
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	430a      	orrs	r2, r1
 8003ea0:	605a      	str	r2, [r3, #4]
 8003ea2:	e007      	b.n	8003eb4 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	685a      	ldr	r2, [r3, #4]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003eb2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003ec2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	69db      	ldr	r3, [r3, #28]
 8003ece:	3b01      	subs	r3, #1
 8003ed0:	051a      	lsls	r2, r3, #20
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	430a      	orrs	r2, r1
 8003ed8:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	689a      	ldr	r2, [r3, #8]
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003ee8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	6899      	ldr	r1, [r3, #8]
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003ef6:	025a      	lsls	r2, r3, #9
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	430a      	orrs	r2, r1
 8003efe:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	689a      	ldr	r2, [r3, #8]
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f0e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	6899      	ldr	r1, [r3, #8]
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	695b      	ldr	r3, [r3, #20]
 8003f1a:	029a      	lsls	r2, r3, #10
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	430a      	orrs	r2, r1
 8003f22:	609a      	str	r2, [r3, #8]
}
 8003f24:	bf00      	nop
 8003f26:	370c      	adds	r7, #12
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2e:	4770      	bx	lr
 8003f30:	40012300 	.word	0x40012300
 8003f34:	0f000001 	.word	0x0f000001

08003f38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	b085      	sub	sp, #20
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	f003 0307 	and.w	r3, r3, #7
 8003f46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f48:	4b0b      	ldr	r3, [pc, #44]	@ (8003f78 <__NVIC_SetPriorityGrouping+0x40>)
 8003f4a:	68db      	ldr	r3, [r3, #12]
 8003f4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f4e:	68ba      	ldr	r2, [r7, #8]
 8003f50:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003f54:	4013      	ands	r3, r2
 8003f56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003f60:	4b06      	ldr	r3, [pc, #24]	@ (8003f7c <__NVIC_SetPriorityGrouping+0x44>)
 8003f62:	4313      	orrs	r3, r2
 8003f64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f66:	4a04      	ldr	r2, [pc, #16]	@ (8003f78 <__NVIC_SetPriorityGrouping+0x40>)
 8003f68:	68bb      	ldr	r3, [r7, #8]
 8003f6a:	60d3      	str	r3, [r2, #12]
}
 8003f6c:	bf00      	nop
 8003f6e:	3714      	adds	r7, #20
 8003f70:	46bd      	mov	sp, r7
 8003f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f76:	4770      	bx	lr
 8003f78:	e000ed00 	.word	0xe000ed00
 8003f7c:	05fa0000 	.word	0x05fa0000

08003f80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003f80:	b480      	push	{r7}
 8003f82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f84:	4b04      	ldr	r3, [pc, #16]	@ (8003f98 <__NVIC_GetPriorityGrouping+0x18>)
 8003f86:	68db      	ldr	r3, [r3, #12]
 8003f88:	0a1b      	lsrs	r3, r3, #8
 8003f8a:	f003 0307 	and.w	r3, r3, #7
}
 8003f8e:	4618      	mov	r0, r3
 8003f90:	46bd      	mov	sp, r7
 8003f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f96:	4770      	bx	lr
 8003f98:	e000ed00 	.word	0xe000ed00

08003f9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	b083      	sub	sp, #12
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	6039      	str	r1, [r7, #0]
 8003fa6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fa8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	db0a      	blt.n	8003fc6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	b2da      	uxtb	r2, r3
 8003fb4:	490c      	ldr	r1, [pc, #48]	@ (8003fe8 <__NVIC_SetPriority+0x4c>)
 8003fb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fba:	0112      	lsls	r2, r2, #4
 8003fbc:	b2d2      	uxtb	r2, r2
 8003fbe:	440b      	add	r3, r1
 8003fc0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003fc4:	e00a      	b.n	8003fdc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	b2da      	uxtb	r2, r3
 8003fca:	4908      	ldr	r1, [pc, #32]	@ (8003fec <__NVIC_SetPriority+0x50>)
 8003fcc:	79fb      	ldrb	r3, [r7, #7]
 8003fce:	f003 030f 	and.w	r3, r3, #15
 8003fd2:	3b04      	subs	r3, #4
 8003fd4:	0112      	lsls	r2, r2, #4
 8003fd6:	b2d2      	uxtb	r2, r2
 8003fd8:	440b      	add	r3, r1
 8003fda:	761a      	strb	r2, [r3, #24]
}
 8003fdc:	bf00      	nop
 8003fde:	370c      	adds	r7, #12
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe6:	4770      	bx	lr
 8003fe8:	e000e100 	.word	0xe000e100
 8003fec:	e000ed00 	.word	0xe000ed00

08003ff0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b089      	sub	sp, #36	@ 0x24
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	60f8      	str	r0, [r7, #12]
 8003ff8:	60b9      	str	r1, [r7, #8]
 8003ffa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	f003 0307 	and.w	r3, r3, #7
 8004002:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004004:	69fb      	ldr	r3, [r7, #28]
 8004006:	f1c3 0307 	rsb	r3, r3, #7
 800400a:	2b04      	cmp	r3, #4
 800400c:	bf28      	it	cs
 800400e:	2304      	movcs	r3, #4
 8004010:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004012:	69fb      	ldr	r3, [r7, #28]
 8004014:	3304      	adds	r3, #4
 8004016:	2b06      	cmp	r3, #6
 8004018:	d902      	bls.n	8004020 <NVIC_EncodePriority+0x30>
 800401a:	69fb      	ldr	r3, [r7, #28]
 800401c:	3b03      	subs	r3, #3
 800401e:	e000      	b.n	8004022 <NVIC_EncodePriority+0x32>
 8004020:	2300      	movs	r3, #0
 8004022:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004024:	f04f 32ff 	mov.w	r2, #4294967295
 8004028:	69bb      	ldr	r3, [r7, #24]
 800402a:	fa02 f303 	lsl.w	r3, r2, r3
 800402e:	43da      	mvns	r2, r3
 8004030:	68bb      	ldr	r3, [r7, #8]
 8004032:	401a      	ands	r2, r3
 8004034:	697b      	ldr	r3, [r7, #20]
 8004036:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004038:	f04f 31ff 	mov.w	r1, #4294967295
 800403c:	697b      	ldr	r3, [r7, #20]
 800403e:	fa01 f303 	lsl.w	r3, r1, r3
 8004042:	43d9      	mvns	r1, r3
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004048:	4313      	orrs	r3, r2
         );
}
 800404a:	4618      	mov	r0, r3
 800404c:	3724      	adds	r7, #36	@ 0x24
 800404e:	46bd      	mov	sp, r7
 8004050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004054:	4770      	bx	lr
	...

08004058 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b082      	sub	sp, #8
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	3b01      	subs	r3, #1
 8004064:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004068:	d301      	bcc.n	800406e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800406a:	2301      	movs	r3, #1
 800406c:	e00f      	b.n	800408e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800406e:	4a0a      	ldr	r2, [pc, #40]	@ (8004098 <SysTick_Config+0x40>)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	3b01      	subs	r3, #1
 8004074:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004076:	210f      	movs	r1, #15
 8004078:	f04f 30ff 	mov.w	r0, #4294967295
 800407c:	f7ff ff8e 	bl	8003f9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004080:	4b05      	ldr	r3, [pc, #20]	@ (8004098 <SysTick_Config+0x40>)
 8004082:	2200      	movs	r2, #0
 8004084:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004086:	4b04      	ldr	r3, [pc, #16]	@ (8004098 <SysTick_Config+0x40>)
 8004088:	2207      	movs	r2, #7
 800408a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800408c:	2300      	movs	r3, #0
}
 800408e:	4618      	mov	r0, r3
 8004090:	3708      	adds	r7, #8
 8004092:	46bd      	mov	sp, r7
 8004094:	bd80      	pop	{r7, pc}
 8004096:	bf00      	nop
 8004098:	e000e010 	.word	0xe000e010

0800409c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b082      	sub	sp, #8
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80040a4:	6878      	ldr	r0, [r7, #4]
 80040a6:	f7ff ff47 	bl	8003f38 <__NVIC_SetPriorityGrouping>
}
 80040aa:	bf00      	nop
 80040ac:	3708      	adds	r7, #8
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}

080040b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80040b2:	b580      	push	{r7, lr}
 80040b4:	b086      	sub	sp, #24
 80040b6:	af00      	add	r7, sp, #0
 80040b8:	4603      	mov	r3, r0
 80040ba:	60b9      	str	r1, [r7, #8]
 80040bc:	607a      	str	r2, [r7, #4]
 80040be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80040c0:	2300      	movs	r3, #0
 80040c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80040c4:	f7ff ff5c 	bl	8003f80 <__NVIC_GetPriorityGrouping>
 80040c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80040ca:	687a      	ldr	r2, [r7, #4]
 80040cc:	68b9      	ldr	r1, [r7, #8]
 80040ce:	6978      	ldr	r0, [r7, #20]
 80040d0:	f7ff ff8e 	bl	8003ff0 <NVIC_EncodePriority>
 80040d4:	4602      	mov	r2, r0
 80040d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040da:	4611      	mov	r1, r2
 80040dc:	4618      	mov	r0, r3
 80040de:	f7ff ff5d 	bl	8003f9c <__NVIC_SetPriority>
}
 80040e2:	bf00      	nop
 80040e4:	3718      	adds	r7, #24
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bd80      	pop	{r7, pc}

080040ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80040ea:	b580      	push	{r7, lr}
 80040ec:	b082      	sub	sp, #8
 80040ee:	af00      	add	r7, sp, #0
 80040f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80040f2:	6878      	ldr	r0, [r7, #4]
 80040f4:	f7ff ffb0 	bl	8004058 <SysTick_Config>
 80040f8:	4603      	mov	r3, r0
}
 80040fa:	4618      	mov	r0, r3
 80040fc:	3708      	adds	r7, #8
 80040fe:	46bd      	mov	sp, r7
 8004100:	bd80      	pop	{r7, pc}
	...

08004104 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004104:	b480      	push	{r7}
 8004106:	b089      	sub	sp, #36	@ 0x24
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
 800410c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800410e:	2300      	movs	r3, #0
 8004110:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8004112:	2300      	movs	r3, #0
 8004114:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004116:	2300      	movs	r3, #0
 8004118:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800411a:	2300      	movs	r3, #0
 800411c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800411e:	2300      	movs	r3, #0
 8004120:	61fb      	str	r3, [r7, #28]
 8004122:	e175      	b.n	8004410 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004124:	2201      	movs	r2, #1
 8004126:	69fb      	ldr	r3, [r7, #28]
 8004128:	fa02 f303 	lsl.w	r3, r2, r3
 800412c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	697a      	ldr	r2, [r7, #20]
 8004134:	4013      	ands	r3, r2
 8004136:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8004138:	693a      	ldr	r2, [r7, #16]
 800413a:	697b      	ldr	r3, [r7, #20]
 800413c:	429a      	cmp	r2, r3
 800413e:	f040 8164 	bne.w	800440a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	f003 0303 	and.w	r3, r3, #3
 800414a:	2b01      	cmp	r3, #1
 800414c:	d005      	beq.n	800415a <HAL_GPIO_Init+0x56>
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	f003 0303 	and.w	r3, r3, #3
 8004156:	2b02      	cmp	r3, #2
 8004158:	d130      	bne.n	80041bc <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	689b      	ldr	r3, [r3, #8]
 800415e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004160:	69fb      	ldr	r3, [r7, #28]
 8004162:	005b      	lsls	r3, r3, #1
 8004164:	2203      	movs	r2, #3
 8004166:	fa02 f303 	lsl.w	r3, r2, r3
 800416a:	43db      	mvns	r3, r3
 800416c:	69ba      	ldr	r2, [r7, #24]
 800416e:	4013      	ands	r3, r2
 8004170:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	68da      	ldr	r2, [r3, #12]
 8004176:	69fb      	ldr	r3, [r7, #28]
 8004178:	005b      	lsls	r3, r3, #1
 800417a:	fa02 f303 	lsl.w	r3, r2, r3
 800417e:	69ba      	ldr	r2, [r7, #24]
 8004180:	4313      	orrs	r3, r2
 8004182:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	69ba      	ldr	r2, [r7, #24]
 8004188:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004190:	2201      	movs	r2, #1
 8004192:	69fb      	ldr	r3, [r7, #28]
 8004194:	fa02 f303 	lsl.w	r3, r2, r3
 8004198:	43db      	mvns	r3, r3
 800419a:	69ba      	ldr	r2, [r7, #24]
 800419c:	4013      	ands	r3, r2
 800419e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	091b      	lsrs	r3, r3, #4
 80041a6:	f003 0201 	and.w	r2, r3, #1
 80041aa:	69fb      	ldr	r3, [r7, #28]
 80041ac:	fa02 f303 	lsl.w	r3, r2, r3
 80041b0:	69ba      	ldr	r2, [r7, #24]
 80041b2:	4313      	orrs	r3, r2
 80041b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	69ba      	ldr	r2, [r7, #24]
 80041ba:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	f003 0303 	and.w	r3, r3, #3
 80041c4:	2b03      	cmp	r3, #3
 80041c6:	d017      	beq.n	80041f8 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	68db      	ldr	r3, [r3, #12]
 80041cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80041ce:	69fb      	ldr	r3, [r7, #28]
 80041d0:	005b      	lsls	r3, r3, #1
 80041d2:	2203      	movs	r2, #3
 80041d4:	fa02 f303 	lsl.w	r3, r2, r3
 80041d8:	43db      	mvns	r3, r3
 80041da:	69ba      	ldr	r2, [r7, #24]
 80041dc:	4013      	ands	r3, r2
 80041de:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	689a      	ldr	r2, [r3, #8]
 80041e4:	69fb      	ldr	r3, [r7, #28]
 80041e6:	005b      	lsls	r3, r3, #1
 80041e8:	fa02 f303 	lsl.w	r3, r2, r3
 80041ec:	69ba      	ldr	r2, [r7, #24]
 80041ee:	4313      	orrs	r3, r2
 80041f0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	69ba      	ldr	r2, [r7, #24]
 80041f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	f003 0303 	and.w	r3, r3, #3
 8004200:	2b02      	cmp	r3, #2
 8004202:	d123      	bne.n	800424c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004204:	69fb      	ldr	r3, [r7, #28]
 8004206:	08da      	lsrs	r2, r3, #3
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	3208      	adds	r2, #8
 800420c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004210:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004212:	69fb      	ldr	r3, [r7, #28]
 8004214:	f003 0307 	and.w	r3, r3, #7
 8004218:	009b      	lsls	r3, r3, #2
 800421a:	220f      	movs	r2, #15
 800421c:	fa02 f303 	lsl.w	r3, r2, r3
 8004220:	43db      	mvns	r3, r3
 8004222:	69ba      	ldr	r2, [r7, #24]
 8004224:	4013      	ands	r3, r2
 8004226:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	691a      	ldr	r2, [r3, #16]
 800422c:	69fb      	ldr	r3, [r7, #28]
 800422e:	f003 0307 	and.w	r3, r3, #7
 8004232:	009b      	lsls	r3, r3, #2
 8004234:	fa02 f303 	lsl.w	r3, r2, r3
 8004238:	69ba      	ldr	r2, [r7, #24]
 800423a:	4313      	orrs	r3, r2
 800423c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800423e:	69fb      	ldr	r3, [r7, #28]
 8004240:	08da      	lsrs	r2, r3, #3
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	3208      	adds	r2, #8
 8004246:	69b9      	ldr	r1, [r7, #24]
 8004248:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004252:	69fb      	ldr	r3, [r7, #28]
 8004254:	005b      	lsls	r3, r3, #1
 8004256:	2203      	movs	r2, #3
 8004258:	fa02 f303 	lsl.w	r3, r2, r3
 800425c:	43db      	mvns	r3, r3
 800425e:	69ba      	ldr	r2, [r7, #24]
 8004260:	4013      	ands	r3, r2
 8004262:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	685b      	ldr	r3, [r3, #4]
 8004268:	f003 0203 	and.w	r2, r3, #3
 800426c:	69fb      	ldr	r3, [r7, #28]
 800426e:	005b      	lsls	r3, r3, #1
 8004270:	fa02 f303 	lsl.w	r3, r2, r3
 8004274:	69ba      	ldr	r2, [r7, #24]
 8004276:	4313      	orrs	r3, r2
 8004278:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	69ba      	ldr	r2, [r7, #24]
 800427e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004288:	2b00      	cmp	r3, #0
 800428a:	f000 80be 	beq.w	800440a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800428e:	4b66      	ldr	r3, [pc, #408]	@ (8004428 <HAL_GPIO_Init+0x324>)
 8004290:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004292:	4a65      	ldr	r2, [pc, #404]	@ (8004428 <HAL_GPIO_Init+0x324>)
 8004294:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004298:	6453      	str	r3, [r2, #68]	@ 0x44
 800429a:	4b63      	ldr	r3, [pc, #396]	@ (8004428 <HAL_GPIO_Init+0x324>)
 800429c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800429e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80042a2:	60fb      	str	r3, [r7, #12]
 80042a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80042a6:	4a61      	ldr	r2, [pc, #388]	@ (800442c <HAL_GPIO_Init+0x328>)
 80042a8:	69fb      	ldr	r3, [r7, #28]
 80042aa:	089b      	lsrs	r3, r3, #2
 80042ac:	3302      	adds	r3, #2
 80042ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80042b4:	69fb      	ldr	r3, [r7, #28]
 80042b6:	f003 0303 	and.w	r3, r3, #3
 80042ba:	009b      	lsls	r3, r3, #2
 80042bc:	220f      	movs	r2, #15
 80042be:	fa02 f303 	lsl.w	r3, r2, r3
 80042c2:	43db      	mvns	r3, r3
 80042c4:	69ba      	ldr	r2, [r7, #24]
 80042c6:	4013      	ands	r3, r2
 80042c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	4a58      	ldr	r2, [pc, #352]	@ (8004430 <HAL_GPIO_Init+0x32c>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d037      	beq.n	8004342 <HAL_GPIO_Init+0x23e>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	4a57      	ldr	r2, [pc, #348]	@ (8004434 <HAL_GPIO_Init+0x330>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d031      	beq.n	800433e <HAL_GPIO_Init+0x23a>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	4a56      	ldr	r2, [pc, #344]	@ (8004438 <HAL_GPIO_Init+0x334>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d02b      	beq.n	800433a <HAL_GPIO_Init+0x236>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	4a55      	ldr	r2, [pc, #340]	@ (800443c <HAL_GPIO_Init+0x338>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d025      	beq.n	8004336 <HAL_GPIO_Init+0x232>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	4a54      	ldr	r2, [pc, #336]	@ (8004440 <HAL_GPIO_Init+0x33c>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d01f      	beq.n	8004332 <HAL_GPIO_Init+0x22e>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	4a53      	ldr	r2, [pc, #332]	@ (8004444 <HAL_GPIO_Init+0x340>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d019      	beq.n	800432e <HAL_GPIO_Init+0x22a>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	4a52      	ldr	r2, [pc, #328]	@ (8004448 <HAL_GPIO_Init+0x344>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d013      	beq.n	800432a <HAL_GPIO_Init+0x226>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	4a51      	ldr	r2, [pc, #324]	@ (800444c <HAL_GPIO_Init+0x348>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d00d      	beq.n	8004326 <HAL_GPIO_Init+0x222>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	4a50      	ldr	r2, [pc, #320]	@ (8004450 <HAL_GPIO_Init+0x34c>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d007      	beq.n	8004322 <HAL_GPIO_Init+0x21e>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	4a4f      	ldr	r2, [pc, #316]	@ (8004454 <HAL_GPIO_Init+0x350>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d101      	bne.n	800431e <HAL_GPIO_Init+0x21a>
 800431a:	2309      	movs	r3, #9
 800431c:	e012      	b.n	8004344 <HAL_GPIO_Init+0x240>
 800431e:	230a      	movs	r3, #10
 8004320:	e010      	b.n	8004344 <HAL_GPIO_Init+0x240>
 8004322:	2308      	movs	r3, #8
 8004324:	e00e      	b.n	8004344 <HAL_GPIO_Init+0x240>
 8004326:	2307      	movs	r3, #7
 8004328:	e00c      	b.n	8004344 <HAL_GPIO_Init+0x240>
 800432a:	2306      	movs	r3, #6
 800432c:	e00a      	b.n	8004344 <HAL_GPIO_Init+0x240>
 800432e:	2305      	movs	r3, #5
 8004330:	e008      	b.n	8004344 <HAL_GPIO_Init+0x240>
 8004332:	2304      	movs	r3, #4
 8004334:	e006      	b.n	8004344 <HAL_GPIO_Init+0x240>
 8004336:	2303      	movs	r3, #3
 8004338:	e004      	b.n	8004344 <HAL_GPIO_Init+0x240>
 800433a:	2302      	movs	r3, #2
 800433c:	e002      	b.n	8004344 <HAL_GPIO_Init+0x240>
 800433e:	2301      	movs	r3, #1
 8004340:	e000      	b.n	8004344 <HAL_GPIO_Init+0x240>
 8004342:	2300      	movs	r3, #0
 8004344:	69fa      	ldr	r2, [r7, #28]
 8004346:	f002 0203 	and.w	r2, r2, #3
 800434a:	0092      	lsls	r2, r2, #2
 800434c:	4093      	lsls	r3, r2
 800434e:	69ba      	ldr	r2, [r7, #24]
 8004350:	4313      	orrs	r3, r2
 8004352:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004354:	4935      	ldr	r1, [pc, #212]	@ (800442c <HAL_GPIO_Init+0x328>)
 8004356:	69fb      	ldr	r3, [r7, #28]
 8004358:	089b      	lsrs	r3, r3, #2
 800435a:	3302      	adds	r3, #2
 800435c:	69ba      	ldr	r2, [r7, #24]
 800435e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004362:	4b3d      	ldr	r3, [pc, #244]	@ (8004458 <HAL_GPIO_Init+0x354>)
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004368:	693b      	ldr	r3, [r7, #16]
 800436a:	43db      	mvns	r3, r3
 800436c:	69ba      	ldr	r2, [r7, #24]
 800436e:	4013      	ands	r3, r2
 8004370:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800437a:	2b00      	cmp	r3, #0
 800437c:	d003      	beq.n	8004386 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800437e:	69ba      	ldr	r2, [r7, #24]
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	4313      	orrs	r3, r2
 8004384:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004386:	4a34      	ldr	r2, [pc, #208]	@ (8004458 <HAL_GPIO_Init+0x354>)
 8004388:	69bb      	ldr	r3, [r7, #24]
 800438a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800438c:	4b32      	ldr	r3, [pc, #200]	@ (8004458 <HAL_GPIO_Init+0x354>)
 800438e:	68db      	ldr	r3, [r3, #12]
 8004390:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	43db      	mvns	r3, r3
 8004396:	69ba      	ldr	r2, [r7, #24]
 8004398:	4013      	ands	r3, r2
 800439a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d003      	beq.n	80043b0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80043a8:	69ba      	ldr	r2, [r7, #24]
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	4313      	orrs	r3, r2
 80043ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80043b0:	4a29      	ldr	r2, [pc, #164]	@ (8004458 <HAL_GPIO_Init+0x354>)
 80043b2:	69bb      	ldr	r3, [r7, #24]
 80043b4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80043b6:	4b28      	ldr	r3, [pc, #160]	@ (8004458 <HAL_GPIO_Init+0x354>)
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043bc:	693b      	ldr	r3, [r7, #16]
 80043be:	43db      	mvns	r3, r3
 80043c0:	69ba      	ldr	r2, [r7, #24]
 80043c2:	4013      	ands	r3, r2
 80043c4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d003      	beq.n	80043da <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80043d2:	69ba      	ldr	r2, [r7, #24]
 80043d4:	693b      	ldr	r3, [r7, #16]
 80043d6:	4313      	orrs	r3, r2
 80043d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80043da:	4a1f      	ldr	r2, [pc, #124]	@ (8004458 <HAL_GPIO_Init+0x354>)
 80043dc:	69bb      	ldr	r3, [r7, #24]
 80043de:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80043e0:	4b1d      	ldr	r3, [pc, #116]	@ (8004458 <HAL_GPIO_Init+0x354>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	43db      	mvns	r3, r3
 80043ea:	69ba      	ldr	r2, [r7, #24]
 80043ec:	4013      	ands	r3, r2
 80043ee:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d003      	beq.n	8004404 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80043fc:	69ba      	ldr	r2, [r7, #24]
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	4313      	orrs	r3, r2
 8004402:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004404:	4a14      	ldr	r2, [pc, #80]	@ (8004458 <HAL_GPIO_Init+0x354>)
 8004406:	69bb      	ldr	r3, [r7, #24]
 8004408:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800440a:	69fb      	ldr	r3, [r7, #28]
 800440c:	3301      	adds	r3, #1
 800440e:	61fb      	str	r3, [r7, #28]
 8004410:	69fb      	ldr	r3, [r7, #28]
 8004412:	2b0f      	cmp	r3, #15
 8004414:	f67f ae86 	bls.w	8004124 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004418:	bf00      	nop
 800441a:	bf00      	nop
 800441c:	3724      	adds	r7, #36	@ 0x24
 800441e:	46bd      	mov	sp, r7
 8004420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004424:	4770      	bx	lr
 8004426:	bf00      	nop
 8004428:	40023800 	.word	0x40023800
 800442c:	40013800 	.word	0x40013800
 8004430:	40020000 	.word	0x40020000
 8004434:	40020400 	.word	0x40020400
 8004438:	40020800 	.word	0x40020800
 800443c:	40020c00 	.word	0x40020c00
 8004440:	40021000 	.word	0x40021000
 8004444:	40021400 	.word	0x40021400
 8004448:	40021800 	.word	0x40021800
 800444c:	40021c00 	.word	0x40021c00
 8004450:	40022000 	.word	0x40022000
 8004454:	40022400 	.word	0x40022400
 8004458:	40013c00 	.word	0x40013c00

0800445c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800445c:	b480      	push	{r7}
 800445e:	b083      	sub	sp, #12
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
 8004464:	460b      	mov	r3, r1
 8004466:	807b      	strh	r3, [r7, #2]
 8004468:	4613      	mov	r3, r2
 800446a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800446c:	787b      	ldrb	r3, [r7, #1]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d003      	beq.n	800447a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004472:	887a      	ldrh	r2, [r7, #2]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004478:	e003      	b.n	8004482 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800447a:	887b      	ldrh	r3, [r7, #2]
 800447c:	041a      	lsls	r2, r3, #16
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	619a      	str	r2, [r3, #24]
}
 8004482:	bf00      	nop
 8004484:	370c      	adds	r7, #12
 8004486:	46bd      	mov	sp, r7
 8004488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448c:	4770      	bx	lr

0800448e <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800448e:	b480      	push	{r7}
 8004490:	b085      	sub	sp, #20
 8004492:	af00      	add	r7, sp, #0
 8004494:	6078      	str	r0, [r7, #4]
 8004496:	460b      	mov	r3, r1
 8004498:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	695b      	ldr	r3, [r3, #20]
 800449e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80044a0:	887a      	ldrh	r2, [r7, #2]
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	4013      	ands	r3, r2
 80044a6:	041a      	lsls	r2, r3, #16
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	43d9      	mvns	r1, r3
 80044ac:	887b      	ldrh	r3, [r7, #2]
 80044ae:	400b      	ands	r3, r1
 80044b0:	431a      	orrs	r2, r3
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	619a      	str	r2, [r3, #24]
}
 80044b6:	bf00      	nop
 80044b8:	3714      	adds	r7, #20
 80044ba:	46bd      	mov	sp, r7
 80044bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c0:	4770      	bx	lr
	...

080044c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b082      	sub	sp, #8
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d101      	bne.n	80044d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80044d2:	2301      	movs	r3, #1
 80044d4:	e08b      	b.n	80045ee <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044dc:	b2db      	uxtb	r3, r3
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d106      	bne.n	80044f0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2200      	movs	r2, #0
 80044e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80044ea:	6878      	ldr	r0, [r7, #4]
 80044ec:	f7fe ffb2 	bl	8003454 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2224      	movs	r2, #36	@ 0x24
 80044f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	681a      	ldr	r2, [r3, #0]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f022 0201 	bic.w	r2, r2, #1
 8004506:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	685a      	ldr	r2, [r3, #4]
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004514:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	689a      	ldr	r2, [r3, #8]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004524:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	68db      	ldr	r3, [r3, #12]
 800452a:	2b01      	cmp	r3, #1
 800452c:	d107      	bne.n	800453e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	689a      	ldr	r2, [r3, #8]
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800453a:	609a      	str	r2, [r3, #8]
 800453c:	e006      	b.n	800454c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	689a      	ldr	r2, [r3, #8]
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800454a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	68db      	ldr	r3, [r3, #12]
 8004550:	2b02      	cmp	r3, #2
 8004552:	d108      	bne.n	8004566 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	685a      	ldr	r2, [r3, #4]
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004562:	605a      	str	r2, [r3, #4]
 8004564:	e007      	b.n	8004576 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	685a      	ldr	r2, [r3, #4]
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004574:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	6859      	ldr	r1, [r3, #4]
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681a      	ldr	r2, [r3, #0]
 8004580:	4b1d      	ldr	r3, [pc, #116]	@ (80045f8 <HAL_I2C_Init+0x134>)
 8004582:	430b      	orrs	r3, r1
 8004584:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	68da      	ldr	r2, [r3, #12]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004594:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	691a      	ldr	r2, [r3, #16]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	695b      	ldr	r3, [r3, #20]
 800459e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	699b      	ldr	r3, [r3, #24]
 80045a6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	430a      	orrs	r2, r1
 80045ae:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	69d9      	ldr	r1, [r3, #28]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6a1a      	ldr	r2, [r3, #32]
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	430a      	orrs	r2, r1
 80045be:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f042 0201 	orr.w	r2, r2, #1
 80045ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2200      	movs	r2, #0
 80045d4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2220      	movs	r2, #32
 80045da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2200      	movs	r2, #0
 80045e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2200      	movs	r2, #0
 80045e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80045ec:	2300      	movs	r3, #0
}
 80045ee:	4618      	mov	r0, r3
 80045f0:	3708      	adds	r7, #8
 80045f2:	46bd      	mov	sp, r7
 80045f4:	bd80      	pop	{r7, pc}
 80045f6:	bf00      	nop
 80045f8:	02008000 	.word	0x02008000

080045fc <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b088      	sub	sp, #32
 8004600:	af02      	add	r7, sp, #8
 8004602:	60f8      	str	r0, [r7, #12]
 8004604:	607a      	str	r2, [r7, #4]
 8004606:	461a      	mov	r2, r3
 8004608:	460b      	mov	r3, r1
 800460a:	817b      	strh	r3, [r7, #10]
 800460c:	4613      	mov	r3, r2
 800460e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004616:	b2db      	uxtb	r3, r3
 8004618:	2b20      	cmp	r3, #32
 800461a:	f040 80fd 	bne.w	8004818 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004624:	2b01      	cmp	r3, #1
 8004626:	d101      	bne.n	800462c <HAL_I2C_Master_Transmit+0x30>
 8004628:	2302      	movs	r3, #2
 800462a:	e0f6      	b.n	800481a <HAL_I2C_Master_Transmit+0x21e>
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	2201      	movs	r2, #1
 8004630:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004634:	f7ff f9b8 	bl	80039a8 <HAL_GetTick>
 8004638:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800463a:	693b      	ldr	r3, [r7, #16]
 800463c:	9300      	str	r3, [sp, #0]
 800463e:	2319      	movs	r3, #25
 8004640:	2201      	movs	r2, #1
 8004642:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004646:	68f8      	ldr	r0, [r7, #12]
 8004648:	f000 fde6 	bl	8005218 <I2C_WaitOnFlagUntilTimeout>
 800464c:	4603      	mov	r3, r0
 800464e:	2b00      	cmp	r3, #0
 8004650:	d001      	beq.n	8004656 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8004652:	2301      	movs	r3, #1
 8004654:	e0e1      	b.n	800481a <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	2221      	movs	r2, #33	@ 0x21
 800465a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2210      	movs	r2, #16
 8004662:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	2200      	movs	r2, #0
 800466a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	687a      	ldr	r2, [r7, #4]
 8004670:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	893a      	ldrh	r2, [r7, #8]
 8004676:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	2200      	movs	r2, #0
 800467c:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004682:	b29b      	uxth	r3, r3
 8004684:	2bff      	cmp	r3, #255	@ 0xff
 8004686:	d906      	bls.n	8004696 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	22ff      	movs	r2, #255	@ 0xff
 800468c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800468e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004692:	617b      	str	r3, [r7, #20]
 8004694:	e007      	b.n	80046a6 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800469a:	b29a      	uxth	r2, r3
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80046a0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80046a4:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d024      	beq.n	80046f8 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046b2:	781a      	ldrb	r2, [r3, #0]
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046be:	1c5a      	adds	r2, r3, #1
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046c8:	b29b      	uxth	r3, r3
 80046ca:	3b01      	subs	r3, #1
 80046cc:	b29a      	uxth	r2, r3
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046d6:	3b01      	subs	r3, #1
 80046d8:	b29a      	uxth	r2, r3
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046e2:	b2db      	uxtb	r3, r3
 80046e4:	3301      	adds	r3, #1
 80046e6:	b2da      	uxtb	r2, r3
 80046e8:	8979      	ldrh	r1, [r7, #10]
 80046ea:	4b4e      	ldr	r3, [pc, #312]	@ (8004824 <HAL_I2C_Master_Transmit+0x228>)
 80046ec:	9300      	str	r3, [sp, #0]
 80046ee:	697b      	ldr	r3, [r7, #20]
 80046f0:	68f8      	ldr	r0, [r7, #12]
 80046f2:	f000 ffe1 	bl	80056b8 <I2C_TransferConfig>
 80046f6:	e066      	b.n	80047c6 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046fc:	b2da      	uxtb	r2, r3
 80046fe:	8979      	ldrh	r1, [r7, #10]
 8004700:	4b48      	ldr	r3, [pc, #288]	@ (8004824 <HAL_I2C_Master_Transmit+0x228>)
 8004702:	9300      	str	r3, [sp, #0]
 8004704:	697b      	ldr	r3, [r7, #20]
 8004706:	68f8      	ldr	r0, [r7, #12]
 8004708:	f000 ffd6 	bl	80056b8 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800470c:	e05b      	b.n	80047c6 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800470e:	693a      	ldr	r2, [r7, #16]
 8004710:	6a39      	ldr	r1, [r7, #32]
 8004712:	68f8      	ldr	r0, [r7, #12]
 8004714:	f000 fdd9 	bl	80052ca <I2C_WaitOnTXISFlagUntilTimeout>
 8004718:	4603      	mov	r3, r0
 800471a:	2b00      	cmp	r3, #0
 800471c:	d001      	beq.n	8004722 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800471e:	2301      	movs	r3, #1
 8004720:	e07b      	b.n	800481a <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004726:	781a      	ldrb	r2, [r3, #0]
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004732:	1c5a      	adds	r2, r3, #1
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800473c:	b29b      	uxth	r3, r3
 800473e:	3b01      	subs	r3, #1
 8004740:	b29a      	uxth	r2, r3
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800474a:	3b01      	subs	r3, #1
 800474c:	b29a      	uxth	r2, r3
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004756:	b29b      	uxth	r3, r3
 8004758:	2b00      	cmp	r3, #0
 800475a:	d034      	beq.n	80047c6 <HAL_I2C_Master_Transmit+0x1ca>
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004760:	2b00      	cmp	r3, #0
 8004762:	d130      	bne.n	80047c6 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004764:	693b      	ldr	r3, [r7, #16]
 8004766:	9300      	str	r3, [sp, #0]
 8004768:	6a3b      	ldr	r3, [r7, #32]
 800476a:	2200      	movs	r2, #0
 800476c:	2180      	movs	r1, #128	@ 0x80
 800476e:	68f8      	ldr	r0, [r7, #12]
 8004770:	f000 fd52 	bl	8005218 <I2C_WaitOnFlagUntilTimeout>
 8004774:	4603      	mov	r3, r0
 8004776:	2b00      	cmp	r3, #0
 8004778:	d001      	beq.n	800477e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800477a:	2301      	movs	r3, #1
 800477c:	e04d      	b.n	800481a <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004782:	b29b      	uxth	r3, r3
 8004784:	2bff      	cmp	r3, #255	@ 0xff
 8004786:	d90e      	bls.n	80047a6 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	22ff      	movs	r2, #255	@ 0xff
 800478c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004792:	b2da      	uxtb	r2, r3
 8004794:	8979      	ldrh	r1, [r7, #10]
 8004796:	2300      	movs	r3, #0
 8004798:	9300      	str	r3, [sp, #0]
 800479a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800479e:	68f8      	ldr	r0, [r7, #12]
 80047a0:	f000 ff8a 	bl	80056b8 <I2C_TransferConfig>
 80047a4:	e00f      	b.n	80047c6 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047aa:	b29a      	uxth	r2, r3
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047b4:	b2da      	uxtb	r2, r3
 80047b6:	8979      	ldrh	r1, [r7, #10]
 80047b8:	2300      	movs	r3, #0
 80047ba:	9300      	str	r3, [sp, #0]
 80047bc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80047c0:	68f8      	ldr	r0, [r7, #12]
 80047c2:	f000 ff79 	bl	80056b8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047ca:	b29b      	uxth	r3, r3
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d19e      	bne.n	800470e <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047d0:	693a      	ldr	r2, [r7, #16]
 80047d2:	6a39      	ldr	r1, [r7, #32]
 80047d4:	68f8      	ldr	r0, [r7, #12]
 80047d6:	f000 fdbf 	bl	8005358 <I2C_WaitOnSTOPFlagUntilTimeout>
 80047da:	4603      	mov	r3, r0
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d001      	beq.n	80047e4 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80047e0:	2301      	movs	r3, #1
 80047e2:	e01a      	b.n	800481a <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	2220      	movs	r2, #32
 80047ea:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	6859      	ldr	r1, [r3, #4]
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681a      	ldr	r2, [r3, #0]
 80047f6:	4b0c      	ldr	r3, [pc, #48]	@ (8004828 <HAL_I2C_Master_Transmit+0x22c>)
 80047f8:	400b      	ands	r3, r1
 80047fa:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	2220      	movs	r2, #32
 8004800:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	2200      	movs	r2, #0
 8004808:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	2200      	movs	r2, #0
 8004810:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004814:	2300      	movs	r3, #0
 8004816:	e000      	b.n	800481a <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8004818:	2302      	movs	r3, #2
  }
}
 800481a:	4618      	mov	r0, r3
 800481c:	3718      	adds	r7, #24
 800481e:	46bd      	mov	sp, r7
 8004820:	bd80      	pop	{r7, pc}
 8004822:	bf00      	nop
 8004824:	80002000 	.word	0x80002000
 8004828:	fe00e800 	.word	0xfe00e800

0800482c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b088      	sub	sp, #32
 8004830:	af02      	add	r7, sp, #8
 8004832:	60f8      	str	r0, [r7, #12]
 8004834:	607a      	str	r2, [r7, #4]
 8004836:	461a      	mov	r2, r3
 8004838:	460b      	mov	r3, r1
 800483a:	817b      	strh	r3, [r7, #10]
 800483c:	4613      	mov	r3, r2
 800483e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004846:	b2db      	uxtb	r3, r3
 8004848:	2b20      	cmp	r3, #32
 800484a:	f040 80db 	bne.w	8004a04 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004854:	2b01      	cmp	r3, #1
 8004856:	d101      	bne.n	800485c <HAL_I2C_Master_Receive+0x30>
 8004858:	2302      	movs	r3, #2
 800485a:	e0d4      	b.n	8004a06 <HAL_I2C_Master_Receive+0x1da>
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	2201      	movs	r2, #1
 8004860:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004864:	f7ff f8a0 	bl	80039a8 <HAL_GetTick>
 8004868:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800486a:	697b      	ldr	r3, [r7, #20]
 800486c:	9300      	str	r3, [sp, #0]
 800486e:	2319      	movs	r3, #25
 8004870:	2201      	movs	r2, #1
 8004872:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004876:	68f8      	ldr	r0, [r7, #12]
 8004878:	f000 fcce 	bl	8005218 <I2C_WaitOnFlagUntilTimeout>
 800487c:	4603      	mov	r3, r0
 800487e:	2b00      	cmp	r3, #0
 8004880:	d001      	beq.n	8004886 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8004882:	2301      	movs	r3, #1
 8004884:	e0bf      	b.n	8004a06 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	2222      	movs	r2, #34	@ 0x22
 800488a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	2210      	movs	r2, #16
 8004892:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	2200      	movs	r2, #0
 800489a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	687a      	ldr	r2, [r7, #4]
 80048a0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	893a      	ldrh	r2, [r7, #8]
 80048a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	2200      	movs	r2, #0
 80048ac:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048b2:	b29b      	uxth	r3, r3
 80048b4:	2bff      	cmp	r3, #255	@ 0xff
 80048b6:	d90e      	bls.n	80048d6 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	2201      	movs	r2, #1
 80048bc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048c2:	b2da      	uxtb	r2, r3
 80048c4:	8979      	ldrh	r1, [r7, #10]
 80048c6:	4b52      	ldr	r3, [pc, #328]	@ (8004a10 <HAL_I2C_Master_Receive+0x1e4>)
 80048c8:	9300      	str	r3, [sp, #0]
 80048ca:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80048ce:	68f8      	ldr	r0, [r7, #12]
 80048d0:	f000 fef2 	bl	80056b8 <I2C_TransferConfig>
 80048d4:	e06d      	b.n	80049b2 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048da:	b29a      	uxth	r2, r3
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048e4:	b2da      	uxtb	r2, r3
 80048e6:	8979      	ldrh	r1, [r7, #10]
 80048e8:	4b49      	ldr	r3, [pc, #292]	@ (8004a10 <HAL_I2C_Master_Receive+0x1e4>)
 80048ea:	9300      	str	r3, [sp, #0]
 80048ec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80048f0:	68f8      	ldr	r0, [r7, #12]
 80048f2:	f000 fee1 	bl	80056b8 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80048f6:	e05c      	b.n	80049b2 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80048f8:	697a      	ldr	r2, [r7, #20]
 80048fa:	6a39      	ldr	r1, [r7, #32]
 80048fc:	68f8      	ldr	r0, [r7, #12]
 80048fe:	f000 fd6f 	bl	80053e0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004902:	4603      	mov	r3, r0
 8004904:	2b00      	cmp	r3, #0
 8004906:	d001      	beq.n	800490c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8004908:	2301      	movs	r3, #1
 800490a:	e07c      	b.n	8004a06 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004916:	b2d2      	uxtb	r2, r2
 8004918:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800491e:	1c5a      	adds	r2, r3, #1
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004928:	3b01      	subs	r3, #1
 800492a:	b29a      	uxth	r2, r3
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004934:	b29b      	uxth	r3, r3
 8004936:	3b01      	subs	r3, #1
 8004938:	b29a      	uxth	r2, r3
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004942:	b29b      	uxth	r3, r3
 8004944:	2b00      	cmp	r3, #0
 8004946:	d034      	beq.n	80049b2 <HAL_I2C_Master_Receive+0x186>
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800494c:	2b00      	cmp	r3, #0
 800494e:	d130      	bne.n	80049b2 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004950:	697b      	ldr	r3, [r7, #20]
 8004952:	9300      	str	r3, [sp, #0]
 8004954:	6a3b      	ldr	r3, [r7, #32]
 8004956:	2200      	movs	r2, #0
 8004958:	2180      	movs	r1, #128	@ 0x80
 800495a:	68f8      	ldr	r0, [r7, #12]
 800495c:	f000 fc5c 	bl	8005218 <I2C_WaitOnFlagUntilTimeout>
 8004960:	4603      	mov	r3, r0
 8004962:	2b00      	cmp	r3, #0
 8004964:	d001      	beq.n	800496a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8004966:	2301      	movs	r3, #1
 8004968:	e04d      	b.n	8004a06 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800496e:	b29b      	uxth	r3, r3
 8004970:	2bff      	cmp	r3, #255	@ 0xff
 8004972:	d90e      	bls.n	8004992 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	22ff      	movs	r2, #255	@ 0xff
 8004978:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800497e:	b2da      	uxtb	r2, r3
 8004980:	8979      	ldrh	r1, [r7, #10]
 8004982:	2300      	movs	r3, #0
 8004984:	9300      	str	r3, [sp, #0]
 8004986:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800498a:	68f8      	ldr	r0, [r7, #12]
 800498c:	f000 fe94 	bl	80056b8 <I2C_TransferConfig>
 8004990:	e00f      	b.n	80049b2 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004996:	b29a      	uxth	r2, r3
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049a0:	b2da      	uxtb	r2, r3
 80049a2:	8979      	ldrh	r1, [r7, #10]
 80049a4:	2300      	movs	r3, #0
 80049a6:	9300      	str	r3, [sp, #0]
 80049a8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80049ac:	68f8      	ldr	r0, [r7, #12]
 80049ae:	f000 fe83 	bl	80056b8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049b6:	b29b      	uxth	r3, r3
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d19d      	bne.n	80048f8 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80049bc:	697a      	ldr	r2, [r7, #20]
 80049be:	6a39      	ldr	r1, [r7, #32]
 80049c0:	68f8      	ldr	r0, [r7, #12]
 80049c2:	f000 fcc9 	bl	8005358 <I2C_WaitOnSTOPFlagUntilTimeout>
 80049c6:	4603      	mov	r3, r0
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d001      	beq.n	80049d0 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80049cc:	2301      	movs	r3, #1
 80049ce:	e01a      	b.n	8004a06 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	2220      	movs	r2, #32
 80049d6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	6859      	ldr	r1, [r3, #4]
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681a      	ldr	r2, [r3, #0]
 80049e2:	4b0c      	ldr	r3, [pc, #48]	@ (8004a14 <HAL_I2C_Master_Receive+0x1e8>)
 80049e4:	400b      	ands	r3, r1
 80049e6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	2220      	movs	r2, #32
 80049ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	2200      	movs	r2, #0
 80049f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	2200      	movs	r2, #0
 80049fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004a00:	2300      	movs	r3, #0
 8004a02:	e000      	b.n	8004a06 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8004a04:	2302      	movs	r3, #2
  }
}
 8004a06:	4618      	mov	r0, r3
 8004a08:	3718      	adds	r7, #24
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	bd80      	pop	{r7, pc}
 8004a0e:	bf00      	nop
 8004a10:	80002400 	.word	0x80002400
 8004a14:	fe00e800 	.word	0xfe00e800

08004a18 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b088      	sub	sp, #32
 8004a1c:	af02      	add	r7, sp, #8
 8004a1e:	60f8      	str	r0, [r7, #12]
 8004a20:	4608      	mov	r0, r1
 8004a22:	4611      	mov	r1, r2
 8004a24:	461a      	mov	r2, r3
 8004a26:	4603      	mov	r3, r0
 8004a28:	817b      	strh	r3, [r7, #10]
 8004a2a:	460b      	mov	r3, r1
 8004a2c:	813b      	strh	r3, [r7, #8]
 8004a2e:	4613      	mov	r3, r2
 8004a30:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a38:	b2db      	uxtb	r3, r3
 8004a3a:	2b20      	cmp	r3, #32
 8004a3c:	f040 80f9 	bne.w	8004c32 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a40:	6a3b      	ldr	r3, [r7, #32]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d002      	beq.n	8004a4c <HAL_I2C_Mem_Write+0x34>
 8004a46:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d105      	bne.n	8004a58 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004a52:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004a54:	2301      	movs	r3, #1
 8004a56:	e0ed      	b.n	8004c34 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004a5e:	2b01      	cmp	r3, #1
 8004a60:	d101      	bne.n	8004a66 <HAL_I2C_Mem_Write+0x4e>
 8004a62:	2302      	movs	r3, #2
 8004a64:	e0e6      	b.n	8004c34 <HAL_I2C_Mem_Write+0x21c>
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	2201      	movs	r2, #1
 8004a6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004a6e:	f7fe ff9b 	bl	80039a8 <HAL_GetTick>
 8004a72:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004a74:	697b      	ldr	r3, [r7, #20]
 8004a76:	9300      	str	r3, [sp, #0]
 8004a78:	2319      	movs	r3, #25
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004a80:	68f8      	ldr	r0, [r7, #12]
 8004a82:	f000 fbc9 	bl	8005218 <I2C_WaitOnFlagUntilTimeout>
 8004a86:	4603      	mov	r3, r0
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d001      	beq.n	8004a90 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	e0d1      	b.n	8004c34 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	2221      	movs	r2, #33	@ 0x21
 8004a94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2240      	movs	r2, #64	@ 0x40
 8004a9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	6a3a      	ldr	r2, [r7, #32]
 8004aaa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004ab0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004ab8:	88f8      	ldrh	r0, [r7, #6]
 8004aba:	893a      	ldrh	r2, [r7, #8]
 8004abc:	8979      	ldrh	r1, [r7, #10]
 8004abe:	697b      	ldr	r3, [r7, #20]
 8004ac0:	9301      	str	r3, [sp, #4]
 8004ac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ac4:	9300      	str	r3, [sp, #0]
 8004ac6:	4603      	mov	r3, r0
 8004ac8:	68f8      	ldr	r0, [r7, #12]
 8004aca:	f000 fad9 	bl	8005080 <I2C_RequestMemoryWrite>
 8004ace:	4603      	mov	r3, r0
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d005      	beq.n	8004ae0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004adc:	2301      	movs	r3, #1
 8004ade:	e0a9      	b.n	8004c34 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ae4:	b29b      	uxth	r3, r3
 8004ae6:	2bff      	cmp	r3, #255	@ 0xff
 8004ae8:	d90e      	bls.n	8004b08 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	22ff      	movs	r2, #255	@ 0xff
 8004aee:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004af4:	b2da      	uxtb	r2, r3
 8004af6:	8979      	ldrh	r1, [r7, #10]
 8004af8:	2300      	movs	r3, #0
 8004afa:	9300      	str	r3, [sp, #0]
 8004afc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004b00:	68f8      	ldr	r0, [r7, #12]
 8004b02:	f000 fdd9 	bl	80056b8 <I2C_TransferConfig>
 8004b06:	e00f      	b.n	8004b28 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b0c:	b29a      	uxth	r2, r3
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b16:	b2da      	uxtb	r2, r3
 8004b18:	8979      	ldrh	r1, [r7, #10]
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	9300      	str	r3, [sp, #0]
 8004b1e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004b22:	68f8      	ldr	r0, [r7, #12]
 8004b24:	f000 fdc8 	bl	80056b8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b28:	697a      	ldr	r2, [r7, #20]
 8004b2a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004b2c:	68f8      	ldr	r0, [r7, #12]
 8004b2e:	f000 fbcc 	bl	80052ca <I2C_WaitOnTXISFlagUntilTimeout>
 8004b32:	4603      	mov	r3, r0
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d001      	beq.n	8004b3c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	e07b      	b.n	8004c34 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b40:	781a      	ldrb	r2, [r3, #0]
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b4c:	1c5a      	adds	r2, r3, #1
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b56:	b29b      	uxth	r3, r3
 8004b58:	3b01      	subs	r3, #1
 8004b5a:	b29a      	uxth	r2, r3
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b64:	3b01      	subs	r3, #1
 8004b66:	b29a      	uxth	r2, r3
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b70:	b29b      	uxth	r3, r3
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d034      	beq.n	8004be0 <HAL_I2C_Mem_Write+0x1c8>
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d130      	bne.n	8004be0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	9300      	str	r3, [sp, #0]
 8004b82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b84:	2200      	movs	r2, #0
 8004b86:	2180      	movs	r1, #128	@ 0x80
 8004b88:	68f8      	ldr	r0, [r7, #12]
 8004b8a:	f000 fb45 	bl	8005218 <I2C_WaitOnFlagUntilTimeout>
 8004b8e:	4603      	mov	r3, r0
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d001      	beq.n	8004b98 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004b94:	2301      	movs	r3, #1
 8004b96:	e04d      	b.n	8004c34 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b9c:	b29b      	uxth	r3, r3
 8004b9e:	2bff      	cmp	r3, #255	@ 0xff
 8004ba0:	d90e      	bls.n	8004bc0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	22ff      	movs	r2, #255	@ 0xff
 8004ba6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bac:	b2da      	uxtb	r2, r3
 8004bae:	8979      	ldrh	r1, [r7, #10]
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	9300      	str	r3, [sp, #0]
 8004bb4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004bb8:	68f8      	ldr	r0, [r7, #12]
 8004bba:	f000 fd7d 	bl	80056b8 <I2C_TransferConfig>
 8004bbe:	e00f      	b.n	8004be0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bc4:	b29a      	uxth	r2, r3
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bce:	b2da      	uxtb	r2, r3
 8004bd0:	8979      	ldrh	r1, [r7, #10]
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	9300      	str	r3, [sp, #0]
 8004bd6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004bda:	68f8      	ldr	r0, [r7, #12]
 8004bdc:	f000 fd6c 	bl	80056b8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004be4:	b29b      	uxth	r3, r3
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d19e      	bne.n	8004b28 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004bea:	697a      	ldr	r2, [r7, #20]
 8004bec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004bee:	68f8      	ldr	r0, [r7, #12]
 8004bf0:	f000 fbb2 	bl	8005358 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004bf4:	4603      	mov	r3, r0
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d001      	beq.n	8004bfe <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	e01a      	b.n	8004c34 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	2220      	movs	r2, #32
 8004c04:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	6859      	ldr	r1, [r3, #4]
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681a      	ldr	r2, [r3, #0]
 8004c10:	4b0a      	ldr	r3, [pc, #40]	@ (8004c3c <HAL_I2C_Mem_Write+0x224>)
 8004c12:	400b      	ands	r3, r1
 8004c14:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	2220      	movs	r2, #32
 8004c1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2200      	movs	r2, #0
 8004c22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004c2e:	2300      	movs	r3, #0
 8004c30:	e000      	b.n	8004c34 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004c32:	2302      	movs	r3, #2
  }
}
 8004c34:	4618      	mov	r0, r3
 8004c36:	3718      	adds	r7, #24
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd80      	pop	{r7, pc}
 8004c3c:	fe00e800 	.word	0xfe00e800

08004c40 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b088      	sub	sp, #32
 8004c44:	af02      	add	r7, sp, #8
 8004c46:	60f8      	str	r0, [r7, #12]
 8004c48:	4608      	mov	r0, r1
 8004c4a:	4611      	mov	r1, r2
 8004c4c:	461a      	mov	r2, r3
 8004c4e:	4603      	mov	r3, r0
 8004c50:	817b      	strh	r3, [r7, #10]
 8004c52:	460b      	mov	r3, r1
 8004c54:	813b      	strh	r3, [r7, #8]
 8004c56:	4613      	mov	r3, r2
 8004c58:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	2b20      	cmp	r3, #32
 8004c64:	f040 80fd 	bne.w	8004e62 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c68:	6a3b      	ldr	r3, [r7, #32]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d002      	beq.n	8004c74 <HAL_I2C_Mem_Read+0x34>
 8004c6e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d105      	bne.n	8004c80 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c7a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004c7c:	2301      	movs	r3, #1
 8004c7e:	e0f1      	b.n	8004e64 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004c86:	2b01      	cmp	r3, #1
 8004c88:	d101      	bne.n	8004c8e <HAL_I2C_Mem_Read+0x4e>
 8004c8a:	2302      	movs	r3, #2
 8004c8c:	e0ea      	b.n	8004e64 <HAL_I2C_Mem_Read+0x224>
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2201      	movs	r2, #1
 8004c92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004c96:	f7fe fe87 	bl	80039a8 <HAL_GetTick>
 8004c9a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	9300      	str	r3, [sp, #0]
 8004ca0:	2319      	movs	r3, #25
 8004ca2:	2201      	movs	r2, #1
 8004ca4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004ca8:	68f8      	ldr	r0, [r7, #12]
 8004caa:	f000 fab5 	bl	8005218 <I2C_WaitOnFlagUntilTimeout>
 8004cae:	4603      	mov	r3, r0
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d001      	beq.n	8004cb8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	e0d5      	b.n	8004e64 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	2222      	movs	r2, #34	@ 0x22
 8004cbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	2240      	movs	r2, #64	@ 0x40
 8004cc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	6a3a      	ldr	r2, [r7, #32]
 8004cd2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004cd8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004ce0:	88f8      	ldrh	r0, [r7, #6]
 8004ce2:	893a      	ldrh	r2, [r7, #8]
 8004ce4:	8979      	ldrh	r1, [r7, #10]
 8004ce6:	697b      	ldr	r3, [r7, #20]
 8004ce8:	9301      	str	r3, [sp, #4]
 8004cea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cec:	9300      	str	r3, [sp, #0]
 8004cee:	4603      	mov	r3, r0
 8004cf0:	68f8      	ldr	r0, [r7, #12]
 8004cf2:	f000 fa19 	bl	8005128 <I2C_RequestMemoryRead>
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d005      	beq.n	8004d08 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004d04:	2301      	movs	r3, #1
 8004d06:	e0ad      	b.n	8004e64 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d0c:	b29b      	uxth	r3, r3
 8004d0e:	2bff      	cmp	r3, #255	@ 0xff
 8004d10:	d90e      	bls.n	8004d30 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	2201      	movs	r2, #1
 8004d16:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d1c:	b2da      	uxtb	r2, r3
 8004d1e:	8979      	ldrh	r1, [r7, #10]
 8004d20:	4b52      	ldr	r3, [pc, #328]	@ (8004e6c <HAL_I2C_Mem_Read+0x22c>)
 8004d22:	9300      	str	r3, [sp, #0]
 8004d24:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004d28:	68f8      	ldr	r0, [r7, #12]
 8004d2a:	f000 fcc5 	bl	80056b8 <I2C_TransferConfig>
 8004d2e:	e00f      	b.n	8004d50 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d34:	b29a      	uxth	r2, r3
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d3e:	b2da      	uxtb	r2, r3
 8004d40:	8979      	ldrh	r1, [r7, #10]
 8004d42:	4b4a      	ldr	r3, [pc, #296]	@ (8004e6c <HAL_I2C_Mem_Read+0x22c>)
 8004d44:	9300      	str	r3, [sp, #0]
 8004d46:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004d4a:	68f8      	ldr	r0, [r7, #12]
 8004d4c:	f000 fcb4 	bl	80056b8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004d50:	697b      	ldr	r3, [r7, #20]
 8004d52:	9300      	str	r3, [sp, #0]
 8004d54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d56:	2200      	movs	r2, #0
 8004d58:	2104      	movs	r1, #4
 8004d5a:	68f8      	ldr	r0, [r7, #12]
 8004d5c:	f000 fa5c 	bl	8005218 <I2C_WaitOnFlagUntilTimeout>
 8004d60:	4603      	mov	r3, r0
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d001      	beq.n	8004d6a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8004d66:	2301      	movs	r3, #1
 8004d68:	e07c      	b.n	8004e64 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d74:	b2d2      	uxtb	r2, r2
 8004d76:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d7c:	1c5a      	adds	r2, r3, #1
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d86:	3b01      	subs	r3, #1
 8004d88:	b29a      	uxth	r2, r3
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d92:	b29b      	uxth	r3, r3
 8004d94:	3b01      	subs	r3, #1
 8004d96:	b29a      	uxth	r2, r3
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004da0:	b29b      	uxth	r3, r3
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d034      	beq.n	8004e10 <HAL_I2C_Mem_Read+0x1d0>
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d130      	bne.n	8004e10 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004dae:	697b      	ldr	r3, [r7, #20]
 8004db0:	9300      	str	r3, [sp, #0]
 8004db2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004db4:	2200      	movs	r2, #0
 8004db6:	2180      	movs	r1, #128	@ 0x80
 8004db8:	68f8      	ldr	r0, [r7, #12]
 8004dba:	f000 fa2d 	bl	8005218 <I2C_WaitOnFlagUntilTimeout>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d001      	beq.n	8004dc8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	e04d      	b.n	8004e64 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dcc:	b29b      	uxth	r3, r3
 8004dce:	2bff      	cmp	r3, #255	@ 0xff
 8004dd0:	d90e      	bls.n	8004df0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	2201      	movs	r2, #1
 8004dd6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ddc:	b2da      	uxtb	r2, r3
 8004dde:	8979      	ldrh	r1, [r7, #10]
 8004de0:	2300      	movs	r3, #0
 8004de2:	9300      	str	r3, [sp, #0]
 8004de4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004de8:	68f8      	ldr	r0, [r7, #12]
 8004dea:	f000 fc65 	bl	80056b8 <I2C_TransferConfig>
 8004dee:	e00f      	b.n	8004e10 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004df4:	b29a      	uxth	r2, r3
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dfe:	b2da      	uxtb	r2, r3
 8004e00:	8979      	ldrh	r1, [r7, #10]
 8004e02:	2300      	movs	r3, #0
 8004e04:	9300      	str	r3, [sp, #0]
 8004e06:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004e0a:	68f8      	ldr	r0, [r7, #12]
 8004e0c:	f000 fc54 	bl	80056b8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e14:	b29b      	uxth	r3, r3
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d19a      	bne.n	8004d50 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e1a:	697a      	ldr	r2, [r7, #20]
 8004e1c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004e1e:	68f8      	ldr	r0, [r7, #12]
 8004e20:	f000 fa9a 	bl	8005358 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004e24:	4603      	mov	r3, r0
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d001      	beq.n	8004e2e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	e01a      	b.n	8004e64 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	2220      	movs	r2, #32
 8004e34:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	6859      	ldr	r1, [r3, #4]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681a      	ldr	r2, [r3, #0]
 8004e40:	4b0b      	ldr	r3, [pc, #44]	@ (8004e70 <HAL_I2C_Mem_Read+0x230>)
 8004e42:	400b      	ands	r3, r1
 8004e44:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	2220      	movs	r2, #32
 8004e4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	2200      	movs	r2, #0
 8004e52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004e5e:	2300      	movs	r3, #0
 8004e60:	e000      	b.n	8004e64 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004e62:	2302      	movs	r3, #2
  }
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	3718      	adds	r7, #24
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bd80      	pop	{r7, pc}
 8004e6c:	80002400 	.word	0x80002400
 8004e70:	fe00e800 	.word	0xfe00e800

08004e74 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b08a      	sub	sp, #40	@ 0x28
 8004e78:	af02      	add	r7, sp, #8
 8004e7a:	60f8      	str	r0, [r7, #12]
 8004e7c:	607a      	str	r2, [r7, #4]
 8004e7e:	603b      	str	r3, [r7, #0]
 8004e80:	460b      	mov	r3, r1
 8004e82:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8004e84:	2300      	movs	r3, #0
 8004e86:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 8004e88:	2300      	movs	r3, #0
 8004e8a:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e92:	b2db      	uxtb	r3, r3
 8004e94:	2b20      	cmp	r3, #32
 8004e96:	f040 80e9 	bne.w	800506c <HAL_I2C_IsDeviceReady+0x1f8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	699b      	ldr	r3, [r3, #24]
 8004ea0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004ea4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ea8:	d101      	bne.n	8004eae <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 8004eaa:	2302      	movs	r3, #2
 8004eac:	e0df      	b.n	800506e <HAL_I2C_IsDeviceReady+0x1fa>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004eb4:	2b01      	cmp	r3, #1
 8004eb6:	d101      	bne.n	8004ebc <HAL_I2C_IsDeviceReady+0x48>
 8004eb8:	2302      	movs	r3, #2
 8004eba:	e0d8      	b.n	800506e <HAL_I2C_IsDeviceReady+0x1fa>
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	2201      	movs	r2, #1
 8004ec0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	2224      	movs	r2, #36	@ 0x24
 8004ec8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	2200      	movs	r2, #0
 8004ed0:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	68db      	ldr	r3, [r3, #12]
 8004ed6:	2b01      	cmp	r3, #1
 8004ed8:	d105      	bne.n	8004ee6 <HAL_I2C_IsDeviceReady+0x72>
 8004eda:	897b      	ldrh	r3, [r7, #10]
 8004edc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004ee0:	4b65      	ldr	r3, [pc, #404]	@ (8005078 <HAL_I2C_IsDeviceReady+0x204>)
 8004ee2:	4313      	orrs	r3, r2
 8004ee4:	e004      	b.n	8004ef0 <HAL_I2C_IsDeviceReady+0x7c>
 8004ee6:	897b      	ldrh	r3, [r7, #10]
 8004ee8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004eec:	4b63      	ldr	r3, [pc, #396]	@ (800507c <HAL_I2C_IsDeviceReady+0x208>)
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	68fa      	ldr	r2, [r7, #12]
 8004ef2:	6812      	ldr	r2, [r2, #0]
 8004ef4:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8004ef6:	f7fe fd57 	bl	80039a8 <HAL_GetTick>
 8004efa:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	699b      	ldr	r3, [r3, #24]
 8004f02:	f003 0320 	and.w	r3, r3, #32
 8004f06:	2b20      	cmp	r3, #32
 8004f08:	bf0c      	ite	eq
 8004f0a:	2301      	moveq	r3, #1
 8004f0c:	2300      	movne	r3, #0
 8004f0e:	b2db      	uxtb	r3, r3
 8004f10:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	699b      	ldr	r3, [r3, #24]
 8004f18:	f003 0310 	and.w	r3, r3, #16
 8004f1c:	2b10      	cmp	r3, #16
 8004f1e:	bf0c      	ite	eq
 8004f20:	2301      	moveq	r3, #1
 8004f22:	2300      	movne	r3, #0
 8004f24:	b2db      	uxtb	r3, r3
 8004f26:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8004f28:	e034      	b.n	8004f94 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f30:	d01a      	beq.n	8004f68 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004f32:	f7fe fd39 	bl	80039a8 <HAL_GetTick>
 8004f36:	4602      	mov	r2, r0
 8004f38:	69bb      	ldr	r3, [r7, #24]
 8004f3a:	1ad3      	subs	r3, r2, r3
 8004f3c:	683a      	ldr	r2, [r7, #0]
 8004f3e:	429a      	cmp	r2, r3
 8004f40:	d302      	bcc.n	8004f48 <HAL_I2C_IsDeviceReady+0xd4>
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d10f      	bne.n	8004f68 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2220      	movs	r2, #32
 8004f4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f54:	f043 0220 	orr.w	r2, r3, #32
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	2200      	movs	r2, #0
 8004f60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8004f64:	2301      	movs	r3, #1
 8004f66:	e082      	b.n	800506e <HAL_I2C_IsDeviceReady+0x1fa>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	699b      	ldr	r3, [r3, #24]
 8004f6e:	f003 0320 	and.w	r3, r3, #32
 8004f72:	2b20      	cmp	r3, #32
 8004f74:	bf0c      	ite	eq
 8004f76:	2301      	moveq	r3, #1
 8004f78:	2300      	movne	r3, #0
 8004f7a:	b2db      	uxtb	r3, r3
 8004f7c:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	699b      	ldr	r3, [r3, #24]
 8004f84:	f003 0310 	and.w	r3, r3, #16
 8004f88:	2b10      	cmp	r3, #16
 8004f8a:	bf0c      	ite	eq
 8004f8c:	2301      	moveq	r3, #1
 8004f8e:	2300      	movne	r3, #0
 8004f90:	b2db      	uxtb	r3, r3
 8004f92:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8004f94:	7fbb      	ldrb	r3, [r7, #30]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d102      	bne.n	8004fa0 <HAL_I2C_IsDeviceReady+0x12c>
 8004f9a:	7f7b      	ldrb	r3, [r7, #29]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d0c4      	beq.n	8004f2a <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	699b      	ldr	r3, [r3, #24]
 8004fa6:	f003 0310 	and.w	r3, r3, #16
 8004faa:	2b10      	cmp	r3, #16
 8004fac:	d027      	beq.n	8004ffe <HAL_I2C_IsDeviceReady+0x18a>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004fae:	69bb      	ldr	r3, [r7, #24]
 8004fb0:	9300      	str	r3, [sp, #0]
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	2120      	movs	r1, #32
 8004fb8:	68f8      	ldr	r0, [r7, #12]
 8004fba:	f000 f92d 	bl	8005218 <I2C_WaitOnFlagUntilTimeout>
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d00e      	beq.n	8004fe2 <HAL_I2C_IsDeviceReady+0x16e>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fc8:	2b04      	cmp	r3, #4
 8004fca:	d107      	bne.n	8004fdc <HAL_I2C_IsDeviceReady+0x168>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	2220      	movs	r2, #32
 8004fd2:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	645a      	str	r2, [r3, #68]	@ 0x44
 8004fda:	e026      	b.n	800502a <HAL_I2C_IsDeviceReady+0x1b6>
          }
          else
          {
            status = HAL_ERROR;
 8004fdc:	2301      	movs	r3, #1
 8004fde:	77fb      	strb	r3, [r7, #31]
 8004fe0:	e023      	b.n	800502a <HAL_I2C_IsDeviceReady+0x1b6>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	2220      	movs	r2, #32
 8004fe8:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	2220      	movs	r2, #32
 8004fee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	e037      	b.n	800506e <HAL_I2C_IsDeviceReady+0x1fa>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	2210      	movs	r2, #16
 8005004:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8005006:	69bb      	ldr	r3, [r7, #24]
 8005008:	9300      	str	r3, [sp, #0]
 800500a:	683b      	ldr	r3, [r7, #0]
 800500c:	2200      	movs	r2, #0
 800500e:	2120      	movs	r1, #32
 8005010:	68f8      	ldr	r0, [r7, #12]
 8005012:	f000 f901 	bl	8005218 <I2C_WaitOnFlagUntilTimeout>
 8005016:	4603      	mov	r3, r0
 8005018:	2b00      	cmp	r3, #0
 800501a:	d002      	beq.n	8005022 <HAL_I2C_IsDeviceReady+0x1ae>
        {
          status = HAL_ERROR;
 800501c:	2301      	movs	r3, #1
 800501e:	77fb      	strb	r3, [r7, #31]
 8005020:	e003      	b.n	800502a <HAL_I2C_IsDeviceReady+0x1b6>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	2220      	movs	r2, #32
 8005028:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800502a:	697b      	ldr	r3, [r7, #20]
 800502c:	3301      	adds	r3, #1
 800502e:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 8005030:	697b      	ldr	r3, [r7, #20]
 8005032:	687a      	ldr	r2, [r7, #4]
 8005034:	429a      	cmp	r2, r3
 8005036:	d904      	bls.n	8005042 <HAL_I2C_IsDeviceReady+0x1ce>
 8005038:	7ffb      	ldrb	r3, [r7, #31]
 800503a:	2b01      	cmp	r3, #1
 800503c:	d101      	bne.n	8005042 <HAL_I2C_IsDeviceReady+0x1ce>
      {
        status = HAL_OK;
 800503e:	2300      	movs	r3, #0
 8005040:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	687a      	ldr	r2, [r7, #4]
 8005046:	429a      	cmp	r2, r3
 8005048:	f63f af43 	bhi.w	8004ed2 <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	2220      	movs	r2, #32
 8005050:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005058:	f043 0220 	orr.w	r2, r3, #32
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	2200      	movs	r2, #0
 8005064:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8005068:	2301      	movs	r3, #1
 800506a:	e000      	b.n	800506e <HAL_I2C_IsDeviceReady+0x1fa>
  }
  else
  {
    return HAL_BUSY;
 800506c:	2302      	movs	r3, #2
  }
}
 800506e:	4618      	mov	r0, r3
 8005070:	3720      	adds	r7, #32
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}
 8005076:	bf00      	nop
 8005078:	02002000 	.word	0x02002000
 800507c:	02002800 	.word	0x02002800

08005080 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b086      	sub	sp, #24
 8005084:	af02      	add	r7, sp, #8
 8005086:	60f8      	str	r0, [r7, #12]
 8005088:	4608      	mov	r0, r1
 800508a:	4611      	mov	r1, r2
 800508c:	461a      	mov	r2, r3
 800508e:	4603      	mov	r3, r0
 8005090:	817b      	strh	r3, [r7, #10]
 8005092:	460b      	mov	r3, r1
 8005094:	813b      	strh	r3, [r7, #8]
 8005096:	4613      	mov	r3, r2
 8005098:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800509a:	88fb      	ldrh	r3, [r7, #6]
 800509c:	b2da      	uxtb	r2, r3
 800509e:	8979      	ldrh	r1, [r7, #10]
 80050a0:	4b20      	ldr	r3, [pc, #128]	@ (8005124 <I2C_RequestMemoryWrite+0xa4>)
 80050a2:	9300      	str	r3, [sp, #0]
 80050a4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80050a8:	68f8      	ldr	r0, [r7, #12]
 80050aa:	f000 fb05 	bl	80056b8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80050ae:	69fa      	ldr	r2, [r7, #28]
 80050b0:	69b9      	ldr	r1, [r7, #24]
 80050b2:	68f8      	ldr	r0, [r7, #12]
 80050b4:	f000 f909 	bl	80052ca <I2C_WaitOnTXISFlagUntilTimeout>
 80050b8:	4603      	mov	r3, r0
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d001      	beq.n	80050c2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80050be:	2301      	movs	r3, #1
 80050c0:	e02c      	b.n	800511c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80050c2:	88fb      	ldrh	r3, [r7, #6]
 80050c4:	2b01      	cmp	r3, #1
 80050c6:	d105      	bne.n	80050d4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80050c8:	893b      	ldrh	r3, [r7, #8]
 80050ca:	b2da      	uxtb	r2, r3
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	629a      	str	r2, [r3, #40]	@ 0x28
 80050d2:	e015      	b.n	8005100 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80050d4:	893b      	ldrh	r3, [r7, #8]
 80050d6:	0a1b      	lsrs	r3, r3, #8
 80050d8:	b29b      	uxth	r3, r3
 80050da:	b2da      	uxtb	r2, r3
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80050e2:	69fa      	ldr	r2, [r7, #28]
 80050e4:	69b9      	ldr	r1, [r7, #24]
 80050e6:	68f8      	ldr	r0, [r7, #12]
 80050e8:	f000 f8ef 	bl	80052ca <I2C_WaitOnTXISFlagUntilTimeout>
 80050ec:	4603      	mov	r3, r0
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d001      	beq.n	80050f6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80050f2:	2301      	movs	r3, #1
 80050f4:	e012      	b.n	800511c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80050f6:	893b      	ldrh	r3, [r7, #8]
 80050f8:	b2da      	uxtb	r2, r3
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005100:	69fb      	ldr	r3, [r7, #28]
 8005102:	9300      	str	r3, [sp, #0]
 8005104:	69bb      	ldr	r3, [r7, #24]
 8005106:	2200      	movs	r2, #0
 8005108:	2180      	movs	r1, #128	@ 0x80
 800510a:	68f8      	ldr	r0, [r7, #12]
 800510c:	f000 f884 	bl	8005218 <I2C_WaitOnFlagUntilTimeout>
 8005110:	4603      	mov	r3, r0
 8005112:	2b00      	cmp	r3, #0
 8005114:	d001      	beq.n	800511a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8005116:	2301      	movs	r3, #1
 8005118:	e000      	b.n	800511c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800511a:	2300      	movs	r3, #0
}
 800511c:	4618      	mov	r0, r3
 800511e:	3710      	adds	r7, #16
 8005120:	46bd      	mov	sp, r7
 8005122:	bd80      	pop	{r7, pc}
 8005124:	80002000 	.word	0x80002000

08005128 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b086      	sub	sp, #24
 800512c:	af02      	add	r7, sp, #8
 800512e:	60f8      	str	r0, [r7, #12]
 8005130:	4608      	mov	r0, r1
 8005132:	4611      	mov	r1, r2
 8005134:	461a      	mov	r2, r3
 8005136:	4603      	mov	r3, r0
 8005138:	817b      	strh	r3, [r7, #10]
 800513a:	460b      	mov	r3, r1
 800513c:	813b      	strh	r3, [r7, #8]
 800513e:	4613      	mov	r3, r2
 8005140:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005142:	88fb      	ldrh	r3, [r7, #6]
 8005144:	b2da      	uxtb	r2, r3
 8005146:	8979      	ldrh	r1, [r7, #10]
 8005148:	4b20      	ldr	r3, [pc, #128]	@ (80051cc <I2C_RequestMemoryRead+0xa4>)
 800514a:	9300      	str	r3, [sp, #0]
 800514c:	2300      	movs	r3, #0
 800514e:	68f8      	ldr	r0, [r7, #12]
 8005150:	f000 fab2 	bl	80056b8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005154:	69fa      	ldr	r2, [r7, #28]
 8005156:	69b9      	ldr	r1, [r7, #24]
 8005158:	68f8      	ldr	r0, [r7, #12]
 800515a:	f000 f8b6 	bl	80052ca <I2C_WaitOnTXISFlagUntilTimeout>
 800515e:	4603      	mov	r3, r0
 8005160:	2b00      	cmp	r3, #0
 8005162:	d001      	beq.n	8005168 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005164:	2301      	movs	r3, #1
 8005166:	e02c      	b.n	80051c2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005168:	88fb      	ldrh	r3, [r7, #6]
 800516a:	2b01      	cmp	r3, #1
 800516c:	d105      	bne.n	800517a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800516e:	893b      	ldrh	r3, [r7, #8]
 8005170:	b2da      	uxtb	r2, r3
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	629a      	str	r2, [r3, #40]	@ 0x28
 8005178:	e015      	b.n	80051a6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800517a:	893b      	ldrh	r3, [r7, #8]
 800517c:	0a1b      	lsrs	r3, r3, #8
 800517e:	b29b      	uxth	r3, r3
 8005180:	b2da      	uxtb	r2, r3
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005188:	69fa      	ldr	r2, [r7, #28]
 800518a:	69b9      	ldr	r1, [r7, #24]
 800518c:	68f8      	ldr	r0, [r7, #12]
 800518e:	f000 f89c 	bl	80052ca <I2C_WaitOnTXISFlagUntilTimeout>
 8005192:	4603      	mov	r3, r0
 8005194:	2b00      	cmp	r3, #0
 8005196:	d001      	beq.n	800519c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005198:	2301      	movs	r3, #1
 800519a:	e012      	b.n	80051c2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800519c:	893b      	ldrh	r3, [r7, #8]
 800519e:	b2da      	uxtb	r2, r3
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80051a6:	69fb      	ldr	r3, [r7, #28]
 80051a8:	9300      	str	r3, [sp, #0]
 80051aa:	69bb      	ldr	r3, [r7, #24]
 80051ac:	2200      	movs	r2, #0
 80051ae:	2140      	movs	r1, #64	@ 0x40
 80051b0:	68f8      	ldr	r0, [r7, #12]
 80051b2:	f000 f831 	bl	8005218 <I2C_WaitOnFlagUntilTimeout>
 80051b6:	4603      	mov	r3, r0
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d001      	beq.n	80051c0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80051bc:	2301      	movs	r3, #1
 80051be:	e000      	b.n	80051c2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80051c0:	2300      	movs	r3, #0
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	3710      	adds	r7, #16
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bd80      	pop	{r7, pc}
 80051ca:	bf00      	nop
 80051cc:	80002000 	.word	0x80002000

080051d0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80051d0:	b480      	push	{r7}
 80051d2:	b083      	sub	sp, #12
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	699b      	ldr	r3, [r3, #24]
 80051de:	f003 0302 	and.w	r3, r3, #2
 80051e2:	2b02      	cmp	r3, #2
 80051e4:	d103      	bne.n	80051ee <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	2200      	movs	r2, #0
 80051ec:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	699b      	ldr	r3, [r3, #24]
 80051f4:	f003 0301 	and.w	r3, r3, #1
 80051f8:	2b01      	cmp	r3, #1
 80051fa:	d007      	beq.n	800520c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	699a      	ldr	r2, [r3, #24]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f042 0201 	orr.w	r2, r2, #1
 800520a:	619a      	str	r2, [r3, #24]
  }
}
 800520c:	bf00      	nop
 800520e:	370c      	adds	r7, #12
 8005210:	46bd      	mov	sp, r7
 8005212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005216:	4770      	bx	lr

08005218 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b084      	sub	sp, #16
 800521c:	af00      	add	r7, sp, #0
 800521e:	60f8      	str	r0, [r7, #12]
 8005220:	60b9      	str	r1, [r7, #8]
 8005222:	603b      	str	r3, [r7, #0]
 8005224:	4613      	mov	r3, r2
 8005226:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005228:	e03b      	b.n	80052a2 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800522a:	69ba      	ldr	r2, [r7, #24]
 800522c:	6839      	ldr	r1, [r7, #0]
 800522e:	68f8      	ldr	r0, [r7, #12]
 8005230:	f000 f962 	bl	80054f8 <I2C_IsErrorOccurred>
 8005234:	4603      	mov	r3, r0
 8005236:	2b00      	cmp	r3, #0
 8005238:	d001      	beq.n	800523e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800523a:	2301      	movs	r3, #1
 800523c:	e041      	b.n	80052c2 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005244:	d02d      	beq.n	80052a2 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005246:	f7fe fbaf 	bl	80039a8 <HAL_GetTick>
 800524a:	4602      	mov	r2, r0
 800524c:	69bb      	ldr	r3, [r7, #24]
 800524e:	1ad3      	subs	r3, r2, r3
 8005250:	683a      	ldr	r2, [r7, #0]
 8005252:	429a      	cmp	r2, r3
 8005254:	d302      	bcc.n	800525c <I2C_WaitOnFlagUntilTimeout+0x44>
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d122      	bne.n	80052a2 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	699a      	ldr	r2, [r3, #24]
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	4013      	ands	r3, r2
 8005266:	68ba      	ldr	r2, [r7, #8]
 8005268:	429a      	cmp	r2, r3
 800526a:	bf0c      	ite	eq
 800526c:	2301      	moveq	r3, #1
 800526e:	2300      	movne	r3, #0
 8005270:	b2db      	uxtb	r3, r3
 8005272:	461a      	mov	r2, r3
 8005274:	79fb      	ldrb	r3, [r7, #7]
 8005276:	429a      	cmp	r2, r3
 8005278:	d113      	bne.n	80052a2 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800527e:	f043 0220 	orr.w	r2, r3, #32
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	2220      	movs	r2, #32
 800528a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	2200      	movs	r2, #0
 8005292:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	2200      	movs	r2, #0
 800529a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800529e:	2301      	movs	r3, #1
 80052a0:	e00f      	b.n	80052c2 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	699a      	ldr	r2, [r3, #24]
 80052a8:	68bb      	ldr	r3, [r7, #8]
 80052aa:	4013      	ands	r3, r2
 80052ac:	68ba      	ldr	r2, [r7, #8]
 80052ae:	429a      	cmp	r2, r3
 80052b0:	bf0c      	ite	eq
 80052b2:	2301      	moveq	r3, #1
 80052b4:	2300      	movne	r3, #0
 80052b6:	b2db      	uxtb	r3, r3
 80052b8:	461a      	mov	r2, r3
 80052ba:	79fb      	ldrb	r3, [r7, #7]
 80052bc:	429a      	cmp	r2, r3
 80052be:	d0b4      	beq.n	800522a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80052c0:	2300      	movs	r3, #0
}
 80052c2:	4618      	mov	r0, r3
 80052c4:	3710      	adds	r7, #16
 80052c6:	46bd      	mov	sp, r7
 80052c8:	bd80      	pop	{r7, pc}

080052ca <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80052ca:	b580      	push	{r7, lr}
 80052cc:	b084      	sub	sp, #16
 80052ce:	af00      	add	r7, sp, #0
 80052d0:	60f8      	str	r0, [r7, #12]
 80052d2:	60b9      	str	r1, [r7, #8]
 80052d4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80052d6:	e033      	b.n	8005340 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80052d8:	687a      	ldr	r2, [r7, #4]
 80052da:	68b9      	ldr	r1, [r7, #8]
 80052dc:	68f8      	ldr	r0, [r7, #12]
 80052de:	f000 f90b 	bl	80054f8 <I2C_IsErrorOccurred>
 80052e2:	4603      	mov	r3, r0
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d001      	beq.n	80052ec <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80052e8:	2301      	movs	r3, #1
 80052ea:	e031      	b.n	8005350 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052ec:	68bb      	ldr	r3, [r7, #8]
 80052ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052f2:	d025      	beq.n	8005340 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052f4:	f7fe fb58 	bl	80039a8 <HAL_GetTick>
 80052f8:	4602      	mov	r2, r0
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	1ad3      	subs	r3, r2, r3
 80052fe:	68ba      	ldr	r2, [r7, #8]
 8005300:	429a      	cmp	r2, r3
 8005302:	d302      	bcc.n	800530a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d11a      	bne.n	8005340 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	699b      	ldr	r3, [r3, #24]
 8005310:	f003 0302 	and.w	r3, r3, #2
 8005314:	2b02      	cmp	r3, #2
 8005316:	d013      	beq.n	8005340 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800531c:	f043 0220 	orr.w	r2, r3, #32
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	2220      	movs	r2, #32
 8005328:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	2200      	movs	r2, #0
 8005330:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2200      	movs	r2, #0
 8005338:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800533c:	2301      	movs	r3, #1
 800533e:	e007      	b.n	8005350 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	699b      	ldr	r3, [r3, #24]
 8005346:	f003 0302 	and.w	r3, r3, #2
 800534a:	2b02      	cmp	r3, #2
 800534c:	d1c4      	bne.n	80052d8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800534e:	2300      	movs	r3, #0
}
 8005350:	4618      	mov	r0, r3
 8005352:	3710      	adds	r7, #16
 8005354:	46bd      	mov	sp, r7
 8005356:	bd80      	pop	{r7, pc}

08005358 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005358:	b580      	push	{r7, lr}
 800535a:	b084      	sub	sp, #16
 800535c:	af00      	add	r7, sp, #0
 800535e:	60f8      	str	r0, [r7, #12]
 8005360:	60b9      	str	r1, [r7, #8]
 8005362:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005364:	e02f      	b.n	80053c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005366:	687a      	ldr	r2, [r7, #4]
 8005368:	68b9      	ldr	r1, [r7, #8]
 800536a:	68f8      	ldr	r0, [r7, #12]
 800536c:	f000 f8c4 	bl	80054f8 <I2C_IsErrorOccurred>
 8005370:	4603      	mov	r3, r0
 8005372:	2b00      	cmp	r3, #0
 8005374:	d001      	beq.n	800537a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005376:	2301      	movs	r3, #1
 8005378:	e02d      	b.n	80053d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800537a:	f7fe fb15 	bl	80039a8 <HAL_GetTick>
 800537e:	4602      	mov	r2, r0
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	1ad3      	subs	r3, r2, r3
 8005384:	68ba      	ldr	r2, [r7, #8]
 8005386:	429a      	cmp	r2, r3
 8005388:	d302      	bcc.n	8005390 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800538a:	68bb      	ldr	r3, [r7, #8]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d11a      	bne.n	80053c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	699b      	ldr	r3, [r3, #24]
 8005396:	f003 0320 	and.w	r3, r3, #32
 800539a:	2b20      	cmp	r3, #32
 800539c:	d013      	beq.n	80053c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053a2:	f043 0220 	orr.w	r2, r3, #32
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	2220      	movs	r2, #32
 80053ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	2200      	movs	r2, #0
 80053b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	2200      	movs	r2, #0
 80053be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80053c2:	2301      	movs	r3, #1
 80053c4:	e007      	b.n	80053d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	699b      	ldr	r3, [r3, #24]
 80053cc:	f003 0320 	and.w	r3, r3, #32
 80053d0:	2b20      	cmp	r3, #32
 80053d2:	d1c8      	bne.n	8005366 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80053d4:	2300      	movs	r3, #0
}
 80053d6:	4618      	mov	r0, r3
 80053d8:	3710      	adds	r7, #16
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}
	...

080053e0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b086      	sub	sp, #24
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	60f8      	str	r0, [r7, #12]
 80053e8:	60b9      	str	r1, [r7, #8]
 80053ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80053ec:	2300      	movs	r3, #0
 80053ee:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80053f0:	e071      	b.n	80054d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80053f2:	687a      	ldr	r2, [r7, #4]
 80053f4:	68b9      	ldr	r1, [r7, #8]
 80053f6:	68f8      	ldr	r0, [r7, #12]
 80053f8:	f000 f87e 	bl	80054f8 <I2C_IsErrorOccurred>
 80053fc:	4603      	mov	r3, r0
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d001      	beq.n	8005406 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8005402:	2301      	movs	r3, #1
 8005404:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	699b      	ldr	r3, [r3, #24]
 800540c:	f003 0320 	and.w	r3, r3, #32
 8005410:	2b20      	cmp	r3, #32
 8005412:	d13b      	bne.n	800548c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8005414:	7dfb      	ldrb	r3, [r7, #23]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d138      	bne.n	800548c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	699b      	ldr	r3, [r3, #24]
 8005420:	f003 0304 	and.w	r3, r3, #4
 8005424:	2b04      	cmp	r3, #4
 8005426:	d105      	bne.n	8005434 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800542c:	2b00      	cmp	r3, #0
 800542e:	d001      	beq.n	8005434 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8005430:	2300      	movs	r3, #0
 8005432:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	699b      	ldr	r3, [r3, #24]
 800543a:	f003 0310 	and.w	r3, r3, #16
 800543e:	2b10      	cmp	r3, #16
 8005440:	d121      	bne.n	8005486 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	2210      	movs	r2, #16
 8005448:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	2204      	movs	r2, #4
 800544e:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	2220      	movs	r2, #32
 8005456:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	6859      	ldr	r1, [r3, #4]
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681a      	ldr	r2, [r3, #0]
 8005462:	4b24      	ldr	r3, [pc, #144]	@ (80054f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8005464:	400b      	ands	r3, r1
 8005466:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	2220      	movs	r2, #32
 800546c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	2200      	movs	r2, #0
 8005474:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	2200      	movs	r2, #0
 800547c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8005480:	2301      	movs	r3, #1
 8005482:	75fb      	strb	r3, [r7, #23]
 8005484:	e002      	b.n	800548c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	2200      	movs	r2, #0
 800548a:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800548c:	f7fe fa8c 	bl	80039a8 <HAL_GetTick>
 8005490:	4602      	mov	r2, r0
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	1ad3      	subs	r3, r2, r3
 8005496:	68ba      	ldr	r2, [r7, #8]
 8005498:	429a      	cmp	r2, r3
 800549a:	d302      	bcc.n	80054a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d119      	bne.n	80054d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 80054a2:	7dfb      	ldrb	r3, [r7, #23]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d116      	bne.n	80054d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	699b      	ldr	r3, [r3, #24]
 80054ae:	f003 0304 	and.w	r3, r3, #4
 80054b2:	2b04      	cmp	r3, #4
 80054b4:	d00f      	beq.n	80054d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054ba:	f043 0220 	orr.w	r2, r3, #32
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	2220      	movs	r2, #32
 80054c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	2200      	movs	r2, #0
 80054ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80054d2:	2301      	movs	r3, #1
 80054d4:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	699b      	ldr	r3, [r3, #24]
 80054dc:	f003 0304 	and.w	r3, r3, #4
 80054e0:	2b04      	cmp	r3, #4
 80054e2:	d002      	beq.n	80054ea <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 80054e4:	7dfb      	ldrb	r3, [r7, #23]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d083      	beq.n	80053f2 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 80054ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80054ec:	4618      	mov	r0, r3
 80054ee:	3718      	adds	r7, #24
 80054f0:	46bd      	mov	sp, r7
 80054f2:	bd80      	pop	{r7, pc}
 80054f4:	fe00e800 	.word	0xfe00e800

080054f8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b08a      	sub	sp, #40	@ 0x28
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	60f8      	str	r0, [r7, #12]
 8005500:	60b9      	str	r1, [r7, #8]
 8005502:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005504:	2300      	movs	r3, #0
 8005506:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	699b      	ldr	r3, [r3, #24]
 8005510:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005512:	2300      	movs	r3, #0
 8005514:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800551a:	69bb      	ldr	r3, [r7, #24]
 800551c:	f003 0310 	and.w	r3, r3, #16
 8005520:	2b00      	cmp	r3, #0
 8005522:	d068      	beq.n	80055f6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	2210      	movs	r2, #16
 800552a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800552c:	e049      	b.n	80055c2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005534:	d045      	beq.n	80055c2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005536:	f7fe fa37 	bl	80039a8 <HAL_GetTick>
 800553a:	4602      	mov	r2, r0
 800553c:	69fb      	ldr	r3, [r7, #28]
 800553e:	1ad3      	subs	r3, r2, r3
 8005540:	68ba      	ldr	r2, [r7, #8]
 8005542:	429a      	cmp	r2, r3
 8005544:	d302      	bcc.n	800554c <I2C_IsErrorOccurred+0x54>
 8005546:	68bb      	ldr	r3, [r7, #8]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d13a      	bne.n	80055c2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	685b      	ldr	r3, [r3, #4]
 8005552:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005556:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800555e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	699b      	ldr	r3, [r3, #24]
 8005566:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800556a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800556e:	d121      	bne.n	80055b4 <I2C_IsErrorOccurred+0xbc>
 8005570:	697b      	ldr	r3, [r7, #20]
 8005572:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005576:	d01d      	beq.n	80055b4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005578:	7cfb      	ldrb	r3, [r7, #19]
 800557a:	2b20      	cmp	r3, #32
 800557c:	d01a      	beq.n	80055b4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	685a      	ldr	r2, [r3, #4]
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800558c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800558e:	f7fe fa0b 	bl	80039a8 <HAL_GetTick>
 8005592:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005594:	e00e      	b.n	80055b4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005596:	f7fe fa07 	bl	80039a8 <HAL_GetTick>
 800559a:	4602      	mov	r2, r0
 800559c:	69fb      	ldr	r3, [r7, #28]
 800559e:	1ad3      	subs	r3, r2, r3
 80055a0:	2b19      	cmp	r3, #25
 80055a2:	d907      	bls.n	80055b4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80055a4:	6a3b      	ldr	r3, [r7, #32]
 80055a6:	f043 0320 	orr.w	r3, r3, #32
 80055aa:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80055ac:	2301      	movs	r3, #1
 80055ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80055b2:	e006      	b.n	80055c2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	699b      	ldr	r3, [r3, #24]
 80055ba:	f003 0320 	and.w	r3, r3, #32
 80055be:	2b20      	cmp	r3, #32
 80055c0:	d1e9      	bne.n	8005596 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	699b      	ldr	r3, [r3, #24]
 80055c8:	f003 0320 	and.w	r3, r3, #32
 80055cc:	2b20      	cmp	r3, #32
 80055ce:	d003      	beq.n	80055d8 <I2C_IsErrorOccurred+0xe0>
 80055d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d0aa      	beq.n	800552e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80055d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d103      	bne.n	80055e8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	2220      	movs	r2, #32
 80055e6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80055e8:	6a3b      	ldr	r3, [r7, #32]
 80055ea:	f043 0304 	orr.w	r3, r3, #4
 80055ee:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80055f0:	2301      	movs	r3, #1
 80055f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	699b      	ldr	r3, [r3, #24]
 80055fc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80055fe:	69bb      	ldr	r3, [r7, #24]
 8005600:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005604:	2b00      	cmp	r3, #0
 8005606:	d00b      	beq.n	8005620 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005608:	6a3b      	ldr	r3, [r7, #32]
 800560a:	f043 0301 	orr.w	r3, r3, #1
 800560e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005618:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800561a:	2301      	movs	r3, #1
 800561c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005620:	69bb      	ldr	r3, [r7, #24]
 8005622:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005626:	2b00      	cmp	r3, #0
 8005628:	d00b      	beq.n	8005642 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800562a:	6a3b      	ldr	r3, [r7, #32]
 800562c:	f043 0308 	orr.w	r3, r3, #8
 8005630:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800563a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800563c:	2301      	movs	r3, #1
 800563e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005642:	69bb      	ldr	r3, [r7, #24]
 8005644:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005648:	2b00      	cmp	r3, #0
 800564a:	d00b      	beq.n	8005664 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800564c:	6a3b      	ldr	r3, [r7, #32]
 800564e:	f043 0302 	orr.w	r3, r3, #2
 8005652:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800565c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800565e:	2301      	movs	r3, #1
 8005660:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005664:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005668:	2b00      	cmp	r3, #0
 800566a:	d01c      	beq.n	80056a6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800566c:	68f8      	ldr	r0, [r7, #12]
 800566e:	f7ff fdaf 	bl	80051d0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	6859      	ldr	r1, [r3, #4]
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681a      	ldr	r2, [r3, #0]
 800567c:	4b0d      	ldr	r3, [pc, #52]	@ (80056b4 <I2C_IsErrorOccurred+0x1bc>)
 800567e:	400b      	ands	r3, r1
 8005680:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005686:	6a3b      	ldr	r3, [r7, #32]
 8005688:	431a      	orrs	r2, r3
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	2220      	movs	r2, #32
 8005692:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	2200      	movs	r2, #0
 800569a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	2200      	movs	r2, #0
 80056a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80056a6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	3728      	adds	r7, #40	@ 0x28
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bd80      	pop	{r7, pc}
 80056b2:	bf00      	nop
 80056b4:	fe00e800 	.word	0xfe00e800

080056b8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80056b8:	b480      	push	{r7}
 80056ba:	b087      	sub	sp, #28
 80056bc:	af00      	add	r7, sp, #0
 80056be:	60f8      	str	r0, [r7, #12]
 80056c0:	607b      	str	r3, [r7, #4]
 80056c2:	460b      	mov	r3, r1
 80056c4:	817b      	strh	r3, [r7, #10]
 80056c6:	4613      	mov	r3, r2
 80056c8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80056ca:	897b      	ldrh	r3, [r7, #10]
 80056cc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80056d0:	7a7b      	ldrb	r3, [r7, #9]
 80056d2:	041b      	lsls	r3, r3, #16
 80056d4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80056d8:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80056de:	6a3b      	ldr	r3, [r7, #32]
 80056e0:	4313      	orrs	r3, r2
 80056e2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80056e6:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	685a      	ldr	r2, [r3, #4]
 80056ee:	6a3b      	ldr	r3, [r7, #32]
 80056f0:	0d5b      	lsrs	r3, r3, #21
 80056f2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80056f6:	4b08      	ldr	r3, [pc, #32]	@ (8005718 <I2C_TransferConfig+0x60>)
 80056f8:	430b      	orrs	r3, r1
 80056fa:	43db      	mvns	r3, r3
 80056fc:	ea02 0103 	and.w	r1, r2, r3
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	697a      	ldr	r2, [r7, #20]
 8005706:	430a      	orrs	r2, r1
 8005708:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800570a:	bf00      	nop
 800570c:	371c      	adds	r7, #28
 800570e:	46bd      	mov	sp, r7
 8005710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005714:	4770      	bx	lr
 8005716:	bf00      	nop
 8005718:	03ff63ff 	.word	0x03ff63ff

0800571c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800571c:	b480      	push	{r7}
 800571e:	b083      	sub	sp, #12
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
 8005724:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800572c:	b2db      	uxtb	r3, r3
 800572e:	2b20      	cmp	r3, #32
 8005730:	d138      	bne.n	80057a4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005738:	2b01      	cmp	r3, #1
 800573a:	d101      	bne.n	8005740 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800573c:	2302      	movs	r3, #2
 800573e:	e032      	b.n	80057a6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2201      	movs	r2, #1
 8005744:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2224      	movs	r2, #36	@ 0x24
 800574c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	681a      	ldr	r2, [r3, #0]
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f022 0201 	bic.w	r2, r2, #1
 800575e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	681a      	ldr	r2, [r3, #0]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800576e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	6819      	ldr	r1, [r3, #0]
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	683a      	ldr	r2, [r7, #0]
 800577c:	430a      	orrs	r2, r1
 800577e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	681a      	ldr	r2, [r3, #0]
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f042 0201 	orr.w	r2, r2, #1
 800578e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2220      	movs	r2, #32
 8005794:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2200      	movs	r2, #0
 800579c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80057a0:	2300      	movs	r3, #0
 80057a2:	e000      	b.n	80057a6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80057a4:	2302      	movs	r3, #2
  }
}
 80057a6:	4618      	mov	r0, r3
 80057a8:	370c      	adds	r7, #12
 80057aa:	46bd      	mov	sp, r7
 80057ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b0:	4770      	bx	lr

080057b2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80057b2:	b480      	push	{r7}
 80057b4:	b085      	sub	sp, #20
 80057b6:	af00      	add	r7, sp, #0
 80057b8:	6078      	str	r0, [r7, #4]
 80057ba:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80057c2:	b2db      	uxtb	r3, r3
 80057c4:	2b20      	cmp	r3, #32
 80057c6:	d139      	bne.n	800583c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80057ce:	2b01      	cmp	r3, #1
 80057d0:	d101      	bne.n	80057d6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80057d2:	2302      	movs	r3, #2
 80057d4:	e033      	b.n	800583e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2201      	movs	r2, #1
 80057da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2224      	movs	r2, #36	@ 0x24
 80057e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	681a      	ldr	r2, [r3, #0]
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f022 0201 	bic.w	r2, r2, #1
 80057f4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005804:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	021b      	lsls	r3, r3, #8
 800580a:	68fa      	ldr	r2, [r7, #12]
 800580c:	4313      	orrs	r3, r2
 800580e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	68fa      	ldr	r2, [r7, #12]
 8005816:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	681a      	ldr	r2, [r3, #0]
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f042 0201 	orr.w	r2, r2, #1
 8005826:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2220      	movs	r2, #32
 800582c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2200      	movs	r2, #0
 8005834:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005838:	2300      	movs	r3, #0
 800583a:	e000      	b.n	800583e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800583c:	2302      	movs	r3, #2
  }
}
 800583e:	4618      	mov	r0, r3
 8005840:	3714      	adds	r7, #20
 8005842:	46bd      	mov	sp, r7
 8005844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005848:	4770      	bx	lr
	...

0800584c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800584c:	b480      	push	{r7}
 800584e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005850:	4b05      	ldr	r3, [pc, #20]	@ (8005868 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4a04      	ldr	r2, [pc, #16]	@ (8005868 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005856:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800585a:	6013      	str	r3, [r2, #0]
}
 800585c:	bf00      	nop
 800585e:	46bd      	mov	sp, r7
 8005860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005864:	4770      	bx	lr
 8005866:	bf00      	nop
 8005868:	40007000 	.word	0x40007000

0800586c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b082      	sub	sp, #8
 8005870:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8005872:	2300      	movs	r3, #0
 8005874:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8005876:	4b23      	ldr	r3, [pc, #140]	@ (8005904 <HAL_PWREx_EnableOverDrive+0x98>)
 8005878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800587a:	4a22      	ldr	r2, [pc, #136]	@ (8005904 <HAL_PWREx_EnableOverDrive+0x98>)
 800587c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005880:	6413      	str	r3, [r2, #64]	@ 0x40
 8005882:	4b20      	ldr	r3, [pc, #128]	@ (8005904 <HAL_PWREx_EnableOverDrive+0x98>)
 8005884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005886:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800588a:	603b      	str	r3, [r7, #0]
 800588c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800588e:	4b1e      	ldr	r3, [pc, #120]	@ (8005908 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	4a1d      	ldr	r2, [pc, #116]	@ (8005908 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005894:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005898:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800589a:	f7fe f885 	bl	80039a8 <HAL_GetTick>
 800589e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80058a0:	e009      	b.n	80058b6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80058a2:	f7fe f881 	bl	80039a8 <HAL_GetTick>
 80058a6:	4602      	mov	r2, r0
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	1ad3      	subs	r3, r2, r3
 80058ac:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80058b0:	d901      	bls.n	80058b6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80058b2:	2303      	movs	r3, #3
 80058b4:	e022      	b.n	80058fc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80058b6:	4b14      	ldr	r3, [pc, #80]	@ (8005908 <HAL_PWREx_EnableOverDrive+0x9c>)
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80058be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058c2:	d1ee      	bne.n	80058a2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80058c4:	4b10      	ldr	r3, [pc, #64]	@ (8005908 <HAL_PWREx_EnableOverDrive+0x9c>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4a0f      	ldr	r2, [pc, #60]	@ (8005908 <HAL_PWREx_EnableOverDrive+0x9c>)
 80058ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80058ce:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80058d0:	f7fe f86a 	bl	80039a8 <HAL_GetTick>
 80058d4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80058d6:	e009      	b.n	80058ec <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80058d8:	f7fe f866 	bl	80039a8 <HAL_GetTick>
 80058dc:	4602      	mov	r2, r0
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	1ad3      	subs	r3, r2, r3
 80058e2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80058e6:	d901      	bls.n	80058ec <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80058e8:	2303      	movs	r3, #3
 80058ea:	e007      	b.n	80058fc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80058ec:	4b06      	ldr	r3, [pc, #24]	@ (8005908 <HAL_PWREx_EnableOverDrive+0x9c>)
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058f4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80058f8:	d1ee      	bne.n	80058d8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80058fa:	2300      	movs	r3, #0
}
 80058fc:	4618      	mov	r0, r3
 80058fe:	3708      	adds	r7, #8
 8005900:	46bd      	mov	sp, r7
 8005902:	bd80      	pop	{r7, pc}
 8005904:	40023800 	.word	0x40023800
 8005908:	40007000 	.word	0x40007000

0800590c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b086      	sub	sp, #24
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8005914:	2300      	movs	r3, #0
 8005916:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d101      	bne.n	8005922 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800591e:	2301      	movs	r3, #1
 8005920:	e29b      	b.n	8005e5a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f003 0301 	and.w	r3, r3, #1
 800592a:	2b00      	cmp	r3, #0
 800592c:	f000 8087 	beq.w	8005a3e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005930:	4b96      	ldr	r3, [pc, #600]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 8005932:	689b      	ldr	r3, [r3, #8]
 8005934:	f003 030c 	and.w	r3, r3, #12
 8005938:	2b04      	cmp	r3, #4
 800593a:	d00c      	beq.n	8005956 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800593c:	4b93      	ldr	r3, [pc, #588]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 800593e:	689b      	ldr	r3, [r3, #8]
 8005940:	f003 030c 	and.w	r3, r3, #12
 8005944:	2b08      	cmp	r3, #8
 8005946:	d112      	bne.n	800596e <HAL_RCC_OscConfig+0x62>
 8005948:	4b90      	ldr	r3, [pc, #576]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005950:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005954:	d10b      	bne.n	800596e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005956:	4b8d      	ldr	r3, [pc, #564]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800595e:	2b00      	cmp	r3, #0
 8005960:	d06c      	beq.n	8005a3c <HAL_RCC_OscConfig+0x130>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	685b      	ldr	r3, [r3, #4]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d168      	bne.n	8005a3c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800596a:	2301      	movs	r3, #1
 800596c:	e275      	b.n	8005e5a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	685b      	ldr	r3, [r3, #4]
 8005972:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005976:	d106      	bne.n	8005986 <HAL_RCC_OscConfig+0x7a>
 8005978:	4b84      	ldr	r3, [pc, #528]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	4a83      	ldr	r2, [pc, #524]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 800597e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005982:	6013      	str	r3, [r2, #0]
 8005984:	e02e      	b.n	80059e4 <HAL_RCC_OscConfig+0xd8>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	685b      	ldr	r3, [r3, #4]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d10c      	bne.n	80059a8 <HAL_RCC_OscConfig+0x9c>
 800598e:	4b7f      	ldr	r3, [pc, #508]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	4a7e      	ldr	r2, [pc, #504]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 8005994:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005998:	6013      	str	r3, [r2, #0]
 800599a:	4b7c      	ldr	r3, [pc, #496]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	4a7b      	ldr	r2, [pc, #492]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 80059a0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80059a4:	6013      	str	r3, [r2, #0]
 80059a6:	e01d      	b.n	80059e4 <HAL_RCC_OscConfig+0xd8>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	685b      	ldr	r3, [r3, #4]
 80059ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80059b0:	d10c      	bne.n	80059cc <HAL_RCC_OscConfig+0xc0>
 80059b2:	4b76      	ldr	r3, [pc, #472]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4a75      	ldr	r2, [pc, #468]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 80059b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80059bc:	6013      	str	r3, [r2, #0]
 80059be:	4b73      	ldr	r3, [pc, #460]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4a72      	ldr	r2, [pc, #456]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 80059c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80059c8:	6013      	str	r3, [r2, #0]
 80059ca:	e00b      	b.n	80059e4 <HAL_RCC_OscConfig+0xd8>
 80059cc:	4b6f      	ldr	r3, [pc, #444]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	4a6e      	ldr	r2, [pc, #440]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 80059d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80059d6:	6013      	str	r3, [r2, #0]
 80059d8:	4b6c      	ldr	r3, [pc, #432]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	4a6b      	ldr	r2, [pc, #428]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 80059de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80059e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d013      	beq.n	8005a14 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059ec:	f7fd ffdc 	bl	80039a8 <HAL_GetTick>
 80059f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059f2:	e008      	b.n	8005a06 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80059f4:	f7fd ffd8 	bl	80039a8 <HAL_GetTick>
 80059f8:	4602      	mov	r2, r0
 80059fa:	693b      	ldr	r3, [r7, #16]
 80059fc:	1ad3      	subs	r3, r2, r3
 80059fe:	2b64      	cmp	r3, #100	@ 0x64
 8005a00:	d901      	bls.n	8005a06 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005a02:	2303      	movs	r3, #3
 8005a04:	e229      	b.n	8005e5a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a06:	4b61      	ldr	r3, [pc, #388]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d0f0      	beq.n	80059f4 <HAL_RCC_OscConfig+0xe8>
 8005a12:	e014      	b.n	8005a3e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a14:	f7fd ffc8 	bl	80039a8 <HAL_GetTick>
 8005a18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a1a:	e008      	b.n	8005a2e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a1c:	f7fd ffc4 	bl	80039a8 <HAL_GetTick>
 8005a20:	4602      	mov	r2, r0
 8005a22:	693b      	ldr	r3, [r7, #16]
 8005a24:	1ad3      	subs	r3, r2, r3
 8005a26:	2b64      	cmp	r3, #100	@ 0x64
 8005a28:	d901      	bls.n	8005a2e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005a2a:	2303      	movs	r3, #3
 8005a2c:	e215      	b.n	8005e5a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a2e:	4b57      	ldr	r3, [pc, #348]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d1f0      	bne.n	8005a1c <HAL_RCC_OscConfig+0x110>
 8005a3a:	e000      	b.n	8005a3e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f003 0302 	and.w	r3, r3, #2
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d069      	beq.n	8005b1e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005a4a:	4b50      	ldr	r3, [pc, #320]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 8005a4c:	689b      	ldr	r3, [r3, #8]
 8005a4e:	f003 030c 	and.w	r3, r3, #12
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d00b      	beq.n	8005a6e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005a56:	4b4d      	ldr	r3, [pc, #308]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 8005a58:	689b      	ldr	r3, [r3, #8]
 8005a5a:	f003 030c 	and.w	r3, r3, #12
 8005a5e:	2b08      	cmp	r3, #8
 8005a60:	d11c      	bne.n	8005a9c <HAL_RCC_OscConfig+0x190>
 8005a62:	4b4a      	ldr	r3, [pc, #296]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 8005a64:	685b      	ldr	r3, [r3, #4]
 8005a66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d116      	bne.n	8005a9c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a6e:	4b47      	ldr	r3, [pc, #284]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f003 0302 	and.w	r3, r3, #2
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d005      	beq.n	8005a86 <HAL_RCC_OscConfig+0x17a>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	68db      	ldr	r3, [r3, #12]
 8005a7e:	2b01      	cmp	r3, #1
 8005a80:	d001      	beq.n	8005a86 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8005a82:	2301      	movs	r3, #1
 8005a84:	e1e9      	b.n	8005e5a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a86:	4b41      	ldr	r3, [pc, #260]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	691b      	ldr	r3, [r3, #16]
 8005a92:	00db      	lsls	r3, r3, #3
 8005a94:	493d      	ldr	r1, [pc, #244]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 8005a96:	4313      	orrs	r3, r2
 8005a98:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a9a:	e040      	b.n	8005b1e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	68db      	ldr	r3, [r3, #12]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d023      	beq.n	8005aec <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005aa4:	4b39      	ldr	r3, [pc, #228]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4a38      	ldr	r2, [pc, #224]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 8005aaa:	f043 0301 	orr.w	r3, r3, #1
 8005aae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ab0:	f7fd ff7a 	bl	80039a8 <HAL_GetTick>
 8005ab4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ab6:	e008      	b.n	8005aca <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005ab8:	f7fd ff76 	bl	80039a8 <HAL_GetTick>
 8005abc:	4602      	mov	r2, r0
 8005abe:	693b      	ldr	r3, [r7, #16]
 8005ac0:	1ad3      	subs	r3, r2, r3
 8005ac2:	2b02      	cmp	r3, #2
 8005ac4:	d901      	bls.n	8005aca <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8005ac6:	2303      	movs	r3, #3
 8005ac8:	e1c7      	b.n	8005e5a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005aca:	4b30      	ldr	r3, [pc, #192]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f003 0302 	and.w	r3, r3, #2
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d0f0      	beq.n	8005ab8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ad6:	4b2d      	ldr	r3, [pc, #180]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	691b      	ldr	r3, [r3, #16]
 8005ae2:	00db      	lsls	r3, r3, #3
 8005ae4:	4929      	ldr	r1, [pc, #164]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	600b      	str	r3, [r1, #0]
 8005aea:	e018      	b.n	8005b1e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005aec:	4b27      	ldr	r3, [pc, #156]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	4a26      	ldr	r2, [pc, #152]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 8005af2:	f023 0301 	bic.w	r3, r3, #1
 8005af6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005af8:	f7fd ff56 	bl	80039a8 <HAL_GetTick>
 8005afc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005afe:	e008      	b.n	8005b12 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b00:	f7fd ff52 	bl	80039a8 <HAL_GetTick>
 8005b04:	4602      	mov	r2, r0
 8005b06:	693b      	ldr	r3, [r7, #16]
 8005b08:	1ad3      	subs	r3, r2, r3
 8005b0a:	2b02      	cmp	r3, #2
 8005b0c:	d901      	bls.n	8005b12 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005b0e:	2303      	movs	r3, #3
 8005b10:	e1a3      	b.n	8005e5a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b12:	4b1e      	ldr	r3, [pc, #120]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f003 0302 	and.w	r3, r3, #2
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d1f0      	bne.n	8005b00 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f003 0308 	and.w	r3, r3, #8
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d038      	beq.n	8005b9c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	695b      	ldr	r3, [r3, #20]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d019      	beq.n	8005b66 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005b32:	4b16      	ldr	r3, [pc, #88]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 8005b34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b36:	4a15      	ldr	r2, [pc, #84]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 8005b38:	f043 0301 	orr.w	r3, r3, #1
 8005b3c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b3e:	f7fd ff33 	bl	80039a8 <HAL_GetTick>
 8005b42:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005b44:	e008      	b.n	8005b58 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005b46:	f7fd ff2f 	bl	80039a8 <HAL_GetTick>
 8005b4a:	4602      	mov	r2, r0
 8005b4c:	693b      	ldr	r3, [r7, #16]
 8005b4e:	1ad3      	subs	r3, r2, r3
 8005b50:	2b02      	cmp	r3, #2
 8005b52:	d901      	bls.n	8005b58 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005b54:	2303      	movs	r3, #3
 8005b56:	e180      	b.n	8005e5a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005b58:	4b0c      	ldr	r3, [pc, #48]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 8005b5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b5c:	f003 0302 	and.w	r3, r3, #2
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d0f0      	beq.n	8005b46 <HAL_RCC_OscConfig+0x23a>
 8005b64:	e01a      	b.n	8005b9c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005b66:	4b09      	ldr	r3, [pc, #36]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 8005b68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b6a:	4a08      	ldr	r2, [pc, #32]	@ (8005b8c <HAL_RCC_OscConfig+0x280>)
 8005b6c:	f023 0301 	bic.w	r3, r3, #1
 8005b70:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b72:	f7fd ff19 	bl	80039a8 <HAL_GetTick>
 8005b76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b78:	e00a      	b.n	8005b90 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005b7a:	f7fd ff15 	bl	80039a8 <HAL_GetTick>
 8005b7e:	4602      	mov	r2, r0
 8005b80:	693b      	ldr	r3, [r7, #16]
 8005b82:	1ad3      	subs	r3, r2, r3
 8005b84:	2b02      	cmp	r3, #2
 8005b86:	d903      	bls.n	8005b90 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005b88:	2303      	movs	r3, #3
 8005b8a:	e166      	b.n	8005e5a <HAL_RCC_OscConfig+0x54e>
 8005b8c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b90:	4b92      	ldr	r3, [pc, #584]	@ (8005ddc <HAL_RCC_OscConfig+0x4d0>)
 8005b92:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b94:	f003 0302 	and.w	r3, r3, #2
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d1ee      	bne.n	8005b7a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f003 0304 	and.w	r3, r3, #4
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	f000 80a4 	beq.w	8005cf2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005baa:	4b8c      	ldr	r3, [pc, #560]	@ (8005ddc <HAL_RCC_OscConfig+0x4d0>)
 8005bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d10d      	bne.n	8005bd2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8005bb6:	4b89      	ldr	r3, [pc, #548]	@ (8005ddc <HAL_RCC_OscConfig+0x4d0>)
 8005bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bba:	4a88      	ldr	r2, [pc, #544]	@ (8005ddc <HAL_RCC_OscConfig+0x4d0>)
 8005bbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005bc0:	6413      	str	r3, [r2, #64]	@ 0x40
 8005bc2:	4b86      	ldr	r3, [pc, #536]	@ (8005ddc <HAL_RCC_OscConfig+0x4d0>)
 8005bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005bca:	60bb      	str	r3, [r7, #8]
 8005bcc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005bce:	2301      	movs	r3, #1
 8005bd0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005bd2:	4b83      	ldr	r3, [pc, #524]	@ (8005de0 <HAL_RCC_OscConfig+0x4d4>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d118      	bne.n	8005c10 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8005bde:	4b80      	ldr	r3, [pc, #512]	@ (8005de0 <HAL_RCC_OscConfig+0x4d4>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	4a7f      	ldr	r2, [pc, #508]	@ (8005de0 <HAL_RCC_OscConfig+0x4d4>)
 8005be4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005be8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005bea:	f7fd fedd 	bl	80039a8 <HAL_GetTick>
 8005bee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005bf0:	e008      	b.n	8005c04 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005bf2:	f7fd fed9 	bl	80039a8 <HAL_GetTick>
 8005bf6:	4602      	mov	r2, r0
 8005bf8:	693b      	ldr	r3, [r7, #16]
 8005bfa:	1ad3      	subs	r3, r2, r3
 8005bfc:	2b64      	cmp	r3, #100	@ 0x64
 8005bfe:	d901      	bls.n	8005c04 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005c00:	2303      	movs	r3, #3
 8005c02:	e12a      	b.n	8005e5a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005c04:	4b76      	ldr	r3, [pc, #472]	@ (8005de0 <HAL_RCC_OscConfig+0x4d4>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d0f0      	beq.n	8005bf2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	689b      	ldr	r3, [r3, #8]
 8005c14:	2b01      	cmp	r3, #1
 8005c16:	d106      	bne.n	8005c26 <HAL_RCC_OscConfig+0x31a>
 8005c18:	4b70      	ldr	r3, [pc, #448]	@ (8005ddc <HAL_RCC_OscConfig+0x4d0>)
 8005c1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c1c:	4a6f      	ldr	r2, [pc, #444]	@ (8005ddc <HAL_RCC_OscConfig+0x4d0>)
 8005c1e:	f043 0301 	orr.w	r3, r3, #1
 8005c22:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c24:	e02d      	b.n	8005c82 <HAL_RCC_OscConfig+0x376>
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	689b      	ldr	r3, [r3, #8]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d10c      	bne.n	8005c48 <HAL_RCC_OscConfig+0x33c>
 8005c2e:	4b6b      	ldr	r3, [pc, #428]	@ (8005ddc <HAL_RCC_OscConfig+0x4d0>)
 8005c30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c32:	4a6a      	ldr	r2, [pc, #424]	@ (8005ddc <HAL_RCC_OscConfig+0x4d0>)
 8005c34:	f023 0301 	bic.w	r3, r3, #1
 8005c38:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c3a:	4b68      	ldr	r3, [pc, #416]	@ (8005ddc <HAL_RCC_OscConfig+0x4d0>)
 8005c3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c3e:	4a67      	ldr	r2, [pc, #412]	@ (8005ddc <HAL_RCC_OscConfig+0x4d0>)
 8005c40:	f023 0304 	bic.w	r3, r3, #4
 8005c44:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c46:	e01c      	b.n	8005c82 <HAL_RCC_OscConfig+0x376>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	689b      	ldr	r3, [r3, #8]
 8005c4c:	2b05      	cmp	r3, #5
 8005c4e:	d10c      	bne.n	8005c6a <HAL_RCC_OscConfig+0x35e>
 8005c50:	4b62      	ldr	r3, [pc, #392]	@ (8005ddc <HAL_RCC_OscConfig+0x4d0>)
 8005c52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c54:	4a61      	ldr	r2, [pc, #388]	@ (8005ddc <HAL_RCC_OscConfig+0x4d0>)
 8005c56:	f043 0304 	orr.w	r3, r3, #4
 8005c5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c5c:	4b5f      	ldr	r3, [pc, #380]	@ (8005ddc <HAL_RCC_OscConfig+0x4d0>)
 8005c5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c60:	4a5e      	ldr	r2, [pc, #376]	@ (8005ddc <HAL_RCC_OscConfig+0x4d0>)
 8005c62:	f043 0301 	orr.w	r3, r3, #1
 8005c66:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c68:	e00b      	b.n	8005c82 <HAL_RCC_OscConfig+0x376>
 8005c6a:	4b5c      	ldr	r3, [pc, #368]	@ (8005ddc <HAL_RCC_OscConfig+0x4d0>)
 8005c6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c6e:	4a5b      	ldr	r2, [pc, #364]	@ (8005ddc <HAL_RCC_OscConfig+0x4d0>)
 8005c70:	f023 0301 	bic.w	r3, r3, #1
 8005c74:	6713      	str	r3, [r2, #112]	@ 0x70
 8005c76:	4b59      	ldr	r3, [pc, #356]	@ (8005ddc <HAL_RCC_OscConfig+0x4d0>)
 8005c78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c7a:	4a58      	ldr	r2, [pc, #352]	@ (8005ddc <HAL_RCC_OscConfig+0x4d0>)
 8005c7c:	f023 0304 	bic.w	r3, r3, #4
 8005c80:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	689b      	ldr	r3, [r3, #8]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d015      	beq.n	8005cb6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c8a:	f7fd fe8d 	bl	80039a8 <HAL_GetTick>
 8005c8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c90:	e00a      	b.n	8005ca8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c92:	f7fd fe89 	bl	80039a8 <HAL_GetTick>
 8005c96:	4602      	mov	r2, r0
 8005c98:	693b      	ldr	r3, [r7, #16]
 8005c9a:	1ad3      	subs	r3, r2, r3
 8005c9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ca0:	4293      	cmp	r3, r2
 8005ca2:	d901      	bls.n	8005ca8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8005ca4:	2303      	movs	r3, #3
 8005ca6:	e0d8      	b.n	8005e5a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ca8:	4b4c      	ldr	r3, [pc, #304]	@ (8005ddc <HAL_RCC_OscConfig+0x4d0>)
 8005caa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cac:	f003 0302 	and.w	r3, r3, #2
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d0ee      	beq.n	8005c92 <HAL_RCC_OscConfig+0x386>
 8005cb4:	e014      	b.n	8005ce0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cb6:	f7fd fe77 	bl	80039a8 <HAL_GetTick>
 8005cba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005cbc:	e00a      	b.n	8005cd4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005cbe:	f7fd fe73 	bl	80039a8 <HAL_GetTick>
 8005cc2:	4602      	mov	r2, r0
 8005cc4:	693b      	ldr	r3, [r7, #16]
 8005cc6:	1ad3      	subs	r3, r2, r3
 8005cc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ccc:	4293      	cmp	r3, r2
 8005cce:	d901      	bls.n	8005cd4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8005cd0:	2303      	movs	r3, #3
 8005cd2:	e0c2      	b.n	8005e5a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005cd4:	4b41      	ldr	r3, [pc, #260]	@ (8005ddc <HAL_RCC_OscConfig+0x4d0>)
 8005cd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cd8:	f003 0302 	and.w	r3, r3, #2
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d1ee      	bne.n	8005cbe <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005ce0:	7dfb      	ldrb	r3, [r7, #23]
 8005ce2:	2b01      	cmp	r3, #1
 8005ce4:	d105      	bne.n	8005cf2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005ce6:	4b3d      	ldr	r3, [pc, #244]	@ (8005ddc <HAL_RCC_OscConfig+0x4d0>)
 8005ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cea:	4a3c      	ldr	r2, [pc, #240]	@ (8005ddc <HAL_RCC_OscConfig+0x4d0>)
 8005cec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005cf0:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	699b      	ldr	r3, [r3, #24]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	f000 80ae 	beq.w	8005e58 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005cfc:	4b37      	ldr	r3, [pc, #220]	@ (8005ddc <HAL_RCC_OscConfig+0x4d0>)
 8005cfe:	689b      	ldr	r3, [r3, #8]
 8005d00:	f003 030c 	and.w	r3, r3, #12
 8005d04:	2b08      	cmp	r3, #8
 8005d06:	d06d      	beq.n	8005de4 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	699b      	ldr	r3, [r3, #24]
 8005d0c:	2b02      	cmp	r3, #2
 8005d0e:	d14b      	bne.n	8005da8 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d10:	4b32      	ldr	r3, [pc, #200]	@ (8005ddc <HAL_RCC_OscConfig+0x4d0>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	4a31      	ldr	r2, [pc, #196]	@ (8005ddc <HAL_RCC_OscConfig+0x4d0>)
 8005d16:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005d1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d1c:	f7fd fe44 	bl	80039a8 <HAL_GetTick>
 8005d20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d22:	e008      	b.n	8005d36 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d24:	f7fd fe40 	bl	80039a8 <HAL_GetTick>
 8005d28:	4602      	mov	r2, r0
 8005d2a:	693b      	ldr	r3, [r7, #16]
 8005d2c:	1ad3      	subs	r3, r2, r3
 8005d2e:	2b02      	cmp	r3, #2
 8005d30:	d901      	bls.n	8005d36 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8005d32:	2303      	movs	r3, #3
 8005d34:	e091      	b.n	8005e5a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d36:	4b29      	ldr	r3, [pc, #164]	@ (8005ddc <HAL_RCC_OscConfig+0x4d0>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d1f0      	bne.n	8005d24 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	69da      	ldr	r2, [r3, #28]
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6a1b      	ldr	r3, [r3, #32]
 8005d4a:	431a      	orrs	r2, r3
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d50:	019b      	lsls	r3, r3, #6
 8005d52:	431a      	orrs	r2, r3
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d58:	085b      	lsrs	r3, r3, #1
 8005d5a:	3b01      	subs	r3, #1
 8005d5c:	041b      	lsls	r3, r3, #16
 8005d5e:	431a      	orrs	r2, r3
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d64:	061b      	lsls	r3, r3, #24
 8005d66:	431a      	orrs	r2, r3
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d6c:	071b      	lsls	r3, r3, #28
 8005d6e:	491b      	ldr	r1, [pc, #108]	@ (8005ddc <HAL_RCC_OscConfig+0x4d0>)
 8005d70:	4313      	orrs	r3, r2
 8005d72:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005d74:	4b19      	ldr	r3, [pc, #100]	@ (8005ddc <HAL_RCC_OscConfig+0x4d0>)
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4a18      	ldr	r2, [pc, #96]	@ (8005ddc <HAL_RCC_OscConfig+0x4d0>)
 8005d7a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005d7e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d80:	f7fd fe12 	bl	80039a8 <HAL_GetTick>
 8005d84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d86:	e008      	b.n	8005d9a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d88:	f7fd fe0e 	bl	80039a8 <HAL_GetTick>
 8005d8c:	4602      	mov	r2, r0
 8005d8e:	693b      	ldr	r3, [r7, #16]
 8005d90:	1ad3      	subs	r3, r2, r3
 8005d92:	2b02      	cmp	r3, #2
 8005d94:	d901      	bls.n	8005d9a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8005d96:	2303      	movs	r3, #3
 8005d98:	e05f      	b.n	8005e5a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d9a:	4b10      	ldr	r3, [pc, #64]	@ (8005ddc <HAL_RCC_OscConfig+0x4d0>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d0f0      	beq.n	8005d88 <HAL_RCC_OscConfig+0x47c>
 8005da6:	e057      	b.n	8005e58 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005da8:	4b0c      	ldr	r3, [pc, #48]	@ (8005ddc <HAL_RCC_OscConfig+0x4d0>)
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	4a0b      	ldr	r2, [pc, #44]	@ (8005ddc <HAL_RCC_OscConfig+0x4d0>)
 8005dae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005db2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005db4:	f7fd fdf8 	bl	80039a8 <HAL_GetTick>
 8005db8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005dba:	e008      	b.n	8005dce <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005dbc:	f7fd fdf4 	bl	80039a8 <HAL_GetTick>
 8005dc0:	4602      	mov	r2, r0
 8005dc2:	693b      	ldr	r3, [r7, #16]
 8005dc4:	1ad3      	subs	r3, r2, r3
 8005dc6:	2b02      	cmp	r3, #2
 8005dc8:	d901      	bls.n	8005dce <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8005dca:	2303      	movs	r3, #3
 8005dcc:	e045      	b.n	8005e5a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005dce:	4b03      	ldr	r3, [pc, #12]	@ (8005ddc <HAL_RCC_OscConfig+0x4d0>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d1f0      	bne.n	8005dbc <HAL_RCC_OscConfig+0x4b0>
 8005dda:	e03d      	b.n	8005e58 <HAL_RCC_OscConfig+0x54c>
 8005ddc:	40023800 	.word	0x40023800
 8005de0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8005de4:	4b1f      	ldr	r3, [pc, #124]	@ (8005e64 <HAL_RCC_OscConfig+0x558>)
 8005de6:	685b      	ldr	r3, [r3, #4]
 8005de8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	699b      	ldr	r3, [r3, #24]
 8005dee:	2b01      	cmp	r3, #1
 8005df0:	d030      	beq.n	8005e54 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005dfc:	429a      	cmp	r2, r3
 8005dfe:	d129      	bne.n	8005e54 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e0a:	429a      	cmp	r2, r3
 8005e0c:	d122      	bne.n	8005e54 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005e0e:	68fa      	ldr	r2, [r7, #12]
 8005e10:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005e14:	4013      	ands	r3, r2
 8005e16:	687a      	ldr	r2, [r7, #4]
 8005e18:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005e1a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d119      	bne.n	8005e54 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e2a:	085b      	lsrs	r3, r3, #1
 8005e2c:	3b01      	subs	r3, #1
 8005e2e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005e30:	429a      	cmp	r2, r3
 8005e32:	d10f      	bne.n	8005e54 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e3e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005e40:	429a      	cmp	r2, r3
 8005e42:	d107      	bne.n	8005e54 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e4e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005e50:	429a      	cmp	r2, r3
 8005e52:	d001      	beq.n	8005e58 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8005e54:	2301      	movs	r3, #1
 8005e56:	e000      	b.n	8005e5a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8005e58:	2300      	movs	r3, #0
}
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	3718      	adds	r7, #24
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	bd80      	pop	{r7, pc}
 8005e62:	bf00      	nop
 8005e64:	40023800 	.word	0x40023800

08005e68 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b084      	sub	sp, #16
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
 8005e70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005e72:	2300      	movs	r3, #0
 8005e74:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d101      	bne.n	8005e80 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	e0d0      	b.n	8006022 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005e80:	4b6a      	ldr	r3, [pc, #424]	@ (800602c <HAL_RCC_ClockConfig+0x1c4>)
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f003 030f 	and.w	r3, r3, #15
 8005e88:	683a      	ldr	r2, [r7, #0]
 8005e8a:	429a      	cmp	r2, r3
 8005e8c:	d910      	bls.n	8005eb0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e8e:	4b67      	ldr	r3, [pc, #412]	@ (800602c <HAL_RCC_ClockConfig+0x1c4>)
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f023 020f 	bic.w	r2, r3, #15
 8005e96:	4965      	ldr	r1, [pc, #404]	@ (800602c <HAL_RCC_ClockConfig+0x1c4>)
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e9e:	4b63      	ldr	r3, [pc, #396]	@ (800602c <HAL_RCC_ClockConfig+0x1c4>)
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f003 030f 	and.w	r3, r3, #15
 8005ea6:	683a      	ldr	r2, [r7, #0]
 8005ea8:	429a      	cmp	r2, r3
 8005eaa:	d001      	beq.n	8005eb0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005eac:	2301      	movs	r3, #1
 8005eae:	e0b8      	b.n	8006022 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f003 0302 	and.w	r3, r3, #2
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d020      	beq.n	8005efe <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f003 0304 	and.w	r3, r3, #4
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d005      	beq.n	8005ed4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005ec8:	4b59      	ldr	r3, [pc, #356]	@ (8006030 <HAL_RCC_ClockConfig+0x1c8>)
 8005eca:	689b      	ldr	r3, [r3, #8]
 8005ecc:	4a58      	ldr	r2, [pc, #352]	@ (8006030 <HAL_RCC_ClockConfig+0x1c8>)
 8005ece:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005ed2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f003 0308 	and.w	r3, r3, #8
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d005      	beq.n	8005eec <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005ee0:	4b53      	ldr	r3, [pc, #332]	@ (8006030 <HAL_RCC_ClockConfig+0x1c8>)
 8005ee2:	689b      	ldr	r3, [r3, #8]
 8005ee4:	4a52      	ldr	r2, [pc, #328]	@ (8006030 <HAL_RCC_ClockConfig+0x1c8>)
 8005ee6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005eea:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005eec:	4b50      	ldr	r3, [pc, #320]	@ (8006030 <HAL_RCC_ClockConfig+0x1c8>)
 8005eee:	689b      	ldr	r3, [r3, #8]
 8005ef0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	689b      	ldr	r3, [r3, #8]
 8005ef8:	494d      	ldr	r1, [pc, #308]	@ (8006030 <HAL_RCC_ClockConfig+0x1c8>)
 8005efa:	4313      	orrs	r3, r2
 8005efc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f003 0301 	and.w	r3, r3, #1
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d040      	beq.n	8005f8c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	685b      	ldr	r3, [r3, #4]
 8005f0e:	2b01      	cmp	r3, #1
 8005f10:	d107      	bne.n	8005f22 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f12:	4b47      	ldr	r3, [pc, #284]	@ (8006030 <HAL_RCC_ClockConfig+0x1c8>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d115      	bne.n	8005f4a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005f1e:	2301      	movs	r3, #1
 8005f20:	e07f      	b.n	8006022 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	685b      	ldr	r3, [r3, #4]
 8005f26:	2b02      	cmp	r3, #2
 8005f28:	d107      	bne.n	8005f3a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f2a:	4b41      	ldr	r3, [pc, #260]	@ (8006030 <HAL_RCC_ClockConfig+0x1c8>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d109      	bne.n	8005f4a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005f36:	2301      	movs	r3, #1
 8005f38:	e073      	b.n	8006022 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f3a:	4b3d      	ldr	r3, [pc, #244]	@ (8006030 <HAL_RCC_ClockConfig+0x1c8>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f003 0302 	and.w	r3, r3, #2
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d101      	bne.n	8005f4a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005f46:	2301      	movs	r3, #1
 8005f48:	e06b      	b.n	8006022 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005f4a:	4b39      	ldr	r3, [pc, #228]	@ (8006030 <HAL_RCC_ClockConfig+0x1c8>)
 8005f4c:	689b      	ldr	r3, [r3, #8]
 8005f4e:	f023 0203 	bic.w	r2, r3, #3
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	685b      	ldr	r3, [r3, #4]
 8005f56:	4936      	ldr	r1, [pc, #216]	@ (8006030 <HAL_RCC_ClockConfig+0x1c8>)
 8005f58:	4313      	orrs	r3, r2
 8005f5a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f5c:	f7fd fd24 	bl	80039a8 <HAL_GetTick>
 8005f60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f62:	e00a      	b.n	8005f7a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f64:	f7fd fd20 	bl	80039a8 <HAL_GetTick>
 8005f68:	4602      	mov	r2, r0
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	1ad3      	subs	r3, r2, r3
 8005f6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d901      	bls.n	8005f7a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8005f76:	2303      	movs	r3, #3
 8005f78:	e053      	b.n	8006022 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f7a:	4b2d      	ldr	r3, [pc, #180]	@ (8006030 <HAL_RCC_ClockConfig+0x1c8>)
 8005f7c:	689b      	ldr	r3, [r3, #8]
 8005f7e:	f003 020c 	and.w	r2, r3, #12
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	685b      	ldr	r3, [r3, #4]
 8005f86:	009b      	lsls	r3, r3, #2
 8005f88:	429a      	cmp	r2, r3
 8005f8a:	d1eb      	bne.n	8005f64 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005f8c:	4b27      	ldr	r3, [pc, #156]	@ (800602c <HAL_RCC_ClockConfig+0x1c4>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f003 030f 	and.w	r3, r3, #15
 8005f94:	683a      	ldr	r2, [r7, #0]
 8005f96:	429a      	cmp	r2, r3
 8005f98:	d210      	bcs.n	8005fbc <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f9a:	4b24      	ldr	r3, [pc, #144]	@ (800602c <HAL_RCC_ClockConfig+0x1c4>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f023 020f 	bic.w	r2, r3, #15
 8005fa2:	4922      	ldr	r1, [pc, #136]	@ (800602c <HAL_RCC_ClockConfig+0x1c4>)
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	4313      	orrs	r3, r2
 8005fa8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005faa:	4b20      	ldr	r3, [pc, #128]	@ (800602c <HAL_RCC_ClockConfig+0x1c4>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f003 030f 	and.w	r3, r3, #15
 8005fb2:	683a      	ldr	r2, [r7, #0]
 8005fb4:	429a      	cmp	r2, r3
 8005fb6:	d001      	beq.n	8005fbc <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005fb8:	2301      	movs	r3, #1
 8005fba:	e032      	b.n	8006022 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f003 0304 	and.w	r3, r3, #4
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d008      	beq.n	8005fda <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005fc8:	4b19      	ldr	r3, [pc, #100]	@ (8006030 <HAL_RCC_ClockConfig+0x1c8>)
 8005fca:	689b      	ldr	r3, [r3, #8]
 8005fcc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	68db      	ldr	r3, [r3, #12]
 8005fd4:	4916      	ldr	r1, [pc, #88]	@ (8006030 <HAL_RCC_ClockConfig+0x1c8>)
 8005fd6:	4313      	orrs	r3, r2
 8005fd8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f003 0308 	and.w	r3, r3, #8
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d009      	beq.n	8005ffa <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005fe6:	4b12      	ldr	r3, [pc, #72]	@ (8006030 <HAL_RCC_ClockConfig+0x1c8>)
 8005fe8:	689b      	ldr	r3, [r3, #8]
 8005fea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	691b      	ldr	r3, [r3, #16]
 8005ff2:	00db      	lsls	r3, r3, #3
 8005ff4:	490e      	ldr	r1, [pc, #56]	@ (8006030 <HAL_RCC_ClockConfig+0x1c8>)
 8005ff6:	4313      	orrs	r3, r2
 8005ff8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005ffa:	f000 f885 	bl	8006108 <HAL_RCC_GetSysClockFreq>
 8005ffe:	4602      	mov	r2, r0
 8006000:	4b0b      	ldr	r3, [pc, #44]	@ (8006030 <HAL_RCC_ClockConfig+0x1c8>)
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	091b      	lsrs	r3, r3, #4
 8006006:	f003 030f 	and.w	r3, r3, #15
 800600a:	490a      	ldr	r1, [pc, #40]	@ (8006034 <HAL_RCC_ClockConfig+0x1cc>)
 800600c:	5ccb      	ldrb	r3, [r1, r3]
 800600e:	fa22 f303 	lsr.w	r3, r2, r3
 8006012:	4a09      	ldr	r2, [pc, #36]	@ (8006038 <HAL_RCC_ClockConfig+0x1d0>)
 8006014:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006016:	4b09      	ldr	r3, [pc, #36]	@ (800603c <HAL_RCC_ClockConfig+0x1d4>)
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	4618      	mov	r0, r3
 800601c:	f7fd fc80 	bl	8003920 <HAL_InitTick>

  return HAL_OK;
 8006020:	2300      	movs	r3, #0
}
 8006022:	4618      	mov	r0, r3
 8006024:	3710      	adds	r7, #16
 8006026:	46bd      	mov	sp, r7
 8006028:	bd80      	pop	{r7, pc}
 800602a:	bf00      	nop
 800602c:	40023c00 	.word	0x40023c00
 8006030:	40023800 	.word	0x40023800
 8006034:	0800a860 	.word	0x0800a860
 8006038:	20000004 	.word	0x20000004
 800603c:	20000008 	.word	0x20000008

08006040 <HAL_RCC_MCOConfig>:
  *            @arg RCC_MCODIV_4: division by 4 applied to MCOx clock
  *            @arg RCC_MCODIV_5: division by 5 applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8006040:	b580      	push	{r7, lr}
 8006042:	b08c      	sub	sp, #48	@ 0x30
 8006044:	af00      	add	r7, sp, #0
 8006046:	60f8      	str	r0, [r7, #12]
 8006048:	60b9      	str	r1, [r7, #8]
 800604a:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if (RCC_MCOx == RCC_MCO1)
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d127      	bne.n	80060a2 <HAL_RCC_MCOConfig+0x62>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 8006052:	4b2a      	ldr	r3, [pc, #168]	@ (80060fc <HAL_RCC_MCOConfig+0xbc>)
 8006054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006056:	4a29      	ldr	r2, [pc, #164]	@ (80060fc <HAL_RCC_MCOConfig+0xbc>)
 8006058:	f043 0301 	orr.w	r3, r3, #1
 800605c:	6313      	str	r3, [r2, #48]	@ 0x30
 800605e:	4b27      	ldr	r3, [pc, #156]	@ (80060fc <HAL_RCC_MCOConfig+0xbc>)
 8006060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006062:	f003 0301 	and.w	r3, r3, #1
 8006066:	61bb      	str	r3, [r7, #24]
 8006068:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 800606a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800606e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006070:	2302      	movs	r3, #2
 8006072:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8006074:	2303      	movs	r3, #3
 8006076:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006078:	2300      	movs	r3, #0
 800607a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800607c:	2300      	movs	r3, #0
 800607e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8006080:	f107 031c 	add.w	r3, r7, #28
 8006084:	4619      	mov	r1, r3
 8006086:	481e      	ldr	r0, [pc, #120]	@ (8006100 <HAL_RCC_MCOConfig+0xc0>)
 8006088:	f7fe f83c 	bl	8004104 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 800608c:	4b1b      	ldr	r3, [pc, #108]	@ (80060fc <HAL_RCC_MCOConfig+0xbc>)
 800608e:	689b      	ldr	r3, [r3, #8]
 8006090:	f023 62ec 	bic.w	r2, r3, #123731968	@ 0x7600000
 8006094:	68b9      	ldr	r1, [r7, #8]
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	430b      	orrs	r3, r1
 800609a:	4918      	ldr	r1, [pc, #96]	@ (80060fc <HAL_RCC_MCOConfig+0xbc>)
 800609c:	4313      	orrs	r3, r2
 800609e:	608b      	str	r3, [r1, #8]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[2:0] bits then Select MCO2 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3)));
  }
}
 80060a0:	e027      	b.n	80060f2 <HAL_RCC_MCOConfig+0xb2>
    MCO2_CLK_ENABLE();
 80060a2:	4b16      	ldr	r3, [pc, #88]	@ (80060fc <HAL_RCC_MCOConfig+0xbc>)
 80060a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060a6:	4a15      	ldr	r2, [pc, #84]	@ (80060fc <HAL_RCC_MCOConfig+0xbc>)
 80060a8:	f043 0304 	orr.w	r3, r3, #4
 80060ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80060ae:	4b13      	ldr	r3, [pc, #76]	@ (80060fc <HAL_RCC_MCOConfig+0xbc>)
 80060b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060b2:	f003 0304 	and.w	r3, r3, #4
 80060b6:	617b      	str	r3, [r7, #20]
 80060b8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 80060ba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80060be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80060c0:	2302      	movs	r3, #2
 80060c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80060c4:	2303      	movs	r3, #3
 80060c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80060c8:	2300      	movs	r3, #0
 80060ca:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80060cc:	2300      	movs	r3, #0
 80060ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 80060d0:	f107 031c 	add.w	r3, r7, #28
 80060d4:	4619      	mov	r1, r3
 80060d6:	480b      	ldr	r0, [pc, #44]	@ (8006104 <HAL_RCC_MCOConfig+0xc4>)
 80060d8:	f7fe f814 	bl	8004104 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3)));
 80060dc:	4b07      	ldr	r3, [pc, #28]	@ (80060fc <HAL_RCC_MCOConfig+0xbc>)
 80060de:	689b      	ldr	r3, [r3, #8]
 80060e0:	f023 4278 	bic.w	r2, r3, #4160749568	@ 0xf8000000
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	00d9      	lsls	r1, r3, #3
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	430b      	orrs	r3, r1
 80060ec:	4903      	ldr	r1, [pc, #12]	@ (80060fc <HAL_RCC_MCOConfig+0xbc>)
 80060ee:	4313      	orrs	r3, r2
 80060f0:	608b      	str	r3, [r1, #8]
}
 80060f2:	bf00      	nop
 80060f4:	3730      	adds	r7, #48	@ 0x30
 80060f6:	46bd      	mov	sp, r7
 80060f8:	bd80      	pop	{r7, pc}
 80060fa:	bf00      	nop
 80060fc:	40023800 	.word	0x40023800
 8006100:	40020000 	.word	0x40020000
 8006104:	40020800 	.word	0x40020800

08006108 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006108:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800610c:	b090      	sub	sp, #64	@ 0x40
 800610e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8006110:	2300      	movs	r3, #0
 8006112:	637b      	str	r3, [r7, #52]	@ 0x34
 8006114:	2300      	movs	r3, #0
 8006116:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006118:	2300      	movs	r3, #0
 800611a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 800611c:	2300      	movs	r3, #0
 800611e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006120:	4b59      	ldr	r3, [pc, #356]	@ (8006288 <HAL_RCC_GetSysClockFreq+0x180>)
 8006122:	689b      	ldr	r3, [r3, #8]
 8006124:	f003 030c 	and.w	r3, r3, #12
 8006128:	2b08      	cmp	r3, #8
 800612a:	d00d      	beq.n	8006148 <HAL_RCC_GetSysClockFreq+0x40>
 800612c:	2b08      	cmp	r3, #8
 800612e:	f200 80a1 	bhi.w	8006274 <HAL_RCC_GetSysClockFreq+0x16c>
 8006132:	2b00      	cmp	r3, #0
 8006134:	d002      	beq.n	800613c <HAL_RCC_GetSysClockFreq+0x34>
 8006136:	2b04      	cmp	r3, #4
 8006138:	d003      	beq.n	8006142 <HAL_RCC_GetSysClockFreq+0x3a>
 800613a:	e09b      	b.n	8006274 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800613c:	4b53      	ldr	r3, [pc, #332]	@ (800628c <HAL_RCC_GetSysClockFreq+0x184>)
 800613e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006140:	e09b      	b.n	800627a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006142:	4b53      	ldr	r3, [pc, #332]	@ (8006290 <HAL_RCC_GetSysClockFreq+0x188>)
 8006144:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006146:	e098      	b.n	800627a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006148:	4b4f      	ldr	r3, [pc, #316]	@ (8006288 <HAL_RCC_GetSysClockFreq+0x180>)
 800614a:	685b      	ldr	r3, [r3, #4]
 800614c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006150:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8006152:	4b4d      	ldr	r3, [pc, #308]	@ (8006288 <HAL_RCC_GetSysClockFreq+0x180>)
 8006154:	685b      	ldr	r3, [r3, #4]
 8006156:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800615a:	2b00      	cmp	r3, #0
 800615c:	d028      	beq.n	80061b0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800615e:	4b4a      	ldr	r3, [pc, #296]	@ (8006288 <HAL_RCC_GetSysClockFreq+0x180>)
 8006160:	685b      	ldr	r3, [r3, #4]
 8006162:	099b      	lsrs	r3, r3, #6
 8006164:	2200      	movs	r2, #0
 8006166:	623b      	str	r3, [r7, #32]
 8006168:	627a      	str	r2, [r7, #36]	@ 0x24
 800616a:	6a3b      	ldr	r3, [r7, #32]
 800616c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006170:	2100      	movs	r1, #0
 8006172:	4b47      	ldr	r3, [pc, #284]	@ (8006290 <HAL_RCC_GetSysClockFreq+0x188>)
 8006174:	fb03 f201 	mul.w	r2, r3, r1
 8006178:	2300      	movs	r3, #0
 800617a:	fb00 f303 	mul.w	r3, r0, r3
 800617e:	4413      	add	r3, r2
 8006180:	4a43      	ldr	r2, [pc, #268]	@ (8006290 <HAL_RCC_GetSysClockFreq+0x188>)
 8006182:	fba0 1202 	umull	r1, r2, r0, r2
 8006186:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006188:	460a      	mov	r2, r1
 800618a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800618c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800618e:	4413      	add	r3, r2
 8006190:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006192:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006194:	2200      	movs	r2, #0
 8006196:	61bb      	str	r3, [r7, #24]
 8006198:	61fa      	str	r2, [r7, #28]
 800619a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800619e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80061a2:	f7fa f8a5 	bl	80002f0 <__aeabi_uldivmod>
 80061a6:	4602      	mov	r2, r0
 80061a8:	460b      	mov	r3, r1
 80061aa:	4613      	mov	r3, r2
 80061ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80061ae:	e053      	b.n	8006258 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80061b0:	4b35      	ldr	r3, [pc, #212]	@ (8006288 <HAL_RCC_GetSysClockFreq+0x180>)
 80061b2:	685b      	ldr	r3, [r3, #4]
 80061b4:	099b      	lsrs	r3, r3, #6
 80061b6:	2200      	movs	r2, #0
 80061b8:	613b      	str	r3, [r7, #16]
 80061ba:	617a      	str	r2, [r7, #20]
 80061bc:	693b      	ldr	r3, [r7, #16]
 80061be:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80061c2:	f04f 0b00 	mov.w	fp, #0
 80061c6:	4652      	mov	r2, sl
 80061c8:	465b      	mov	r3, fp
 80061ca:	f04f 0000 	mov.w	r0, #0
 80061ce:	f04f 0100 	mov.w	r1, #0
 80061d2:	0159      	lsls	r1, r3, #5
 80061d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80061d8:	0150      	lsls	r0, r2, #5
 80061da:	4602      	mov	r2, r0
 80061dc:	460b      	mov	r3, r1
 80061de:	ebb2 080a 	subs.w	r8, r2, sl
 80061e2:	eb63 090b 	sbc.w	r9, r3, fp
 80061e6:	f04f 0200 	mov.w	r2, #0
 80061ea:	f04f 0300 	mov.w	r3, #0
 80061ee:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80061f2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80061f6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80061fa:	ebb2 0408 	subs.w	r4, r2, r8
 80061fe:	eb63 0509 	sbc.w	r5, r3, r9
 8006202:	f04f 0200 	mov.w	r2, #0
 8006206:	f04f 0300 	mov.w	r3, #0
 800620a:	00eb      	lsls	r3, r5, #3
 800620c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006210:	00e2      	lsls	r2, r4, #3
 8006212:	4614      	mov	r4, r2
 8006214:	461d      	mov	r5, r3
 8006216:	eb14 030a 	adds.w	r3, r4, sl
 800621a:	603b      	str	r3, [r7, #0]
 800621c:	eb45 030b 	adc.w	r3, r5, fp
 8006220:	607b      	str	r3, [r7, #4]
 8006222:	f04f 0200 	mov.w	r2, #0
 8006226:	f04f 0300 	mov.w	r3, #0
 800622a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800622e:	4629      	mov	r1, r5
 8006230:	028b      	lsls	r3, r1, #10
 8006232:	4621      	mov	r1, r4
 8006234:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006238:	4621      	mov	r1, r4
 800623a:	028a      	lsls	r2, r1, #10
 800623c:	4610      	mov	r0, r2
 800623e:	4619      	mov	r1, r3
 8006240:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006242:	2200      	movs	r2, #0
 8006244:	60bb      	str	r3, [r7, #8]
 8006246:	60fa      	str	r2, [r7, #12]
 8006248:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800624c:	f7fa f850 	bl	80002f0 <__aeabi_uldivmod>
 8006250:	4602      	mov	r2, r0
 8006252:	460b      	mov	r3, r1
 8006254:	4613      	mov	r3, r2
 8006256:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8006258:	4b0b      	ldr	r3, [pc, #44]	@ (8006288 <HAL_RCC_GetSysClockFreq+0x180>)
 800625a:	685b      	ldr	r3, [r3, #4]
 800625c:	0c1b      	lsrs	r3, r3, #16
 800625e:	f003 0303 	and.w	r3, r3, #3
 8006262:	3301      	adds	r3, #1
 8006264:	005b      	lsls	r3, r3, #1
 8006266:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006268:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800626a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800626c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006270:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006272:	e002      	b.n	800627a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006274:	4b05      	ldr	r3, [pc, #20]	@ (800628c <HAL_RCC_GetSysClockFreq+0x184>)
 8006276:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006278:	bf00      	nop
    }
  }
  return sysclockfreq;
 800627a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800627c:	4618      	mov	r0, r3
 800627e:	3740      	adds	r7, #64	@ 0x40
 8006280:	46bd      	mov	sp, r7
 8006282:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006286:	bf00      	nop
 8006288:	40023800 	.word	0x40023800
 800628c:	00f42400 	.word	0x00f42400
 8006290:	017d7840 	.word	0x017d7840

08006294 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006294:	b480      	push	{r7}
 8006296:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006298:	4b03      	ldr	r3, [pc, #12]	@ (80062a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800629a:	681b      	ldr	r3, [r3, #0]
}
 800629c:	4618      	mov	r0, r3
 800629e:	46bd      	mov	sp, r7
 80062a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a4:	4770      	bx	lr
 80062a6:	bf00      	nop
 80062a8:	20000004 	.word	0x20000004

080062ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80062b0:	f7ff fff0 	bl	8006294 <HAL_RCC_GetHCLKFreq>
 80062b4:	4602      	mov	r2, r0
 80062b6:	4b05      	ldr	r3, [pc, #20]	@ (80062cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80062b8:	689b      	ldr	r3, [r3, #8]
 80062ba:	0a9b      	lsrs	r3, r3, #10
 80062bc:	f003 0307 	and.w	r3, r3, #7
 80062c0:	4903      	ldr	r1, [pc, #12]	@ (80062d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80062c2:	5ccb      	ldrb	r3, [r1, r3]
 80062c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80062c8:	4618      	mov	r0, r3
 80062ca:	bd80      	pop	{r7, pc}
 80062cc:	40023800 	.word	0x40023800
 80062d0:	0800a870 	.word	0x0800a870

080062d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80062d8:	f7ff ffdc 	bl	8006294 <HAL_RCC_GetHCLKFreq>
 80062dc:	4602      	mov	r2, r0
 80062de:	4b05      	ldr	r3, [pc, #20]	@ (80062f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80062e0:	689b      	ldr	r3, [r3, #8]
 80062e2:	0b5b      	lsrs	r3, r3, #13
 80062e4:	f003 0307 	and.w	r3, r3, #7
 80062e8:	4903      	ldr	r1, [pc, #12]	@ (80062f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80062ea:	5ccb      	ldrb	r3, [r1, r3]
 80062ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80062f0:	4618      	mov	r0, r3
 80062f2:	bd80      	pop	{r7, pc}
 80062f4:	40023800 	.word	0x40023800
 80062f8:	0800a870 	.word	0x0800a870

080062fc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b088      	sub	sp, #32
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8006304:	2300      	movs	r3, #0
 8006306:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8006308:	2300      	movs	r3, #0
 800630a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800630c:	2300      	movs	r3, #0
 800630e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8006310:	2300      	movs	r3, #0
 8006312:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8006314:	2300      	movs	r3, #0
 8006316:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f003 0301 	and.w	r3, r3, #1
 8006320:	2b00      	cmp	r3, #0
 8006322:	d012      	beq.n	800634a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006324:	4b69      	ldr	r3, [pc, #420]	@ (80064cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006326:	689b      	ldr	r3, [r3, #8]
 8006328:	4a68      	ldr	r2, [pc, #416]	@ (80064cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800632a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800632e:	6093      	str	r3, [r2, #8]
 8006330:	4b66      	ldr	r3, [pc, #408]	@ (80064cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006332:	689a      	ldr	r2, [r3, #8]
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006338:	4964      	ldr	r1, [pc, #400]	@ (80064cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800633a:	4313      	orrs	r3, r2
 800633c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006342:	2b00      	cmp	r3, #0
 8006344:	d101      	bne.n	800634a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8006346:	2301      	movs	r3, #1
 8006348:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006352:	2b00      	cmp	r3, #0
 8006354:	d017      	beq.n	8006386 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006356:	4b5d      	ldr	r3, [pc, #372]	@ (80064cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006358:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800635c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006364:	4959      	ldr	r1, [pc, #356]	@ (80064cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006366:	4313      	orrs	r3, r2
 8006368:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006370:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006374:	d101      	bne.n	800637a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8006376:	2301      	movs	r3, #1
 8006378:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800637e:	2b00      	cmp	r3, #0
 8006380:	d101      	bne.n	8006386 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8006382:	2301      	movs	r3, #1
 8006384:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800638e:	2b00      	cmp	r3, #0
 8006390:	d017      	beq.n	80063c2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006392:	4b4e      	ldr	r3, [pc, #312]	@ (80064cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006394:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006398:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063a0:	494a      	ldr	r1, [pc, #296]	@ (80064cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80063a2:	4313      	orrs	r3, r2
 80063a4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063ac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80063b0:	d101      	bne.n	80063b6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80063b2:	2301      	movs	r3, #1
 80063b4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d101      	bne.n	80063c2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80063be:	2301      	movs	r3, #1
 80063c0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d001      	beq.n	80063d2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80063ce:	2301      	movs	r3, #1
 80063d0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f003 0320 	and.w	r3, r3, #32
 80063da:	2b00      	cmp	r3, #0
 80063dc:	f000 808b 	beq.w	80064f6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80063e0:	4b3a      	ldr	r3, [pc, #232]	@ (80064cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80063e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063e4:	4a39      	ldr	r2, [pc, #228]	@ (80064cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80063e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80063ea:	6413      	str	r3, [r2, #64]	@ 0x40
 80063ec:	4b37      	ldr	r3, [pc, #220]	@ (80064cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80063ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80063f4:	60bb      	str	r3, [r7, #8]
 80063f6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80063f8:	4b35      	ldr	r3, [pc, #212]	@ (80064d0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	4a34      	ldr	r2, [pc, #208]	@ (80064d0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80063fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006402:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006404:	f7fd fad0 	bl	80039a8 <HAL_GetTick>
 8006408:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800640a:	e008      	b.n	800641e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800640c:	f7fd facc 	bl	80039a8 <HAL_GetTick>
 8006410:	4602      	mov	r2, r0
 8006412:	697b      	ldr	r3, [r7, #20]
 8006414:	1ad3      	subs	r3, r2, r3
 8006416:	2b64      	cmp	r3, #100	@ 0x64
 8006418:	d901      	bls.n	800641e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800641a:	2303      	movs	r3, #3
 800641c:	e38f      	b.n	8006b3e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800641e:	4b2c      	ldr	r3, [pc, #176]	@ (80064d0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006426:	2b00      	cmp	r3, #0
 8006428:	d0f0      	beq.n	800640c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800642a:	4b28      	ldr	r3, [pc, #160]	@ (80064cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800642c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800642e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006432:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006434:	693b      	ldr	r3, [r7, #16]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d035      	beq.n	80064a6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800643e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006442:	693a      	ldr	r2, [r7, #16]
 8006444:	429a      	cmp	r2, r3
 8006446:	d02e      	beq.n	80064a6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006448:	4b20      	ldr	r3, [pc, #128]	@ (80064cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800644a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800644c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006450:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006452:	4b1e      	ldr	r3, [pc, #120]	@ (80064cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006454:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006456:	4a1d      	ldr	r2, [pc, #116]	@ (80064cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006458:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800645c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800645e:	4b1b      	ldr	r3, [pc, #108]	@ (80064cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006460:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006462:	4a1a      	ldr	r2, [pc, #104]	@ (80064cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006464:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006468:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800646a:	4a18      	ldr	r2, [pc, #96]	@ (80064cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800646c:	693b      	ldr	r3, [r7, #16]
 800646e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006470:	4b16      	ldr	r3, [pc, #88]	@ (80064cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006472:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006474:	f003 0301 	and.w	r3, r3, #1
 8006478:	2b01      	cmp	r3, #1
 800647a:	d114      	bne.n	80064a6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800647c:	f7fd fa94 	bl	80039a8 <HAL_GetTick>
 8006480:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006482:	e00a      	b.n	800649a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006484:	f7fd fa90 	bl	80039a8 <HAL_GetTick>
 8006488:	4602      	mov	r2, r0
 800648a:	697b      	ldr	r3, [r7, #20]
 800648c:	1ad3      	subs	r3, r2, r3
 800648e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006492:	4293      	cmp	r3, r2
 8006494:	d901      	bls.n	800649a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8006496:	2303      	movs	r3, #3
 8006498:	e351      	b.n	8006b3e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800649a:	4b0c      	ldr	r3, [pc, #48]	@ (80064cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800649c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800649e:	f003 0302 	and.w	r3, r3, #2
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d0ee      	beq.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064ae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80064b2:	d111      	bne.n	80064d8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80064b4:	4b05      	ldr	r3, [pc, #20]	@ (80064cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80064b6:	689b      	ldr	r3, [r3, #8]
 80064b8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80064c0:	4b04      	ldr	r3, [pc, #16]	@ (80064d4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80064c2:	400b      	ands	r3, r1
 80064c4:	4901      	ldr	r1, [pc, #4]	@ (80064cc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80064c6:	4313      	orrs	r3, r2
 80064c8:	608b      	str	r3, [r1, #8]
 80064ca:	e00b      	b.n	80064e4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80064cc:	40023800 	.word	0x40023800
 80064d0:	40007000 	.word	0x40007000
 80064d4:	0ffffcff 	.word	0x0ffffcff
 80064d8:	4bac      	ldr	r3, [pc, #688]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80064da:	689b      	ldr	r3, [r3, #8]
 80064dc:	4aab      	ldr	r2, [pc, #684]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80064de:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80064e2:	6093      	str	r3, [r2, #8]
 80064e4:	4ba9      	ldr	r3, [pc, #676]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80064e6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80064f0:	49a6      	ldr	r1, [pc, #664]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80064f2:	4313      	orrs	r3, r2
 80064f4:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f003 0310 	and.w	r3, r3, #16
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d010      	beq.n	8006524 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006502:	4ba2      	ldr	r3, [pc, #648]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006504:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006508:	4aa0      	ldr	r2, [pc, #640]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800650a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800650e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8006512:	4b9e      	ldr	r3, [pc, #632]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006514:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800651c:	499b      	ldr	r1, [pc, #620]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800651e:	4313      	orrs	r3, r2
 8006520:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800652c:	2b00      	cmp	r3, #0
 800652e:	d00a      	beq.n	8006546 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006530:	4b96      	ldr	r3, [pc, #600]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006532:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006536:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800653e:	4993      	ldr	r1, [pc, #588]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006540:	4313      	orrs	r3, r2
 8006542:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800654e:	2b00      	cmp	r3, #0
 8006550:	d00a      	beq.n	8006568 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006552:	4b8e      	ldr	r3, [pc, #568]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006554:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006558:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006560:	498a      	ldr	r1, [pc, #552]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006562:	4313      	orrs	r3, r2
 8006564:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006570:	2b00      	cmp	r3, #0
 8006572:	d00a      	beq.n	800658a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006574:	4b85      	ldr	r3, [pc, #532]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006576:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800657a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006582:	4982      	ldr	r1, [pc, #520]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006584:	4313      	orrs	r3, r2
 8006586:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006592:	2b00      	cmp	r3, #0
 8006594:	d00a      	beq.n	80065ac <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006596:	4b7d      	ldr	r3, [pc, #500]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006598:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800659c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065a4:	4979      	ldr	r1, [pc, #484]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80065a6:	4313      	orrs	r3, r2
 80065a8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d00a      	beq.n	80065ce <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80065b8:	4b74      	ldr	r3, [pc, #464]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80065ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065be:	f023 0203 	bic.w	r2, r3, #3
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065c6:	4971      	ldr	r1, [pc, #452]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80065c8:	4313      	orrs	r3, r2
 80065ca:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d00a      	beq.n	80065f0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80065da:	4b6c      	ldr	r3, [pc, #432]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80065dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065e0:	f023 020c 	bic.w	r2, r3, #12
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80065e8:	4968      	ldr	r1, [pc, #416]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80065ea:	4313      	orrs	r3, r2
 80065ec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d00a      	beq.n	8006612 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80065fc:	4b63      	ldr	r3, [pc, #396]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80065fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006602:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800660a:	4960      	ldr	r1, [pc, #384]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800660c:	4313      	orrs	r3, r2
 800660e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800661a:	2b00      	cmp	r3, #0
 800661c:	d00a      	beq.n	8006634 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800661e:	4b5b      	ldr	r3, [pc, #364]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006620:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006624:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800662c:	4957      	ldr	r1, [pc, #348]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800662e:	4313      	orrs	r3, r2
 8006630:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800663c:	2b00      	cmp	r3, #0
 800663e:	d00a      	beq.n	8006656 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006640:	4b52      	ldr	r3, [pc, #328]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006642:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006646:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800664e:	494f      	ldr	r1, [pc, #316]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006650:	4313      	orrs	r3, r2
 8006652:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800665e:	2b00      	cmp	r3, #0
 8006660:	d00a      	beq.n	8006678 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8006662:	4b4a      	ldr	r3, [pc, #296]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006664:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006668:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006670:	4946      	ldr	r1, [pc, #280]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006672:	4313      	orrs	r3, r2
 8006674:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006680:	2b00      	cmp	r3, #0
 8006682:	d00a      	beq.n	800669a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8006684:	4b41      	ldr	r3, [pc, #260]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006686:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800668a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006692:	493e      	ldr	r1, [pc, #248]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006694:	4313      	orrs	r3, r2
 8006696:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d00a      	beq.n	80066bc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80066a6:	4b39      	ldr	r3, [pc, #228]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80066a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066ac:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80066b4:	4935      	ldr	r1, [pc, #212]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80066b6:	4313      	orrs	r3, r2
 80066b8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d00a      	beq.n	80066de <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80066c8:	4b30      	ldr	r3, [pc, #192]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80066ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066ce:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80066d6:	492d      	ldr	r1, [pc, #180]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80066d8:	4313      	orrs	r3, r2
 80066da:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d011      	beq.n	800670e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80066ea:	4b28      	ldr	r3, [pc, #160]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80066ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066f0:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80066f8:	4924      	ldr	r1, [pc, #144]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80066fa:	4313      	orrs	r3, r2
 80066fc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006704:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006708:	d101      	bne.n	800670e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800670a:	2301      	movs	r3, #1
 800670c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f003 0308 	and.w	r3, r3, #8
 8006716:	2b00      	cmp	r3, #0
 8006718:	d001      	beq.n	800671e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800671a:	2301      	movs	r3, #1
 800671c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006726:	2b00      	cmp	r3, #0
 8006728:	d00a      	beq.n	8006740 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800672a:	4b18      	ldr	r3, [pc, #96]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800672c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006730:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006738:	4914      	ldr	r1, [pc, #80]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800673a:	4313      	orrs	r3, r2
 800673c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006748:	2b00      	cmp	r3, #0
 800674a:	d00b      	beq.n	8006764 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800674c:	4b0f      	ldr	r3, [pc, #60]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800674e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006752:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800675c:	490b      	ldr	r1, [pc, #44]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800675e:	4313      	orrs	r3, r2
 8006760:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800676c:	2b00      	cmp	r3, #0
 800676e:	d00f      	beq.n	8006790 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8006770:	4b06      	ldr	r3, [pc, #24]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006772:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006776:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006780:	4902      	ldr	r1, [pc, #8]	@ (800678c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006782:	4313      	orrs	r3, r2
 8006784:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006788:	e002      	b.n	8006790 <HAL_RCCEx_PeriphCLKConfig+0x494>
 800678a:	bf00      	nop
 800678c:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006798:	2b00      	cmp	r3, #0
 800679a:	d00b      	beq.n	80067b4 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800679c:	4b8a      	ldr	r3, [pc, #552]	@ (80069c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800679e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80067a2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067ac:	4986      	ldr	r1, [pc, #536]	@ (80069c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80067ae:	4313      	orrs	r3, r2
 80067b0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d00b      	beq.n	80067d8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80067c0:	4b81      	ldr	r3, [pc, #516]	@ (80069c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80067c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80067c6:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80067d0:	497d      	ldr	r1, [pc, #500]	@ (80069c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80067d2:	4313      	orrs	r3, r2
 80067d4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80067d8:	69fb      	ldr	r3, [r7, #28]
 80067da:	2b01      	cmp	r3, #1
 80067dc:	d006      	beq.n	80067ec <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	f000 80d6 	beq.w	8006998 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80067ec:	4b76      	ldr	r3, [pc, #472]	@ (80069c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	4a75      	ldr	r2, [pc, #468]	@ (80069c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80067f2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80067f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80067f8:	f7fd f8d6 	bl	80039a8 <HAL_GetTick>
 80067fc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80067fe:	e008      	b.n	8006812 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006800:	f7fd f8d2 	bl	80039a8 <HAL_GetTick>
 8006804:	4602      	mov	r2, r0
 8006806:	697b      	ldr	r3, [r7, #20]
 8006808:	1ad3      	subs	r3, r2, r3
 800680a:	2b64      	cmp	r3, #100	@ 0x64
 800680c:	d901      	bls.n	8006812 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800680e:	2303      	movs	r3, #3
 8006810:	e195      	b.n	8006b3e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006812:	4b6d      	ldr	r3, [pc, #436]	@ (80069c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800681a:	2b00      	cmp	r3, #0
 800681c:	d1f0      	bne.n	8006800 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f003 0301 	and.w	r3, r3, #1
 8006826:	2b00      	cmp	r3, #0
 8006828:	d021      	beq.n	800686e <HAL_RCCEx_PeriphCLKConfig+0x572>
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800682e:	2b00      	cmp	r3, #0
 8006830:	d11d      	bne.n	800686e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006832:	4b65      	ldr	r3, [pc, #404]	@ (80069c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006834:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006838:	0c1b      	lsrs	r3, r3, #16
 800683a:	f003 0303 	and.w	r3, r3, #3
 800683e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006840:	4b61      	ldr	r3, [pc, #388]	@ (80069c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006842:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006846:	0e1b      	lsrs	r3, r3, #24
 8006848:	f003 030f 	and.w	r3, r3, #15
 800684c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	685b      	ldr	r3, [r3, #4]
 8006852:	019a      	lsls	r2, r3, #6
 8006854:	693b      	ldr	r3, [r7, #16]
 8006856:	041b      	lsls	r3, r3, #16
 8006858:	431a      	orrs	r2, r3
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	061b      	lsls	r3, r3, #24
 800685e:	431a      	orrs	r2, r3
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	689b      	ldr	r3, [r3, #8]
 8006864:	071b      	lsls	r3, r3, #28
 8006866:	4958      	ldr	r1, [pc, #352]	@ (80069c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006868:	4313      	orrs	r3, r2
 800686a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006876:	2b00      	cmp	r3, #0
 8006878:	d004      	beq.n	8006884 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800687e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006882:	d00a      	beq.n	800689a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800688c:	2b00      	cmp	r3, #0
 800688e:	d02e      	beq.n	80068ee <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006894:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006898:	d129      	bne.n	80068ee <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800689a:	4b4b      	ldr	r3, [pc, #300]	@ (80069c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800689c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80068a0:	0c1b      	lsrs	r3, r3, #16
 80068a2:	f003 0303 	and.w	r3, r3, #3
 80068a6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80068a8:	4b47      	ldr	r3, [pc, #284]	@ (80069c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80068aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80068ae:	0f1b      	lsrs	r3, r3, #28
 80068b0:	f003 0307 	and.w	r3, r3, #7
 80068b4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	685b      	ldr	r3, [r3, #4]
 80068ba:	019a      	lsls	r2, r3, #6
 80068bc:	693b      	ldr	r3, [r7, #16]
 80068be:	041b      	lsls	r3, r3, #16
 80068c0:	431a      	orrs	r2, r3
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	68db      	ldr	r3, [r3, #12]
 80068c6:	061b      	lsls	r3, r3, #24
 80068c8:	431a      	orrs	r2, r3
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	071b      	lsls	r3, r3, #28
 80068ce:	493e      	ldr	r1, [pc, #248]	@ (80069c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80068d0:	4313      	orrs	r3, r2
 80068d2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80068d6:	4b3c      	ldr	r3, [pc, #240]	@ (80069c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80068d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80068dc:	f023 021f 	bic.w	r2, r3, #31
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068e4:	3b01      	subs	r3, #1
 80068e6:	4938      	ldr	r1, [pc, #224]	@ (80069c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80068e8:	4313      	orrs	r3, r2
 80068ea:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d01d      	beq.n	8006936 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80068fa:	4b33      	ldr	r3, [pc, #204]	@ (80069c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80068fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006900:	0e1b      	lsrs	r3, r3, #24
 8006902:	f003 030f 	and.w	r3, r3, #15
 8006906:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006908:	4b2f      	ldr	r3, [pc, #188]	@ (80069c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800690a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800690e:	0f1b      	lsrs	r3, r3, #28
 8006910:	f003 0307 	and.w	r3, r3, #7
 8006914:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	685b      	ldr	r3, [r3, #4]
 800691a:	019a      	lsls	r2, r3, #6
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	691b      	ldr	r3, [r3, #16]
 8006920:	041b      	lsls	r3, r3, #16
 8006922:	431a      	orrs	r2, r3
 8006924:	693b      	ldr	r3, [r7, #16]
 8006926:	061b      	lsls	r3, r3, #24
 8006928:	431a      	orrs	r2, r3
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	071b      	lsls	r3, r3, #28
 800692e:	4926      	ldr	r1, [pc, #152]	@ (80069c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006930:	4313      	orrs	r3, r2
 8006932:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800693e:	2b00      	cmp	r3, #0
 8006940:	d011      	beq.n	8006966 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	685b      	ldr	r3, [r3, #4]
 8006946:	019a      	lsls	r2, r3, #6
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	691b      	ldr	r3, [r3, #16]
 800694c:	041b      	lsls	r3, r3, #16
 800694e:	431a      	orrs	r2, r3
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	68db      	ldr	r3, [r3, #12]
 8006954:	061b      	lsls	r3, r3, #24
 8006956:	431a      	orrs	r2, r3
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	689b      	ldr	r3, [r3, #8]
 800695c:	071b      	lsls	r3, r3, #28
 800695e:	491a      	ldr	r1, [pc, #104]	@ (80069c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006960:	4313      	orrs	r3, r2
 8006962:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006966:	4b18      	ldr	r3, [pc, #96]	@ (80069c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	4a17      	ldr	r2, [pc, #92]	@ (80069c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800696c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006970:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006972:	f7fd f819 	bl	80039a8 <HAL_GetTick>
 8006976:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006978:	e008      	b.n	800698c <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800697a:	f7fd f815 	bl	80039a8 <HAL_GetTick>
 800697e:	4602      	mov	r2, r0
 8006980:	697b      	ldr	r3, [r7, #20]
 8006982:	1ad3      	subs	r3, r2, r3
 8006984:	2b64      	cmp	r3, #100	@ 0x64
 8006986:	d901      	bls.n	800698c <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006988:	2303      	movs	r3, #3
 800698a:	e0d8      	b.n	8006b3e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800698c:	4b0e      	ldr	r3, [pc, #56]	@ (80069c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006994:	2b00      	cmp	r3, #0
 8006996:	d0f0      	beq.n	800697a <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8006998:	69bb      	ldr	r3, [r7, #24]
 800699a:	2b01      	cmp	r3, #1
 800699c:	f040 80ce 	bne.w	8006b3c <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80069a0:	4b09      	ldr	r3, [pc, #36]	@ (80069c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	4a08      	ldr	r2, [pc, #32]	@ (80069c8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80069a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80069aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80069ac:	f7fc fffc 	bl	80039a8 <HAL_GetTick>
 80069b0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80069b2:	e00b      	b.n	80069cc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80069b4:	f7fc fff8 	bl	80039a8 <HAL_GetTick>
 80069b8:	4602      	mov	r2, r0
 80069ba:	697b      	ldr	r3, [r7, #20]
 80069bc:	1ad3      	subs	r3, r2, r3
 80069be:	2b64      	cmp	r3, #100	@ 0x64
 80069c0:	d904      	bls.n	80069cc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80069c2:	2303      	movs	r3, #3
 80069c4:	e0bb      	b.n	8006b3e <HAL_RCCEx_PeriphCLKConfig+0x842>
 80069c6:	bf00      	nop
 80069c8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80069cc:	4b5e      	ldr	r3, [pc, #376]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80069d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80069d8:	d0ec      	beq.n	80069b4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d003      	beq.n	80069ee <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d009      	beq.n	8006a02 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d02e      	beq.n	8006a58 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d12a      	bne.n	8006a58 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006a02:	4b51      	ldr	r3, [pc, #324]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006a04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a08:	0c1b      	lsrs	r3, r3, #16
 8006a0a:	f003 0303 	and.w	r3, r3, #3
 8006a0e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006a10:	4b4d      	ldr	r3, [pc, #308]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006a12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a16:	0f1b      	lsrs	r3, r3, #28
 8006a18:	f003 0307 	and.w	r3, r3, #7
 8006a1c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	695b      	ldr	r3, [r3, #20]
 8006a22:	019a      	lsls	r2, r3, #6
 8006a24:	693b      	ldr	r3, [r7, #16]
 8006a26:	041b      	lsls	r3, r3, #16
 8006a28:	431a      	orrs	r2, r3
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	699b      	ldr	r3, [r3, #24]
 8006a2e:	061b      	lsls	r3, r3, #24
 8006a30:	431a      	orrs	r2, r3
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	071b      	lsls	r3, r3, #28
 8006a36:	4944      	ldr	r1, [pc, #272]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006a38:	4313      	orrs	r3, r2
 8006a3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006a3e:	4b42      	ldr	r3, [pc, #264]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006a40:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006a44:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a4c:	3b01      	subs	r3, #1
 8006a4e:	021b      	lsls	r3, r3, #8
 8006a50:	493d      	ldr	r1, [pc, #244]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006a52:	4313      	orrs	r3, r2
 8006a54:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d022      	beq.n	8006aaa <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006a68:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006a6c:	d11d      	bne.n	8006aaa <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006a6e:	4b36      	ldr	r3, [pc, #216]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006a70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a74:	0e1b      	lsrs	r3, r3, #24
 8006a76:	f003 030f 	and.w	r3, r3, #15
 8006a7a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006a7c:	4b32      	ldr	r3, [pc, #200]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006a7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a82:	0f1b      	lsrs	r3, r3, #28
 8006a84:	f003 0307 	and.w	r3, r3, #7
 8006a88:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	695b      	ldr	r3, [r3, #20]
 8006a8e:	019a      	lsls	r2, r3, #6
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	6a1b      	ldr	r3, [r3, #32]
 8006a94:	041b      	lsls	r3, r3, #16
 8006a96:	431a      	orrs	r2, r3
 8006a98:	693b      	ldr	r3, [r7, #16]
 8006a9a:	061b      	lsls	r3, r3, #24
 8006a9c:	431a      	orrs	r2, r3
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	071b      	lsls	r3, r3, #28
 8006aa2:	4929      	ldr	r1, [pc, #164]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006aa4:	4313      	orrs	r3, r2
 8006aa6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f003 0308 	and.w	r3, r3, #8
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d028      	beq.n	8006b08 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006ab6:	4b24      	ldr	r3, [pc, #144]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006ab8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006abc:	0e1b      	lsrs	r3, r3, #24
 8006abe:	f003 030f 	and.w	r3, r3, #15
 8006ac2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006ac4:	4b20      	ldr	r3, [pc, #128]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006ac6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006aca:	0c1b      	lsrs	r3, r3, #16
 8006acc:	f003 0303 	and.w	r3, r3, #3
 8006ad0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	695b      	ldr	r3, [r3, #20]
 8006ad6:	019a      	lsls	r2, r3, #6
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	041b      	lsls	r3, r3, #16
 8006adc:	431a      	orrs	r2, r3
 8006ade:	693b      	ldr	r3, [r7, #16]
 8006ae0:	061b      	lsls	r3, r3, #24
 8006ae2:	431a      	orrs	r2, r3
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	69db      	ldr	r3, [r3, #28]
 8006ae8:	071b      	lsls	r3, r3, #28
 8006aea:	4917      	ldr	r1, [pc, #92]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006aec:	4313      	orrs	r3, r2
 8006aee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006af2:	4b15      	ldr	r3, [pc, #84]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006af4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006af8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b00:	4911      	ldr	r1, [pc, #68]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006b02:	4313      	orrs	r3, r2
 8006b04:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006b08:	4b0f      	ldr	r3, [pc, #60]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	4a0e      	ldr	r2, [pc, #56]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006b0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006b12:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b14:	f7fc ff48 	bl	80039a8 <HAL_GetTick>
 8006b18:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006b1a:	e008      	b.n	8006b2e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006b1c:	f7fc ff44 	bl	80039a8 <HAL_GetTick>
 8006b20:	4602      	mov	r2, r0
 8006b22:	697b      	ldr	r3, [r7, #20]
 8006b24:	1ad3      	subs	r3, r2, r3
 8006b26:	2b64      	cmp	r3, #100	@ 0x64
 8006b28:	d901      	bls.n	8006b2e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006b2a:	2303      	movs	r3, #3
 8006b2c:	e007      	b.n	8006b3e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006b2e:	4b06      	ldr	r3, [pc, #24]	@ (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006b36:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006b3a:	d1ef      	bne.n	8006b1c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8006b3c:	2300      	movs	r3, #0
}
 8006b3e:	4618      	mov	r0, r3
 8006b40:	3720      	adds	r7, #32
 8006b42:	46bd      	mov	sp, r7
 8006b44:	bd80      	pop	{r7, pc}
 8006b46:	bf00      	nop
 8006b48:	40023800 	.word	0x40023800

08006b4c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b082      	sub	sp, #8
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d101      	bne.n	8006b5e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	e040      	b.n	8006be0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d106      	bne.n	8006b74 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2200      	movs	r2, #0
 8006b6a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006b6e:	6878      	ldr	r0, [r7, #4]
 8006b70:	f7fc fcd0 	bl	8003514 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2224      	movs	r2, #36	@ 0x24
 8006b78:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	681a      	ldr	r2, [r3, #0]
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f022 0201 	bic.w	r2, r2, #1
 8006b88:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d002      	beq.n	8006b98 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006b92:	6878      	ldr	r0, [r7, #4]
 8006b94:	f000 fbde 	bl	8007354 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006b98:	6878      	ldr	r0, [r7, #4]
 8006b9a:	f000 f977 	bl	8006e8c <UART_SetConfig>
 8006b9e:	4603      	mov	r3, r0
 8006ba0:	2b01      	cmp	r3, #1
 8006ba2:	d101      	bne.n	8006ba8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006ba4:	2301      	movs	r3, #1
 8006ba6:	e01b      	b.n	8006be0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	685a      	ldr	r2, [r3, #4]
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006bb6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	689a      	ldr	r2, [r3, #8]
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006bc6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	681a      	ldr	r2, [r3, #0]
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f042 0201 	orr.w	r2, r2, #1
 8006bd6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006bd8:	6878      	ldr	r0, [r7, #4]
 8006bda:	f000 fc5d 	bl	8007498 <UART_CheckIdleState>
 8006bde:	4603      	mov	r3, r0
}
 8006be0:	4618      	mov	r0, r3
 8006be2:	3708      	adds	r7, #8
 8006be4:	46bd      	mov	sp, r7
 8006be6:	bd80      	pop	{r7, pc}

08006be8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006be8:	b580      	push	{r7, lr}
 8006bea:	b08a      	sub	sp, #40	@ 0x28
 8006bec:	af02      	add	r7, sp, #8
 8006bee:	60f8      	str	r0, [r7, #12]
 8006bf0:	60b9      	str	r1, [r7, #8]
 8006bf2:	603b      	str	r3, [r7, #0]
 8006bf4:	4613      	mov	r3, r2
 8006bf6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006bfc:	2b20      	cmp	r3, #32
 8006bfe:	d177      	bne.n	8006cf0 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c00:	68bb      	ldr	r3, [r7, #8]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d002      	beq.n	8006c0c <HAL_UART_Transmit+0x24>
 8006c06:	88fb      	ldrh	r3, [r7, #6]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d101      	bne.n	8006c10 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	e070      	b.n	8006cf2 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	2200      	movs	r2, #0
 8006c14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	2221      	movs	r2, #33	@ 0x21
 8006c1c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006c1e:	f7fc fec3 	bl	80039a8 <HAL_GetTick>
 8006c22:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	88fa      	ldrh	r2, [r7, #6]
 8006c28:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	88fa      	ldrh	r2, [r7, #6]
 8006c30:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	689b      	ldr	r3, [r3, #8]
 8006c38:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c3c:	d108      	bne.n	8006c50 <HAL_UART_Transmit+0x68>
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	691b      	ldr	r3, [r3, #16]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d104      	bne.n	8006c50 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006c46:	2300      	movs	r3, #0
 8006c48:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006c4a:	68bb      	ldr	r3, [r7, #8]
 8006c4c:	61bb      	str	r3, [r7, #24]
 8006c4e:	e003      	b.n	8006c58 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006c50:	68bb      	ldr	r3, [r7, #8]
 8006c52:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006c54:	2300      	movs	r3, #0
 8006c56:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006c58:	e02f      	b.n	8006cba <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	9300      	str	r3, [sp, #0]
 8006c5e:	697b      	ldr	r3, [r7, #20]
 8006c60:	2200      	movs	r2, #0
 8006c62:	2180      	movs	r1, #128	@ 0x80
 8006c64:	68f8      	ldr	r0, [r7, #12]
 8006c66:	f000 fcbf 	bl	80075e8 <UART_WaitOnFlagUntilTimeout>
 8006c6a:	4603      	mov	r3, r0
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d004      	beq.n	8006c7a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	2220      	movs	r2, #32
 8006c74:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006c76:	2303      	movs	r3, #3
 8006c78:	e03b      	b.n	8006cf2 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006c7a:	69fb      	ldr	r3, [r7, #28]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d10b      	bne.n	8006c98 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006c80:	69bb      	ldr	r3, [r7, #24]
 8006c82:	881b      	ldrh	r3, [r3, #0]
 8006c84:	461a      	mov	r2, r3
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006c8e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006c90:	69bb      	ldr	r3, [r7, #24]
 8006c92:	3302      	adds	r3, #2
 8006c94:	61bb      	str	r3, [r7, #24]
 8006c96:	e007      	b.n	8006ca8 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006c98:	69fb      	ldr	r3, [r7, #28]
 8006c9a:	781a      	ldrb	r2, [r3, #0]
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006ca2:	69fb      	ldr	r3, [r7, #28]
 8006ca4:	3301      	adds	r3, #1
 8006ca6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006cae:	b29b      	uxth	r3, r3
 8006cb0:	3b01      	subs	r3, #1
 8006cb2:	b29a      	uxth	r2, r3
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006cc0:	b29b      	uxth	r3, r3
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d1c9      	bne.n	8006c5a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	9300      	str	r3, [sp, #0]
 8006cca:	697b      	ldr	r3, [r7, #20]
 8006ccc:	2200      	movs	r2, #0
 8006cce:	2140      	movs	r1, #64	@ 0x40
 8006cd0:	68f8      	ldr	r0, [r7, #12]
 8006cd2:	f000 fc89 	bl	80075e8 <UART_WaitOnFlagUntilTimeout>
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d004      	beq.n	8006ce6 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	2220      	movs	r2, #32
 8006ce0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006ce2:	2303      	movs	r3, #3
 8006ce4:	e005      	b.n	8006cf2 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	2220      	movs	r2, #32
 8006cea:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006cec:	2300      	movs	r3, #0
 8006cee:	e000      	b.n	8006cf2 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006cf0:	2302      	movs	r3, #2
  }
}
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	3720      	adds	r7, #32
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	bd80      	pop	{r7, pc}

08006cfa <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006cfa:	b580      	push	{r7, lr}
 8006cfc:	b08a      	sub	sp, #40	@ 0x28
 8006cfe:	af02      	add	r7, sp, #8
 8006d00:	60f8      	str	r0, [r7, #12]
 8006d02:	60b9      	str	r1, [r7, #8]
 8006d04:	603b      	str	r3, [r7, #0]
 8006d06:	4613      	mov	r3, r2
 8006d08:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006d10:	2b20      	cmp	r3, #32
 8006d12:	f040 80b5 	bne.w	8006e80 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d16:	68bb      	ldr	r3, [r7, #8]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d002      	beq.n	8006d22 <HAL_UART_Receive+0x28>
 8006d1c:	88fb      	ldrh	r3, [r7, #6]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d101      	bne.n	8006d26 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8006d22:	2301      	movs	r3, #1
 8006d24:	e0ad      	b.n	8006e82 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	2200      	movs	r2, #0
 8006d2a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	2222      	movs	r2, #34	@ 0x22
 8006d32:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	2200      	movs	r2, #0
 8006d3a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006d3c:	f7fc fe34 	bl	80039a8 <HAL_GetTick>
 8006d40:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	88fa      	ldrh	r2, [r7, #6]
 8006d46:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	88fa      	ldrh	r2, [r7, #6]
 8006d4e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	689b      	ldr	r3, [r3, #8]
 8006d56:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d5a:	d10e      	bne.n	8006d7a <HAL_UART_Receive+0x80>
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	691b      	ldr	r3, [r3, #16]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d105      	bne.n	8006d70 <HAL_UART_Receive+0x76>
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006d6a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006d6e:	e02d      	b.n	8006dcc <HAL_UART_Receive+0xd2>
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	22ff      	movs	r2, #255	@ 0xff
 8006d74:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006d78:	e028      	b.n	8006dcc <HAL_UART_Receive+0xd2>
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	689b      	ldr	r3, [r3, #8]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d10d      	bne.n	8006d9e <HAL_UART_Receive+0xa4>
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	691b      	ldr	r3, [r3, #16]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d104      	bne.n	8006d94 <HAL_UART_Receive+0x9a>
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	22ff      	movs	r2, #255	@ 0xff
 8006d8e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006d92:	e01b      	b.n	8006dcc <HAL_UART_Receive+0xd2>
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	227f      	movs	r2, #127	@ 0x7f
 8006d98:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006d9c:	e016      	b.n	8006dcc <HAL_UART_Receive+0xd2>
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	689b      	ldr	r3, [r3, #8]
 8006da2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006da6:	d10d      	bne.n	8006dc4 <HAL_UART_Receive+0xca>
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	691b      	ldr	r3, [r3, #16]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d104      	bne.n	8006dba <HAL_UART_Receive+0xc0>
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	227f      	movs	r2, #127	@ 0x7f
 8006db4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006db8:	e008      	b.n	8006dcc <HAL_UART_Receive+0xd2>
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	223f      	movs	r2, #63	@ 0x3f
 8006dbe:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006dc2:	e003      	b.n	8006dcc <HAL_UART_Receive+0xd2>
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006dd2:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	689b      	ldr	r3, [r3, #8]
 8006dd8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ddc:	d108      	bne.n	8006df0 <HAL_UART_Receive+0xf6>
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	691b      	ldr	r3, [r3, #16]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d104      	bne.n	8006df0 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8006de6:	2300      	movs	r3, #0
 8006de8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006dea:	68bb      	ldr	r3, [r7, #8]
 8006dec:	61bb      	str	r3, [r7, #24]
 8006dee:	e003      	b.n	8006df8 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8006df0:	68bb      	ldr	r3, [r7, #8]
 8006df2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006df4:	2300      	movs	r3, #0
 8006df6:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8006df8:	e036      	b.n	8006e68 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	9300      	str	r3, [sp, #0]
 8006dfe:	697b      	ldr	r3, [r7, #20]
 8006e00:	2200      	movs	r2, #0
 8006e02:	2120      	movs	r1, #32
 8006e04:	68f8      	ldr	r0, [r7, #12]
 8006e06:	f000 fbef 	bl	80075e8 <UART_WaitOnFlagUntilTimeout>
 8006e0a:	4603      	mov	r3, r0
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d005      	beq.n	8006e1c <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	2220      	movs	r2, #32
 8006e14:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8006e18:	2303      	movs	r3, #3
 8006e1a:	e032      	b.n	8006e82 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8006e1c:	69fb      	ldr	r3, [r7, #28]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d10c      	bne.n	8006e3c <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e28:	b29a      	uxth	r2, r3
 8006e2a:	8a7b      	ldrh	r3, [r7, #18]
 8006e2c:	4013      	ands	r3, r2
 8006e2e:	b29a      	uxth	r2, r3
 8006e30:	69bb      	ldr	r3, [r7, #24]
 8006e32:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006e34:	69bb      	ldr	r3, [r7, #24]
 8006e36:	3302      	adds	r3, #2
 8006e38:	61bb      	str	r3, [r7, #24]
 8006e3a:	e00c      	b.n	8006e56 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e42:	b2da      	uxtb	r2, r3
 8006e44:	8a7b      	ldrh	r3, [r7, #18]
 8006e46:	b2db      	uxtb	r3, r3
 8006e48:	4013      	ands	r3, r2
 8006e4a:	b2da      	uxtb	r2, r3
 8006e4c:	69fb      	ldr	r3, [r7, #28]
 8006e4e:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8006e50:	69fb      	ldr	r3, [r7, #28]
 8006e52:	3301      	adds	r3, #1
 8006e54:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006e5c:	b29b      	uxth	r3, r3
 8006e5e:	3b01      	subs	r3, #1
 8006e60:	b29a      	uxth	r2, r3
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006e6e:	b29b      	uxth	r3, r3
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d1c2      	bne.n	8006dfa <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	2220      	movs	r2, #32
 8006e78:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	e000      	b.n	8006e82 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8006e80:	2302      	movs	r3, #2
  }
}
 8006e82:	4618      	mov	r0, r3
 8006e84:	3720      	adds	r7, #32
 8006e86:	46bd      	mov	sp, r7
 8006e88:	bd80      	pop	{r7, pc}
	...

08006e8c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b088      	sub	sp, #32
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006e94:	2300      	movs	r3, #0
 8006e96:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	689a      	ldr	r2, [r3, #8]
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	691b      	ldr	r3, [r3, #16]
 8006ea0:	431a      	orrs	r2, r3
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	695b      	ldr	r3, [r3, #20]
 8006ea6:	431a      	orrs	r2, r3
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	69db      	ldr	r3, [r3, #28]
 8006eac:	4313      	orrs	r3, r2
 8006eae:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	681a      	ldr	r2, [r3, #0]
 8006eb6:	4ba6      	ldr	r3, [pc, #664]	@ (8007150 <UART_SetConfig+0x2c4>)
 8006eb8:	4013      	ands	r3, r2
 8006eba:	687a      	ldr	r2, [r7, #4]
 8006ebc:	6812      	ldr	r2, [r2, #0]
 8006ebe:	6979      	ldr	r1, [r7, #20]
 8006ec0:	430b      	orrs	r3, r1
 8006ec2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	685b      	ldr	r3, [r3, #4]
 8006eca:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	68da      	ldr	r2, [r3, #12]
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	430a      	orrs	r2, r1
 8006ed8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	699b      	ldr	r3, [r3, #24]
 8006ede:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	6a1b      	ldr	r3, [r3, #32]
 8006ee4:	697a      	ldr	r2, [r7, #20]
 8006ee6:	4313      	orrs	r3, r2
 8006ee8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	689b      	ldr	r3, [r3, #8]
 8006ef0:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	697a      	ldr	r2, [r7, #20]
 8006efa:	430a      	orrs	r2, r1
 8006efc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	4a94      	ldr	r2, [pc, #592]	@ (8007154 <UART_SetConfig+0x2c8>)
 8006f04:	4293      	cmp	r3, r2
 8006f06:	d120      	bne.n	8006f4a <UART_SetConfig+0xbe>
 8006f08:	4b93      	ldr	r3, [pc, #588]	@ (8007158 <UART_SetConfig+0x2cc>)
 8006f0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f0e:	f003 0303 	and.w	r3, r3, #3
 8006f12:	2b03      	cmp	r3, #3
 8006f14:	d816      	bhi.n	8006f44 <UART_SetConfig+0xb8>
 8006f16:	a201      	add	r2, pc, #4	@ (adr r2, 8006f1c <UART_SetConfig+0x90>)
 8006f18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f1c:	08006f2d 	.word	0x08006f2d
 8006f20:	08006f39 	.word	0x08006f39
 8006f24:	08006f33 	.word	0x08006f33
 8006f28:	08006f3f 	.word	0x08006f3f
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	77fb      	strb	r3, [r7, #31]
 8006f30:	e150      	b.n	80071d4 <UART_SetConfig+0x348>
 8006f32:	2302      	movs	r3, #2
 8006f34:	77fb      	strb	r3, [r7, #31]
 8006f36:	e14d      	b.n	80071d4 <UART_SetConfig+0x348>
 8006f38:	2304      	movs	r3, #4
 8006f3a:	77fb      	strb	r3, [r7, #31]
 8006f3c:	e14a      	b.n	80071d4 <UART_SetConfig+0x348>
 8006f3e:	2308      	movs	r3, #8
 8006f40:	77fb      	strb	r3, [r7, #31]
 8006f42:	e147      	b.n	80071d4 <UART_SetConfig+0x348>
 8006f44:	2310      	movs	r3, #16
 8006f46:	77fb      	strb	r3, [r7, #31]
 8006f48:	e144      	b.n	80071d4 <UART_SetConfig+0x348>
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	4a83      	ldr	r2, [pc, #524]	@ (800715c <UART_SetConfig+0x2d0>)
 8006f50:	4293      	cmp	r3, r2
 8006f52:	d132      	bne.n	8006fba <UART_SetConfig+0x12e>
 8006f54:	4b80      	ldr	r3, [pc, #512]	@ (8007158 <UART_SetConfig+0x2cc>)
 8006f56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f5a:	f003 030c 	and.w	r3, r3, #12
 8006f5e:	2b0c      	cmp	r3, #12
 8006f60:	d828      	bhi.n	8006fb4 <UART_SetConfig+0x128>
 8006f62:	a201      	add	r2, pc, #4	@ (adr r2, 8006f68 <UART_SetConfig+0xdc>)
 8006f64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f68:	08006f9d 	.word	0x08006f9d
 8006f6c:	08006fb5 	.word	0x08006fb5
 8006f70:	08006fb5 	.word	0x08006fb5
 8006f74:	08006fb5 	.word	0x08006fb5
 8006f78:	08006fa9 	.word	0x08006fa9
 8006f7c:	08006fb5 	.word	0x08006fb5
 8006f80:	08006fb5 	.word	0x08006fb5
 8006f84:	08006fb5 	.word	0x08006fb5
 8006f88:	08006fa3 	.word	0x08006fa3
 8006f8c:	08006fb5 	.word	0x08006fb5
 8006f90:	08006fb5 	.word	0x08006fb5
 8006f94:	08006fb5 	.word	0x08006fb5
 8006f98:	08006faf 	.word	0x08006faf
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	77fb      	strb	r3, [r7, #31]
 8006fa0:	e118      	b.n	80071d4 <UART_SetConfig+0x348>
 8006fa2:	2302      	movs	r3, #2
 8006fa4:	77fb      	strb	r3, [r7, #31]
 8006fa6:	e115      	b.n	80071d4 <UART_SetConfig+0x348>
 8006fa8:	2304      	movs	r3, #4
 8006faa:	77fb      	strb	r3, [r7, #31]
 8006fac:	e112      	b.n	80071d4 <UART_SetConfig+0x348>
 8006fae:	2308      	movs	r3, #8
 8006fb0:	77fb      	strb	r3, [r7, #31]
 8006fb2:	e10f      	b.n	80071d4 <UART_SetConfig+0x348>
 8006fb4:	2310      	movs	r3, #16
 8006fb6:	77fb      	strb	r3, [r7, #31]
 8006fb8:	e10c      	b.n	80071d4 <UART_SetConfig+0x348>
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	4a68      	ldr	r2, [pc, #416]	@ (8007160 <UART_SetConfig+0x2d4>)
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	d120      	bne.n	8007006 <UART_SetConfig+0x17a>
 8006fc4:	4b64      	ldr	r3, [pc, #400]	@ (8007158 <UART_SetConfig+0x2cc>)
 8006fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006fca:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006fce:	2b30      	cmp	r3, #48	@ 0x30
 8006fd0:	d013      	beq.n	8006ffa <UART_SetConfig+0x16e>
 8006fd2:	2b30      	cmp	r3, #48	@ 0x30
 8006fd4:	d814      	bhi.n	8007000 <UART_SetConfig+0x174>
 8006fd6:	2b20      	cmp	r3, #32
 8006fd8:	d009      	beq.n	8006fee <UART_SetConfig+0x162>
 8006fda:	2b20      	cmp	r3, #32
 8006fdc:	d810      	bhi.n	8007000 <UART_SetConfig+0x174>
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d002      	beq.n	8006fe8 <UART_SetConfig+0x15c>
 8006fe2:	2b10      	cmp	r3, #16
 8006fe4:	d006      	beq.n	8006ff4 <UART_SetConfig+0x168>
 8006fe6:	e00b      	b.n	8007000 <UART_SetConfig+0x174>
 8006fe8:	2300      	movs	r3, #0
 8006fea:	77fb      	strb	r3, [r7, #31]
 8006fec:	e0f2      	b.n	80071d4 <UART_SetConfig+0x348>
 8006fee:	2302      	movs	r3, #2
 8006ff0:	77fb      	strb	r3, [r7, #31]
 8006ff2:	e0ef      	b.n	80071d4 <UART_SetConfig+0x348>
 8006ff4:	2304      	movs	r3, #4
 8006ff6:	77fb      	strb	r3, [r7, #31]
 8006ff8:	e0ec      	b.n	80071d4 <UART_SetConfig+0x348>
 8006ffa:	2308      	movs	r3, #8
 8006ffc:	77fb      	strb	r3, [r7, #31]
 8006ffe:	e0e9      	b.n	80071d4 <UART_SetConfig+0x348>
 8007000:	2310      	movs	r3, #16
 8007002:	77fb      	strb	r3, [r7, #31]
 8007004:	e0e6      	b.n	80071d4 <UART_SetConfig+0x348>
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	4a56      	ldr	r2, [pc, #344]	@ (8007164 <UART_SetConfig+0x2d8>)
 800700c:	4293      	cmp	r3, r2
 800700e:	d120      	bne.n	8007052 <UART_SetConfig+0x1c6>
 8007010:	4b51      	ldr	r3, [pc, #324]	@ (8007158 <UART_SetConfig+0x2cc>)
 8007012:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007016:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800701a:	2bc0      	cmp	r3, #192	@ 0xc0
 800701c:	d013      	beq.n	8007046 <UART_SetConfig+0x1ba>
 800701e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007020:	d814      	bhi.n	800704c <UART_SetConfig+0x1c0>
 8007022:	2b80      	cmp	r3, #128	@ 0x80
 8007024:	d009      	beq.n	800703a <UART_SetConfig+0x1ae>
 8007026:	2b80      	cmp	r3, #128	@ 0x80
 8007028:	d810      	bhi.n	800704c <UART_SetConfig+0x1c0>
 800702a:	2b00      	cmp	r3, #0
 800702c:	d002      	beq.n	8007034 <UART_SetConfig+0x1a8>
 800702e:	2b40      	cmp	r3, #64	@ 0x40
 8007030:	d006      	beq.n	8007040 <UART_SetConfig+0x1b4>
 8007032:	e00b      	b.n	800704c <UART_SetConfig+0x1c0>
 8007034:	2300      	movs	r3, #0
 8007036:	77fb      	strb	r3, [r7, #31]
 8007038:	e0cc      	b.n	80071d4 <UART_SetConfig+0x348>
 800703a:	2302      	movs	r3, #2
 800703c:	77fb      	strb	r3, [r7, #31]
 800703e:	e0c9      	b.n	80071d4 <UART_SetConfig+0x348>
 8007040:	2304      	movs	r3, #4
 8007042:	77fb      	strb	r3, [r7, #31]
 8007044:	e0c6      	b.n	80071d4 <UART_SetConfig+0x348>
 8007046:	2308      	movs	r3, #8
 8007048:	77fb      	strb	r3, [r7, #31]
 800704a:	e0c3      	b.n	80071d4 <UART_SetConfig+0x348>
 800704c:	2310      	movs	r3, #16
 800704e:	77fb      	strb	r3, [r7, #31]
 8007050:	e0c0      	b.n	80071d4 <UART_SetConfig+0x348>
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	4a44      	ldr	r2, [pc, #272]	@ (8007168 <UART_SetConfig+0x2dc>)
 8007058:	4293      	cmp	r3, r2
 800705a:	d125      	bne.n	80070a8 <UART_SetConfig+0x21c>
 800705c:	4b3e      	ldr	r3, [pc, #248]	@ (8007158 <UART_SetConfig+0x2cc>)
 800705e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007062:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007066:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800706a:	d017      	beq.n	800709c <UART_SetConfig+0x210>
 800706c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007070:	d817      	bhi.n	80070a2 <UART_SetConfig+0x216>
 8007072:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007076:	d00b      	beq.n	8007090 <UART_SetConfig+0x204>
 8007078:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800707c:	d811      	bhi.n	80070a2 <UART_SetConfig+0x216>
 800707e:	2b00      	cmp	r3, #0
 8007080:	d003      	beq.n	800708a <UART_SetConfig+0x1fe>
 8007082:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007086:	d006      	beq.n	8007096 <UART_SetConfig+0x20a>
 8007088:	e00b      	b.n	80070a2 <UART_SetConfig+0x216>
 800708a:	2300      	movs	r3, #0
 800708c:	77fb      	strb	r3, [r7, #31]
 800708e:	e0a1      	b.n	80071d4 <UART_SetConfig+0x348>
 8007090:	2302      	movs	r3, #2
 8007092:	77fb      	strb	r3, [r7, #31]
 8007094:	e09e      	b.n	80071d4 <UART_SetConfig+0x348>
 8007096:	2304      	movs	r3, #4
 8007098:	77fb      	strb	r3, [r7, #31]
 800709a:	e09b      	b.n	80071d4 <UART_SetConfig+0x348>
 800709c:	2308      	movs	r3, #8
 800709e:	77fb      	strb	r3, [r7, #31]
 80070a0:	e098      	b.n	80071d4 <UART_SetConfig+0x348>
 80070a2:	2310      	movs	r3, #16
 80070a4:	77fb      	strb	r3, [r7, #31]
 80070a6:	e095      	b.n	80071d4 <UART_SetConfig+0x348>
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	4a2f      	ldr	r2, [pc, #188]	@ (800716c <UART_SetConfig+0x2e0>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d125      	bne.n	80070fe <UART_SetConfig+0x272>
 80070b2:	4b29      	ldr	r3, [pc, #164]	@ (8007158 <UART_SetConfig+0x2cc>)
 80070b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070b8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80070bc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80070c0:	d017      	beq.n	80070f2 <UART_SetConfig+0x266>
 80070c2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80070c6:	d817      	bhi.n	80070f8 <UART_SetConfig+0x26c>
 80070c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80070cc:	d00b      	beq.n	80070e6 <UART_SetConfig+0x25a>
 80070ce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80070d2:	d811      	bhi.n	80070f8 <UART_SetConfig+0x26c>
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d003      	beq.n	80070e0 <UART_SetConfig+0x254>
 80070d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80070dc:	d006      	beq.n	80070ec <UART_SetConfig+0x260>
 80070de:	e00b      	b.n	80070f8 <UART_SetConfig+0x26c>
 80070e0:	2301      	movs	r3, #1
 80070e2:	77fb      	strb	r3, [r7, #31]
 80070e4:	e076      	b.n	80071d4 <UART_SetConfig+0x348>
 80070e6:	2302      	movs	r3, #2
 80070e8:	77fb      	strb	r3, [r7, #31]
 80070ea:	e073      	b.n	80071d4 <UART_SetConfig+0x348>
 80070ec:	2304      	movs	r3, #4
 80070ee:	77fb      	strb	r3, [r7, #31]
 80070f0:	e070      	b.n	80071d4 <UART_SetConfig+0x348>
 80070f2:	2308      	movs	r3, #8
 80070f4:	77fb      	strb	r3, [r7, #31]
 80070f6:	e06d      	b.n	80071d4 <UART_SetConfig+0x348>
 80070f8:	2310      	movs	r3, #16
 80070fa:	77fb      	strb	r3, [r7, #31]
 80070fc:	e06a      	b.n	80071d4 <UART_SetConfig+0x348>
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	4a1b      	ldr	r2, [pc, #108]	@ (8007170 <UART_SetConfig+0x2e4>)
 8007104:	4293      	cmp	r3, r2
 8007106:	d138      	bne.n	800717a <UART_SetConfig+0x2ee>
 8007108:	4b13      	ldr	r3, [pc, #76]	@ (8007158 <UART_SetConfig+0x2cc>)
 800710a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800710e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8007112:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007116:	d017      	beq.n	8007148 <UART_SetConfig+0x2bc>
 8007118:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800711c:	d82a      	bhi.n	8007174 <UART_SetConfig+0x2e8>
 800711e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007122:	d00b      	beq.n	800713c <UART_SetConfig+0x2b0>
 8007124:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007128:	d824      	bhi.n	8007174 <UART_SetConfig+0x2e8>
 800712a:	2b00      	cmp	r3, #0
 800712c:	d003      	beq.n	8007136 <UART_SetConfig+0x2aa>
 800712e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007132:	d006      	beq.n	8007142 <UART_SetConfig+0x2b6>
 8007134:	e01e      	b.n	8007174 <UART_SetConfig+0x2e8>
 8007136:	2300      	movs	r3, #0
 8007138:	77fb      	strb	r3, [r7, #31]
 800713a:	e04b      	b.n	80071d4 <UART_SetConfig+0x348>
 800713c:	2302      	movs	r3, #2
 800713e:	77fb      	strb	r3, [r7, #31]
 8007140:	e048      	b.n	80071d4 <UART_SetConfig+0x348>
 8007142:	2304      	movs	r3, #4
 8007144:	77fb      	strb	r3, [r7, #31]
 8007146:	e045      	b.n	80071d4 <UART_SetConfig+0x348>
 8007148:	2308      	movs	r3, #8
 800714a:	77fb      	strb	r3, [r7, #31]
 800714c:	e042      	b.n	80071d4 <UART_SetConfig+0x348>
 800714e:	bf00      	nop
 8007150:	efff69f3 	.word	0xefff69f3
 8007154:	40011000 	.word	0x40011000
 8007158:	40023800 	.word	0x40023800
 800715c:	40004400 	.word	0x40004400
 8007160:	40004800 	.word	0x40004800
 8007164:	40004c00 	.word	0x40004c00
 8007168:	40005000 	.word	0x40005000
 800716c:	40011400 	.word	0x40011400
 8007170:	40007800 	.word	0x40007800
 8007174:	2310      	movs	r3, #16
 8007176:	77fb      	strb	r3, [r7, #31]
 8007178:	e02c      	b.n	80071d4 <UART_SetConfig+0x348>
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	4a72      	ldr	r2, [pc, #456]	@ (8007348 <UART_SetConfig+0x4bc>)
 8007180:	4293      	cmp	r3, r2
 8007182:	d125      	bne.n	80071d0 <UART_SetConfig+0x344>
 8007184:	4b71      	ldr	r3, [pc, #452]	@ (800734c <UART_SetConfig+0x4c0>)
 8007186:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800718a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800718e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8007192:	d017      	beq.n	80071c4 <UART_SetConfig+0x338>
 8007194:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8007198:	d817      	bhi.n	80071ca <UART_SetConfig+0x33e>
 800719a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800719e:	d00b      	beq.n	80071b8 <UART_SetConfig+0x32c>
 80071a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80071a4:	d811      	bhi.n	80071ca <UART_SetConfig+0x33e>
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d003      	beq.n	80071b2 <UART_SetConfig+0x326>
 80071aa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80071ae:	d006      	beq.n	80071be <UART_SetConfig+0x332>
 80071b0:	e00b      	b.n	80071ca <UART_SetConfig+0x33e>
 80071b2:	2300      	movs	r3, #0
 80071b4:	77fb      	strb	r3, [r7, #31]
 80071b6:	e00d      	b.n	80071d4 <UART_SetConfig+0x348>
 80071b8:	2302      	movs	r3, #2
 80071ba:	77fb      	strb	r3, [r7, #31]
 80071bc:	e00a      	b.n	80071d4 <UART_SetConfig+0x348>
 80071be:	2304      	movs	r3, #4
 80071c0:	77fb      	strb	r3, [r7, #31]
 80071c2:	e007      	b.n	80071d4 <UART_SetConfig+0x348>
 80071c4:	2308      	movs	r3, #8
 80071c6:	77fb      	strb	r3, [r7, #31]
 80071c8:	e004      	b.n	80071d4 <UART_SetConfig+0x348>
 80071ca:	2310      	movs	r3, #16
 80071cc:	77fb      	strb	r3, [r7, #31]
 80071ce:	e001      	b.n	80071d4 <UART_SetConfig+0x348>
 80071d0:	2310      	movs	r3, #16
 80071d2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	69db      	ldr	r3, [r3, #28]
 80071d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80071dc:	d15b      	bne.n	8007296 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80071de:	7ffb      	ldrb	r3, [r7, #31]
 80071e0:	2b08      	cmp	r3, #8
 80071e2:	d828      	bhi.n	8007236 <UART_SetConfig+0x3aa>
 80071e4:	a201      	add	r2, pc, #4	@ (adr r2, 80071ec <UART_SetConfig+0x360>)
 80071e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071ea:	bf00      	nop
 80071ec:	08007211 	.word	0x08007211
 80071f0:	08007219 	.word	0x08007219
 80071f4:	08007221 	.word	0x08007221
 80071f8:	08007237 	.word	0x08007237
 80071fc:	08007227 	.word	0x08007227
 8007200:	08007237 	.word	0x08007237
 8007204:	08007237 	.word	0x08007237
 8007208:	08007237 	.word	0x08007237
 800720c:	0800722f 	.word	0x0800722f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007210:	f7ff f84c 	bl	80062ac <HAL_RCC_GetPCLK1Freq>
 8007214:	61b8      	str	r0, [r7, #24]
        break;
 8007216:	e013      	b.n	8007240 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007218:	f7ff f85c 	bl	80062d4 <HAL_RCC_GetPCLK2Freq>
 800721c:	61b8      	str	r0, [r7, #24]
        break;
 800721e:	e00f      	b.n	8007240 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007220:	4b4b      	ldr	r3, [pc, #300]	@ (8007350 <UART_SetConfig+0x4c4>)
 8007222:	61bb      	str	r3, [r7, #24]
        break;
 8007224:	e00c      	b.n	8007240 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007226:	f7fe ff6f 	bl	8006108 <HAL_RCC_GetSysClockFreq>
 800722a:	61b8      	str	r0, [r7, #24]
        break;
 800722c:	e008      	b.n	8007240 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800722e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007232:	61bb      	str	r3, [r7, #24]
        break;
 8007234:	e004      	b.n	8007240 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8007236:	2300      	movs	r3, #0
 8007238:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800723a:	2301      	movs	r3, #1
 800723c:	77bb      	strb	r3, [r7, #30]
        break;
 800723e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007240:	69bb      	ldr	r3, [r7, #24]
 8007242:	2b00      	cmp	r3, #0
 8007244:	d074      	beq.n	8007330 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007246:	69bb      	ldr	r3, [r7, #24]
 8007248:	005a      	lsls	r2, r3, #1
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	685b      	ldr	r3, [r3, #4]
 800724e:	085b      	lsrs	r3, r3, #1
 8007250:	441a      	add	r2, r3
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	685b      	ldr	r3, [r3, #4]
 8007256:	fbb2 f3f3 	udiv	r3, r2, r3
 800725a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800725c:	693b      	ldr	r3, [r7, #16]
 800725e:	2b0f      	cmp	r3, #15
 8007260:	d916      	bls.n	8007290 <UART_SetConfig+0x404>
 8007262:	693b      	ldr	r3, [r7, #16]
 8007264:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007268:	d212      	bcs.n	8007290 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800726a:	693b      	ldr	r3, [r7, #16]
 800726c:	b29b      	uxth	r3, r3
 800726e:	f023 030f 	bic.w	r3, r3, #15
 8007272:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007274:	693b      	ldr	r3, [r7, #16]
 8007276:	085b      	lsrs	r3, r3, #1
 8007278:	b29b      	uxth	r3, r3
 800727a:	f003 0307 	and.w	r3, r3, #7
 800727e:	b29a      	uxth	r2, r3
 8007280:	89fb      	ldrh	r3, [r7, #14]
 8007282:	4313      	orrs	r3, r2
 8007284:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	89fa      	ldrh	r2, [r7, #14]
 800728c:	60da      	str	r2, [r3, #12]
 800728e:	e04f      	b.n	8007330 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007290:	2301      	movs	r3, #1
 8007292:	77bb      	strb	r3, [r7, #30]
 8007294:	e04c      	b.n	8007330 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007296:	7ffb      	ldrb	r3, [r7, #31]
 8007298:	2b08      	cmp	r3, #8
 800729a:	d828      	bhi.n	80072ee <UART_SetConfig+0x462>
 800729c:	a201      	add	r2, pc, #4	@ (adr r2, 80072a4 <UART_SetConfig+0x418>)
 800729e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072a2:	bf00      	nop
 80072a4:	080072c9 	.word	0x080072c9
 80072a8:	080072d1 	.word	0x080072d1
 80072ac:	080072d9 	.word	0x080072d9
 80072b0:	080072ef 	.word	0x080072ef
 80072b4:	080072df 	.word	0x080072df
 80072b8:	080072ef 	.word	0x080072ef
 80072bc:	080072ef 	.word	0x080072ef
 80072c0:	080072ef 	.word	0x080072ef
 80072c4:	080072e7 	.word	0x080072e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80072c8:	f7fe fff0 	bl	80062ac <HAL_RCC_GetPCLK1Freq>
 80072cc:	61b8      	str	r0, [r7, #24]
        break;
 80072ce:	e013      	b.n	80072f8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80072d0:	f7ff f800 	bl	80062d4 <HAL_RCC_GetPCLK2Freq>
 80072d4:	61b8      	str	r0, [r7, #24]
        break;
 80072d6:	e00f      	b.n	80072f8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80072d8:	4b1d      	ldr	r3, [pc, #116]	@ (8007350 <UART_SetConfig+0x4c4>)
 80072da:	61bb      	str	r3, [r7, #24]
        break;
 80072dc:	e00c      	b.n	80072f8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80072de:	f7fe ff13 	bl	8006108 <HAL_RCC_GetSysClockFreq>
 80072e2:	61b8      	str	r0, [r7, #24]
        break;
 80072e4:	e008      	b.n	80072f8 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80072e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80072ea:	61bb      	str	r3, [r7, #24]
        break;
 80072ec:	e004      	b.n	80072f8 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80072ee:	2300      	movs	r3, #0
 80072f0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80072f2:	2301      	movs	r3, #1
 80072f4:	77bb      	strb	r3, [r7, #30]
        break;
 80072f6:	bf00      	nop
    }

    if (pclk != 0U)
 80072f8:	69bb      	ldr	r3, [r7, #24]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d018      	beq.n	8007330 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	685b      	ldr	r3, [r3, #4]
 8007302:	085a      	lsrs	r2, r3, #1
 8007304:	69bb      	ldr	r3, [r7, #24]
 8007306:	441a      	add	r2, r3
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	685b      	ldr	r3, [r3, #4]
 800730c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007310:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007312:	693b      	ldr	r3, [r7, #16]
 8007314:	2b0f      	cmp	r3, #15
 8007316:	d909      	bls.n	800732c <UART_SetConfig+0x4a0>
 8007318:	693b      	ldr	r3, [r7, #16]
 800731a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800731e:	d205      	bcs.n	800732c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007320:	693b      	ldr	r3, [r7, #16]
 8007322:	b29a      	uxth	r2, r3
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	60da      	str	r2, [r3, #12]
 800732a:	e001      	b.n	8007330 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800732c:	2301      	movs	r3, #1
 800732e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2200      	movs	r2, #0
 8007334:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	2200      	movs	r2, #0
 800733a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800733c:	7fbb      	ldrb	r3, [r7, #30]
}
 800733e:	4618      	mov	r0, r3
 8007340:	3720      	adds	r7, #32
 8007342:	46bd      	mov	sp, r7
 8007344:	bd80      	pop	{r7, pc}
 8007346:	bf00      	nop
 8007348:	40007c00 	.word	0x40007c00
 800734c:	40023800 	.word	0x40023800
 8007350:	00f42400 	.word	0x00f42400

08007354 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007354:	b480      	push	{r7}
 8007356:	b083      	sub	sp, #12
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007360:	f003 0308 	and.w	r3, r3, #8
 8007364:	2b00      	cmp	r3, #0
 8007366:	d00a      	beq.n	800737e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	685b      	ldr	r3, [r3, #4]
 800736e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	430a      	orrs	r2, r1
 800737c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007382:	f003 0301 	and.w	r3, r3, #1
 8007386:	2b00      	cmp	r3, #0
 8007388:	d00a      	beq.n	80073a0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	685b      	ldr	r3, [r3, #4]
 8007390:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	430a      	orrs	r2, r1
 800739e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073a4:	f003 0302 	and.w	r3, r3, #2
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d00a      	beq.n	80073c2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	685b      	ldr	r3, [r3, #4]
 80073b2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	430a      	orrs	r2, r1
 80073c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073c6:	f003 0304 	and.w	r3, r3, #4
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d00a      	beq.n	80073e4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	685b      	ldr	r3, [r3, #4]
 80073d4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	430a      	orrs	r2, r1
 80073e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073e8:	f003 0310 	and.w	r3, r3, #16
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d00a      	beq.n	8007406 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	689b      	ldr	r3, [r3, #8]
 80073f6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	430a      	orrs	r2, r1
 8007404:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800740a:	f003 0320 	and.w	r3, r3, #32
 800740e:	2b00      	cmp	r3, #0
 8007410:	d00a      	beq.n	8007428 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	689b      	ldr	r3, [r3, #8]
 8007418:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	430a      	orrs	r2, r1
 8007426:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800742c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007430:	2b00      	cmp	r3, #0
 8007432:	d01a      	beq.n	800746a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	685b      	ldr	r3, [r3, #4]
 800743a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	430a      	orrs	r2, r1
 8007448:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800744e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007452:	d10a      	bne.n	800746a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	685b      	ldr	r3, [r3, #4]
 800745a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	430a      	orrs	r2, r1
 8007468:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800746e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007472:	2b00      	cmp	r3, #0
 8007474:	d00a      	beq.n	800748c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	685b      	ldr	r3, [r3, #4]
 800747c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	430a      	orrs	r2, r1
 800748a:	605a      	str	r2, [r3, #4]
  }
}
 800748c:	bf00      	nop
 800748e:	370c      	adds	r7, #12
 8007490:	46bd      	mov	sp, r7
 8007492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007496:	4770      	bx	lr

08007498 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007498:	b580      	push	{r7, lr}
 800749a:	b098      	sub	sp, #96	@ 0x60
 800749c:	af02      	add	r7, sp, #8
 800749e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2200      	movs	r2, #0
 80074a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80074a8:	f7fc fa7e 	bl	80039a8 <HAL_GetTick>
 80074ac:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	f003 0308 	and.w	r3, r3, #8
 80074b8:	2b08      	cmp	r3, #8
 80074ba:	d12e      	bne.n	800751a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80074bc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80074c0:	9300      	str	r3, [sp, #0]
 80074c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80074c4:	2200      	movs	r2, #0
 80074c6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80074ca:	6878      	ldr	r0, [r7, #4]
 80074cc:	f000 f88c 	bl	80075e8 <UART_WaitOnFlagUntilTimeout>
 80074d0:	4603      	mov	r3, r0
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d021      	beq.n	800751a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074de:	e853 3f00 	ldrex	r3, [r3]
 80074e2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80074e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80074ea:	653b      	str	r3, [r7, #80]	@ 0x50
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	461a      	mov	r2, r3
 80074f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80074f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80074f6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074f8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80074fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80074fc:	e841 2300 	strex	r3, r2, [r1]
 8007500:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007502:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007504:	2b00      	cmp	r3, #0
 8007506:	d1e6      	bne.n	80074d6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	2220      	movs	r2, #32
 800750c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	2200      	movs	r2, #0
 8007512:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007516:	2303      	movs	r3, #3
 8007518:	e062      	b.n	80075e0 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	f003 0304 	and.w	r3, r3, #4
 8007524:	2b04      	cmp	r3, #4
 8007526:	d149      	bne.n	80075bc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007528:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800752c:	9300      	str	r3, [sp, #0]
 800752e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007530:	2200      	movs	r2, #0
 8007532:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007536:	6878      	ldr	r0, [r7, #4]
 8007538:	f000 f856 	bl	80075e8 <UART_WaitOnFlagUntilTimeout>
 800753c:	4603      	mov	r3, r0
 800753e:	2b00      	cmp	r3, #0
 8007540:	d03c      	beq.n	80075bc <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800754a:	e853 3f00 	ldrex	r3, [r3]
 800754e:	623b      	str	r3, [r7, #32]
   return(result);
 8007550:	6a3b      	ldr	r3, [r7, #32]
 8007552:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007556:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	461a      	mov	r2, r3
 800755e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007560:	633b      	str	r3, [r7, #48]	@ 0x30
 8007562:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007564:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007566:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007568:	e841 2300 	strex	r3, r2, [r1]
 800756c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800756e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007570:	2b00      	cmp	r3, #0
 8007572:	d1e6      	bne.n	8007542 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	3308      	adds	r3, #8
 800757a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800757c:	693b      	ldr	r3, [r7, #16]
 800757e:	e853 3f00 	ldrex	r3, [r3]
 8007582:	60fb      	str	r3, [r7, #12]
   return(result);
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	f023 0301 	bic.w	r3, r3, #1
 800758a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	3308      	adds	r3, #8
 8007592:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007594:	61fa      	str	r2, [r7, #28]
 8007596:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007598:	69b9      	ldr	r1, [r7, #24]
 800759a:	69fa      	ldr	r2, [r7, #28]
 800759c:	e841 2300 	strex	r3, r2, [r1]
 80075a0:	617b      	str	r3, [r7, #20]
   return(result);
 80075a2:	697b      	ldr	r3, [r7, #20]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d1e5      	bne.n	8007574 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2220      	movs	r2, #32
 80075ac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2200      	movs	r2, #0
 80075b4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80075b8:	2303      	movs	r3, #3
 80075ba:	e011      	b.n	80075e0 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	2220      	movs	r2, #32
 80075c0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	2220      	movs	r2, #32
 80075c6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	2200      	movs	r2, #0
 80075ce:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2200      	movs	r2, #0
 80075d4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	2200      	movs	r2, #0
 80075da:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80075de:	2300      	movs	r3, #0
}
 80075e0:	4618      	mov	r0, r3
 80075e2:	3758      	adds	r7, #88	@ 0x58
 80075e4:	46bd      	mov	sp, r7
 80075e6:	bd80      	pop	{r7, pc}

080075e8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80075e8:	b580      	push	{r7, lr}
 80075ea:	b084      	sub	sp, #16
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	60f8      	str	r0, [r7, #12]
 80075f0:	60b9      	str	r1, [r7, #8]
 80075f2:	603b      	str	r3, [r7, #0]
 80075f4:	4613      	mov	r3, r2
 80075f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80075f8:	e04f      	b.n	800769a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80075fa:	69bb      	ldr	r3, [r7, #24]
 80075fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007600:	d04b      	beq.n	800769a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007602:	f7fc f9d1 	bl	80039a8 <HAL_GetTick>
 8007606:	4602      	mov	r2, r0
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	1ad3      	subs	r3, r2, r3
 800760c:	69ba      	ldr	r2, [r7, #24]
 800760e:	429a      	cmp	r2, r3
 8007610:	d302      	bcc.n	8007618 <UART_WaitOnFlagUntilTimeout+0x30>
 8007612:	69bb      	ldr	r3, [r7, #24]
 8007614:	2b00      	cmp	r3, #0
 8007616:	d101      	bne.n	800761c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007618:	2303      	movs	r3, #3
 800761a:	e04e      	b.n	80076ba <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	f003 0304 	and.w	r3, r3, #4
 8007626:	2b00      	cmp	r3, #0
 8007628:	d037      	beq.n	800769a <UART_WaitOnFlagUntilTimeout+0xb2>
 800762a:	68bb      	ldr	r3, [r7, #8]
 800762c:	2b80      	cmp	r3, #128	@ 0x80
 800762e:	d034      	beq.n	800769a <UART_WaitOnFlagUntilTimeout+0xb2>
 8007630:	68bb      	ldr	r3, [r7, #8]
 8007632:	2b40      	cmp	r3, #64	@ 0x40
 8007634:	d031      	beq.n	800769a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	69db      	ldr	r3, [r3, #28]
 800763c:	f003 0308 	and.w	r3, r3, #8
 8007640:	2b08      	cmp	r3, #8
 8007642:	d110      	bne.n	8007666 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	2208      	movs	r2, #8
 800764a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800764c:	68f8      	ldr	r0, [r7, #12]
 800764e:	f000 f838 	bl	80076c2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	2208      	movs	r2, #8
 8007656:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	2200      	movs	r2, #0
 800765e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007662:	2301      	movs	r3, #1
 8007664:	e029      	b.n	80076ba <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	69db      	ldr	r3, [r3, #28]
 800766c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007670:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007674:	d111      	bne.n	800769a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800767e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007680:	68f8      	ldr	r0, [r7, #12]
 8007682:	f000 f81e 	bl	80076c2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	2220      	movs	r2, #32
 800768a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	2200      	movs	r2, #0
 8007692:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007696:	2303      	movs	r3, #3
 8007698:	e00f      	b.n	80076ba <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	69da      	ldr	r2, [r3, #28]
 80076a0:	68bb      	ldr	r3, [r7, #8]
 80076a2:	4013      	ands	r3, r2
 80076a4:	68ba      	ldr	r2, [r7, #8]
 80076a6:	429a      	cmp	r2, r3
 80076a8:	bf0c      	ite	eq
 80076aa:	2301      	moveq	r3, #1
 80076ac:	2300      	movne	r3, #0
 80076ae:	b2db      	uxtb	r3, r3
 80076b0:	461a      	mov	r2, r3
 80076b2:	79fb      	ldrb	r3, [r7, #7]
 80076b4:	429a      	cmp	r2, r3
 80076b6:	d0a0      	beq.n	80075fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80076b8:	2300      	movs	r3, #0
}
 80076ba:	4618      	mov	r0, r3
 80076bc:	3710      	adds	r7, #16
 80076be:	46bd      	mov	sp, r7
 80076c0:	bd80      	pop	{r7, pc}

080076c2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80076c2:	b480      	push	{r7}
 80076c4:	b095      	sub	sp, #84	@ 0x54
 80076c6:	af00      	add	r7, sp, #0
 80076c8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076d2:	e853 3f00 	ldrex	r3, [r3]
 80076d6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80076d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076da:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80076de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	461a      	mov	r2, r3
 80076e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076e8:	643b      	str	r3, [r7, #64]	@ 0x40
 80076ea:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ec:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80076ee:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80076f0:	e841 2300 	strex	r3, r2, [r1]
 80076f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80076f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d1e6      	bne.n	80076ca <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	3308      	adds	r3, #8
 8007702:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007704:	6a3b      	ldr	r3, [r7, #32]
 8007706:	e853 3f00 	ldrex	r3, [r3]
 800770a:	61fb      	str	r3, [r7, #28]
   return(result);
 800770c:	69fb      	ldr	r3, [r7, #28]
 800770e:	f023 0301 	bic.w	r3, r3, #1
 8007712:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	3308      	adds	r3, #8
 800771a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800771c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800771e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007720:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007722:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007724:	e841 2300 	strex	r3, r2, [r1]
 8007728:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800772a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800772c:	2b00      	cmp	r3, #0
 800772e:	d1e5      	bne.n	80076fc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007734:	2b01      	cmp	r3, #1
 8007736:	d118      	bne.n	800776a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	e853 3f00 	ldrex	r3, [r3]
 8007744:	60bb      	str	r3, [r7, #8]
   return(result);
 8007746:	68bb      	ldr	r3, [r7, #8]
 8007748:	f023 0310 	bic.w	r3, r3, #16
 800774c:	647b      	str	r3, [r7, #68]	@ 0x44
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	461a      	mov	r2, r3
 8007754:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007756:	61bb      	str	r3, [r7, #24]
 8007758:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800775a:	6979      	ldr	r1, [r7, #20]
 800775c:	69ba      	ldr	r2, [r7, #24]
 800775e:	e841 2300 	strex	r3, r2, [r1]
 8007762:	613b      	str	r3, [r7, #16]
   return(result);
 8007764:	693b      	ldr	r3, [r7, #16]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d1e6      	bne.n	8007738 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	2220      	movs	r2, #32
 800776e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	2200      	movs	r2, #0
 8007776:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2200      	movs	r2, #0
 800777c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800777e:	bf00      	nop
 8007780:	3754      	adds	r7, #84	@ 0x54
 8007782:	46bd      	mov	sp, r7
 8007784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007788:	4770      	bx	lr
	...

0800778c <_strtoul_l.isra.0>:
 800778c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007790:	4e34      	ldr	r6, [pc, #208]	@ (8007864 <_strtoul_l.isra.0+0xd8>)
 8007792:	4686      	mov	lr, r0
 8007794:	460d      	mov	r5, r1
 8007796:	4628      	mov	r0, r5
 8007798:	f815 4b01 	ldrb.w	r4, [r5], #1
 800779c:	5d37      	ldrb	r7, [r6, r4]
 800779e:	f017 0708 	ands.w	r7, r7, #8
 80077a2:	d1f8      	bne.n	8007796 <_strtoul_l.isra.0+0xa>
 80077a4:	2c2d      	cmp	r4, #45	@ 0x2d
 80077a6:	d110      	bne.n	80077ca <_strtoul_l.isra.0+0x3e>
 80077a8:	782c      	ldrb	r4, [r5, #0]
 80077aa:	2701      	movs	r7, #1
 80077ac:	1c85      	adds	r5, r0, #2
 80077ae:	f033 0010 	bics.w	r0, r3, #16
 80077b2:	d115      	bne.n	80077e0 <_strtoul_l.isra.0+0x54>
 80077b4:	2c30      	cmp	r4, #48	@ 0x30
 80077b6:	d10d      	bne.n	80077d4 <_strtoul_l.isra.0+0x48>
 80077b8:	7828      	ldrb	r0, [r5, #0]
 80077ba:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 80077be:	2858      	cmp	r0, #88	@ 0x58
 80077c0:	d108      	bne.n	80077d4 <_strtoul_l.isra.0+0x48>
 80077c2:	786c      	ldrb	r4, [r5, #1]
 80077c4:	3502      	adds	r5, #2
 80077c6:	2310      	movs	r3, #16
 80077c8:	e00a      	b.n	80077e0 <_strtoul_l.isra.0+0x54>
 80077ca:	2c2b      	cmp	r4, #43	@ 0x2b
 80077cc:	bf04      	itt	eq
 80077ce:	782c      	ldrbeq	r4, [r5, #0]
 80077d0:	1c85      	addeq	r5, r0, #2
 80077d2:	e7ec      	b.n	80077ae <_strtoul_l.isra.0+0x22>
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d1f6      	bne.n	80077c6 <_strtoul_l.isra.0+0x3a>
 80077d8:	2c30      	cmp	r4, #48	@ 0x30
 80077da:	bf14      	ite	ne
 80077dc:	230a      	movne	r3, #10
 80077de:	2308      	moveq	r3, #8
 80077e0:	f04f 38ff 	mov.w	r8, #4294967295
 80077e4:	2600      	movs	r6, #0
 80077e6:	fbb8 f8f3 	udiv	r8, r8, r3
 80077ea:	fb03 f908 	mul.w	r9, r3, r8
 80077ee:	ea6f 0909 	mvn.w	r9, r9
 80077f2:	4630      	mov	r0, r6
 80077f4:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80077f8:	f1bc 0f09 	cmp.w	ip, #9
 80077fc:	d810      	bhi.n	8007820 <_strtoul_l.isra.0+0x94>
 80077fe:	4664      	mov	r4, ip
 8007800:	42a3      	cmp	r3, r4
 8007802:	dd1e      	ble.n	8007842 <_strtoul_l.isra.0+0xb6>
 8007804:	f1b6 3fff 	cmp.w	r6, #4294967295
 8007808:	d007      	beq.n	800781a <_strtoul_l.isra.0+0x8e>
 800780a:	4580      	cmp	r8, r0
 800780c:	d316      	bcc.n	800783c <_strtoul_l.isra.0+0xb0>
 800780e:	d101      	bne.n	8007814 <_strtoul_l.isra.0+0x88>
 8007810:	45a1      	cmp	r9, r4
 8007812:	db13      	blt.n	800783c <_strtoul_l.isra.0+0xb0>
 8007814:	fb00 4003 	mla	r0, r0, r3, r4
 8007818:	2601      	movs	r6, #1
 800781a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800781e:	e7e9      	b.n	80077f4 <_strtoul_l.isra.0+0x68>
 8007820:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8007824:	f1bc 0f19 	cmp.w	ip, #25
 8007828:	d801      	bhi.n	800782e <_strtoul_l.isra.0+0xa2>
 800782a:	3c37      	subs	r4, #55	@ 0x37
 800782c:	e7e8      	b.n	8007800 <_strtoul_l.isra.0+0x74>
 800782e:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8007832:	f1bc 0f19 	cmp.w	ip, #25
 8007836:	d804      	bhi.n	8007842 <_strtoul_l.isra.0+0xb6>
 8007838:	3c57      	subs	r4, #87	@ 0x57
 800783a:	e7e1      	b.n	8007800 <_strtoul_l.isra.0+0x74>
 800783c:	f04f 36ff 	mov.w	r6, #4294967295
 8007840:	e7eb      	b.n	800781a <_strtoul_l.isra.0+0x8e>
 8007842:	1c73      	adds	r3, r6, #1
 8007844:	d106      	bne.n	8007854 <_strtoul_l.isra.0+0xc8>
 8007846:	2322      	movs	r3, #34	@ 0x22
 8007848:	f8ce 3000 	str.w	r3, [lr]
 800784c:	4630      	mov	r0, r6
 800784e:	b932      	cbnz	r2, 800785e <_strtoul_l.isra.0+0xd2>
 8007850:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007854:	b107      	cbz	r7, 8007858 <_strtoul_l.isra.0+0xcc>
 8007856:	4240      	negs	r0, r0
 8007858:	2a00      	cmp	r2, #0
 800785a:	d0f9      	beq.n	8007850 <_strtoul_l.isra.0+0xc4>
 800785c:	b106      	cbz	r6, 8007860 <_strtoul_l.isra.0+0xd4>
 800785e:	1e69      	subs	r1, r5, #1
 8007860:	6011      	str	r1, [r2, #0]
 8007862:	e7f5      	b.n	8007850 <_strtoul_l.isra.0+0xc4>
 8007864:	0800a879 	.word	0x0800a879

08007868 <strtoul>:
 8007868:	4613      	mov	r3, r2
 800786a:	460a      	mov	r2, r1
 800786c:	4601      	mov	r1, r0
 800786e:	4802      	ldr	r0, [pc, #8]	@ (8007878 <strtoul+0x10>)
 8007870:	6800      	ldr	r0, [r0, #0]
 8007872:	f7ff bf8b 	b.w	800778c <_strtoul_l.isra.0>
 8007876:	bf00      	nop
 8007878:	2000001c 	.word	0x2000001c

0800787c <__cvt>:
 800787c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800787e:	ed2d 8b02 	vpush	{d8}
 8007882:	eeb0 8b40 	vmov.f64	d8, d0
 8007886:	b085      	sub	sp, #20
 8007888:	4617      	mov	r7, r2
 800788a:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800788c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800788e:	ee18 2a90 	vmov	r2, s17
 8007892:	f025 0520 	bic.w	r5, r5, #32
 8007896:	2a00      	cmp	r2, #0
 8007898:	bfb6      	itet	lt
 800789a:	222d      	movlt	r2, #45	@ 0x2d
 800789c:	2200      	movge	r2, #0
 800789e:	eeb1 8b40 	vneglt.f64	d8, d0
 80078a2:	2d46      	cmp	r5, #70	@ 0x46
 80078a4:	460c      	mov	r4, r1
 80078a6:	701a      	strb	r2, [r3, #0]
 80078a8:	d004      	beq.n	80078b4 <__cvt+0x38>
 80078aa:	2d45      	cmp	r5, #69	@ 0x45
 80078ac:	d100      	bne.n	80078b0 <__cvt+0x34>
 80078ae:	3401      	adds	r4, #1
 80078b0:	2102      	movs	r1, #2
 80078b2:	e000      	b.n	80078b6 <__cvt+0x3a>
 80078b4:	2103      	movs	r1, #3
 80078b6:	ab03      	add	r3, sp, #12
 80078b8:	9301      	str	r3, [sp, #4]
 80078ba:	ab02      	add	r3, sp, #8
 80078bc:	9300      	str	r3, [sp, #0]
 80078be:	4622      	mov	r2, r4
 80078c0:	4633      	mov	r3, r6
 80078c2:	eeb0 0b48 	vmov.f64	d0, d8
 80078c6:	f000 febb 	bl	8008640 <_dtoa_r>
 80078ca:	2d47      	cmp	r5, #71	@ 0x47
 80078cc:	d114      	bne.n	80078f8 <__cvt+0x7c>
 80078ce:	07fb      	lsls	r3, r7, #31
 80078d0:	d50a      	bpl.n	80078e8 <__cvt+0x6c>
 80078d2:	1902      	adds	r2, r0, r4
 80078d4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80078d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078dc:	bf08      	it	eq
 80078de:	9203      	streq	r2, [sp, #12]
 80078e0:	2130      	movs	r1, #48	@ 0x30
 80078e2:	9b03      	ldr	r3, [sp, #12]
 80078e4:	4293      	cmp	r3, r2
 80078e6:	d319      	bcc.n	800791c <__cvt+0xa0>
 80078e8:	9b03      	ldr	r3, [sp, #12]
 80078ea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80078ec:	1a1b      	subs	r3, r3, r0
 80078ee:	6013      	str	r3, [r2, #0]
 80078f0:	b005      	add	sp, #20
 80078f2:	ecbd 8b02 	vpop	{d8}
 80078f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078f8:	2d46      	cmp	r5, #70	@ 0x46
 80078fa:	eb00 0204 	add.w	r2, r0, r4
 80078fe:	d1e9      	bne.n	80078d4 <__cvt+0x58>
 8007900:	7803      	ldrb	r3, [r0, #0]
 8007902:	2b30      	cmp	r3, #48	@ 0x30
 8007904:	d107      	bne.n	8007916 <__cvt+0x9a>
 8007906:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800790a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800790e:	bf1c      	itt	ne
 8007910:	f1c4 0401 	rsbne	r4, r4, #1
 8007914:	6034      	strne	r4, [r6, #0]
 8007916:	6833      	ldr	r3, [r6, #0]
 8007918:	441a      	add	r2, r3
 800791a:	e7db      	b.n	80078d4 <__cvt+0x58>
 800791c:	1c5c      	adds	r4, r3, #1
 800791e:	9403      	str	r4, [sp, #12]
 8007920:	7019      	strb	r1, [r3, #0]
 8007922:	e7de      	b.n	80078e2 <__cvt+0x66>

08007924 <__exponent>:
 8007924:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007926:	2900      	cmp	r1, #0
 8007928:	bfba      	itte	lt
 800792a:	4249      	neglt	r1, r1
 800792c:	232d      	movlt	r3, #45	@ 0x2d
 800792e:	232b      	movge	r3, #43	@ 0x2b
 8007930:	2909      	cmp	r1, #9
 8007932:	7002      	strb	r2, [r0, #0]
 8007934:	7043      	strb	r3, [r0, #1]
 8007936:	dd29      	ble.n	800798c <__exponent+0x68>
 8007938:	f10d 0307 	add.w	r3, sp, #7
 800793c:	461d      	mov	r5, r3
 800793e:	270a      	movs	r7, #10
 8007940:	461a      	mov	r2, r3
 8007942:	fbb1 f6f7 	udiv	r6, r1, r7
 8007946:	fb07 1416 	mls	r4, r7, r6, r1
 800794a:	3430      	adds	r4, #48	@ 0x30
 800794c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007950:	460c      	mov	r4, r1
 8007952:	2c63      	cmp	r4, #99	@ 0x63
 8007954:	f103 33ff 	add.w	r3, r3, #4294967295
 8007958:	4631      	mov	r1, r6
 800795a:	dcf1      	bgt.n	8007940 <__exponent+0x1c>
 800795c:	3130      	adds	r1, #48	@ 0x30
 800795e:	1e94      	subs	r4, r2, #2
 8007960:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007964:	1c41      	adds	r1, r0, #1
 8007966:	4623      	mov	r3, r4
 8007968:	42ab      	cmp	r3, r5
 800796a:	d30a      	bcc.n	8007982 <__exponent+0x5e>
 800796c:	f10d 0309 	add.w	r3, sp, #9
 8007970:	1a9b      	subs	r3, r3, r2
 8007972:	42ac      	cmp	r4, r5
 8007974:	bf88      	it	hi
 8007976:	2300      	movhi	r3, #0
 8007978:	3302      	adds	r3, #2
 800797a:	4403      	add	r3, r0
 800797c:	1a18      	subs	r0, r3, r0
 800797e:	b003      	add	sp, #12
 8007980:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007982:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007986:	f801 6f01 	strb.w	r6, [r1, #1]!
 800798a:	e7ed      	b.n	8007968 <__exponent+0x44>
 800798c:	2330      	movs	r3, #48	@ 0x30
 800798e:	3130      	adds	r1, #48	@ 0x30
 8007990:	7083      	strb	r3, [r0, #2]
 8007992:	70c1      	strb	r1, [r0, #3]
 8007994:	1d03      	adds	r3, r0, #4
 8007996:	e7f1      	b.n	800797c <__exponent+0x58>

08007998 <_printf_float>:
 8007998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800799c:	b08d      	sub	sp, #52	@ 0x34
 800799e:	460c      	mov	r4, r1
 80079a0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80079a4:	4616      	mov	r6, r2
 80079a6:	461f      	mov	r7, r3
 80079a8:	4605      	mov	r5, r0
 80079aa:	f000 fd49 	bl	8008440 <_localeconv_r>
 80079ae:	f8d0 b000 	ldr.w	fp, [r0]
 80079b2:	4658      	mov	r0, fp
 80079b4:	f7f8 fc94 	bl	80002e0 <strlen>
 80079b8:	2300      	movs	r3, #0
 80079ba:	930a      	str	r3, [sp, #40]	@ 0x28
 80079bc:	f8d8 3000 	ldr.w	r3, [r8]
 80079c0:	f894 9018 	ldrb.w	r9, [r4, #24]
 80079c4:	6822      	ldr	r2, [r4, #0]
 80079c6:	9005      	str	r0, [sp, #20]
 80079c8:	3307      	adds	r3, #7
 80079ca:	f023 0307 	bic.w	r3, r3, #7
 80079ce:	f103 0108 	add.w	r1, r3, #8
 80079d2:	f8c8 1000 	str.w	r1, [r8]
 80079d6:	ed93 0b00 	vldr	d0, [r3]
 80079da:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8007c38 <_printf_float+0x2a0>
 80079de:	eeb0 7bc0 	vabs.f64	d7, d0
 80079e2:	eeb4 7b46 	vcmp.f64	d7, d6
 80079e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079ea:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 80079ee:	dd24      	ble.n	8007a3a <_printf_float+0xa2>
 80079f0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80079f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079f8:	d502      	bpl.n	8007a00 <_printf_float+0x68>
 80079fa:	232d      	movs	r3, #45	@ 0x2d
 80079fc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007a00:	498f      	ldr	r1, [pc, #572]	@ (8007c40 <_printf_float+0x2a8>)
 8007a02:	4b90      	ldr	r3, [pc, #576]	@ (8007c44 <_printf_float+0x2ac>)
 8007a04:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8007a08:	bf8c      	ite	hi
 8007a0a:	4688      	movhi	r8, r1
 8007a0c:	4698      	movls	r8, r3
 8007a0e:	f022 0204 	bic.w	r2, r2, #4
 8007a12:	2303      	movs	r3, #3
 8007a14:	6123      	str	r3, [r4, #16]
 8007a16:	6022      	str	r2, [r4, #0]
 8007a18:	f04f 0a00 	mov.w	sl, #0
 8007a1c:	9700      	str	r7, [sp, #0]
 8007a1e:	4633      	mov	r3, r6
 8007a20:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007a22:	4621      	mov	r1, r4
 8007a24:	4628      	mov	r0, r5
 8007a26:	f000 f9d1 	bl	8007dcc <_printf_common>
 8007a2a:	3001      	adds	r0, #1
 8007a2c:	f040 8089 	bne.w	8007b42 <_printf_float+0x1aa>
 8007a30:	f04f 30ff 	mov.w	r0, #4294967295
 8007a34:	b00d      	add	sp, #52	@ 0x34
 8007a36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a3a:	eeb4 0b40 	vcmp.f64	d0, d0
 8007a3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a42:	d709      	bvc.n	8007a58 <_printf_float+0xc0>
 8007a44:	ee10 3a90 	vmov	r3, s1
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	bfbc      	itt	lt
 8007a4c:	232d      	movlt	r3, #45	@ 0x2d
 8007a4e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007a52:	497d      	ldr	r1, [pc, #500]	@ (8007c48 <_printf_float+0x2b0>)
 8007a54:	4b7d      	ldr	r3, [pc, #500]	@ (8007c4c <_printf_float+0x2b4>)
 8007a56:	e7d5      	b.n	8007a04 <_printf_float+0x6c>
 8007a58:	6863      	ldr	r3, [r4, #4]
 8007a5a:	1c59      	adds	r1, r3, #1
 8007a5c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8007a60:	d139      	bne.n	8007ad6 <_printf_float+0x13e>
 8007a62:	2306      	movs	r3, #6
 8007a64:	6063      	str	r3, [r4, #4]
 8007a66:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	6022      	str	r2, [r4, #0]
 8007a6e:	9303      	str	r3, [sp, #12]
 8007a70:	ab0a      	add	r3, sp, #40	@ 0x28
 8007a72:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8007a76:	ab09      	add	r3, sp, #36	@ 0x24
 8007a78:	9300      	str	r3, [sp, #0]
 8007a7a:	6861      	ldr	r1, [r4, #4]
 8007a7c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007a80:	4628      	mov	r0, r5
 8007a82:	f7ff fefb 	bl	800787c <__cvt>
 8007a86:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007a8a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007a8c:	4680      	mov	r8, r0
 8007a8e:	d129      	bne.n	8007ae4 <_printf_float+0x14c>
 8007a90:	1cc8      	adds	r0, r1, #3
 8007a92:	db02      	blt.n	8007a9a <_printf_float+0x102>
 8007a94:	6863      	ldr	r3, [r4, #4]
 8007a96:	4299      	cmp	r1, r3
 8007a98:	dd41      	ble.n	8007b1e <_printf_float+0x186>
 8007a9a:	f1a9 0902 	sub.w	r9, r9, #2
 8007a9e:	fa5f f989 	uxtb.w	r9, r9
 8007aa2:	3901      	subs	r1, #1
 8007aa4:	464a      	mov	r2, r9
 8007aa6:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007aaa:	9109      	str	r1, [sp, #36]	@ 0x24
 8007aac:	f7ff ff3a 	bl	8007924 <__exponent>
 8007ab0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007ab2:	1813      	adds	r3, r2, r0
 8007ab4:	2a01      	cmp	r2, #1
 8007ab6:	4682      	mov	sl, r0
 8007ab8:	6123      	str	r3, [r4, #16]
 8007aba:	dc02      	bgt.n	8007ac2 <_printf_float+0x12a>
 8007abc:	6822      	ldr	r2, [r4, #0]
 8007abe:	07d2      	lsls	r2, r2, #31
 8007ac0:	d501      	bpl.n	8007ac6 <_printf_float+0x12e>
 8007ac2:	3301      	adds	r3, #1
 8007ac4:	6123      	str	r3, [r4, #16]
 8007ac6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d0a6      	beq.n	8007a1c <_printf_float+0x84>
 8007ace:	232d      	movs	r3, #45	@ 0x2d
 8007ad0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007ad4:	e7a2      	b.n	8007a1c <_printf_float+0x84>
 8007ad6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007ada:	d1c4      	bne.n	8007a66 <_printf_float+0xce>
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d1c2      	bne.n	8007a66 <_printf_float+0xce>
 8007ae0:	2301      	movs	r3, #1
 8007ae2:	e7bf      	b.n	8007a64 <_printf_float+0xcc>
 8007ae4:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8007ae8:	d9db      	bls.n	8007aa2 <_printf_float+0x10a>
 8007aea:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8007aee:	d118      	bne.n	8007b22 <_printf_float+0x18a>
 8007af0:	2900      	cmp	r1, #0
 8007af2:	6863      	ldr	r3, [r4, #4]
 8007af4:	dd0b      	ble.n	8007b0e <_printf_float+0x176>
 8007af6:	6121      	str	r1, [r4, #16]
 8007af8:	b913      	cbnz	r3, 8007b00 <_printf_float+0x168>
 8007afa:	6822      	ldr	r2, [r4, #0]
 8007afc:	07d0      	lsls	r0, r2, #31
 8007afe:	d502      	bpl.n	8007b06 <_printf_float+0x16e>
 8007b00:	3301      	adds	r3, #1
 8007b02:	440b      	add	r3, r1
 8007b04:	6123      	str	r3, [r4, #16]
 8007b06:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007b08:	f04f 0a00 	mov.w	sl, #0
 8007b0c:	e7db      	b.n	8007ac6 <_printf_float+0x12e>
 8007b0e:	b913      	cbnz	r3, 8007b16 <_printf_float+0x17e>
 8007b10:	6822      	ldr	r2, [r4, #0]
 8007b12:	07d2      	lsls	r2, r2, #31
 8007b14:	d501      	bpl.n	8007b1a <_printf_float+0x182>
 8007b16:	3302      	adds	r3, #2
 8007b18:	e7f4      	b.n	8007b04 <_printf_float+0x16c>
 8007b1a:	2301      	movs	r3, #1
 8007b1c:	e7f2      	b.n	8007b04 <_printf_float+0x16c>
 8007b1e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8007b22:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b24:	4299      	cmp	r1, r3
 8007b26:	db05      	blt.n	8007b34 <_printf_float+0x19c>
 8007b28:	6823      	ldr	r3, [r4, #0]
 8007b2a:	6121      	str	r1, [r4, #16]
 8007b2c:	07d8      	lsls	r0, r3, #31
 8007b2e:	d5ea      	bpl.n	8007b06 <_printf_float+0x16e>
 8007b30:	1c4b      	adds	r3, r1, #1
 8007b32:	e7e7      	b.n	8007b04 <_printf_float+0x16c>
 8007b34:	2900      	cmp	r1, #0
 8007b36:	bfd4      	ite	le
 8007b38:	f1c1 0202 	rsble	r2, r1, #2
 8007b3c:	2201      	movgt	r2, #1
 8007b3e:	4413      	add	r3, r2
 8007b40:	e7e0      	b.n	8007b04 <_printf_float+0x16c>
 8007b42:	6823      	ldr	r3, [r4, #0]
 8007b44:	055a      	lsls	r2, r3, #21
 8007b46:	d407      	bmi.n	8007b58 <_printf_float+0x1c0>
 8007b48:	6923      	ldr	r3, [r4, #16]
 8007b4a:	4642      	mov	r2, r8
 8007b4c:	4631      	mov	r1, r6
 8007b4e:	4628      	mov	r0, r5
 8007b50:	47b8      	blx	r7
 8007b52:	3001      	adds	r0, #1
 8007b54:	d12a      	bne.n	8007bac <_printf_float+0x214>
 8007b56:	e76b      	b.n	8007a30 <_printf_float+0x98>
 8007b58:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8007b5c:	f240 80e0 	bls.w	8007d20 <_printf_float+0x388>
 8007b60:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8007b64:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007b68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007b6c:	d133      	bne.n	8007bd6 <_printf_float+0x23e>
 8007b6e:	4a38      	ldr	r2, [pc, #224]	@ (8007c50 <_printf_float+0x2b8>)
 8007b70:	2301      	movs	r3, #1
 8007b72:	4631      	mov	r1, r6
 8007b74:	4628      	mov	r0, r5
 8007b76:	47b8      	blx	r7
 8007b78:	3001      	adds	r0, #1
 8007b7a:	f43f af59 	beq.w	8007a30 <_printf_float+0x98>
 8007b7e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007b82:	4543      	cmp	r3, r8
 8007b84:	db02      	blt.n	8007b8c <_printf_float+0x1f4>
 8007b86:	6823      	ldr	r3, [r4, #0]
 8007b88:	07d8      	lsls	r0, r3, #31
 8007b8a:	d50f      	bpl.n	8007bac <_printf_float+0x214>
 8007b8c:	9b05      	ldr	r3, [sp, #20]
 8007b8e:	465a      	mov	r2, fp
 8007b90:	4631      	mov	r1, r6
 8007b92:	4628      	mov	r0, r5
 8007b94:	47b8      	blx	r7
 8007b96:	3001      	adds	r0, #1
 8007b98:	f43f af4a 	beq.w	8007a30 <_printf_float+0x98>
 8007b9c:	f04f 0900 	mov.w	r9, #0
 8007ba0:	f108 38ff 	add.w	r8, r8, #4294967295
 8007ba4:	f104 0a1a 	add.w	sl, r4, #26
 8007ba8:	45c8      	cmp	r8, r9
 8007baa:	dc09      	bgt.n	8007bc0 <_printf_float+0x228>
 8007bac:	6823      	ldr	r3, [r4, #0]
 8007bae:	079b      	lsls	r3, r3, #30
 8007bb0:	f100 8107 	bmi.w	8007dc2 <_printf_float+0x42a>
 8007bb4:	68e0      	ldr	r0, [r4, #12]
 8007bb6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007bb8:	4298      	cmp	r0, r3
 8007bba:	bfb8      	it	lt
 8007bbc:	4618      	movlt	r0, r3
 8007bbe:	e739      	b.n	8007a34 <_printf_float+0x9c>
 8007bc0:	2301      	movs	r3, #1
 8007bc2:	4652      	mov	r2, sl
 8007bc4:	4631      	mov	r1, r6
 8007bc6:	4628      	mov	r0, r5
 8007bc8:	47b8      	blx	r7
 8007bca:	3001      	adds	r0, #1
 8007bcc:	f43f af30 	beq.w	8007a30 <_printf_float+0x98>
 8007bd0:	f109 0901 	add.w	r9, r9, #1
 8007bd4:	e7e8      	b.n	8007ba8 <_printf_float+0x210>
 8007bd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	dc3b      	bgt.n	8007c54 <_printf_float+0x2bc>
 8007bdc:	4a1c      	ldr	r2, [pc, #112]	@ (8007c50 <_printf_float+0x2b8>)
 8007bde:	2301      	movs	r3, #1
 8007be0:	4631      	mov	r1, r6
 8007be2:	4628      	mov	r0, r5
 8007be4:	47b8      	blx	r7
 8007be6:	3001      	adds	r0, #1
 8007be8:	f43f af22 	beq.w	8007a30 <_printf_float+0x98>
 8007bec:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007bf0:	ea59 0303 	orrs.w	r3, r9, r3
 8007bf4:	d102      	bne.n	8007bfc <_printf_float+0x264>
 8007bf6:	6823      	ldr	r3, [r4, #0]
 8007bf8:	07d9      	lsls	r1, r3, #31
 8007bfa:	d5d7      	bpl.n	8007bac <_printf_float+0x214>
 8007bfc:	9b05      	ldr	r3, [sp, #20]
 8007bfe:	465a      	mov	r2, fp
 8007c00:	4631      	mov	r1, r6
 8007c02:	4628      	mov	r0, r5
 8007c04:	47b8      	blx	r7
 8007c06:	3001      	adds	r0, #1
 8007c08:	f43f af12 	beq.w	8007a30 <_printf_float+0x98>
 8007c0c:	f04f 0a00 	mov.w	sl, #0
 8007c10:	f104 0b1a 	add.w	fp, r4, #26
 8007c14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c16:	425b      	negs	r3, r3
 8007c18:	4553      	cmp	r3, sl
 8007c1a:	dc01      	bgt.n	8007c20 <_printf_float+0x288>
 8007c1c:	464b      	mov	r3, r9
 8007c1e:	e794      	b.n	8007b4a <_printf_float+0x1b2>
 8007c20:	2301      	movs	r3, #1
 8007c22:	465a      	mov	r2, fp
 8007c24:	4631      	mov	r1, r6
 8007c26:	4628      	mov	r0, r5
 8007c28:	47b8      	blx	r7
 8007c2a:	3001      	adds	r0, #1
 8007c2c:	f43f af00 	beq.w	8007a30 <_printf_float+0x98>
 8007c30:	f10a 0a01 	add.w	sl, sl, #1
 8007c34:	e7ee      	b.n	8007c14 <_printf_float+0x27c>
 8007c36:	bf00      	nop
 8007c38:	ffffffff 	.word	0xffffffff
 8007c3c:	7fefffff 	.word	0x7fefffff
 8007c40:	0800a97d 	.word	0x0800a97d
 8007c44:	0800a979 	.word	0x0800a979
 8007c48:	0800a985 	.word	0x0800a985
 8007c4c:	0800a981 	.word	0x0800a981
 8007c50:	0800a989 	.word	0x0800a989
 8007c54:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007c56:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007c5a:	4553      	cmp	r3, sl
 8007c5c:	bfa8      	it	ge
 8007c5e:	4653      	movge	r3, sl
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	4699      	mov	r9, r3
 8007c64:	dc37      	bgt.n	8007cd6 <_printf_float+0x33e>
 8007c66:	2300      	movs	r3, #0
 8007c68:	9307      	str	r3, [sp, #28]
 8007c6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007c6e:	f104 021a 	add.w	r2, r4, #26
 8007c72:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007c74:	9907      	ldr	r1, [sp, #28]
 8007c76:	9306      	str	r3, [sp, #24]
 8007c78:	eba3 0309 	sub.w	r3, r3, r9
 8007c7c:	428b      	cmp	r3, r1
 8007c7e:	dc31      	bgt.n	8007ce4 <_printf_float+0x34c>
 8007c80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c82:	459a      	cmp	sl, r3
 8007c84:	dc3b      	bgt.n	8007cfe <_printf_float+0x366>
 8007c86:	6823      	ldr	r3, [r4, #0]
 8007c88:	07da      	lsls	r2, r3, #31
 8007c8a:	d438      	bmi.n	8007cfe <_printf_float+0x366>
 8007c8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c8e:	ebaa 0903 	sub.w	r9, sl, r3
 8007c92:	9b06      	ldr	r3, [sp, #24]
 8007c94:	ebaa 0303 	sub.w	r3, sl, r3
 8007c98:	4599      	cmp	r9, r3
 8007c9a:	bfa8      	it	ge
 8007c9c:	4699      	movge	r9, r3
 8007c9e:	f1b9 0f00 	cmp.w	r9, #0
 8007ca2:	dc34      	bgt.n	8007d0e <_printf_float+0x376>
 8007ca4:	f04f 0800 	mov.w	r8, #0
 8007ca8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007cac:	f104 0b1a 	add.w	fp, r4, #26
 8007cb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cb2:	ebaa 0303 	sub.w	r3, sl, r3
 8007cb6:	eba3 0309 	sub.w	r3, r3, r9
 8007cba:	4543      	cmp	r3, r8
 8007cbc:	f77f af76 	ble.w	8007bac <_printf_float+0x214>
 8007cc0:	2301      	movs	r3, #1
 8007cc2:	465a      	mov	r2, fp
 8007cc4:	4631      	mov	r1, r6
 8007cc6:	4628      	mov	r0, r5
 8007cc8:	47b8      	blx	r7
 8007cca:	3001      	adds	r0, #1
 8007ccc:	f43f aeb0 	beq.w	8007a30 <_printf_float+0x98>
 8007cd0:	f108 0801 	add.w	r8, r8, #1
 8007cd4:	e7ec      	b.n	8007cb0 <_printf_float+0x318>
 8007cd6:	4642      	mov	r2, r8
 8007cd8:	4631      	mov	r1, r6
 8007cda:	4628      	mov	r0, r5
 8007cdc:	47b8      	blx	r7
 8007cde:	3001      	adds	r0, #1
 8007ce0:	d1c1      	bne.n	8007c66 <_printf_float+0x2ce>
 8007ce2:	e6a5      	b.n	8007a30 <_printf_float+0x98>
 8007ce4:	2301      	movs	r3, #1
 8007ce6:	4631      	mov	r1, r6
 8007ce8:	4628      	mov	r0, r5
 8007cea:	9206      	str	r2, [sp, #24]
 8007cec:	47b8      	blx	r7
 8007cee:	3001      	adds	r0, #1
 8007cf0:	f43f ae9e 	beq.w	8007a30 <_printf_float+0x98>
 8007cf4:	9b07      	ldr	r3, [sp, #28]
 8007cf6:	9a06      	ldr	r2, [sp, #24]
 8007cf8:	3301      	adds	r3, #1
 8007cfa:	9307      	str	r3, [sp, #28]
 8007cfc:	e7b9      	b.n	8007c72 <_printf_float+0x2da>
 8007cfe:	9b05      	ldr	r3, [sp, #20]
 8007d00:	465a      	mov	r2, fp
 8007d02:	4631      	mov	r1, r6
 8007d04:	4628      	mov	r0, r5
 8007d06:	47b8      	blx	r7
 8007d08:	3001      	adds	r0, #1
 8007d0a:	d1bf      	bne.n	8007c8c <_printf_float+0x2f4>
 8007d0c:	e690      	b.n	8007a30 <_printf_float+0x98>
 8007d0e:	9a06      	ldr	r2, [sp, #24]
 8007d10:	464b      	mov	r3, r9
 8007d12:	4442      	add	r2, r8
 8007d14:	4631      	mov	r1, r6
 8007d16:	4628      	mov	r0, r5
 8007d18:	47b8      	blx	r7
 8007d1a:	3001      	adds	r0, #1
 8007d1c:	d1c2      	bne.n	8007ca4 <_printf_float+0x30c>
 8007d1e:	e687      	b.n	8007a30 <_printf_float+0x98>
 8007d20:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8007d24:	f1b9 0f01 	cmp.w	r9, #1
 8007d28:	dc01      	bgt.n	8007d2e <_printf_float+0x396>
 8007d2a:	07db      	lsls	r3, r3, #31
 8007d2c:	d536      	bpl.n	8007d9c <_printf_float+0x404>
 8007d2e:	2301      	movs	r3, #1
 8007d30:	4642      	mov	r2, r8
 8007d32:	4631      	mov	r1, r6
 8007d34:	4628      	mov	r0, r5
 8007d36:	47b8      	blx	r7
 8007d38:	3001      	adds	r0, #1
 8007d3a:	f43f ae79 	beq.w	8007a30 <_printf_float+0x98>
 8007d3e:	9b05      	ldr	r3, [sp, #20]
 8007d40:	465a      	mov	r2, fp
 8007d42:	4631      	mov	r1, r6
 8007d44:	4628      	mov	r0, r5
 8007d46:	47b8      	blx	r7
 8007d48:	3001      	adds	r0, #1
 8007d4a:	f43f ae71 	beq.w	8007a30 <_printf_float+0x98>
 8007d4e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8007d52:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007d56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d5a:	f109 39ff 	add.w	r9, r9, #4294967295
 8007d5e:	d018      	beq.n	8007d92 <_printf_float+0x3fa>
 8007d60:	464b      	mov	r3, r9
 8007d62:	f108 0201 	add.w	r2, r8, #1
 8007d66:	4631      	mov	r1, r6
 8007d68:	4628      	mov	r0, r5
 8007d6a:	47b8      	blx	r7
 8007d6c:	3001      	adds	r0, #1
 8007d6e:	d10c      	bne.n	8007d8a <_printf_float+0x3f2>
 8007d70:	e65e      	b.n	8007a30 <_printf_float+0x98>
 8007d72:	2301      	movs	r3, #1
 8007d74:	465a      	mov	r2, fp
 8007d76:	4631      	mov	r1, r6
 8007d78:	4628      	mov	r0, r5
 8007d7a:	47b8      	blx	r7
 8007d7c:	3001      	adds	r0, #1
 8007d7e:	f43f ae57 	beq.w	8007a30 <_printf_float+0x98>
 8007d82:	f108 0801 	add.w	r8, r8, #1
 8007d86:	45c8      	cmp	r8, r9
 8007d88:	dbf3      	blt.n	8007d72 <_printf_float+0x3da>
 8007d8a:	4653      	mov	r3, sl
 8007d8c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007d90:	e6dc      	b.n	8007b4c <_printf_float+0x1b4>
 8007d92:	f04f 0800 	mov.w	r8, #0
 8007d96:	f104 0b1a 	add.w	fp, r4, #26
 8007d9a:	e7f4      	b.n	8007d86 <_printf_float+0x3ee>
 8007d9c:	2301      	movs	r3, #1
 8007d9e:	4642      	mov	r2, r8
 8007da0:	e7e1      	b.n	8007d66 <_printf_float+0x3ce>
 8007da2:	2301      	movs	r3, #1
 8007da4:	464a      	mov	r2, r9
 8007da6:	4631      	mov	r1, r6
 8007da8:	4628      	mov	r0, r5
 8007daa:	47b8      	blx	r7
 8007dac:	3001      	adds	r0, #1
 8007dae:	f43f ae3f 	beq.w	8007a30 <_printf_float+0x98>
 8007db2:	f108 0801 	add.w	r8, r8, #1
 8007db6:	68e3      	ldr	r3, [r4, #12]
 8007db8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007dba:	1a5b      	subs	r3, r3, r1
 8007dbc:	4543      	cmp	r3, r8
 8007dbe:	dcf0      	bgt.n	8007da2 <_printf_float+0x40a>
 8007dc0:	e6f8      	b.n	8007bb4 <_printf_float+0x21c>
 8007dc2:	f04f 0800 	mov.w	r8, #0
 8007dc6:	f104 0919 	add.w	r9, r4, #25
 8007dca:	e7f4      	b.n	8007db6 <_printf_float+0x41e>

08007dcc <_printf_common>:
 8007dcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007dd0:	4616      	mov	r6, r2
 8007dd2:	4698      	mov	r8, r3
 8007dd4:	688a      	ldr	r2, [r1, #8]
 8007dd6:	690b      	ldr	r3, [r1, #16]
 8007dd8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007ddc:	4293      	cmp	r3, r2
 8007dde:	bfb8      	it	lt
 8007de0:	4613      	movlt	r3, r2
 8007de2:	6033      	str	r3, [r6, #0]
 8007de4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007de8:	4607      	mov	r7, r0
 8007dea:	460c      	mov	r4, r1
 8007dec:	b10a      	cbz	r2, 8007df2 <_printf_common+0x26>
 8007dee:	3301      	adds	r3, #1
 8007df0:	6033      	str	r3, [r6, #0]
 8007df2:	6823      	ldr	r3, [r4, #0]
 8007df4:	0699      	lsls	r1, r3, #26
 8007df6:	bf42      	ittt	mi
 8007df8:	6833      	ldrmi	r3, [r6, #0]
 8007dfa:	3302      	addmi	r3, #2
 8007dfc:	6033      	strmi	r3, [r6, #0]
 8007dfe:	6825      	ldr	r5, [r4, #0]
 8007e00:	f015 0506 	ands.w	r5, r5, #6
 8007e04:	d106      	bne.n	8007e14 <_printf_common+0x48>
 8007e06:	f104 0a19 	add.w	sl, r4, #25
 8007e0a:	68e3      	ldr	r3, [r4, #12]
 8007e0c:	6832      	ldr	r2, [r6, #0]
 8007e0e:	1a9b      	subs	r3, r3, r2
 8007e10:	42ab      	cmp	r3, r5
 8007e12:	dc26      	bgt.n	8007e62 <_printf_common+0x96>
 8007e14:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007e18:	6822      	ldr	r2, [r4, #0]
 8007e1a:	3b00      	subs	r3, #0
 8007e1c:	bf18      	it	ne
 8007e1e:	2301      	movne	r3, #1
 8007e20:	0692      	lsls	r2, r2, #26
 8007e22:	d42b      	bmi.n	8007e7c <_printf_common+0xb0>
 8007e24:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007e28:	4641      	mov	r1, r8
 8007e2a:	4638      	mov	r0, r7
 8007e2c:	47c8      	blx	r9
 8007e2e:	3001      	adds	r0, #1
 8007e30:	d01e      	beq.n	8007e70 <_printf_common+0xa4>
 8007e32:	6823      	ldr	r3, [r4, #0]
 8007e34:	6922      	ldr	r2, [r4, #16]
 8007e36:	f003 0306 	and.w	r3, r3, #6
 8007e3a:	2b04      	cmp	r3, #4
 8007e3c:	bf02      	ittt	eq
 8007e3e:	68e5      	ldreq	r5, [r4, #12]
 8007e40:	6833      	ldreq	r3, [r6, #0]
 8007e42:	1aed      	subeq	r5, r5, r3
 8007e44:	68a3      	ldr	r3, [r4, #8]
 8007e46:	bf0c      	ite	eq
 8007e48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007e4c:	2500      	movne	r5, #0
 8007e4e:	4293      	cmp	r3, r2
 8007e50:	bfc4      	itt	gt
 8007e52:	1a9b      	subgt	r3, r3, r2
 8007e54:	18ed      	addgt	r5, r5, r3
 8007e56:	2600      	movs	r6, #0
 8007e58:	341a      	adds	r4, #26
 8007e5a:	42b5      	cmp	r5, r6
 8007e5c:	d11a      	bne.n	8007e94 <_printf_common+0xc8>
 8007e5e:	2000      	movs	r0, #0
 8007e60:	e008      	b.n	8007e74 <_printf_common+0xa8>
 8007e62:	2301      	movs	r3, #1
 8007e64:	4652      	mov	r2, sl
 8007e66:	4641      	mov	r1, r8
 8007e68:	4638      	mov	r0, r7
 8007e6a:	47c8      	blx	r9
 8007e6c:	3001      	adds	r0, #1
 8007e6e:	d103      	bne.n	8007e78 <_printf_common+0xac>
 8007e70:	f04f 30ff 	mov.w	r0, #4294967295
 8007e74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e78:	3501      	adds	r5, #1
 8007e7a:	e7c6      	b.n	8007e0a <_printf_common+0x3e>
 8007e7c:	18e1      	adds	r1, r4, r3
 8007e7e:	1c5a      	adds	r2, r3, #1
 8007e80:	2030      	movs	r0, #48	@ 0x30
 8007e82:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007e86:	4422      	add	r2, r4
 8007e88:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007e8c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007e90:	3302      	adds	r3, #2
 8007e92:	e7c7      	b.n	8007e24 <_printf_common+0x58>
 8007e94:	2301      	movs	r3, #1
 8007e96:	4622      	mov	r2, r4
 8007e98:	4641      	mov	r1, r8
 8007e9a:	4638      	mov	r0, r7
 8007e9c:	47c8      	blx	r9
 8007e9e:	3001      	adds	r0, #1
 8007ea0:	d0e6      	beq.n	8007e70 <_printf_common+0xa4>
 8007ea2:	3601      	adds	r6, #1
 8007ea4:	e7d9      	b.n	8007e5a <_printf_common+0x8e>
	...

08007ea8 <_printf_i>:
 8007ea8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007eac:	7e0f      	ldrb	r7, [r1, #24]
 8007eae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007eb0:	2f78      	cmp	r7, #120	@ 0x78
 8007eb2:	4691      	mov	r9, r2
 8007eb4:	4680      	mov	r8, r0
 8007eb6:	460c      	mov	r4, r1
 8007eb8:	469a      	mov	sl, r3
 8007eba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007ebe:	d807      	bhi.n	8007ed0 <_printf_i+0x28>
 8007ec0:	2f62      	cmp	r7, #98	@ 0x62
 8007ec2:	d80a      	bhi.n	8007eda <_printf_i+0x32>
 8007ec4:	2f00      	cmp	r7, #0
 8007ec6:	f000 80d1 	beq.w	800806c <_printf_i+0x1c4>
 8007eca:	2f58      	cmp	r7, #88	@ 0x58
 8007ecc:	f000 80b8 	beq.w	8008040 <_printf_i+0x198>
 8007ed0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007ed4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007ed8:	e03a      	b.n	8007f50 <_printf_i+0xa8>
 8007eda:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007ede:	2b15      	cmp	r3, #21
 8007ee0:	d8f6      	bhi.n	8007ed0 <_printf_i+0x28>
 8007ee2:	a101      	add	r1, pc, #4	@ (adr r1, 8007ee8 <_printf_i+0x40>)
 8007ee4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007ee8:	08007f41 	.word	0x08007f41
 8007eec:	08007f55 	.word	0x08007f55
 8007ef0:	08007ed1 	.word	0x08007ed1
 8007ef4:	08007ed1 	.word	0x08007ed1
 8007ef8:	08007ed1 	.word	0x08007ed1
 8007efc:	08007ed1 	.word	0x08007ed1
 8007f00:	08007f55 	.word	0x08007f55
 8007f04:	08007ed1 	.word	0x08007ed1
 8007f08:	08007ed1 	.word	0x08007ed1
 8007f0c:	08007ed1 	.word	0x08007ed1
 8007f10:	08007ed1 	.word	0x08007ed1
 8007f14:	08008053 	.word	0x08008053
 8007f18:	08007f7f 	.word	0x08007f7f
 8007f1c:	0800800d 	.word	0x0800800d
 8007f20:	08007ed1 	.word	0x08007ed1
 8007f24:	08007ed1 	.word	0x08007ed1
 8007f28:	08008075 	.word	0x08008075
 8007f2c:	08007ed1 	.word	0x08007ed1
 8007f30:	08007f7f 	.word	0x08007f7f
 8007f34:	08007ed1 	.word	0x08007ed1
 8007f38:	08007ed1 	.word	0x08007ed1
 8007f3c:	08008015 	.word	0x08008015
 8007f40:	6833      	ldr	r3, [r6, #0]
 8007f42:	1d1a      	adds	r2, r3, #4
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	6032      	str	r2, [r6, #0]
 8007f48:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007f4c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007f50:	2301      	movs	r3, #1
 8007f52:	e09c      	b.n	800808e <_printf_i+0x1e6>
 8007f54:	6833      	ldr	r3, [r6, #0]
 8007f56:	6820      	ldr	r0, [r4, #0]
 8007f58:	1d19      	adds	r1, r3, #4
 8007f5a:	6031      	str	r1, [r6, #0]
 8007f5c:	0606      	lsls	r6, r0, #24
 8007f5e:	d501      	bpl.n	8007f64 <_printf_i+0xbc>
 8007f60:	681d      	ldr	r5, [r3, #0]
 8007f62:	e003      	b.n	8007f6c <_printf_i+0xc4>
 8007f64:	0645      	lsls	r5, r0, #25
 8007f66:	d5fb      	bpl.n	8007f60 <_printf_i+0xb8>
 8007f68:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007f6c:	2d00      	cmp	r5, #0
 8007f6e:	da03      	bge.n	8007f78 <_printf_i+0xd0>
 8007f70:	232d      	movs	r3, #45	@ 0x2d
 8007f72:	426d      	negs	r5, r5
 8007f74:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007f78:	4858      	ldr	r0, [pc, #352]	@ (80080dc <_printf_i+0x234>)
 8007f7a:	230a      	movs	r3, #10
 8007f7c:	e011      	b.n	8007fa2 <_printf_i+0xfa>
 8007f7e:	6821      	ldr	r1, [r4, #0]
 8007f80:	6833      	ldr	r3, [r6, #0]
 8007f82:	0608      	lsls	r0, r1, #24
 8007f84:	f853 5b04 	ldr.w	r5, [r3], #4
 8007f88:	d402      	bmi.n	8007f90 <_printf_i+0xe8>
 8007f8a:	0649      	lsls	r1, r1, #25
 8007f8c:	bf48      	it	mi
 8007f8e:	b2ad      	uxthmi	r5, r5
 8007f90:	2f6f      	cmp	r7, #111	@ 0x6f
 8007f92:	4852      	ldr	r0, [pc, #328]	@ (80080dc <_printf_i+0x234>)
 8007f94:	6033      	str	r3, [r6, #0]
 8007f96:	bf14      	ite	ne
 8007f98:	230a      	movne	r3, #10
 8007f9a:	2308      	moveq	r3, #8
 8007f9c:	2100      	movs	r1, #0
 8007f9e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007fa2:	6866      	ldr	r6, [r4, #4]
 8007fa4:	60a6      	str	r6, [r4, #8]
 8007fa6:	2e00      	cmp	r6, #0
 8007fa8:	db05      	blt.n	8007fb6 <_printf_i+0x10e>
 8007faa:	6821      	ldr	r1, [r4, #0]
 8007fac:	432e      	orrs	r6, r5
 8007fae:	f021 0104 	bic.w	r1, r1, #4
 8007fb2:	6021      	str	r1, [r4, #0]
 8007fb4:	d04b      	beq.n	800804e <_printf_i+0x1a6>
 8007fb6:	4616      	mov	r6, r2
 8007fb8:	fbb5 f1f3 	udiv	r1, r5, r3
 8007fbc:	fb03 5711 	mls	r7, r3, r1, r5
 8007fc0:	5dc7      	ldrb	r7, [r0, r7]
 8007fc2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007fc6:	462f      	mov	r7, r5
 8007fc8:	42bb      	cmp	r3, r7
 8007fca:	460d      	mov	r5, r1
 8007fcc:	d9f4      	bls.n	8007fb8 <_printf_i+0x110>
 8007fce:	2b08      	cmp	r3, #8
 8007fd0:	d10b      	bne.n	8007fea <_printf_i+0x142>
 8007fd2:	6823      	ldr	r3, [r4, #0]
 8007fd4:	07df      	lsls	r7, r3, #31
 8007fd6:	d508      	bpl.n	8007fea <_printf_i+0x142>
 8007fd8:	6923      	ldr	r3, [r4, #16]
 8007fda:	6861      	ldr	r1, [r4, #4]
 8007fdc:	4299      	cmp	r1, r3
 8007fde:	bfde      	ittt	le
 8007fe0:	2330      	movle	r3, #48	@ 0x30
 8007fe2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007fe6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007fea:	1b92      	subs	r2, r2, r6
 8007fec:	6122      	str	r2, [r4, #16]
 8007fee:	f8cd a000 	str.w	sl, [sp]
 8007ff2:	464b      	mov	r3, r9
 8007ff4:	aa03      	add	r2, sp, #12
 8007ff6:	4621      	mov	r1, r4
 8007ff8:	4640      	mov	r0, r8
 8007ffa:	f7ff fee7 	bl	8007dcc <_printf_common>
 8007ffe:	3001      	adds	r0, #1
 8008000:	d14a      	bne.n	8008098 <_printf_i+0x1f0>
 8008002:	f04f 30ff 	mov.w	r0, #4294967295
 8008006:	b004      	add	sp, #16
 8008008:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800800c:	6823      	ldr	r3, [r4, #0]
 800800e:	f043 0320 	orr.w	r3, r3, #32
 8008012:	6023      	str	r3, [r4, #0]
 8008014:	4832      	ldr	r0, [pc, #200]	@ (80080e0 <_printf_i+0x238>)
 8008016:	2778      	movs	r7, #120	@ 0x78
 8008018:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800801c:	6823      	ldr	r3, [r4, #0]
 800801e:	6831      	ldr	r1, [r6, #0]
 8008020:	061f      	lsls	r7, r3, #24
 8008022:	f851 5b04 	ldr.w	r5, [r1], #4
 8008026:	d402      	bmi.n	800802e <_printf_i+0x186>
 8008028:	065f      	lsls	r7, r3, #25
 800802a:	bf48      	it	mi
 800802c:	b2ad      	uxthmi	r5, r5
 800802e:	6031      	str	r1, [r6, #0]
 8008030:	07d9      	lsls	r1, r3, #31
 8008032:	bf44      	itt	mi
 8008034:	f043 0320 	orrmi.w	r3, r3, #32
 8008038:	6023      	strmi	r3, [r4, #0]
 800803a:	b11d      	cbz	r5, 8008044 <_printf_i+0x19c>
 800803c:	2310      	movs	r3, #16
 800803e:	e7ad      	b.n	8007f9c <_printf_i+0xf4>
 8008040:	4826      	ldr	r0, [pc, #152]	@ (80080dc <_printf_i+0x234>)
 8008042:	e7e9      	b.n	8008018 <_printf_i+0x170>
 8008044:	6823      	ldr	r3, [r4, #0]
 8008046:	f023 0320 	bic.w	r3, r3, #32
 800804a:	6023      	str	r3, [r4, #0]
 800804c:	e7f6      	b.n	800803c <_printf_i+0x194>
 800804e:	4616      	mov	r6, r2
 8008050:	e7bd      	b.n	8007fce <_printf_i+0x126>
 8008052:	6833      	ldr	r3, [r6, #0]
 8008054:	6825      	ldr	r5, [r4, #0]
 8008056:	6961      	ldr	r1, [r4, #20]
 8008058:	1d18      	adds	r0, r3, #4
 800805a:	6030      	str	r0, [r6, #0]
 800805c:	062e      	lsls	r6, r5, #24
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	d501      	bpl.n	8008066 <_printf_i+0x1be>
 8008062:	6019      	str	r1, [r3, #0]
 8008064:	e002      	b.n	800806c <_printf_i+0x1c4>
 8008066:	0668      	lsls	r0, r5, #25
 8008068:	d5fb      	bpl.n	8008062 <_printf_i+0x1ba>
 800806a:	8019      	strh	r1, [r3, #0]
 800806c:	2300      	movs	r3, #0
 800806e:	6123      	str	r3, [r4, #16]
 8008070:	4616      	mov	r6, r2
 8008072:	e7bc      	b.n	8007fee <_printf_i+0x146>
 8008074:	6833      	ldr	r3, [r6, #0]
 8008076:	1d1a      	adds	r2, r3, #4
 8008078:	6032      	str	r2, [r6, #0]
 800807a:	681e      	ldr	r6, [r3, #0]
 800807c:	6862      	ldr	r2, [r4, #4]
 800807e:	2100      	movs	r1, #0
 8008080:	4630      	mov	r0, r6
 8008082:	f7f8 f8dd 	bl	8000240 <memchr>
 8008086:	b108      	cbz	r0, 800808c <_printf_i+0x1e4>
 8008088:	1b80      	subs	r0, r0, r6
 800808a:	6060      	str	r0, [r4, #4]
 800808c:	6863      	ldr	r3, [r4, #4]
 800808e:	6123      	str	r3, [r4, #16]
 8008090:	2300      	movs	r3, #0
 8008092:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008096:	e7aa      	b.n	8007fee <_printf_i+0x146>
 8008098:	6923      	ldr	r3, [r4, #16]
 800809a:	4632      	mov	r2, r6
 800809c:	4649      	mov	r1, r9
 800809e:	4640      	mov	r0, r8
 80080a0:	47d0      	blx	sl
 80080a2:	3001      	adds	r0, #1
 80080a4:	d0ad      	beq.n	8008002 <_printf_i+0x15a>
 80080a6:	6823      	ldr	r3, [r4, #0]
 80080a8:	079b      	lsls	r3, r3, #30
 80080aa:	d413      	bmi.n	80080d4 <_printf_i+0x22c>
 80080ac:	68e0      	ldr	r0, [r4, #12]
 80080ae:	9b03      	ldr	r3, [sp, #12]
 80080b0:	4298      	cmp	r0, r3
 80080b2:	bfb8      	it	lt
 80080b4:	4618      	movlt	r0, r3
 80080b6:	e7a6      	b.n	8008006 <_printf_i+0x15e>
 80080b8:	2301      	movs	r3, #1
 80080ba:	4632      	mov	r2, r6
 80080bc:	4649      	mov	r1, r9
 80080be:	4640      	mov	r0, r8
 80080c0:	47d0      	blx	sl
 80080c2:	3001      	adds	r0, #1
 80080c4:	d09d      	beq.n	8008002 <_printf_i+0x15a>
 80080c6:	3501      	adds	r5, #1
 80080c8:	68e3      	ldr	r3, [r4, #12]
 80080ca:	9903      	ldr	r1, [sp, #12]
 80080cc:	1a5b      	subs	r3, r3, r1
 80080ce:	42ab      	cmp	r3, r5
 80080d0:	dcf2      	bgt.n	80080b8 <_printf_i+0x210>
 80080d2:	e7eb      	b.n	80080ac <_printf_i+0x204>
 80080d4:	2500      	movs	r5, #0
 80080d6:	f104 0619 	add.w	r6, r4, #25
 80080da:	e7f5      	b.n	80080c8 <_printf_i+0x220>
 80080dc:	0800a98b 	.word	0x0800a98b
 80080e0:	0800a99c 	.word	0x0800a99c

080080e4 <std>:
 80080e4:	2300      	movs	r3, #0
 80080e6:	b510      	push	{r4, lr}
 80080e8:	4604      	mov	r4, r0
 80080ea:	e9c0 3300 	strd	r3, r3, [r0]
 80080ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80080f2:	6083      	str	r3, [r0, #8]
 80080f4:	8181      	strh	r1, [r0, #12]
 80080f6:	6643      	str	r3, [r0, #100]	@ 0x64
 80080f8:	81c2      	strh	r2, [r0, #14]
 80080fa:	6183      	str	r3, [r0, #24]
 80080fc:	4619      	mov	r1, r3
 80080fe:	2208      	movs	r2, #8
 8008100:	305c      	adds	r0, #92	@ 0x5c
 8008102:	f000 f94c 	bl	800839e <memset>
 8008106:	4b0d      	ldr	r3, [pc, #52]	@ (800813c <std+0x58>)
 8008108:	6263      	str	r3, [r4, #36]	@ 0x24
 800810a:	4b0d      	ldr	r3, [pc, #52]	@ (8008140 <std+0x5c>)
 800810c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800810e:	4b0d      	ldr	r3, [pc, #52]	@ (8008144 <std+0x60>)
 8008110:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008112:	4b0d      	ldr	r3, [pc, #52]	@ (8008148 <std+0x64>)
 8008114:	6323      	str	r3, [r4, #48]	@ 0x30
 8008116:	4b0d      	ldr	r3, [pc, #52]	@ (800814c <std+0x68>)
 8008118:	6224      	str	r4, [r4, #32]
 800811a:	429c      	cmp	r4, r3
 800811c:	d006      	beq.n	800812c <std+0x48>
 800811e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008122:	4294      	cmp	r4, r2
 8008124:	d002      	beq.n	800812c <std+0x48>
 8008126:	33d0      	adds	r3, #208	@ 0xd0
 8008128:	429c      	cmp	r4, r3
 800812a:	d105      	bne.n	8008138 <std+0x54>
 800812c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008130:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008134:	f000 b9f8 	b.w	8008528 <__retarget_lock_init_recursive>
 8008138:	bd10      	pop	{r4, pc}
 800813a:	bf00      	nop
 800813c:	08008319 	.word	0x08008319
 8008140:	0800833b 	.word	0x0800833b
 8008144:	08008373 	.word	0x08008373
 8008148:	08008397 	.word	0x08008397
 800814c:	200008a4 	.word	0x200008a4

08008150 <stdio_exit_handler>:
 8008150:	4a02      	ldr	r2, [pc, #8]	@ (800815c <stdio_exit_handler+0xc>)
 8008152:	4903      	ldr	r1, [pc, #12]	@ (8008160 <stdio_exit_handler+0x10>)
 8008154:	4803      	ldr	r0, [pc, #12]	@ (8008164 <stdio_exit_handler+0x14>)
 8008156:	f000 b869 	b.w	800822c <_fwalk_sglue>
 800815a:	bf00      	nop
 800815c:	20000010 	.word	0x20000010
 8008160:	08009da9 	.word	0x08009da9
 8008164:	20000020 	.word	0x20000020

08008168 <cleanup_stdio>:
 8008168:	6841      	ldr	r1, [r0, #4]
 800816a:	4b0c      	ldr	r3, [pc, #48]	@ (800819c <cleanup_stdio+0x34>)
 800816c:	4299      	cmp	r1, r3
 800816e:	b510      	push	{r4, lr}
 8008170:	4604      	mov	r4, r0
 8008172:	d001      	beq.n	8008178 <cleanup_stdio+0x10>
 8008174:	f001 fe18 	bl	8009da8 <_fflush_r>
 8008178:	68a1      	ldr	r1, [r4, #8]
 800817a:	4b09      	ldr	r3, [pc, #36]	@ (80081a0 <cleanup_stdio+0x38>)
 800817c:	4299      	cmp	r1, r3
 800817e:	d002      	beq.n	8008186 <cleanup_stdio+0x1e>
 8008180:	4620      	mov	r0, r4
 8008182:	f001 fe11 	bl	8009da8 <_fflush_r>
 8008186:	68e1      	ldr	r1, [r4, #12]
 8008188:	4b06      	ldr	r3, [pc, #24]	@ (80081a4 <cleanup_stdio+0x3c>)
 800818a:	4299      	cmp	r1, r3
 800818c:	d004      	beq.n	8008198 <cleanup_stdio+0x30>
 800818e:	4620      	mov	r0, r4
 8008190:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008194:	f001 be08 	b.w	8009da8 <_fflush_r>
 8008198:	bd10      	pop	{r4, pc}
 800819a:	bf00      	nop
 800819c:	200008a4 	.word	0x200008a4
 80081a0:	2000090c 	.word	0x2000090c
 80081a4:	20000974 	.word	0x20000974

080081a8 <global_stdio_init.part.0>:
 80081a8:	b510      	push	{r4, lr}
 80081aa:	4b0b      	ldr	r3, [pc, #44]	@ (80081d8 <global_stdio_init.part.0+0x30>)
 80081ac:	4c0b      	ldr	r4, [pc, #44]	@ (80081dc <global_stdio_init.part.0+0x34>)
 80081ae:	4a0c      	ldr	r2, [pc, #48]	@ (80081e0 <global_stdio_init.part.0+0x38>)
 80081b0:	601a      	str	r2, [r3, #0]
 80081b2:	4620      	mov	r0, r4
 80081b4:	2200      	movs	r2, #0
 80081b6:	2104      	movs	r1, #4
 80081b8:	f7ff ff94 	bl	80080e4 <std>
 80081bc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80081c0:	2201      	movs	r2, #1
 80081c2:	2109      	movs	r1, #9
 80081c4:	f7ff ff8e 	bl	80080e4 <std>
 80081c8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80081cc:	2202      	movs	r2, #2
 80081ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80081d2:	2112      	movs	r1, #18
 80081d4:	f7ff bf86 	b.w	80080e4 <std>
 80081d8:	200009dc 	.word	0x200009dc
 80081dc:	200008a4 	.word	0x200008a4
 80081e0:	08008151 	.word	0x08008151

080081e4 <__sfp_lock_acquire>:
 80081e4:	4801      	ldr	r0, [pc, #4]	@ (80081ec <__sfp_lock_acquire+0x8>)
 80081e6:	f000 b9a0 	b.w	800852a <__retarget_lock_acquire_recursive>
 80081ea:	bf00      	nop
 80081ec:	200009e5 	.word	0x200009e5

080081f0 <__sfp_lock_release>:
 80081f0:	4801      	ldr	r0, [pc, #4]	@ (80081f8 <__sfp_lock_release+0x8>)
 80081f2:	f000 b99b 	b.w	800852c <__retarget_lock_release_recursive>
 80081f6:	bf00      	nop
 80081f8:	200009e5 	.word	0x200009e5

080081fc <__sinit>:
 80081fc:	b510      	push	{r4, lr}
 80081fe:	4604      	mov	r4, r0
 8008200:	f7ff fff0 	bl	80081e4 <__sfp_lock_acquire>
 8008204:	6a23      	ldr	r3, [r4, #32]
 8008206:	b11b      	cbz	r3, 8008210 <__sinit+0x14>
 8008208:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800820c:	f7ff bff0 	b.w	80081f0 <__sfp_lock_release>
 8008210:	4b04      	ldr	r3, [pc, #16]	@ (8008224 <__sinit+0x28>)
 8008212:	6223      	str	r3, [r4, #32]
 8008214:	4b04      	ldr	r3, [pc, #16]	@ (8008228 <__sinit+0x2c>)
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	2b00      	cmp	r3, #0
 800821a:	d1f5      	bne.n	8008208 <__sinit+0xc>
 800821c:	f7ff ffc4 	bl	80081a8 <global_stdio_init.part.0>
 8008220:	e7f2      	b.n	8008208 <__sinit+0xc>
 8008222:	bf00      	nop
 8008224:	08008169 	.word	0x08008169
 8008228:	200009dc 	.word	0x200009dc

0800822c <_fwalk_sglue>:
 800822c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008230:	4607      	mov	r7, r0
 8008232:	4688      	mov	r8, r1
 8008234:	4614      	mov	r4, r2
 8008236:	2600      	movs	r6, #0
 8008238:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800823c:	f1b9 0901 	subs.w	r9, r9, #1
 8008240:	d505      	bpl.n	800824e <_fwalk_sglue+0x22>
 8008242:	6824      	ldr	r4, [r4, #0]
 8008244:	2c00      	cmp	r4, #0
 8008246:	d1f7      	bne.n	8008238 <_fwalk_sglue+0xc>
 8008248:	4630      	mov	r0, r6
 800824a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800824e:	89ab      	ldrh	r3, [r5, #12]
 8008250:	2b01      	cmp	r3, #1
 8008252:	d907      	bls.n	8008264 <_fwalk_sglue+0x38>
 8008254:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008258:	3301      	adds	r3, #1
 800825a:	d003      	beq.n	8008264 <_fwalk_sglue+0x38>
 800825c:	4629      	mov	r1, r5
 800825e:	4638      	mov	r0, r7
 8008260:	47c0      	blx	r8
 8008262:	4306      	orrs	r6, r0
 8008264:	3568      	adds	r5, #104	@ 0x68
 8008266:	e7e9      	b.n	800823c <_fwalk_sglue+0x10>

08008268 <sniprintf>:
 8008268:	b40c      	push	{r2, r3}
 800826a:	b530      	push	{r4, r5, lr}
 800826c:	4b18      	ldr	r3, [pc, #96]	@ (80082d0 <sniprintf+0x68>)
 800826e:	1e0c      	subs	r4, r1, #0
 8008270:	681d      	ldr	r5, [r3, #0]
 8008272:	b09d      	sub	sp, #116	@ 0x74
 8008274:	da08      	bge.n	8008288 <sniprintf+0x20>
 8008276:	238b      	movs	r3, #139	@ 0x8b
 8008278:	602b      	str	r3, [r5, #0]
 800827a:	f04f 30ff 	mov.w	r0, #4294967295
 800827e:	b01d      	add	sp, #116	@ 0x74
 8008280:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008284:	b002      	add	sp, #8
 8008286:	4770      	bx	lr
 8008288:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800828c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008290:	f04f 0300 	mov.w	r3, #0
 8008294:	931b      	str	r3, [sp, #108]	@ 0x6c
 8008296:	bf14      	ite	ne
 8008298:	f104 33ff 	addne.w	r3, r4, #4294967295
 800829c:	4623      	moveq	r3, r4
 800829e:	9304      	str	r3, [sp, #16]
 80082a0:	9307      	str	r3, [sp, #28]
 80082a2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80082a6:	9002      	str	r0, [sp, #8]
 80082a8:	9006      	str	r0, [sp, #24]
 80082aa:	f8ad 3016 	strh.w	r3, [sp, #22]
 80082ae:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80082b0:	ab21      	add	r3, sp, #132	@ 0x84
 80082b2:	a902      	add	r1, sp, #8
 80082b4:	4628      	mov	r0, r5
 80082b6:	9301      	str	r3, [sp, #4]
 80082b8:	f001 fbf6 	bl	8009aa8 <_svfiprintf_r>
 80082bc:	1c43      	adds	r3, r0, #1
 80082be:	bfbc      	itt	lt
 80082c0:	238b      	movlt	r3, #139	@ 0x8b
 80082c2:	602b      	strlt	r3, [r5, #0]
 80082c4:	2c00      	cmp	r4, #0
 80082c6:	d0da      	beq.n	800827e <sniprintf+0x16>
 80082c8:	9b02      	ldr	r3, [sp, #8]
 80082ca:	2200      	movs	r2, #0
 80082cc:	701a      	strb	r2, [r3, #0]
 80082ce:	e7d6      	b.n	800827e <sniprintf+0x16>
 80082d0:	2000001c 	.word	0x2000001c

080082d4 <siprintf>:
 80082d4:	b40e      	push	{r1, r2, r3}
 80082d6:	b510      	push	{r4, lr}
 80082d8:	b09d      	sub	sp, #116	@ 0x74
 80082da:	ab1f      	add	r3, sp, #124	@ 0x7c
 80082dc:	9002      	str	r0, [sp, #8]
 80082de:	9006      	str	r0, [sp, #24]
 80082e0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80082e4:	480a      	ldr	r0, [pc, #40]	@ (8008310 <siprintf+0x3c>)
 80082e6:	9107      	str	r1, [sp, #28]
 80082e8:	9104      	str	r1, [sp, #16]
 80082ea:	490a      	ldr	r1, [pc, #40]	@ (8008314 <siprintf+0x40>)
 80082ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80082f0:	9105      	str	r1, [sp, #20]
 80082f2:	2400      	movs	r4, #0
 80082f4:	a902      	add	r1, sp, #8
 80082f6:	6800      	ldr	r0, [r0, #0]
 80082f8:	9301      	str	r3, [sp, #4]
 80082fa:	941b      	str	r4, [sp, #108]	@ 0x6c
 80082fc:	f001 fbd4 	bl	8009aa8 <_svfiprintf_r>
 8008300:	9b02      	ldr	r3, [sp, #8]
 8008302:	701c      	strb	r4, [r3, #0]
 8008304:	b01d      	add	sp, #116	@ 0x74
 8008306:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800830a:	b003      	add	sp, #12
 800830c:	4770      	bx	lr
 800830e:	bf00      	nop
 8008310:	2000001c 	.word	0x2000001c
 8008314:	ffff0208 	.word	0xffff0208

08008318 <__sread>:
 8008318:	b510      	push	{r4, lr}
 800831a:	460c      	mov	r4, r1
 800831c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008320:	f000 f8b4 	bl	800848c <_read_r>
 8008324:	2800      	cmp	r0, #0
 8008326:	bfab      	itete	ge
 8008328:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800832a:	89a3      	ldrhlt	r3, [r4, #12]
 800832c:	181b      	addge	r3, r3, r0
 800832e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008332:	bfac      	ite	ge
 8008334:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008336:	81a3      	strhlt	r3, [r4, #12]
 8008338:	bd10      	pop	{r4, pc}

0800833a <__swrite>:
 800833a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800833e:	461f      	mov	r7, r3
 8008340:	898b      	ldrh	r3, [r1, #12]
 8008342:	05db      	lsls	r3, r3, #23
 8008344:	4605      	mov	r5, r0
 8008346:	460c      	mov	r4, r1
 8008348:	4616      	mov	r6, r2
 800834a:	d505      	bpl.n	8008358 <__swrite+0x1e>
 800834c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008350:	2302      	movs	r3, #2
 8008352:	2200      	movs	r2, #0
 8008354:	f000 f888 	bl	8008468 <_lseek_r>
 8008358:	89a3      	ldrh	r3, [r4, #12]
 800835a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800835e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008362:	81a3      	strh	r3, [r4, #12]
 8008364:	4632      	mov	r2, r6
 8008366:	463b      	mov	r3, r7
 8008368:	4628      	mov	r0, r5
 800836a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800836e:	f000 b89f 	b.w	80084b0 <_write_r>

08008372 <__sseek>:
 8008372:	b510      	push	{r4, lr}
 8008374:	460c      	mov	r4, r1
 8008376:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800837a:	f000 f875 	bl	8008468 <_lseek_r>
 800837e:	1c43      	adds	r3, r0, #1
 8008380:	89a3      	ldrh	r3, [r4, #12]
 8008382:	bf15      	itete	ne
 8008384:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008386:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800838a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800838e:	81a3      	strheq	r3, [r4, #12]
 8008390:	bf18      	it	ne
 8008392:	81a3      	strhne	r3, [r4, #12]
 8008394:	bd10      	pop	{r4, pc}

08008396 <__sclose>:
 8008396:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800839a:	f000 b855 	b.w	8008448 <_close_r>

0800839e <memset>:
 800839e:	4402      	add	r2, r0
 80083a0:	4603      	mov	r3, r0
 80083a2:	4293      	cmp	r3, r2
 80083a4:	d100      	bne.n	80083a8 <memset+0xa>
 80083a6:	4770      	bx	lr
 80083a8:	f803 1b01 	strb.w	r1, [r3], #1
 80083ac:	e7f9      	b.n	80083a2 <memset+0x4>

080083ae <strchr>:
 80083ae:	b2c9      	uxtb	r1, r1
 80083b0:	4603      	mov	r3, r0
 80083b2:	4618      	mov	r0, r3
 80083b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80083b8:	b112      	cbz	r2, 80083c0 <strchr+0x12>
 80083ba:	428a      	cmp	r2, r1
 80083bc:	d1f9      	bne.n	80083b2 <strchr+0x4>
 80083be:	4770      	bx	lr
 80083c0:	2900      	cmp	r1, #0
 80083c2:	bf18      	it	ne
 80083c4:	2000      	movne	r0, #0
 80083c6:	4770      	bx	lr

080083c8 <strncat>:
 80083c8:	b530      	push	{r4, r5, lr}
 80083ca:	4604      	mov	r4, r0
 80083cc:	7825      	ldrb	r5, [r4, #0]
 80083ce:	4623      	mov	r3, r4
 80083d0:	3401      	adds	r4, #1
 80083d2:	2d00      	cmp	r5, #0
 80083d4:	d1fa      	bne.n	80083cc <strncat+0x4>
 80083d6:	3a01      	subs	r2, #1
 80083d8:	d304      	bcc.n	80083e4 <strncat+0x1c>
 80083da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80083de:	f803 4b01 	strb.w	r4, [r3], #1
 80083e2:	b904      	cbnz	r4, 80083e6 <strncat+0x1e>
 80083e4:	bd30      	pop	{r4, r5, pc}
 80083e6:	2a00      	cmp	r2, #0
 80083e8:	d1f5      	bne.n	80083d6 <strncat+0xe>
 80083ea:	701a      	strb	r2, [r3, #0]
 80083ec:	e7f3      	b.n	80083d6 <strncat+0xe>

080083ee <strncpy>:
 80083ee:	b510      	push	{r4, lr}
 80083f0:	3901      	subs	r1, #1
 80083f2:	4603      	mov	r3, r0
 80083f4:	b132      	cbz	r2, 8008404 <strncpy+0x16>
 80083f6:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80083fa:	f803 4b01 	strb.w	r4, [r3], #1
 80083fe:	3a01      	subs	r2, #1
 8008400:	2c00      	cmp	r4, #0
 8008402:	d1f7      	bne.n	80083f4 <strncpy+0x6>
 8008404:	441a      	add	r2, r3
 8008406:	2100      	movs	r1, #0
 8008408:	4293      	cmp	r3, r2
 800840a:	d100      	bne.n	800840e <strncpy+0x20>
 800840c:	bd10      	pop	{r4, pc}
 800840e:	f803 1b01 	strb.w	r1, [r3], #1
 8008412:	e7f9      	b.n	8008408 <strncpy+0x1a>

08008414 <strstr>:
 8008414:	780a      	ldrb	r2, [r1, #0]
 8008416:	b570      	push	{r4, r5, r6, lr}
 8008418:	b96a      	cbnz	r2, 8008436 <strstr+0x22>
 800841a:	bd70      	pop	{r4, r5, r6, pc}
 800841c:	429a      	cmp	r2, r3
 800841e:	d109      	bne.n	8008434 <strstr+0x20>
 8008420:	460c      	mov	r4, r1
 8008422:	4605      	mov	r5, r0
 8008424:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8008428:	2b00      	cmp	r3, #0
 800842a:	d0f6      	beq.n	800841a <strstr+0x6>
 800842c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8008430:	429e      	cmp	r6, r3
 8008432:	d0f7      	beq.n	8008424 <strstr+0x10>
 8008434:	3001      	adds	r0, #1
 8008436:	7803      	ldrb	r3, [r0, #0]
 8008438:	2b00      	cmp	r3, #0
 800843a:	d1ef      	bne.n	800841c <strstr+0x8>
 800843c:	4618      	mov	r0, r3
 800843e:	e7ec      	b.n	800841a <strstr+0x6>

08008440 <_localeconv_r>:
 8008440:	4800      	ldr	r0, [pc, #0]	@ (8008444 <_localeconv_r+0x4>)
 8008442:	4770      	bx	lr
 8008444:	2000015c 	.word	0x2000015c

08008448 <_close_r>:
 8008448:	b538      	push	{r3, r4, r5, lr}
 800844a:	4d06      	ldr	r5, [pc, #24]	@ (8008464 <_close_r+0x1c>)
 800844c:	2300      	movs	r3, #0
 800844e:	4604      	mov	r4, r0
 8008450:	4608      	mov	r0, r1
 8008452:	602b      	str	r3, [r5, #0]
 8008454:	f7fb f9b1 	bl	80037ba <_close>
 8008458:	1c43      	adds	r3, r0, #1
 800845a:	d102      	bne.n	8008462 <_close_r+0x1a>
 800845c:	682b      	ldr	r3, [r5, #0]
 800845e:	b103      	cbz	r3, 8008462 <_close_r+0x1a>
 8008460:	6023      	str	r3, [r4, #0]
 8008462:	bd38      	pop	{r3, r4, r5, pc}
 8008464:	200009e0 	.word	0x200009e0

08008468 <_lseek_r>:
 8008468:	b538      	push	{r3, r4, r5, lr}
 800846a:	4d07      	ldr	r5, [pc, #28]	@ (8008488 <_lseek_r+0x20>)
 800846c:	4604      	mov	r4, r0
 800846e:	4608      	mov	r0, r1
 8008470:	4611      	mov	r1, r2
 8008472:	2200      	movs	r2, #0
 8008474:	602a      	str	r2, [r5, #0]
 8008476:	461a      	mov	r2, r3
 8008478:	f7fb f9c6 	bl	8003808 <_lseek>
 800847c:	1c43      	adds	r3, r0, #1
 800847e:	d102      	bne.n	8008486 <_lseek_r+0x1e>
 8008480:	682b      	ldr	r3, [r5, #0]
 8008482:	b103      	cbz	r3, 8008486 <_lseek_r+0x1e>
 8008484:	6023      	str	r3, [r4, #0]
 8008486:	bd38      	pop	{r3, r4, r5, pc}
 8008488:	200009e0 	.word	0x200009e0

0800848c <_read_r>:
 800848c:	b538      	push	{r3, r4, r5, lr}
 800848e:	4d07      	ldr	r5, [pc, #28]	@ (80084ac <_read_r+0x20>)
 8008490:	4604      	mov	r4, r0
 8008492:	4608      	mov	r0, r1
 8008494:	4611      	mov	r1, r2
 8008496:	2200      	movs	r2, #0
 8008498:	602a      	str	r2, [r5, #0]
 800849a:	461a      	mov	r2, r3
 800849c:	f7fb f954 	bl	8003748 <_read>
 80084a0:	1c43      	adds	r3, r0, #1
 80084a2:	d102      	bne.n	80084aa <_read_r+0x1e>
 80084a4:	682b      	ldr	r3, [r5, #0]
 80084a6:	b103      	cbz	r3, 80084aa <_read_r+0x1e>
 80084a8:	6023      	str	r3, [r4, #0]
 80084aa:	bd38      	pop	{r3, r4, r5, pc}
 80084ac:	200009e0 	.word	0x200009e0

080084b0 <_write_r>:
 80084b0:	b538      	push	{r3, r4, r5, lr}
 80084b2:	4d07      	ldr	r5, [pc, #28]	@ (80084d0 <_write_r+0x20>)
 80084b4:	4604      	mov	r4, r0
 80084b6:	4608      	mov	r0, r1
 80084b8:	4611      	mov	r1, r2
 80084ba:	2200      	movs	r2, #0
 80084bc:	602a      	str	r2, [r5, #0]
 80084be:	461a      	mov	r2, r3
 80084c0:	f7fb f95f 	bl	8003782 <_write>
 80084c4:	1c43      	adds	r3, r0, #1
 80084c6:	d102      	bne.n	80084ce <_write_r+0x1e>
 80084c8:	682b      	ldr	r3, [r5, #0]
 80084ca:	b103      	cbz	r3, 80084ce <_write_r+0x1e>
 80084cc:	6023      	str	r3, [r4, #0]
 80084ce:	bd38      	pop	{r3, r4, r5, pc}
 80084d0:	200009e0 	.word	0x200009e0

080084d4 <__errno>:
 80084d4:	4b01      	ldr	r3, [pc, #4]	@ (80084dc <__errno+0x8>)
 80084d6:	6818      	ldr	r0, [r3, #0]
 80084d8:	4770      	bx	lr
 80084da:	bf00      	nop
 80084dc:	2000001c 	.word	0x2000001c

080084e0 <__libc_init_array>:
 80084e0:	b570      	push	{r4, r5, r6, lr}
 80084e2:	4d0d      	ldr	r5, [pc, #52]	@ (8008518 <__libc_init_array+0x38>)
 80084e4:	4c0d      	ldr	r4, [pc, #52]	@ (800851c <__libc_init_array+0x3c>)
 80084e6:	1b64      	subs	r4, r4, r5
 80084e8:	10a4      	asrs	r4, r4, #2
 80084ea:	2600      	movs	r6, #0
 80084ec:	42a6      	cmp	r6, r4
 80084ee:	d109      	bne.n	8008504 <__libc_init_array+0x24>
 80084f0:	4d0b      	ldr	r5, [pc, #44]	@ (8008520 <__libc_init_array+0x40>)
 80084f2:	4c0c      	ldr	r4, [pc, #48]	@ (8008524 <__libc_init_array+0x44>)
 80084f4:	f001 fff6 	bl	800a4e4 <_init>
 80084f8:	1b64      	subs	r4, r4, r5
 80084fa:	10a4      	asrs	r4, r4, #2
 80084fc:	2600      	movs	r6, #0
 80084fe:	42a6      	cmp	r6, r4
 8008500:	d105      	bne.n	800850e <__libc_init_array+0x2e>
 8008502:	bd70      	pop	{r4, r5, r6, pc}
 8008504:	f855 3b04 	ldr.w	r3, [r5], #4
 8008508:	4798      	blx	r3
 800850a:	3601      	adds	r6, #1
 800850c:	e7ee      	b.n	80084ec <__libc_init_array+0xc>
 800850e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008512:	4798      	blx	r3
 8008514:	3601      	adds	r6, #1
 8008516:	e7f2      	b.n	80084fe <__libc_init_array+0x1e>
 8008518:	0800abf0 	.word	0x0800abf0
 800851c:	0800abf0 	.word	0x0800abf0
 8008520:	0800abf0 	.word	0x0800abf0
 8008524:	0800abf4 	.word	0x0800abf4

08008528 <__retarget_lock_init_recursive>:
 8008528:	4770      	bx	lr

0800852a <__retarget_lock_acquire_recursive>:
 800852a:	4770      	bx	lr

0800852c <__retarget_lock_release_recursive>:
 800852c:	4770      	bx	lr

0800852e <quorem>:
 800852e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008532:	6903      	ldr	r3, [r0, #16]
 8008534:	690c      	ldr	r4, [r1, #16]
 8008536:	42a3      	cmp	r3, r4
 8008538:	4607      	mov	r7, r0
 800853a:	db7e      	blt.n	800863a <quorem+0x10c>
 800853c:	3c01      	subs	r4, #1
 800853e:	f101 0814 	add.w	r8, r1, #20
 8008542:	00a3      	lsls	r3, r4, #2
 8008544:	f100 0514 	add.w	r5, r0, #20
 8008548:	9300      	str	r3, [sp, #0]
 800854a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800854e:	9301      	str	r3, [sp, #4]
 8008550:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008554:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008558:	3301      	adds	r3, #1
 800855a:	429a      	cmp	r2, r3
 800855c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008560:	fbb2 f6f3 	udiv	r6, r2, r3
 8008564:	d32e      	bcc.n	80085c4 <quorem+0x96>
 8008566:	f04f 0a00 	mov.w	sl, #0
 800856a:	46c4      	mov	ip, r8
 800856c:	46ae      	mov	lr, r5
 800856e:	46d3      	mov	fp, sl
 8008570:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008574:	b298      	uxth	r0, r3
 8008576:	fb06 a000 	mla	r0, r6, r0, sl
 800857a:	0c02      	lsrs	r2, r0, #16
 800857c:	0c1b      	lsrs	r3, r3, #16
 800857e:	fb06 2303 	mla	r3, r6, r3, r2
 8008582:	f8de 2000 	ldr.w	r2, [lr]
 8008586:	b280      	uxth	r0, r0
 8008588:	b292      	uxth	r2, r2
 800858a:	1a12      	subs	r2, r2, r0
 800858c:	445a      	add	r2, fp
 800858e:	f8de 0000 	ldr.w	r0, [lr]
 8008592:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008596:	b29b      	uxth	r3, r3
 8008598:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800859c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80085a0:	b292      	uxth	r2, r2
 80085a2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80085a6:	45e1      	cmp	r9, ip
 80085a8:	f84e 2b04 	str.w	r2, [lr], #4
 80085ac:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80085b0:	d2de      	bcs.n	8008570 <quorem+0x42>
 80085b2:	9b00      	ldr	r3, [sp, #0]
 80085b4:	58eb      	ldr	r3, [r5, r3]
 80085b6:	b92b      	cbnz	r3, 80085c4 <quorem+0x96>
 80085b8:	9b01      	ldr	r3, [sp, #4]
 80085ba:	3b04      	subs	r3, #4
 80085bc:	429d      	cmp	r5, r3
 80085be:	461a      	mov	r2, r3
 80085c0:	d32f      	bcc.n	8008622 <quorem+0xf4>
 80085c2:	613c      	str	r4, [r7, #16]
 80085c4:	4638      	mov	r0, r7
 80085c6:	f001 f90b 	bl	80097e0 <__mcmp>
 80085ca:	2800      	cmp	r0, #0
 80085cc:	db25      	blt.n	800861a <quorem+0xec>
 80085ce:	4629      	mov	r1, r5
 80085d0:	2000      	movs	r0, #0
 80085d2:	f858 2b04 	ldr.w	r2, [r8], #4
 80085d6:	f8d1 c000 	ldr.w	ip, [r1]
 80085da:	fa1f fe82 	uxth.w	lr, r2
 80085de:	fa1f f38c 	uxth.w	r3, ip
 80085e2:	eba3 030e 	sub.w	r3, r3, lr
 80085e6:	4403      	add	r3, r0
 80085e8:	0c12      	lsrs	r2, r2, #16
 80085ea:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80085ee:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80085f2:	b29b      	uxth	r3, r3
 80085f4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80085f8:	45c1      	cmp	r9, r8
 80085fa:	f841 3b04 	str.w	r3, [r1], #4
 80085fe:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008602:	d2e6      	bcs.n	80085d2 <quorem+0xa4>
 8008604:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008608:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800860c:	b922      	cbnz	r2, 8008618 <quorem+0xea>
 800860e:	3b04      	subs	r3, #4
 8008610:	429d      	cmp	r5, r3
 8008612:	461a      	mov	r2, r3
 8008614:	d30b      	bcc.n	800862e <quorem+0x100>
 8008616:	613c      	str	r4, [r7, #16]
 8008618:	3601      	adds	r6, #1
 800861a:	4630      	mov	r0, r6
 800861c:	b003      	add	sp, #12
 800861e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008622:	6812      	ldr	r2, [r2, #0]
 8008624:	3b04      	subs	r3, #4
 8008626:	2a00      	cmp	r2, #0
 8008628:	d1cb      	bne.n	80085c2 <quorem+0x94>
 800862a:	3c01      	subs	r4, #1
 800862c:	e7c6      	b.n	80085bc <quorem+0x8e>
 800862e:	6812      	ldr	r2, [r2, #0]
 8008630:	3b04      	subs	r3, #4
 8008632:	2a00      	cmp	r2, #0
 8008634:	d1ef      	bne.n	8008616 <quorem+0xe8>
 8008636:	3c01      	subs	r4, #1
 8008638:	e7ea      	b.n	8008610 <quorem+0xe2>
 800863a:	2000      	movs	r0, #0
 800863c:	e7ee      	b.n	800861c <quorem+0xee>
	...

08008640 <_dtoa_r>:
 8008640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008644:	ed2d 8b02 	vpush	{d8}
 8008648:	69c7      	ldr	r7, [r0, #28]
 800864a:	b091      	sub	sp, #68	@ 0x44
 800864c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008650:	ec55 4b10 	vmov	r4, r5, d0
 8008654:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8008656:	9107      	str	r1, [sp, #28]
 8008658:	4681      	mov	r9, r0
 800865a:	9209      	str	r2, [sp, #36]	@ 0x24
 800865c:	930d      	str	r3, [sp, #52]	@ 0x34
 800865e:	b97f      	cbnz	r7, 8008680 <_dtoa_r+0x40>
 8008660:	2010      	movs	r0, #16
 8008662:	f000 fd95 	bl	8009190 <malloc>
 8008666:	4602      	mov	r2, r0
 8008668:	f8c9 001c 	str.w	r0, [r9, #28]
 800866c:	b920      	cbnz	r0, 8008678 <_dtoa_r+0x38>
 800866e:	4ba0      	ldr	r3, [pc, #640]	@ (80088f0 <_dtoa_r+0x2b0>)
 8008670:	21ef      	movs	r1, #239	@ 0xef
 8008672:	48a0      	ldr	r0, [pc, #640]	@ (80088f4 <_dtoa_r+0x2b4>)
 8008674:	f001 fbf8 	bl	8009e68 <__assert_func>
 8008678:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800867c:	6007      	str	r7, [r0, #0]
 800867e:	60c7      	str	r7, [r0, #12]
 8008680:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008684:	6819      	ldr	r1, [r3, #0]
 8008686:	b159      	cbz	r1, 80086a0 <_dtoa_r+0x60>
 8008688:	685a      	ldr	r2, [r3, #4]
 800868a:	604a      	str	r2, [r1, #4]
 800868c:	2301      	movs	r3, #1
 800868e:	4093      	lsls	r3, r2
 8008690:	608b      	str	r3, [r1, #8]
 8008692:	4648      	mov	r0, r9
 8008694:	f000 fe72 	bl	800937c <_Bfree>
 8008698:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800869c:	2200      	movs	r2, #0
 800869e:	601a      	str	r2, [r3, #0]
 80086a0:	1e2b      	subs	r3, r5, #0
 80086a2:	bfbb      	ittet	lt
 80086a4:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80086a8:	9303      	strlt	r3, [sp, #12]
 80086aa:	2300      	movge	r3, #0
 80086ac:	2201      	movlt	r2, #1
 80086ae:	bfac      	ite	ge
 80086b0:	6033      	strge	r3, [r6, #0]
 80086b2:	6032      	strlt	r2, [r6, #0]
 80086b4:	4b90      	ldr	r3, [pc, #576]	@ (80088f8 <_dtoa_r+0x2b8>)
 80086b6:	9e03      	ldr	r6, [sp, #12]
 80086b8:	43b3      	bics	r3, r6
 80086ba:	d110      	bne.n	80086de <_dtoa_r+0x9e>
 80086bc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80086be:	f242 730f 	movw	r3, #9999	@ 0x270f
 80086c2:	6013      	str	r3, [r2, #0]
 80086c4:	f3c6 0313 	ubfx	r3, r6, #0, #20
 80086c8:	4323      	orrs	r3, r4
 80086ca:	f000 84e6 	beq.w	800909a <_dtoa_r+0xa5a>
 80086ce:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80086d0:	4f8a      	ldr	r7, [pc, #552]	@ (80088fc <_dtoa_r+0x2bc>)
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	f000 84e8 	beq.w	80090a8 <_dtoa_r+0xa68>
 80086d8:	1cfb      	adds	r3, r7, #3
 80086da:	f000 bce3 	b.w	80090a4 <_dtoa_r+0xa64>
 80086de:	ed9d 8b02 	vldr	d8, [sp, #8]
 80086e2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80086e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80086ea:	d10a      	bne.n	8008702 <_dtoa_r+0xc2>
 80086ec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80086ee:	2301      	movs	r3, #1
 80086f0:	6013      	str	r3, [r2, #0]
 80086f2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80086f4:	b113      	cbz	r3, 80086fc <_dtoa_r+0xbc>
 80086f6:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80086f8:	4b81      	ldr	r3, [pc, #516]	@ (8008900 <_dtoa_r+0x2c0>)
 80086fa:	6013      	str	r3, [r2, #0]
 80086fc:	4f81      	ldr	r7, [pc, #516]	@ (8008904 <_dtoa_r+0x2c4>)
 80086fe:	f000 bcd3 	b.w	80090a8 <_dtoa_r+0xa68>
 8008702:	aa0e      	add	r2, sp, #56	@ 0x38
 8008704:	a90f      	add	r1, sp, #60	@ 0x3c
 8008706:	4648      	mov	r0, r9
 8008708:	eeb0 0b48 	vmov.f64	d0, d8
 800870c:	f001 f918 	bl	8009940 <__d2b>
 8008710:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8008714:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008716:	9001      	str	r0, [sp, #4]
 8008718:	2b00      	cmp	r3, #0
 800871a:	d045      	beq.n	80087a8 <_dtoa_r+0x168>
 800871c:	eeb0 7b48 	vmov.f64	d7, d8
 8008720:	ee18 1a90 	vmov	r1, s17
 8008724:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8008728:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800872c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8008730:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8008734:	2500      	movs	r5, #0
 8008736:	ee07 1a90 	vmov	s15, r1
 800873a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800873e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 80088d8 <_dtoa_r+0x298>
 8008742:	ee37 7b46 	vsub.f64	d7, d7, d6
 8008746:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 80088e0 <_dtoa_r+0x2a0>
 800874a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800874e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 80088e8 <_dtoa_r+0x2a8>
 8008752:	ee07 3a90 	vmov	s15, r3
 8008756:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800875a:	eeb0 7b46 	vmov.f64	d7, d6
 800875e:	eea4 7b05 	vfma.f64	d7, d4, d5
 8008762:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8008766:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800876a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800876e:	ee16 8a90 	vmov	r8, s13
 8008772:	d508      	bpl.n	8008786 <_dtoa_r+0x146>
 8008774:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8008778:	eeb4 6b47 	vcmp.f64	d6, d7
 800877c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008780:	bf18      	it	ne
 8008782:	f108 38ff 	addne.w	r8, r8, #4294967295
 8008786:	f1b8 0f16 	cmp.w	r8, #22
 800878a:	d82b      	bhi.n	80087e4 <_dtoa_r+0x1a4>
 800878c:	495e      	ldr	r1, [pc, #376]	@ (8008908 <_dtoa_r+0x2c8>)
 800878e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8008792:	ed91 7b00 	vldr	d7, [r1]
 8008796:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800879a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800879e:	d501      	bpl.n	80087a4 <_dtoa_r+0x164>
 80087a0:	f108 38ff 	add.w	r8, r8, #4294967295
 80087a4:	2100      	movs	r1, #0
 80087a6:	e01e      	b.n	80087e6 <_dtoa_r+0x1a6>
 80087a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80087aa:	4413      	add	r3, r2
 80087ac:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 80087b0:	2920      	cmp	r1, #32
 80087b2:	bfc1      	itttt	gt
 80087b4:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 80087b8:	408e      	lslgt	r6, r1
 80087ba:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 80087be:	fa24 f101 	lsrgt.w	r1, r4, r1
 80087c2:	bfd6      	itet	le
 80087c4:	f1c1 0120 	rsble	r1, r1, #32
 80087c8:	4331      	orrgt	r1, r6
 80087ca:	fa04 f101 	lslle.w	r1, r4, r1
 80087ce:	ee07 1a90 	vmov	s15, r1
 80087d2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80087d6:	3b01      	subs	r3, #1
 80087d8:	ee17 1a90 	vmov	r1, s15
 80087dc:	2501      	movs	r5, #1
 80087de:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 80087e2:	e7a8      	b.n	8008736 <_dtoa_r+0xf6>
 80087e4:	2101      	movs	r1, #1
 80087e6:	1ad2      	subs	r2, r2, r3
 80087e8:	1e53      	subs	r3, r2, #1
 80087ea:	9306      	str	r3, [sp, #24]
 80087ec:	bf45      	ittet	mi
 80087ee:	f1c2 0301 	rsbmi	r3, r2, #1
 80087f2:	9304      	strmi	r3, [sp, #16]
 80087f4:	2300      	movpl	r3, #0
 80087f6:	2300      	movmi	r3, #0
 80087f8:	bf4c      	ite	mi
 80087fa:	9306      	strmi	r3, [sp, #24]
 80087fc:	9304      	strpl	r3, [sp, #16]
 80087fe:	f1b8 0f00 	cmp.w	r8, #0
 8008802:	910c      	str	r1, [sp, #48]	@ 0x30
 8008804:	db18      	blt.n	8008838 <_dtoa_r+0x1f8>
 8008806:	9b06      	ldr	r3, [sp, #24]
 8008808:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800880c:	4443      	add	r3, r8
 800880e:	9306      	str	r3, [sp, #24]
 8008810:	2300      	movs	r3, #0
 8008812:	9a07      	ldr	r2, [sp, #28]
 8008814:	2a09      	cmp	r2, #9
 8008816:	d845      	bhi.n	80088a4 <_dtoa_r+0x264>
 8008818:	2a05      	cmp	r2, #5
 800881a:	bfc4      	itt	gt
 800881c:	3a04      	subgt	r2, #4
 800881e:	9207      	strgt	r2, [sp, #28]
 8008820:	9a07      	ldr	r2, [sp, #28]
 8008822:	f1a2 0202 	sub.w	r2, r2, #2
 8008826:	bfcc      	ite	gt
 8008828:	2400      	movgt	r4, #0
 800882a:	2401      	movle	r4, #1
 800882c:	2a03      	cmp	r2, #3
 800882e:	d844      	bhi.n	80088ba <_dtoa_r+0x27a>
 8008830:	e8df f002 	tbb	[pc, r2]
 8008834:	0b173634 	.word	0x0b173634
 8008838:	9b04      	ldr	r3, [sp, #16]
 800883a:	2200      	movs	r2, #0
 800883c:	eba3 0308 	sub.w	r3, r3, r8
 8008840:	9304      	str	r3, [sp, #16]
 8008842:	920a      	str	r2, [sp, #40]	@ 0x28
 8008844:	f1c8 0300 	rsb	r3, r8, #0
 8008848:	e7e3      	b.n	8008812 <_dtoa_r+0x1d2>
 800884a:	2201      	movs	r2, #1
 800884c:	9208      	str	r2, [sp, #32]
 800884e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008850:	eb08 0b02 	add.w	fp, r8, r2
 8008854:	f10b 0a01 	add.w	sl, fp, #1
 8008858:	4652      	mov	r2, sl
 800885a:	2a01      	cmp	r2, #1
 800885c:	bfb8      	it	lt
 800885e:	2201      	movlt	r2, #1
 8008860:	e006      	b.n	8008870 <_dtoa_r+0x230>
 8008862:	2201      	movs	r2, #1
 8008864:	9208      	str	r2, [sp, #32]
 8008866:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008868:	2a00      	cmp	r2, #0
 800886a:	dd29      	ble.n	80088c0 <_dtoa_r+0x280>
 800886c:	4693      	mov	fp, r2
 800886e:	4692      	mov	sl, r2
 8008870:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8008874:	2100      	movs	r1, #0
 8008876:	2004      	movs	r0, #4
 8008878:	f100 0614 	add.w	r6, r0, #20
 800887c:	4296      	cmp	r6, r2
 800887e:	d926      	bls.n	80088ce <_dtoa_r+0x28e>
 8008880:	6079      	str	r1, [r7, #4]
 8008882:	4648      	mov	r0, r9
 8008884:	9305      	str	r3, [sp, #20]
 8008886:	f000 fd39 	bl	80092fc <_Balloc>
 800888a:	9b05      	ldr	r3, [sp, #20]
 800888c:	4607      	mov	r7, r0
 800888e:	2800      	cmp	r0, #0
 8008890:	d13e      	bne.n	8008910 <_dtoa_r+0x2d0>
 8008892:	4b1e      	ldr	r3, [pc, #120]	@ (800890c <_dtoa_r+0x2cc>)
 8008894:	4602      	mov	r2, r0
 8008896:	f240 11af 	movw	r1, #431	@ 0x1af
 800889a:	e6ea      	b.n	8008672 <_dtoa_r+0x32>
 800889c:	2200      	movs	r2, #0
 800889e:	e7e1      	b.n	8008864 <_dtoa_r+0x224>
 80088a0:	2200      	movs	r2, #0
 80088a2:	e7d3      	b.n	800884c <_dtoa_r+0x20c>
 80088a4:	2401      	movs	r4, #1
 80088a6:	2200      	movs	r2, #0
 80088a8:	e9cd 2407 	strd	r2, r4, [sp, #28]
 80088ac:	f04f 3bff 	mov.w	fp, #4294967295
 80088b0:	2100      	movs	r1, #0
 80088b2:	46da      	mov	sl, fp
 80088b4:	2212      	movs	r2, #18
 80088b6:	9109      	str	r1, [sp, #36]	@ 0x24
 80088b8:	e7da      	b.n	8008870 <_dtoa_r+0x230>
 80088ba:	2201      	movs	r2, #1
 80088bc:	9208      	str	r2, [sp, #32]
 80088be:	e7f5      	b.n	80088ac <_dtoa_r+0x26c>
 80088c0:	f04f 0b01 	mov.w	fp, #1
 80088c4:	46da      	mov	sl, fp
 80088c6:	465a      	mov	r2, fp
 80088c8:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 80088cc:	e7d0      	b.n	8008870 <_dtoa_r+0x230>
 80088ce:	3101      	adds	r1, #1
 80088d0:	0040      	lsls	r0, r0, #1
 80088d2:	e7d1      	b.n	8008878 <_dtoa_r+0x238>
 80088d4:	f3af 8000 	nop.w
 80088d8:	636f4361 	.word	0x636f4361
 80088dc:	3fd287a7 	.word	0x3fd287a7
 80088e0:	8b60c8b3 	.word	0x8b60c8b3
 80088e4:	3fc68a28 	.word	0x3fc68a28
 80088e8:	509f79fb 	.word	0x509f79fb
 80088ec:	3fd34413 	.word	0x3fd34413
 80088f0:	0800a9ba 	.word	0x0800a9ba
 80088f4:	0800a9d1 	.word	0x0800a9d1
 80088f8:	7ff00000 	.word	0x7ff00000
 80088fc:	0800a9b6 	.word	0x0800a9b6
 8008900:	0800a98a 	.word	0x0800a98a
 8008904:	0800a989 	.word	0x0800a989
 8008908:	0800ab20 	.word	0x0800ab20
 800890c:	0800aa29 	.word	0x0800aa29
 8008910:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8008914:	f1ba 0f0e 	cmp.w	sl, #14
 8008918:	6010      	str	r0, [r2, #0]
 800891a:	d86e      	bhi.n	80089fa <_dtoa_r+0x3ba>
 800891c:	2c00      	cmp	r4, #0
 800891e:	d06c      	beq.n	80089fa <_dtoa_r+0x3ba>
 8008920:	f1b8 0f00 	cmp.w	r8, #0
 8008924:	f340 80b4 	ble.w	8008a90 <_dtoa_r+0x450>
 8008928:	4ac8      	ldr	r2, [pc, #800]	@ (8008c4c <_dtoa_r+0x60c>)
 800892a:	f008 010f 	and.w	r1, r8, #15
 800892e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8008932:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8008936:	ed92 7b00 	vldr	d7, [r2]
 800893a:	ea4f 1128 	mov.w	r1, r8, asr #4
 800893e:	f000 809b 	beq.w	8008a78 <_dtoa_r+0x438>
 8008942:	4ac3      	ldr	r2, [pc, #780]	@ (8008c50 <_dtoa_r+0x610>)
 8008944:	ed92 6b08 	vldr	d6, [r2, #32]
 8008948:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800894c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8008950:	f001 010f 	and.w	r1, r1, #15
 8008954:	2203      	movs	r2, #3
 8008956:	48be      	ldr	r0, [pc, #760]	@ (8008c50 <_dtoa_r+0x610>)
 8008958:	2900      	cmp	r1, #0
 800895a:	f040 808f 	bne.w	8008a7c <_dtoa_r+0x43c>
 800895e:	ed9d 6b02 	vldr	d6, [sp, #8]
 8008962:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8008966:	ed8d 7b02 	vstr	d7, [sp, #8]
 800896a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800896c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008970:	2900      	cmp	r1, #0
 8008972:	f000 80b3 	beq.w	8008adc <_dtoa_r+0x49c>
 8008976:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800897a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800897e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008982:	f140 80ab 	bpl.w	8008adc <_dtoa_r+0x49c>
 8008986:	f1ba 0f00 	cmp.w	sl, #0
 800898a:	f000 80a7 	beq.w	8008adc <_dtoa_r+0x49c>
 800898e:	f1bb 0f00 	cmp.w	fp, #0
 8008992:	dd30      	ble.n	80089f6 <_dtoa_r+0x3b6>
 8008994:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8008998:	ee27 7b06 	vmul.f64	d7, d7, d6
 800899c:	ed8d 7b02 	vstr	d7, [sp, #8]
 80089a0:	f108 31ff 	add.w	r1, r8, #4294967295
 80089a4:	9105      	str	r1, [sp, #20]
 80089a6:	3201      	adds	r2, #1
 80089a8:	465c      	mov	r4, fp
 80089aa:	ed9d 6b02 	vldr	d6, [sp, #8]
 80089ae:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 80089b2:	ee07 2a90 	vmov	s15, r2
 80089b6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80089ba:	eea7 5b06 	vfma.f64	d5, d7, d6
 80089be:	ee15 2a90 	vmov	r2, s11
 80089c2:	ec51 0b15 	vmov	r0, r1, d5
 80089c6:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 80089ca:	2c00      	cmp	r4, #0
 80089cc:	f040 808a 	bne.w	8008ae4 <_dtoa_r+0x4a4>
 80089d0:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 80089d4:	ee36 6b47 	vsub.f64	d6, d6, d7
 80089d8:	ec41 0b17 	vmov	d7, r0, r1
 80089dc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80089e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089e4:	f300 826a 	bgt.w	8008ebc <_dtoa_r+0x87c>
 80089e8:	eeb1 7b47 	vneg.f64	d7, d7
 80089ec:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80089f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089f4:	d423      	bmi.n	8008a3e <_dtoa_r+0x3fe>
 80089f6:	ed8d 8b02 	vstr	d8, [sp, #8]
 80089fa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80089fc:	2a00      	cmp	r2, #0
 80089fe:	f2c0 8129 	blt.w	8008c54 <_dtoa_r+0x614>
 8008a02:	f1b8 0f0e 	cmp.w	r8, #14
 8008a06:	f300 8125 	bgt.w	8008c54 <_dtoa_r+0x614>
 8008a0a:	4b90      	ldr	r3, [pc, #576]	@ (8008c4c <_dtoa_r+0x60c>)
 8008a0c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008a10:	ed93 6b00 	vldr	d6, [r3]
 8008a14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	f280 80c8 	bge.w	8008bac <_dtoa_r+0x56c>
 8008a1c:	f1ba 0f00 	cmp.w	sl, #0
 8008a20:	f300 80c4 	bgt.w	8008bac <_dtoa_r+0x56c>
 8008a24:	d10b      	bne.n	8008a3e <_dtoa_r+0x3fe>
 8008a26:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8008a2a:	ee26 6b07 	vmul.f64	d6, d6, d7
 8008a2e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008a32:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008a36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a3a:	f2c0 823c 	blt.w	8008eb6 <_dtoa_r+0x876>
 8008a3e:	2400      	movs	r4, #0
 8008a40:	4625      	mov	r5, r4
 8008a42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a44:	43db      	mvns	r3, r3
 8008a46:	9305      	str	r3, [sp, #20]
 8008a48:	463e      	mov	r6, r7
 8008a4a:	f04f 0800 	mov.w	r8, #0
 8008a4e:	4621      	mov	r1, r4
 8008a50:	4648      	mov	r0, r9
 8008a52:	f000 fc93 	bl	800937c <_Bfree>
 8008a56:	2d00      	cmp	r5, #0
 8008a58:	f000 80a2 	beq.w	8008ba0 <_dtoa_r+0x560>
 8008a5c:	f1b8 0f00 	cmp.w	r8, #0
 8008a60:	d005      	beq.n	8008a6e <_dtoa_r+0x42e>
 8008a62:	45a8      	cmp	r8, r5
 8008a64:	d003      	beq.n	8008a6e <_dtoa_r+0x42e>
 8008a66:	4641      	mov	r1, r8
 8008a68:	4648      	mov	r0, r9
 8008a6a:	f000 fc87 	bl	800937c <_Bfree>
 8008a6e:	4629      	mov	r1, r5
 8008a70:	4648      	mov	r0, r9
 8008a72:	f000 fc83 	bl	800937c <_Bfree>
 8008a76:	e093      	b.n	8008ba0 <_dtoa_r+0x560>
 8008a78:	2202      	movs	r2, #2
 8008a7a:	e76c      	b.n	8008956 <_dtoa_r+0x316>
 8008a7c:	07cc      	lsls	r4, r1, #31
 8008a7e:	d504      	bpl.n	8008a8a <_dtoa_r+0x44a>
 8008a80:	ed90 6b00 	vldr	d6, [r0]
 8008a84:	3201      	adds	r2, #1
 8008a86:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008a8a:	1049      	asrs	r1, r1, #1
 8008a8c:	3008      	adds	r0, #8
 8008a8e:	e763      	b.n	8008958 <_dtoa_r+0x318>
 8008a90:	d022      	beq.n	8008ad8 <_dtoa_r+0x498>
 8008a92:	f1c8 0100 	rsb	r1, r8, #0
 8008a96:	4a6d      	ldr	r2, [pc, #436]	@ (8008c4c <_dtoa_r+0x60c>)
 8008a98:	f001 000f 	and.w	r0, r1, #15
 8008a9c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8008aa0:	ed92 7b00 	vldr	d7, [r2]
 8008aa4:	ee28 7b07 	vmul.f64	d7, d8, d7
 8008aa8:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008aac:	4868      	ldr	r0, [pc, #416]	@ (8008c50 <_dtoa_r+0x610>)
 8008aae:	1109      	asrs	r1, r1, #4
 8008ab0:	2400      	movs	r4, #0
 8008ab2:	2202      	movs	r2, #2
 8008ab4:	b929      	cbnz	r1, 8008ac2 <_dtoa_r+0x482>
 8008ab6:	2c00      	cmp	r4, #0
 8008ab8:	f43f af57 	beq.w	800896a <_dtoa_r+0x32a>
 8008abc:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008ac0:	e753      	b.n	800896a <_dtoa_r+0x32a>
 8008ac2:	07ce      	lsls	r6, r1, #31
 8008ac4:	d505      	bpl.n	8008ad2 <_dtoa_r+0x492>
 8008ac6:	ed90 6b00 	vldr	d6, [r0]
 8008aca:	3201      	adds	r2, #1
 8008acc:	2401      	movs	r4, #1
 8008ace:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008ad2:	1049      	asrs	r1, r1, #1
 8008ad4:	3008      	adds	r0, #8
 8008ad6:	e7ed      	b.n	8008ab4 <_dtoa_r+0x474>
 8008ad8:	2202      	movs	r2, #2
 8008ada:	e746      	b.n	800896a <_dtoa_r+0x32a>
 8008adc:	f8cd 8014 	str.w	r8, [sp, #20]
 8008ae0:	4654      	mov	r4, sl
 8008ae2:	e762      	b.n	80089aa <_dtoa_r+0x36a>
 8008ae4:	4a59      	ldr	r2, [pc, #356]	@ (8008c4c <_dtoa_r+0x60c>)
 8008ae6:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8008aea:	ed12 4b02 	vldr	d4, [r2, #-8]
 8008aee:	9a08      	ldr	r2, [sp, #32]
 8008af0:	ec41 0b17 	vmov	d7, r0, r1
 8008af4:	443c      	add	r4, r7
 8008af6:	b34a      	cbz	r2, 8008b4c <_dtoa_r+0x50c>
 8008af8:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8008afc:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8008b00:	463e      	mov	r6, r7
 8008b02:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8008b06:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8008b0a:	ee35 7b47 	vsub.f64	d7, d5, d7
 8008b0e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8008b12:	ee14 2a90 	vmov	r2, s9
 8008b16:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8008b1a:	3230      	adds	r2, #48	@ 0x30
 8008b1c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8008b20:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008b24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b28:	f806 2b01 	strb.w	r2, [r6], #1
 8008b2c:	d438      	bmi.n	8008ba0 <_dtoa_r+0x560>
 8008b2e:	ee32 5b46 	vsub.f64	d5, d2, d6
 8008b32:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8008b36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b3a:	d46e      	bmi.n	8008c1a <_dtoa_r+0x5da>
 8008b3c:	42a6      	cmp	r6, r4
 8008b3e:	f43f af5a 	beq.w	80089f6 <_dtoa_r+0x3b6>
 8008b42:	ee27 7b03 	vmul.f64	d7, d7, d3
 8008b46:	ee26 6b03 	vmul.f64	d6, d6, d3
 8008b4a:	e7e0      	b.n	8008b0e <_dtoa_r+0x4ce>
 8008b4c:	4621      	mov	r1, r4
 8008b4e:	463e      	mov	r6, r7
 8008b50:	ee27 7b04 	vmul.f64	d7, d7, d4
 8008b54:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8008b58:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8008b5c:	ee14 2a90 	vmov	r2, s9
 8008b60:	3230      	adds	r2, #48	@ 0x30
 8008b62:	f806 2b01 	strb.w	r2, [r6], #1
 8008b66:	42a6      	cmp	r6, r4
 8008b68:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8008b6c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8008b70:	d119      	bne.n	8008ba6 <_dtoa_r+0x566>
 8008b72:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8008b76:	ee37 4b05 	vadd.f64	d4, d7, d5
 8008b7a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8008b7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b82:	dc4a      	bgt.n	8008c1a <_dtoa_r+0x5da>
 8008b84:	ee35 5b47 	vsub.f64	d5, d5, d7
 8008b88:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8008b8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b90:	f57f af31 	bpl.w	80089f6 <_dtoa_r+0x3b6>
 8008b94:	460e      	mov	r6, r1
 8008b96:	3901      	subs	r1, #1
 8008b98:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008b9c:	2b30      	cmp	r3, #48	@ 0x30
 8008b9e:	d0f9      	beq.n	8008b94 <_dtoa_r+0x554>
 8008ba0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8008ba4:	e027      	b.n	8008bf6 <_dtoa_r+0x5b6>
 8008ba6:	ee26 6b03 	vmul.f64	d6, d6, d3
 8008baa:	e7d5      	b.n	8008b58 <_dtoa_r+0x518>
 8008bac:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008bb0:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8008bb4:	463e      	mov	r6, r7
 8008bb6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8008bba:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8008bbe:	ee15 3a10 	vmov	r3, s10
 8008bc2:	3330      	adds	r3, #48	@ 0x30
 8008bc4:	f806 3b01 	strb.w	r3, [r6], #1
 8008bc8:	1bf3      	subs	r3, r6, r7
 8008bca:	459a      	cmp	sl, r3
 8008bcc:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8008bd0:	eea3 7b46 	vfms.f64	d7, d3, d6
 8008bd4:	d132      	bne.n	8008c3c <_dtoa_r+0x5fc>
 8008bd6:	ee37 7b07 	vadd.f64	d7, d7, d7
 8008bda:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8008bde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008be2:	dc18      	bgt.n	8008c16 <_dtoa_r+0x5d6>
 8008be4:	eeb4 7b46 	vcmp.f64	d7, d6
 8008be8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bec:	d103      	bne.n	8008bf6 <_dtoa_r+0x5b6>
 8008bee:	ee15 3a10 	vmov	r3, s10
 8008bf2:	07db      	lsls	r3, r3, #31
 8008bf4:	d40f      	bmi.n	8008c16 <_dtoa_r+0x5d6>
 8008bf6:	9901      	ldr	r1, [sp, #4]
 8008bf8:	4648      	mov	r0, r9
 8008bfa:	f000 fbbf 	bl	800937c <_Bfree>
 8008bfe:	2300      	movs	r3, #0
 8008c00:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008c02:	7033      	strb	r3, [r6, #0]
 8008c04:	f108 0301 	add.w	r3, r8, #1
 8008c08:	6013      	str	r3, [r2, #0]
 8008c0a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	f000 824b 	beq.w	80090a8 <_dtoa_r+0xa68>
 8008c12:	601e      	str	r6, [r3, #0]
 8008c14:	e248      	b.n	80090a8 <_dtoa_r+0xa68>
 8008c16:	f8cd 8014 	str.w	r8, [sp, #20]
 8008c1a:	4633      	mov	r3, r6
 8008c1c:	461e      	mov	r6, r3
 8008c1e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008c22:	2a39      	cmp	r2, #57	@ 0x39
 8008c24:	d106      	bne.n	8008c34 <_dtoa_r+0x5f4>
 8008c26:	429f      	cmp	r7, r3
 8008c28:	d1f8      	bne.n	8008c1c <_dtoa_r+0x5dc>
 8008c2a:	9a05      	ldr	r2, [sp, #20]
 8008c2c:	3201      	adds	r2, #1
 8008c2e:	9205      	str	r2, [sp, #20]
 8008c30:	2230      	movs	r2, #48	@ 0x30
 8008c32:	703a      	strb	r2, [r7, #0]
 8008c34:	781a      	ldrb	r2, [r3, #0]
 8008c36:	3201      	adds	r2, #1
 8008c38:	701a      	strb	r2, [r3, #0]
 8008c3a:	e7b1      	b.n	8008ba0 <_dtoa_r+0x560>
 8008c3c:	ee27 7b04 	vmul.f64	d7, d7, d4
 8008c40:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008c44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c48:	d1b5      	bne.n	8008bb6 <_dtoa_r+0x576>
 8008c4a:	e7d4      	b.n	8008bf6 <_dtoa_r+0x5b6>
 8008c4c:	0800ab20 	.word	0x0800ab20
 8008c50:	0800aaf8 	.word	0x0800aaf8
 8008c54:	9908      	ldr	r1, [sp, #32]
 8008c56:	2900      	cmp	r1, #0
 8008c58:	f000 80e9 	beq.w	8008e2e <_dtoa_r+0x7ee>
 8008c5c:	9907      	ldr	r1, [sp, #28]
 8008c5e:	2901      	cmp	r1, #1
 8008c60:	f300 80cb 	bgt.w	8008dfa <_dtoa_r+0x7ba>
 8008c64:	2d00      	cmp	r5, #0
 8008c66:	f000 80c4 	beq.w	8008df2 <_dtoa_r+0x7b2>
 8008c6a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008c6e:	9e04      	ldr	r6, [sp, #16]
 8008c70:	461c      	mov	r4, r3
 8008c72:	9305      	str	r3, [sp, #20]
 8008c74:	9b04      	ldr	r3, [sp, #16]
 8008c76:	4413      	add	r3, r2
 8008c78:	9304      	str	r3, [sp, #16]
 8008c7a:	9b06      	ldr	r3, [sp, #24]
 8008c7c:	2101      	movs	r1, #1
 8008c7e:	4413      	add	r3, r2
 8008c80:	4648      	mov	r0, r9
 8008c82:	9306      	str	r3, [sp, #24]
 8008c84:	f000 fc2e 	bl	80094e4 <__i2b>
 8008c88:	9b05      	ldr	r3, [sp, #20]
 8008c8a:	4605      	mov	r5, r0
 8008c8c:	b166      	cbz	r6, 8008ca8 <_dtoa_r+0x668>
 8008c8e:	9a06      	ldr	r2, [sp, #24]
 8008c90:	2a00      	cmp	r2, #0
 8008c92:	dd09      	ble.n	8008ca8 <_dtoa_r+0x668>
 8008c94:	42b2      	cmp	r2, r6
 8008c96:	9904      	ldr	r1, [sp, #16]
 8008c98:	bfa8      	it	ge
 8008c9a:	4632      	movge	r2, r6
 8008c9c:	1a89      	subs	r1, r1, r2
 8008c9e:	9104      	str	r1, [sp, #16]
 8008ca0:	9906      	ldr	r1, [sp, #24]
 8008ca2:	1ab6      	subs	r6, r6, r2
 8008ca4:	1a8a      	subs	r2, r1, r2
 8008ca6:	9206      	str	r2, [sp, #24]
 8008ca8:	b30b      	cbz	r3, 8008cee <_dtoa_r+0x6ae>
 8008caa:	9a08      	ldr	r2, [sp, #32]
 8008cac:	2a00      	cmp	r2, #0
 8008cae:	f000 80c5 	beq.w	8008e3c <_dtoa_r+0x7fc>
 8008cb2:	2c00      	cmp	r4, #0
 8008cb4:	f000 80bf 	beq.w	8008e36 <_dtoa_r+0x7f6>
 8008cb8:	4629      	mov	r1, r5
 8008cba:	4622      	mov	r2, r4
 8008cbc:	4648      	mov	r0, r9
 8008cbe:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008cc0:	f000 fcc8 	bl	8009654 <__pow5mult>
 8008cc4:	9a01      	ldr	r2, [sp, #4]
 8008cc6:	4601      	mov	r1, r0
 8008cc8:	4605      	mov	r5, r0
 8008cca:	4648      	mov	r0, r9
 8008ccc:	f000 fc20 	bl	8009510 <__multiply>
 8008cd0:	9901      	ldr	r1, [sp, #4]
 8008cd2:	9005      	str	r0, [sp, #20]
 8008cd4:	4648      	mov	r0, r9
 8008cd6:	f000 fb51 	bl	800937c <_Bfree>
 8008cda:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008cdc:	1b1b      	subs	r3, r3, r4
 8008cde:	f000 80b0 	beq.w	8008e42 <_dtoa_r+0x802>
 8008ce2:	9905      	ldr	r1, [sp, #20]
 8008ce4:	461a      	mov	r2, r3
 8008ce6:	4648      	mov	r0, r9
 8008ce8:	f000 fcb4 	bl	8009654 <__pow5mult>
 8008cec:	9001      	str	r0, [sp, #4]
 8008cee:	2101      	movs	r1, #1
 8008cf0:	4648      	mov	r0, r9
 8008cf2:	f000 fbf7 	bl	80094e4 <__i2b>
 8008cf6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008cf8:	4604      	mov	r4, r0
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	f000 81da 	beq.w	80090b4 <_dtoa_r+0xa74>
 8008d00:	461a      	mov	r2, r3
 8008d02:	4601      	mov	r1, r0
 8008d04:	4648      	mov	r0, r9
 8008d06:	f000 fca5 	bl	8009654 <__pow5mult>
 8008d0a:	9b07      	ldr	r3, [sp, #28]
 8008d0c:	2b01      	cmp	r3, #1
 8008d0e:	4604      	mov	r4, r0
 8008d10:	f300 80a0 	bgt.w	8008e54 <_dtoa_r+0x814>
 8008d14:	9b02      	ldr	r3, [sp, #8]
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	f040 8096 	bne.w	8008e48 <_dtoa_r+0x808>
 8008d1c:	9b03      	ldr	r3, [sp, #12]
 8008d1e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8008d22:	2a00      	cmp	r2, #0
 8008d24:	f040 8092 	bne.w	8008e4c <_dtoa_r+0x80c>
 8008d28:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008d2c:	0d12      	lsrs	r2, r2, #20
 8008d2e:	0512      	lsls	r2, r2, #20
 8008d30:	2a00      	cmp	r2, #0
 8008d32:	f000 808d 	beq.w	8008e50 <_dtoa_r+0x810>
 8008d36:	9b04      	ldr	r3, [sp, #16]
 8008d38:	3301      	adds	r3, #1
 8008d3a:	9304      	str	r3, [sp, #16]
 8008d3c:	9b06      	ldr	r3, [sp, #24]
 8008d3e:	3301      	adds	r3, #1
 8008d40:	9306      	str	r3, [sp, #24]
 8008d42:	2301      	movs	r3, #1
 8008d44:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008d46:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	f000 81b9 	beq.w	80090c0 <_dtoa_r+0xa80>
 8008d4e:	6922      	ldr	r2, [r4, #16]
 8008d50:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8008d54:	6910      	ldr	r0, [r2, #16]
 8008d56:	f000 fb79 	bl	800944c <__hi0bits>
 8008d5a:	f1c0 0020 	rsb	r0, r0, #32
 8008d5e:	9b06      	ldr	r3, [sp, #24]
 8008d60:	4418      	add	r0, r3
 8008d62:	f010 001f 	ands.w	r0, r0, #31
 8008d66:	f000 8081 	beq.w	8008e6c <_dtoa_r+0x82c>
 8008d6a:	f1c0 0220 	rsb	r2, r0, #32
 8008d6e:	2a04      	cmp	r2, #4
 8008d70:	dd73      	ble.n	8008e5a <_dtoa_r+0x81a>
 8008d72:	9b04      	ldr	r3, [sp, #16]
 8008d74:	f1c0 001c 	rsb	r0, r0, #28
 8008d78:	4403      	add	r3, r0
 8008d7a:	9304      	str	r3, [sp, #16]
 8008d7c:	9b06      	ldr	r3, [sp, #24]
 8008d7e:	4406      	add	r6, r0
 8008d80:	4403      	add	r3, r0
 8008d82:	9306      	str	r3, [sp, #24]
 8008d84:	9b04      	ldr	r3, [sp, #16]
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	dd05      	ble.n	8008d96 <_dtoa_r+0x756>
 8008d8a:	9901      	ldr	r1, [sp, #4]
 8008d8c:	461a      	mov	r2, r3
 8008d8e:	4648      	mov	r0, r9
 8008d90:	f000 fcba 	bl	8009708 <__lshift>
 8008d94:	9001      	str	r0, [sp, #4]
 8008d96:	9b06      	ldr	r3, [sp, #24]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	dd05      	ble.n	8008da8 <_dtoa_r+0x768>
 8008d9c:	4621      	mov	r1, r4
 8008d9e:	461a      	mov	r2, r3
 8008da0:	4648      	mov	r0, r9
 8008da2:	f000 fcb1 	bl	8009708 <__lshift>
 8008da6:	4604      	mov	r4, r0
 8008da8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d060      	beq.n	8008e70 <_dtoa_r+0x830>
 8008dae:	9801      	ldr	r0, [sp, #4]
 8008db0:	4621      	mov	r1, r4
 8008db2:	f000 fd15 	bl	80097e0 <__mcmp>
 8008db6:	2800      	cmp	r0, #0
 8008db8:	da5a      	bge.n	8008e70 <_dtoa_r+0x830>
 8008dba:	f108 33ff 	add.w	r3, r8, #4294967295
 8008dbe:	9305      	str	r3, [sp, #20]
 8008dc0:	9901      	ldr	r1, [sp, #4]
 8008dc2:	2300      	movs	r3, #0
 8008dc4:	220a      	movs	r2, #10
 8008dc6:	4648      	mov	r0, r9
 8008dc8:	f000 fafa 	bl	80093c0 <__multadd>
 8008dcc:	9b08      	ldr	r3, [sp, #32]
 8008dce:	9001      	str	r0, [sp, #4]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	f000 8177 	beq.w	80090c4 <_dtoa_r+0xa84>
 8008dd6:	4629      	mov	r1, r5
 8008dd8:	2300      	movs	r3, #0
 8008dda:	220a      	movs	r2, #10
 8008ddc:	4648      	mov	r0, r9
 8008dde:	f000 faef 	bl	80093c0 <__multadd>
 8008de2:	f1bb 0f00 	cmp.w	fp, #0
 8008de6:	4605      	mov	r5, r0
 8008de8:	dc6e      	bgt.n	8008ec8 <_dtoa_r+0x888>
 8008dea:	9b07      	ldr	r3, [sp, #28]
 8008dec:	2b02      	cmp	r3, #2
 8008dee:	dc48      	bgt.n	8008e82 <_dtoa_r+0x842>
 8008df0:	e06a      	b.n	8008ec8 <_dtoa_r+0x888>
 8008df2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008df4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008df8:	e739      	b.n	8008c6e <_dtoa_r+0x62e>
 8008dfa:	f10a 34ff 	add.w	r4, sl, #4294967295
 8008dfe:	42a3      	cmp	r3, r4
 8008e00:	db07      	blt.n	8008e12 <_dtoa_r+0x7d2>
 8008e02:	f1ba 0f00 	cmp.w	sl, #0
 8008e06:	eba3 0404 	sub.w	r4, r3, r4
 8008e0a:	db0b      	blt.n	8008e24 <_dtoa_r+0x7e4>
 8008e0c:	9e04      	ldr	r6, [sp, #16]
 8008e0e:	4652      	mov	r2, sl
 8008e10:	e72f      	b.n	8008c72 <_dtoa_r+0x632>
 8008e12:	1ae2      	subs	r2, r4, r3
 8008e14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e16:	9e04      	ldr	r6, [sp, #16]
 8008e18:	4413      	add	r3, r2
 8008e1a:	930a      	str	r3, [sp, #40]	@ 0x28
 8008e1c:	4652      	mov	r2, sl
 8008e1e:	4623      	mov	r3, r4
 8008e20:	2400      	movs	r4, #0
 8008e22:	e726      	b.n	8008c72 <_dtoa_r+0x632>
 8008e24:	9a04      	ldr	r2, [sp, #16]
 8008e26:	eba2 060a 	sub.w	r6, r2, sl
 8008e2a:	2200      	movs	r2, #0
 8008e2c:	e721      	b.n	8008c72 <_dtoa_r+0x632>
 8008e2e:	9e04      	ldr	r6, [sp, #16]
 8008e30:	9d08      	ldr	r5, [sp, #32]
 8008e32:	461c      	mov	r4, r3
 8008e34:	e72a      	b.n	8008c8c <_dtoa_r+0x64c>
 8008e36:	9a01      	ldr	r2, [sp, #4]
 8008e38:	9205      	str	r2, [sp, #20]
 8008e3a:	e752      	b.n	8008ce2 <_dtoa_r+0x6a2>
 8008e3c:	9901      	ldr	r1, [sp, #4]
 8008e3e:	461a      	mov	r2, r3
 8008e40:	e751      	b.n	8008ce6 <_dtoa_r+0x6a6>
 8008e42:	9b05      	ldr	r3, [sp, #20]
 8008e44:	9301      	str	r3, [sp, #4]
 8008e46:	e752      	b.n	8008cee <_dtoa_r+0x6ae>
 8008e48:	2300      	movs	r3, #0
 8008e4a:	e77b      	b.n	8008d44 <_dtoa_r+0x704>
 8008e4c:	9b02      	ldr	r3, [sp, #8]
 8008e4e:	e779      	b.n	8008d44 <_dtoa_r+0x704>
 8008e50:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008e52:	e778      	b.n	8008d46 <_dtoa_r+0x706>
 8008e54:	2300      	movs	r3, #0
 8008e56:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008e58:	e779      	b.n	8008d4e <_dtoa_r+0x70e>
 8008e5a:	d093      	beq.n	8008d84 <_dtoa_r+0x744>
 8008e5c:	9b04      	ldr	r3, [sp, #16]
 8008e5e:	321c      	adds	r2, #28
 8008e60:	4413      	add	r3, r2
 8008e62:	9304      	str	r3, [sp, #16]
 8008e64:	9b06      	ldr	r3, [sp, #24]
 8008e66:	4416      	add	r6, r2
 8008e68:	4413      	add	r3, r2
 8008e6a:	e78a      	b.n	8008d82 <_dtoa_r+0x742>
 8008e6c:	4602      	mov	r2, r0
 8008e6e:	e7f5      	b.n	8008e5c <_dtoa_r+0x81c>
 8008e70:	f1ba 0f00 	cmp.w	sl, #0
 8008e74:	f8cd 8014 	str.w	r8, [sp, #20]
 8008e78:	46d3      	mov	fp, sl
 8008e7a:	dc21      	bgt.n	8008ec0 <_dtoa_r+0x880>
 8008e7c:	9b07      	ldr	r3, [sp, #28]
 8008e7e:	2b02      	cmp	r3, #2
 8008e80:	dd1e      	ble.n	8008ec0 <_dtoa_r+0x880>
 8008e82:	f1bb 0f00 	cmp.w	fp, #0
 8008e86:	f47f addc 	bne.w	8008a42 <_dtoa_r+0x402>
 8008e8a:	4621      	mov	r1, r4
 8008e8c:	465b      	mov	r3, fp
 8008e8e:	2205      	movs	r2, #5
 8008e90:	4648      	mov	r0, r9
 8008e92:	f000 fa95 	bl	80093c0 <__multadd>
 8008e96:	4601      	mov	r1, r0
 8008e98:	4604      	mov	r4, r0
 8008e9a:	9801      	ldr	r0, [sp, #4]
 8008e9c:	f000 fca0 	bl	80097e0 <__mcmp>
 8008ea0:	2800      	cmp	r0, #0
 8008ea2:	f77f adce 	ble.w	8008a42 <_dtoa_r+0x402>
 8008ea6:	463e      	mov	r6, r7
 8008ea8:	2331      	movs	r3, #49	@ 0x31
 8008eaa:	f806 3b01 	strb.w	r3, [r6], #1
 8008eae:	9b05      	ldr	r3, [sp, #20]
 8008eb0:	3301      	adds	r3, #1
 8008eb2:	9305      	str	r3, [sp, #20]
 8008eb4:	e5c9      	b.n	8008a4a <_dtoa_r+0x40a>
 8008eb6:	f8cd 8014 	str.w	r8, [sp, #20]
 8008eba:	4654      	mov	r4, sl
 8008ebc:	4625      	mov	r5, r4
 8008ebe:	e7f2      	b.n	8008ea6 <_dtoa_r+0x866>
 8008ec0:	9b08      	ldr	r3, [sp, #32]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	f000 8102 	beq.w	80090cc <_dtoa_r+0xa8c>
 8008ec8:	2e00      	cmp	r6, #0
 8008eca:	dd05      	ble.n	8008ed8 <_dtoa_r+0x898>
 8008ecc:	4629      	mov	r1, r5
 8008ece:	4632      	mov	r2, r6
 8008ed0:	4648      	mov	r0, r9
 8008ed2:	f000 fc19 	bl	8009708 <__lshift>
 8008ed6:	4605      	mov	r5, r0
 8008ed8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d058      	beq.n	8008f90 <_dtoa_r+0x950>
 8008ede:	6869      	ldr	r1, [r5, #4]
 8008ee0:	4648      	mov	r0, r9
 8008ee2:	f000 fa0b 	bl	80092fc <_Balloc>
 8008ee6:	4606      	mov	r6, r0
 8008ee8:	b928      	cbnz	r0, 8008ef6 <_dtoa_r+0x8b6>
 8008eea:	4b82      	ldr	r3, [pc, #520]	@ (80090f4 <_dtoa_r+0xab4>)
 8008eec:	4602      	mov	r2, r0
 8008eee:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008ef2:	f7ff bbbe 	b.w	8008672 <_dtoa_r+0x32>
 8008ef6:	692a      	ldr	r2, [r5, #16]
 8008ef8:	3202      	adds	r2, #2
 8008efa:	0092      	lsls	r2, r2, #2
 8008efc:	f105 010c 	add.w	r1, r5, #12
 8008f00:	300c      	adds	r0, #12
 8008f02:	f000 ffa3 	bl	8009e4c <memcpy>
 8008f06:	2201      	movs	r2, #1
 8008f08:	4631      	mov	r1, r6
 8008f0a:	4648      	mov	r0, r9
 8008f0c:	f000 fbfc 	bl	8009708 <__lshift>
 8008f10:	1c7b      	adds	r3, r7, #1
 8008f12:	9304      	str	r3, [sp, #16]
 8008f14:	eb07 030b 	add.w	r3, r7, fp
 8008f18:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f1a:	9b02      	ldr	r3, [sp, #8]
 8008f1c:	f003 0301 	and.w	r3, r3, #1
 8008f20:	46a8      	mov	r8, r5
 8008f22:	9308      	str	r3, [sp, #32]
 8008f24:	4605      	mov	r5, r0
 8008f26:	9b04      	ldr	r3, [sp, #16]
 8008f28:	9801      	ldr	r0, [sp, #4]
 8008f2a:	4621      	mov	r1, r4
 8008f2c:	f103 3bff 	add.w	fp, r3, #4294967295
 8008f30:	f7ff fafd 	bl	800852e <quorem>
 8008f34:	4641      	mov	r1, r8
 8008f36:	9002      	str	r0, [sp, #8]
 8008f38:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8008f3c:	9801      	ldr	r0, [sp, #4]
 8008f3e:	f000 fc4f 	bl	80097e0 <__mcmp>
 8008f42:	462a      	mov	r2, r5
 8008f44:	9006      	str	r0, [sp, #24]
 8008f46:	4621      	mov	r1, r4
 8008f48:	4648      	mov	r0, r9
 8008f4a:	f000 fc65 	bl	8009818 <__mdiff>
 8008f4e:	68c2      	ldr	r2, [r0, #12]
 8008f50:	4606      	mov	r6, r0
 8008f52:	b9fa      	cbnz	r2, 8008f94 <_dtoa_r+0x954>
 8008f54:	4601      	mov	r1, r0
 8008f56:	9801      	ldr	r0, [sp, #4]
 8008f58:	f000 fc42 	bl	80097e0 <__mcmp>
 8008f5c:	4602      	mov	r2, r0
 8008f5e:	4631      	mov	r1, r6
 8008f60:	4648      	mov	r0, r9
 8008f62:	920a      	str	r2, [sp, #40]	@ 0x28
 8008f64:	f000 fa0a 	bl	800937c <_Bfree>
 8008f68:	9b07      	ldr	r3, [sp, #28]
 8008f6a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008f6c:	9e04      	ldr	r6, [sp, #16]
 8008f6e:	ea42 0103 	orr.w	r1, r2, r3
 8008f72:	9b08      	ldr	r3, [sp, #32]
 8008f74:	4319      	orrs	r1, r3
 8008f76:	d10f      	bne.n	8008f98 <_dtoa_r+0x958>
 8008f78:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8008f7c:	d028      	beq.n	8008fd0 <_dtoa_r+0x990>
 8008f7e:	9b06      	ldr	r3, [sp, #24]
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	dd02      	ble.n	8008f8a <_dtoa_r+0x94a>
 8008f84:	9b02      	ldr	r3, [sp, #8]
 8008f86:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8008f8a:	f88b a000 	strb.w	sl, [fp]
 8008f8e:	e55e      	b.n	8008a4e <_dtoa_r+0x40e>
 8008f90:	4628      	mov	r0, r5
 8008f92:	e7bd      	b.n	8008f10 <_dtoa_r+0x8d0>
 8008f94:	2201      	movs	r2, #1
 8008f96:	e7e2      	b.n	8008f5e <_dtoa_r+0x91e>
 8008f98:	9b06      	ldr	r3, [sp, #24]
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	db04      	blt.n	8008fa8 <_dtoa_r+0x968>
 8008f9e:	9907      	ldr	r1, [sp, #28]
 8008fa0:	430b      	orrs	r3, r1
 8008fa2:	9908      	ldr	r1, [sp, #32]
 8008fa4:	430b      	orrs	r3, r1
 8008fa6:	d120      	bne.n	8008fea <_dtoa_r+0x9aa>
 8008fa8:	2a00      	cmp	r2, #0
 8008faa:	ddee      	ble.n	8008f8a <_dtoa_r+0x94a>
 8008fac:	9901      	ldr	r1, [sp, #4]
 8008fae:	2201      	movs	r2, #1
 8008fb0:	4648      	mov	r0, r9
 8008fb2:	f000 fba9 	bl	8009708 <__lshift>
 8008fb6:	4621      	mov	r1, r4
 8008fb8:	9001      	str	r0, [sp, #4]
 8008fba:	f000 fc11 	bl	80097e0 <__mcmp>
 8008fbe:	2800      	cmp	r0, #0
 8008fc0:	dc03      	bgt.n	8008fca <_dtoa_r+0x98a>
 8008fc2:	d1e2      	bne.n	8008f8a <_dtoa_r+0x94a>
 8008fc4:	f01a 0f01 	tst.w	sl, #1
 8008fc8:	d0df      	beq.n	8008f8a <_dtoa_r+0x94a>
 8008fca:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8008fce:	d1d9      	bne.n	8008f84 <_dtoa_r+0x944>
 8008fd0:	2339      	movs	r3, #57	@ 0x39
 8008fd2:	f88b 3000 	strb.w	r3, [fp]
 8008fd6:	4633      	mov	r3, r6
 8008fd8:	461e      	mov	r6, r3
 8008fda:	3b01      	subs	r3, #1
 8008fdc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008fe0:	2a39      	cmp	r2, #57	@ 0x39
 8008fe2:	d052      	beq.n	800908a <_dtoa_r+0xa4a>
 8008fe4:	3201      	adds	r2, #1
 8008fe6:	701a      	strb	r2, [r3, #0]
 8008fe8:	e531      	b.n	8008a4e <_dtoa_r+0x40e>
 8008fea:	2a00      	cmp	r2, #0
 8008fec:	dd07      	ble.n	8008ffe <_dtoa_r+0x9be>
 8008fee:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8008ff2:	d0ed      	beq.n	8008fd0 <_dtoa_r+0x990>
 8008ff4:	f10a 0301 	add.w	r3, sl, #1
 8008ff8:	f88b 3000 	strb.w	r3, [fp]
 8008ffc:	e527      	b.n	8008a4e <_dtoa_r+0x40e>
 8008ffe:	9b04      	ldr	r3, [sp, #16]
 8009000:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009002:	f803 ac01 	strb.w	sl, [r3, #-1]
 8009006:	4293      	cmp	r3, r2
 8009008:	d029      	beq.n	800905e <_dtoa_r+0xa1e>
 800900a:	9901      	ldr	r1, [sp, #4]
 800900c:	2300      	movs	r3, #0
 800900e:	220a      	movs	r2, #10
 8009010:	4648      	mov	r0, r9
 8009012:	f000 f9d5 	bl	80093c0 <__multadd>
 8009016:	45a8      	cmp	r8, r5
 8009018:	9001      	str	r0, [sp, #4]
 800901a:	f04f 0300 	mov.w	r3, #0
 800901e:	f04f 020a 	mov.w	r2, #10
 8009022:	4641      	mov	r1, r8
 8009024:	4648      	mov	r0, r9
 8009026:	d107      	bne.n	8009038 <_dtoa_r+0x9f8>
 8009028:	f000 f9ca 	bl	80093c0 <__multadd>
 800902c:	4680      	mov	r8, r0
 800902e:	4605      	mov	r5, r0
 8009030:	9b04      	ldr	r3, [sp, #16]
 8009032:	3301      	adds	r3, #1
 8009034:	9304      	str	r3, [sp, #16]
 8009036:	e776      	b.n	8008f26 <_dtoa_r+0x8e6>
 8009038:	f000 f9c2 	bl	80093c0 <__multadd>
 800903c:	4629      	mov	r1, r5
 800903e:	4680      	mov	r8, r0
 8009040:	2300      	movs	r3, #0
 8009042:	220a      	movs	r2, #10
 8009044:	4648      	mov	r0, r9
 8009046:	f000 f9bb 	bl	80093c0 <__multadd>
 800904a:	4605      	mov	r5, r0
 800904c:	e7f0      	b.n	8009030 <_dtoa_r+0x9f0>
 800904e:	f1bb 0f00 	cmp.w	fp, #0
 8009052:	bfcc      	ite	gt
 8009054:	465e      	movgt	r6, fp
 8009056:	2601      	movle	r6, #1
 8009058:	443e      	add	r6, r7
 800905a:	f04f 0800 	mov.w	r8, #0
 800905e:	9901      	ldr	r1, [sp, #4]
 8009060:	2201      	movs	r2, #1
 8009062:	4648      	mov	r0, r9
 8009064:	f000 fb50 	bl	8009708 <__lshift>
 8009068:	4621      	mov	r1, r4
 800906a:	9001      	str	r0, [sp, #4]
 800906c:	f000 fbb8 	bl	80097e0 <__mcmp>
 8009070:	2800      	cmp	r0, #0
 8009072:	dcb0      	bgt.n	8008fd6 <_dtoa_r+0x996>
 8009074:	d102      	bne.n	800907c <_dtoa_r+0xa3c>
 8009076:	f01a 0f01 	tst.w	sl, #1
 800907a:	d1ac      	bne.n	8008fd6 <_dtoa_r+0x996>
 800907c:	4633      	mov	r3, r6
 800907e:	461e      	mov	r6, r3
 8009080:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009084:	2a30      	cmp	r2, #48	@ 0x30
 8009086:	d0fa      	beq.n	800907e <_dtoa_r+0xa3e>
 8009088:	e4e1      	b.n	8008a4e <_dtoa_r+0x40e>
 800908a:	429f      	cmp	r7, r3
 800908c:	d1a4      	bne.n	8008fd8 <_dtoa_r+0x998>
 800908e:	9b05      	ldr	r3, [sp, #20]
 8009090:	3301      	adds	r3, #1
 8009092:	9305      	str	r3, [sp, #20]
 8009094:	2331      	movs	r3, #49	@ 0x31
 8009096:	703b      	strb	r3, [r7, #0]
 8009098:	e4d9      	b.n	8008a4e <_dtoa_r+0x40e>
 800909a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800909c:	4f16      	ldr	r7, [pc, #88]	@ (80090f8 <_dtoa_r+0xab8>)
 800909e:	b11b      	cbz	r3, 80090a8 <_dtoa_r+0xa68>
 80090a0:	f107 0308 	add.w	r3, r7, #8
 80090a4:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80090a6:	6013      	str	r3, [r2, #0]
 80090a8:	4638      	mov	r0, r7
 80090aa:	b011      	add	sp, #68	@ 0x44
 80090ac:	ecbd 8b02 	vpop	{d8}
 80090b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090b4:	9b07      	ldr	r3, [sp, #28]
 80090b6:	2b01      	cmp	r3, #1
 80090b8:	f77f ae2c 	ble.w	8008d14 <_dtoa_r+0x6d4>
 80090bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80090be:	930b      	str	r3, [sp, #44]	@ 0x2c
 80090c0:	2001      	movs	r0, #1
 80090c2:	e64c      	b.n	8008d5e <_dtoa_r+0x71e>
 80090c4:	f1bb 0f00 	cmp.w	fp, #0
 80090c8:	f77f aed8 	ble.w	8008e7c <_dtoa_r+0x83c>
 80090cc:	463e      	mov	r6, r7
 80090ce:	9801      	ldr	r0, [sp, #4]
 80090d0:	4621      	mov	r1, r4
 80090d2:	f7ff fa2c 	bl	800852e <quorem>
 80090d6:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80090da:	f806 ab01 	strb.w	sl, [r6], #1
 80090de:	1bf2      	subs	r2, r6, r7
 80090e0:	4593      	cmp	fp, r2
 80090e2:	ddb4      	ble.n	800904e <_dtoa_r+0xa0e>
 80090e4:	9901      	ldr	r1, [sp, #4]
 80090e6:	2300      	movs	r3, #0
 80090e8:	220a      	movs	r2, #10
 80090ea:	4648      	mov	r0, r9
 80090ec:	f000 f968 	bl	80093c0 <__multadd>
 80090f0:	9001      	str	r0, [sp, #4]
 80090f2:	e7ec      	b.n	80090ce <_dtoa_r+0xa8e>
 80090f4:	0800aa29 	.word	0x0800aa29
 80090f8:	0800a9ad 	.word	0x0800a9ad

080090fc <_free_r>:
 80090fc:	b538      	push	{r3, r4, r5, lr}
 80090fe:	4605      	mov	r5, r0
 8009100:	2900      	cmp	r1, #0
 8009102:	d041      	beq.n	8009188 <_free_r+0x8c>
 8009104:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009108:	1f0c      	subs	r4, r1, #4
 800910a:	2b00      	cmp	r3, #0
 800910c:	bfb8      	it	lt
 800910e:	18e4      	addlt	r4, r4, r3
 8009110:	f000 f8e8 	bl	80092e4 <__malloc_lock>
 8009114:	4a1d      	ldr	r2, [pc, #116]	@ (800918c <_free_r+0x90>)
 8009116:	6813      	ldr	r3, [r2, #0]
 8009118:	b933      	cbnz	r3, 8009128 <_free_r+0x2c>
 800911a:	6063      	str	r3, [r4, #4]
 800911c:	6014      	str	r4, [r2, #0]
 800911e:	4628      	mov	r0, r5
 8009120:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009124:	f000 b8e4 	b.w	80092f0 <__malloc_unlock>
 8009128:	42a3      	cmp	r3, r4
 800912a:	d908      	bls.n	800913e <_free_r+0x42>
 800912c:	6820      	ldr	r0, [r4, #0]
 800912e:	1821      	adds	r1, r4, r0
 8009130:	428b      	cmp	r3, r1
 8009132:	bf01      	itttt	eq
 8009134:	6819      	ldreq	r1, [r3, #0]
 8009136:	685b      	ldreq	r3, [r3, #4]
 8009138:	1809      	addeq	r1, r1, r0
 800913a:	6021      	streq	r1, [r4, #0]
 800913c:	e7ed      	b.n	800911a <_free_r+0x1e>
 800913e:	461a      	mov	r2, r3
 8009140:	685b      	ldr	r3, [r3, #4]
 8009142:	b10b      	cbz	r3, 8009148 <_free_r+0x4c>
 8009144:	42a3      	cmp	r3, r4
 8009146:	d9fa      	bls.n	800913e <_free_r+0x42>
 8009148:	6811      	ldr	r1, [r2, #0]
 800914a:	1850      	adds	r0, r2, r1
 800914c:	42a0      	cmp	r0, r4
 800914e:	d10b      	bne.n	8009168 <_free_r+0x6c>
 8009150:	6820      	ldr	r0, [r4, #0]
 8009152:	4401      	add	r1, r0
 8009154:	1850      	adds	r0, r2, r1
 8009156:	4283      	cmp	r3, r0
 8009158:	6011      	str	r1, [r2, #0]
 800915a:	d1e0      	bne.n	800911e <_free_r+0x22>
 800915c:	6818      	ldr	r0, [r3, #0]
 800915e:	685b      	ldr	r3, [r3, #4]
 8009160:	6053      	str	r3, [r2, #4]
 8009162:	4408      	add	r0, r1
 8009164:	6010      	str	r0, [r2, #0]
 8009166:	e7da      	b.n	800911e <_free_r+0x22>
 8009168:	d902      	bls.n	8009170 <_free_r+0x74>
 800916a:	230c      	movs	r3, #12
 800916c:	602b      	str	r3, [r5, #0]
 800916e:	e7d6      	b.n	800911e <_free_r+0x22>
 8009170:	6820      	ldr	r0, [r4, #0]
 8009172:	1821      	adds	r1, r4, r0
 8009174:	428b      	cmp	r3, r1
 8009176:	bf04      	itt	eq
 8009178:	6819      	ldreq	r1, [r3, #0]
 800917a:	685b      	ldreq	r3, [r3, #4]
 800917c:	6063      	str	r3, [r4, #4]
 800917e:	bf04      	itt	eq
 8009180:	1809      	addeq	r1, r1, r0
 8009182:	6021      	streq	r1, [r4, #0]
 8009184:	6054      	str	r4, [r2, #4]
 8009186:	e7ca      	b.n	800911e <_free_r+0x22>
 8009188:	bd38      	pop	{r3, r4, r5, pc}
 800918a:	bf00      	nop
 800918c:	200009ec 	.word	0x200009ec

08009190 <malloc>:
 8009190:	4b02      	ldr	r3, [pc, #8]	@ (800919c <malloc+0xc>)
 8009192:	4601      	mov	r1, r0
 8009194:	6818      	ldr	r0, [r3, #0]
 8009196:	f000 b825 	b.w	80091e4 <_malloc_r>
 800919a:	bf00      	nop
 800919c:	2000001c 	.word	0x2000001c

080091a0 <sbrk_aligned>:
 80091a0:	b570      	push	{r4, r5, r6, lr}
 80091a2:	4e0f      	ldr	r6, [pc, #60]	@ (80091e0 <sbrk_aligned+0x40>)
 80091a4:	460c      	mov	r4, r1
 80091a6:	6831      	ldr	r1, [r6, #0]
 80091a8:	4605      	mov	r5, r0
 80091aa:	b911      	cbnz	r1, 80091b2 <sbrk_aligned+0x12>
 80091ac:	f000 fe3e 	bl	8009e2c <_sbrk_r>
 80091b0:	6030      	str	r0, [r6, #0]
 80091b2:	4621      	mov	r1, r4
 80091b4:	4628      	mov	r0, r5
 80091b6:	f000 fe39 	bl	8009e2c <_sbrk_r>
 80091ba:	1c43      	adds	r3, r0, #1
 80091bc:	d103      	bne.n	80091c6 <sbrk_aligned+0x26>
 80091be:	f04f 34ff 	mov.w	r4, #4294967295
 80091c2:	4620      	mov	r0, r4
 80091c4:	bd70      	pop	{r4, r5, r6, pc}
 80091c6:	1cc4      	adds	r4, r0, #3
 80091c8:	f024 0403 	bic.w	r4, r4, #3
 80091cc:	42a0      	cmp	r0, r4
 80091ce:	d0f8      	beq.n	80091c2 <sbrk_aligned+0x22>
 80091d0:	1a21      	subs	r1, r4, r0
 80091d2:	4628      	mov	r0, r5
 80091d4:	f000 fe2a 	bl	8009e2c <_sbrk_r>
 80091d8:	3001      	adds	r0, #1
 80091da:	d1f2      	bne.n	80091c2 <sbrk_aligned+0x22>
 80091dc:	e7ef      	b.n	80091be <sbrk_aligned+0x1e>
 80091de:	bf00      	nop
 80091e0:	200009e8 	.word	0x200009e8

080091e4 <_malloc_r>:
 80091e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80091e8:	1ccd      	adds	r5, r1, #3
 80091ea:	f025 0503 	bic.w	r5, r5, #3
 80091ee:	3508      	adds	r5, #8
 80091f0:	2d0c      	cmp	r5, #12
 80091f2:	bf38      	it	cc
 80091f4:	250c      	movcc	r5, #12
 80091f6:	2d00      	cmp	r5, #0
 80091f8:	4606      	mov	r6, r0
 80091fa:	db01      	blt.n	8009200 <_malloc_r+0x1c>
 80091fc:	42a9      	cmp	r1, r5
 80091fe:	d904      	bls.n	800920a <_malloc_r+0x26>
 8009200:	230c      	movs	r3, #12
 8009202:	6033      	str	r3, [r6, #0]
 8009204:	2000      	movs	r0, #0
 8009206:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800920a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80092e0 <_malloc_r+0xfc>
 800920e:	f000 f869 	bl	80092e4 <__malloc_lock>
 8009212:	f8d8 3000 	ldr.w	r3, [r8]
 8009216:	461c      	mov	r4, r3
 8009218:	bb44      	cbnz	r4, 800926c <_malloc_r+0x88>
 800921a:	4629      	mov	r1, r5
 800921c:	4630      	mov	r0, r6
 800921e:	f7ff ffbf 	bl	80091a0 <sbrk_aligned>
 8009222:	1c43      	adds	r3, r0, #1
 8009224:	4604      	mov	r4, r0
 8009226:	d158      	bne.n	80092da <_malloc_r+0xf6>
 8009228:	f8d8 4000 	ldr.w	r4, [r8]
 800922c:	4627      	mov	r7, r4
 800922e:	2f00      	cmp	r7, #0
 8009230:	d143      	bne.n	80092ba <_malloc_r+0xd6>
 8009232:	2c00      	cmp	r4, #0
 8009234:	d04b      	beq.n	80092ce <_malloc_r+0xea>
 8009236:	6823      	ldr	r3, [r4, #0]
 8009238:	4639      	mov	r1, r7
 800923a:	4630      	mov	r0, r6
 800923c:	eb04 0903 	add.w	r9, r4, r3
 8009240:	f000 fdf4 	bl	8009e2c <_sbrk_r>
 8009244:	4581      	cmp	r9, r0
 8009246:	d142      	bne.n	80092ce <_malloc_r+0xea>
 8009248:	6821      	ldr	r1, [r4, #0]
 800924a:	1a6d      	subs	r5, r5, r1
 800924c:	4629      	mov	r1, r5
 800924e:	4630      	mov	r0, r6
 8009250:	f7ff ffa6 	bl	80091a0 <sbrk_aligned>
 8009254:	3001      	adds	r0, #1
 8009256:	d03a      	beq.n	80092ce <_malloc_r+0xea>
 8009258:	6823      	ldr	r3, [r4, #0]
 800925a:	442b      	add	r3, r5
 800925c:	6023      	str	r3, [r4, #0]
 800925e:	f8d8 3000 	ldr.w	r3, [r8]
 8009262:	685a      	ldr	r2, [r3, #4]
 8009264:	bb62      	cbnz	r2, 80092c0 <_malloc_r+0xdc>
 8009266:	f8c8 7000 	str.w	r7, [r8]
 800926a:	e00f      	b.n	800928c <_malloc_r+0xa8>
 800926c:	6822      	ldr	r2, [r4, #0]
 800926e:	1b52      	subs	r2, r2, r5
 8009270:	d420      	bmi.n	80092b4 <_malloc_r+0xd0>
 8009272:	2a0b      	cmp	r2, #11
 8009274:	d917      	bls.n	80092a6 <_malloc_r+0xc2>
 8009276:	1961      	adds	r1, r4, r5
 8009278:	42a3      	cmp	r3, r4
 800927a:	6025      	str	r5, [r4, #0]
 800927c:	bf18      	it	ne
 800927e:	6059      	strne	r1, [r3, #4]
 8009280:	6863      	ldr	r3, [r4, #4]
 8009282:	bf08      	it	eq
 8009284:	f8c8 1000 	streq.w	r1, [r8]
 8009288:	5162      	str	r2, [r4, r5]
 800928a:	604b      	str	r3, [r1, #4]
 800928c:	4630      	mov	r0, r6
 800928e:	f000 f82f 	bl	80092f0 <__malloc_unlock>
 8009292:	f104 000b 	add.w	r0, r4, #11
 8009296:	1d23      	adds	r3, r4, #4
 8009298:	f020 0007 	bic.w	r0, r0, #7
 800929c:	1ac2      	subs	r2, r0, r3
 800929e:	bf1c      	itt	ne
 80092a0:	1a1b      	subne	r3, r3, r0
 80092a2:	50a3      	strne	r3, [r4, r2]
 80092a4:	e7af      	b.n	8009206 <_malloc_r+0x22>
 80092a6:	6862      	ldr	r2, [r4, #4]
 80092a8:	42a3      	cmp	r3, r4
 80092aa:	bf0c      	ite	eq
 80092ac:	f8c8 2000 	streq.w	r2, [r8]
 80092b0:	605a      	strne	r2, [r3, #4]
 80092b2:	e7eb      	b.n	800928c <_malloc_r+0xa8>
 80092b4:	4623      	mov	r3, r4
 80092b6:	6864      	ldr	r4, [r4, #4]
 80092b8:	e7ae      	b.n	8009218 <_malloc_r+0x34>
 80092ba:	463c      	mov	r4, r7
 80092bc:	687f      	ldr	r7, [r7, #4]
 80092be:	e7b6      	b.n	800922e <_malloc_r+0x4a>
 80092c0:	461a      	mov	r2, r3
 80092c2:	685b      	ldr	r3, [r3, #4]
 80092c4:	42a3      	cmp	r3, r4
 80092c6:	d1fb      	bne.n	80092c0 <_malloc_r+0xdc>
 80092c8:	2300      	movs	r3, #0
 80092ca:	6053      	str	r3, [r2, #4]
 80092cc:	e7de      	b.n	800928c <_malloc_r+0xa8>
 80092ce:	230c      	movs	r3, #12
 80092d0:	6033      	str	r3, [r6, #0]
 80092d2:	4630      	mov	r0, r6
 80092d4:	f000 f80c 	bl	80092f0 <__malloc_unlock>
 80092d8:	e794      	b.n	8009204 <_malloc_r+0x20>
 80092da:	6005      	str	r5, [r0, #0]
 80092dc:	e7d6      	b.n	800928c <_malloc_r+0xa8>
 80092de:	bf00      	nop
 80092e0:	200009ec 	.word	0x200009ec

080092e4 <__malloc_lock>:
 80092e4:	4801      	ldr	r0, [pc, #4]	@ (80092ec <__malloc_lock+0x8>)
 80092e6:	f7ff b920 	b.w	800852a <__retarget_lock_acquire_recursive>
 80092ea:	bf00      	nop
 80092ec:	200009e4 	.word	0x200009e4

080092f0 <__malloc_unlock>:
 80092f0:	4801      	ldr	r0, [pc, #4]	@ (80092f8 <__malloc_unlock+0x8>)
 80092f2:	f7ff b91b 	b.w	800852c <__retarget_lock_release_recursive>
 80092f6:	bf00      	nop
 80092f8:	200009e4 	.word	0x200009e4

080092fc <_Balloc>:
 80092fc:	b570      	push	{r4, r5, r6, lr}
 80092fe:	69c6      	ldr	r6, [r0, #28]
 8009300:	4604      	mov	r4, r0
 8009302:	460d      	mov	r5, r1
 8009304:	b976      	cbnz	r6, 8009324 <_Balloc+0x28>
 8009306:	2010      	movs	r0, #16
 8009308:	f7ff ff42 	bl	8009190 <malloc>
 800930c:	4602      	mov	r2, r0
 800930e:	61e0      	str	r0, [r4, #28]
 8009310:	b920      	cbnz	r0, 800931c <_Balloc+0x20>
 8009312:	4b18      	ldr	r3, [pc, #96]	@ (8009374 <_Balloc+0x78>)
 8009314:	4818      	ldr	r0, [pc, #96]	@ (8009378 <_Balloc+0x7c>)
 8009316:	216b      	movs	r1, #107	@ 0x6b
 8009318:	f000 fda6 	bl	8009e68 <__assert_func>
 800931c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009320:	6006      	str	r6, [r0, #0]
 8009322:	60c6      	str	r6, [r0, #12]
 8009324:	69e6      	ldr	r6, [r4, #28]
 8009326:	68f3      	ldr	r3, [r6, #12]
 8009328:	b183      	cbz	r3, 800934c <_Balloc+0x50>
 800932a:	69e3      	ldr	r3, [r4, #28]
 800932c:	68db      	ldr	r3, [r3, #12]
 800932e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009332:	b9b8      	cbnz	r0, 8009364 <_Balloc+0x68>
 8009334:	2101      	movs	r1, #1
 8009336:	fa01 f605 	lsl.w	r6, r1, r5
 800933a:	1d72      	adds	r2, r6, #5
 800933c:	0092      	lsls	r2, r2, #2
 800933e:	4620      	mov	r0, r4
 8009340:	f000 fdb0 	bl	8009ea4 <_calloc_r>
 8009344:	b160      	cbz	r0, 8009360 <_Balloc+0x64>
 8009346:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800934a:	e00e      	b.n	800936a <_Balloc+0x6e>
 800934c:	2221      	movs	r2, #33	@ 0x21
 800934e:	2104      	movs	r1, #4
 8009350:	4620      	mov	r0, r4
 8009352:	f000 fda7 	bl	8009ea4 <_calloc_r>
 8009356:	69e3      	ldr	r3, [r4, #28]
 8009358:	60f0      	str	r0, [r6, #12]
 800935a:	68db      	ldr	r3, [r3, #12]
 800935c:	2b00      	cmp	r3, #0
 800935e:	d1e4      	bne.n	800932a <_Balloc+0x2e>
 8009360:	2000      	movs	r0, #0
 8009362:	bd70      	pop	{r4, r5, r6, pc}
 8009364:	6802      	ldr	r2, [r0, #0]
 8009366:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800936a:	2300      	movs	r3, #0
 800936c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009370:	e7f7      	b.n	8009362 <_Balloc+0x66>
 8009372:	bf00      	nop
 8009374:	0800a9ba 	.word	0x0800a9ba
 8009378:	0800aa3a 	.word	0x0800aa3a

0800937c <_Bfree>:
 800937c:	b570      	push	{r4, r5, r6, lr}
 800937e:	69c6      	ldr	r6, [r0, #28]
 8009380:	4605      	mov	r5, r0
 8009382:	460c      	mov	r4, r1
 8009384:	b976      	cbnz	r6, 80093a4 <_Bfree+0x28>
 8009386:	2010      	movs	r0, #16
 8009388:	f7ff ff02 	bl	8009190 <malloc>
 800938c:	4602      	mov	r2, r0
 800938e:	61e8      	str	r0, [r5, #28]
 8009390:	b920      	cbnz	r0, 800939c <_Bfree+0x20>
 8009392:	4b09      	ldr	r3, [pc, #36]	@ (80093b8 <_Bfree+0x3c>)
 8009394:	4809      	ldr	r0, [pc, #36]	@ (80093bc <_Bfree+0x40>)
 8009396:	218f      	movs	r1, #143	@ 0x8f
 8009398:	f000 fd66 	bl	8009e68 <__assert_func>
 800939c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80093a0:	6006      	str	r6, [r0, #0]
 80093a2:	60c6      	str	r6, [r0, #12]
 80093a4:	b13c      	cbz	r4, 80093b6 <_Bfree+0x3a>
 80093a6:	69eb      	ldr	r3, [r5, #28]
 80093a8:	6862      	ldr	r2, [r4, #4]
 80093aa:	68db      	ldr	r3, [r3, #12]
 80093ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80093b0:	6021      	str	r1, [r4, #0]
 80093b2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80093b6:	bd70      	pop	{r4, r5, r6, pc}
 80093b8:	0800a9ba 	.word	0x0800a9ba
 80093bc:	0800aa3a 	.word	0x0800aa3a

080093c0 <__multadd>:
 80093c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093c4:	690d      	ldr	r5, [r1, #16]
 80093c6:	4607      	mov	r7, r0
 80093c8:	460c      	mov	r4, r1
 80093ca:	461e      	mov	r6, r3
 80093cc:	f101 0c14 	add.w	ip, r1, #20
 80093d0:	2000      	movs	r0, #0
 80093d2:	f8dc 3000 	ldr.w	r3, [ip]
 80093d6:	b299      	uxth	r1, r3
 80093d8:	fb02 6101 	mla	r1, r2, r1, r6
 80093dc:	0c1e      	lsrs	r6, r3, #16
 80093de:	0c0b      	lsrs	r3, r1, #16
 80093e0:	fb02 3306 	mla	r3, r2, r6, r3
 80093e4:	b289      	uxth	r1, r1
 80093e6:	3001      	adds	r0, #1
 80093e8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80093ec:	4285      	cmp	r5, r0
 80093ee:	f84c 1b04 	str.w	r1, [ip], #4
 80093f2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80093f6:	dcec      	bgt.n	80093d2 <__multadd+0x12>
 80093f8:	b30e      	cbz	r6, 800943e <__multadd+0x7e>
 80093fa:	68a3      	ldr	r3, [r4, #8]
 80093fc:	42ab      	cmp	r3, r5
 80093fe:	dc19      	bgt.n	8009434 <__multadd+0x74>
 8009400:	6861      	ldr	r1, [r4, #4]
 8009402:	4638      	mov	r0, r7
 8009404:	3101      	adds	r1, #1
 8009406:	f7ff ff79 	bl	80092fc <_Balloc>
 800940a:	4680      	mov	r8, r0
 800940c:	b928      	cbnz	r0, 800941a <__multadd+0x5a>
 800940e:	4602      	mov	r2, r0
 8009410:	4b0c      	ldr	r3, [pc, #48]	@ (8009444 <__multadd+0x84>)
 8009412:	480d      	ldr	r0, [pc, #52]	@ (8009448 <__multadd+0x88>)
 8009414:	21ba      	movs	r1, #186	@ 0xba
 8009416:	f000 fd27 	bl	8009e68 <__assert_func>
 800941a:	6922      	ldr	r2, [r4, #16]
 800941c:	3202      	adds	r2, #2
 800941e:	f104 010c 	add.w	r1, r4, #12
 8009422:	0092      	lsls	r2, r2, #2
 8009424:	300c      	adds	r0, #12
 8009426:	f000 fd11 	bl	8009e4c <memcpy>
 800942a:	4621      	mov	r1, r4
 800942c:	4638      	mov	r0, r7
 800942e:	f7ff ffa5 	bl	800937c <_Bfree>
 8009432:	4644      	mov	r4, r8
 8009434:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009438:	3501      	adds	r5, #1
 800943a:	615e      	str	r6, [r3, #20]
 800943c:	6125      	str	r5, [r4, #16]
 800943e:	4620      	mov	r0, r4
 8009440:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009444:	0800aa29 	.word	0x0800aa29
 8009448:	0800aa3a 	.word	0x0800aa3a

0800944c <__hi0bits>:
 800944c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009450:	4603      	mov	r3, r0
 8009452:	bf36      	itet	cc
 8009454:	0403      	lslcc	r3, r0, #16
 8009456:	2000      	movcs	r0, #0
 8009458:	2010      	movcc	r0, #16
 800945a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800945e:	bf3c      	itt	cc
 8009460:	021b      	lslcc	r3, r3, #8
 8009462:	3008      	addcc	r0, #8
 8009464:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009468:	bf3c      	itt	cc
 800946a:	011b      	lslcc	r3, r3, #4
 800946c:	3004      	addcc	r0, #4
 800946e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009472:	bf3c      	itt	cc
 8009474:	009b      	lslcc	r3, r3, #2
 8009476:	3002      	addcc	r0, #2
 8009478:	2b00      	cmp	r3, #0
 800947a:	db05      	blt.n	8009488 <__hi0bits+0x3c>
 800947c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009480:	f100 0001 	add.w	r0, r0, #1
 8009484:	bf08      	it	eq
 8009486:	2020      	moveq	r0, #32
 8009488:	4770      	bx	lr

0800948a <__lo0bits>:
 800948a:	6803      	ldr	r3, [r0, #0]
 800948c:	4602      	mov	r2, r0
 800948e:	f013 0007 	ands.w	r0, r3, #7
 8009492:	d00b      	beq.n	80094ac <__lo0bits+0x22>
 8009494:	07d9      	lsls	r1, r3, #31
 8009496:	d421      	bmi.n	80094dc <__lo0bits+0x52>
 8009498:	0798      	lsls	r0, r3, #30
 800949a:	bf49      	itett	mi
 800949c:	085b      	lsrmi	r3, r3, #1
 800949e:	089b      	lsrpl	r3, r3, #2
 80094a0:	2001      	movmi	r0, #1
 80094a2:	6013      	strmi	r3, [r2, #0]
 80094a4:	bf5c      	itt	pl
 80094a6:	6013      	strpl	r3, [r2, #0]
 80094a8:	2002      	movpl	r0, #2
 80094aa:	4770      	bx	lr
 80094ac:	b299      	uxth	r1, r3
 80094ae:	b909      	cbnz	r1, 80094b4 <__lo0bits+0x2a>
 80094b0:	0c1b      	lsrs	r3, r3, #16
 80094b2:	2010      	movs	r0, #16
 80094b4:	b2d9      	uxtb	r1, r3
 80094b6:	b909      	cbnz	r1, 80094bc <__lo0bits+0x32>
 80094b8:	3008      	adds	r0, #8
 80094ba:	0a1b      	lsrs	r3, r3, #8
 80094bc:	0719      	lsls	r1, r3, #28
 80094be:	bf04      	itt	eq
 80094c0:	091b      	lsreq	r3, r3, #4
 80094c2:	3004      	addeq	r0, #4
 80094c4:	0799      	lsls	r1, r3, #30
 80094c6:	bf04      	itt	eq
 80094c8:	089b      	lsreq	r3, r3, #2
 80094ca:	3002      	addeq	r0, #2
 80094cc:	07d9      	lsls	r1, r3, #31
 80094ce:	d403      	bmi.n	80094d8 <__lo0bits+0x4e>
 80094d0:	085b      	lsrs	r3, r3, #1
 80094d2:	f100 0001 	add.w	r0, r0, #1
 80094d6:	d003      	beq.n	80094e0 <__lo0bits+0x56>
 80094d8:	6013      	str	r3, [r2, #0]
 80094da:	4770      	bx	lr
 80094dc:	2000      	movs	r0, #0
 80094de:	4770      	bx	lr
 80094e0:	2020      	movs	r0, #32
 80094e2:	4770      	bx	lr

080094e4 <__i2b>:
 80094e4:	b510      	push	{r4, lr}
 80094e6:	460c      	mov	r4, r1
 80094e8:	2101      	movs	r1, #1
 80094ea:	f7ff ff07 	bl	80092fc <_Balloc>
 80094ee:	4602      	mov	r2, r0
 80094f0:	b928      	cbnz	r0, 80094fe <__i2b+0x1a>
 80094f2:	4b05      	ldr	r3, [pc, #20]	@ (8009508 <__i2b+0x24>)
 80094f4:	4805      	ldr	r0, [pc, #20]	@ (800950c <__i2b+0x28>)
 80094f6:	f240 1145 	movw	r1, #325	@ 0x145
 80094fa:	f000 fcb5 	bl	8009e68 <__assert_func>
 80094fe:	2301      	movs	r3, #1
 8009500:	6144      	str	r4, [r0, #20]
 8009502:	6103      	str	r3, [r0, #16]
 8009504:	bd10      	pop	{r4, pc}
 8009506:	bf00      	nop
 8009508:	0800aa29 	.word	0x0800aa29
 800950c:	0800aa3a 	.word	0x0800aa3a

08009510 <__multiply>:
 8009510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009514:	4617      	mov	r7, r2
 8009516:	690a      	ldr	r2, [r1, #16]
 8009518:	693b      	ldr	r3, [r7, #16]
 800951a:	429a      	cmp	r2, r3
 800951c:	bfa8      	it	ge
 800951e:	463b      	movge	r3, r7
 8009520:	4689      	mov	r9, r1
 8009522:	bfa4      	itt	ge
 8009524:	460f      	movge	r7, r1
 8009526:	4699      	movge	r9, r3
 8009528:	693d      	ldr	r5, [r7, #16]
 800952a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800952e:	68bb      	ldr	r3, [r7, #8]
 8009530:	6879      	ldr	r1, [r7, #4]
 8009532:	eb05 060a 	add.w	r6, r5, sl
 8009536:	42b3      	cmp	r3, r6
 8009538:	b085      	sub	sp, #20
 800953a:	bfb8      	it	lt
 800953c:	3101      	addlt	r1, #1
 800953e:	f7ff fedd 	bl	80092fc <_Balloc>
 8009542:	b930      	cbnz	r0, 8009552 <__multiply+0x42>
 8009544:	4602      	mov	r2, r0
 8009546:	4b41      	ldr	r3, [pc, #260]	@ (800964c <__multiply+0x13c>)
 8009548:	4841      	ldr	r0, [pc, #260]	@ (8009650 <__multiply+0x140>)
 800954a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800954e:	f000 fc8b 	bl	8009e68 <__assert_func>
 8009552:	f100 0414 	add.w	r4, r0, #20
 8009556:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800955a:	4623      	mov	r3, r4
 800955c:	2200      	movs	r2, #0
 800955e:	4573      	cmp	r3, lr
 8009560:	d320      	bcc.n	80095a4 <__multiply+0x94>
 8009562:	f107 0814 	add.w	r8, r7, #20
 8009566:	f109 0114 	add.w	r1, r9, #20
 800956a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800956e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009572:	9302      	str	r3, [sp, #8]
 8009574:	1beb      	subs	r3, r5, r7
 8009576:	3b15      	subs	r3, #21
 8009578:	f023 0303 	bic.w	r3, r3, #3
 800957c:	3304      	adds	r3, #4
 800957e:	3715      	adds	r7, #21
 8009580:	42bd      	cmp	r5, r7
 8009582:	bf38      	it	cc
 8009584:	2304      	movcc	r3, #4
 8009586:	9301      	str	r3, [sp, #4]
 8009588:	9b02      	ldr	r3, [sp, #8]
 800958a:	9103      	str	r1, [sp, #12]
 800958c:	428b      	cmp	r3, r1
 800958e:	d80c      	bhi.n	80095aa <__multiply+0x9a>
 8009590:	2e00      	cmp	r6, #0
 8009592:	dd03      	ble.n	800959c <__multiply+0x8c>
 8009594:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009598:	2b00      	cmp	r3, #0
 800959a:	d055      	beq.n	8009648 <__multiply+0x138>
 800959c:	6106      	str	r6, [r0, #16]
 800959e:	b005      	add	sp, #20
 80095a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095a4:	f843 2b04 	str.w	r2, [r3], #4
 80095a8:	e7d9      	b.n	800955e <__multiply+0x4e>
 80095aa:	f8b1 a000 	ldrh.w	sl, [r1]
 80095ae:	f1ba 0f00 	cmp.w	sl, #0
 80095b2:	d01f      	beq.n	80095f4 <__multiply+0xe4>
 80095b4:	46c4      	mov	ip, r8
 80095b6:	46a1      	mov	r9, r4
 80095b8:	2700      	movs	r7, #0
 80095ba:	f85c 2b04 	ldr.w	r2, [ip], #4
 80095be:	f8d9 3000 	ldr.w	r3, [r9]
 80095c2:	fa1f fb82 	uxth.w	fp, r2
 80095c6:	b29b      	uxth	r3, r3
 80095c8:	fb0a 330b 	mla	r3, sl, fp, r3
 80095cc:	443b      	add	r3, r7
 80095ce:	f8d9 7000 	ldr.w	r7, [r9]
 80095d2:	0c12      	lsrs	r2, r2, #16
 80095d4:	0c3f      	lsrs	r7, r7, #16
 80095d6:	fb0a 7202 	mla	r2, sl, r2, r7
 80095da:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80095de:	b29b      	uxth	r3, r3
 80095e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80095e4:	4565      	cmp	r5, ip
 80095e6:	f849 3b04 	str.w	r3, [r9], #4
 80095ea:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80095ee:	d8e4      	bhi.n	80095ba <__multiply+0xaa>
 80095f0:	9b01      	ldr	r3, [sp, #4]
 80095f2:	50e7      	str	r7, [r4, r3]
 80095f4:	9b03      	ldr	r3, [sp, #12]
 80095f6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80095fa:	3104      	adds	r1, #4
 80095fc:	f1b9 0f00 	cmp.w	r9, #0
 8009600:	d020      	beq.n	8009644 <__multiply+0x134>
 8009602:	6823      	ldr	r3, [r4, #0]
 8009604:	4647      	mov	r7, r8
 8009606:	46a4      	mov	ip, r4
 8009608:	f04f 0a00 	mov.w	sl, #0
 800960c:	f8b7 b000 	ldrh.w	fp, [r7]
 8009610:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009614:	fb09 220b 	mla	r2, r9, fp, r2
 8009618:	4452      	add	r2, sl
 800961a:	b29b      	uxth	r3, r3
 800961c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009620:	f84c 3b04 	str.w	r3, [ip], #4
 8009624:	f857 3b04 	ldr.w	r3, [r7], #4
 8009628:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800962c:	f8bc 3000 	ldrh.w	r3, [ip]
 8009630:	fb09 330a 	mla	r3, r9, sl, r3
 8009634:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009638:	42bd      	cmp	r5, r7
 800963a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800963e:	d8e5      	bhi.n	800960c <__multiply+0xfc>
 8009640:	9a01      	ldr	r2, [sp, #4]
 8009642:	50a3      	str	r3, [r4, r2]
 8009644:	3404      	adds	r4, #4
 8009646:	e79f      	b.n	8009588 <__multiply+0x78>
 8009648:	3e01      	subs	r6, #1
 800964a:	e7a1      	b.n	8009590 <__multiply+0x80>
 800964c:	0800aa29 	.word	0x0800aa29
 8009650:	0800aa3a 	.word	0x0800aa3a

08009654 <__pow5mult>:
 8009654:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009658:	4615      	mov	r5, r2
 800965a:	f012 0203 	ands.w	r2, r2, #3
 800965e:	4607      	mov	r7, r0
 8009660:	460e      	mov	r6, r1
 8009662:	d007      	beq.n	8009674 <__pow5mult+0x20>
 8009664:	4c25      	ldr	r4, [pc, #148]	@ (80096fc <__pow5mult+0xa8>)
 8009666:	3a01      	subs	r2, #1
 8009668:	2300      	movs	r3, #0
 800966a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800966e:	f7ff fea7 	bl	80093c0 <__multadd>
 8009672:	4606      	mov	r6, r0
 8009674:	10ad      	asrs	r5, r5, #2
 8009676:	d03d      	beq.n	80096f4 <__pow5mult+0xa0>
 8009678:	69fc      	ldr	r4, [r7, #28]
 800967a:	b97c      	cbnz	r4, 800969c <__pow5mult+0x48>
 800967c:	2010      	movs	r0, #16
 800967e:	f7ff fd87 	bl	8009190 <malloc>
 8009682:	4602      	mov	r2, r0
 8009684:	61f8      	str	r0, [r7, #28]
 8009686:	b928      	cbnz	r0, 8009694 <__pow5mult+0x40>
 8009688:	4b1d      	ldr	r3, [pc, #116]	@ (8009700 <__pow5mult+0xac>)
 800968a:	481e      	ldr	r0, [pc, #120]	@ (8009704 <__pow5mult+0xb0>)
 800968c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009690:	f000 fbea 	bl	8009e68 <__assert_func>
 8009694:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009698:	6004      	str	r4, [r0, #0]
 800969a:	60c4      	str	r4, [r0, #12]
 800969c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80096a0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80096a4:	b94c      	cbnz	r4, 80096ba <__pow5mult+0x66>
 80096a6:	f240 2171 	movw	r1, #625	@ 0x271
 80096aa:	4638      	mov	r0, r7
 80096ac:	f7ff ff1a 	bl	80094e4 <__i2b>
 80096b0:	2300      	movs	r3, #0
 80096b2:	f8c8 0008 	str.w	r0, [r8, #8]
 80096b6:	4604      	mov	r4, r0
 80096b8:	6003      	str	r3, [r0, #0]
 80096ba:	f04f 0900 	mov.w	r9, #0
 80096be:	07eb      	lsls	r3, r5, #31
 80096c0:	d50a      	bpl.n	80096d8 <__pow5mult+0x84>
 80096c2:	4631      	mov	r1, r6
 80096c4:	4622      	mov	r2, r4
 80096c6:	4638      	mov	r0, r7
 80096c8:	f7ff ff22 	bl	8009510 <__multiply>
 80096cc:	4631      	mov	r1, r6
 80096ce:	4680      	mov	r8, r0
 80096d0:	4638      	mov	r0, r7
 80096d2:	f7ff fe53 	bl	800937c <_Bfree>
 80096d6:	4646      	mov	r6, r8
 80096d8:	106d      	asrs	r5, r5, #1
 80096da:	d00b      	beq.n	80096f4 <__pow5mult+0xa0>
 80096dc:	6820      	ldr	r0, [r4, #0]
 80096de:	b938      	cbnz	r0, 80096f0 <__pow5mult+0x9c>
 80096e0:	4622      	mov	r2, r4
 80096e2:	4621      	mov	r1, r4
 80096e4:	4638      	mov	r0, r7
 80096e6:	f7ff ff13 	bl	8009510 <__multiply>
 80096ea:	6020      	str	r0, [r4, #0]
 80096ec:	f8c0 9000 	str.w	r9, [r0]
 80096f0:	4604      	mov	r4, r0
 80096f2:	e7e4      	b.n	80096be <__pow5mult+0x6a>
 80096f4:	4630      	mov	r0, r6
 80096f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80096fa:	bf00      	nop
 80096fc:	0800aaec 	.word	0x0800aaec
 8009700:	0800a9ba 	.word	0x0800a9ba
 8009704:	0800aa3a 	.word	0x0800aa3a

08009708 <__lshift>:
 8009708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800970c:	460c      	mov	r4, r1
 800970e:	6849      	ldr	r1, [r1, #4]
 8009710:	6923      	ldr	r3, [r4, #16]
 8009712:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009716:	68a3      	ldr	r3, [r4, #8]
 8009718:	4607      	mov	r7, r0
 800971a:	4691      	mov	r9, r2
 800971c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009720:	f108 0601 	add.w	r6, r8, #1
 8009724:	42b3      	cmp	r3, r6
 8009726:	db0b      	blt.n	8009740 <__lshift+0x38>
 8009728:	4638      	mov	r0, r7
 800972a:	f7ff fde7 	bl	80092fc <_Balloc>
 800972e:	4605      	mov	r5, r0
 8009730:	b948      	cbnz	r0, 8009746 <__lshift+0x3e>
 8009732:	4602      	mov	r2, r0
 8009734:	4b28      	ldr	r3, [pc, #160]	@ (80097d8 <__lshift+0xd0>)
 8009736:	4829      	ldr	r0, [pc, #164]	@ (80097dc <__lshift+0xd4>)
 8009738:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800973c:	f000 fb94 	bl	8009e68 <__assert_func>
 8009740:	3101      	adds	r1, #1
 8009742:	005b      	lsls	r3, r3, #1
 8009744:	e7ee      	b.n	8009724 <__lshift+0x1c>
 8009746:	2300      	movs	r3, #0
 8009748:	f100 0114 	add.w	r1, r0, #20
 800974c:	f100 0210 	add.w	r2, r0, #16
 8009750:	4618      	mov	r0, r3
 8009752:	4553      	cmp	r3, sl
 8009754:	db33      	blt.n	80097be <__lshift+0xb6>
 8009756:	6920      	ldr	r0, [r4, #16]
 8009758:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800975c:	f104 0314 	add.w	r3, r4, #20
 8009760:	f019 091f 	ands.w	r9, r9, #31
 8009764:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009768:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800976c:	d02b      	beq.n	80097c6 <__lshift+0xbe>
 800976e:	f1c9 0e20 	rsb	lr, r9, #32
 8009772:	468a      	mov	sl, r1
 8009774:	2200      	movs	r2, #0
 8009776:	6818      	ldr	r0, [r3, #0]
 8009778:	fa00 f009 	lsl.w	r0, r0, r9
 800977c:	4310      	orrs	r0, r2
 800977e:	f84a 0b04 	str.w	r0, [sl], #4
 8009782:	f853 2b04 	ldr.w	r2, [r3], #4
 8009786:	459c      	cmp	ip, r3
 8009788:	fa22 f20e 	lsr.w	r2, r2, lr
 800978c:	d8f3      	bhi.n	8009776 <__lshift+0x6e>
 800978e:	ebac 0304 	sub.w	r3, ip, r4
 8009792:	3b15      	subs	r3, #21
 8009794:	f023 0303 	bic.w	r3, r3, #3
 8009798:	3304      	adds	r3, #4
 800979a:	f104 0015 	add.w	r0, r4, #21
 800979e:	4560      	cmp	r0, ip
 80097a0:	bf88      	it	hi
 80097a2:	2304      	movhi	r3, #4
 80097a4:	50ca      	str	r2, [r1, r3]
 80097a6:	b10a      	cbz	r2, 80097ac <__lshift+0xa4>
 80097a8:	f108 0602 	add.w	r6, r8, #2
 80097ac:	3e01      	subs	r6, #1
 80097ae:	4638      	mov	r0, r7
 80097b0:	612e      	str	r6, [r5, #16]
 80097b2:	4621      	mov	r1, r4
 80097b4:	f7ff fde2 	bl	800937c <_Bfree>
 80097b8:	4628      	mov	r0, r5
 80097ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097be:	f842 0f04 	str.w	r0, [r2, #4]!
 80097c2:	3301      	adds	r3, #1
 80097c4:	e7c5      	b.n	8009752 <__lshift+0x4a>
 80097c6:	3904      	subs	r1, #4
 80097c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80097cc:	f841 2f04 	str.w	r2, [r1, #4]!
 80097d0:	459c      	cmp	ip, r3
 80097d2:	d8f9      	bhi.n	80097c8 <__lshift+0xc0>
 80097d4:	e7ea      	b.n	80097ac <__lshift+0xa4>
 80097d6:	bf00      	nop
 80097d8:	0800aa29 	.word	0x0800aa29
 80097dc:	0800aa3a 	.word	0x0800aa3a

080097e0 <__mcmp>:
 80097e0:	690a      	ldr	r2, [r1, #16]
 80097e2:	4603      	mov	r3, r0
 80097e4:	6900      	ldr	r0, [r0, #16]
 80097e6:	1a80      	subs	r0, r0, r2
 80097e8:	b530      	push	{r4, r5, lr}
 80097ea:	d10e      	bne.n	800980a <__mcmp+0x2a>
 80097ec:	3314      	adds	r3, #20
 80097ee:	3114      	adds	r1, #20
 80097f0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80097f4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80097f8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80097fc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009800:	4295      	cmp	r5, r2
 8009802:	d003      	beq.n	800980c <__mcmp+0x2c>
 8009804:	d205      	bcs.n	8009812 <__mcmp+0x32>
 8009806:	f04f 30ff 	mov.w	r0, #4294967295
 800980a:	bd30      	pop	{r4, r5, pc}
 800980c:	42a3      	cmp	r3, r4
 800980e:	d3f3      	bcc.n	80097f8 <__mcmp+0x18>
 8009810:	e7fb      	b.n	800980a <__mcmp+0x2a>
 8009812:	2001      	movs	r0, #1
 8009814:	e7f9      	b.n	800980a <__mcmp+0x2a>
	...

08009818 <__mdiff>:
 8009818:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800981c:	4689      	mov	r9, r1
 800981e:	4606      	mov	r6, r0
 8009820:	4611      	mov	r1, r2
 8009822:	4648      	mov	r0, r9
 8009824:	4614      	mov	r4, r2
 8009826:	f7ff ffdb 	bl	80097e0 <__mcmp>
 800982a:	1e05      	subs	r5, r0, #0
 800982c:	d112      	bne.n	8009854 <__mdiff+0x3c>
 800982e:	4629      	mov	r1, r5
 8009830:	4630      	mov	r0, r6
 8009832:	f7ff fd63 	bl	80092fc <_Balloc>
 8009836:	4602      	mov	r2, r0
 8009838:	b928      	cbnz	r0, 8009846 <__mdiff+0x2e>
 800983a:	4b3f      	ldr	r3, [pc, #252]	@ (8009938 <__mdiff+0x120>)
 800983c:	f240 2137 	movw	r1, #567	@ 0x237
 8009840:	483e      	ldr	r0, [pc, #248]	@ (800993c <__mdiff+0x124>)
 8009842:	f000 fb11 	bl	8009e68 <__assert_func>
 8009846:	2301      	movs	r3, #1
 8009848:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800984c:	4610      	mov	r0, r2
 800984e:	b003      	add	sp, #12
 8009850:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009854:	bfbc      	itt	lt
 8009856:	464b      	movlt	r3, r9
 8009858:	46a1      	movlt	r9, r4
 800985a:	4630      	mov	r0, r6
 800985c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009860:	bfba      	itte	lt
 8009862:	461c      	movlt	r4, r3
 8009864:	2501      	movlt	r5, #1
 8009866:	2500      	movge	r5, #0
 8009868:	f7ff fd48 	bl	80092fc <_Balloc>
 800986c:	4602      	mov	r2, r0
 800986e:	b918      	cbnz	r0, 8009878 <__mdiff+0x60>
 8009870:	4b31      	ldr	r3, [pc, #196]	@ (8009938 <__mdiff+0x120>)
 8009872:	f240 2145 	movw	r1, #581	@ 0x245
 8009876:	e7e3      	b.n	8009840 <__mdiff+0x28>
 8009878:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800987c:	6926      	ldr	r6, [r4, #16]
 800987e:	60c5      	str	r5, [r0, #12]
 8009880:	f109 0310 	add.w	r3, r9, #16
 8009884:	f109 0514 	add.w	r5, r9, #20
 8009888:	f104 0e14 	add.w	lr, r4, #20
 800988c:	f100 0b14 	add.w	fp, r0, #20
 8009890:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009894:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009898:	9301      	str	r3, [sp, #4]
 800989a:	46d9      	mov	r9, fp
 800989c:	f04f 0c00 	mov.w	ip, #0
 80098a0:	9b01      	ldr	r3, [sp, #4]
 80098a2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80098a6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80098aa:	9301      	str	r3, [sp, #4]
 80098ac:	fa1f f38a 	uxth.w	r3, sl
 80098b0:	4619      	mov	r1, r3
 80098b2:	b283      	uxth	r3, r0
 80098b4:	1acb      	subs	r3, r1, r3
 80098b6:	0c00      	lsrs	r0, r0, #16
 80098b8:	4463      	add	r3, ip
 80098ba:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80098be:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80098c2:	b29b      	uxth	r3, r3
 80098c4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80098c8:	4576      	cmp	r6, lr
 80098ca:	f849 3b04 	str.w	r3, [r9], #4
 80098ce:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80098d2:	d8e5      	bhi.n	80098a0 <__mdiff+0x88>
 80098d4:	1b33      	subs	r3, r6, r4
 80098d6:	3b15      	subs	r3, #21
 80098d8:	f023 0303 	bic.w	r3, r3, #3
 80098dc:	3415      	adds	r4, #21
 80098de:	3304      	adds	r3, #4
 80098e0:	42a6      	cmp	r6, r4
 80098e2:	bf38      	it	cc
 80098e4:	2304      	movcc	r3, #4
 80098e6:	441d      	add	r5, r3
 80098e8:	445b      	add	r3, fp
 80098ea:	461e      	mov	r6, r3
 80098ec:	462c      	mov	r4, r5
 80098ee:	4544      	cmp	r4, r8
 80098f0:	d30e      	bcc.n	8009910 <__mdiff+0xf8>
 80098f2:	f108 0103 	add.w	r1, r8, #3
 80098f6:	1b49      	subs	r1, r1, r5
 80098f8:	f021 0103 	bic.w	r1, r1, #3
 80098fc:	3d03      	subs	r5, #3
 80098fe:	45a8      	cmp	r8, r5
 8009900:	bf38      	it	cc
 8009902:	2100      	movcc	r1, #0
 8009904:	440b      	add	r3, r1
 8009906:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800990a:	b191      	cbz	r1, 8009932 <__mdiff+0x11a>
 800990c:	6117      	str	r7, [r2, #16]
 800990e:	e79d      	b.n	800984c <__mdiff+0x34>
 8009910:	f854 1b04 	ldr.w	r1, [r4], #4
 8009914:	46e6      	mov	lr, ip
 8009916:	0c08      	lsrs	r0, r1, #16
 8009918:	fa1c fc81 	uxtah	ip, ip, r1
 800991c:	4471      	add	r1, lr
 800991e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009922:	b289      	uxth	r1, r1
 8009924:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009928:	f846 1b04 	str.w	r1, [r6], #4
 800992c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009930:	e7dd      	b.n	80098ee <__mdiff+0xd6>
 8009932:	3f01      	subs	r7, #1
 8009934:	e7e7      	b.n	8009906 <__mdiff+0xee>
 8009936:	bf00      	nop
 8009938:	0800aa29 	.word	0x0800aa29
 800993c:	0800aa3a 	.word	0x0800aa3a

08009940 <__d2b>:
 8009940:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009944:	460f      	mov	r7, r1
 8009946:	2101      	movs	r1, #1
 8009948:	ec59 8b10 	vmov	r8, r9, d0
 800994c:	4616      	mov	r6, r2
 800994e:	f7ff fcd5 	bl	80092fc <_Balloc>
 8009952:	4604      	mov	r4, r0
 8009954:	b930      	cbnz	r0, 8009964 <__d2b+0x24>
 8009956:	4602      	mov	r2, r0
 8009958:	4b23      	ldr	r3, [pc, #140]	@ (80099e8 <__d2b+0xa8>)
 800995a:	4824      	ldr	r0, [pc, #144]	@ (80099ec <__d2b+0xac>)
 800995c:	f240 310f 	movw	r1, #783	@ 0x30f
 8009960:	f000 fa82 	bl	8009e68 <__assert_func>
 8009964:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009968:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800996c:	b10d      	cbz	r5, 8009972 <__d2b+0x32>
 800996e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009972:	9301      	str	r3, [sp, #4]
 8009974:	f1b8 0300 	subs.w	r3, r8, #0
 8009978:	d023      	beq.n	80099c2 <__d2b+0x82>
 800997a:	4668      	mov	r0, sp
 800997c:	9300      	str	r3, [sp, #0]
 800997e:	f7ff fd84 	bl	800948a <__lo0bits>
 8009982:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009986:	b1d0      	cbz	r0, 80099be <__d2b+0x7e>
 8009988:	f1c0 0320 	rsb	r3, r0, #32
 800998c:	fa02 f303 	lsl.w	r3, r2, r3
 8009990:	430b      	orrs	r3, r1
 8009992:	40c2      	lsrs	r2, r0
 8009994:	6163      	str	r3, [r4, #20]
 8009996:	9201      	str	r2, [sp, #4]
 8009998:	9b01      	ldr	r3, [sp, #4]
 800999a:	61a3      	str	r3, [r4, #24]
 800999c:	2b00      	cmp	r3, #0
 800999e:	bf0c      	ite	eq
 80099a0:	2201      	moveq	r2, #1
 80099a2:	2202      	movne	r2, #2
 80099a4:	6122      	str	r2, [r4, #16]
 80099a6:	b1a5      	cbz	r5, 80099d2 <__d2b+0x92>
 80099a8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80099ac:	4405      	add	r5, r0
 80099ae:	603d      	str	r5, [r7, #0]
 80099b0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80099b4:	6030      	str	r0, [r6, #0]
 80099b6:	4620      	mov	r0, r4
 80099b8:	b003      	add	sp, #12
 80099ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80099be:	6161      	str	r1, [r4, #20]
 80099c0:	e7ea      	b.n	8009998 <__d2b+0x58>
 80099c2:	a801      	add	r0, sp, #4
 80099c4:	f7ff fd61 	bl	800948a <__lo0bits>
 80099c8:	9b01      	ldr	r3, [sp, #4]
 80099ca:	6163      	str	r3, [r4, #20]
 80099cc:	3020      	adds	r0, #32
 80099ce:	2201      	movs	r2, #1
 80099d0:	e7e8      	b.n	80099a4 <__d2b+0x64>
 80099d2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80099d6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80099da:	6038      	str	r0, [r7, #0]
 80099dc:	6918      	ldr	r0, [r3, #16]
 80099de:	f7ff fd35 	bl	800944c <__hi0bits>
 80099e2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80099e6:	e7e5      	b.n	80099b4 <__d2b+0x74>
 80099e8:	0800aa29 	.word	0x0800aa29
 80099ec:	0800aa3a 	.word	0x0800aa3a

080099f0 <__ssputs_r>:
 80099f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80099f4:	688e      	ldr	r6, [r1, #8]
 80099f6:	461f      	mov	r7, r3
 80099f8:	42be      	cmp	r6, r7
 80099fa:	680b      	ldr	r3, [r1, #0]
 80099fc:	4682      	mov	sl, r0
 80099fe:	460c      	mov	r4, r1
 8009a00:	4690      	mov	r8, r2
 8009a02:	d82d      	bhi.n	8009a60 <__ssputs_r+0x70>
 8009a04:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009a08:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009a0c:	d026      	beq.n	8009a5c <__ssputs_r+0x6c>
 8009a0e:	6965      	ldr	r5, [r4, #20]
 8009a10:	6909      	ldr	r1, [r1, #16]
 8009a12:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009a16:	eba3 0901 	sub.w	r9, r3, r1
 8009a1a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009a1e:	1c7b      	adds	r3, r7, #1
 8009a20:	444b      	add	r3, r9
 8009a22:	106d      	asrs	r5, r5, #1
 8009a24:	429d      	cmp	r5, r3
 8009a26:	bf38      	it	cc
 8009a28:	461d      	movcc	r5, r3
 8009a2a:	0553      	lsls	r3, r2, #21
 8009a2c:	d527      	bpl.n	8009a7e <__ssputs_r+0x8e>
 8009a2e:	4629      	mov	r1, r5
 8009a30:	f7ff fbd8 	bl	80091e4 <_malloc_r>
 8009a34:	4606      	mov	r6, r0
 8009a36:	b360      	cbz	r0, 8009a92 <__ssputs_r+0xa2>
 8009a38:	6921      	ldr	r1, [r4, #16]
 8009a3a:	464a      	mov	r2, r9
 8009a3c:	f000 fa06 	bl	8009e4c <memcpy>
 8009a40:	89a3      	ldrh	r3, [r4, #12]
 8009a42:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009a46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a4a:	81a3      	strh	r3, [r4, #12]
 8009a4c:	6126      	str	r6, [r4, #16]
 8009a4e:	6165      	str	r5, [r4, #20]
 8009a50:	444e      	add	r6, r9
 8009a52:	eba5 0509 	sub.w	r5, r5, r9
 8009a56:	6026      	str	r6, [r4, #0]
 8009a58:	60a5      	str	r5, [r4, #8]
 8009a5a:	463e      	mov	r6, r7
 8009a5c:	42be      	cmp	r6, r7
 8009a5e:	d900      	bls.n	8009a62 <__ssputs_r+0x72>
 8009a60:	463e      	mov	r6, r7
 8009a62:	6820      	ldr	r0, [r4, #0]
 8009a64:	4632      	mov	r2, r6
 8009a66:	4641      	mov	r1, r8
 8009a68:	f000 f9c6 	bl	8009df8 <memmove>
 8009a6c:	68a3      	ldr	r3, [r4, #8]
 8009a6e:	1b9b      	subs	r3, r3, r6
 8009a70:	60a3      	str	r3, [r4, #8]
 8009a72:	6823      	ldr	r3, [r4, #0]
 8009a74:	4433      	add	r3, r6
 8009a76:	6023      	str	r3, [r4, #0]
 8009a78:	2000      	movs	r0, #0
 8009a7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a7e:	462a      	mov	r2, r5
 8009a80:	f000 fa36 	bl	8009ef0 <_realloc_r>
 8009a84:	4606      	mov	r6, r0
 8009a86:	2800      	cmp	r0, #0
 8009a88:	d1e0      	bne.n	8009a4c <__ssputs_r+0x5c>
 8009a8a:	6921      	ldr	r1, [r4, #16]
 8009a8c:	4650      	mov	r0, sl
 8009a8e:	f7ff fb35 	bl	80090fc <_free_r>
 8009a92:	230c      	movs	r3, #12
 8009a94:	f8ca 3000 	str.w	r3, [sl]
 8009a98:	89a3      	ldrh	r3, [r4, #12]
 8009a9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a9e:	81a3      	strh	r3, [r4, #12]
 8009aa0:	f04f 30ff 	mov.w	r0, #4294967295
 8009aa4:	e7e9      	b.n	8009a7a <__ssputs_r+0x8a>
	...

08009aa8 <_svfiprintf_r>:
 8009aa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009aac:	4698      	mov	r8, r3
 8009aae:	898b      	ldrh	r3, [r1, #12]
 8009ab0:	061b      	lsls	r3, r3, #24
 8009ab2:	b09d      	sub	sp, #116	@ 0x74
 8009ab4:	4607      	mov	r7, r0
 8009ab6:	460d      	mov	r5, r1
 8009ab8:	4614      	mov	r4, r2
 8009aba:	d510      	bpl.n	8009ade <_svfiprintf_r+0x36>
 8009abc:	690b      	ldr	r3, [r1, #16]
 8009abe:	b973      	cbnz	r3, 8009ade <_svfiprintf_r+0x36>
 8009ac0:	2140      	movs	r1, #64	@ 0x40
 8009ac2:	f7ff fb8f 	bl	80091e4 <_malloc_r>
 8009ac6:	6028      	str	r0, [r5, #0]
 8009ac8:	6128      	str	r0, [r5, #16]
 8009aca:	b930      	cbnz	r0, 8009ada <_svfiprintf_r+0x32>
 8009acc:	230c      	movs	r3, #12
 8009ace:	603b      	str	r3, [r7, #0]
 8009ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8009ad4:	b01d      	add	sp, #116	@ 0x74
 8009ad6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ada:	2340      	movs	r3, #64	@ 0x40
 8009adc:	616b      	str	r3, [r5, #20]
 8009ade:	2300      	movs	r3, #0
 8009ae0:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ae2:	2320      	movs	r3, #32
 8009ae4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009ae8:	f8cd 800c 	str.w	r8, [sp, #12]
 8009aec:	2330      	movs	r3, #48	@ 0x30
 8009aee:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009c8c <_svfiprintf_r+0x1e4>
 8009af2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009af6:	f04f 0901 	mov.w	r9, #1
 8009afa:	4623      	mov	r3, r4
 8009afc:	469a      	mov	sl, r3
 8009afe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b02:	b10a      	cbz	r2, 8009b08 <_svfiprintf_r+0x60>
 8009b04:	2a25      	cmp	r2, #37	@ 0x25
 8009b06:	d1f9      	bne.n	8009afc <_svfiprintf_r+0x54>
 8009b08:	ebba 0b04 	subs.w	fp, sl, r4
 8009b0c:	d00b      	beq.n	8009b26 <_svfiprintf_r+0x7e>
 8009b0e:	465b      	mov	r3, fp
 8009b10:	4622      	mov	r2, r4
 8009b12:	4629      	mov	r1, r5
 8009b14:	4638      	mov	r0, r7
 8009b16:	f7ff ff6b 	bl	80099f0 <__ssputs_r>
 8009b1a:	3001      	adds	r0, #1
 8009b1c:	f000 80a7 	beq.w	8009c6e <_svfiprintf_r+0x1c6>
 8009b20:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009b22:	445a      	add	r2, fp
 8009b24:	9209      	str	r2, [sp, #36]	@ 0x24
 8009b26:	f89a 3000 	ldrb.w	r3, [sl]
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	f000 809f 	beq.w	8009c6e <_svfiprintf_r+0x1c6>
 8009b30:	2300      	movs	r3, #0
 8009b32:	f04f 32ff 	mov.w	r2, #4294967295
 8009b36:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009b3a:	f10a 0a01 	add.w	sl, sl, #1
 8009b3e:	9304      	str	r3, [sp, #16]
 8009b40:	9307      	str	r3, [sp, #28]
 8009b42:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009b46:	931a      	str	r3, [sp, #104]	@ 0x68
 8009b48:	4654      	mov	r4, sl
 8009b4a:	2205      	movs	r2, #5
 8009b4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b50:	484e      	ldr	r0, [pc, #312]	@ (8009c8c <_svfiprintf_r+0x1e4>)
 8009b52:	f7f6 fb75 	bl	8000240 <memchr>
 8009b56:	9a04      	ldr	r2, [sp, #16]
 8009b58:	b9d8      	cbnz	r0, 8009b92 <_svfiprintf_r+0xea>
 8009b5a:	06d0      	lsls	r0, r2, #27
 8009b5c:	bf44      	itt	mi
 8009b5e:	2320      	movmi	r3, #32
 8009b60:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b64:	0711      	lsls	r1, r2, #28
 8009b66:	bf44      	itt	mi
 8009b68:	232b      	movmi	r3, #43	@ 0x2b
 8009b6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b6e:	f89a 3000 	ldrb.w	r3, [sl]
 8009b72:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b74:	d015      	beq.n	8009ba2 <_svfiprintf_r+0xfa>
 8009b76:	9a07      	ldr	r2, [sp, #28]
 8009b78:	4654      	mov	r4, sl
 8009b7a:	2000      	movs	r0, #0
 8009b7c:	f04f 0c0a 	mov.w	ip, #10
 8009b80:	4621      	mov	r1, r4
 8009b82:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b86:	3b30      	subs	r3, #48	@ 0x30
 8009b88:	2b09      	cmp	r3, #9
 8009b8a:	d94b      	bls.n	8009c24 <_svfiprintf_r+0x17c>
 8009b8c:	b1b0      	cbz	r0, 8009bbc <_svfiprintf_r+0x114>
 8009b8e:	9207      	str	r2, [sp, #28]
 8009b90:	e014      	b.n	8009bbc <_svfiprintf_r+0x114>
 8009b92:	eba0 0308 	sub.w	r3, r0, r8
 8009b96:	fa09 f303 	lsl.w	r3, r9, r3
 8009b9a:	4313      	orrs	r3, r2
 8009b9c:	9304      	str	r3, [sp, #16]
 8009b9e:	46a2      	mov	sl, r4
 8009ba0:	e7d2      	b.n	8009b48 <_svfiprintf_r+0xa0>
 8009ba2:	9b03      	ldr	r3, [sp, #12]
 8009ba4:	1d19      	adds	r1, r3, #4
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	9103      	str	r1, [sp, #12]
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	bfbb      	ittet	lt
 8009bae:	425b      	neglt	r3, r3
 8009bb0:	f042 0202 	orrlt.w	r2, r2, #2
 8009bb4:	9307      	strge	r3, [sp, #28]
 8009bb6:	9307      	strlt	r3, [sp, #28]
 8009bb8:	bfb8      	it	lt
 8009bba:	9204      	strlt	r2, [sp, #16]
 8009bbc:	7823      	ldrb	r3, [r4, #0]
 8009bbe:	2b2e      	cmp	r3, #46	@ 0x2e
 8009bc0:	d10a      	bne.n	8009bd8 <_svfiprintf_r+0x130>
 8009bc2:	7863      	ldrb	r3, [r4, #1]
 8009bc4:	2b2a      	cmp	r3, #42	@ 0x2a
 8009bc6:	d132      	bne.n	8009c2e <_svfiprintf_r+0x186>
 8009bc8:	9b03      	ldr	r3, [sp, #12]
 8009bca:	1d1a      	adds	r2, r3, #4
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	9203      	str	r2, [sp, #12]
 8009bd0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009bd4:	3402      	adds	r4, #2
 8009bd6:	9305      	str	r3, [sp, #20]
 8009bd8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009c9c <_svfiprintf_r+0x1f4>
 8009bdc:	7821      	ldrb	r1, [r4, #0]
 8009bde:	2203      	movs	r2, #3
 8009be0:	4650      	mov	r0, sl
 8009be2:	f7f6 fb2d 	bl	8000240 <memchr>
 8009be6:	b138      	cbz	r0, 8009bf8 <_svfiprintf_r+0x150>
 8009be8:	9b04      	ldr	r3, [sp, #16]
 8009bea:	eba0 000a 	sub.w	r0, r0, sl
 8009bee:	2240      	movs	r2, #64	@ 0x40
 8009bf0:	4082      	lsls	r2, r0
 8009bf2:	4313      	orrs	r3, r2
 8009bf4:	3401      	adds	r4, #1
 8009bf6:	9304      	str	r3, [sp, #16]
 8009bf8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bfc:	4824      	ldr	r0, [pc, #144]	@ (8009c90 <_svfiprintf_r+0x1e8>)
 8009bfe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009c02:	2206      	movs	r2, #6
 8009c04:	f7f6 fb1c 	bl	8000240 <memchr>
 8009c08:	2800      	cmp	r0, #0
 8009c0a:	d036      	beq.n	8009c7a <_svfiprintf_r+0x1d2>
 8009c0c:	4b21      	ldr	r3, [pc, #132]	@ (8009c94 <_svfiprintf_r+0x1ec>)
 8009c0e:	bb1b      	cbnz	r3, 8009c58 <_svfiprintf_r+0x1b0>
 8009c10:	9b03      	ldr	r3, [sp, #12]
 8009c12:	3307      	adds	r3, #7
 8009c14:	f023 0307 	bic.w	r3, r3, #7
 8009c18:	3308      	adds	r3, #8
 8009c1a:	9303      	str	r3, [sp, #12]
 8009c1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c1e:	4433      	add	r3, r6
 8009c20:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c22:	e76a      	b.n	8009afa <_svfiprintf_r+0x52>
 8009c24:	fb0c 3202 	mla	r2, ip, r2, r3
 8009c28:	460c      	mov	r4, r1
 8009c2a:	2001      	movs	r0, #1
 8009c2c:	e7a8      	b.n	8009b80 <_svfiprintf_r+0xd8>
 8009c2e:	2300      	movs	r3, #0
 8009c30:	3401      	adds	r4, #1
 8009c32:	9305      	str	r3, [sp, #20]
 8009c34:	4619      	mov	r1, r3
 8009c36:	f04f 0c0a 	mov.w	ip, #10
 8009c3a:	4620      	mov	r0, r4
 8009c3c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c40:	3a30      	subs	r2, #48	@ 0x30
 8009c42:	2a09      	cmp	r2, #9
 8009c44:	d903      	bls.n	8009c4e <_svfiprintf_r+0x1a6>
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d0c6      	beq.n	8009bd8 <_svfiprintf_r+0x130>
 8009c4a:	9105      	str	r1, [sp, #20]
 8009c4c:	e7c4      	b.n	8009bd8 <_svfiprintf_r+0x130>
 8009c4e:	fb0c 2101 	mla	r1, ip, r1, r2
 8009c52:	4604      	mov	r4, r0
 8009c54:	2301      	movs	r3, #1
 8009c56:	e7f0      	b.n	8009c3a <_svfiprintf_r+0x192>
 8009c58:	ab03      	add	r3, sp, #12
 8009c5a:	9300      	str	r3, [sp, #0]
 8009c5c:	462a      	mov	r2, r5
 8009c5e:	4b0e      	ldr	r3, [pc, #56]	@ (8009c98 <_svfiprintf_r+0x1f0>)
 8009c60:	a904      	add	r1, sp, #16
 8009c62:	4638      	mov	r0, r7
 8009c64:	f7fd fe98 	bl	8007998 <_printf_float>
 8009c68:	1c42      	adds	r2, r0, #1
 8009c6a:	4606      	mov	r6, r0
 8009c6c:	d1d6      	bne.n	8009c1c <_svfiprintf_r+0x174>
 8009c6e:	89ab      	ldrh	r3, [r5, #12]
 8009c70:	065b      	lsls	r3, r3, #25
 8009c72:	f53f af2d 	bmi.w	8009ad0 <_svfiprintf_r+0x28>
 8009c76:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009c78:	e72c      	b.n	8009ad4 <_svfiprintf_r+0x2c>
 8009c7a:	ab03      	add	r3, sp, #12
 8009c7c:	9300      	str	r3, [sp, #0]
 8009c7e:	462a      	mov	r2, r5
 8009c80:	4b05      	ldr	r3, [pc, #20]	@ (8009c98 <_svfiprintf_r+0x1f0>)
 8009c82:	a904      	add	r1, sp, #16
 8009c84:	4638      	mov	r0, r7
 8009c86:	f7fe f90f 	bl	8007ea8 <_printf_i>
 8009c8a:	e7ed      	b.n	8009c68 <_svfiprintf_r+0x1c0>
 8009c8c:	0800aa93 	.word	0x0800aa93
 8009c90:	0800aa9d 	.word	0x0800aa9d
 8009c94:	08007999 	.word	0x08007999
 8009c98:	080099f1 	.word	0x080099f1
 8009c9c:	0800aa99 	.word	0x0800aa99

08009ca0 <__sflush_r>:
 8009ca0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009ca4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ca8:	0716      	lsls	r6, r2, #28
 8009caa:	4605      	mov	r5, r0
 8009cac:	460c      	mov	r4, r1
 8009cae:	d454      	bmi.n	8009d5a <__sflush_r+0xba>
 8009cb0:	684b      	ldr	r3, [r1, #4]
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	dc02      	bgt.n	8009cbc <__sflush_r+0x1c>
 8009cb6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	dd48      	ble.n	8009d4e <__sflush_r+0xae>
 8009cbc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009cbe:	2e00      	cmp	r6, #0
 8009cc0:	d045      	beq.n	8009d4e <__sflush_r+0xae>
 8009cc2:	2300      	movs	r3, #0
 8009cc4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009cc8:	682f      	ldr	r7, [r5, #0]
 8009cca:	6a21      	ldr	r1, [r4, #32]
 8009ccc:	602b      	str	r3, [r5, #0]
 8009cce:	d030      	beq.n	8009d32 <__sflush_r+0x92>
 8009cd0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009cd2:	89a3      	ldrh	r3, [r4, #12]
 8009cd4:	0759      	lsls	r1, r3, #29
 8009cd6:	d505      	bpl.n	8009ce4 <__sflush_r+0x44>
 8009cd8:	6863      	ldr	r3, [r4, #4]
 8009cda:	1ad2      	subs	r2, r2, r3
 8009cdc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009cde:	b10b      	cbz	r3, 8009ce4 <__sflush_r+0x44>
 8009ce0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009ce2:	1ad2      	subs	r2, r2, r3
 8009ce4:	2300      	movs	r3, #0
 8009ce6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009ce8:	6a21      	ldr	r1, [r4, #32]
 8009cea:	4628      	mov	r0, r5
 8009cec:	47b0      	blx	r6
 8009cee:	1c43      	adds	r3, r0, #1
 8009cf0:	89a3      	ldrh	r3, [r4, #12]
 8009cf2:	d106      	bne.n	8009d02 <__sflush_r+0x62>
 8009cf4:	6829      	ldr	r1, [r5, #0]
 8009cf6:	291d      	cmp	r1, #29
 8009cf8:	d82b      	bhi.n	8009d52 <__sflush_r+0xb2>
 8009cfa:	4a2a      	ldr	r2, [pc, #168]	@ (8009da4 <__sflush_r+0x104>)
 8009cfc:	40ca      	lsrs	r2, r1
 8009cfe:	07d6      	lsls	r6, r2, #31
 8009d00:	d527      	bpl.n	8009d52 <__sflush_r+0xb2>
 8009d02:	2200      	movs	r2, #0
 8009d04:	6062      	str	r2, [r4, #4]
 8009d06:	04d9      	lsls	r1, r3, #19
 8009d08:	6922      	ldr	r2, [r4, #16]
 8009d0a:	6022      	str	r2, [r4, #0]
 8009d0c:	d504      	bpl.n	8009d18 <__sflush_r+0x78>
 8009d0e:	1c42      	adds	r2, r0, #1
 8009d10:	d101      	bne.n	8009d16 <__sflush_r+0x76>
 8009d12:	682b      	ldr	r3, [r5, #0]
 8009d14:	b903      	cbnz	r3, 8009d18 <__sflush_r+0x78>
 8009d16:	6560      	str	r0, [r4, #84]	@ 0x54
 8009d18:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009d1a:	602f      	str	r7, [r5, #0]
 8009d1c:	b1b9      	cbz	r1, 8009d4e <__sflush_r+0xae>
 8009d1e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009d22:	4299      	cmp	r1, r3
 8009d24:	d002      	beq.n	8009d2c <__sflush_r+0x8c>
 8009d26:	4628      	mov	r0, r5
 8009d28:	f7ff f9e8 	bl	80090fc <_free_r>
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	6363      	str	r3, [r4, #52]	@ 0x34
 8009d30:	e00d      	b.n	8009d4e <__sflush_r+0xae>
 8009d32:	2301      	movs	r3, #1
 8009d34:	4628      	mov	r0, r5
 8009d36:	47b0      	blx	r6
 8009d38:	4602      	mov	r2, r0
 8009d3a:	1c50      	adds	r0, r2, #1
 8009d3c:	d1c9      	bne.n	8009cd2 <__sflush_r+0x32>
 8009d3e:	682b      	ldr	r3, [r5, #0]
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d0c6      	beq.n	8009cd2 <__sflush_r+0x32>
 8009d44:	2b1d      	cmp	r3, #29
 8009d46:	d001      	beq.n	8009d4c <__sflush_r+0xac>
 8009d48:	2b16      	cmp	r3, #22
 8009d4a:	d11e      	bne.n	8009d8a <__sflush_r+0xea>
 8009d4c:	602f      	str	r7, [r5, #0]
 8009d4e:	2000      	movs	r0, #0
 8009d50:	e022      	b.n	8009d98 <__sflush_r+0xf8>
 8009d52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d56:	b21b      	sxth	r3, r3
 8009d58:	e01b      	b.n	8009d92 <__sflush_r+0xf2>
 8009d5a:	690f      	ldr	r7, [r1, #16]
 8009d5c:	2f00      	cmp	r7, #0
 8009d5e:	d0f6      	beq.n	8009d4e <__sflush_r+0xae>
 8009d60:	0793      	lsls	r3, r2, #30
 8009d62:	680e      	ldr	r6, [r1, #0]
 8009d64:	bf08      	it	eq
 8009d66:	694b      	ldreq	r3, [r1, #20]
 8009d68:	600f      	str	r7, [r1, #0]
 8009d6a:	bf18      	it	ne
 8009d6c:	2300      	movne	r3, #0
 8009d6e:	eba6 0807 	sub.w	r8, r6, r7
 8009d72:	608b      	str	r3, [r1, #8]
 8009d74:	f1b8 0f00 	cmp.w	r8, #0
 8009d78:	dde9      	ble.n	8009d4e <__sflush_r+0xae>
 8009d7a:	6a21      	ldr	r1, [r4, #32]
 8009d7c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009d7e:	4643      	mov	r3, r8
 8009d80:	463a      	mov	r2, r7
 8009d82:	4628      	mov	r0, r5
 8009d84:	47b0      	blx	r6
 8009d86:	2800      	cmp	r0, #0
 8009d88:	dc08      	bgt.n	8009d9c <__sflush_r+0xfc>
 8009d8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d92:	81a3      	strh	r3, [r4, #12]
 8009d94:	f04f 30ff 	mov.w	r0, #4294967295
 8009d98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d9c:	4407      	add	r7, r0
 8009d9e:	eba8 0800 	sub.w	r8, r8, r0
 8009da2:	e7e7      	b.n	8009d74 <__sflush_r+0xd4>
 8009da4:	20400001 	.word	0x20400001

08009da8 <_fflush_r>:
 8009da8:	b538      	push	{r3, r4, r5, lr}
 8009daa:	690b      	ldr	r3, [r1, #16]
 8009dac:	4605      	mov	r5, r0
 8009dae:	460c      	mov	r4, r1
 8009db0:	b913      	cbnz	r3, 8009db8 <_fflush_r+0x10>
 8009db2:	2500      	movs	r5, #0
 8009db4:	4628      	mov	r0, r5
 8009db6:	bd38      	pop	{r3, r4, r5, pc}
 8009db8:	b118      	cbz	r0, 8009dc2 <_fflush_r+0x1a>
 8009dba:	6a03      	ldr	r3, [r0, #32]
 8009dbc:	b90b      	cbnz	r3, 8009dc2 <_fflush_r+0x1a>
 8009dbe:	f7fe fa1d 	bl	80081fc <__sinit>
 8009dc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d0f3      	beq.n	8009db2 <_fflush_r+0xa>
 8009dca:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009dcc:	07d0      	lsls	r0, r2, #31
 8009dce:	d404      	bmi.n	8009dda <_fflush_r+0x32>
 8009dd0:	0599      	lsls	r1, r3, #22
 8009dd2:	d402      	bmi.n	8009dda <_fflush_r+0x32>
 8009dd4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009dd6:	f7fe fba8 	bl	800852a <__retarget_lock_acquire_recursive>
 8009dda:	4628      	mov	r0, r5
 8009ddc:	4621      	mov	r1, r4
 8009dde:	f7ff ff5f 	bl	8009ca0 <__sflush_r>
 8009de2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009de4:	07da      	lsls	r2, r3, #31
 8009de6:	4605      	mov	r5, r0
 8009de8:	d4e4      	bmi.n	8009db4 <_fflush_r+0xc>
 8009dea:	89a3      	ldrh	r3, [r4, #12]
 8009dec:	059b      	lsls	r3, r3, #22
 8009dee:	d4e1      	bmi.n	8009db4 <_fflush_r+0xc>
 8009df0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009df2:	f7fe fb9b 	bl	800852c <__retarget_lock_release_recursive>
 8009df6:	e7dd      	b.n	8009db4 <_fflush_r+0xc>

08009df8 <memmove>:
 8009df8:	4288      	cmp	r0, r1
 8009dfa:	b510      	push	{r4, lr}
 8009dfc:	eb01 0402 	add.w	r4, r1, r2
 8009e00:	d902      	bls.n	8009e08 <memmove+0x10>
 8009e02:	4284      	cmp	r4, r0
 8009e04:	4623      	mov	r3, r4
 8009e06:	d807      	bhi.n	8009e18 <memmove+0x20>
 8009e08:	1e43      	subs	r3, r0, #1
 8009e0a:	42a1      	cmp	r1, r4
 8009e0c:	d008      	beq.n	8009e20 <memmove+0x28>
 8009e0e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009e12:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009e16:	e7f8      	b.n	8009e0a <memmove+0x12>
 8009e18:	4402      	add	r2, r0
 8009e1a:	4601      	mov	r1, r0
 8009e1c:	428a      	cmp	r2, r1
 8009e1e:	d100      	bne.n	8009e22 <memmove+0x2a>
 8009e20:	bd10      	pop	{r4, pc}
 8009e22:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009e26:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009e2a:	e7f7      	b.n	8009e1c <memmove+0x24>

08009e2c <_sbrk_r>:
 8009e2c:	b538      	push	{r3, r4, r5, lr}
 8009e2e:	4d06      	ldr	r5, [pc, #24]	@ (8009e48 <_sbrk_r+0x1c>)
 8009e30:	2300      	movs	r3, #0
 8009e32:	4604      	mov	r4, r0
 8009e34:	4608      	mov	r0, r1
 8009e36:	602b      	str	r3, [r5, #0]
 8009e38:	f7f9 fcf4 	bl	8003824 <_sbrk>
 8009e3c:	1c43      	adds	r3, r0, #1
 8009e3e:	d102      	bne.n	8009e46 <_sbrk_r+0x1a>
 8009e40:	682b      	ldr	r3, [r5, #0]
 8009e42:	b103      	cbz	r3, 8009e46 <_sbrk_r+0x1a>
 8009e44:	6023      	str	r3, [r4, #0]
 8009e46:	bd38      	pop	{r3, r4, r5, pc}
 8009e48:	200009e0 	.word	0x200009e0

08009e4c <memcpy>:
 8009e4c:	440a      	add	r2, r1
 8009e4e:	4291      	cmp	r1, r2
 8009e50:	f100 33ff 	add.w	r3, r0, #4294967295
 8009e54:	d100      	bne.n	8009e58 <memcpy+0xc>
 8009e56:	4770      	bx	lr
 8009e58:	b510      	push	{r4, lr}
 8009e5a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009e5e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009e62:	4291      	cmp	r1, r2
 8009e64:	d1f9      	bne.n	8009e5a <memcpy+0xe>
 8009e66:	bd10      	pop	{r4, pc}

08009e68 <__assert_func>:
 8009e68:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009e6a:	4614      	mov	r4, r2
 8009e6c:	461a      	mov	r2, r3
 8009e6e:	4b09      	ldr	r3, [pc, #36]	@ (8009e94 <__assert_func+0x2c>)
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	4605      	mov	r5, r0
 8009e74:	68d8      	ldr	r0, [r3, #12]
 8009e76:	b14c      	cbz	r4, 8009e8c <__assert_func+0x24>
 8009e78:	4b07      	ldr	r3, [pc, #28]	@ (8009e98 <__assert_func+0x30>)
 8009e7a:	9100      	str	r1, [sp, #0]
 8009e7c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009e80:	4906      	ldr	r1, [pc, #24]	@ (8009e9c <__assert_func+0x34>)
 8009e82:	462b      	mov	r3, r5
 8009e84:	f000 f870 	bl	8009f68 <fiprintf>
 8009e88:	f000 f880 	bl	8009f8c <abort>
 8009e8c:	4b04      	ldr	r3, [pc, #16]	@ (8009ea0 <__assert_func+0x38>)
 8009e8e:	461c      	mov	r4, r3
 8009e90:	e7f3      	b.n	8009e7a <__assert_func+0x12>
 8009e92:	bf00      	nop
 8009e94:	2000001c 	.word	0x2000001c
 8009e98:	0800aaae 	.word	0x0800aaae
 8009e9c:	0800aabb 	.word	0x0800aabb
 8009ea0:	0800aae9 	.word	0x0800aae9

08009ea4 <_calloc_r>:
 8009ea4:	b570      	push	{r4, r5, r6, lr}
 8009ea6:	fba1 5402 	umull	r5, r4, r1, r2
 8009eaa:	b934      	cbnz	r4, 8009eba <_calloc_r+0x16>
 8009eac:	4629      	mov	r1, r5
 8009eae:	f7ff f999 	bl	80091e4 <_malloc_r>
 8009eb2:	4606      	mov	r6, r0
 8009eb4:	b928      	cbnz	r0, 8009ec2 <_calloc_r+0x1e>
 8009eb6:	4630      	mov	r0, r6
 8009eb8:	bd70      	pop	{r4, r5, r6, pc}
 8009eba:	220c      	movs	r2, #12
 8009ebc:	6002      	str	r2, [r0, #0]
 8009ebe:	2600      	movs	r6, #0
 8009ec0:	e7f9      	b.n	8009eb6 <_calloc_r+0x12>
 8009ec2:	462a      	mov	r2, r5
 8009ec4:	4621      	mov	r1, r4
 8009ec6:	f7fe fa6a 	bl	800839e <memset>
 8009eca:	e7f4      	b.n	8009eb6 <_calloc_r+0x12>

08009ecc <__ascii_mbtowc>:
 8009ecc:	b082      	sub	sp, #8
 8009ece:	b901      	cbnz	r1, 8009ed2 <__ascii_mbtowc+0x6>
 8009ed0:	a901      	add	r1, sp, #4
 8009ed2:	b142      	cbz	r2, 8009ee6 <__ascii_mbtowc+0x1a>
 8009ed4:	b14b      	cbz	r3, 8009eea <__ascii_mbtowc+0x1e>
 8009ed6:	7813      	ldrb	r3, [r2, #0]
 8009ed8:	600b      	str	r3, [r1, #0]
 8009eda:	7812      	ldrb	r2, [r2, #0]
 8009edc:	1e10      	subs	r0, r2, #0
 8009ede:	bf18      	it	ne
 8009ee0:	2001      	movne	r0, #1
 8009ee2:	b002      	add	sp, #8
 8009ee4:	4770      	bx	lr
 8009ee6:	4610      	mov	r0, r2
 8009ee8:	e7fb      	b.n	8009ee2 <__ascii_mbtowc+0x16>
 8009eea:	f06f 0001 	mvn.w	r0, #1
 8009eee:	e7f8      	b.n	8009ee2 <__ascii_mbtowc+0x16>

08009ef0 <_realloc_r>:
 8009ef0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ef4:	4607      	mov	r7, r0
 8009ef6:	4614      	mov	r4, r2
 8009ef8:	460d      	mov	r5, r1
 8009efa:	b921      	cbnz	r1, 8009f06 <_realloc_r+0x16>
 8009efc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009f00:	4611      	mov	r1, r2
 8009f02:	f7ff b96f 	b.w	80091e4 <_malloc_r>
 8009f06:	b92a      	cbnz	r2, 8009f14 <_realloc_r+0x24>
 8009f08:	f7ff f8f8 	bl	80090fc <_free_r>
 8009f0c:	4625      	mov	r5, r4
 8009f0e:	4628      	mov	r0, r5
 8009f10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f14:	f000 f841 	bl	8009f9a <_malloc_usable_size_r>
 8009f18:	4284      	cmp	r4, r0
 8009f1a:	4606      	mov	r6, r0
 8009f1c:	d802      	bhi.n	8009f24 <_realloc_r+0x34>
 8009f1e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009f22:	d8f4      	bhi.n	8009f0e <_realloc_r+0x1e>
 8009f24:	4621      	mov	r1, r4
 8009f26:	4638      	mov	r0, r7
 8009f28:	f7ff f95c 	bl	80091e4 <_malloc_r>
 8009f2c:	4680      	mov	r8, r0
 8009f2e:	b908      	cbnz	r0, 8009f34 <_realloc_r+0x44>
 8009f30:	4645      	mov	r5, r8
 8009f32:	e7ec      	b.n	8009f0e <_realloc_r+0x1e>
 8009f34:	42b4      	cmp	r4, r6
 8009f36:	4622      	mov	r2, r4
 8009f38:	4629      	mov	r1, r5
 8009f3a:	bf28      	it	cs
 8009f3c:	4632      	movcs	r2, r6
 8009f3e:	f7ff ff85 	bl	8009e4c <memcpy>
 8009f42:	4629      	mov	r1, r5
 8009f44:	4638      	mov	r0, r7
 8009f46:	f7ff f8d9 	bl	80090fc <_free_r>
 8009f4a:	e7f1      	b.n	8009f30 <_realloc_r+0x40>

08009f4c <__ascii_wctomb>:
 8009f4c:	4603      	mov	r3, r0
 8009f4e:	4608      	mov	r0, r1
 8009f50:	b141      	cbz	r1, 8009f64 <__ascii_wctomb+0x18>
 8009f52:	2aff      	cmp	r2, #255	@ 0xff
 8009f54:	d904      	bls.n	8009f60 <__ascii_wctomb+0x14>
 8009f56:	228a      	movs	r2, #138	@ 0x8a
 8009f58:	601a      	str	r2, [r3, #0]
 8009f5a:	f04f 30ff 	mov.w	r0, #4294967295
 8009f5e:	4770      	bx	lr
 8009f60:	700a      	strb	r2, [r1, #0]
 8009f62:	2001      	movs	r0, #1
 8009f64:	4770      	bx	lr
	...

08009f68 <fiprintf>:
 8009f68:	b40e      	push	{r1, r2, r3}
 8009f6a:	b503      	push	{r0, r1, lr}
 8009f6c:	4601      	mov	r1, r0
 8009f6e:	ab03      	add	r3, sp, #12
 8009f70:	4805      	ldr	r0, [pc, #20]	@ (8009f88 <fiprintf+0x20>)
 8009f72:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f76:	6800      	ldr	r0, [r0, #0]
 8009f78:	9301      	str	r3, [sp, #4]
 8009f7a:	f000 f83f 	bl	8009ffc <_vfiprintf_r>
 8009f7e:	b002      	add	sp, #8
 8009f80:	f85d eb04 	ldr.w	lr, [sp], #4
 8009f84:	b003      	add	sp, #12
 8009f86:	4770      	bx	lr
 8009f88:	2000001c 	.word	0x2000001c

08009f8c <abort>:
 8009f8c:	b508      	push	{r3, lr}
 8009f8e:	2006      	movs	r0, #6
 8009f90:	f000 fa08 	bl	800a3a4 <raise>
 8009f94:	2001      	movs	r0, #1
 8009f96:	f7f9 fbcc 	bl	8003732 <_exit>

08009f9a <_malloc_usable_size_r>:
 8009f9a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009f9e:	1f18      	subs	r0, r3, #4
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	bfbc      	itt	lt
 8009fa4:	580b      	ldrlt	r3, [r1, r0]
 8009fa6:	18c0      	addlt	r0, r0, r3
 8009fa8:	4770      	bx	lr

08009faa <__sfputc_r>:
 8009faa:	6893      	ldr	r3, [r2, #8]
 8009fac:	3b01      	subs	r3, #1
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	b410      	push	{r4}
 8009fb2:	6093      	str	r3, [r2, #8]
 8009fb4:	da08      	bge.n	8009fc8 <__sfputc_r+0x1e>
 8009fb6:	6994      	ldr	r4, [r2, #24]
 8009fb8:	42a3      	cmp	r3, r4
 8009fba:	db01      	blt.n	8009fc0 <__sfputc_r+0x16>
 8009fbc:	290a      	cmp	r1, #10
 8009fbe:	d103      	bne.n	8009fc8 <__sfputc_r+0x1e>
 8009fc0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009fc4:	f000 b932 	b.w	800a22c <__swbuf_r>
 8009fc8:	6813      	ldr	r3, [r2, #0]
 8009fca:	1c58      	adds	r0, r3, #1
 8009fcc:	6010      	str	r0, [r2, #0]
 8009fce:	7019      	strb	r1, [r3, #0]
 8009fd0:	4608      	mov	r0, r1
 8009fd2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009fd6:	4770      	bx	lr

08009fd8 <__sfputs_r>:
 8009fd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fda:	4606      	mov	r6, r0
 8009fdc:	460f      	mov	r7, r1
 8009fde:	4614      	mov	r4, r2
 8009fe0:	18d5      	adds	r5, r2, r3
 8009fe2:	42ac      	cmp	r4, r5
 8009fe4:	d101      	bne.n	8009fea <__sfputs_r+0x12>
 8009fe6:	2000      	movs	r0, #0
 8009fe8:	e007      	b.n	8009ffa <__sfputs_r+0x22>
 8009fea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009fee:	463a      	mov	r2, r7
 8009ff0:	4630      	mov	r0, r6
 8009ff2:	f7ff ffda 	bl	8009faa <__sfputc_r>
 8009ff6:	1c43      	adds	r3, r0, #1
 8009ff8:	d1f3      	bne.n	8009fe2 <__sfputs_r+0xa>
 8009ffa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009ffc <_vfiprintf_r>:
 8009ffc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a000:	460d      	mov	r5, r1
 800a002:	b09d      	sub	sp, #116	@ 0x74
 800a004:	4614      	mov	r4, r2
 800a006:	4698      	mov	r8, r3
 800a008:	4606      	mov	r6, r0
 800a00a:	b118      	cbz	r0, 800a014 <_vfiprintf_r+0x18>
 800a00c:	6a03      	ldr	r3, [r0, #32]
 800a00e:	b90b      	cbnz	r3, 800a014 <_vfiprintf_r+0x18>
 800a010:	f7fe f8f4 	bl	80081fc <__sinit>
 800a014:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a016:	07d9      	lsls	r1, r3, #31
 800a018:	d405      	bmi.n	800a026 <_vfiprintf_r+0x2a>
 800a01a:	89ab      	ldrh	r3, [r5, #12]
 800a01c:	059a      	lsls	r2, r3, #22
 800a01e:	d402      	bmi.n	800a026 <_vfiprintf_r+0x2a>
 800a020:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a022:	f7fe fa82 	bl	800852a <__retarget_lock_acquire_recursive>
 800a026:	89ab      	ldrh	r3, [r5, #12]
 800a028:	071b      	lsls	r3, r3, #28
 800a02a:	d501      	bpl.n	800a030 <_vfiprintf_r+0x34>
 800a02c:	692b      	ldr	r3, [r5, #16]
 800a02e:	b99b      	cbnz	r3, 800a058 <_vfiprintf_r+0x5c>
 800a030:	4629      	mov	r1, r5
 800a032:	4630      	mov	r0, r6
 800a034:	f000 f938 	bl	800a2a8 <__swsetup_r>
 800a038:	b170      	cbz	r0, 800a058 <_vfiprintf_r+0x5c>
 800a03a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a03c:	07dc      	lsls	r4, r3, #31
 800a03e:	d504      	bpl.n	800a04a <_vfiprintf_r+0x4e>
 800a040:	f04f 30ff 	mov.w	r0, #4294967295
 800a044:	b01d      	add	sp, #116	@ 0x74
 800a046:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a04a:	89ab      	ldrh	r3, [r5, #12]
 800a04c:	0598      	lsls	r0, r3, #22
 800a04e:	d4f7      	bmi.n	800a040 <_vfiprintf_r+0x44>
 800a050:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a052:	f7fe fa6b 	bl	800852c <__retarget_lock_release_recursive>
 800a056:	e7f3      	b.n	800a040 <_vfiprintf_r+0x44>
 800a058:	2300      	movs	r3, #0
 800a05a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a05c:	2320      	movs	r3, #32
 800a05e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a062:	f8cd 800c 	str.w	r8, [sp, #12]
 800a066:	2330      	movs	r3, #48	@ 0x30
 800a068:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a218 <_vfiprintf_r+0x21c>
 800a06c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a070:	f04f 0901 	mov.w	r9, #1
 800a074:	4623      	mov	r3, r4
 800a076:	469a      	mov	sl, r3
 800a078:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a07c:	b10a      	cbz	r2, 800a082 <_vfiprintf_r+0x86>
 800a07e:	2a25      	cmp	r2, #37	@ 0x25
 800a080:	d1f9      	bne.n	800a076 <_vfiprintf_r+0x7a>
 800a082:	ebba 0b04 	subs.w	fp, sl, r4
 800a086:	d00b      	beq.n	800a0a0 <_vfiprintf_r+0xa4>
 800a088:	465b      	mov	r3, fp
 800a08a:	4622      	mov	r2, r4
 800a08c:	4629      	mov	r1, r5
 800a08e:	4630      	mov	r0, r6
 800a090:	f7ff ffa2 	bl	8009fd8 <__sfputs_r>
 800a094:	3001      	adds	r0, #1
 800a096:	f000 80a7 	beq.w	800a1e8 <_vfiprintf_r+0x1ec>
 800a09a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a09c:	445a      	add	r2, fp
 800a09e:	9209      	str	r2, [sp, #36]	@ 0x24
 800a0a0:	f89a 3000 	ldrb.w	r3, [sl]
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	f000 809f 	beq.w	800a1e8 <_vfiprintf_r+0x1ec>
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	f04f 32ff 	mov.w	r2, #4294967295
 800a0b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a0b4:	f10a 0a01 	add.w	sl, sl, #1
 800a0b8:	9304      	str	r3, [sp, #16]
 800a0ba:	9307      	str	r3, [sp, #28]
 800a0bc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a0c0:	931a      	str	r3, [sp, #104]	@ 0x68
 800a0c2:	4654      	mov	r4, sl
 800a0c4:	2205      	movs	r2, #5
 800a0c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a0ca:	4853      	ldr	r0, [pc, #332]	@ (800a218 <_vfiprintf_r+0x21c>)
 800a0cc:	f7f6 f8b8 	bl	8000240 <memchr>
 800a0d0:	9a04      	ldr	r2, [sp, #16]
 800a0d2:	b9d8      	cbnz	r0, 800a10c <_vfiprintf_r+0x110>
 800a0d4:	06d1      	lsls	r1, r2, #27
 800a0d6:	bf44      	itt	mi
 800a0d8:	2320      	movmi	r3, #32
 800a0da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a0de:	0713      	lsls	r3, r2, #28
 800a0e0:	bf44      	itt	mi
 800a0e2:	232b      	movmi	r3, #43	@ 0x2b
 800a0e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a0e8:	f89a 3000 	ldrb.w	r3, [sl]
 800a0ec:	2b2a      	cmp	r3, #42	@ 0x2a
 800a0ee:	d015      	beq.n	800a11c <_vfiprintf_r+0x120>
 800a0f0:	9a07      	ldr	r2, [sp, #28]
 800a0f2:	4654      	mov	r4, sl
 800a0f4:	2000      	movs	r0, #0
 800a0f6:	f04f 0c0a 	mov.w	ip, #10
 800a0fa:	4621      	mov	r1, r4
 800a0fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a100:	3b30      	subs	r3, #48	@ 0x30
 800a102:	2b09      	cmp	r3, #9
 800a104:	d94b      	bls.n	800a19e <_vfiprintf_r+0x1a2>
 800a106:	b1b0      	cbz	r0, 800a136 <_vfiprintf_r+0x13a>
 800a108:	9207      	str	r2, [sp, #28]
 800a10a:	e014      	b.n	800a136 <_vfiprintf_r+0x13a>
 800a10c:	eba0 0308 	sub.w	r3, r0, r8
 800a110:	fa09 f303 	lsl.w	r3, r9, r3
 800a114:	4313      	orrs	r3, r2
 800a116:	9304      	str	r3, [sp, #16]
 800a118:	46a2      	mov	sl, r4
 800a11a:	e7d2      	b.n	800a0c2 <_vfiprintf_r+0xc6>
 800a11c:	9b03      	ldr	r3, [sp, #12]
 800a11e:	1d19      	adds	r1, r3, #4
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	9103      	str	r1, [sp, #12]
 800a124:	2b00      	cmp	r3, #0
 800a126:	bfbb      	ittet	lt
 800a128:	425b      	neglt	r3, r3
 800a12a:	f042 0202 	orrlt.w	r2, r2, #2
 800a12e:	9307      	strge	r3, [sp, #28]
 800a130:	9307      	strlt	r3, [sp, #28]
 800a132:	bfb8      	it	lt
 800a134:	9204      	strlt	r2, [sp, #16]
 800a136:	7823      	ldrb	r3, [r4, #0]
 800a138:	2b2e      	cmp	r3, #46	@ 0x2e
 800a13a:	d10a      	bne.n	800a152 <_vfiprintf_r+0x156>
 800a13c:	7863      	ldrb	r3, [r4, #1]
 800a13e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a140:	d132      	bne.n	800a1a8 <_vfiprintf_r+0x1ac>
 800a142:	9b03      	ldr	r3, [sp, #12]
 800a144:	1d1a      	adds	r2, r3, #4
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	9203      	str	r2, [sp, #12]
 800a14a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a14e:	3402      	adds	r4, #2
 800a150:	9305      	str	r3, [sp, #20]
 800a152:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a228 <_vfiprintf_r+0x22c>
 800a156:	7821      	ldrb	r1, [r4, #0]
 800a158:	2203      	movs	r2, #3
 800a15a:	4650      	mov	r0, sl
 800a15c:	f7f6 f870 	bl	8000240 <memchr>
 800a160:	b138      	cbz	r0, 800a172 <_vfiprintf_r+0x176>
 800a162:	9b04      	ldr	r3, [sp, #16]
 800a164:	eba0 000a 	sub.w	r0, r0, sl
 800a168:	2240      	movs	r2, #64	@ 0x40
 800a16a:	4082      	lsls	r2, r0
 800a16c:	4313      	orrs	r3, r2
 800a16e:	3401      	adds	r4, #1
 800a170:	9304      	str	r3, [sp, #16]
 800a172:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a176:	4829      	ldr	r0, [pc, #164]	@ (800a21c <_vfiprintf_r+0x220>)
 800a178:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a17c:	2206      	movs	r2, #6
 800a17e:	f7f6 f85f 	bl	8000240 <memchr>
 800a182:	2800      	cmp	r0, #0
 800a184:	d03f      	beq.n	800a206 <_vfiprintf_r+0x20a>
 800a186:	4b26      	ldr	r3, [pc, #152]	@ (800a220 <_vfiprintf_r+0x224>)
 800a188:	bb1b      	cbnz	r3, 800a1d2 <_vfiprintf_r+0x1d6>
 800a18a:	9b03      	ldr	r3, [sp, #12]
 800a18c:	3307      	adds	r3, #7
 800a18e:	f023 0307 	bic.w	r3, r3, #7
 800a192:	3308      	adds	r3, #8
 800a194:	9303      	str	r3, [sp, #12]
 800a196:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a198:	443b      	add	r3, r7
 800a19a:	9309      	str	r3, [sp, #36]	@ 0x24
 800a19c:	e76a      	b.n	800a074 <_vfiprintf_r+0x78>
 800a19e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a1a2:	460c      	mov	r4, r1
 800a1a4:	2001      	movs	r0, #1
 800a1a6:	e7a8      	b.n	800a0fa <_vfiprintf_r+0xfe>
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	3401      	adds	r4, #1
 800a1ac:	9305      	str	r3, [sp, #20]
 800a1ae:	4619      	mov	r1, r3
 800a1b0:	f04f 0c0a 	mov.w	ip, #10
 800a1b4:	4620      	mov	r0, r4
 800a1b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a1ba:	3a30      	subs	r2, #48	@ 0x30
 800a1bc:	2a09      	cmp	r2, #9
 800a1be:	d903      	bls.n	800a1c8 <_vfiprintf_r+0x1cc>
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d0c6      	beq.n	800a152 <_vfiprintf_r+0x156>
 800a1c4:	9105      	str	r1, [sp, #20]
 800a1c6:	e7c4      	b.n	800a152 <_vfiprintf_r+0x156>
 800a1c8:	fb0c 2101 	mla	r1, ip, r1, r2
 800a1cc:	4604      	mov	r4, r0
 800a1ce:	2301      	movs	r3, #1
 800a1d0:	e7f0      	b.n	800a1b4 <_vfiprintf_r+0x1b8>
 800a1d2:	ab03      	add	r3, sp, #12
 800a1d4:	9300      	str	r3, [sp, #0]
 800a1d6:	462a      	mov	r2, r5
 800a1d8:	4b12      	ldr	r3, [pc, #72]	@ (800a224 <_vfiprintf_r+0x228>)
 800a1da:	a904      	add	r1, sp, #16
 800a1dc:	4630      	mov	r0, r6
 800a1de:	f7fd fbdb 	bl	8007998 <_printf_float>
 800a1e2:	4607      	mov	r7, r0
 800a1e4:	1c78      	adds	r0, r7, #1
 800a1e6:	d1d6      	bne.n	800a196 <_vfiprintf_r+0x19a>
 800a1e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a1ea:	07d9      	lsls	r1, r3, #31
 800a1ec:	d405      	bmi.n	800a1fa <_vfiprintf_r+0x1fe>
 800a1ee:	89ab      	ldrh	r3, [r5, #12]
 800a1f0:	059a      	lsls	r2, r3, #22
 800a1f2:	d402      	bmi.n	800a1fa <_vfiprintf_r+0x1fe>
 800a1f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a1f6:	f7fe f999 	bl	800852c <__retarget_lock_release_recursive>
 800a1fa:	89ab      	ldrh	r3, [r5, #12]
 800a1fc:	065b      	lsls	r3, r3, #25
 800a1fe:	f53f af1f 	bmi.w	800a040 <_vfiprintf_r+0x44>
 800a202:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a204:	e71e      	b.n	800a044 <_vfiprintf_r+0x48>
 800a206:	ab03      	add	r3, sp, #12
 800a208:	9300      	str	r3, [sp, #0]
 800a20a:	462a      	mov	r2, r5
 800a20c:	4b05      	ldr	r3, [pc, #20]	@ (800a224 <_vfiprintf_r+0x228>)
 800a20e:	a904      	add	r1, sp, #16
 800a210:	4630      	mov	r0, r6
 800a212:	f7fd fe49 	bl	8007ea8 <_printf_i>
 800a216:	e7e4      	b.n	800a1e2 <_vfiprintf_r+0x1e6>
 800a218:	0800aa93 	.word	0x0800aa93
 800a21c:	0800aa9d 	.word	0x0800aa9d
 800a220:	08007999 	.word	0x08007999
 800a224:	08009fd9 	.word	0x08009fd9
 800a228:	0800aa99 	.word	0x0800aa99

0800a22c <__swbuf_r>:
 800a22c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a22e:	460e      	mov	r6, r1
 800a230:	4614      	mov	r4, r2
 800a232:	4605      	mov	r5, r0
 800a234:	b118      	cbz	r0, 800a23e <__swbuf_r+0x12>
 800a236:	6a03      	ldr	r3, [r0, #32]
 800a238:	b90b      	cbnz	r3, 800a23e <__swbuf_r+0x12>
 800a23a:	f7fd ffdf 	bl	80081fc <__sinit>
 800a23e:	69a3      	ldr	r3, [r4, #24]
 800a240:	60a3      	str	r3, [r4, #8]
 800a242:	89a3      	ldrh	r3, [r4, #12]
 800a244:	071a      	lsls	r2, r3, #28
 800a246:	d501      	bpl.n	800a24c <__swbuf_r+0x20>
 800a248:	6923      	ldr	r3, [r4, #16]
 800a24a:	b943      	cbnz	r3, 800a25e <__swbuf_r+0x32>
 800a24c:	4621      	mov	r1, r4
 800a24e:	4628      	mov	r0, r5
 800a250:	f000 f82a 	bl	800a2a8 <__swsetup_r>
 800a254:	b118      	cbz	r0, 800a25e <__swbuf_r+0x32>
 800a256:	f04f 37ff 	mov.w	r7, #4294967295
 800a25a:	4638      	mov	r0, r7
 800a25c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a25e:	6823      	ldr	r3, [r4, #0]
 800a260:	6922      	ldr	r2, [r4, #16]
 800a262:	1a98      	subs	r0, r3, r2
 800a264:	6963      	ldr	r3, [r4, #20]
 800a266:	b2f6      	uxtb	r6, r6
 800a268:	4283      	cmp	r3, r0
 800a26a:	4637      	mov	r7, r6
 800a26c:	dc05      	bgt.n	800a27a <__swbuf_r+0x4e>
 800a26e:	4621      	mov	r1, r4
 800a270:	4628      	mov	r0, r5
 800a272:	f7ff fd99 	bl	8009da8 <_fflush_r>
 800a276:	2800      	cmp	r0, #0
 800a278:	d1ed      	bne.n	800a256 <__swbuf_r+0x2a>
 800a27a:	68a3      	ldr	r3, [r4, #8]
 800a27c:	3b01      	subs	r3, #1
 800a27e:	60a3      	str	r3, [r4, #8]
 800a280:	6823      	ldr	r3, [r4, #0]
 800a282:	1c5a      	adds	r2, r3, #1
 800a284:	6022      	str	r2, [r4, #0]
 800a286:	701e      	strb	r6, [r3, #0]
 800a288:	6962      	ldr	r2, [r4, #20]
 800a28a:	1c43      	adds	r3, r0, #1
 800a28c:	429a      	cmp	r2, r3
 800a28e:	d004      	beq.n	800a29a <__swbuf_r+0x6e>
 800a290:	89a3      	ldrh	r3, [r4, #12]
 800a292:	07db      	lsls	r3, r3, #31
 800a294:	d5e1      	bpl.n	800a25a <__swbuf_r+0x2e>
 800a296:	2e0a      	cmp	r6, #10
 800a298:	d1df      	bne.n	800a25a <__swbuf_r+0x2e>
 800a29a:	4621      	mov	r1, r4
 800a29c:	4628      	mov	r0, r5
 800a29e:	f7ff fd83 	bl	8009da8 <_fflush_r>
 800a2a2:	2800      	cmp	r0, #0
 800a2a4:	d0d9      	beq.n	800a25a <__swbuf_r+0x2e>
 800a2a6:	e7d6      	b.n	800a256 <__swbuf_r+0x2a>

0800a2a8 <__swsetup_r>:
 800a2a8:	b538      	push	{r3, r4, r5, lr}
 800a2aa:	4b29      	ldr	r3, [pc, #164]	@ (800a350 <__swsetup_r+0xa8>)
 800a2ac:	4605      	mov	r5, r0
 800a2ae:	6818      	ldr	r0, [r3, #0]
 800a2b0:	460c      	mov	r4, r1
 800a2b2:	b118      	cbz	r0, 800a2bc <__swsetup_r+0x14>
 800a2b4:	6a03      	ldr	r3, [r0, #32]
 800a2b6:	b90b      	cbnz	r3, 800a2bc <__swsetup_r+0x14>
 800a2b8:	f7fd ffa0 	bl	80081fc <__sinit>
 800a2bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2c0:	0719      	lsls	r1, r3, #28
 800a2c2:	d422      	bmi.n	800a30a <__swsetup_r+0x62>
 800a2c4:	06da      	lsls	r2, r3, #27
 800a2c6:	d407      	bmi.n	800a2d8 <__swsetup_r+0x30>
 800a2c8:	2209      	movs	r2, #9
 800a2ca:	602a      	str	r2, [r5, #0]
 800a2cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a2d0:	81a3      	strh	r3, [r4, #12]
 800a2d2:	f04f 30ff 	mov.w	r0, #4294967295
 800a2d6:	e033      	b.n	800a340 <__swsetup_r+0x98>
 800a2d8:	0758      	lsls	r0, r3, #29
 800a2da:	d512      	bpl.n	800a302 <__swsetup_r+0x5a>
 800a2dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a2de:	b141      	cbz	r1, 800a2f2 <__swsetup_r+0x4a>
 800a2e0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a2e4:	4299      	cmp	r1, r3
 800a2e6:	d002      	beq.n	800a2ee <__swsetup_r+0x46>
 800a2e8:	4628      	mov	r0, r5
 800a2ea:	f7fe ff07 	bl	80090fc <_free_r>
 800a2ee:	2300      	movs	r3, #0
 800a2f0:	6363      	str	r3, [r4, #52]	@ 0x34
 800a2f2:	89a3      	ldrh	r3, [r4, #12]
 800a2f4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a2f8:	81a3      	strh	r3, [r4, #12]
 800a2fa:	2300      	movs	r3, #0
 800a2fc:	6063      	str	r3, [r4, #4]
 800a2fe:	6923      	ldr	r3, [r4, #16]
 800a300:	6023      	str	r3, [r4, #0]
 800a302:	89a3      	ldrh	r3, [r4, #12]
 800a304:	f043 0308 	orr.w	r3, r3, #8
 800a308:	81a3      	strh	r3, [r4, #12]
 800a30a:	6923      	ldr	r3, [r4, #16]
 800a30c:	b94b      	cbnz	r3, 800a322 <__swsetup_r+0x7a>
 800a30e:	89a3      	ldrh	r3, [r4, #12]
 800a310:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a314:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a318:	d003      	beq.n	800a322 <__swsetup_r+0x7a>
 800a31a:	4621      	mov	r1, r4
 800a31c:	4628      	mov	r0, r5
 800a31e:	f000 f883 	bl	800a428 <__smakebuf_r>
 800a322:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a326:	f013 0201 	ands.w	r2, r3, #1
 800a32a:	d00a      	beq.n	800a342 <__swsetup_r+0x9a>
 800a32c:	2200      	movs	r2, #0
 800a32e:	60a2      	str	r2, [r4, #8]
 800a330:	6962      	ldr	r2, [r4, #20]
 800a332:	4252      	negs	r2, r2
 800a334:	61a2      	str	r2, [r4, #24]
 800a336:	6922      	ldr	r2, [r4, #16]
 800a338:	b942      	cbnz	r2, 800a34c <__swsetup_r+0xa4>
 800a33a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a33e:	d1c5      	bne.n	800a2cc <__swsetup_r+0x24>
 800a340:	bd38      	pop	{r3, r4, r5, pc}
 800a342:	0799      	lsls	r1, r3, #30
 800a344:	bf58      	it	pl
 800a346:	6962      	ldrpl	r2, [r4, #20]
 800a348:	60a2      	str	r2, [r4, #8]
 800a34a:	e7f4      	b.n	800a336 <__swsetup_r+0x8e>
 800a34c:	2000      	movs	r0, #0
 800a34e:	e7f7      	b.n	800a340 <__swsetup_r+0x98>
 800a350:	2000001c 	.word	0x2000001c

0800a354 <_raise_r>:
 800a354:	291f      	cmp	r1, #31
 800a356:	b538      	push	{r3, r4, r5, lr}
 800a358:	4605      	mov	r5, r0
 800a35a:	460c      	mov	r4, r1
 800a35c:	d904      	bls.n	800a368 <_raise_r+0x14>
 800a35e:	2316      	movs	r3, #22
 800a360:	6003      	str	r3, [r0, #0]
 800a362:	f04f 30ff 	mov.w	r0, #4294967295
 800a366:	bd38      	pop	{r3, r4, r5, pc}
 800a368:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a36a:	b112      	cbz	r2, 800a372 <_raise_r+0x1e>
 800a36c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a370:	b94b      	cbnz	r3, 800a386 <_raise_r+0x32>
 800a372:	4628      	mov	r0, r5
 800a374:	f000 f830 	bl	800a3d8 <_getpid_r>
 800a378:	4622      	mov	r2, r4
 800a37a:	4601      	mov	r1, r0
 800a37c:	4628      	mov	r0, r5
 800a37e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a382:	f000 b817 	b.w	800a3b4 <_kill_r>
 800a386:	2b01      	cmp	r3, #1
 800a388:	d00a      	beq.n	800a3a0 <_raise_r+0x4c>
 800a38a:	1c59      	adds	r1, r3, #1
 800a38c:	d103      	bne.n	800a396 <_raise_r+0x42>
 800a38e:	2316      	movs	r3, #22
 800a390:	6003      	str	r3, [r0, #0]
 800a392:	2001      	movs	r0, #1
 800a394:	e7e7      	b.n	800a366 <_raise_r+0x12>
 800a396:	2100      	movs	r1, #0
 800a398:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a39c:	4620      	mov	r0, r4
 800a39e:	4798      	blx	r3
 800a3a0:	2000      	movs	r0, #0
 800a3a2:	e7e0      	b.n	800a366 <_raise_r+0x12>

0800a3a4 <raise>:
 800a3a4:	4b02      	ldr	r3, [pc, #8]	@ (800a3b0 <raise+0xc>)
 800a3a6:	4601      	mov	r1, r0
 800a3a8:	6818      	ldr	r0, [r3, #0]
 800a3aa:	f7ff bfd3 	b.w	800a354 <_raise_r>
 800a3ae:	bf00      	nop
 800a3b0:	2000001c 	.word	0x2000001c

0800a3b4 <_kill_r>:
 800a3b4:	b538      	push	{r3, r4, r5, lr}
 800a3b6:	4d07      	ldr	r5, [pc, #28]	@ (800a3d4 <_kill_r+0x20>)
 800a3b8:	2300      	movs	r3, #0
 800a3ba:	4604      	mov	r4, r0
 800a3bc:	4608      	mov	r0, r1
 800a3be:	4611      	mov	r1, r2
 800a3c0:	602b      	str	r3, [r5, #0]
 800a3c2:	f7f9 f9a6 	bl	8003712 <_kill>
 800a3c6:	1c43      	adds	r3, r0, #1
 800a3c8:	d102      	bne.n	800a3d0 <_kill_r+0x1c>
 800a3ca:	682b      	ldr	r3, [r5, #0]
 800a3cc:	b103      	cbz	r3, 800a3d0 <_kill_r+0x1c>
 800a3ce:	6023      	str	r3, [r4, #0]
 800a3d0:	bd38      	pop	{r3, r4, r5, pc}
 800a3d2:	bf00      	nop
 800a3d4:	200009e0 	.word	0x200009e0

0800a3d8 <_getpid_r>:
 800a3d8:	f7f9 b993 	b.w	8003702 <_getpid>

0800a3dc <__swhatbuf_r>:
 800a3dc:	b570      	push	{r4, r5, r6, lr}
 800a3de:	460c      	mov	r4, r1
 800a3e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3e4:	2900      	cmp	r1, #0
 800a3e6:	b096      	sub	sp, #88	@ 0x58
 800a3e8:	4615      	mov	r5, r2
 800a3ea:	461e      	mov	r6, r3
 800a3ec:	da0d      	bge.n	800a40a <__swhatbuf_r+0x2e>
 800a3ee:	89a3      	ldrh	r3, [r4, #12]
 800a3f0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a3f4:	f04f 0100 	mov.w	r1, #0
 800a3f8:	bf14      	ite	ne
 800a3fa:	2340      	movne	r3, #64	@ 0x40
 800a3fc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a400:	2000      	movs	r0, #0
 800a402:	6031      	str	r1, [r6, #0]
 800a404:	602b      	str	r3, [r5, #0]
 800a406:	b016      	add	sp, #88	@ 0x58
 800a408:	bd70      	pop	{r4, r5, r6, pc}
 800a40a:	466a      	mov	r2, sp
 800a40c:	f000 f848 	bl	800a4a0 <_fstat_r>
 800a410:	2800      	cmp	r0, #0
 800a412:	dbec      	blt.n	800a3ee <__swhatbuf_r+0x12>
 800a414:	9901      	ldr	r1, [sp, #4]
 800a416:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a41a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a41e:	4259      	negs	r1, r3
 800a420:	4159      	adcs	r1, r3
 800a422:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a426:	e7eb      	b.n	800a400 <__swhatbuf_r+0x24>

0800a428 <__smakebuf_r>:
 800a428:	898b      	ldrh	r3, [r1, #12]
 800a42a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a42c:	079d      	lsls	r5, r3, #30
 800a42e:	4606      	mov	r6, r0
 800a430:	460c      	mov	r4, r1
 800a432:	d507      	bpl.n	800a444 <__smakebuf_r+0x1c>
 800a434:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a438:	6023      	str	r3, [r4, #0]
 800a43a:	6123      	str	r3, [r4, #16]
 800a43c:	2301      	movs	r3, #1
 800a43e:	6163      	str	r3, [r4, #20]
 800a440:	b003      	add	sp, #12
 800a442:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a444:	ab01      	add	r3, sp, #4
 800a446:	466a      	mov	r2, sp
 800a448:	f7ff ffc8 	bl	800a3dc <__swhatbuf_r>
 800a44c:	9f00      	ldr	r7, [sp, #0]
 800a44e:	4605      	mov	r5, r0
 800a450:	4639      	mov	r1, r7
 800a452:	4630      	mov	r0, r6
 800a454:	f7fe fec6 	bl	80091e4 <_malloc_r>
 800a458:	b948      	cbnz	r0, 800a46e <__smakebuf_r+0x46>
 800a45a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a45e:	059a      	lsls	r2, r3, #22
 800a460:	d4ee      	bmi.n	800a440 <__smakebuf_r+0x18>
 800a462:	f023 0303 	bic.w	r3, r3, #3
 800a466:	f043 0302 	orr.w	r3, r3, #2
 800a46a:	81a3      	strh	r3, [r4, #12]
 800a46c:	e7e2      	b.n	800a434 <__smakebuf_r+0xc>
 800a46e:	89a3      	ldrh	r3, [r4, #12]
 800a470:	6020      	str	r0, [r4, #0]
 800a472:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a476:	81a3      	strh	r3, [r4, #12]
 800a478:	9b01      	ldr	r3, [sp, #4]
 800a47a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a47e:	b15b      	cbz	r3, 800a498 <__smakebuf_r+0x70>
 800a480:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a484:	4630      	mov	r0, r6
 800a486:	f000 f81d 	bl	800a4c4 <_isatty_r>
 800a48a:	b128      	cbz	r0, 800a498 <__smakebuf_r+0x70>
 800a48c:	89a3      	ldrh	r3, [r4, #12]
 800a48e:	f023 0303 	bic.w	r3, r3, #3
 800a492:	f043 0301 	orr.w	r3, r3, #1
 800a496:	81a3      	strh	r3, [r4, #12]
 800a498:	89a3      	ldrh	r3, [r4, #12]
 800a49a:	431d      	orrs	r5, r3
 800a49c:	81a5      	strh	r5, [r4, #12]
 800a49e:	e7cf      	b.n	800a440 <__smakebuf_r+0x18>

0800a4a0 <_fstat_r>:
 800a4a0:	b538      	push	{r3, r4, r5, lr}
 800a4a2:	4d07      	ldr	r5, [pc, #28]	@ (800a4c0 <_fstat_r+0x20>)
 800a4a4:	2300      	movs	r3, #0
 800a4a6:	4604      	mov	r4, r0
 800a4a8:	4608      	mov	r0, r1
 800a4aa:	4611      	mov	r1, r2
 800a4ac:	602b      	str	r3, [r5, #0]
 800a4ae:	f7f9 f990 	bl	80037d2 <_fstat>
 800a4b2:	1c43      	adds	r3, r0, #1
 800a4b4:	d102      	bne.n	800a4bc <_fstat_r+0x1c>
 800a4b6:	682b      	ldr	r3, [r5, #0]
 800a4b8:	b103      	cbz	r3, 800a4bc <_fstat_r+0x1c>
 800a4ba:	6023      	str	r3, [r4, #0]
 800a4bc:	bd38      	pop	{r3, r4, r5, pc}
 800a4be:	bf00      	nop
 800a4c0:	200009e0 	.word	0x200009e0

0800a4c4 <_isatty_r>:
 800a4c4:	b538      	push	{r3, r4, r5, lr}
 800a4c6:	4d06      	ldr	r5, [pc, #24]	@ (800a4e0 <_isatty_r+0x1c>)
 800a4c8:	2300      	movs	r3, #0
 800a4ca:	4604      	mov	r4, r0
 800a4cc:	4608      	mov	r0, r1
 800a4ce:	602b      	str	r3, [r5, #0]
 800a4d0:	f7f9 f98f 	bl	80037f2 <_isatty>
 800a4d4:	1c43      	adds	r3, r0, #1
 800a4d6:	d102      	bne.n	800a4de <_isatty_r+0x1a>
 800a4d8:	682b      	ldr	r3, [r5, #0]
 800a4da:	b103      	cbz	r3, 800a4de <_isatty_r+0x1a>
 800a4dc:	6023      	str	r3, [r4, #0]
 800a4de:	bd38      	pop	{r3, r4, r5, pc}
 800a4e0:	200009e0 	.word	0x200009e0

0800a4e4 <_init>:
 800a4e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4e6:	bf00      	nop
 800a4e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a4ea:	bc08      	pop	{r3}
 800a4ec:	469e      	mov	lr, r3
 800a4ee:	4770      	bx	lr

0800a4f0 <_fini>:
 800a4f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4f2:	bf00      	nop
 800a4f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a4f6:	bc08      	pop	{r3}
 800a4f8:	469e      	mov	lr, r3
 800a4fa:	4770      	bx	lr
