# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do kellojakaja_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Joona/Documents/Quartus_/week2_/kellojakaja.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:44:45 on Sep 02,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Joona/Documents/Quartus_/week2_/kellojakaja.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity kellojakaja
# -- Compiling architecture Behavioral of kellojakaja
# End time: 16:44:46 on Sep 02,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week2_/simulation/questa/kellojakaja.vht
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:45:15 on Sep 02,2024
# vcom -reportprogress 300 -work work C:/Users/Joona/Documents/Quartus_/week2_/simulation/questa/kellojakaja.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity kellojakaja_vhd_tst
# -- Compiling architecture kellojakaja_arch of kellojakaja_vhd_tst
# End time: 16:45:15 on Sep 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.kellojakaja_vhd_tst
# Error while executing: vsim
# Usage: vsim
vsim -voptargs=+acc work.kellojakaja_vhd_tst
# vsim -voptargs="+acc" work.kellojakaja_vhd_tst 
# Start time: 16:45:21 on Sep 02,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.kellojakaja_vhd_tst(kellojakaja_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.kellojakaja(behavioral)#1
add wave -position end  sim:/kellojakaja_vhd_tst/clk
add wave -position end  sim:/kellojakaja_vhd_tst/led
run
# Break key hit
# Simulation stop requested.
# End time: 17:00:41 on Sep 02,2024, Elapsed time: 0:15:20
# Errors: 0, Warnings: 0
