#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ac11a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b0a8f0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x1abf4d0 .functor NOT 1, L_0x1b45680, C4<0>, C4<0>, C4<0>;
L_0x1b0bf10 .functor XOR 8, L_0x1b45240, L_0x1b45400, C4<00000000>, C4<00000000>;
L_0x1b45570 .functor XOR 8, L_0x1b0bf10, L_0x1b454a0, C4<00000000>, C4<00000000>;
v0x1b326a0_0 .net *"_ivl_10", 7 0, L_0x1b454a0;  1 drivers
v0x1b327a0_0 .net *"_ivl_12", 7 0, L_0x1b45570;  1 drivers
v0x1b32880_0 .net *"_ivl_2", 7 0, L_0x1b451a0;  1 drivers
v0x1b32940_0 .net *"_ivl_4", 7 0, L_0x1b45240;  1 drivers
v0x1b32a20_0 .net *"_ivl_6", 7 0, L_0x1b45400;  1 drivers
v0x1b32b50_0 .net *"_ivl_8", 7 0, L_0x1b0bf10;  1 drivers
v0x1b32c30_0 .net "areset", 0 0, L_0x1abf8e0;  1 drivers
v0x1b32cd0_0 .var "clk", 0 0;
v0x1b32d70_0 .net "predict_history_dut", 6 0, v0x1b31760_0;  1 drivers
v0x1b32e30_0 .net "predict_history_ref", 6 0, L_0x1b347d0;  1 drivers
v0x1b32ed0_0 .net "predict_pc", 6 0, L_0x1b33a60;  1 drivers
v0x1b32f70_0 .net "predict_taken_dut", 0 0, L_0x1b44fd0;  1 drivers
v0x1b33010_0 .net "predict_taken_ref", 0 0, L_0x1b34610;  1 drivers
v0x1b330b0_0 .net "predict_valid", 0 0, v0x1b2f790_0;  1 drivers
v0x1b33150_0 .var/2u "stats1", 223 0;
v0x1b331f0_0 .var/2u "strobe", 0 0;
v0x1b332b0_0 .net "tb_match", 0 0, L_0x1b45680;  1 drivers
v0x1b33460_0 .net "tb_mismatch", 0 0, L_0x1abf4d0;  1 drivers
v0x1b33500_0 .net "train_history", 6 0, L_0x1b34010;  1 drivers
v0x1b335c0_0 .net "train_mispredicted", 0 0, L_0x1b33eb0;  1 drivers
v0x1b33660_0 .net "train_pc", 6 0, L_0x1b341a0;  1 drivers
v0x1b33720_0 .net "train_taken", 0 0, L_0x1b33c90;  1 drivers
v0x1b337c0_0 .net "train_valid", 0 0, v0x1b30110_0;  1 drivers
v0x1b33860_0 .net "wavedrom_enable", 0 0, v0x1b301e0_0;  1 drivers
v0x1b33900_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x1b30280_0;  1 drivers
v0x1b339a0_0 .net "wavedrom_title", 511 0, v0x1b30360_0;  1 drivers
L_0x1b451a0 .concat [ 7 1 0 0], L_0x1b347d0, L_0x1b34610;
L_0x1b45240 .concat [ 7 1 0 0], L_0x1b347d0, L_0x1b34610;
L_0x1b45400 .concat [ 7 1 0 0], v0x1b31760_0, L_0x1b44fd0;
L_0x1b454a0 .concat [ 7 1 0 0], L_0x1b347d0, L_0x1b34610;
L_0x1b45680 .cmp/eeq 8, L_0x1b451a0, L_0x1b45570;
S_0x1b06460 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x1b0a8f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x1ac3270 .param/l "LNT" 0 3 22, C4<01>;
P_0x1ac32b0 .param/l "LT" 0 3 22, C4<10>;
P_0x1ac32f0 .param/l "SNT" 0 3 22, C4<00>;
P_0x1ac3330 .param/l "ST" 0 3 22, C4<11>;
P_0x1ac3370 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x1abfdc0 .functor XOR 7, v0x1b2d930_0, L_0x1b33a60, C4<0000000>, C4<0000000>;
L_0x1aea520 .functor XOR 7, L_0x1b34010, L_0x1b341a0, C4<0000000>, C4<0000000>;
v0x1afd0b0_0 .net *"_ivl_11", 0 0, L_0x1b34520;  1 drivers
L_0x7f85ff3911c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1afd380_0 .net *"_ivl_12", 0 0, L_0x7f85ff3911c8;  1 drivers
L_0x7f85ff391210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1abf540_0 .net *"_ivl_16", 6 0, L_0x7f85ff391210;  1 drivers
v0x1abf780_0 .net *"_ivl_4", 1 0, L_0x1b34330;  1 drivers
v0x1abf950_0 .net *"_ivl_6", 8 0, L_0x1b34430;  1 drivers
L_0x7f85ff391180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1abfeb0_0 .net *"_ivl_9", 1 0, L_0x7f85ff391180;  1 drivers
v0x1b2d610_0 .net "areset", 0 0, L_0x1abf8e0;  alias, 1 drivers
v0x1b2d6d0_0 .net "clk", 0 0, v0x1b32cd0_0;  1 drivers
v0x1b2d790 .array "pht", 0 127, 1 0;
v0x1b2d850_0 .net "predict_history", 6 0, L_0x1b347d0;  alias, 1 drivers
v0x1b2d930_0 .var "predict_history_r", 6 0;
v0x1b2da10_0 .net "predict_index", 6 0, L_0x1abfdc0;  1 drivers
v0x1b2daf0_0 .net "predict_pc", 6 0, L_0x1b33a60;  alias, 1 drivers
v0x1b2dbd0_0 .net "predict_taken", 0 0, L_0x1b34610;  alias, 1 drivers
v0x1b2dc90_0 .net "predict_valid", 0 0, v0x1b2f790_0;  alias, 1 drivers
v0x1b2dd50_0 .net "train_history", 6 0, L_0x1b34010;  alias, 1 drivers
v0x1b2de30_0 .net "train_index", 6 0, L_0x1aea520;  1 drivers
v0x1b2df10_0 .net "train_mispredicted", 0 0, L_0x1b33eb0;  alias, 1 drivers
v0x1b2dfd0_0 .net "train_pc", 6 0, L_0x1b341a0;  alias, 1 drivers
v0x1b2e0b0_0 .net "train_taken", 0 0, L_0x1b33c90;  alias, 1 drivers
v0x1b2e170_0 .net "train_valid", 0 0, v0x1b30110_0;  alias, 1 drivers
E_0x1acfdb0 .event posedge, v0x1b2d610_0, v0x1b2d6d0_0;
L_0x1b34330 .array/port v0x1b2d790, L_0x1b34430;
L_0x1b34430 .concat [ 7 2 0 0], L_0x1abfdc0, L_0x7f85ff391180;
L_0x1b34520 .part L_0x1b34330, 1, 1;
L_0x1b34610 .functor MUXZ 1, L_0x7f85ff3911c8, L_0x1b34520, v0x1b2f790_0, C4<>;
L_0x1b347d0 .functor MUXZ 7, L_0x7f85ff391210, v0x1b2d930_0, v0x1b2f790_0, C4<>;
S_0x1b06030 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x1b06460;
 .timescale -12 -12;
v0x1afcc90_0 .var/i "i", 31 0;
S_0x1b2e390 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x1b0a8f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x1b2e540 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x1abf8e0 .functor BUFZ 1, v0x1b2f860_0, C4<0>, C4<0>, C4<0>;
L_0x7f85ff3910a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1b2f020_0 .net *"_ivl_10", 0 0, L_0x7f85ff3910a8;  1 drivers
L_0x7f85ff3910f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1b2f100_0 .net *"_ivl_14", 6 0, L_0x7f85ff3910f0;  1 drivers
L_0x7f85ff391138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1b2f1e0_0 .net *"_ivl_18", 6 0, L_0x7f85ff391138;  1 drivers
L_0x7f85ff391018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1b2f2a0_0 .net *"_ivl_2", 6 0, L_0x7f85ff391018;  1 drivers
L_0x7f85ff391060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1b2f380_0 .net *"_ivl_6", 0 0, L_0x7f85ff391060;  1 drivers
v0x1b2f4b0_0 .net "areset", 0 0, L_0x1abf8e0;  alias, 1 drivers
v0x1b2f550_0 .net "clk", 0 0, v0x1b32cd0_0;  alias, 1 drivers
v0x1b2f620_0 .net "predict_pc", 6 0, L_0x1b33a60;  alias, 1 drivers
v0x1b2f6f0_0 .var "predict_pc_r", 6 0;
v0x1b2f790_0 .var "predict_valid", 0 0;
v0x1b2f860_0 .var "reset", 0 0;
v0x1b2f900_0 .net "tb_match", 0 0, L_0x1b45680;  alias, 1 drivers
v0x1b2f9c0_0 .net "train_history", 6 0, L_0x1b34010;  alias, 1 drivers
v0x1b2fab0_0 .var "train_history_r", 6 0;
v0x1b2fb70_0 .net "train_mispredicted", 0 0, L_0x1b33eb0;  alias, 1 drivers
v0x1b2fc40_0 .var "train_mispredicted_r", 0 0;
v0x1b2fce0_0 .net "train_pc", 6 0, L_0x1b341a0;  alias, 1 drivers
v0x1b2fee0_0 .var "train_pc_r", 6 0;
v0x1b2ffa0_0 .net "train_taken", 0 0, L_0x1b33c90;  alias, 1 drivers
v0x1b30070_0 .var "train_taken_r", 0 0;
v0x1b30110_0 .var "train_valid", 0 0;
v0x1b301e0_0 .var "wavedrom_enable", 0 0;
v0x1b30280_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x1b30360_0 .var "wavedrom_title", 511 0;
E_0x1acf250/0 .event negedge, v0x1b2d6d0_0;
E_0x1acf250/1 .event posedge, v0x1b2d6d0_0;
E_0x1acf250 .event/or E_0x1acf250/0, E_0x1acf250/1;
L_0x1b33a60 .functor MUXZ 7, L_0x7f85ff391018, v0x1b2f6f0_0, v0x1b2f790_0, C4<>;
L_0x1b33c90 .functor MUXZ 1, L_0x7f85ff391060, v0x1b30070_0, v0x1b30110_0, C4<>;
L_0x1b33eb0 .functor MUXZ 1, L_0x7f85ff3910a8, v0x1b2fc40_0, v0x1b30110_0, C4<>;
L_0x1b34010 .functor MUXZ 7, L_0x7f85ff3910f0, v0x1b2fab0_0, v0x1b30110_0, C4<>;
L_0x1b341a0 .functor MUXZ 7, L_0x7f85ff391138, v0x1b2fee0_0, v0x1b30110_0, C4<>;
S_0x1b2e600 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x1b2e390;
 .timescale -12 -12;
v0x1b2e860_0 .var/2u "arfail", 0 0;
v0x1b2e940_0 .var "async", 0 0;
v0x1b2ea00_0 .var/2u "datafail", 0 0;
v0x1b2eaa0_0 .var/2u "srfail", 0 0;
E_0x1acf000 .event posedge, v0x1b2d6d0_0;
E_0x1ab19f0 .event negedge, v0x1b2d6d0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1acf000;
    %wait E_0x1acf000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b2f860_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1acf000;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1ab19f0;
    %load/vec4 v0x1b2f900_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1b2ea00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b2f860_0, 0;
    %wait E_0x1acf000;
    %load/vec4 v0x1b2f900_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1b2e860_0, 0, 1;
    %wait E_0x1acf000;
    %load/vec4 v0x1b2f900_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1b2eaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b2f860_0, 0;
    %load/vec4 v0x1b2eaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1b2e860_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1b2e940_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1b2ea00_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1b2e940_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1b2eb60 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x1b2e390;
 .timescale -12 -12;
v0x1b2ed60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b2ee40 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x1b2e390;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b305e0 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x1b0a8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x1b30bf0_0 .net *"_ivl_0", 1 0, L_0x1b34960;  1 drivers
L_0x7f85ff3912e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1b30cf0_0 .net/2u *"_ivl_10", 31 0, L_0x7f85ff3912e8;  1 drivers
v0x1b30dd0_0 .net *"_ivl_12", 0 0, L_0x1b44cd0;  1 drivers
L_0x7f85ff391330 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1b30ea0_0 .net/2s *"_ivl_14", 1 0, L_0x7f85ff391330;  1 drivers
L_0x7f85ff391378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1b30f80_0 .net/2s *"_ivl_16", 1 0, L_0x7f85ff391378;  1 drivers
v0x1b310b0_0 .net *"_ivl_18", 1 0, L_0x1b44e40;  1 drivers
v0x1b31190_0 .net *"_ivl_2", 8 0, L_0x1b34a00;  1 drivers
L_0x7f85ff391258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1b31270_0 .net *"_ivl_5", 1 0, L_0x7f85ff391258;  1 drivers
v0x1b31350_0 .net *"_ivl_6", 31 0, L_0x1b34bd0;  1 drivers
L_0x7f85ff3912a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1b31430_0 .net *"_ivl_9", 29 0, L_0x7f85ff3912a0;  1 drivers
v0x1b31510_0 .net "areset", 0 0, L_0x1abf8e0;  alias, 1 drivers
v0x1b315b0_0 .net "clk", 0 0, v0x1b32cd0_0;  alias, 1 drivers
v0x1b316a0 .array "counter", 127 0, 1 0;
v0x1b31760_0 .var "ghr", 6 0;
v0x1b31840_0 .var "index", 6 0;
v0x1b31920_0 .net "predict_history", 6 0, v0x1b31760_0;  alias, 1 drivers
v0x1b31a00_0 .net "predict_pc", 6 0, L_0x1b33a60;  alias, 1 drivers
v0x1b31c20_0 .net "predict_taken", 0 0, L_0x1b44fd0;  alias, 1 drivers
v0x1b31ce0_0 .net "predict_valid", 0 0, v0x1b2f790_0;  alias, 1 drivers
v0x1b31dd0_0 .net "train_history", 6 0, L_0x1b34010;  alias, 1 drivers
v0x1b31ee0_0 .net "train_mispredicted", 0 0, L_0x1b33eb0;  alias, 1 drivers
v0x1b31fd0_0 .net "train_pc", 6 0, L_0x1b341a0;  alias, 1 drivers
v0x1b320e0_0 .net "train_taken", 0 0, L_0x1b33c90;  alias, 1 drivers
v0x1b321d0_0 .net "train_valid", 0 0, v0x1b30110_0;  alias, 1 drivers
L_0x1b34960 .array/port v0x1b316a0, L_0x1b34a00;
L_0x1b34a00 .concat [ 7 2 0 0], v0x1b31840_0, L_0x7f85ff391258;
L_0x1b34bd0 .concat [ 2 30 0 0], L_0x1b34960, L_0x7f85ff3912a0;
L_0x1b44cd0 .cmp/gt 32, L_0x1b34bd0, L_0x7f85ff3912e8;
L_0x1b44e40 .functor MUXZ 2, L_0x7f85ff391378, L_0x7f85ff391330, L_0x1b44cd0, C4<>;
L_0x1b44fd0 .part L_0x1b44e40, 0, 1;
S_0x1b30910 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 36, 4 36 0, S_0x1b305e0;
 .timescale 0 0;
v0x1b30af0_0 .var/i "i", 31 0;
S_0x1b32480 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x1b0a8f0;
 .timescale -12 -12;
E_0x1b12a60 .event anyedge, v0x1b331f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b331f0_0;
    %nor/r;
    %assign/vec4 v0x1b331f0_0, 0;
    %wait E_0x1b12a60;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b2e390;
T_4 ;
    %wait E_0x1acf000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b2f860_0, 0;
    %wait E_0x1acf000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b2f860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b2f790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b2fc40_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x1b2fab0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1b2fee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b30070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b30110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b2f790_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1b2f6f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b2e940_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1b2e600;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b2ee40;
    %join;
    %wait E_0x1acf000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b2f860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b2f790_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1b2f6f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b2f790_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1b2fab0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1b2fee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b30070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b30110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b2fc40_0, 0;
    %wait E_0x1ab19f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b2f860_0, 0;
    %wait E_0x1acf000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b30110_0, 0;
    %wait E_0x1acf000;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x1b2fab0_0, 0;
    %wait E_0x1acf000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b30110_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1acf000;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1b2fab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b30070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b30110_0, 0;
    %wait E_0x1acf000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b30110_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1acf000;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b2ee40;
    %join;
    %wait E_0x1acf000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b2f860_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1b2f6f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b2f790_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1b2fab0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1b2fee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b30070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b30110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b2fc40_0, 0;
    %wait E_0x1ab19f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b2f860_0, 0;
    %wait E_0x1acf000;
    %wait E_0x1acf000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b30110_0, 0;
    %wait E_0x1acf000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b30110_0, 0;
    %wait E_0x1acf000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b30110_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x1b2fab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b30070_0, 0;
    %wait E_0x1acf000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b30110_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1acf000;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1b2fab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b30070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b30110_0, 0;
    %wait E_0x1acf000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b30110_0, 0;
    %wait E_0x1acf000;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b30110_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x1b2fab0_0, 0;
    %wait E_0x1acf000;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b30110_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1acf000;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b2ee40;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1acf250;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x1b30110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b30070_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1b2fee0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1b2f6f0_0, 0;
    %assign/vec4 v0x1b2f790_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x1b2fab0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x1b2fc40_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1b06460;
T_5 ;
    %wait E_0x1acfdb0;
    %load/vec4 v0x1b2d610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x1b06030;
    %jmp t_0;
    .scope S_0x1b06030;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1afcc90_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x1afcc90_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x1afcc90_0;
    %store/vec4a v0x1b2d790, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x1afcc90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1afcc90_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x1b06460;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1b2d930_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1b2dc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x1b2d930_0;
    %load/vec4 v0x1b2dbd0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1b2d930_0, 0;
T_5.5 ;
    %load/vec4 v0x1b2e170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x1b2de30_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1b2d790, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x1b2e0b0_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x1b2de30_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1b2d790, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x1b2de30_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1b2d790, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x1b2de30_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1b2d790, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x1b2e0b0_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x1b2de30_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1b2d790, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x1b2de30_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1b2d790, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x1b2df10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x1b2dd50_0;
    %load/vec4 v0x1b2e0b0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1b2d930_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1b305e0;
T_6 ;
    %wait E_0x1acfdb0;
    %load/vec4 v0x1b31510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1b31760_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1b321d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x1b31760_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x1b320e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1b31760_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x1b31ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x1b31760_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x1b31c20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1b31760_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1b305e0;
T_7 ;
    %wait E_0x1acfdb0;
    %load/vec4 v0x1b31510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %fork t_3, S_0x1b30910;
    %jmp t_2;
    .scope S_0x1b30910;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b30af0_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x1b30af0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0x1b30af0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1b316a0, 0, 4;
T_7.4 ; for-loop step statement
    %load/vec4 v0x1b30af0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1b30af0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %end;
    .scope S_0x1b305e0;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1b321d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x1b31dd0_0;
    %load/vec4 v0x1b31fd0_0;
    %xor;
    %assign/vec4 v0x1b31840_0, 0;
    %load/vec4 v0x1b31ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x1b31840_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1b316a0, 4;
    %cmpi/u 1, 0, 2;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_7.9, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.10, 8;
T_7.9 ; End of true expr.
    %load/vec4 v0x1b31840_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1b316a0, 4;
    %subi 1, 0, 2;
    %jmp/0 T_7.10, 8;
 ; End of false expr.
    %blend;
T_7.10;
    %load/vec4 v0x1b31840_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1b316a0, 0, 4;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x1b31840_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1b316a0, 4;
    %cmpi/u 2, 0, 2;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_7.11, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_7.12, 8;
T_7.11 ; End of true expr.
    %load/vec4 v0x1b31840_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1b316a0, 4;
    %addi 1, 0, 2;
    %jmp/0 T_7.12, 8;
 ; End of false expr.
    %blend;
T_7.12;
    %load/vec4 v0x1b31840_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1b316a0, 0, 4;
T_7.8 ;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x1b31ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0x1b31a00_0;
    %load/vec4 v0x1b31760_0;
    %xor;
    %assign/vec4 v0x1b31840_0, 0;
T_7.13 ;
T_7.6 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1b0a8f0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b32cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b331f0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1b0a8f0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b32cd0_0;
    %inv;
    %store/vec4 v0x1b32cd0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1b0a8f0;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b2f550_0, v0x1b33460_0, v0x1b32cd0_0, v0x1b32c30_0, v0x1b330b0_0, v0x1b32ed0_0, v0x1b337c0_0, v0x1b33720_0, v0x1b335c0_0, v0x1b33500_0, v0x1b33660_0, v0x1b33010_0, v0x1b32f70_0, v0x1b32e30_0, v0x1b32d70_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1b0a8f0;
T_11 ;
    %load/vec4 v0x1b33150_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1b33150_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b33150_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x1b33150_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x1b33150_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b33150_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x1b33150_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b33150_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b33150_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1b33150_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1b0a8f0;
T_12 ;
    %wait E_0x1acf250;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b33150_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b33150_0, 4, 32;
    %load/vec4 v0x1b332b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1b33150_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b33150_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b33150_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b33150_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x1b33010_0;
    %load/vec4 v0x1b33010_0;
    %load/vec4 v0x1b32f70_0;
    %xor;
    %load/vec4 v0x1b33010_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x1b33150_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b33150_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x1b33150_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b33150_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x1b32e30_0;
    %load/vec4 v0x1b32e30_0;
    %load/vec4 v0x1b32d70_0;
    %xor;
    %load/vec4 v0x1b32e30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x1b33150_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b33150_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x1b33150_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b33150_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/gshare/iter0/response15/top_module.sv";
