
---------- Begin Simulation Statistics ----------
final_tick                               156410982000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 199263                       # Simulator instruction rate (inst/s)
host_mem_usage                                 719876                       # Number of bytes of host memory used
host_op_rate                                   199661                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   501.85                       # Real time elapsed on the host
host_tick_rate                              311669312                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.156411                       # Number of seconds simulated
sim_ticks                                156410982000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.561256                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104261                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113534                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83520                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635747                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                299                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             790                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              491                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4390261                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66052                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.564110                       # CPI: cycles per instruction
system.cpu.discardedOps                        196772                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42629132                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43485663                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11033955                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        24189703                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.639341                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        156410982                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       132221279                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        48742                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        105762                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          189                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       541695                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          176                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1083770                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            178                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 156410982000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              14165                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        35527                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13196                       # Transaction distribution
system.membus.trans_dist::ReadExReq             42874                       # Transaction distribution
system.membus.trans_dist::ReadExResp            42874                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         14165                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       162801                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 162801                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     47393792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47393792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             57039                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   57039    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               57039                       # Request fanout histogram
system.membus.respLayer1.occupancy         1902230000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1242626000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 156410982000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            252900                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       560861                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           70                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           29662                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           289177                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          289177                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           198                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       252702                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          466                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1625381                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1625847                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       137216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    546413056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              546550272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           48900                       # Total snoops (count)
system.tol2bus.snoopTraffic                  18189824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           590977                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000628                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025182                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 590608     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    367      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             590977                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9490234000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        9211947995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3366999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 156410982000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   10                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               485022                       # number of demand (read+write) hits
system.l2.demand_hits::total                   485032                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  10                       # number of overall hits
system.l2.overall_hits::.cpu.data              485022                       # number of overall hits
system.l2.overall_hits::total                  485032                       # number of overall hits
system.l2.demand_misses::.cpu.inst                188                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              56857                       # number of demand (read+write) misses
system.l2.demand_misses::total                  57045                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               188                       # number of overall misses
system.l2.overall_misses::.cpu.data             56857                       # number of overall misses
system.l2.overall_misses::total                 57045                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     27146000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11159041000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11186187000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     27146000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11159041000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11186187000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              198                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           541879                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               542077                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             198                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          541879                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              542077                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.949495                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.104926                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.105234                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.949495                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.104926                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.105234                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 144393.617021                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 196265.033329                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 196094.083618                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 144393.617021                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 196265.033329                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 196094.083618                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               35527                       # number of writebacks
system.l2.writebacks::total                     35527                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           187                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         56852                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             57039                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          187                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        56852                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            57039                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     23356000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10021362000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10044718000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     23356000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10021362000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10044718000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.944444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.104916                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.105223                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.944444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.104916                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.105223                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 124898.395722                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 176271.054668                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 176102.631533                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 124898.395722                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 176271.054668                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 176102.631533                       # average overall mshr miss latency
system.l2.replacements                          48900                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       525334                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           525334                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       525334                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       525334                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           68                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               68                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           68                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           68                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            246303                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                246303                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           42874                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               42874                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   9009611000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9009611000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        289177                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            289177                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.148262                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.148262                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 210141.600970                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 210141.600970                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        42874                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          42874                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   8152131000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8152131000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.148262                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.148262                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 190141.600970                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 190141.600970                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          188                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              188                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     27146000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27146000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          198                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            198                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.949495                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.949495                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 144393.617021                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 144393.617021                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          187                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          187                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     23356000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     23356000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.944444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 124898.395722                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 124898.395722                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        238719                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            238719                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        13983                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           13983                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2149430000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2149430000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       252702                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        252702                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.055334                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.055334                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 153717.371093                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 153717.371093                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        13978                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        13978                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1869231000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1869231000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.055314                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.055314                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 133726.641866                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 133726.641866                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 156410982000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8051.878822                       # Cycle average of tags in use
system.l2.tags.total_refs                     1083574                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     57092                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.979437                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    122000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.515498                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        21.954373                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8009.408952                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002680                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.977711                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982895                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8187                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8725740                       # Number of tag accesses
system.l2.tags.data_accesses                  8725740                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 156410982000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          95744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       29108224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29203968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        95744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         95744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     18189824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18189824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             187                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           56852                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               57039                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        35527                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              35527                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            612131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         186100897                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             186713028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       612131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           612131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      116295057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            116295057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      116295057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           612131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        186100897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            303008084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    284216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    454809.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.146573921500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        16670                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        16670                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              557938                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             267758                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       57039                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      35527                       # Number of write requests accepted
system.mem_ctrls.readBursts                    456312                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   284216                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             17664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            17664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17808                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  37771685500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2281525000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             46327404250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     82777.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               101527.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   422326                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  260591                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                456312                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               284216                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   41495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   41526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   41603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   41671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   41696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   41773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   43709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   43732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   15541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   15509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  15432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  15364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  15339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  15262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  13326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  13303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  17267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  17604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  17779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  15176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  13874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        57589                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    822.941603                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   753.035306                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   273.491917                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          664      1.15%      1.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1147      1.99%      3.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          851      1.48%      4.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2092      3.63%      8.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14147     24.57%     32.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1737      3.02%     35.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          747      1.30%     37.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          860      1.49%     38.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        35344     61.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        57589                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        16670                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.372825                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.298338                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    344.658631                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        16658     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            5      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16670                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.048650                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.890730                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.570636                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            13635     81.79%     81.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               24      0.14%     81.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              845      5.07%     87.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              353      2.12%     89.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.04%     89.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               19      0.11%     89.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              127      0.76%     90.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               13      0.08%     90.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24             1404      8.42%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               29      0.17%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26              194      1.16%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                7      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               11      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16670                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29203520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18188864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29203968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18189824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       186.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       116.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    186.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    116.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  150780251000                       # Total gap between requests
system.mem_ctrls.avgGap                    1628894.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        95744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     29107776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     18188864                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 612130.930806380347                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 186098032.425881713629                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 116288918.894454613328                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1496                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       454816                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       284216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     83240000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  46244164250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3864898164250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     55641.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    101676.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13598453.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            204703800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            108802650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1626784740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          739366020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12346888320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10014126510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      51628868640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        76669540680                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        490.180035                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 134029118500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5222880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  17158983500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            206481660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            109747605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1631232960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          744163200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12346888320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       9887523240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      51735481920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        76661518905                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        490.128749                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 134311506250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5222880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  16876595750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    156410982000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 156410982000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7427046                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7427046                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7427046                       # number of overall hits
system.cpu.icache.overall_hits::total         7427046                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          198                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            198                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          198                       # number of overall misses
system.cpu.icache.overall_misses::total           198                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     28637000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     28637000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     28637000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     28637000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7427244                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7427244                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7427244                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7427244                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000027                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000027                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 144631.313131                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 144631.313131                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 144631.313131                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 144631.313131                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           70                       # number of writebacks
system.cpu.icache.writebacks::total                70                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          198                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          198                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          198                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          198                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     28241000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     28241000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     28241000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     28241000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 142631.313131                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 142631.313131                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 142631.313131                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 142631.313131                       # average overall mshr miss latency
system.cpu.icache.replacements                     70                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7427046                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7427046                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          198                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           198                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     28637000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     28637000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7427244                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7427244                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 144631.313131                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 144631.313131                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          198                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          198                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     28241000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     28241000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 142631.313131                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 142631.313131                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 156410982000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.642584                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7427244                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               198                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          37511.333333                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            143000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.642584                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997208                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997208                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          59418150                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         59418150                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 156410982000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 156410982000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 156410982000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51580357                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51580357                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51584902                       # number of overall hits
system.cpu.dcache.overall_hits::total        51584902                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       549399                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         549399                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       553275                       # number of overall misses
system.cpu.dcache.overall_misses::total        553275                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  25895477000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  25895477000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  25895477000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  25895477000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52129756                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52129756                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52138177                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52138177                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010539                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010539                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010612                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010612                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47134.190270                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47134.190270                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 46803.988975                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46803.988975                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       525334                       # number of writebacks
system.cpu.dcache.writebacks::total            525334                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         8512                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8512                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         8512                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8512                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       540887                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       540887                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       541879                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       541879                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  23632673000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  23632673000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  23771622000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23771622000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010376                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010376                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010393                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010393                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43692.440380                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43692.440380                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43868.874786                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43868.874786                       # average overall mshr miss latency
system.cpu.dcache.replacements                 541623                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40898715                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40898715                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       252876                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        252876                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9185633000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9185633000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41151591                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41151591                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006145                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006145                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36324.653190                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36324.653190                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1166                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1166                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       251710                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       251710                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8568969000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8568969000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006117                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006117                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34043.021731                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34043.021731                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10681642                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10681642                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       296523                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       296523                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16709844000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16709844000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978165                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978165                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027010                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027010                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56352.606712                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56352.606712                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         7346                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7346                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       289177                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       289177                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  15063704000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15063704000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026341                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026341                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 52091.639377                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52091.639377                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         4545                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          4545                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         3876                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3876                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.460278                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.460278                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          992                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          992                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    138949000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    138949000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.117801                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.117801                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 140069.556452                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 140069.556452                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 156410982000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.222905                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52126857                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            541879                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             96.196489                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            315000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   253.222905                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989152                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989152                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          171                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         417647903                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        417647903                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 156410982000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 156410982000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
