Release 7.1.01i - xst H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_xst.prj"

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper.ngc"

---- Source Options
Top Module Name                    : ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
RTL Output                         : YES
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper}

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Effort                : 1

=========================================================================

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v2_00_a.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder_bit.vhd" in Library proc_common_v2_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter.vhd" in Library proc_common_v2_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" in Library proc_common_v2_00_a.
Entity <counter_bit> compiled.
Entity <counter_bit> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter_top.vhd" in Library proc_common_v2_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_top.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder.vhd" in Library proc_common_v2_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v2_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v2_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/coregen_comp_defs.vhd" in Library proc_common_v2_00_a.
Package <coregen_comp_defs> compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family.vhd" in Library proc_common_v2_00_a.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" in Library proc_common_v2_00_a.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg2.vhd" in Library proc_common_v2_00_a.
Entity <ld_arith_reg2> compiled.
Entity <ld_arith_reg2> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd" in Library proc_common_v2_00_a.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" in Library proc_common_v2_00_a.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" in Library proc_common_v2_00_a.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v2_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer.vhd" in Library proc_common_v2_00_a.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_dpram_select.vhd" in Library proc_common_v2_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl16_fifo.vhd" in Library proc_common_v2_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter.vhd" in Library proc_common_v2_00_a.
Entity <Counter> compiled.
Entity <Counter> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_a/hdl/vhdl/xor_xorg.vhd" in Library ecc_v1_00_a.
Entity <xor_xorg> compiled.
Entity <xor_xorg> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v2_00_a/hdl/vhdl/pf_dly1_mux.vhd" in Library wrpfifo_v2_00_a.
Entity <pf_dly1_mux> compiled.
Entity <pf_dly1_mux> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/flex_addr_cntr.vhd" in Library plb_ipif_v1_00_f.
Entity <flex_addr_cntr> compiled.
Entity <flex_addr_cntr> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_a/hdl/vhdl/ecccr.vhd" in Library ecc_v1_00_a.
Entity <ecccr> compiled.
Entity <ecccr> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_a/hdl/vhdl/eccsr.vhd" in Library ecc_v1_00_a.
Entity <eccsr> compiled.
Entity <eccsr> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_a/hdl/vhdl/eccsec.vhd" in Library ecc_v1_00_a.
Entity <eccsec> compiled.
Entity <eccsec> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_a/hdl/vhdl/eccdec.vhd" in Library ecc_v1_00_a.
Entity <eccdec> compiled.
Entity <eccdec> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_a/hdl/vhdl/eccpec.vhd" in Library ecc_v1_00_a.
Entity <eccpec> compiled.
Entity <eccpec> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_a/hdl/vhdl/gen_synd.vhd" in Library ecc_v1_00_a.
Entity <gen_synd> compiled.
Entity <gen_synd> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_a/hdl/vhdl/corr_data.vhd" in Library ecc_v1_00_a.
Entity <corr_data> compiled.
Entity <corr_data> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_a/hdl/vhdl/gen_err.vhd" in Library ecc_v1_00_a.
Entity <gen_err> compiled.
Entity <gen_err> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_a/hdl/vhdl/gen_ecc.vhd" in Library ecc_v1_00_a.
Entity <gen_ecc> compiled.
Entity <gen_ecc> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v2_00_a/hdl/vhdl/ipif_control_wr.vhd" in Library wrpfifo_v2_00_a.
Entity <ipif_control_wr> compiled.
Entity <ipif_control_wr> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v2_00_a/hdl/vhdl/wrpfifo_dp_cntl.vhd" in Library wrpfifo_v2_00_a.
Entity <wrpfifo_dp_cntl> compiled.
Entity <wrpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v2_00_a/hdl/vhdl/ipif_control_rd.vhd" in Library rdpfifo_v2_00_a.
Entity <ipif_control_rd> compiled.
Entity <ipif_control_rd> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v2_00_a/hdl/vhdl/rdpfifo_dp_cntl.vhd" in Library rdpfifo_v2_00_a.
Entity <rdpfifo_dp_cntl> compiled.
Entity <rdpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_address_decoder.vhd" in Library plb_ipif_v1_00_f.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/burst_support.vhd" in Library plb_ipif_v1_00_f.
Entity <burst_support> compiled.
Entity <burst_support> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" in Library plb_ipif_v1_00_f.
Entity <addr_reg_cntr_brst_flex> compiled.
Entity <addr_reg_cntr_brst_flex> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_a/hdl/vhdl/ecc_bhw.vhd" in Library ecc_v1_00_a.
Entity <ecc_bhw> compiled.
Entity <ecc_bhw> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_a/hdl/vhdl/ecc_write.vhd" in Library ecc_v1_00_a.
Entity <ecc_write> compiled.
Entity <ecc_write> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_a/hdl/vhdl/ecc_read.vhd" in Library ecc_v1_00_a.
Entity <ecc_read> compiled.
Entity <ecc_read> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_a/hdl/vhdl/ecc_reg.vhd" in Library ecc_v1_00_a.
Entity <ecc_reg> compiled.
Entity <ecc_reg> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_a/hdl/vhdl/ecc_intr.vhd" in Library ecc_v1_00_a.
Entity <ecc_intr> compiled.
Entity <ecc_intr> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_slave_attachment_indet.vhd" in Library plb_ipif_v1_00_f.
Entity <plb_slave_attachment_indet> compiled.
Entity <plb_slave_attachment_indet> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_ipif_reset.vhd" in Library plb_ipif_v1_00_f.
Entity <plb_ipif_reset> compiled.
Entity <plb_ipif_reset> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_interrupt_control.vhd" in Library plb_ipif_v1_00_f.
Entity <plb_interrupt_control> compiled.
Entity <plb_interrupt_control> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_sesr_sear.vhd" in Library plb_ipif_v1_00_f.
Entity <plb_sesr_sear> compiled.
Entity <plb_sesr_sear> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v2_00_a/hdl/vhdl/rdpfifo_top.vhd" in Library rdpfifo_v2_00_a.
Entity <rdpfifo_top> compiled.
Entity <rdpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v2_00_a/hdl/vhdl/wrpfifo_top.vhd" in Library wrpfifo_v2_00_a.
Entity <wrpfifo_top> compiled.
Entity <wrpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/init_statemachine.vhd" in Library ddr_v1_11_a.
Entity <init_statemachine> compiled.
Entity <init_statemachine> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/counters.vhd" in Library ddr_v1_11_a.
Entity <counters> compiled.
Entity <counters> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/clock_gen.vhd" in Library ddr_v1_11_a.
Entity <clock_gen> compiled.
Entity <clock_gen> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/command_statemachine.vhd" in Library ddr_v1_11_a.
Entity <command_statemachine> compiled.
Entity <command_statemachine> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/data_statemachine.vhd" in Library ddr_v1_11_a.
Entity <data_statemachine> compiled.
Entity <data_statemachine> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/io_registers.vhd" in Library ddr_v1_11_a.
Entity <io_registers> compiled.
Entity <io_registers> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/ipic_if.vhd" in Library ddr_v1_11_a.
Entity <ipic_if> compiled.
Entity <ipic_if> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/read_data_path.vhd" in Library ddr_v1_11_a.
Entity <read_data_path> compiled.
Entity <read_data_path> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/dw64_wr.vhd" in Library ddr_v1_11_a.
Entity <dw64_wr> compiled.
Entity <dw64_wr> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/dw64_rd.vhd" in Library ddr_v1_11_a.
Entity <dw64_rd> compiled.
Entity <dw64_rd> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/read_data_path_64.vhd" in Library ddr_v1_11_a.
Entity <read_data_path_64> compiled.
Entity <read_data_path_64> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/ddr_controller.vhd" in Library ddr_v1_11_a.
Entity <ddr_controller> compiled.
Entity <ddr_controller> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_ipif.vhd" in Library plb_ipif_v1_00_f.
Entity <plb_ipif> compiled.
Entity <plb_ipif> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/ecc_v1_00_a/hdl/vhdl/ecc.vhd" in Library ecc_v1_00_a.
Entity <ecc> compiled.
Entity <ecc> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" in Library plb_ddr_v1_11_a.
Entity <plb_ddr> compiled.
Entity <plb_ddr> (Architecture <imp>) compiled.
Compiling vhdl file "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper.vhd" in Library work.
Entity <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> compiled.
Entity <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> (Architecture <STRUCTURE>).
    Set user-defined property "X_CORE_INFO =  plb_ddr_v1_11_a" for unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
Instantiating component <plb_ddr> from Library <plb_ddr_v1_11_a>.
WARNING:Xst:37 - Unknown property "IP_GROUP".
WARNING:Xst:37 - Unknown property "RUN_NGCBUILD".
WARNING:Xst:37 - Unknown property "ALERT".
    Set property "SYN_MAXFAN = 10000" for signal <PLB_Clk> in unit <plb_ddr>.
    Set property "MAX_FANOUT = 10000" for signal <PLB_Clk> in unit <plb_ddr> (previous value was "10000").
WARNING:Xst:37 - Unknown property "SIGIS".
    Set property "SYN_MAXFAN = 10000" for signal <PLB_Rst> in unit <plb_ddr>.
    Set property "MAX_FANOUT = 10000" for signal <PLB_Rst> in unit <plb_ddr> (previous value was "10000").
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:37 - Unknown property "SIGIS".
Entity <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> analyzed. Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> generated.

Analyzing generic Entity <plb_ddr> (Architecture <imp>).
	C_INCLUDE_BURST_CACHELN_SUPPORT = 1
	C_REG_DIMM = 0
	C_NUM_BANKS_MEM = 2
	C_NUM_CLK_PAIRS = 4
	C_FAMILY = "virtex2p"
	C_INCLUDE_ECC_SUPPORT = 0
	C_ENABLE_ECC_REG = 1
	C_ECC_DEFAULT_ON = 1
	C_INCLUDE_ECC_INTR = 0
	C_INCLUDE_ECC_TEST = 0
	C_ECC_SEC_THRESHOLD = 1
	C_ECC_DEC_THRESHOLD = 1
	C_ECC_PEC_THRESHOLD = 1
	NUM_ECC_BITS = 7
	C_DDR_TMRD = 20000
	C_DDR_TWR = 20000
	C_DDR_TWTR = 1
	C_DDR_TRAS = 60000
	C_DDR_TRC = 90000
	C_DDR_TRFC = 100000
	C_DDR_TRCD = 30000
	C_DDR_TRRD = 20000
	C_DDR_TREFC = 70300000
	C_DDR_TREFI = 7800000
	C_DDR_TRP = 30000
	C_DDR_CAS_LAT = 2
	C_DDR_DWIDTH = 64
	C_DDR_AWIDTH = 13
	C_DDR_COL_AWIDTH = 10
	C_DDR_BANK_AWIDTH = 2
	C_MEM0_BASEADDR = <u>00000000000000000000000000000000
	C_MEM0_HIGHADDR = <u>00001111111111111111111111111111
	C_MEM1_BASEADDR = <u>00010000000000000000000000000000
	C_MEM1_HIGHADDR = <u>00011111111111111111111111111111
	C_MEM2_BASEADDR = <u>11111111111111111111111111111111
	C_MEM2_HIGHADDR = <u>00000000000000000000000000000000
	C_MEM3_BASEADDR = <u>11111111111111111111111111111111
	C_MEM3_HIGHADDR = <u>00000000000000000000000000000000
	C_ECC_BASEADDR = <u>11111111111111111111111111111111
	C_ECC_HIGHADDR = <u>00000000000000000000000000000000
	C_PLB_NUM_MASTERS = 2
	C_PLB_MID_WIDTH = 1
	C_PLB_AWIDTH = 32
	C_PLB_DWIDTH = 64
	C_PLB_CLK_PERIOD_PS = 10000
	C_SIM_INIT_TIME_PS = 200000000
    Set property "SYN_MAXFAN = 10000" for signal <PLB_Clk> in unit <plb_ddr>.
    Set property "MAX_FANOUT = 10000" for signal <PLB_Clk> in unit <plb_ddr> (previous value was "10000").
WARNING:Xst:37 - Unknown property "SIGIS".
    Set property "SYN_MAXFAN = 10000" for signal <PLB_Rst> in unit <plb_ddr>.
    Set property "MAX_FANOUT = 10000" for signal <PLB_Rst> in unit <plb_ddr> (previous value was "10000").
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1333: Unconnected output port 'ECC_chk_bits_rd' of component 'ddr_controller'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1333: Unconnected output port 'DDR_DM_ECC' of component 'ddr_controller'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1333: Unconnected output port 'DDR_DQ_ECC_o' of component 'ddr_controller'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1333: Unconnected output port 'DDR_DQ_ECC_t' of component 'ddr_controller'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1333: Unconnected output port 'DDR_DQS_ECC_o' of component 'ddr_controller'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1333: Unconnected output port 'DDR_DQS_ECC_t' of component 'ddr_controller'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'IP2INTC_Irpt' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'M_request' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'M_priority' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'M_buslock' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'M_RNW' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'M_BE' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'M_MSize' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'M_size' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'M_type' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'M_compress' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'M_guarded' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'M_ordered' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'M_lockErr' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'M_abort' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'M_ABus' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'M_wrDBus' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'M_wrBurst' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'M_rdBurst' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'Bus2IP_Clk' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'Bus2IP_Reset' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'Bus2IP_Freeze' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'Bus2IP_RNW_Early' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'Bus2IP_PselHit' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'Bus2IP_CE' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'Bus2IP_RdCE' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'Bus2IP_WrCE' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'Bus2IP_MstWrAck' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'Bus2IP_MstRdAck' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'Bus2IP_MstRetry' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'Bus2IP_MstError' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'Bus2IP_MstTimeOut' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'Bus2IP_MstLastAck' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'RFIFO2IP_WrAck' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'RFIFO2IP_AlmostFull' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'RFIFO2IP_Full' of component 'plb_ipif'.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'RFIFO2IP_Vacancy' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'WFIFO2IP_Data' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'WFIFO2IP_RdAck' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'WFIFO2IP_AlmostEmpty' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'WFIFO2IP_Empty' of component 'plb_ipif'.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'WFIFO2IP_Occupancy' of component 'plb_ipif'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd" line 1424: Unconnected output port 'Bus2IP_DMA_Ack' of component 'plb_ipif'.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
Entity <plb_ddr> analyzed. Unit <plb_ddr> generated.

Analyzing generic Entity <ddr_controller> (Architecture <imp>).
	C_FAMILY = "virtex2p"
	C_NUM_BANKS_MEM = 2
	C_NUM_CLK_PAIRS = 4
	C_REG_DIMM = 0
	C_DDR_TMRD = 20000
	C_DDR_TWR = 20000
	C_DDR_TWTR = 1
	C_DDR_TRAS = 60000
	C_DDR_TRC = 90000
	C_DDR_TRFC = 100000
	C_DDR_TRCD = 30000
	C_DDR_TRRD = 20000
	C_DDR_TREFC = 70300000
	C_DDR_TREFI = 7800000
	C_DDR_TRP = 30000
	C_DDR_CAS_LAT = 2
	C_DDR_DWIDTH = 64
	C_DDR_AWIDTH = 13
	C_DDR_COL_AWIDTH = 10
	C_DDR_BANK_AWIDTH = 2
	C_DDR_BRST_SIZE = 2
	C_IPIF_DWIDTH = 64
	C_IPIF_AWIDTH = 32
	C_INCLUDE_BURSTS = 1
	C_CLK_PERIOD = 10000
	C_OPB_BUS = 0
	C_PLB_BUS = 1
	C_SIM_INIT_TIME_PS = 200000000
	C_INCLUDE_ECC_SUPPORT = 0
	NUM_ECC_BITS = 7
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/ddr_controller.vhd" line 1448: Unconnected output port 'DQ_ECC_oe_cmb' of component 'command_statemachine'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/ddr_controller.vhd" line 1448: Unconnected output port 'DQS_ECC_oe' of component 'command_statemachine'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/ddr_controller.vhd" line 1448: Unconnected output port 'DQS_ECC_rst' of component 'command_statemachine'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/ddr_controller.vhd" line 1448: Unconnected output port 'DQS_ECC_setrst' of component 'command_statemachine'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/ddr_controller.vhd" line 1550: Unconnected output port 'Write_data_ecc_en' of component 'data_statemachine'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/ddr_controller.vhd" line 1550: Unconnected output port 'Write_dqs_ecc_en' of component 'data_statemachine'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/ddr_controller.vhd" line 1550: Unconnected output port 'Write_data_ecc' of component 'data_statemachine'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/ddr_controller.vhd" line 1550: Unconnected output port 'Write_data_ecc_mask' of component 'data_statemachine'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/ddr_controller.vhd" line 1617: Unconnected output port 'DDR_ReadData_ECC' of component 'io_registers'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/ddr_controller.vhd" line 1617: Unconnected output port 'DDR_DQ_ECC_o' of component 'io_registers'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/ddr_controller.vhd" line 1617: Unconnected output port 'DDR_DQ_ECC_t' of component 'io_registers'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/ddr_controller.vhd" line 1617: Unconnected output port 'DDR_DM_ECC' of component 'io_registers'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/ddr_controller.vhd" line 1617: Unconnected output port 'DDR_DQS_ECC_o' of component 'io_registers'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/ddr_controller.vhd" line 1617: Unconnected output port 'DDR_DQS_ECC_t' of component 'io_registers'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/ddr_controller.vhd" line 1617: Unconnected output port 'DDR_Read_DQS_ECC' of component 'io_registers'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/ddr_controller.vhd" line 1687: Unconnected output port 'ECC_chk_bits_rd_out' of component 'ipic_if'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/ddr_controller.vhd" line 1687: Unconnected output port 'ECC_chk_bits_wr_out' of component 'ipic_if'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/ddr_controller.vhd" line 1747: Unconnected output port 'ECC_chk_bits_rd' of component 'read_data_path_64'.
Entity <ddr_controller> analyzed. Unit <ddr_controller> generated.

Analyzing generic Entity <init_statemachine> (Architecture <imp>).
	C_NUM_BANKS_MEM = 2
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_BRST_SIZE = 2
	C_DDR_CAS_LAT = 2
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
Entity <init_statemachine> analyzed. Unit <init_statemachine> generated.

Analyzing generic Entity <counters> (Architecture <imp>).
	C_GPCNT_WIDTH = 4
	C_RCCNT_WIDTH = 4
	C_RRDCNT_WIDTH = 1
	C_RASCNT_WIDTH = 3
	C_REFICNT_WIDTH = 15
	C_WRCNT_WIDTH = 1
	C_BRSTCNT_WIDTH = 1
	C_CASLATCNT_WIDTH = 1
	C_RCCNT = <u>1000
	C_RRDCNT = <u>1
	C_RASCNT = <u>101
	C_REFICNT = <u>000001011101011
	C_200US_CNT = <u>100111000011111
	C_200CK_CNT = <u>000000011000111
	C_WRCNT = <u>1
	C_BRSTCNT = <u>0
	C_CMDCNT = <u>0
	C_CASLATCNT = <u>1
	C_DDR_BRST_SIZE = 2
	C_CASLAT = 2
Instantiating component <ld_arith_reg> from Library <proc_common_v2_00_a>.
Instantiating component <ld_arith_reg> from Library <proc_common_v2_00_a>.
Instantiating component <ld_arith_reg> from Library <proc_common_v2_00_a>.
Instantiating component <ld_arith_reg> from Library <proc_common_v2_00_a>.
Instantiating component <ld_arith_reg> from Library <proc_common_v2_00_a>.
Instantiating component <ld_arith_reg> from Library <proc_common_v2_00_a>.
Entity <counters> analyzed. Unit <counters> generated.

Analyzing generic Entity <ld_arith_reg> (Architecture <imp>).
	C_ADD_SUB_NOT = <u>0
	C_REG_WIDTH = 4
	C_RESET_VALUE = <u>0000
	C_LD_WIDTH = 4
	C_LD_OFFSET = 0
	C_AD_WIDTH = 1
	C_AD_OFFSET = 0
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Generating a Black Box for component <FDRE>.
Entity <ld_arith_reg> analyzed. Unit <ld_arith_reg> generated.

Analyzing generic Entity <ld_arith_reg.0> (Architecture <imp>).
	C_ADD_SUB_NOT = <u>0
	C_REG_WIDTH = 1
	C_RESET_VALUE = <u>0
	C_LD_WIDTH = 1
	C_LD_OFFSET = 0
	C_AD_WIDTH = 1
	C_AD_OFFSET = 0
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Generating a Black Box for component <FDRE>.
Entity <ld_arith_reg.0> analyzed. Unit <ld_arith_reg.0> generated.

Analyzing generic Entity <ld_arith_reg.1> (Architecture <imp>).
	C_ADD_SUB_NOT = <u>0
	C_REG_WIDTH = 3
	C_RESET_VALUE = <u>000
	C_LD_WIDTH = 3
	C_LD_OFFSET = 0
	C_AD_WIDTH = 1
	C_AD_OFFSET = 0
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Generating a Black Box for component <FDRE>.
Entity <ld_arith_reg.1> analyzed. Unit <ld_arith_reg.1> generated.

Analyzing generic Entity <ld_arith_reg.2> (Architecture <imp>).
	C_ADD_SUB_NOT = <u>0
	C_REG_WIDTH = 15
	C_RESET_VALUE = <u>100111000011111
	C_LD_WIDTH = 15
	C_LD_OFFSET = 0
	C_AD_WIDTH = 1
	C_AD_OFFSET = 0
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Generating a Black Box for component <FDSE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Generating a Black Box for component <FDSE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Generating a Black Box for component <FDSE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Generating a Black Box for component <FDSE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Generating a Black Box for component <FDSE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Generating a Black Box for component <FDSE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Generating a Black Box for component <FDSE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Generating a Black Box for component <FDSE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 269: Generating a Black Box for component <FDRE>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 232: Generating a Black Box for component <MULT_AND>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 242: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 253: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" line 279: Generating a Black Box for component <FDSE>.
Entity <ld_arith_reg.2> analyzed. Unit <ld_arith_reg.2> generated.

Analyzing generic Entity <clock_gen> (Architecture <imp>).
	C_NUM_CLK_PAIRS = 4
	C_FAMILY = "virtex2p"
    Set user-defined property "IOB =  true" for instance <DDR_CLK_REG_I0> in unit <clock_gen>.
    Set user-defined property "IOB =  true" for instance <DDR_CLKN_REG_I0> in unit <clock_gen>.
    Set user-defined property "IOB =  true" for instance <DDR_CLK_REG_I1> in unit <clock_gen>.
    Set user-defined property "IOB =  true" for instance <DDR_CLKN_REG_I1> in unit <clock_gen>.
    Set user-defined property "IOB =  true" for instance <DDR_CLK_REG_I2> in unit <clock_gen>.
    Set user-defined property "IOB =  true" for instance <DDR_CLKN_REG_I2> in unit <clock_gen>.
    Set user-defined property "IOB =  true" for instance <DDR_CLK_REG_I3> in unit <clock_gen>.
    Set user-defined property "IOB =  true" for instance <DDR_CLKN_REG_I3> in unit <clock_gen>.
Entity <clock_gen> analyzed. Unit <clock_gen> generated.

Analyzing generic Entity <command_statemachine> (Architecture <imp>).
	C_DDR_AWIDTH = 13
	C_DDR_DWIDTH = 64
	C_DDR_COL_AWIDTH = 10
	C_DDR_BANK_AWIDTH = 2
	C_REG_DIMM = 0
	C_MRDCNT = <u>0001
	C_RFCCNT = <u>1001
	C_RCDCNT = <u>0010
	C_RPCNT = <u>0010
	C_GP_CNTR_WIDTH = 4
	C_OPB_BUS = 0
	C_PLB_BUS = 1
	C_INCLUDE_BURSTS = 1
	C_INCLUDE_ECC_SUPPORT = 0
	C_NUM_BANKS_MEM = 2
	C_ADDR28_FIFO_OCC_WIDTH = 4
WARNING:Xst:819 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/command_statemachine.vhd" line 834: The following signals are missing in the process sensitivity list:
   Addr28_FIFO_Occ.
Entity <command_statemachine> analyzed. Unit <command_statemachine> generated.

Analyzing generic Entity <dw64_wr> (Architecture <imp>).
	C_DDR_DWIDTH = 64
	C_IPIF_DWIDTH = 64
Entity <dw64_wr> analyzed. Unit <dw64_wr> generated.

Analyzing generic Entity <data_statemachine> (Architecture <imp>).
	C_DDR_DWIDTH = 64
	C_IPIF_DWIDTH = 128
	C_REG_DIMM = 0
	C_INCLUDE_BURSTS = 1
	C_INCLUDE_ECC_SUPPORT = 0
	NUM_ECC_BITS = 7
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/data_statemachine.vhd" line 818: Unconnected output port 'Carry_Out' of component 'Counter'.
Entity <data_statemachine> analyzed. Unit <data_statemachine> generated.

Analyzing generic Entity <Counter> (Architecture <imp>).
	C_NUM_BITS = 4
Entity <Counter> analyzed. Unit <Counter> generated.

Analyzing Entity <counter_bit> (Architecture <imp>).
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" line 126: Generating a Black Box for component <LUT4>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" line 137: Generating a Black Box for component <MUXCY_L>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" line 144: Generating a Black Box for component <XORCY>.
Entity <counter_bit> analyzed. Unit <counter_bit> generated.

Analyzing generic Entity <dw64_rd> (Architecture <imp>).
	C_DDR_DWIDTH = 64
	C_IPIF_DWIDTH = 64
	C_FIFO_DEPTH_LOG2X = 4
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/dw64_rd.vhd" line 242: Unconnected output port 'Full' of component 'srl16_fifo'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/dw64_rd.vhd" line 242: Unconnected output port 'Almostfull' of component 'srl16_fifo'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/dw64_rd.vhd" line 242: Unconnected output port 'Almostempty' of component 'srl16_fifo'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/dw64_rd.vhd" line 242: Unconnected output port 'Vacancy' of component 'srl16_fifo'.
Entity <dw64_rd> analyzed. Unit <dw64_rd> generated.

Analyzing generic Entity <srl16_fifo> (Architecture <implementation>).
	C_FIFO_WIDTH = 1
	C_FIFO_DEPTH_LOG2X = 4
	C_INCLUDE_VACANCY = <u>1
Entity <srl16_fifo> analyzed. Unit <srl16_fifo> generated.

Analyzing generic Entity <pf_occ_counter_top> (Architecture <implementation>).
	C_COUNT_WIDTH = 5
Entity <pf_occ_counter_top> analyzed. Unit <pf_occ_counter_top> generated.

Analyzing generic Entity <pf_occ_counter> (Architecture <implementation>).
	C_COUNT_WIDTH = 5
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter.vhd" line 154: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter.vhd" line 182: Generating a Black Box for component <MUXCY>.
Entity <pf_occ_counter> analyzed. Unit <pf_occ_counter> generated.

Analyzing Entity <pf_counter_bit> (Architecture <implementation>).
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd" line 190: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd" line 197: Generating a Black Box for component <XORCY>.
Entity <pf_counter_bit> analyzed. Unit <pf_counter_bit> generated.

Analyzing generic Entity <inferred_lut4> (Architecture <implementation>).
	INIT = <u>0011011011000110
Entity <inferred_lut4> analyzed. Unit <inferred_lut4> generated.

Analyzing generic Entity <pf_counter_top> (Architecture <implementation>).
	C_COUNT_WIDTH = 4
Entity <pf_counter_top> analyzed. Unit <pf_counter_top> generated.

Analyzing generic Entity <pf_counter> (Architecture <implementation>).
	C_COUNT_WIDTH = 4
Entity <pf_counter> analyzed. Unit <pf_counter> generated.

Analyzing generic Entity <pf_adder> (Architecture <implementation>).
	C_REGISTERED_RESULT = <u>0
	C_COUNT_WIDTH = 5
Entity <pf_adder> analyzed. Unit <pf_adder> generated.

Analyzing generic Entity <pf_adder_bit> (Architecture <implementation>).
	C_REGISTERED_RESULT = <u>0
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder_bit.vhd" line 192: Generating a Black Box for component <MUXCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder_bit.vhd" line 199: Generating a Black Box for component <XORCY>.
Entity <pf_adder_bit> analyzed. Unit <pf_adder_bit> generated.

Analyzing generic Entity <inferred_lut4.3> (Architecture <implementation>).
	INIT = <u>0000000001101001
Entity <inferred_lut4.3> analyzed. Unit <inferred_lut4.3> generated.

Analyzing generic Entity <io_registers> (Architecture <imp>).
	C_DDR_AWIDTH = 13
	C_DDR_BANK_AWIDTH = 2
	C_DDR_DWIDTH = 64
	C_IPIF_DWIDTH = 128
	C_INCLUDE_ECC_SUPPORT = 0
	NUM_ECC_BITS = 7
	C_FAMILY = "virtex2p"
	C_NUM_BANKS_MEM = 2
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I0> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I0> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I1> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I1> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I2> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I2> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I3> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I3> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I4> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I4> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I5> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I5> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I6> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I6> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I7> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I7> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I8> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I8> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I9> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I9> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I10> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I10> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I11> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I11> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I12> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I12> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I13> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I13> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I14> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I14> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I15> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I15> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I16> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I16> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I17> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I17> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I18> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I18> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I19> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I19> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I20> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I20> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I21> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I21> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I22> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I22> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I23> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I23> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I24> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I24> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I25> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I25> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I26> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I26> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I27> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I27> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I28> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I28> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I29> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I29> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I30> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I30> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I31> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I31> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I32> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I32> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I33> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I33> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I34> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I34> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I35> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I35> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I36> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I36> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I37> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I37> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I38> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I38> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I39> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I39> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I40> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I40> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I41> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I41> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I42> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I42> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I43> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I43> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I44> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I44> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I45> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I45> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I46> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I46> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I47> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I47> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I48> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I48> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I49> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I49> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I50> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I50> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I51> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I51> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I52> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I52> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I53> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I53> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I54> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I54> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I55> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I55> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I56> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I56> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I57> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I57> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I58> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I58> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I59> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I59> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I60> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I60> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I61> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I61> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I62> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I62> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQ_REG_I63> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQT_REG_I63> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DM_REG_I0> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQS_REG_I0> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQST_REG_I0> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DM_REG_I1> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQS_REG_I1> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQST_REG_I1> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DM_REG_I2> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQS_REG_I2> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQST_REG_I2> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DM_REG_I3> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQS_REG_I3> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQST_REG_I3> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DM_REG_I4> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQS_REG_I4> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQST_REG_I4> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DM_REG_I5> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQS_REG_I5> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQST_REG_I5> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DM_REG_I6> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQS_REG_I6> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQST_REG_I6> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DM_REG_I7> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQS_REG_I7> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_DQST_REG_I7> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_ADDR_REG_I0> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_ADDR_REG_I1> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_ADDR_REG_I2> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_ADDR_REG_I3> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_ADDR_REG_I4> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_ADDR_REG_I5> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_ADDR_REG_I6> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_ADDR_REG_I7> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_ADDR_REG_I8> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_ADDR_REG_I9> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_ADDR_REG_I10> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_ADDR_REG_I11> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_ADDR_REG_I12> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_BANKADDR_REG_I0> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_BANKADDR_REG_I1> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_CSN_REG_I0> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_CSN_REG_I1> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_RASN_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_CASN_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <DDR_WEN_REG> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG0> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG0> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG1> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG1> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG2> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG2> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG3> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG3> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG4> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG4> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG5> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG5> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG6> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG6> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG7> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG7> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG8> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG8> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG9> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG9> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG10> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG10> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG11> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG11> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG12> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG12> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG13> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG13> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG14> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG14> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG15> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG15> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG16> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG16> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG17> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG17> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG18> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG18> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG19> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG19> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG20> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG20> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG21> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG21> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG22> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG22> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG23> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG23> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG24> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG24> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG25> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG25> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG26> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG26> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG27> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG27> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG28> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG28> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG29> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG29> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG30> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG30> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG31> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG31> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG32> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG32> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG33> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG33> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG34> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG34> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG35> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG35> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG36> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG36> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG37> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG37> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG38> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG38> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG39> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG39> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG40> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG40> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG41> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG41> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG42> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG42> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG43> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG43> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG44> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG44> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG45> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG45> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG46> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG46> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG47> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG47> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG48> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG48> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG49> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG49> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG50> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG50> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG51> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG51> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG52> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG52> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG53> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG53> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG54> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG54> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG55> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG55> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG56> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG56> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG57> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG57> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG58> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG58> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG59> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG59> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG60> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG60> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG61> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG61> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG62> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG62> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_HIREG63> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDATA_LOREG63> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDQS_REG0> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDQS_REG1> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDQS_REG2> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDQS_REG3> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDQS_REG4> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDQS_REG5> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDQS_REG6> in unit <io_registers>.
    Set user-defined property "IOB =  true" for instance <RDDQS_REG7> in unit <io_registers>.
Entity <io_registers> analyzed. Unit <io_registers> generated.

Analyzing generic Entity <ipic_if> (Architecture <imp>).
	C_NUM_BANKS_MEM = 2
	C_DDR_AWIDTH = 13
	C_DDR_DWIDTH = 64
	C_DDR_COL_AWIDTH = 10
	C_DDR_BANK_AWIDTH = 2
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 64
	C_INCLUDE_BURSTS = 1
	C_INCLUDE_ECC_SUPPORT = 0
	NUM_ECC_BITS = 7
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
Entity <ipic_if> analyzed. Unit <ipic_if> generated.

Analyzing generic Entity <read_data_path_64> (Architecture <imp>).
	C_DDR_DWIDTH = 64
	C_FAMILY = "virtex2p"
	C_INCLUDE_ECC_SUPPORT = 0
	NUM_ECC_BITS = 7
    Set property "GENERATOR_FOR_XST = edk_generatecore com.xilinx.ip.async_fifo_v4_0.async_fifo_v4_0 -a map_qvirtex_to=virtex map_qrvirtex_to=virtex map_virtexe_to=virtex map_qvirtex2_to=virtex2 map_qrvirtex2_to=virtex2 map_virtex4_to=virtex2 map_spartan2_to=virtex map_spartan2e_to=virtex map_spartan3_to=virtex2 map_spartan3e_to=virtex2 " for unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0>.
Entity <read_data_path_64> analyzed. Unit <read_data_path_64> generated.

Analyzing generic Entity <plb_ipif> (Architecture <implementation>).
	C_ARD_ID_ARRAY = (100, 101)
	C_ARD_ADDR_RANGE_ARRAY = (<u>0000000000000000000000000000000000000000000000000000000000000000, <u>0000000000000000000000000000000000001111111111111111111111111111, <u>0000000000000000000000000000000000010000000000000000000000000000, <u>0000000000000000000000000000000000011111111111111111111111111111)
	C_ARD_DWIDTH_ARRAY = (64, 64)
	C_ARD_NUM_CE_ARRAY = (1, 1)
	C_DEV_BLK_ID = 1
	C_DEV_MIR_ENABLE = <u>0
	C_DEV_BURST_ENABLE = <u>1
	C_DEV_FAST_DATA_XFER = <u>1
	C_DEV_MAX_BURST_SIZE = 268435456
	C_DEV_BURST_PAGE_SIZE = 268435456
	C_DEV_DPHASE_TIMEOUT = 64
	C_INCLUDE_DEV_ISC = <u>0
	C_INCLUDE_DEV_PENCODER = <u>0
	C_IP_INTR_MODE_ARRAY = (0)
	C_IP_MASTER_PRESENT = <u>0
	C_WRFIFO_DEPTH = 512
	C_WRFIFO_INCLUDE_PACKET_MODE = <u>0
	C_WRFIFO_INCLUDE_VACANCY = <u>1
	C_RDFIFO_DEPTH = 512
	C_RDFIFO_INCLUDE_PACKET_MODE = <u>0
	C_RDFIFO_INCLUDE_VACANCY = <u>1
	C_PLB_MID_WIDTH = 1
	C_PLB_NUM_MASTERS = 2
	C_PLB_AWIDTH = 32
	C_PLB_DWIDTH = 64
	C_PLB_CLK_PERIOD_PS = 10000
	C_IPIF_DWIDTH = 64
	C_IPIF_AWIDTH = 32
	C_FAMILY = "virtex2p"
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_ipif.vhd" line 1365: Unconnected output port 'Sl_SSize' of component 'plb_slave_attachment_indet'.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_ipif.vhd" line 1365: Unconnected output port 'Bus2IP_BE' of component 'plb_slave_attachment_indet'.
Entity <plb_ipif> analyzed. Unit <plb_ipif> generated.

Analyzing generic Entity <or_gate> (Architecture <imp>).
	C_OR_WIDTH = 1
	C_BUS_WIDTH = 8
	C_USE_LUT_OR = <u>1
Entity <or_gate> analyzed. Unit <or_gate> generated.

Analyzing generic Entity <or_gate.4> (Architecture <imp>).
	C_OR_WIDTH = 1
	C_BUS_WIDTH = 64
	C_USE_LUT_OR = <u>1
Entity <or_gate.4> analyzed. Unit <or_gate.4> generated.

Analyzing generic Entity <plb_slave_attachment_indet> (Architecture <implementation>).
	C_STEER_ADDR_SIZE = 10
	C_ARD_ADDR_RANGE_ARRAY = (<u>0000000000000000000000000000000000000000000000000000000000000000, <u>0000000000000000000000000000000000001111111111111111111111111111, <u>0000000000000000000000000000000000010000000000000000000000000000, <u>0000000000000000000000000000000000011111111111111111111111111111)
	C_ARD_DWIDTH_ARRAY = (64, 64)
	C_ARD_NUM_CE_ARRAY = (1, 1)
	C_PLB_NUM_MASTERS = 2
	C_PLB_MID_WIDTH = 1
	C_PLB_ABUS_WIDTH = 32
	C_PLB_DBUS_WIDTH = 64
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 64
	C_SL_ATT_ADDR_SEL_WIDTH = 2
	C_SUPPORT_BURST = <u>1
	C_FAST_DATA_XFER = <u>1
	C_BURST_PAGE_SIZE = 268435456
	C_MA2SA_NUM_WIDTH = 4
	C_SLN_BUFFER_DEPTH = 33554432
	C_DPHASE_TIMEOUT = 64
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_slave_attachment_indet.vhd" line 1560: Unconnected output port 'Count_Out' of component 'Counter'.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:819 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_slave_attachment_indet.vhd" line 2365: The following signals are missing in the process sensitivity list:
   rd_dphase_active.
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_slave_attachment_indet.vhd" line 2869: Unconnected output port 'Data_Exists' of component 'srl_fifo2'.
Entity <plb_slave_attachment_indet> analyzed. Unit <plb_slave_attachment_indet> generated.

Analyzing generic Entity <plb_address_decoder> (Architecture <imp>).
	C_BUS_AWIDTH = 32
	C_ARD_ADDR_RANGE_ARRAY = (<u>0000000000000000000000000000000000000000000000000000000000000000, <u>0000000000000000000000000000000000001111111111111111111111111111, <u>0000000000000000000000000000000000010000000000000000000000000000, <u>0000000000000000000000000000000000011111111111111111111111111111)
	C_ARD_DWIDTH_ARRAY = (64, 64)
	C_ARD_NUM_CE_ARRAY = (1, 1)
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
Instantiating component <pselect> from Library <proc_common_v2_00_a>.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
Instantiating component <pselect> from Library <proc_common_v2_00_a>.
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
Instantiating component <or_gate> from Library <proc_common_v2_00_a>.
Instantiating component <or_gate> from Library <proc_common_v2_00_a>.
Entity <plb_address_decoder> analyzed. Unit <plb_address_decoder> generated.

Analyzing generic Entity <pselect> (Architecture <imp>).
	C_AB = 4
	C_AW = 32
	C_BAR = <u>00000000000000000000000000000000
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
Entity <pselect> analyzed. Unit <pselect> generated.

Analyzing generic Entity <pselect.7> (Architecture <imp>).
	C_AB = 4
	C_AW = 32
	C_BAR = <u>00010000000000000000000000000000
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" line 195: Generating a Black Box for component <MUXCY>.
Entity <pselect.7> analyzed. Unit <pselect.7> generated.

Analyzing generic Entity <or_gate.8> (Architecture <imp>).
	C_OR_WIDTH = 2
	C_BUS_WIDTH = 3
	C_USE_LUT_OR = <u>1
Entity <or_gate.8> analyzed. Unit <or_gate.8> generated.

Analyzing generic Entity <or_gate.9> (Architecture <imp>).
	C_OR_WIDTH = 2
	C_BUS_WIDTH = 1
	C_USE_LUT_OR = <u>1
Entity <or_gate.9> analyzed. Unit <or_gate.9> generated.

Analyzing generic Entity <Counter.5> (Architecture <imp>).
	C_NUM_BITS = 7
Entity <Counter.5> analyzed. Unit <Counter.5> generated.

Analyzing generic Entity <srl_fifo2> (Architecture <imp>).
	C_DWIDTH = 66
	C_DEPTH = 16
	C_XON = <u>0
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 232: Generating a Black Box for component <MUXCY_L>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 239: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 232: Generating a Black Box for component <MUXCY_L>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 239: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 232: Generating a Black Box for component <MUXCY_L>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 239: Generating a Black Box for component <XORCY>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 232: Generating a Black Box for component <MUXCY_L>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" line 239: Generating a Black Box for component <XORCY>.
Entity <srl_fifo2> analyzed. Unit <srl_fifo2> generated.

Analyzing generic Entity <burst_support> (Architecture <implementation>).
	C_MAX_DBEAT_CNT = 16
WARNING:Xst:1748 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 244: VHDL Assertion Statement with non constant condition is ignored.
Entity <burst_support> analyzed. Unit <burst_support> generated.

Analyzing generic Entity <pf_counter_top.10> (Architecture <implementation>).
	C_COUNT_WIDTH = 5
Entity <pf_counter_top.10> analyzed. Unit <pf_counter_top.10> generated.

Analyzing generic Entity <pf_counter.11> (Architecture <implementation>).
	C_COUNT_WIDTH = 5
Entity <pf_counter.11> analyzed. Unit <pf_counter.11> generated.

Analyzing generic Entity <addr_reg_cntr_brst_flex> (Architecture <implementation>).
	C_NUM_ADDR_BITS = 32
	C_PLB_DWIDTH = 64
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 389: Unconnected output port 'Carry_Out' of component 'flex_addr_cntr'.
Entity <addr_reg_cntr_brst_flex> analyzed. Unit <addr_reg_cntr_brst_flex> generated.

Analyzing generic Entity <flex_addr_cntr> (Architecture <implementation>).
	C_AWIDTH = 32
Entity <flex_addr_cntr> analyzed. Unit <flex_addr_cntr> generated.

Analyzing generic Entity <addr_reg_cntr_brst_flex.6> (Architecture <implementation>).
	C_NUM_ADDR_BITS = 10
	C_PLB_DWIDTH = 64
WARNING:Xst:753 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/addr_reg_cntr_brst_flex.vhd" line 389: Unconnected output port 'Carry_Out' of component 'flex_addr_cntr'.
Entity <addr_reg_cntr_brst_flex.6> analyzed. Unit <addr_reg_cntr_brst_flex.6> generated.

Analyzing generic Entity <flex_addr_cntr.12> (Architecture <implementation>).
	C_AWIDTH = 10
Entity <flex_addr_cntr.12> analyzed. Unit <flex_addr_cntr.12> generated.

Analyzing generic Entity <IPIF_Steer> (Architecture <imp>).
	C_DWIDTH = 64
	C_SMALLEST = 64
	C_AWIDTH = 32
Entity <IPIF_Steer> analyzed. Unit <IPIF_Steer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <flex_addr_cntr_0>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/flex_addr_cntr.vhd".
WARNING:Xst:647 - Input <burst_bytes> is never used.
WARNING:Xst:1780 - Signal <x8x4> is never used or assigned.
Unit <flex_addr_cntr_0> synthesized.


Synthesizing Unit <flex_addr_cntr>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/flex_addr_cntr.vhd".
WARNING:Xst:647 - Input <burst_bytes> is never used.
WARNING:Xst:1780 - Signal <x8x4> is never used or assigned.
Unit <flex_addr_cntr> synthesized.


Synthesizing Unit <pf_counter_0>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter.vhd".
    Found 1-bit xor2 for signal <carry_active_high>.
Unit <pf_counter_0> synthesized.


Synthesizing Unit <pf_counter_top_0>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_top.vhd".
WARNING:Xst:646 - Signal <sig_carry_out> is assigned but never used.
    Found 1-bit xor2 for signal <sig_cnt_enable>.
Unit <pf_counter_top_0> synthesized.


Synthesizing Unit <or_gate_2>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_2> synthesized.


Synthesizing Unit <or_gate_1>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_1> synthesized.


Synthesizing Unit <pselect_0>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<4:31>> is never used.
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned.
Unit <pselect_0> synthesized.


Synthesizing Unit <pselect>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<4:31>> is never used.
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned.
Unit <pselect> synthesized.


Synthesizing Unit <addr_reg_cntr_brst_flex_0>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/addr_reg_cntr_brst_flex.vhd".
WARNING:Xst:1780 - Signal <Addr_Cnt_Size_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <Address_out_i> is never used or assigned.
WARNING:Xst:646 - Signal <s_h_size<0:1>> is assigned but never used.
WARNING:Xst:1780 - Signal <BE_out_i> is never used or assigned.
Unit <addr_reg_cntr_brst_flex_0> synthesized.


Synthesizing Unit <addr_reg_cntr_brst_flex>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/addr_reg_cntr_brst_flex.vhd".
WARNING:Xst:1780 - Signal <Addr_Cnt_Size_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <Address_out_i> is never used or assigned.
WARNING:Xst:646 - Signal <s_h_size<0:1>> is assigned but never used.
WARNING:Xst:1780 - Signal <BE_out_i> is never used or assigned.
Unit <addr_reg_cntr_brst_flex> synthesized.


Synthesizing Unit <burst_support>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/burst_support.vhd".
WARNING:Xst:647 - Input <Req_Active> is never used.
    Found 1-bit register for signal <cntl_done_reg>.
    Found 1-bit register for signal <resp_done_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <burst_support> synthesized.


Synthesizing Unit <srl_fifo2>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd".
WARNING:Xst:646 - Signal <addr_cy<4>> is assigned but never used.
    Found 1-bit xor2 for signal <$n0007> created at line 230.
    Found 1-bit xor2 for signal <$n0008> created at line 230.
    Found 1-bit xor2 for signal <$n0009> created at line 230.
    Found 1-bit xor2 for signal <$n0010> created at line 230.
Unit <srl_fifo2> synthesized.


Synthesizing Unit <Counter_0>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter.vhd".
Unit <Counter_0> synthesized.


Synthesizing Unit <plb_address_decoder>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_address_decoder.vhd".
WARNING:Xst:646 - Signal <Addr_Out_S_H> is assigned but never used.
Unit <plb_address_decoder> synthesized.


Synthesizing Unit <IPIF_Steer>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer.vhd".
WARNING:Xst:647 - Input <Addr> is never used.
WARNING:Xst:647 - Input <Decode_size> is never used.
Unit <IPIF_Steer> synthesized.


Synthesizing Unit <plb_slave_attachment_indet>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_slave_attachment_indet.vhd".
WARNING:Xst:647 - Input <MA2SA_Num> is never used.
WARNING:Xst:647 - Input <MUX2SA_BTerm> is never used.
WARNING:Xst:647 - Input <MA2SA_XferAck> is never used.
WARNING:Xst:647 - Input <MUX2SA_Retry> is never used.
WARNING:Xst:647 - Input <MA2SA_Rd> is never used.
WARNING:Xst:647 - Input <MA2SA_Select> is never used.
WARNING:Xst:1780 - Signal <wrreq_out> is never used or assigned.
WARNING:Xst:646 - Signal <plb_ordered_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_compress_reg> is assigned but never used.
WARNING:Xst:646 - Signal <wrbuf_full> is assigned but never used.
WARNING:Xst:646 - Signal <plb_guarded_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_buslock_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_wrdbus_reg> is assigned but never used.
WARNING:Xst:1780 - Signal <clear_sl_wr_busy_ns> is never used or assigned.
WARNING:Xst:1780 - Signal <bus2ip_rdreq_ns> is never used or assigned.
WARNING:Xst:1780 - Signal <Response_ack_dly1> is never used or assigned.
WARNING:Xst:1780 - Signal <sl_wrdack_i_dly1> is never used or assigned.
WARNING:Xst:646 - Signal <sig_rd_data_ack> is assigned but never used.
WARNING:Xst:1780 - Signal <sl_rddack_ns> is never used or assigned.
WARNING:Xst:1780 - Signal <wr_buf_rden> is never used or assigned.
WARNING:Xst:646 - Signal <CS_Early_i> is assigned but never used.
WARNING:Xst:646 - Signal <plb_reqpri_reg> is assigned but never used.
WARNING:Xst:646 - Signal <last_read_data> is assigned but never used.
WARNING:Xst:646 - Signal <plb_lockerr_reg> is assigned but never used.
WARNING:Xst:1780 - Signal <addr_cntr_clken_i> is never used or assigned.
WARNING:Xst:646 - Signal <wr_buf_rden_ns> is assigned but never used.
WARNING:Xst:646 - Signal <plb_savalid_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_msize_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_wrburst_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_pendreq_reg> is assigned but never used.
WARNING:Xst:1780 - Signal <bus2ip_wrreq_ns> is never used or assigned.
WARNING:Xst:646 - Signal <plb_wrprim_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_rdprim_reg> is assigned but never used.
WARNING:Xst:646 - Signal <plb_pendpri_reg> is assigned but never used.
    Register <sl_wrdack_i> equivalent to <wr_buf_wren> has been removed
    Register <sl_addrack_i> equivalent to <set_sl_busy> has been removed
    Found finite state machine <FSM_0> for signal <plb_read_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 17                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <plb_write_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 10                                             |
    | Outputs            | 4                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <addr_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | validate_req                                   |
    | Power Up State     | validate_req                                   |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <ipif_wr_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 18                                             |
    | Inputs             | 10                                             |
    | Outputs            | 5                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit 8-to-1 multiplexer for signal <$n0171>.
    Found 1-bit 8-to-1 multiplexer for signal <$n0172>.
    Found 5-bit comparator less for signal <$n0185> created at line 2905.
    Found 1-bit 4-to-1 multiplexer for signal <$n0192> created at line 1271.
    Found 4-bit comparator lessequal for signal <$n0206> created at line 3337.
    Found 1-bit register for signal <addr_cycle_flush>.
    Found 1-bit register for signal <burst_transfer_reg>.
    Found 64-bit register for signal <Bus2IP_Data_i>.
    Found 1-bit register for signal <Bus2IP_masterID_i<0>>.
    Found 1-bit register for signal <Bus2IP_RdBurst_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 4-bit register for signal <bus2ip_size_i>.
    Found 3-bit register for signal <bus2ip_type_i>.
    Found 1-bit register for signal <Bus2IP_WrBurst_i>.
    Found 1-bit register for signal <cacheln_burst_reg>.
    Found 1-bit register for signal <clear_sl_rd_busy>.
    Found 4-bit down counter for signal <data_cycle_count>.
    Found 1-bit register for signal <extend_wr_busy>.
    Found 1-bit register for signal <indeterminate_burst_reg>.
    Found 1-bit 4-to-1 multiplexer for signal <last_read_data_ns>.
    Found 1-bit register for signal <last_wr_data>.
    Found 1-bit 4-to-1 multiplexer for signal <line_count_done>.
    Found 1-bit register for signal <line_done_dly1>.
    Found 1-bit register for signal <master_id<0>>.
    Found 1-bit register for signal <plb_abort_reg>.
    Found 32-bit register for signal <plb_abus_reg>.
    Found 8-bit register for signal <plb_be_reg>.
    Found 1-bit register for signal <plb_masterid_reg<0>>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found 1-bit register for signal <plb_rdburst_reg>.
    Found 1-bit register for signal <plb_rnw_reg>.
    Found 4-bit register for signal <plb_size_reg>.
    Found 3-bit register for signal <plb_type_reg>.
    Found 1-bit register for signal <rd_burst_done>.
    Found 1-bit register for signal <rd_data_ack>.
    Found 1-bit register for signal <rd_dphase_active>.
    Found 1-bit 4-to-1 multiplexer for signal <set_bus2ip_wrreq>.
    Found 1-bit register for signal <set_sl_busy>.
    Found 1-bit register for signal <sig_inhib_Addr_cntr_ld>.
    Found 1-bit register for signal <single_transfer_reg>.
    Found 1-bit register for signal <sl_busy>.
    Found 2-bit register for signal <sl_mbusy_i>.
    Found 2-bit register for signal <sl_merr_i>.
    Found 1-bit register for signal <sl_rdbterm_i>.
    Found 1-bit register for signal <sl_rdcomp_i>.
    Found 64-bit register for signal <sl_rddbus_i>.
    Found 4-bit register for signal <sl_rdwdaddr_i>.
    Found 1-bit register for signal <sl_rearbitrate_i>.
    Found 1-bit register for signal <sl_wait_i>.
    Found 1-bit register for signal <sl_wrbterm_i>.
    Found 1-bit register for signal <sl_wrcomp_i>.
    Found 1-bit 4-to-1 multiplexer for signal <wr_buf_done_in>.
    Found 1-bit register for signal <wr_buf_wren>.
    Found 1-bit 4-to-1 multiplexer for signal <wr_ce_ld_enable>.
    Found 1-bit register for signal <wr_dphase_active>.
    Summary:
	inferred   4 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 223 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <plb_slave_attachment_indet> synthesized.


Synthesizing Unit <or_gate_0>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_0> synthesized.


Synthesizing Unit <or_gate>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate> synthesized.


Synthesizing Unit <inferred_lut4_0>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/inferred_lut4.vhd".
    Found 16x1-bit ROM for signal <$n0001> created at line 89.
    Summary:
	inferred   1 ROM(s).
Unit <inferred_lut4_0> synthesized.


Synthesizing Unit <pf_adder_bit>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder_bit.vhd".
WARNING:Xst:646 - Signal <addsub_result_Reg> is assigned but never used.
Unit <pf_adder_bit> synthesized.


Synthesizing Unit <pf_counter>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter.vhd".
    Found 1-bit xor2 for signal <carry_active_high>.
Unit <pf_counter> synthesized.


Synthesizing Unit <inferred_lut4>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/inferred_lut4.vhd".
    Found 16x1-bit ROM for signal <$n0001> created at line 89.
    Summary:
	inferred   1 ROM(s).
Unit <inferred_lut4> synthesized.


Synthesizing Unit <pf_counter_bit>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd".
Unit <pf_counter_bit> synthesized.


Synthesizing Unit <pf_occ_counter>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter.vhd".
WARNING:Xst:646 - Signal <alu_cy<0>> is assigned but never used.
    Found 1-bit xor2 for signal <carry_start>.
Unit <pf_occ_counter> synthesized.


Synthesizing Unit <pf_adder>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder.vhd".
WARNING:Xst:646 - Signal <alu_cy<0>> is assigned but never used.
Unit <pf_adder> synthesized.


Synthesizing Unit <pf_counter_top>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_top.vhd".
WARNING:Xst:646 - Signal <sig_carry_out> is assigned but never used.
    Found 1-bit xor2 for signal <sig_cnt_enable>.
Unit <pf_counter_top> synthesized.


Synthesizing Unit <pf_occ_counter_top>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter_top.vhd".
WARNING:Xst:646 - Signal <sig_carry_out> is assigned but never used.
WARNING:Xst:646 - Signal <sig_going_full> is assigned but never used.
    Found 1-bit 4-to-1 multiplexer for signal <lower_set>.
    Found 1-bit xor2 for signal <sig_cnt_enable>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <pf_occ_counter_top> synthesized.


Synthesizing Unit <srl16_fifo>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl16_fifo.vhd".
Unit <srl16_fifo> synthesized.


Synthesizing Unit <counter_bit>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd".
Unit <counter_bit> synthesized.


Synthesizing Unit <Counter>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter.vhd".
    Found 1-bit xor2 for signal <carry_active_high>.
Unit <Counter> synthesized.


Synthesizing Unit <ld_arith_reg_2>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used.
Unit <ld_arith_reg_2> synthesized.


Synthesizing Unit <ld_arith_reg_1>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used.
Unit <ld_arith_reg_1> synthesized.


Synthesizing Unit <ld_arith_reg_0>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used.
    Found 1-bit xor2 for signal <$n0000>.
Unit <ld_arith_reg_0> synthesized.


Synthesizing Unit <ld_arith_reg>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used.
    Found 1-bit xor2 for signal <$n0000>.
Unit <ld_arith_reg> synthesized.


Synthesizing Unit <read_data_path_64>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/read_data_path_64.vhd".
WARNING:Xst:647 - Input <DDR_ReadData_ECC> is never used.
WARNING:Xst:1305 - Output <ECC_chk_bits_rd> is never assigned. Tied to value 00000000000000.
WARNING:Xst:647 - Input <DDR_ReadDQS_ECC> is never used.
    Found 1-bit register for signal <fifo_rst>.
    Found 8-bit register for signal <fifo_wren_gate>.
    Found 1-bit register for signal <rdack_i>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <read_data_path_64> synthesized.


Synthesizing Unit <ipic_if>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/ipic_if.vhd".
WARNING:Xst:647 - Input <ECC_chk_bits_rd_in> is never used.
WARNING:Xst:1305 - Output <ECC_chk_bits_wr_out> is never assigned. Tied to value 00000000000000.
WARNING:Xst:647 - Input <ECC_chk_bits_wr_in> is never used.
WARNING:Xst:647 - Input <Bus2IP_Addr<0:3>> is never used.
WARNING:Xst:647 - Input <Bus2IP_Addr<28:31>> is never used.
WARNING:Xst:1305 - Output <ECC_chk_bits_rd_out> is never assigned. Tied to value 00000000000000.
    Register <ip2bus_retry_i> equivalent to <IP2Bus_Busy> has been removed
    Found 1-bit register for signal <IP2Bus_ToutSup>.
    Found 1-bit register for signal <IP2Bus_Busy>.
    Found 1-bit xor2 for signal <$n0011> created at line 382.
    Found 1-bit xor2 for signal <$n0012> created at line 380.
    Found 1-bit register for signal <last_bank_lsb>.
    Found 1-bit register for signal <last_row_lsb>.
    Found 1-bit register for signal <pend_rdreq_i>.
    Found 1-bit register for signal <pend_wrreq_i>.
    Found 1-bit register for signal <rdreq_d1>.
    Found 1-bit register for signal <wrreq_d1>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <ipic_if> synthesized.


Synthesizing Unit <io_registers>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/io_registers.vhd".
WARNING:Xst:647 - Input <Write_data_ecc_en> is never used.
WARNING:Xst:1305 - Output <DDR_DM_ECC> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DDR_DQS_ECC_i> is never used.
WARNING:Xst:1305 - Output <DDR_DQS_ECC_o> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DDR_DQS_ECC_t> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DQS_ECC_setrst> is never used.
WARNING:Xst:647 - Input <Write_data_ecc_mask> is never used.
WARNING:Xst:647 - Input <DQS_ECC_rst> is never used.
WARNING:Xst:647 - Input <DQ_ECC_oe_cmb> is never used.
WARNING:Xst:647 - Input <Write_dqs_ecc_en> is never used.
WARNING:Xst:1305 - Output <DDR_Read_DQS_ECC> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DDR_ReadData_ECC> is never assigned. Tied to value 00000000000000.
WARNING:Xst:647 - Input <DDR_DQ_ECC_i> is never used.
WARNING:Xst:1305 - Output <DDR_DQ_ECC_o> is never assigned. Tied to value 0000000.
WARNING:Xst:647 - Input <DQS_ECC_oe> is never used.
WARNING:Xst:1305 - Output <DDR_DQ_ECC_t> is never assigned. Tied to value 0000000.
WARNING:Xst:647 - Input <Write_data_ecc> is never used.
Unit <io_registers> synthesized.


Synthesizing Unit <dw64_rd>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/dw64_rd.vhd".
WARNING:Xst:647 - Input <Read_data_en> is never used.
WARNING:Xst:1780 - Signal <JTAG_CAPTURE_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_USER_TDO3_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_RESET_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_TDO_GLBL> is never used or assigned.
WARNING:Xst:646 - Signal <read_data_done_d2> is assigned but never used.
WARNING:Xst:1780 - Signal <JTAG_SEL1_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_USER_TDO4_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_SEL2_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_TCK_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_TMS_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_SEL3_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_USER_TDO1_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <read_data_en_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <GSR> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_SEL4_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_UPDATE_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_SHIFT_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_USER_TDO2_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_TRST_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_TDI_GLBL> is never used or assigned.
WARNING:Xst:646 - Signal <addr28_fifo_rst> is assigned but never used.
    Found 1-bit register for signal <addr28_fifo_rden>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dw64_rd> synthesized.


Synthesizing Unit <data_statemachine>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/data_statemachine.vhd".
WARNING:Xst:1305 - Output <Write_data_ecc_en> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <ECC_chk_bits_wr> is never used.
WARNING:Xst:1305 - Output <Write_data_ecc_mask> is never assigned. Tied to value 0000.
WARNING:Xst:1305 - Output <Write_dqs_ecc_en> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <Write_data_ecc> is never assigned. Tied to value 00000000000000.
    Found finite state machine <FSM_4> for signal <datasm_cs>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 22                                             |
    | Inputs             | 10                                             |
    | Outputs            | 8                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Read_data_en>.
    Found 1-bit 4-to-1 multiplexer for signal <Twr_load>.
    Found 8-bit register for signal <ipic_be_d1>.
    Found 64-bit register for signal <ipic_wrdata_d1>.
    Found 1-bit xor2 for signal <read_cntr_ce>.
    Found 1-bit register for signal <read_data_done_reg>.
    Found 1-bit register for signal <write_data_en_i>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  75 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <data_statemachine> synthesized.


Synthesizing Unit <dw64_wr>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/dw64_wr.vhd".
    Found 1-bit register for signal <bus2ip_addr_28_d1>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dw64_wr> synthesized.


Synthesizing Unit <command_statemachine>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/command_statemachine.vhd".
WARNING:Xst:1305 - Output <DQS_ECC_setrst> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DQS_ECC_rst> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DQ_ECC_oe_cmb> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DQS_ECC_oe> is never assigned. Tied to value 0.
WARNING:Xst:1780 - Signal <dqs_ecc_oe_reg_d1> is never used or assigned.
WARNING:Xst:646 - Signal <dq_ecc_oe_cmb_i> is assigned but never used.
WARNING:Xst:1780 - Signal <dqs_ecc_rst_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <dqs_ecc_rst_reg_d1> is never used or assigned.
WARNING:Xst:646 - Signal <dqs_ecc_rst_cmb> is assigned but never used.
WARNING:Xst:1780 - Signal <dqs_ecc_oe_reg> is never used or assigned.
WARNING:Xst:646 - Signal <dqs_ecc_oe_cmb> is assigned but never used.
WARNING:Xst:1780 - Signal <dqs_ecc_setrst_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <dqs_ecc_setrst_reg_d1> is never used or assigned.
WARNING:Xst:646 - Signal <dqs_ecc_setrst_cmb> is assigned but never used.
    Found finite state machine <FSM_5> for signal <cmdsm_cs>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 59                                             |
    | Inputs             | 20                                             |
    | Outputs            | 13                                             |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Read_dqs_ce>.
    Found 1-bit register for signal <Cmd_done>.
    Found 1-bit 4-to-1 multiplexer for signal <Trefi_load>.
    Found 1-bit register for signal <Read_data_done_rst>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0032> created at line 901.
    Found 10-bit 4-to-1 multiplexer for signal <$n0149> created at line 1317.
    Found 2-bit register for signal <csn_cmd_reg>.
    Found 1-bit register for signal <pend_write_reg>.
    Found 1-bit register for signal <read_pause_i>.
    Found 1-bit register for signal <read_state>.
    Found 1-bit 4-to-1 multiplexer for signal <reset_pendrdreq_cmb>.
    Found 1-bit 4-to-1 multiplexer for signal <reset_pendwrreq_cmb>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   8 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
Unit <command_statemachine> synthesized.


Synthesizing Unit <clock_gen>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/clock_gen.vhd".
Unit <clock_gen> synthesized.


Synthesizing Unit <counters>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/counters.vhd".
WARNING:Xst:647 - Input <Tcmd_cnt_en> is never used.
WARNING:Xst:647 - Input <Tcaslat_cnt_en> is never used.
WARNING:Xst:647 - Input <Tbrst_cnt_en> is never used.
WARNING:Xst:1780 - Signal <caslat_cnt> is never used or assigned.
WARNING:Xst:646 - Signal <brst_cnt<0>> is assigned but never used.
WARNING:Xst:646 - Signal <cmd_cnt<0>> is assigned but never used.
    Found 1-bit register for signal <Trefi_pwrup_end>.
    Found 1-bit register for signal <Trc_end>.
    Found 1-bit register for signal <Tras_end>.
    Found 1-bit register for signal <Tcaslat_end>.
    Found 1-bit register for signal <Twr_end>.
    Found 1-bit register for signal <Tcmd_end>.
    Found 1-bit register for signal <GPcnt_end>.
    Found 1-bit register for signal <Trrd_end>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0007>.
    Found 1-bit register for signal <ddr_brst_end_i>.
    Found 1-bit register for signal <tcaslat_minus1_i>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counters> synthesized.


Synthesizing Unit <init_statemachine>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/init_statemachine.vhd".
    Found finite state machine <FSM_6> for signal <initsm_cs>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 17                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | reset                                          |
    | Power Up State     | reset                                          |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 13-bit register for signal <Register_data>.
    Found 1-bit register for signal <Refresh>.
    Found 1-bit register for signal <Tpwrup_load>.
    Found 2-bit register for signal <Register_sel>.
    Found 1-bit register for signal <Precharge>.
    Found 1-bit register for signal <Load_mr>.
    Found 2-bit register for signal <DDR_CKE>.
    Found 1-bit register for signal <Init_done>.
    Found 2-bit shifter logical right for signal <$n0022> created at line 245.
    Found 2-bit 4-to-1 multiplexer for signal <ddr_cke_cmb>.
    Found 1-bit 4-to-1 multiplexer for signal <tpwrup_load_cmb>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  22 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <init_statemachine> synthesized.


Synthesizing Unit <plb_ipif>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v1_00_f/hdl/vhdl/plb_ipif.vhd".
WARNING:Xst:647 - Input <IP2DMA_RxLength_Empty> is never used.
WARNING:Xst:647 - Input <IP2Bus_DMA_Req> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrRelease> is never used.
WARNING:Xst:647 - Input <PLB_MWrBTerm> is never used.
WARNING:Xst:647 - Input <PLB_MWrDAck> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstWrReq> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstBusLock> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrRestore> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrMark> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdMark> is never used.
WARNING:Xst:647 - Input <IP2Bus_Clk> is never used.
WARNING:Xst:647 - Input <IP2DMA_RxStatus_Empty> is never used.
WARNING:Xst:647 - Input <PLB_MRdWdAddr> is never used.
WARNING:Xst:647 - Input <IP2Bus_PostedWrInh> is never used.
WARNING:Xst:647 - Input <IP2IP_Addr> is never used.
WARNING:Xst:647 - Input <PLB_MBusy> is never used.
WARNING:Xst:647 - Input <PLB_MRdDBus> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstBurst> is never used.
WARNING:Xst:647 - Input <PLB_MSSize> is never used.
WARNING:Xst:647 - Input <IP2DMA_TxLength_Full> is never used.
WARNING:Xst:647 - Input <PLB_MAddrAck> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstBE> is never used.
WARNING:Xst:647 - Input <PLB_MRdBTerm> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_Data> is never used.
WARNING:Xst:647 - Input <IP2RFIFO_WrReq> is never used.
WARNING:Xst:647 - Input <IP2DMA_TxStatus_Empty> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdRelease> is never used.
WARNING:Xst:647 - Input <PLB_MRearbitrate> is never used.
WARNING:Xst:647 - Input <PLB_MRdDAck> is never used.
WARNING:Xst:647 - Input <PLB_MErr> is never used.
WARNING:Xst:647 - Input <IP2Bus_Addr> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdReq> is never used.
WARNING:Xst:647 - Input <IP2WFIFO_RdRestore> is never used.
WARNING:Xst:647 - Input <IP2Bus_MstRdReq> is never used.
WARNING:Xst:646 - Signal <WFIFO2DMA_Vacancy> is assigned but never used.
WARNING:Xst:646 - Signal <DMA_MstWrReq> is assigned but never used.
WARNING:Xst:646 - Signal <SA2MA_WrAck> is assigned but never used.
WARNING:Xst:1780 - Signal <DMA_SG_WrAck> is never used or assigned.
WARNING:Xst:646 - Signal <SA2MA_RdRdy> is assigned but never used.
WARNING:Xst:646 - Signal <DMA_MstBE> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_size_i> is assigned but never used.
WARNING:Xst:646 - Signal <WFIFO2DMA_Full> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_masterID_i<0>> is assigned but never used.
WARNING:Xst:1780 - Signal <Intr2Bus_WrAck> is never used or assigned.
WARNING:Xst:646 - Signal <DMA2Intr_Intr> is assigned but never used.
WARNING:Xst:646 - Signal <IPIF_Reg_Interrupts> is assigned but never used.
WARNING:Xst:646 - Signal <DMA_MstBurst> is assigned but never used.
WARNING:Xst:646 - Signal <SA2MA_ErrAck> is assigned but never used.
WARNING:Xst:1780 - Signal <DMA_SG_Error> is never used or assigned.
WARNING:Xst:646 - Signal <IP2Bus_AddrSel_i> is assigned but never used.
WARNING:Xst:1780 - Signal <IRPT2Bus_Data> is never used or assigned.
WARNING:Xst:646 - Signal <SA2MA_Retry> is assigned but never used.
WARNING:Xst:1780 - Signal <DMA_SG_ToutSup> is never used or assigned.
WARNING:Xst:1780 - Signal <DMA_SG_Retry> is never used or assigned.
WARNING:Xst:646 - Signal <RFIFO2DMA_Empty> is assigned but never used.
WARNING:Xst:1780 - Signal <Intr2Bus_Error> is never used or assigned.
WARNING:Xst:646 - Signal <DMA_MstBusLock> is assigned but never used.
WARNING:Xst:1780 - Signal <Intr2Bus_Retry> is never used or assigned.
WARNING:Xst:1780 - Signal <DMA2Bus_Data> is never used or assigned.
WARNING:Xst:646 - Signal <Bus2IP_SSize_i> is assigned but never used.
WARNING:Xst:646 - Signal <RFIFO2DMA_AlmostEmpty> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_type_i> is assigned but never used.
WARNING:Xst:646 - Signal <DMA2IP_Addr> is assigned but never used.
WARNING:Xst:646 - Signal <Bus_MnGrant> is assigned but never used.
WARNING:Xst:646 - Signal <RFIFO2DMA_Occupancy> is assigned but never used.
WARNING:Xst:646 - Signal <DMA2Bus_Addr> is assigned but never used.
WARNING:Xst:646 - Signal <DMA_MstRdReq> is assigned but never used.
WARNING:Xst:646 - Signal <Bus2IP_Freeze_i> is assigned but never used.
WARNING:Xst:1780 - Signal <Bus2IP_BE_sa> is never used or assigned.
WARNING:Xst:1780 - Signal <WFIFO2DMA_AlmostFull> is never used or assigned.
WARNING:Xst:1780 - Signal <Intr2Bus_ToutSup> is never used or assigned.
WARNING:Xst:1780 - Signal <DMA_SG_RdAck> is never used or assigned.
WARNING:Xst:646 - Signal <IPIF_Lvl_Interrupts> is assigned but never used.
WARNING:Xst:1780 - Signal <Intr2Bus_RdAck> is never used or assigned.
Unit <plb_ipif> synthesized.


Synthesizing Unit <ddr_controller>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v1_11_a/hdl/vhdl/ddr_controller.vhd".
WARNING:Xst:647 - Input <ECC_chk_bits_wr> is never used.
WARNING:Xst:1305 - Output <DDR_DM_ECC> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DDR_DQS_ECC_i> is never used.
WARNING:Xst:1305 - Output <DDR_DQS_ECC_o> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <Bus2IP_RNW> is never used.
WARNING:Xst:1305 - Output <DDR_DQS_ECC_t> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DDR_DQ_ECC_i> is never used.
WARNING:Xst:1305 - Output <DDR_DQ_ECC_o> is never assigned. Tied to value 0000000.
WARNING:Xst:1305 - Output <DDR_DQ_ECC_t> is never assigned. Tied to value 0000000.
WARNING:Xst:1305 - Output <ECC_chk_bits_rd> is never assigned. Tied to value 00000000000000.
WARNING:Xst:1780 - Signal <JTAG_CAPTURE_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_USER_TDO3_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_RESET_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_TDO_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_SEL1_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_USER_TDO4_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <write_data_mask> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_SEL2_GLBL> is never used or assigned.
WARNING:Xst:646 - Signal <addr28_fifo_wren> is assigned but never used.
WARNING:Xst:1780 - Signal <JTAG_TCK_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <write_data> is never used or assigned.
WARNING:Xst:1780 - Signal <ddr_readdata> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_TMS_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_SEL3_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_USER_TDO1_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <read_data> is never used or assigned.
WARNING:Xst:1780 - Signal <GSR> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_SEL4_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_UPDATE_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_SHIFT_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_USER_TDO2_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_TRST_GLBL> is never used or assigned.
WARNING:Xst:646 - Signal <burst> is assigned but never used.
WARNING:Xst:1780 - Signal <JTAG_TDI_GLBL> is never used or assigned.
Unit <ddr_controller> synthesized.


Synthesizing Unit <plb_ddr>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v1_11_a/hdl/vhdl/plb_ddr.vhd".
WARNING:Xst:1305 - Output <DDR_DM_ECC> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DDR_DQS_ECC_i> is never used.
WARNING:Xst:1305 - Output <DDR_DQS_ECC_o> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DDR_DQS_ECC_t> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <IP2INTC_Irpt> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DDR_DQ_ECC_i> is never used.
WARNING:Xst:1305 - Output <DDR_DQ_ECC_o> is never assigned. Tied to value 0000000.
WARNING:Xst:1305 - Output <DDR_DQ_ECC_t> is never assigned. Tied to value 0000000.
WARNING:Xst:1780 - Signal <JTAG_CAPTURE_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_USER_TDO3_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_RESET_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_TDO_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_SEL1_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_USER_TDO4_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_SEL2_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_TCK_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_TMS_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_SEL3_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_USER_TDO1_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <GSR> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_SEL4_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_UPDATE_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_SHIFT_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_USER_TDO2_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_TRST_GLBL> is never used or assigned.
WARNING:Xst:1780 - Signal <JTAG_TDI_GLBL> is never used or assigned.
Unit <plb_ddr> synthesized.


Synthesizing Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
    Related source file is "F:/fpga/proj/DesignContest08_vjs_64bit_blk4/synthesis/../hdl/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper.vhd".
Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> synthesized.

Release 7.1.01i - edk_generatecore $Revision: 1.1.2.1.4.14.2.1 $
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Warning: EDIF Netlist being generated
Generated unit
<ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0>.

End of process call...

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <FSM_6> on signal <initsm_cs[1:4]> with gray encoding.
------------------------
 State      | Encoding
------------------------
 reset      | 0000
 precharge1 | 0001
 enable_dll | 0011
 reset_dll  | 0010
 precharge2 | 0110
 refresh1   | 0111
 refresh2   | 0101
 set_op     | 0100
 done       | 1100
------------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <FSM_5> on signal <cmdsm_cs[1:10]> with one-hot encoding.
-----------------------------
 State         | Encoding
-----------------------------
 idle          | 0000000001
 load_mr_cmd   | 0000001000
 refresh_cmd   | 0000000010
 act_cmd       | 0000000100
 read_cmd      | 0001000000
 write_cmd     | 0010000000
 wait_twr      | 0100000000
 wait_tras     | 0000100000
 precharge_cmd | 0000010000
 wait_trrd     | 1000000000
-----------------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <FSM_4> on signal <datasm_cs[1:7]> with one-hot encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 0000001
 wait_caslat | 0000010
 wr_data     | 0000100
 wait_twr    | 0010000
 rd_data     | 0001000
 wait_rdack  | 1000000
 done        | 0100000
-------------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <FSM_3> on signal <ipif_wr_cntl_state[1:6]> with speed1 encoding.
-------------------
 State | Encoding
-------------------
 000   | 100000
 001   | 010000
 010   | 001000
 011   | 000001
 100   | 000100
 101   | 000010
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <FSM_2> on signal <addr_cntl_state[1:2]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 validate_req | 00
 rearbitrate  | 01
 gen_wait     | 11
 gen_addrack  | 10
--------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <FSM_1> on signal <plb_write_cntl_state[1:4]> with speed1 encoding.
-------------------
 State | Encoding
-------------------
 000   | 1000
 010   | 0010
 011   | 0100
 100   | 0001
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_0> on signal <plb_read_cntl_state[1:6]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 000001
 010   | 001000
 100   | 000100
 101   | 000010
 110   | 100000
 111   | 010000
-------------------
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 7
# ROMs                             : 24
 16x1-bit ROM                      : 24
# Counters                         : 1
 4-bit down counter                : 1
# Registers                        : 137
 1-bit register                    : 122
 13-bit register                   : 1
 2-bit register                    : 3
 3-bit register                    : 2
 32-bit register                   : 1
 4-bit register                    : 3
 64-bit register                   : 3
 8-bit register                    : 2
# Comparators                      : 2
 4-bit comparator lessequal        : 1
 5-bit comparator less             : 1
# Multiplexers                     : 17
 1-bit 4-to-1 multiplexer          : 14
 1-bit 8-to-1 multiplexer          : 2
 2-bit 4-to-1 multiplexer          : 1
# Logic shifters                   : 1
 2-bit shifter logical right       : 1
# Xors                             : 20
 1-bit xor2                        : 20

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Executing edif2ngd -noa "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\implementation\ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper\ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0.edn" "F:\fpga\proj\DesignContest08_vjs_64bit_blk4\implementation\ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper\ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0.ngo"
Release 7.1.01i - edif2ngd H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 7.1.01i edif2ngd H.42
INFO:NgdBuild - Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
Writing module to
"F:/fpga/proj/DesignContest08_vjs_64bit_blk4/implementation/ddr_512mb_64mx64_ran
k2_row13_col10_cl2_5_wrapper/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_as
ync_fifo_v4_0.ngo"...
Loading core <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0> for timing and area information for instance <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_V2_ASYNCH_FIFO_I2>.
Loading core <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0> for timing and area information for instance <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_V2_ASYNCH_FIFO_I1>.
Loading core <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0> for timing and area information for instance <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_V2_ASYNCH_FIFO_I0>.
Loading core <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0> for timing and area information for instance <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_V2_ASYNCH_FIFO_I6>.
Loading core <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0> for timing and area information for instance <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_V2_ASYNCH_FIFO_I5>.
Loading core <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0> for timing and area information for instance <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_V2_ASYNCH_FIFO_I4>.
Loading core <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0> for timing and area information for instance <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_V2_ASYNCH_FIFO_I3>.
Loading core <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0> for timing and area information for instance <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_V2_ASYNCH_FIFO_I7>.
WARNING:Xst:1710 - FF/Latch  <Register_data_0> (without init value) has a constant value of 0 in block <init_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <Register_data_11> (without init value) has a constant value of 0 in block <init_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <Register_data_10> (without init value) has a constant value of 0 in block <init_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <Register_data_9> (without init value) has a constant value of 0 in block <init_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <Register_data_8> (without init value) has a constant value of 0 in block <init_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <Register_data_6> (without init value) has a constant value of 0 in block <init_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <Register_data_5> (without init value) has a constant value of 0 in block <init_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <Register_data_3> (without init value) has a constant value of 0 in block <init_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <Register_data_2> (without init value) has a constant value of 0 in block <init_statemachine>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <Register_data_1> (without init value) has a constant value of 0 in block <init_statemachine>.
Register <Register_data_7> equivalent to <Register_data_12> has been removed
WARNING:Xst:1710 - FF/Latch  <sl_rdwdaddr_i_3> (without init value) has a constant value of 0 in block <plb_slave_attachment_indet>.
Register <Bus2IP_masterID_i_0> equivalent to <master_id_0> has been removed
WARNING:Xst:1291 - FF/Latch <bus2ip_rnw_i> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1291 - FF/Latch <bus2ip_type_i_1> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1291 - FF/Latch <wr_dphase_active> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1291 - FF/Latch <bus2ip_type_i_0> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1291 - FF/Latch <bus2ip_type_i_2> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1291 - FF/Latch <bus2ip_size_i_0> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1291 - FF/Latch <bus2ip_size_i_2> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1291 - FF/Latch <bus2ip_size_i_3> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1291 - FF/Latch <bus2ip_size_i_1> is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:1710 - FF/Latch  <Register_sel_0> (without init value) has a constant value of 0 in block <init_statemachine>.
Register <Register_data_4> equivalent to <Tpwrup_load> has been removed
Register <DDR_CKE_0> equivalent to <DDR_CKE_1> has been removed
Loading device for application Rf_Device from file '2vp30.nph' in environment c:/Xilinx.

Optimizing unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> ...

Optimizing unit <plb_slave_attachment_indet> ...

Optimizing unit <dw64_rd> ...

Optimizing unit <burst_support> ...

Optimizing unit <srl16_fifo> ...

Optimizing unit <flex_addr_cntr> ...

Optimizing unit <flex_addr_cntr_0> ...

Optimizing unit <pf_occ_counter_top> ...

Optimizing unit <init_statemachine> ...

Optimizing unit <pf_counter_0> ...

Optimizing unit <command_statemachine> ...

Optimizing unit <dw64_wr> ...

Optimizing unit <io_registers> ...

Optimizing unit <ipic_if> ...

Optimizing unit <read_data_path_64> ...

Optimizing unit <ld_arith_reg> ...

Optimizing unit <ld_arith_reg_0> ...

Optimizing unit <ld_arith_reg_1> ...

Optimizing unit <ld_arith_reg_2> ...

Optimizing unit <addr_reg_cntr_brst_flex> ...

Optimizing unit <counters> ...

Optimizing unit <plb_address_decoder> ...

Optimizing unit <srl_fifo2> ...

Optimizing unit <data_statemachine> ...

Optimizing unit <addr_reg_cntr_brst_flex_0> ...

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i> is unconnected in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:1291 - FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_type_i_1> is unconnected in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:1291 - FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/wr_dphase_active> is unconnected in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:1291 - FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_type_i_0> is unconnected in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:1291 - FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_type_i_2> is unconnected in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:1291 - FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_size_i_0> is unconnected in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:1291 - FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_size_i_2> is unconnected in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:1291 - FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_size_i_3> is unconnected in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
WARNING:Xst:1291 - FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_size_i_1> is unconnected in block <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper>.
Building and optimizing final netlist ...
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I5 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQ_OE_REG_I is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I4 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I4 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQ_OE_REG_I is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQ_OE_REG_I
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQ_OE_REG_I
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQ_OE_REG_I
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQ_OE_REG_I
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQ_OE_REG_I
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQ_OE_REG_I
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I6
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I6
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I6
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_SIZE_S_H_REG2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_SIZE_S_H_REG2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_SIZE_S_H_REG3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_SIZE_S_H_REG3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG4 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG5 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG6
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG6
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG6
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG6
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG4 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG6
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG5 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG6
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG4 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG0
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG0
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG0
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG4 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG0
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG4 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG4 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG4 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG3
Register <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/clear_sl_rd_busy> equivalent to <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/plb_read_cntl_state_FFd2> has been removed
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I5 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQ_OE_REG_I is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I4 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I4 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQ_OE_REG_I is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQ_OE_REG_I
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQ_OE_REG_I
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQ_OE_REG_I
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQ_OE_REG_I
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQ_OE_REG_I
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQ_OE_REG_I
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I6
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I6
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I6
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_SIZE_S_H_REG2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_SIZE_S_H_REG2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_SIZE_S_H_REG3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_SIZE_S_H_REG3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG4 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG5 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG6
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG6
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG6
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG6
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG4 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG6
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG5 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG6
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG4 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG0
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG0
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG0
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG4 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG0
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG4 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG4 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG4 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I5 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQ_OE_REG_I is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I4 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I4 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQ_OE_REG_I is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQ_OE_REG_I
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQ_OE_REG_I
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQ_OE_REG_I
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQ_OE_REG_I
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQ_OE_REG_I
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQ_OE_REG_I
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I6
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I6
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I6
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_SIZE_S_H_REG2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_SIZE_S_H_REG2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_SIZE_S_H_REG3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_SIZE_S_H_REG3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG4 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG5 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG6
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG6
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG6
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG6
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG4 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG6
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG5 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG6
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG4 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG0
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG0
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG0
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG4 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG0
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG4 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG4 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG4 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I5 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQ_OE_REG_I is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I4 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I4 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQ_OE_REG_I is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I4
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQ_OE_REG_I
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQ_OE_REG_I
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQ_OE_REG_I
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQ_OE_REG_I
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQ_OE_REG_I
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQ_OE_REG_I
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I7 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_SETRST_I6
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_I6
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_OE_REG_I6
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_CACHLN_S_H_REG is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_CACHLN_S_H_REG
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_SNGL_S_H_REG is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_SNGL_S_H_REG
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_BURST_S_H_REG is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_BURST_S_H_REG
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_SIZE_S_H_REG2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_SIZE_S_H_REG2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_SIZE_S_H_REG3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_SIZE_S_H_REG3
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG4 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG5 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG6 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG7
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG6
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG6
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG6
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG6
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG4 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG6
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG5 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG6
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG0 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG4 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG5
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG1 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG0
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG0
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG0
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG4 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG0
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG2 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG4 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG1
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG3 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG4 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG2
WARNING:Xst:382 - Register ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG4 is equivalent to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DATASM_I/WR_DQS_EN_REG3
FlipFlop ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/Tcmd_end has been replicated 2 time(s)
FlipFlop ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CNTRS_I/Trefi_pwrup_end has been replicated 3 time(s)
FlipFlop ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 has been replicated 1 time(s)
FlipFlop ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/cmdsm_cs_FFd3 has been replicated 3 time(s)
FlipFlop ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/cmdsm_cs_FFd8 has been replicated 1 time(s)
FlipFlop ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_busy has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ../implementation/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper.ngr
Top Level Output File Name         : ../implementation/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 503

Macro Statistics :
# ROMs                             : 24
#      16x1-bit ROM                : 24
# Registers                        : 98
#      1-bit register              : 83
#      13-bit register             : 1
#      2-bit register              : 3
#      3-bit register              : 2
#      32-bit register             : 1
#      4-bit register              : 3
#      64-bit register             : 3
#      8-bit register              : 2
# Multiplexers                     : 17
#      1-bit 4-to-1 multiplexer    : 14
#      1-bit 8-to-1 multiplexer    : 2
#      2-bit 4-to-1 multiplexer    : 1
# Logic shifters                   : 1
#      2-bit shifter logical right : 1
# Comparators                      : 2
#      4-bit comparator lessequal  : 1
#      5-bit comparator less       : 1

Cell Usage :
# BELS                             : 1544
#      GND                         : 9
#      INV                         : 27
#      LUT1                        : 1
#      LUT2                        : 79
#      LUT2_D                      : 14
#      LUT2_L                      : 23
#      LUT3                        : 84
#      LUT3_D                      : 18
#      LUT3_L                      : 100
#      LUT4                        : 568
#      LUT4_D                      : 45
#      LUT4_L                      : 85
#      MULT_AND                    : 28
#      MUXCY                       : 196
#      MUXCY_D                     : 16
#      MUXCY_L                     : 47
#      MUXF5                       : 6
#      VCC                         : 9
#      XORCY                       : 189
# FlipFlops/Latches                : 1441
#      FDC                         : 2
#      FDCE                        : 304
#      FDDRRSE                     : 88
#      FDE                         : 256
#      FDPE                        : 88
#      FDR                         : 262
#      FDR_1                       : 24
#      FDRE                        : 233
#      FDRS                        : 26
#      FDRS_1                      : 1
#      FDRSE                       : 27
#      FDS                         : 88
#      FDS_1                       : 33
#      FDSE                        : 9
# RAMS                             : 128
#      RAM16X1D                    : 128
# Shifters                         : 67
#      SRL16E                      : 67
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                    1336  out of  13696     9%  
 Number of Slice Flip Flops:          1441  out of  27392     5%  
 Number of 4 input LUTs:              1212  out of  27392     4%  
 Number of bonded IOBs:                503  out of    556    90%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                                                                                              | Clock buffer(FF name)  | Load  |
------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------+
Clk90_in                                                                                                                                  | NONE                   | 56    |
Clk90_in_n                                                                                                                                | NONE                   | 16    |
DDR_Clk90_in_n                                                                                                                            | NONE                   | 64    |
PLB_Clk                                                                                                                                   | NONE                   | 1058  |
DDR_Clk90_in                                                                                                                              | NONE                   | 442   |
PLB_Clk_n                                                                                                                                 | NONE                   | 72    |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_V2_ASYNCH_FIFO_I2/GND:G| NONE                   | 2     |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_V2_ASYNCH_FIFO_I1/GND:G| NONE                   | 2     |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_V2_ASYNCH_FIFO_I0/GND:G| NONE                   | 2     |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_V2_ASYNCH_FIFO_I6/GND:G| NONE                   | 2     |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_V2_ASYNCH_FIFO_I5/GND:G| NONE                   | 2     |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_V2_ASYNCH_FIFO_I4/GND:G| NONE                   | 2     |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_V2_ASYNCH_FIFO_I3/GND:G| NONE                   | 2     |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_V2_ASYNCH_FIFO_I7/GND:G| NONE                   | 2     |
------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 5.709ns (Maximum Frequency: 175.171MHz)
   Minimum input arrival time before clock: 3.561ns
   Maximum output required time after clock: 1.178ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'PLB_Clk'
  Clock period: 5.709ns (frequency: 175.171MHz)
  Total number of paths / destination ports: 36423 / 2135
-------------------------------------------------------------------------
Delay:               5.709ns (Levels of Logic = 10)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_BKEND_CS_REG1 (FF)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DW64_RD_I/ADDR28_SYNC_FIFO_I/I_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT (FF)
  Source Clock:      PLB_Clk rising
  Destination Clock: PLB_Clk rising

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_BKEND_CS_REG1 to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DW64_RD_I/ADDR28_SYNC_FIFO_I/I_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            17   0.370   0.685  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_BKEND_CS_REG1 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/bus2ip_cs<1>)
     LUT3_D:I1->O          5   0.275   0.446  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/Ker651 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/N65)
     LUT4_D:I2->O          5   0.275   0.466  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/Reset_pendrdreq1 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/reset_pendrdreq)
     LUT4_D:I3->LO         1   0.275   0.118  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DW64_RD_I/ADDR28_SYNC_FIFO_I/sig_valid_write1 (N1539)
     LUT4:I2->O            2   0.275   0.514  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DW64_RD_I/ADDR28_SYNC_FIFO_I/I_ADDR_CNTR/sig_cnt_up_n_dwn1 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DW64_RD_I/ADDR28_SYNC_FIFO_I/I_ADDR_CNTR/sig_cnt_up_n_dwn)
     LUT2_L:I0->LO         1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DW64_RD_I/ADDR28_SYNC_FIFO_I/I_ADDR_CNTR/I_UP_DWN_COUNTER/Counter_Bit_I3/I_ALU_LUT/Mrom__n0001_inst_lut4_111 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DW64_RD_I/ADDR28_SYNC_FIFO_I/I_ADDR_CNTR/I_UP_DWN_COUNTER/Counter_Bit_I3/count_AddSub)
     MUXCY:S->O            1   0.334   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DW64_RD_I/ADDR28_SYNC_FIFO_I/I_ADDR_CNTR/I_UP_DWN_COUNTER/Counter_Bit_I3/MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DW64_RD_I/ADDR28_SYNC_FIFO_I/I_ADDR_CNTR/I_UP_DWN_COUNTER/alu_cy<3>)
     MUXCY:CI->O           1   0.036   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DW64_RD_I/ADDR28_SYNC_FIFO_I/I_ADDR_CNTR/I_UP_DWN_COUNTER/Counter_Bit_I2/MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DW64_RD_I/ADDR28_SYNC_FIFO_I/I_ADDR_CNTR/I_UP_DWN_COUNTER/alu_cy<2>)
     MUXCY:CI->O           1   0.036   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DW64_RD_I/ADDR28_SYNC_FIFO_I/I_ADDR_CNTR/I_UP_DWN_COUNTER/Counter_Bit_I1/MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DW64_RD_I/ADDR28_SYNC_FIFO_I/I_ADDR_CNTR/I_UP_DWN_COUNTER/alu_cy<1>)
     MUXCY:CI->O           1   0.416   0.430  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DW64_RD_I/ADDR28_SYNC_FIFO_I/I_ADDR_CNTR/I_UP_DWN_COUNTER/Counter_Bit_I0/MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DW64_RD_I/ADDR28_SYNC_FIFO_I/I_ADDR_CNTR/I_UP_DWN_COUNTER/_n0021<1>)
     LUT2_L:I1->LO         1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DW64_RD_I/ADDR28_SYNC_FIFO_I/I_ADDR_CNTR/I_UP_DWN_COUNTER/Mxor_carry_active_high_Result1 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DW64_RD_I/ADDR28_SYNC_FIFO_I/I_ADDR_CNTR/I_UP_DWN_COUNTER/carry_active_high)
     FDRE:D                    0.208          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DW64_RD_I/ADDR28_SYNC_FIFO_I/I_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT
    ----------------------------------------
    Total                      5.709ns (3.051ns logic, 2.658ns route)
                                       (53.4% logic, 46.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR_Clk90_in'
  Clock period: 2.916ns (frequency: 342.883MHz)
  Total number of paths / destination ports: 2280 / 1128
-------------------------------------------------------------------------
Delay:               2.916ns (Levels of Logic = 6)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_V2_ASYNCH_FIFO_I2/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/wr_addr_blk/wr_last_gray_reg/xor_reg/XOR0/XOR2_0/XOR0/BASE_REG_EQN/FF (FF)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_V2_ASYNCH_FIFO_I2/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/module_gen/5/flag_reg/flag_fdpe (FF)
  Source Clock:      DDR_Clk90_in rising
  Destination Clock: DDR_Clk90_in rising

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_V2_ASYNCH_FIFO_I2/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/wr_addr_blk/wr_last_gray_reg/xor_reg/XOR0/XOR2_0/XOR0/BASE_REG_EQN/FF to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/RDDATA_PATH_I/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_V2_ASYNCH_FIFO_I2/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/module_gen/5/flag_reg/flag_fdpe
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.370   0.533  ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/wr_addr_blk/wr_last_gray_reg/xor_reg/XOR0/XOR2_0/XOR0/BASE_REG_EQN/FF (control/wr_last_gray_3)
     LUT4:I0->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/module_gen/2/carry_gen/flag_comp_lut4 (control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/flag_muxcy_sel_3)
     MUXCY:S->O            1   0.334   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/module_gen/2/carry_gen/flag_comp_muxcy (control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/flag_muxcy_cin_3)
     MUXCY:CI->O           1   0.036   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/module_gen/3/carry_gen/flag_comp_muxcy (control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/flag_muxcy_cin_2)
     MUXCY:CI->O           1   0.036   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/module_gen/4/carry_gen/flag_comp_muxcy (control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/flag_muxcy_cin_1)
     MUXCY_D:CI->LO        0   0.416   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/module_gen/4/carry_gen/inti_one/flag_last_muxcy (control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/flag_muxcy_cin_0)
     XORCY:CI->O           1   0.708   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/module_gen/5/flag_reg/flag_xorcy (control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/flag_d)
     FDPE:D                    0.208          ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper_async_fifo_v4_0/control/write_blk/write_cnt/full_blk/full_flag_logic/almst_flag_blk/module_gen/5/flag_reg/flag_fdpe
    ----------------------------------------
    Total                      2.916ns (2.383ns logic, 0.533ns route)
                                       (81.7% logic, 18.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk90_in'
  Clock period: 2.475ns (frequency: 404.040MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               1.237ns (Levels of Logic = 0)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_D1_I0 (FF)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/IO_REG_I/DDR_DQS_REG_I0 (FF)
  Source Clock:      Clk90_in falling
  Destination Clock: Clk90_in rising

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_D1_I0 to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/IO_REG_I/DDR_DQS_REG_I0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q            1   0.370   0.331  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/COMMAND_STATEMACHINE_I/DQS_RST_D1_I0 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/dqs_rst<0>)
     FDDRRSE:R                 0.536          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/IO_REG_I/DDR_DQS_REG_I0
    ----------------------------------------
    Total                      1.237ns (0.906ns logic, 0.331ns route)
                                       (73.2% logic, 26.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR_Clk90_in_n'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              0.208ns (Levels of Logic = 0)
  Source:            DDR_DQ_I<52> (PAD)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/IO_REG_I/RDDATA_LOREG52 (FF)
  Destination Clock: DDR_Clk90_in_n rising

  Data Path: DDR_DQ_I<52> to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/IO_REG_I/RDDATA_LOREG52
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:D                    0.208          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/IO_REG_I/RDDATA_LOREG52
    ----------------------------------------
    Total                      0.208ns (0.208ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PLB_Clk'
  Total number of paths / destination ports: 975 / 871
-------------------------------------------------------------------------
Offset:              3.561ns (Levels of Logic = 5)
  Source:            PLB_abort (PAD)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cycle_count_3 (FF)
  Destination Clock: PLB_Clk rising

  Data Path: PLB_abort to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cycle_count_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2_D:I0->O          9   0.275   0.517  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/Ker231 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/N23)
     LUT4_D:I2->LO         1   0.275   0.118  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/Ker571 (N1532)
     LUT4:I2->O            1   0.275   0.370  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_wrdack_ns46 (CHOICE469)
     LUT4_D:I3->O          1   0.275   0.370  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_wrdack_ns51 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_wrdack_ns)
     LUT4:I3->O            4   0.275   0.413  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/_n0255 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/_n0255)
     FDRE:CE                   0.263          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/data_cycle_count_0
    ----------------------------------------
    Total                      3.561ns (1.774ns logic, 1.787ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR_Clk90_in'
  Total number of paths / destination ports: 72 / 72
-------------------------------------------------------------------------
Offset:              0.208ns (Levels of Logic = 0)
  Source:            DDR_DQS_I<7> (PAD)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/IO_REG_I/RDDQS_REG7 (FF)
  Destination Clock: DDR_Clk90_in rising

  Data Path: DDR_DQS_I<7> to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/IO_REG_I/RDDQS_REG7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:D                    0.208          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/IO_REG_I/RDDQS_REG7
    ----------------------------------------
    Total                      0.208ns (0.208ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PLB_Clk'
  Total number of paths / destination ports: 240 / 239
-------------------------------------------------------------------------
Offset:              1.178ns (Levels of Logic = 1)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/rd_data_ack (FF)
  Destination:       Sl_rdDAck (PAD)
  Source Clock:      PLB_Clk rising

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/rd_data_ack to Sl_rdDAck
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.370   0.533  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/rd_data_ack (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/rd_data_ack)
     LUT2:I0->O            0   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/PLB_IPIF_I/I_SLAVE_ATTACHMENT/sl_rddack_i1 (Sl_rdDAck)
    ----------------------------------------
    Total                      1.178ns (0.645ns logic, 0.533ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk90_in'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              0.370ns (Levels of Logic = 0)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CLKGEN_I/DDR_CLKN_REG_I0 (FF)
  Destination:       DDR_Clkn<0> (PAD)
  Source Clock:      Clk90_in rising

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CLKGEN_I/DDR_CLKN_REG_I0 to DDR_Clkn<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDDRRSE:C0->Q         0   0.370   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/CLKGEN_I/DDR_CLKN_REG_I0 (DDR_Clkn<0>)
    ----------------------------------------
    Total                      0.370ns (0.370ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
CPU : 77.93 / 78.10 s | Elapsed : 78.00 / 78.00 s
 
--> 

Total memory usage is 203572 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1045 (   0 filtered)
Number of infos    :    1 (   0 filtered)

