Date Tue Dec GMT Server NCSA Content type text html Last modified Sat Sep GMT Content length Gaetano Borriello PublicationsGaetano Borriello publications the last five yearsRefereed JournalsJ Carson Borriello Testable CMOS Asynchronous Counter IEEE Journal Solid State Circuits Vol August Bartlett Borriello Raju Timing Optimization Multi Phase Sequential Logic IEEE Transactions Computer Aided Design Vol January Bunton Borriello Practical Dictionary Management for Hardware Data Compression Communications the ACM Vol January Chou Walkup Borriello Scheduling Issues Hardware Software Synthesis IEEE Micro special issue hardware software design August Hauck Burns Borriello Ebeling FPGA for Implementing Asynchronous Circuits IEEE Design and Test Computers special issue asynchronous design October Hulgaard Burns Amon Borriello Algorithm for Exact Bounds the Time Separation Events Concurrent Systems IEEE Transactions Computers accepted November Hulgaard Burns Borriello Testing Asynchronous Circuits Survey Integration the VLSI journal accepted January Hauck Burns Borriello Ebeling The Triptych FPGA Architecture IEEE Transactions VLSI Systems accepted December Mckenzie Ebeling McMurchie Borriello Experiences with the MacTester Computer Science and Engineering Education IEEE Transactions Education accepted December PatentsA Bell Lyon Borriello Self Calibrated Clock and Timing Signal Generator for MOS VLSI Circuitry Patent January Borriello Lyon Bell Data and Clock Recovery System for Data Communication Controller Patent May Ebeling Borriello Dynamically Reconfigurable Logic Array for Digital Logic Circuits Patent May Hauck Borriello Burns Ebeling Field Programmable Gate Array for Synchronous and Asynchronous Operation Patent November Refereed ConferencesS Bunton Borriello Practical Dictionary Management for Hardware Data Compression MIT Conference Advanced Research VLSI April Ebeling Borriello Making the Most Design Project NSF Microelectronic System Education Conference July McMurchie Anderson Borriello Hybrid Compiled Interpreted Simulation MOS Circuits European Design Automation Conference February Amon Borriello Sequin Operation Event Graphs Design Representation for Timing Behavior IFIP International Conference Computer Hardware Description Languages April Amon Borriello Sizing Synchronization Queues Case Study Higher Level Synthesis ACM IEEE Design Automation Conference June Amon Borriello OEsim Simulator for Timing Behavior ACM IEEE Design Automation Conference June Ebeling Borriello Establishing Modern Digital Design Lab NSF Microelectronic System Education Conference July Borriello Ebeling McMurchie Teaching Design with Next Generation Schematics Capture System NSF Microelectronic System Education Conference July Bouldin Borriello Report the Workshop Microelectronics Systems Education the NSF Microelectronic System Education Conference July Borriello Formalized Timing Diagrams European Design Automation Conference March Ebeling Borriello Triptych FPGA Architecture with Integrated Logic and Routing Brown MIT Conference Advanced Research VLSI and Parallel Systems March Amon Borriello Approach Symbolic Timing Verification ACM IEEE Design Automation Conference June Chou Ortega Borriello Synthesis the Hardware Software Interface Microcontroller Based Systems IEEE ACM International Conference Computer Aided Design November Hulgaard Burns Amon Borriello Algorithm for Exact Bounds the Time Separation Events Concurrent Systems IEEE International Conference Computer Design October Best paper CAD track Hulgaard Burns Amon Borriello Practical Applications Efficient Time Separations Events Algorithm IEEE ACM International Conference Computer Aided Design November Walkup Borriello Interface Timing Verification with Application Synthesis ACM IEEE Design Automation Conference June Chou Borriello Software Scheduling the Synthesis Reactive Real Time Systems ACM IEEE Design Automation Conference June Hauck Borriello Ebeling Mesh Routing Topologies for FPGA Arrays IEEE International Conference Computer Design October Hulgaard Amon Burns Borriello Timing Analysis Timed Event Graphs with Bounded Delays Using Algebraic Techniques IEEE Conference Decision and Control December Hauck Borriello Logic Partition Orderings for Multi FPGA Systems ACM SIGDA International Symposium Field Programmable Gate Arrays February Hauck Borriello Evaluation Bipartitioning Techniques Chapel Hill Conference Advanced Research VLSI March Chou Borriello Interval Scheduling Fine Grained Code Scheduling for Embedded Systems ACM IEEE Design Automation Conference June Chou Ortega Borriello The Chinook Hardware Software Synthesis System International Symposium System Synthesis September submitted March Refereed WorkshopsT Burks Sakallah Bartlett Borriello Performance Improvement through Optimal Clocking and Retiming ACM International Workshop Logic Synthesis poster May Ebeling Borriello Hauck Song Walkup Triptych New Field Programmable Gate Array Architecture First IFIP International Workshop Field Programmable Logic and Applications Abingdon Books FPGAs September Walkup Hauck Borriello Ebeling Routing directed Placement for the Triptych FPGA ACM International Workshop Field Programmable Gate Arrays February Amon Borriello Approach Symbolic Timing Verification ACM IEEE Workshop Timing Issues the Specification and Synthesis Digital Systems March Borriello Model for Hardware Software Synthesis IFIP International Workshop Hardware Software Design May Hauck Borriello Burns Ebeling Montage FPGA for Synchronous and Asynchronous Circuits IFIP Workshop Field Programmable Logic and Applications September Chou Ortega Borriello Synthesis the Hardware Software Interface Microcontroller Based Systems IEEE International Workshop Hardware Software Design October Borriello Sangiovanni Vincentelli Models for the Hardware Software Design Embedded Controllers IEEE International Workshop Hardware Software Design October Hassoun Borriello Improving Finite State Assignment for Two Level Programmable Logic Devices ACM International Workshop Logic Synthesis poster May Walkup Borriello Interface Timing Verification with Combined Max and Linear Constraints ACM Workshop Timing Issues the Specification and Synthesis Digital Systems September Hulgaard Burns Amon Borriello Practical Applications Efficient Time Separation Events Algorithm ACM Workshop Timing Issues the Specification and Synthesis Digital Systems September Chou Borriello Software Scheduling the Synthesis Reactive Real Time Systems International Workshop Hardware Software Codesign October Walkup Borriello Automatic Synthesis Device Drivers for Hardware Software Codesign International Workshop Hardware Software Codesign October Hauck Borriello Ebeling Mesh Routing Topologies for FPGA Arrays ACM International Workshop Field Programmable Gate Arrays February Hauck Borriello Ebeling Springbok Rapid Prototyping System for Board Level Designs ACM International Workshop Field Programmable Gate Arrays poster February Hauck Borriello Pin Assignment for Multi FPGA Systems Workshop FPGAs Custom Computing Machines April Borriello Miles Task Scheduling for Real Time Multi Processor Simulations IEEE Workshop Real Time Operating Systems and Software May Books and Book ChaptersG Borriello Specification and Synthesis Interface Logic Invited chapter High Level VLSI Synthesis Camposano and Wolf editors Kluwer Academic Publishers Borriello Ebeling editors Research Integrated Systems Proceedings the Symposium The MIT Press Katz Borriello Ebeling LogicWorks Instructor Laboratory Manual The Benjamin Cummings Publishing Company gaetano washington edu back home page 