
 Test Suite: vc-regfiles
  + Test Case 1: vc_Regfile_1r1w
                Inputs:read_addr = x,write_en = 0,write_addr = x,write_data = xx
     [ passed ]t1_read_data, expected = zz, actual = xx
                Inputs:read_addr = x,write_en = 1,write_addr = 0,write_data = aa
     [ passed ]t1_read_data, expected = zz, actual = xx
                Inputs:read_addr = 0,write_en = 0,write_addr = x,write_data = xx
     [ passed ]t1_read_data, expected = aa, actual = aa
                Inputs:read_addr = x,write_en = 1,write_addr = 0,write_data = aa
     [ passed ]t1_read_data, expected = zz, actual = xx
                Inputs:read_addr = x,write_en = 1,write_addr = 1,write_data = bb
     [ passed ]t1_read_data, expected = zz, actual = xx
                Inputs:read_addr = x,write_en = 1,write_addr = 2,write_data = cc
     [ passed ]t1_read_data, expected = zz, actual = xx
                Inputs:read_addr = x,write_en = 1,write_addr = 3,write_data = dd
     [ passed ]t1_read_data, expected = zz, actual = xx
                Inputs:read_addr = x,write_en = 1,write_addr = 4,write_data = ee
     [ passed ]t1_read_data, expected = zz, actual = xx
                Inputs:read_addr = 0,write_en = 0,write_addr = x,write_data = xx
     [ passed ]t1_read_data, expected = aa, actual = aa
                Inputs:read_addr = 1,write_en = 0,write_addr = x,write_data = xx
     [ passed ]t1_read_data, expected = bb, actual = bb
                Inputs:read_addr = 2,write_en = 0,write_addr = x,write_data = xx
     [ passed ]t1_read_data, expected = cc, actual = cc
                Inputs:read_addr = 3,write_en = 0,write_addr = x,write_data = xx
     [ passed ]t1_read_data, expected = dd, actual = dd
                Inputs:read_addr = 4,write_en = 0,write_addr = x,write_data = xx
     [ passed ]t1_read_data, expected = ee, actual = ee
                Inputs:read_addr = x,write_en = 1,write_addr = 0,write_data = 00
     [ passed ]t1_read_data, expected = zz, actual = xx
                Inputs:read_addr = x,write_en = 1,write_addr = 1,write_data = 11
     [ passed ]t1_read_data, expected = zz, actual = xx
                Inputs:read_addr = x,write_en = 1,write_addr = 2,write_data = 22
     [ passed ]t1_read_data, expected = zz, actual = xx
                Inputs:read_addr = x,write_en = 1,write_addr = 3,write_data = 33
     [ passed ]t1_read_data, expected = zz, actual = xx
                Inputs:read_addr = x,write_en = 1,write_addr = 4,write_data = 44
     [ passed ]t1_read_data, expected = zz, actual = xx
                Inputs:read_addr = 0,write_en = 0,write_addr = x,write_data = xx
     [ passed ]t1_read_data, expected = 00, actual = 00
                Inputs:read_addr = 1,write_en = 0,write_addr = x,write_data = xx
     [ passed ]t1_read_data, expected = 11, actual = 11
                Inputs:read_addr = 2,write_en = 0,write_addr = x,write_data = xx
     [ passed ]t1_read_data, expected = 22, actual = 22
                Inputs:read_addr = 3,write_en = 0,write_addr = x,write_data = xx
     [ passed ]t1_read_data, expected = 33, actual = 33
                Inputs:read_addr = 4,write_en = 0,write_addr = x,write_data = xx
     [ passed ]t1_read_data, expected = 44, actual = 44
                Inputs:read_addr = 1,write_en = 1,write_addr = 0,write_data = 0a
     [ passed ]t1_read_data, expected = 11, actual = 11
                Inputs:read_addr = 2,write_en = 1,write_addr = 1,write_data = 1b
     [ passed ]t1_read_data, expected = 22, actual = 22
                Inputs:read_addr = 3,write_en = 1,write_addr = 2,write_data = 2c
     [ passed ]t1_read_data, expected = 33, actual = 33
                Inputs:read_addr = 4,write_en = 1,write_addr = 3,write_data = 3d
     [ passed ]t1_read_data, expected = 44, actual = 44
                Inputs:read_addr = 0,write_en = 1,write_addr = 4,write_data = 4e
     [ passed ]t1_read_data, expected = 0a, actual = 0a
                Inputs:read_addr = 0,write_en = 1,write_addr = 0,write_data = 5a
     [ passed ]t1_read_data, expected = 0a, actual = 0a
                Inputs:read_addr = 1,write_en = 1,write_addr = 1,write_data = 6b
     [ passed ]t1_read_data, expected = 1b, actual = 1b
                Inputs:read_addr = 2,write_en = 1,write_addr = 2,write_data = 7c
     [ passed ]t1_read_data, expected = 2c, actual = 2c
                Inputs:read_addr = 3,write_en = 1,write_addr = 3,write_data = 8d
     [ passed ]t1_read_data, expected = 3d, actual = 3d
                Inputs:read_addr = 4,write_en = 1,write_addr = 4,write_data = 9e
     [ passed ]t1_read_data, expected = 4e, actual = 4e
  + Test Case 2: vc_ResetRegfile_1r1w
                Inputs:read_addr = x,write_en = 0,write_addr = x,write_data = xx
     [ passed ]t2_read_data, expected = zz, actual = xx
                Inputs:read_addr = 0,write_en = 0,write_addr = x,write_data = xx
     [ passed ]t2_read_data, expected = 42, actual = 42
                Inputs:read_addr = 1,write_en = 0,write_addr = x,write_data = xx
     [ passed ]t2_read_data, expected = 42, actual = 42
                Inputs:read_addr = 2,write_en = 0,write_addr = x,write_data = xx
     [ passed ]t2_read_data, expected = 42, actual = 42
                Inputs:read_addr = 3,write_en = 0,write_addr = x,write_data = xx
     [ passed ]t2_read_data, expected = 42, actual = 42
                Inputs:read_addr = 4,write_en = 0,write_addr = x,write_data = xx
     [ passed ]t2_read_data, expected = 42, actual = 42
                Inputs:read_addr = x,write_en = 1,write_addr = 0,write_data = aa
     [ passed ]t2_read_data, expected = zz, actual = xx
                Inputs:read_addr = 0,write_en = 0,write_addr = x,write_data = xx
     [ passed ]t2_read_data, expected = aa, actual = aa
                Inputs:read_addr = x,write_en = 1,write_addr = 0,write_data = aa
     [ passed ]t2_read_data, expected = zz, actual = xx
                Inputs:read_addr = x,write_en = 1,write_addr = 1,write_data = bb
     [ passed ]t2_read_data, expected = zz, actual = xx
                Inputs:read_addr = x,write_en = 1,write_addr = 2,write_data = cc
     [ passed ]t2_read_data, expected = zz, actual = xx
                Inputs:read_addr = x,write_en = 1,write_addr = 3,write_data = dd
     [ passed ]t2_read_data, expected = zz, actual = xx
                Inputs:read_addr = x,write_en = 1,write_addr = 4,write_data = ee
     [ passed ]t2_read_data, expected = zz, actual = xx
                Inputs:read_addr = 0,write_en = 0,write_addr = x,write_data = xx
     [ passed ]t2_read_data, expected = aa, actual = aa
                Inputs:read_addr = 1,write_en = 0,write_addr = x,write_data = xx
     [ passed ]t2_read_data, expected = bb, actual = bb
                Inputs:read_addr = 2,write_en = 0,write_addr = x,write_data = xx
     [ passed ]t2_read_data, expected = cc, actual = cc
                Inputs:read_addr = 3,write_en = 0,write_addr = x,write_data = xx
     [ passed ]t2_read_data, expected = dd, actual = dd
                Inputs:read_addr = 4,write_en = 0,write_addr = x,write_data = xx
     [ passed ]t2_read_data, expected = ee, actual = ee
                Inputs:read_addr = x,write_en = 1,write_addr = 0,write_data = 00
     [ passed ]t2_read_data, expected = zz, actual = xx
                Inputs:read_addr = x,write_en = 1,write_addr = 1,write_data = 11
     [ passed ]t2_read_data, expected = zz, actual = xx
                Inputs:read_addr = x,write_en = 1,write_addr = 2,write_data = 22
     [ passed ]t2_read_data, expected = zz, actual = xx
                Inputs:read_addr = x,write_en = 1,write_addr = 3,write_data = 33
     [ passed ]t2_read_data, expected = zz, actual = xx
                Inputs:read_addr = x,write_en = 1,write_addr = 4,write_data = 44
     [ passed ]t2_read_data, expected = zz, actual = xx
                Inputs:read_addr = 0,write_en = 0,write_addr = x,write_data = xx
     [ passed ]t2_read_data, expected = 00, actual = 00
                Inputs:read_addr = 1,write_en = 0,write_addr = x,write_data = xx
     [ passed ]t2_read_data, expected = 11, actual = 11
                Inputs:read_addr = 2,write_en = 0,write_addr = x,write_data = xx
     [ passed ]t2_read_data, expected = 22, actual = 22
                Inputs:read_addr = 3,write_en = 0,write_addr = x,write_data = xx
     [ passed ]t2_read_data, expected = 33, actual = 33
                Inputs:read_addr = 4,write_en = 0,write_addr = x,write_data = xx
     [ passed ]t2_read_data, expected = 44, actual = 44
                Inputs:read_addr = 1,write_en = 1,write_addr = 0,write_data = 0a
     [ passed ]t2_read_data, expected = 11, actual = 11
                Inputs:read_addr = 2,write_en = 1,write_addr = 1,write_data = 1b
     [ passed ]t2_read_data, expected = 22, actual = 22
                Inputs:read_addr = 3,write_en = 1,write_addr = 2,write_data = 2c
     [ passed ]t2_read_data, expected = 33, actual = 33
                Inputs:read_addr = 4,write_en = 1,write_addr = 3,write_data = 3d
     [ passed ]t2_read_data, expected = 44, actual = 44
                Inputs:read_addr = 0,write_en = 1,write_addr = 4,write_data = 4e
     [ passed ]t2_read_data, expected = 0a, actual = 0a
                Inputs:read_addr = 0,write_en = 1,write_addr = 0,write_data = 5a
     [ passed ]t2_read_data, expected = 0a, actual = 0a
                Inputs:read_addr = 1,write_en = 1,write_addr = 1,write_data = 6b
     [ passed ]t2_read_data, expected = 1b, actual = 1b
                Inputs:read_addr = 2,write_en = 1,write_addr = 2,write_data = 7c
     [ passed ]t2_read_data, expected = 2c, actual = 2c
                Inputs:read_addr = 3,write_en = 1,write_addr = 3,write_data = 8d
     [ passed ]t2_read_data, expected = 3d, actual = 3d
                Inputs:read_addr = 4,write_en = 1,write_addr = 4,write_data = 9e
     [ passed ]t2_read_data, expected = 4e, actual = 4e
  + Test Case 3: vc_Regfile_2r1w
                Inputs:read_addr0 = x,read_data0 = zz,read_addr1 = x,read_data1 = zz
                Inputs:write_en = 0,write_addr = x,write_data = xx
     [ passed ]t3_read_data0, expected = zz, actual = xx
     [ passed ]t3_read_data1, expected = zz, actual = xx
                Inputs:read_addr0 = x,read_data0 = zz,read_addr1 = x,read_data1 = zz
                Inputs:write_en = 1,write_addr = 0,write_data = aa
     [ passed ]t3_read_data0, expected = zz, actual = xx
     [ passed ]t3_read_data1, expected = zz, actual = xx
                Inputs:read_addr0 = 0,read_data0 = aa,read_addr1 = x,read_data1 = zz
                Inputs:write_en = 0,write_addr = x,write_data = xx
     [ passed ]t3_read_data0, expected = aa, actual = aa
     [ passed ]t3_read_data1, expected = zz, actual = xx
                Inputs:read_addr0 = x,read_data0 = zz,read_addr1 = 0,read_data1 = aa
                Inputs:write_en = 0,write_addr = x,write_data = xx
     [ passed ]t3_read_data0, expected = zz, actual = xx
     [ passed ]t3_read_data1, expected = aa, actual = aa
                Inputs:read_addr0 = 0,read_data0 = aa,read_addr1 = 0,read_data1 = aa
                Inputs:write_en = 0,write_addr = x,write_data = xx
     [ passed ]t3_read_data0, expected = aa, actual = aa
     [ passed ]t3_read_data1, expected = aa, actual = aa
                Inputs:read_addr0 = x,read_data0 = zz,read_addr1 = x,read_data1 = zz
                Inputs:write_en = 1,write_addr = 0,write_data = aa
     [ passed ]t3_read_data0, expected = zz, actual = xx
     [ passed ]t3_read_data1, expected = zz, actual = xx
                Inputs:read_addr0 = x,read_data0 = zz,read_addr1 = x,read_data1 = zz
                Inputs:write_en = 1,write_addr = 1,write_data = bb
     [ passed ]t3_read_data0, expected = zz, actual = xx
     [ passed ]t3_read_data1, expected = zz, actual = xx
                Inputs:read_addr0 = x,read_data0 = zz,read_addr1 = x,read_data1 = zz
                Inputs:write_en = 1,write_addr = 2,write_data = cc
     [ passed ]t3_read_data0, expected = zz, actual = xx
     [ passed ]t3_read_data1, expected = zz, actual = xx
                Inputs:read_addr0 = x,read_data0 = zz,read_addr1 = x,read_data1 = zz
                Inputs:write_en = 1,write_addr = 3,write_data = dd
     [ passed ]t3_read_data0, expected = zz, actual = xx
     [ passed ]t3_read_data1, expected = zz, actual = xx
                Inputs:read_addr0 = x,read_data0 = zz,read_addr1 = x,read_data1 = zz
                Inputs:write_en = 1,write_addr = 4,write_data = ee
     [ passed ]t3_read_data0, expected = zz, actual = xx
     [ passed ]t3_read_data1, expected = zz, actual = xx
                Inputs:read_addr0 = 0,read_data0 = aa,read_addr1 = x,read_data1 = zz
                Inputs:write_en = 0,write_addr = x,write_data = xx
     [ passed ]t3_read_data0, expected = aa, actual = aa
     [ passed ]t3_read_data1, expected = zz, actual = xx
                Inputs:read_addr0 = x,read_data0 = zz,read_addr1 = 1,read_data1 = bb
                Inputs:write_en = 0,write_addr = x,write_data = xx
     [ passed ]t3_read_data0, expected = zz, actual = xx
     [ passed ]t3_read_data1, expected = bb, actual = bb
                Inputs:read_addr0 = 2,read_data0 = cc,read_addr1 = x,read_data1 = zz
                Inputs:write_en = 0,write_addr = x,write_data = xx
     [ passed ]t3_read_data0, expected = cc, actual = cc
     [ passed ]t3_read_data1, expected = zz, actual = xx
                Inputs:read_addr0 = x,read_data0 = zz,read_addr1 = 3,read_data1 = dd
                Inputs:write_en = 0,write_addr = x,write_data = xx
     [ passed ]t3_read_data0, expected = zz, actual = xx
     [ passed ]t3_read_data1, expected = dd, actual = dd
                Inputs:read_addr0 = 4,read_data0 = ee,read_addr1 = x,read_data1 = zz
                Inputs:write_en = 0,write_addr = x,write_data = xx
     [ passed ]t3_read_data0, expected = ee, actual = ee
     [ passed ]t3_read_data1, expected = zz, actual = xx
                Inputs:read_addr0 = 0,read_data0 = aa,read_addr1 = 0,read_data1 = aa
                Inputs:write_en = 0,write_addr = x,write_data = xx
     [ passed ]t3_read_data0, expected = aa, actual = aa
     [ passed ]t3_read_data1, expected = aa, actual = aa
                Inputs:read_addr0 = 1,read_data0 = bb,read_addr1 = 1,read_data1 = bb
                Inputs:write_en = 0,write_addr = x,write_data = xx
     [ passed ]t3_read_data0, expected = bb, actual = bb
     [ passed ]t3_read_data1, expected = bb, actual = bb
                Inputs:read_addr0 = 2,read_data0 = cc,read_addr1 = 2,read_data1 = cc
                Inputs:write_en = 0,write_addr = x,write_data = xx
     [ passed ]t3_read_data0, expected = cc, actual = cc
     [ passed ]t3_read_data1, expected = cc, actual = cc
                Inputs:read_addr0 = 3,read_data0 = dd,read_addr1 = 3,read_data1 = dd
                Inputs:write_en = 0,write_addr = x,write_data = xx
     [ passed ]t3_read_data0, expected = dd, actual = dd
     [ passed ]t3_read_data1, expected = dd, actual = dd
                Inputs:read_addr0 = 4,read_data0 = ee,read_addr1 = 4,read_data1 = ee
                Inputs:write_en = 0,write_addr = x,write_data = xx
     [ passed ]t3_read_data0, expected = ee, actual = ee
     [ passed ]t3_read_data1, expected = ee, actual = ee
                Inputs:read_addr0 = x,read_data0 = zz,read_addr1 = x,read_data1 = zz
                Inputs:write_en = 1,write_addr = 0,write_data = 00
     [ passed ]t3_read_data0, expected = zz, actual = xx
     [ passed ]t3_read_data1, expected = zz, actual = xx
                Inputs:read_addr0 = x,read_data0 = zz,read_addr1 = x,read_data1 = zz
                Inputs:write_en = 1,write_addr = 1,write_data = 11
     [ passed ]t3_read_data0, expected = zz, actual = xx
     [ passed ]t3_read_data1, expected = zz, actual = xx
                Inputs:read_addr0 = x,read_data0 = zz,read_addr1 = x,read_data1 = zz
                Inputs:write_en = 1,write_addr = 2,write_data = 22
     [ passed ]t3_read_data0, expected = zz, actual = xx
     [ passed ]t3_read_data1, expected = zz, actual = xx
                Inputs:read_addr0 = x,read_data0 = zz,read_addr1 = x,read_data1 = zz
                Inputs:write_en = 1,write_addr = 3,write_data = 33
     [ passed ]t3_read_data0, expected = zz, actual = xx
     [ passed ]t3_read_data1, expected = zz, actual = xx
                Inputs:read_addr0 = x,read_data0 = zz,read_addr1 = x,read_data1 = zz
                Inputs:write_en = 1,write_addr = 4,write_data = 44
     [ passed ]t3_read_data0, expected = zz, actual = xx
     [ passed ]t3_read_data1, expected = zz, actual = xx
                Inputs:read_addr0 = 0,read_data0 = 00,read_addr1 = 0,read_data1 = 00
                Inputs:write_en = 0,write_addr = x,write_data = xx
     [ passed ]t3_read_data0, expected = 00, actual = 00
     [ passed ]t3_read_data1, expected = 00, actual = 00
                Inputs:read_addr0 = 1,read_data0 = 11,read_addr1 = 1,read_data1 = 11
                Inputs:write_en = 0,write_addr = x,write_data = xx
     [ passed ]t3_read_data0, expected = 11, actual = 11
     [ passed ]t3_read_data1, expected = 11, actual = 11
                Inputs:read_addr0 = 2,read_data0 = 22,read_addr1 = 2,read_data1 = 22
                Inputs:write_en = 0,write_addr = x,write_data = xx
     [ passed ]t3_read_data0, expected = 22, actual = 22
     [ passed ]t3_read_data1, expected = 22, actual = 22
                Inputs:read_addr0 = 3,read_data0 = 33,read_addr1 = 3,read_data1 = 33
                Inputs:write_en = 0,write_addr = x,write_data = xx
     [ passed ]t3_read_data0, expected = 33, actual = 33
     [ passed ]t3_read_data1, expected = 33, actual = 33
                Inputs:read_addr0 = 4,read_data0 = 44,read_addr1 = 4,read_data1 = 44
                Inputs:write_en = 0,write_addr = x,write_data = xx
     [ passed ]t3_read_data0, expected = 44, actual = 44
     [ passed ]t3_read_data1, expected = 44, actual = 44
                Inputs:read_addr0 = 1,read_data0 = 11,read_addr1 = 2,read_data1 = 22
                Inputs:write_en = 1,write_addr = 0,write_data = 0a
     [ passed ]t3_read_data0, expected = 11, actual = 11
     [ passed ]t3_read_data1, expected = 22, actual = 22
                Inputs:read_addr0 = 2,read_data0 = 22,read_addr1 = 3,read_data1 = 33
                Inputs:write_en = 1,write_addr = 1,write_data = 1b
     [ passed ]t3_read_data0, expected = 22, actual = 22
     [ passed ]t3_read_data1, expected = 33, actual = 33
                Inputs:read_addr0 = 3,read_data0 = 33,read_addr1 = 4,read_data1 = 44
                Inputs:write_en = 1,write_addr = 2,write_data = 2c
     [ passed ]t3_read_data0, expected = 33, actual = 33
     [ passed ]t3_read_data1, expected = 44, actual = 44
                Inputs:read_addr0 = 4,read_data0 = 44,read_addr1 = 0,read_data1 = 0a
                Inputs:write_en = 1,write_addr = 3,write_data = 3d
     [ passed ]t3_read_data0, expected = 44, actual = 44
     [ passed ]t3_read_data1, expected = 0a, actual = 0a
                Inputs:read_addr0 = 0,read_data0 = 0a,read_addr1 = 1,read_data1 = 1b
                Inputs:write_en = 1,write_addr = 4,write_data = 4e
     [ passed ]t3_read_data0, expected = 0a, actual = 0a
     [ passed ]t3_read_data1, expected = 1b, actual = 1b
                Inputs:read_addr0 = 0,read_data0 = 0a,read_addr1 = 0,read_data1 = 0a
                Inputs:write_en = 1,write_addr = 0,write_data = 5a
     [ passed ]t3_read_data0, expected = 0a, actual = 0a
     [ passed ]t3_read_data1, expected = 0a, actual = 0a
                Inputs:read_addr0 = 1,read_data0 = 1b,read_addr1 = 1,read_data1 = 1b
                Inputs:write_en = 1,write_addr = 1,write_data = 6b
     [ passed ]t3_read_data0, expected = 1b, actual = 1b
     [ passed ]t3_read_data1, expected = 1b, actual = 1b
                Inputs:read_addr0 = 2,read_data0 = 2c,read_addr1 = 2,read_data1 = 2c
                Inputs:write_en = 1,write_addr = 2,write_data = 7c
     [ passed ]t3_read_data0, expected = 2c, actual = 2c
     [ passed ]t3_read_data1, expected = 2c, actual = 2c
                Inputs:read_addr0 = 3,read_data0 = 3d,read_addr1 = 3,read_data1 = 3d
                Inputs:write_en = 1,write_addr = 3,write_data = 8d
     [ passed ]t3_read_data0, expected = 3d, actual = 3d
     [ passed ]t3_read_data1, expected = 3d, actual = 3d
                Inputs:read_addr0 = 4,read_data0 = 4e,read_addr1 = 4,read_data1 = 4e
                Inputs:write_en = 1,write_addr = 4,write_data = 9e
     [ passed ]t3_read_data0, expected = 4e, actual = 4e
     [ passed ]t3_read_data1, expected = 4e, actual = 4e
  + Test Case 4: vc_Regfile_2r2w
                Inputs:read_addr0 = x,read_data0 = zz,read_addr1 = x,read_data1 = zz
                Inputs:write_en0 = 0,write_addr0 = x,write_data0 = xx
                Inputs:write_en1 = 0,write_addr1 = x,write_data1 = xx
     [ passed ]t4_read_data0, expected = zz, actual = xx
     [ passed ]t4_read_data1, expected = zz, actual = xx
                Inputs:read_addr0 = x,read_data0 = zz,read_addr1 = x,read_data1 = zz
                Inputs:write_en0 = 1,write_addr0 = 0,write_data0 = aa
                Inputs:write_en1 = 0,write_addr1 = x,write_data1 = xx
     [ passed ]t4_read_data0, expected = zz, actual = xx
     [ passed ]t4_read_data1, expected = zz, actual = xx
                Inputs:read_addr0 = 0,read_data0 = aa,read_addr1 = x,read_data1 = zz
                Inputs:write_en0 = 0,write_addr0 = x,write_data0 = xx
                Inputs:write_en1 = 0,write_addr1 = x,write_data1 = xx
     [ passed ]t4_read_data0, expected = aa, actual = aa
     [ passed ]t4_read_data1, expected = zz, actual = xx
                Inputs:read_addr0 = x,read_data0 = zz,read_addr1 = 0,read_data1 = aa
                Inputs:write_en0 = 0,write_addr0 = x,write_data0 = xx
                Inputs:write_en1 = 0,write_addr1 = x,write_data1 = xx
     [ passed ]t4_read_data0, expected = zz, actual = xx
     [ passed ]t4_read_data1, expected = aa, actual = aa
                Inputs:read_addr0 = 0,read_data0 = aa,read_addr1 = 0,read_data1 = aa
                Inputs:write_en0 = 0,write_addr0 = x,write_data0 = xx
                Inputs:write_en1 = 0,write_addr1 = x,write_data1 = xx
     [ passed ]t4_read_data0, expected = aa, actual = aa
     [ passed ]t4_read_data1, expected = aa, actual = aa
                Inputs:read_addr0 = x,read_data0 = zz,read_addr1 = x,read_data1 = zz
                Inputs:write_en0 = 0,write_addr0 = x,write_data0 = xx
                Inputs:write_en1 = 1,write_addr1 = 0,write_data1 = aa
     [ passed ]t4_read_data0, expected = zz, actual = xx
     [ passed ]t4_read_data1, expected = zz, actual = xx
                Inputs:read_addr0 = 0,read_data0 = aa,read_addr1 = 0,read_data1 = aa
                Inputs:write_en0 = 0,write_addr0 = x,write_data0 = xx
                Inputs:write_en1 = 0,write_addr1 = x,write_data1 = xx
     [ passed ]t4_read_data0, expected = aa, actual = aa
     [ passed ]t4_read_data1, expected = aa, actual = aa
                Inputs:read_addr0 = x,read_data0 = zz,read_addr1 = x,read_data1 = zz
                Inputs:write_en0 = 1,write_addr0 = 0,write_data0 = aa
                Inputs:write_en1 = 0,write_addr1 = x,write_data1 = xx
     [ passed ]t4_read_data0, expected = zz, actual = xx
     [ passed ]t4_read_data1, expected = zz, actual = xx
                Inputs:read_addr0 = x,read_data0 = zz,read_addr1 = x,read_data1 = zz
                Inputs:write_en0 = 0,write_addr0 = x,write_data0 = xx
                Inputs:write_en1 = 1,write_addr1 = 1,write_data1 = bb
     [ passed ]t4_read_data0, expected = zz, actual = xx
     [ passed ]t4_read_data1, expected = zz, actual = xx
                Inputs:read_addr0 = x,read_data0 = zz,read_addr1 = x,read_data1 = zz
                Inputs:write_en0 = 1,write_addr0 = 2,write_data0 = cc
                Inputs:write_en1 = 0,write_addr1 = x,write_data1 = xx
     [ passed ]t4_read_data0, expected = zz, actual = xx
     [ passed ]t4_read_data1, expected = zz, actual = xx
                Inputs:read_addr0 = x,read_data0 = zz,read_addr1 = x,read_data1 = zz
                Inputs:write_en0 = 0,write_addr0 = x,write_data0 = xx
                Inputs:write_en1 = 1,write_addr1 = 3,write_data1 = dd
     [ passed ]t4_read_data0, expected = zz, actual = xx
     [ passed ]t4_read_data1, expected = zz, actual = xx
                Inputs:read_addr0 = x,read_data0 = zz,read_addr1 = x,read_data1 = zz
                Inputs:write_en0 = 1,write_addr0 = 4,write_data0 = ee
                Inputs:write_en1 = 0,write_addr1 = x,write_data1 = xx
     [ passed ]t4_read_data0, expected = zz, actual = xx
     [ passed ]t4_read_data1, expected = zz, actual = xx
                Inputs:read_addr0 = 0,read_data0 = aa,read_addr1 = x,read_data1 = zz
                Inputs:write_en0 = 0,write_addr0 = x,write_data0 = xx
                Inputs:write_en1 = 0,write_addr1 = x,write_data1 = xx
     [ passed ]t4_read_data0, expected = aa, actual = aa
     [ passed ]t4_read_data1, expected = zz, actual = xx
                Inputs:read_addr0 = x,read_data0 = zz,read_addr1 = 1,read_data1 = bb
                Inputs:write_en0 = 0,write_addr0 = x,write_data0 = xx
                Inputs:write_en1 = 0,write_addr1 = x,write_data1 = xx
     [ passed ]t4_read_data0, expected = zz, actual = xx
     [ passed ]t4_read_data1, expected = bb, actual = bb
                Inputs:read_addr0 = 2,read_data0 = cc,read_addr1 = x,read_data1 = zz
                Inputs:write_en0 = 0,write_addr0 = x,write_data0 = xx
                Inputs:write_en1 = 0,write_addr1 = x,write_data1 = xx
     [ passed ]t4_read_data0, expected = cc, actual = cc
     [ passed ]t4_read_data1, expected = zz, actual = xx
                Inputs:read_addr0 = x,read_data0 = zz,read_addr1 = 3,read_data1 = dd
                Inputs:write_en0 = 0,write_addr0 = x,write_data0 = xx
                Inputs:write_en1 = 0,write_addr1 = x,write_data1 = xx
     [ passed ]t4_read_data0, expected = zz, actual = xx
     [ passed ]t4_read_data1, expected = dd, actual = dd
                Inputs:read_addr0 = 4,read_data0 = ee,read_addr1 = x,read_data1 = zz
                Inputs:write_en0 = 0,write_addr0 = x,write_data0 = xx
                Inputs:write_en1 = 0,write_addr1 = x,write_data1 = xx
     [ passed ]t4_read_data0, expected = ee, actual = ee
     [ passed ]t4_read_data1, expected = zz, actual = xx
                Inputs:read_addr0 = 0,read_data0 = aa,read_addr1 = 0,read_data1 = aa
                Inputs:write_en0 = 0,write_addr0 = x,write_data0 = xx
                Inputs:write_en1 = 0,write_addr1 = x,write_data1 = xx
     [ passed ]t4_read_data0, expected = aa, actual = aa
     [ passed ]t4_read_data1, expected = aa, actual = aa
                Inputs:read_addr0 = 1,read_data0 = bb,read_addr1 = 1,read_data1 = bb
                Inputs:write_en0 = 0,write_addr0 = x,write_data0 = xx
                Inputs:write_en1 = 0,write_addr1 = x,write_data1 = xx
     [ passed ]t4_read_data0, expected = bb, actual = bb
     [ passed ]t4_read_data1, expected = bb, actual = bb
                Inputs:read_addr0 = 2,read_data0 = cc,read_addr1 = 2,read_data1 = cc
                Inputs:write_en0 = 0,write_addr0 = x,write_data0 = xx
                Inputs:write_en1 = 0,write_addr1 = x,write_data1 = xx
     [ passed ]t4_read_data0, expected = cc, actual = cc
     [ passed ]t4_read_data1, expected = cc, actual = cc
                Inputs:read_addr0 = 3,read_data0 = dd,read_addr1 = 3,read_data1 = dd
                Inputs:write_en0 = 0,write_addr0 = x,write_data0 = xx
                Inputs:write_en1 = 0,write_addr1 = x,write_data1 = xx
     [ passed ]t4_read_data0, expected = dd, actual = dd
     [ passed ]t4_read_data1, expected = dd, actual = dd
                Inputs:read_addr0 = 4,read_data0 = ee,read_addr1 = 4,read_data1 = ee
                Inputs:write_en0 = 0,write_addr0 = x,write_data0 = xx
                Inputs:write_en1 = 0,write_addr1 = x,write_data1 = xx
     [ passed ]t4_read_data0, expected = ee, actual = ee
     [ passed ]t4_read_data1, expected = ee, actual = ee
                Inputs:read_addr0 = x,read_data0 = zz,read_addr1 = x,read_data1 = zz
                Inputs:write_en0 = 0,write_addr0 = x,write_data0 = xx
                Inputs:write_en1 = 1,write_addr1 = 0,write_data1 = 00
     [ passed ]t4_read_data0, expected = zz, actual = xx
     [ passed ]t4_read_data1, expected = zz, actual = xx
                Inputs:read_addr0 = x,read_data0 = zz,read_addr1 = x,read_data1 = zz
                Inputs:write_en0 = 1,write_addr0 = 1,write_data0 = 11
                Inputs:write_en1 = 0,write_addr1 = x,write_data1 = xx
     [ passed ]t4_read_data0, expected = zz, actual = xx
     [ passed ]t4_read_data1, expected = zz, actual = xx
                Inputs:read_addr0 = x,read_data0 = zz,read_addr1 = x,read_data1 = zz
                Inputs:write_en0 = 0,write_addr0 = x,write_data0 = xx
                Inputs:write_en1 = 1,write_addr1 = 2,write_data1 = 22
     [ passed ]t4_read_data0, expected = zz, actual = xx
     [ passed ]t4_read_data1, expected = zz, actual = xx
                Inputs:read_addr0 = x,read_data0 = zz,read_addr1 = x,read_data1 = zz
                Inputs:write_en0 = 1,write_addr0 = 3,write_data0 = 33
                Inputs:write_en1 = 0,write_addr1 = x,write_data1 = xx
     [ passed ]t4_read_data0, expected = zz, actual = xx
     [ passed ]t4_read_data1, expected = zz, actual = xx
                Inputs:read_addr0 = x,read_data0 = zz,read_addr1 = x,read_data1 = zz
                Inputs:write_en0 = 0,write_addr0 = x,write_data0 = xx
                Inputs:write_en1 = 1,write_addr1 = 4,write_data1 = 44
     [ passed ]t4_read_data0, expected = zz, actual = xx
     [ passed ]t4_read_data1, expected = zz, actual = xx
                Inputs:read_addr0 = 0,read_data0 = 00,read_addr1 = 0,read_data1 = 00
                Inputs:write_en0 = 0,write_addr0 = x,write_data0 = xx
                Inputs:write_en1 = 0,write_addr1 = x,write_data1 = xx
     [ passed ]t4_read_data0, expected = 00, actual = 00
     [ passed ]t4_read_data1, expected = 00, actual = 00
                Inputs:read_addr0 = 1,read_data0 = 11,read_addr1 = 1,read_data1 = 11
                Inputs:write_en0 = 0,write_addr0 = x,write_data0 = xx
                Inputs:write_en1 = 0,write_addr1 = x,write_data1 = xx
     [ passed ]t4_read_data0, expected = 11, actual = 11
     [ passed ]t4_read_data1, expected = 11, actual = 11
                Inputs:read_addr0 = 2,read_data0 = 22,read_addr1 = 2,read_data1 = 22
                Inputs:write_en0 = 0,write_addr0 = x,write_data0 = xx
                Inputs:write_en1 = 0,write_addr1 = x,write_data1 = xx
     [ passed ]t4_read_data0, expected = 22, actual = 22
     [ passed ]t4_read_data1, expected = 22, actual = 22
                Inputs:read_addr0 = 3,read_data0 = 33,read_addr1 = 3,read_data1 = 33
                Inputs:write_en0 = 0,write_addr0 = x,write_data0 = xx
                Inputs:write_en1 = 0,write_addr1 = x,write_data1 = xx
     [ passed ]t4_read_data0, expected = 33, actual = 33
     [ passed ]t4_read_data1, expected = 33, actual = 33
                Inputs:read_addr0 = 4,read_data0 = 44,read_addr1 = 4,read_data1 = 44
                Inputs:write_en0 = 0,write_addr0 = x,write_data0 = xx
                Inputs:write_en1 = 0,write_addr1 = x,write_data1 = xx
     [ passed ]t4_read_data0, expected = 44, actual = 44
     [ passed ]t4_read_data1, expected = 44, actual = 44
                Inputs:read_addr0 = 2,read_data0 = 22,read_addr1 = 3,read_data1 = 33
                Inputs:write_en0 = 1,write_addr0 = 0,write_data0 = 0a
                Inputs:write_en1 = 1,write_addr1 = 1,write_data1 = 5a
     [ passed ]t4_read_data0, expected = 22, actual = 22
     [ passed ]t4_read_data1, expected = 33, actual = 33
                Inputs:read_addr0 = 3,read_data0 = 33,read_addr1 = 4,read_data1 = 44
                Inputs:write_en0 = 1,write_addr0 = 1,write_data0 = 1b
                Inputs:write_en1 = 1,write_addr1 = 2,write_data1 = 6b
     [ passed ]t4_read_data0, expected = 33, actual = 33
     [ passed ]t4_read_data1, expected = 44, actual = 44
                Inputs:read_addr0 = 4,read_data0 = 44,read_addr1 = 0,read_data1 = 0a
                Inputs:write_en0 = 1,write_addr0 = 2,write_data0 = 2c
                Inputs:write_en1 = 1,write_addr1 = 3,write_data1 = 7c
     [ passed ]t4_read_data0, expected = 44, actual = 44
     [ passed ]t4_read_data1, expected = 0a, actual = 0a
                Inputs:read_addr0 = 0,read_data0 = 0a,read_addr1 = 1,read_data1 = 1b
                Inputs:write_en0 = 1,write_addr0 = 3,write_data0 = 3d
                Inputs:write_en1 = 1,write_addr1 = 4,write_data1 = 8d
     [ passed ]t4_read_data0, expected = 0a, actual = 0a
     [ passed ]t4_read_data1, expected = 1b, actual = 1b
                Inputs:read_addr0 = 1,read_data0 = 1b,read_addr1 = 2,read_data1 = 2c
                Inputs:write_en0 = 1,write_addr0 = 4,write_data0 = 4e
                Inputs:write_en1 = 1,write_addr1 = 0,write_data1 = 9e
     [ passed ]t4_read_data0, expected = 1b, actual = 1b
     [ passed ]t4_read_data1, expected = 2c, actual = 2c
                Inputs:read_addr0 = 0,read_data0 = 9e,read_addr1 = 0,read_data1 = 9e
                Inputs:write_en0 = 1,write_addr0 = 0,write_data0 = 50
                Inputs:write_en1 = 0,write_addr1 = x,write_data1 = xx
     [ passed ]t4_read_data0, expected = 9e, actual = 9e
     [ passed ]t4_read_data1, expected = 9e, actual = 9e
                Inputs:read_addr0 = 1,read_data0 = 1b,read_addr1 = 1,read_data1 = 1b
                Inputs:write_en0 = 1,write_addr0 = 1,write_data0 = 60
                Inputs:write_en1 = 0,write_addr1 = x,write_data1 = xx
     [ passed ]t4_read_data0, expected = 1b, actual = 1b
     [ passed ]t4_read_data1, expected = 1b, actual = 1b
                Inputs:read_addr0 = 2,read_data0 = 2c,read_addr1 = 2,read_data1 = 2c
                Inputs:write_en0 = 1,write_addr0 = 2,write_data0 = 70
                Inputs:write_en1 = 0,write_addr1 = x,write_data1 = xx
     [ passed ]t4_read_data0, expected = 2c, actual = 2c
     [ passed ]t4_read_data1, expected = 2c, actual = 2c
                Inputs:read_addr0 = 3,read_data0 = 3d,read_addr1 = 3,read_data1 = 3d
                Inputs:write_en0 = 1,write_addr0 = 3,write_data0 = 80
                Inputs:write_en1 = 0,write_addr1 = x,write_data1 = xx
     [ passed ]t4_read_data0, expected = 3d, actual = 3d
     [ passed ]t4_read_data1, expected = 3d, actual = 3d
                Inputs:read_addr0 = 4,read_data0 = 4e,read_addr1 = 4,read_data1 = 4e
                Inputs:write_en0 = 1,write_addr0 = 4,write_data0 = 90
                Inputs:write_en1 = 0,write_addr1 = x,write_data1 = xx
     [ passed ]t4_read_data0, expected = 4e, actual = 4e
     [ passed ]t4_read_data1, expected = 4e, actual = 4e
                Inputs:read_addr0 = 0,read_data0 = 50,read_addr1 = 0,read_data1 = 50
                Inputs:write_en0 = 0,write_addr0 = x,write_data0 = xx
                Inputs:write_en1 = 1,write_addr1 = 0,write_data1 = aa
     [ passed ]t4_read_data0, expected = 50, actual = 50
     [ passed ]t4_read_data1, expected = 50, actual = 50
                Inputs:read_addr0 = 1,read_data0 = 60,read_addr1 = 1,read_data1 = 60
                Inputs:write_en0 = 0,write_addr0 = x,write_data0 = xx
                Inputs:write_en1 = 1,write_addr1 = 1,write_data1 = bb
     [ passed ]t4_read_data0, expected = 60, actual = 60
     [ passed ]t4_read_data1, expected = 60, actual = 60
                Inputs:read_addr0 = 2,read_data0 = 70,read_addr1 = 2,read_data1 = 70
                Inputs:write_en0 = 0,write_addr0 = x,write_data0 = xx
                Inputs:write_en1 = 1,write_addr1 = 2,write_data1 = cc
     [ passed ]t4_read_data0, expected = 70, actual = 70
     [ passed ]t4_read_data1, expected = 70, actual = 70
                Inputs:read_addr0 = 3,read_data0 = 80,read_addr1 = 3,read_data1 = 80
                Inputs:write_en0 = 0,write_addr0 = x,write_data0 = xx
                Inputs:write_en1 = 1,write_addr1 = 3,write_data1 = dd
     [ passed ]t4_read_data0, expected = 80, actual = 80
     [ passed ]t4_read_data1, expected = 80, actual = 80
                Inputs:read_addr0 = 4,read_data0 = 90,read_addr1 = 4,read_data1 = 90
                Inputs:write_en0 = 0,write_addr0 = x,write_data0 = xx
                Inputs:write_en1 = 1,write_addr1 = 4,write_data1 = ee
     [ passed ]t4_read_data0, expected = 90, actual = 90
     [ passed ]t4_read_data1, expected = 90, actual = 90

