Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 16 16:14:14 2025
| Host         : LAPTOP-1P0JTJPF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ex3_2025_timing_summary_routed.rpt -pb ex3_2025_timing_summary_routed.pb -rpx ex3_2025_timing_summary_routed.rpx -warn_on_violation
| Design       : ex3_2025
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     146         
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (164)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (270)
5. checking no_input_delay (4)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (164)
--------------------------
 There are 123 register/latch pins with no clock driven by root clock pin: mclk (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: countera1_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vga_driver/blank_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vga_driver/hCounter_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vga_driver/hCounter_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vga_driver/hCounter_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vga_driver/vCounter_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vga_driver/vCounter_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vga_driver/vCounter_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vga_driver/vCounter_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vga_driver/vCounter_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (270)
--------------------------------------------------
 There are 270 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  280          inf        0.000                      0                  280           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           280 Endpoints
Min Delay           280 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vga_driver/blank_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.500ns  (logic 3.861ns (59.399%)  route 2.639ns (40.601%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE                         0.000     0.000 r  u_vga_driver/blank_reg/C
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  u_vga_driver/blank_reg/Q
                         net (fo=121, routed)         0.595     1.054    u_vga_display/blank
    SLICE_X2Y29          LUT3 (Prop_lut3_I1_O)        0.112     1.166 r  u_vga_display/vga_green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.045     3.210    vga_green_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.290     6.500 r  vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.500    vga_green[3]
    D17                                                               r  vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_driver/blank_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.117ns  (logic 3.836ns (62.710%)  route 2.281ns (37.290%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE                         0.000     0.000 r  u_vga_driver/blank_reg/C
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  u_vga_driver/blank_reg/Q
                         net (fo=121, routed)         0.595     1.054    u_vga_display/blank
    SLICE_X2Y29          LUT3 (Prop_lut3_I1_O)        0.112     1.166 r  u_vga_display/vga_green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.686     2.852    vga_green_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.265     6.117 r  vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.117    vga_green[1]
    H17                                                               r  vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_driver/blank_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.036ns  (logic 3.698ns (61.262%)  route 2.338ns (38.738%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE                         0.000     0.000 r  u_vga_driver/blank_reg/C
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  u_vga_driver/blank_reg/Q
                         net (fo=121, routed)         0.595     1.054    u_vga_display/blank
    SLICE_X2Y29          LUT3 (Prop_lut3_I2_O)        0.097     1.151 r  u_vga_display/vga_red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.744     2.894    vga_red_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.142     6.036 r  vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.036    vga_red[1]
    H19                                                               r  vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_driver/blank_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.033ns  (logic 3.860ns (63.973%)  route 2.174ns (36.027%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE                         0.000     0.000 r  u_vga_driver/blank_reg/C
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  u_vga_driver/blank_reg/Q
                         net (fo=121, routed)         0.595     1.054    u_vga_display/blank
    SLICE_X2Y29          LUT3 (Prop_lut3_I1_O)        0.112     1.166 r  u_vga_display/vga_green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.579     2.745    vga_green_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.289     6.033 r  vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.033    vga_green[2]
    G17                                                               r  vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_driver/blank_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.934ns  (logic 3.702ns (62.389%)  route 2.232ns (37.611%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE                         0.000     0.000 r  u_vga_driver/blank_reg/C
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  u_vga_driver/blank_reg/Q
                         net (fo=121, routed)         0.595     1.054    u_vga_display/blank
    SLICE_X2Y29          LUT3 (Prop_lut3_I2_O)        0.097     1.151 r  u_vga_display/vga_red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.637     2.788    vga_red_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.146     5.934 r  vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.934    vga_red[0]
    G19                                                               r  vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_driver/blank_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.810ns  (logic 3.851ns (66.287%)  route 1.959ns (33.713%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE                         0.000     0.000 r  u_vga_driver/blank_reg/C
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  u_vga_driver/blank_reg/Q
                         net (fo=121, routed)         0.595     1.054    u_vga_display/blank
    SLICE_X2Y29          LUT3 (Prop_lut3_I1_O)        0.112     1.166 r  u_vga_display/vga_green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.364     2.530    vga_green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.280     5.810 r  vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.810    vga_green[0]
    J17                                                               r  vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_driver/blank_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.783ns  (logic 3.702ns (64.020%)  route 2.081ns (35.980%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE                         0.000     0.000 r  u_vga_driver/blank_reg/C
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  u_vga_driver/blank_reg/Q
                         net (fo=121, routed)         0.595     1.054    u_vga_display/blank
    SLICE_X2Y29          LUT3 (Prop_lut3_I2_O)        0.097     1.151 r  u_vga_display/vga_red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.486     2.637    vga_red_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.146     5.783 r  vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.783    vga_red[2]
    J19                                                               r  vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_driver/blank_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.598ns  (logic 3.681ns (65.758%)  route 1.917ns (34.242%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE                         0.000     0.000 r  u_vga_driver/blank_reg/C
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.459     0.459 f  u_vga_driver/blank_reg/Q
                         net (fo=121, routed)         0.595     1.054    u_vga_display/blank
    SLICE_X2Y29          LUT3 (Prop_lut3_I2_O)        0.097     1.151 r  u_vga_display/vga_red_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.322     2.473    vga_red_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.125     5.598 r  vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.598    vga_red[3]
    N19                                                               r  vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_driver/vga_hsync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.900ns  (logic 3.578ns (73.024%)  route 1.322ns (26.976%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE                         0.000     0.000 r  u_vga_driver/vga_hsync_reg/C
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.459     0.459 r  u_vga_driver/vga_hsync_reg/Q
                         net (fo=1, routed)           1.322     1.781    vga_hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.119     4.900 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.900    vga_hsync
    P19                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_driver/vga_vsync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.680ns  (logic 3.585ns (76.591%)  route 1.096ns (23.409%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE                         0.000     0.000 r  u_vga_driver/vga_vsync_reg/C
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.459     0.459 r  u_vga_driver/vga_vsync_reg/Q
                         net (fo=1, routed)           1.096     1.555    vga_vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.126     4.680 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.680    vga_vsync
    R19                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_bottom_control/bottom_scan_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_bottom_control/bottom_scan_d0_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.784%)  route 0.107ns (43.216%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  u_bottom_control/bottom_scan_reg[2]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_bottom_control/bottom_scan_reg[2]/Q
                         net (fo=2, routed)           0.107     0.248    u_bottom_control/bottom_scan_reg_n_0_[2]
    SLICE_X3Y16          FDRE                                         r  u_bottom_control/bottom_scan_d0_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bottom_control/bottom_scan_d0_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_bottom_control/bottom_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE                         0.000     0.000 r  u_bottom_control/bottom_scan_d0_reg[2]/C
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  u_bottom_control/bottom_scan_d0_reg[2]/Q
                         net (fo=1, routed)           0.086     0.227    u_bottom_control/bottom_scan_d0[2]
    SLICE_X2Y16          LUT2 (Prop_lut2_I1_O)        0.045     0.272 r  u_bottom_control/bottom[2]_i_1/O
                         net (fo=1, routed)           0.000     0.272    u_bottom_control/bottom[2]_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  u_bottom_control/bottom_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bottom_control/bottom_scan_d0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_bottom_control/bottom_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.227ns (81.951%)  route 0.050ns (18.049%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  u_bottom_control/bottom_scan_d0_reg[1]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  u_bottom_control/bottom_scan_d0_reg[1]/Q
                         net (fo=1, routed)           0.050     0.178    u_bottom_control/bottom_scan_d0[1]
    SLICE_X1Y16          LUT2 (Prop_lut2_I1_O)        0.099     0.277 r  u_bottom_control/bottom[1]_i_1/O
                         net (fo=1, routed)           0.000     0.277    u_bottom_control/bottom[1]_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  u_bottom_control/bottom_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bottom_control/u_egg_fresh/random_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_bottom_control/u_egg_fresh/rand_h_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.148ns (51.571%)  route 0.139ns (48.429%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE                         0.000     0.000 r  u_bottom_control/u_egg_fresh/random_cnt_reg[2]/C
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  u_bottom_control/u_egg_fresh/random_cnt_reg[2]/Q
                         net (fo=8, routed)           0.139     0.287    u_bottom_control/u_egg_fresh/random_cnt_reg[2]
    SLICE_X4Y21          FDRE                                         r  u_bottom_control/u_egg_fresh/rand_h_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bottom_control/u_egg_fresh/random_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_bottom_control/u_egg_fresh/rand_h_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.164ns (56.936%)  route 0.124ns (43.064%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE                         0.000     0.000 r  u_bottom_control/u_egg_fresh/random_cnt_reg[5]/C
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_bottom_control/u_egg_fresh/random_cnt_reg[5]/Q
                         net (fo=5, routed)           0.124     0.288    u_bottom_control/u_egg_fresh/random_cnt_reg[5]
    SLICE_X4Y22          FDRE                                         r  u_bottom_control/u_egg_fresh/rand_h_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bottom_control/bottom_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_bottom_control/c_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.186ns (64.426%)  route 0.103ns (35.574%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  u_bottom_control/bottom_reg[4]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_bottom_control/bottom_reg[4]/Q
                         net (fo=2, routed)           0.103     0.244    u_bottom_control/bottom_reg_n_0_[4]
    SLICE_X2Y16          LUT5 (Prop_lut5_I0_O)        0.045     0.289 r  u_bottom_control/c_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.289    u_bottom_control/c_state[0]_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  u_bottom_control/c_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bottom_control/bottom_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_bottom_control/c_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.186ns (63.982%)  route 0.105ns (36.018%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  u_bottom_control/bottom_reg[4]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_bottom_control/bottom_reg[4]/Q
                         net (fo=2, routed)           0.105     0.246    u_bottom_control/bottom_reg_n_0_[4]
    SLICE_X2Y16          LUT5 (Prop_lut5_I0_O)        0.045     0.291 r  u_bottom_control/c_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.291    u_bottom_control/c_state[1]_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  u_bottom_control/c_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bottom_control/bottom_scan_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_bottom_control/bottom_scan_d0_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.141ns (45.965%)  route 0.166ns (54.035%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  u_bottom_control/bottom_scan_reg[3]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_bottom_control/bottom_scan_reg[3]/Q
                         net (fo=2, routed)           0.166     0.307    u_bottom_control/bottom_scan_reg_n_0_[3]
    SLICE_X3Y16          FDRE                                         r  u_bottom_control/bottom_scan_d0_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bottom_control/u_egg_fresh/random_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_bottom_control/u_egg_fresh/rand_h_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.164ns (52.543%)  route 0.148ns (47.457%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE                         0.000     0.000 r  u_bottom_control/u_egg_fresh/random_cnt_reg[1]/C
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_bottom_control/u_egg_fresh/random_cnt_reg[1]/Q
                         net (fo=9, routed)           0.148     0.312    u_bottom_control/u_egg_fresh/random_cnt_reg[1]
    SLICE_X4Y21          FDRE                                         r  u_bottom_control/u_egg_fresh/rand_h_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bottom_control/bottom_scan_d0_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_bottom_control/bottom_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.186ns (57.406%)  route 0.138ns (42.594%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE                         0.000     0.000 r  u_bottom_control/bottom_scan_d0_reg[3]/C
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  u_bottom_control/bottom_scan_d0_reg[3]/Q
                         net (fo=1, routed)           0.138     0.279    u_bottom_control/bottom_scan_d0[3]
    SLICE_X2Y16          LUT2 (Prop_lut2_I1_O)        0.045     0.324 r  u_bottom_control/bottom[3]_i_1/O
                         net (fo=1, routed)           0.000     0.324    u_bottom_control/bottom[3]_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  u_bottom_control/bottom_reg[3]/D
  -------------------------------------------------------------------    -------------------





