#! /usr/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x26fdad0 .scope module, "TestBench" "TestBench" 2 8;
 .timescale -9 -12;
L_0x27872f0 .functor XNOR 1, v0x278c570_0, C4<1>, C4<0>, C4<0>;
L_0x278e6f0 .functor XNOR 1, v0x278c0c0_0, C4<1>, C4<0>, C4<0>;
v0x278c8a0_0 .net *"_s0", 0 0, C4<1>; 1 drivers
v0x278cb10_0 .net *"_s10", 127 0, L_0x278e8c0; 1 drivers
v0x278cb90_0 .net *"_s2", 0 0, L_0x27872f0; 1 drivers
v0x278cc30_0 .net *"_s22", 0 0, C4<1>; 1 drivers
v0x278ccb0_0 .net *"_s24", 0 0, C4<0>; 1 drivers
v0x278cd50_0 .net *"_s4", 0 0, C4<1>; 1 drivers
v0x278cdf0_0 .net *"_s6", 0 0, L_0x278e6f0; 1 drivers
v0x278ce90_0 .net *"_s8", 127 0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>; 1 drivers
v0x278cf80_0 .net "ack_o", 0 0, v0x278bbf0_0; 1 drivers
v0x278d000_0 .net "adr_i", 4 0, v0x2785210_0; 1 drivers
v0x278d080_0 .net "adr_o", 4 0, v0x278bd60_0; 1 drivers
v0x278d100_0 .net "argument", 31 0, v0x278a590_0; 1 drivers
v0x278d180_0 .net "block_count", 15 0, v0x278a630_0; 1 drivers
v0x278d200_0 .net "block_size", 11 0, v0x278a6d0_0; 1 drivers
v0x278d300_0 .net "cmd_done_i", 0 0, v0x27857a0_0; 1 drivers
v0x278d380_0 .net "command", 15 0, v0x278a7d0_0; 1 drivers
v0x278d280_0 .net "data_done_i", 0 0, v0x27855f0_0; 1 drivers
v0x278d490_0 .net "error_interrupt_status_o", 15 0, v0x278ac60_0; 1 drivers
v0x278d5b0_0 .net "error_o", 0 0, v0x278c040_0; 1 drivers
v0x278d630_0 .net "fifo_bus_o", 127 0, v0x2787d10_0; 1 drivers
v0x278d760_0 .net "fifo_read_en", 0 0, v0x278c0c0_0; 1 drivers
RS_0x2b4b1c013e58 .resolv tri, L_0x2790530, L_0x2790620, L_0x2791e40, L_0x2791f70;
v0x278d7e0_0 .net8 "fifo_status", 3 0, RS_0x2b4b1c013e58; 4 drivers
v0x278d6b0_0 .net "fifo_write_en", 0 0, v0x278c190_0; 1 drivers
v0x278d920_0 .net "new_command", 0 0, v0x278c310_0; 1 drivers
v0x278d860_0 .net "new_data", 0 0, v0x278c3b0_0; 1 drivers
v0x278da70_0 .net "present_state", 15 0, v0x278b130_0; 1 drivers
v0x278d9d0_0 .net "q_tx_out", 127 0, v0x27897e0_0; 1 drivers
v0x278dc20_0 .net "reg_bus_o", 127 0, v0x278a9e0_0; 1 drivers
v0x278daf0_0 .net "reg_read_en", 0 0, v0x278c570_0; 1 drivers
v0x278dd90_0 .net "reg_write_en", 0 0, v0x278c5f0_0; 1 drivers
v0x278dcf0_0 .net "reset", 0 0, v0x2785b00_0; 1 drivers
v0x278df10_0 .net "sd_data_i", 127 0, v0x2785950_0; 1 drivers
v0x278e0a0_0 .net "software_reset", 2 0, v0x278b360_0; 1 drivers
v0x278e120_0 .net "strobe", 0 0, v0x2784f30_0; 1 drivers
v0x278df90_0 .net "timeout_control", 15 0, v0x278b570_0; 1 drivers
v0x278e010_0 .net "transfer_mode", 15 0, v0x278b4a0_0; 1 drivers
v0x278e2d0_0 .net "wb_clock", 0 0, v0x2785cb0_0; 1 drivers
v0x278e350_0 .net "wb_data_bus_i", 127 0, L_0x278ea00; 1 drivers
v0x278e1a0_0 .net "wb_data_bus_o", 127 0, v0x278c290_0; 1 drivers
v0x278e510_0 .net "wb_data_i", 127 0, v0x273c040_0; 1 drivers
v0x278e3d0_0 .net "wb_data_o", 127 0, v0x278c950_0; 1 drivers
v0x278e450_0 .net "we_i", 0 0, v0x2785440_0; 1 drivers
L_0x278e8c0 .functor MUXZ 128, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, v0x2787d10_0, L_0x278e6f0, C4<>;
L_0x278ea00 .functor MUXZ 128, L_0x278e8c0, v0x278a9e0_0, L_0x27872f0, C4<>;
L_0x2791800 .concat [ 1 1 1 1], v0x278c190_0, C4<0>, C4<1>, v0x278c0c0_0;
S_0x278b6d0 .scope module, "wb_salve1" "wishbone_slave" 2 69, 3 1, S_0x26fdad0;
 .timescale -9 -12;
P_0x278b7c8 .param/l "EXEC" 3 46, C4<100>;
P_0x278b7f0 .param/l "IDLE" 3 43, C4<001>;
P_0x278b818 .param/l "READ" 3 44, C4<010>;
P_0x278b840 .param/l "RESET" 3 42, C4<000>;
P_0x278b868 .param/l "SIZE" 3 37, +C4<0100>;
P_0x278b890 .param/l "WBWAIT" 3 47, C4<101>;
P_0x278b8b8 .param/l "WRITE" 3 45, C4<011>;
v0x278bbf0_0 .var "ack_o", 0 0;
v0x278bc90_0 .alias "adr_i", 4 0, v0x278d000_0;
v0x278bd60_0 .var "adr_o", 4 0;
v0x278bde0_0 .alias "clock", 0 0, v0x278e2d0_0;
v0x278be60_0 .alias "cmd_done_i", 0 0, v0x278d300_0;
v0x278bf30_0 .alias "data_done_i", 0 0, v0x278d280_0;
v0x278c040_0 .var "error_o", 0 0;
v0x278c0c0_0 .var "fifo_read_en", 0 0;
v0x278c190_0 .var "fifo_write_en", 0 0;
v0x278c210_0 .alias "host_data_i", 127 0, v0x278e350_0;
v0x278c290_0 .var "host_data_o", 127 0;
v0x278c310_0 .var "new_command", 0 0;
v0x278c3b0_0 .var "new_data", 0 0;
v0x278c450_0 .var "next_state", 3 0;
v0x278c570_0 .var "reg_read_en", 0 0;
v0x278c5f0_0 .var "reg_write_en", 0 0;
v0x278c4d0_0 .alias "reset", 0 0, v0x278dcf0_0;
v0x278c700_0 .var "state", 3 0;
v0x278c670_0 .alias "strobe", 0 0, v0x278e120_0;
v0x278c820_0 .alias "wb_data_i", 127 0, v0x278e510_0;
v0x278c950_0 .var "wb_data_o", 127 0;
v0x278c9d0_0 .alias "we_i", 0 0, v0x278e450_0;
E_0x278b540/0 .event edge, v0x278c700_0, v0x2785210_0, v0x278c210_0, v0x273c040_0;
E_0x278b540/1 .event edge, v0x27857a0_0, v0x27855f0_0;
E_0x278b540 .event/or E_0x278b540/0, E_0x278b540/1;
E_0x2786230/0 .event edge, v0x278c700_0, v0x2784f30_0, v0x2785440_0, v0x2785210_0;
E_0x2786230/1 .event edge, v0x27857a0_0, v0x27855f0_0;
E_0x2786230 .event/or E_0x2786230/0, E_0x2786230/1;
S_0x278a4a0 .scope module, "regs" "registers" 2 94, 4 2, S_0x26fdad0;
 .timescale -9 -12;
v0x2788280_0 .alias "adr_i", 4 0, v0x278d080_0;
v0x278a590_0 .var "argument", 31 0;
v0x278a630_0 .var "block_count", 15 0;
v0x278a6d0_0 .var "block_size", 11 0;
v0x278a750_0 .alias "clock", 0 0, v0x278e2d0_0;
v0x278a7d0_0 .var "command", 15 0;
v0x278a870_0 .net "command_complete", 0 0, C4<0>; 1 drivers
v0x278a910_0 .alias "data_i", 127 0, v0x278e1a0_0;
v0x278a9e0_0 .var "data_o", 127 0;
v0x278aa80_0 .var "error_interrupt_signal_enable", 15 0;
v0x278ab20_0 .var "error_interrupt_status_enable", 15 0;
v0x278abc0_0 .net "error_interrupt_status_i", 15 0, C4<0000000000000000>; 1 drivers
v0x278ac60_0 .var "error_interrupt_status_o", 15 0;
v0x278ad00_0 .var "host_controller_version", 15 0;
v0x278ae20_0 .var "normal_interrupt_signal_enable", 15 0;
v0x278aec0_0 .var "normal_interrupt_status", 15 0;
v0x278ad80_0 .var "normal_interrupt_status_enable", 15 0;
v0x278b010_0 .net "normal_interrupt_status_i", 15 0, C4<0000000000000000>; 1 drivers
v0x278b130_0 .var "present_state", 15 0;
v0x278b1b0_0 .alias "reg_read_en", 0 0, v0x278daf0_0;
v0x278b090_0 .alias "reg_write_en", 0 0, v0x278dd90_0;
v0x278b2e0_0 .alias "reset", 0 0, v0x278dcf0_0;
v0x278b230_0 .var "response", 127 0;
v0x278b420_0 .net "response_i", 127 0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>; 1 drivers
v0x278b360_0 .var "software_reset", 2 0;
v0x278b570_0 .var "timeout_control", 15 0;
v0x278b4a0_0 .var "transfer_mode", 15 0;
S_0x27866b0 .scope module, "fifoController" "fifo_controller" 2 118, 5 3, S_0x26fdad0;
 .timescale -9 -12;
P_0x27867a8 .param/l "DATA_WIDTH" 5 3, +C4<010000000>;
P_0x27867d0 .param/l "FIFO_SIZE" 5 3, +C4<01000>;
P_0x27867f8 .param/l "SIZE_BITS" 5 3, +C4<011>;
v0x2789c30_0 .alias "data_rx_in", 127 0, v0x278df10_0;
v0x2789cd0_0 .alias "data_tx_in", 127 0, v0x278e1a0_0;
v0x2789f80_0 .net "enable_in", 3 0, L_0x2791800; 1 drivers
v0x278a000_0 .alias "q_rx_out", 127 0, v0x278d630_0;
v0x278a080_0 .alias "q_tx_out", 127 0, v0x278d9d0_0;
v0x278a100_0 .alias "reset", 0 0, v0x278dcf0_0;
v0x278a210_0 .alias "sd_clock", 0 0, v0x278e2d0_0;
v0x278a290_0 .alias "status_out", 3 0, v0x278d7e0_0;
v0x278a310_0 .alias "wishbone_clock", 0 0, v0x278e2d0_0;
L_0x27903a0 .part L_0x2791800, 0, 1;
L_0x2790440 .part L_0x2791800, 1, 1;
L_0x2790530 .part/pv v0x27896b0_0, 0, 1, 4;
L_0x2790620 .part/pv v0x2789760_0, 1, 1, 4;
L_0x2791c30 .part L_0x2791800, 2, 1;
L_0x2791cd0 .part L_0x2791800, 3, 1;
L_0x2791e40 .part/pv v0x2787bc0_0, 2, 1, 4;
L_0x2791f70 .part/pv v0x2787c90_0, 3, 1, 4;
S_0x2788160 .scope module, "tx_fifo" "fifo" 5 16, 6 1, S_0x27866b0;
 .timescale -9 -12;
P_0x2788548 .param/l "DATA_WIDTH" 6 1, +C4<010000000>;
P_0x2788570 .param/l "FIFO_SIZE" 6 1, +C4<01000>;
P_0x2788598 .param/l "SIZE_BITS" 6 1, +C4<011>;
v0x27886b0_0 .net *"_s0", 4 0, L_0x278edb0; 1 drivers
v0x2788750_0 .net *"_s11", 1 0, C4<00>; 1 drivers
v0x27887f0_0 .net *"_s12", 31 0, L_0x278f230; 1 drivers
v0x2788890_0 .net *"_s15", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x2788910_0 .net *"_s16", 31 0, L_0x278f3c0; 1 drivers
v0x27889b0_0 .net *"_s18", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x2788a90_0 .net *"_s20", 31 0, L_0x278f610; 1 drivers
v0x2788b30_0 .net *"_s24", 4 0, L_0x278f920; 1 drivers
v0x2788bd0_0 .net *"_s27", 1 0, C4<00>; 1 drivers
v0x2788c70_0 .net *"_s28", 31 0, L_0x278fab0; 1 drivers
v0x2788d10_0 .net *"_s3", 1 0, C4<00>; 1 drivers
v0x2788db0_0 .net *"_s31", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x2788e50_0 .net *"_s32", 4 0, L_0x278fcb0; 1 drivers
v0x2788ef0_0 .net *"_s35", 1 0, C4<00>; 1 drivers
v0x2789010_0 .net *"_s36", 31 0, L_0x278fde0; 1 drivers
v0x27890b0_0 .net *"_s39", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x2788f70_0 .net *"_s4", 31 0, L_0x278ef30; 1 drivers
v0x2789200_0 .net *"_s40", 31 0, L_0x278fff0; 1 drivers
v0x2789320_0 .net *"_s42", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x27893a0_0 .net *"_s44", 31 0, L_0x2790170; 1 drivers
v0x2789280_0 .net *"_s7", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x27894d0_0 .net *"_s8", 4 0, L_0x278f070; 1 drivers
v0x2789420_0 .net "almost_empty", 2 0, L_0x278f830; 1 drivers
v0x2789610_0 .net "almost_full", 2 0, L_0x27902b0; 1 drivers
v0x2789570_0 .alias "data", 127 0, v0x278e1a0_0;
v0x2789760_0 .var "fifo_empty", 0 0;
v0x27896b0_0 .var "fifo_full", 0 0;
v0x27898c0 .array "fifo_mem", 0 7, 127 0;
v0x27897e0_0 .var "q", 127 0;
v0x2789a30_0 .alias "read_clock", 0 0, v0x278e2d0_0;
v0x2789940_0 .net "read_enable", 0 0, L_0x2790440; 1 drivers
v0x2789bb0_0 .var "read_pointer", 2 0;
v0x2789ab0_0 .alias "reset", 0 0, v0x278dcf0_0;
v0x2789b30_0 .alias "write_clock", 0 0, v0x278e2d0_0;
v0x2789d50_0 .net "write_enable", 0 0, L_0x27903a0; 1 drivers
v0x2789dd0_0 .var "write_pointer", 2 0;
L_0x278edb0 .concat [ 3 2 0 0], v0x2789dd0_0, C4<00>;
L_0x278ef30 .concat [ 5 27 0 0], L_0x278edb0, C4<000000000000000000000000000>;
L_0x278f070 .concat [ 3 2 0 0], v0x2789bb0_0, C4<00>;
L_0x278f230 .concat [ 5 27 0 0], L_0x278f070, C4<000000000000000000000000000>;
L_0x278f3c0 .arith/sub 32, L_0x278ef30, L_0x278f230;
L_0x278f610 .arith/sub 32, L_0x278f3c0, C4<00000000000000000000000000000001>;
L_0x278f830 .part L_0x278f610, 0, 3;
L_0x278f920 .concat [ 3 2 0 0], v0x2789bb0_0, C4<00>;
L_0x278fab0 .concat [ 5 27 0 0], L_0x278f920, C4<000000000000000000000000000>;
L_0x278fcb0 .concat [ 3 2 0 0], v0x2789dd0_0, C4<00>;
L_0x278fde0 .concat [ 5 27 0 0], L_0x278fcb0, C4<000000000000000000000000000>;
L_0x278fff0 .arith/sub 32, L_0x278fab0, L_0x278fde0;
L_0x2790170 .arith/sub 32, L_0x278fff0, C4<00000000000000000000000000000001>;
L_0x27902b0 .part L_0x2790170, 0, 3;
S_0x27868e0 .scope module, "rx_fifo" "fifo" 5 28, 6 1, S_0x27866b0;
 .timescale -9 -12;
P_0x27869d8 .param/l "DATA_WIDTH" 6 1, +C4<010000000>;
P_0x2786a00 .param/l "FIFO_SIZE" 6 1, +C4<01000>;
P_0x2786a28 .param/l "SIZE_BITS" 6 1, +C4<011>;
v0x2786b20_0 .net *"_s0", 4 0, L_0x27906c0; 1 drivers
v0x2786be0_0 .net *"_s11", 1 0, C4<00>; 1 drivers
v0x2786c80_0 .net *"_s12", 31 0, L_0x2790850; 1 drivers
v0x2786d20_0 .net *"_s15", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x2786dd0_0 .net *"_s16", 31 0, L_0x2790d30; 1 drivers
v0x2786e70_0 .net *"_s18", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x2786f50_0 .net *"_s20", 31 0, L_0x2790b40; 1 drivers
v0x2786ff0_0 .net *"_s24", 4 0, L_0x27911d0; 1 drivers
v0x2787090_0 .net *"_s27", 1 0, C4<00>; 1 drivers
v0x2787130_0 .net *"_s28", 31 0, L_0x2791360; 1 drivers
v0x27871d0_0 .net *"_s3", 1 0, C4<00>; 1 drivers
v0x2787270_0 .net *"_s31", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x2787380_0 .net *"_s32", 4 0, L_0x2790f10; 1 drivers
v0x2787420_0 .net *"_s35", 1 0, C4<00>; 1 drivers
v0x2787540_0 .net *"_s36", 31 0, L_0x2791640; 1 drivers
v0x27875e0_0 .net *"_s39", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x27874a0_0 .net *"_s4", 31 0, L_0x27908f0; 1 drivers
v0x2787730_0 .net *"_s40", 31 0, L_0x27914e0; 1 drivers
v0x2787850_0 .net *"_s42", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v0x27878d0_0 .net *"_s44", 31 0, L_0x2791980; 1 drivers
v0x27877b0_0 .net *"_s7", 26 0, C4<000000000000000000000000000>; 1 drivers
v0x2787a00_0 .net *"_s8", 4 0, L_0x2790a10; 1 drivers
v0x2787950_0 .net "almost_empty", 2 0, L_0x27910e0; 1 drivers
v0x2787b40_0 .net "almost_full", 2 0, L_0x2791ac0; 1 drivers
v0x2787aa0_0 .alias "data", 127 0, v0x278df10_0;
v0x2787c90_0 .var "fifo_empty", 0 0;
v0x2787bc0_0 .var "fifo_full", 0 0;
v0x2787df0 .array "fifo_mem", 0 7, 127 0;
v0x2787d10_0 .var "q", 127 0;
v0x2787f60_0 .alias "read_clock", 0 0, v0x278e2d0_0;
v0x2787e70_0 .net "read_enable", 0 0, L_0x2791cd0; 1 drivers
v0x27880e0_0 .var "read_pointer", 2 0;
v0x2787fe0_0 .alias "reset", 0 0, v0x278dcf0_0;
v0x2788060_0 .alias "write_clock", 0 0, v0x278e2d0_0;
v0x2788310_0 .net "write_enable", 0 0, L_0x2791c30; 1 drivers
v0x2788390_0 .var "write_pointer", 2 0;
E_0x2786830 .event posedge, v0x2785b00_0, v0x27852b0_0;
L_0x27906c0 .concat [ 3 2 0 0], v0x2788390_0, C4<00>;
L_0x27908f0 .concat [ 5 27 0 0], L_0x27906c0, C4<000000000000000000000000000>;
L_0x2790a10 .concat [ 3 2 0 0], v0x27880e0_0, C4<00>;
L_0x2790850 .concat [ 5 27 0 0], L_0x2790a10, C4<000000000000000000000000000>;
L_0x2790d30 .arith/sub 32, L_0x27908f0, L_0x2790850;
L_0x2790b40 .arith/sub 32, L_0x2790d30, C4<00000000000000000000000000000001>;
L_0x27910e0 .part L_0x2790b40, 0, 3;
L_0x27911d0 .concat [ 3 2 0 0], v0x27880e0_0, C4<00>;
L_0x2791360 .concat [ 5 27 0 0], L_0x27911d0, C4<000000000000000000000000000>;
L_0x2790f10 .concat [ 3 2 0 0], v0x2788390_0, C4<00>;
L_0x2791640 .concat [ 5 27 0 0], L_0x2790f10, C4<000000000000000000000000000>;
L_0x27914e0 .arith/sub 32, L_0x2791360, L_0x2791640;
L_0x2791980 .arith/sub 32, L_0x27914e0, C4<00000000000000000000000000000001>;
L_0x2791ac0 .part L_0x2791980, 0, 3;
S_0x271ff50 .scope module, "WBM" "wishbone_master" 2 133, 7 1, S_0x26fdad0;
 .timescale -9 -12;
v0x2785d80_0 .alias "ack_i", 0 0, v0x278cf80_0;
v0x2785e30_0 .alias "adr_o", 4 0, v0x278d000_0;
v0x2785ee0_0 .alias "cmd_done_i", 0 0, v0x278d300_0;
v0x2785f90_0 .alias "data_done_i", 0 0, v0x278d280_0;
v0x2786070_0 .alias "error_i", 0 0, v0x278d5b0_0;
v0x27860f0_0 .alias "host_data_i", 127 0, v0x278df10_0;
v0x27861b0_0 .alias "reset", 0 0, v0x278dcf0_0;
v0x2786260_0 .alias "strobe_o", 0 0, v0x278e120_0;
v0x2786360_0 .alias "wb_clock", 0 0, v0x278e2d0_0;
v0x2786430_0 .alias "wb_data_i", 127 0, v0x278e3d0_0;
v0x2786510_0 .alias "wb_data_o", 127 0, v0x278e510_0;
v0x2786590_0 .alias "we_o", 0 0, v0x278e450_0;
S_0x2785bc0 .scope module, "clk1" "clock_gen" 7 20, 7 32, S_0x271ff50;
 .timescale -9 -12;
v0x2785cb0_0 .var "clock", 0 0;
S_0x2785a10 .scope module, "r1" "reset_gen" 7 21, 7 47, S_0x271ff50;
 .timescale -9 -12;
v0x2785b00_0 .var "reset", 0 0;
S_0x2785860 .scope module, "hDatag" "host_data_in_gen" 7 22, 7 59, S_0x271ff50;
 .timescale -9 -12;
v0x2785950_0 .var "host_data", 127 0;
S_0x27856b0 .scope module, "cmddgen" "cmd_done_in_gen" 7 23, 7 72, S_0x271ff50;
 .timescale -9 -12;
v0x27857a0_0 .var "done", 0 0;
S_0x2785500 .scope module, "datadgen" "data_done_in_gen" 7 24, 7 87, S_0x271ff50;
 .timescale -9 -12;
v0x27855f0_0 .var "done", 0 0;
S_0x2785350 .scope module, "weg" "we_in_gen" 7 25, 7 102, S_0x271ff50;
 .timescale -9 -12;
v0x2785440_0 .var "we_in", 0 0;
S_0x2784ff0 .scope module, "adrg" "adr_out_gen" 7 26, 7 117, S_0x271ff50;
 .timescale -9 -12;
v0x2785150_0 .alias "ack_i", 0 0, v0x278cf80_0;
v0x2785210_0 .var "adr_o", 4 0;
v0x27852b0_0 .alias "wb_clock", 0 0, v0x278e2d0_0;
E_0x27850e0 .event posedge, v0x27852b0_0;
S_0x2784e40 .scope module, "strg" "strobe_in_gen" 7 27, 7 134, S_0x271ff50;
 .timescale -9 -12;
v0x2784f30_0 .var "strobe_in", 0 0;
S_0x2767340 .scope module, "wbDatag" "wb_data_in_gen" 7 28, 7 149, S_0x271ff50;
 .timescale -9 -12;
v0x273c040_0 .var "wb_data", 127 0;
    .scope S_0x278b6d0;
T_0 ;
    %set/v v0x278c700_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x278b6d0;
T_1 ;
    %wait E_0x2786230;
    %load/v 8, v0x278c700_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_1.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_1.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_1.2, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_1.3, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_1.4, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_1.5, 6;
    %set/v v0x278c450_0, 0, 4;
    %jmp T_1.7;
T_1.0 ;
    %movi 8, 1, 4;
    %set/v v0x278c450_0, 8, 4;
    %jmp T_1.7;
T_1.1 ;
    %load/v 8, v0x278c670_0, 1;
    %load/v 9, v0x278c9d0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.8, 8;
    %movi 8, 2, 4;
    %set/v v0x278c450_0, 8, 4;
    %jmp T_1.9;
T_1.8 ;
    %load/v 8, v0x278c670_0, 1;
    %load/v 9, v0x278c9d0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_1.10, 8;
    %load/v 8, v0x278bc90_0, 5;
    %cmpi/u 8, 16, 5;
    %mov 8, 4, 1;
    %load/v 9, v0x278bc90_0, 5;
    %cmpi/u 9, 19, 5;
    %or 8, 4, 1;
    %jmp/0xz  T_1.12, 8;
    %movi 8, 4, 4;
    %set/v v0x278c450_0, 8, 4;
    %jmp T_1.13;
T_1.12 ;
    %movi 8, 3, 4;
    %set/v v0x278c450_0, 8, 4;
T_1.13 ;
    %jmp T_1.11;
T_1.10 ;
    %movi 8, 1, 4;
    %set/v v0x278c450_0, 8, 4;
T_1.11 ;
T_1.9 ;
    %jmp T_1.7;
T_1.2 ;
    %load/v 8, v0x278c670_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.14, 8;
    %movi 8, 1, 4;
    %set/v v0x278c450_0, 8, 4;
    %jmp T_1.15;
T_1.14 ;
    %load/v 8, v0x278c9d0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.16, 8;
    %movi 8, 2, 4;
    %set/v v0x278c450_0, 8, 4;
    %jmp T_1.17;
T_1.16 ;
    %load/v 8, v0x278bc90_0, 5;
    %cmpi/u 8, 16, 5;
    %mov 8, 4, 1;
    %load/v 9, v0x278bc90_0, 5;
    %cmpi/u 9, 19, 5;
    %or 8, 4, 1;
    %jmp/0xz  T_1.18, 8;
    %movi 8, 4, 4;
    %set/v v0x278c450_0, 8, 4;
    %jmp T_1.19;
T_1.18 ;
    %movi 8, 3, 4;
    %set/v v0x278c450_0, 8, 4;
T_1.19 ;
T_1.17 ;
T_1.15 ;
    %jmp T_1.7;
T_1.3 ;
    %load/v 8, v0x278c670_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.20, 8;
    %movi 8, 1, 4;
    %set/v v0x278c450_0, 8, 4;
    %jmp T_1.21;
T_1.20 ;
    %load/v 8, v0x278c9d0_0, 1;
    %jmp/0xz  T_1.22, 8;
    %load/v 8, v0x278bc90_0, 5;
    %cmpi/u 8, 16, 5;
    %mov 8, 4, 1;
    %load/v 9, v0x278bc90_0, 5;
    %cmpi/u 9, 19, 5;
    %or 8, 4, 1;
    %jmp/0xz  T_1.24, 8;
    %movi 8, 4, 4;
    %set/v v0x278c450_0, 8, 4;
    %jmp T_1.25;
T_1.24 ;
    %movi 8, 3, 4;
    %set/v v0x278c450_0, 8, 4;
T_1.25 ;
    %jmp T_1.23;
T_1.22 ;
    %movi 8, 2, 4;
    %set/v v0x278c450_0, 8, 4;
T_1.23 ;
T_1.21 ;
    %jmp T_1.7;
T_1.4 ;
    %movi 8, 5, 4;
    %set/v v0x278c450_0, 8, 4;
    %jmp T_1.7;
T_1.5 ;
    %load/v 8, v0x278be60_0, 1;
    %load/v 9, v0x278bf30_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_1.26, 8;
    %load/v 8, v0x278c9d0_0, 1;
    %jmp/0xz  T_1.28, 8;
    %load/v 8, v0x278bc90_0, 5;
    %cmpi/u 8, 16, 5;
    %mov 8, 4, 1;
    %load/v 9, v0x278bc90_0, 5;
    %cmpi/u 9, 19, 5;
    %or 8, 4, 1;
    %jmp/0xz  T_1.30, 8;
    %movi 8, 4, 4;
    %set/v v0x278c450_0, 8, 4;
    %jmp T_1.31;
T_1.30 ;
    %movi 8, 3, 4;
    %set/v v0x278c450_0, 8, 4;
T_1.31 ;
    %jmp T_1.29;
T_1.28 ;
    %movi 8, 2, 4;
    %set/v v0x278c450_0, 8, 4;
T_1.29 ;
    %jmp T_1.27;
T_1.26 ;
    %movi 8, 5, 4;
    %set/v v0x278c450_0, 8, 4;
T_1.27 ;
    %jmp T_1.7;
T_1.7 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x278b6d0;
T_2 ;
    %wait E_0x278b540;
    %load/v 8, v0x278c700_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_2.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_2.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_2.2, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_2.3, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_2.4, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_2.5, 6;
    %set/v v0x278bbf0_0, 0, 1;
    %set/v v0x278c310_0, 0, 1;
    %set/v v0x278c3b0_0, 0, 1;
    %set/v v0x278c290_0, 0, 128;
    %set/v v0x278c950_0, 0, 128;
    %set/v v0x278c0c0_0, 0, 1;
    %set/v v0x278c190_0, 0, 1;
    %set/v v0x278c570_0, 0, 1;
    %set/v v0x278c5f0_0, 0, 1;
    %set/v v0x278c040_0, 0, 1;
    %set/v v0x278bd60_0, 0, 5;
    %jmp T_2.7;
T_2.0 ;
    %set/v v0x278bbf0_0, 0, 1;
    %set/v v0x278c310_0, 0, 1;
    %set/v v0x278c3b0_0, 0, 1;
    %set/v v0x278c290_0, 0, 128;
    %set/v v0x278c950_0, 0, 128;
    %set/v v0x278c0c0_0, 0, 1;
    %set/v v0x278c190_0, 0, 1;
    %set/v v0x278c570_0, 0, 1;
    %set/v v0x278c5f0_0, 0, 1;
    %set/v v0x278c040_0, 0, 1;
    %set/v v0x278bd60_0, 0, 5;
    %jmp T_2.7;
T_2.1 ;
    %set/v v0x278bbf0_0, 0, 1;
    %set/v v0x278c310_0, 0, 1;
    %set/v v0x278c3b0_0, 0, 1;
    %set/v v0x278c290_0, 0, 128;
    %set/v v0x278c950_0, 0, 128;
    %set/v v0x278c0c0_0, 0, 1;
    %set/v v0x278c190_0, 0, 1;
    %set/v v0x278c570_0, 0, 1;
    %set/v v0x278c5f0_0, 0, 1;
    %set/v v0x278c040_0, 0, 1;
    %set/v v0x278bd60_0, 0, 5;
    %jmp T_2.7;
T_2.2 ;
    %set/v v0x278bbf0_0, 1, 1;
    %set/v v0x278c310_0, 0, 1;
    %set/v v0x278c3b0_0, 0, 1;
    %set/v v0x278c290_0, 0, 128;
    %set/v v0x278c040_0, 0, 1;
    %load/v 8, v0x278bc90_0, 5;
    %cmpi/u 8, 18, 5;
    %jmp/0xz  T_2.8, 4;
    %set/v v0x278c0c0_0, 1, 1;
    %set/v v0x278c190_0, 0, 1;
    %set/v v0x278c570_0, 0, 1;
    %set/v v0x278c5f0_0, 0, 1;
    %jmp T_2.9;
T_2.8 ;
    %load/v 8, v0x278bc90_0, 5;
    %mov 13, 0, 1;
    %cmp/u 0, 8, 6;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %load/v 9, v0x278bc90_0, 5;
    %mov 14, 0, 1;
   %cmpi/u 9, 15, 6;
    %or 5, 4, 1;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.10, 8;
    %set/v v0x278c0c0_0, 0, 1;
    %set/v v0x278c190_0, 0, 1;
    %set/v v0x278c570_0, 1, 1;
    %set/v v0x278c5f0_0, 0, 1;
    %jmp T_2.11;
T_2.10 ;
    %set/v v0x278c0c0_0, 0, 1;
    %set/v v0x278c190_0, 0, 1;
    %set/v v0x278c570_0, 0, 1;
    %set/v v0x278c5f0_0, 0, 1;
    %set/v v0x278c040_0, 1, 1;
T_2.11 ;
T_2.9 ;
    %load/v 8, v0x278c210_0, 128;
    %set/v v0x278c950_0, 8, 128;
    %load/v 8, v0x278bc90_0, 5;
    %set/v v0x278bd60_0, 8, 5;
    %jmp T_2.7;
T_2.3 ;
    %load/v 8, v0x278bc90_0, 5;
    %cmpi/u 8, 16, 5;
    %jmp/0xz  T_2.12, 4;
    %set/v v0x278bbf0_0, 1, 1;
    %set/v v0x278c310_0, 1, 1;
    %set/v v0x278c3b0_0, 0, 1;
    %load/v 8, v0x278c820_0, 128;
    %set/v v0x278c290_0, 8, 128;
    %set/v v0x278c950_0, 0, 128;
    %set/v v0x278c0c0_0, 0, 1;
    %set/v v0x278c190_0, 0, 1;
    %set/v v0x278c570_0, 0, 1;
    %set/v v0x278c5f0_0, 0, 1;
    %set/v v0x278c040_0, 0, 1;
    %load/v 8, v0x278bc90_0, 5;
    %set/v v0x278bd60_0, 8, 5;
    %jmp T_2.13;
T_2.12 ;
    %load/v 8, v0x278bc90_0, 5;
    %cmpi/u 8, 17, 5;
    %jmp/0xz  T_2.14, 4;
    %set/v v0x278bbf0_0, 1, 1;
    %set/v v0x278c310_0, 0, 1;
    %set/v v0x278c3b0_0, 0, 1;
    %load/v 8, v0x278c820_0, 128;
    %set/v v0x278c290_0, 8, 128;
    %set/v v0x278c950_0, 0, 128;
    %set/v v0x278c0c0_0, 0, 1;
    %set/v v0x278c190_0, 1, 1;
    %set/v v0x278c570_0, 0, 1;
    %set/v v0x278c5f0_0, 0, 1;
    %set/v v0x278c040_0, 0, 1;
    %load/v 8, v0x278bc90_0, 5;
    %set/v v0x278bd60_0, 8, 5;
    %jmp T_2.15;
T_2.14 ;
    %load/v 8, v0x278bc90_0, 5;
    %cmpi/u 8, 19, 5;
    %jmp/0xz  T_2.16, 4;
    %set/v v0x278bbf0_0, 1, 1;
    %set/v v0x278c310_0, 0, 1;
    %set/v v0x278c3b0_0, 1, 1;
    %set/v v0x278c290_0, 0, 128;
    %set/v v0x278c950_0, 0, 128;
    %set/v v0x278c0c0_0, 0, 1;
    %set/v v0x278c190_0, 0, 1;
    %set/v v0x278c570_0, 0, 1;
    %set/v v0x278c5f0_0, 0, 1;
    %set/v v0x278c040_0, 0, 1;
    %load/v 8, v0x278bc90_0, 5;
    %set/v v0x278bd60_0, 8, 5;
    %jmp T_2.17;
T_2.16 ;
    %load/v 8, v0x278bc90_0, 5;
    %cmp/u 0, 8, 5;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %load/v 9, v0x278bc90_0, 5;
   %cmpi/u 9, 15, 5;
    %or 5, 4, 1;
    %mov 9, 5, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.18, 8;
    %set/v v0x278bbf0_0, 1, 1;
    %set/v v0x278c310_0, 0, 1;
    %set/v v0x278c3b0_0, 0, 1;
    %load/v 8, v0x278c820_0, 128;
    %set/v v0x278c290_0, 8, 128;
    %set/v v0x278c950_0, 0, 128;
    %set/v v0x278c0c0_0, 0, 1;
    %set/v v0x278c190_0, 0, 1;
    %set/v v0x278c570_0, 0, 1;
    %set/v v0x278c5f0_0, 1, 1;
    %set/v v0x278c040_0, 0, 1;
    %load/v 8, v0x278bc90_0, 5;
    %set/v v0x278bd60_0, 8, 5;
    %jmp T_2.19;
T_2.18 ;
    %set/v v0x278bbf0_0, 1, 1;
    %set/v v0x278c310_0, 0, 1;
    %set/v v0x278c3b0_0, 0, 1;
    %set/v v0x278c290_0, 0, 128;
    %set/v v0x278c950_0, 0, 128;
    %set/v v0x278c0c0_0, 0, 1;
    %set/v v0x278c190_0, 0, 1;
    %set/v v0x278c570_0, 0, 1;
    %set/v v0x278c5f0_0, 0, 1;
    %set/v v0x278c040_0, 1, 1;
    %set/v v0x278bd60_0, 0, 5;
T_2.19 ;
T_2.17 ;
T_2.15 ;
T_2.13 ;
    %jmp T_2.7;
T_2.4 ;
    %set/v v0x278bbf0_0, 1, 1;
    %set/v v0x278c310_0, 0, 1;
    %set/v v0x278c3b0_0, 0, 1;
    %set/v v0x278c290_0, 0, 128;
    %set/v v0x278c950_0, 0, 128;
    %set/v v0x278c0c0_0, 0, 1;
    %set/v v0x278c190_0, 0, 1;
    %set/v v0x278c570_0, 0, 1;
    %set/v v0x278c5f0_0, 0, 1;
    %set/v v0x278c040_0, 0, 1;
    %set/v v0x278bd60_0, 0, 5;
    %jmp T_2.7;
T_2.5 ;
    %load/v 8, v0x278be60_0, 1;
    %load/v 9, v0x278bf30_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.20, 8;
    %set/v v0x278bbf0_0, 1, 1;
    %jmp T_2.21;
T_2.20 ;
    %set/v v0x278bbf0_0, 0, 1;
T_2.21 ;
    %set/v v0x278c310_0, 0, 1;
    %set/v v0x278c3b0_0, 0, 1;
    %set/v v0x278c290_0, 0, 128;
    %set/v v0x278c950_0, 0, 128;
    %set/v v0x278c0c0_0, 0, 1;
    %set/v v0x278c190_0, 0, 1;
    %set/v v0x278c570_0, 0, 1;
    %set/v v0x278c5f0_0, 0, 1;
    %set/v v0x278c040_0, 0, 1;
    %set/v v0x278bd60_0, 0, 5;
    %jmp T_2.7;
T_2.7 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x278b6d0;
T_3 ;
    %wait E_0x27850e0;
    %load/v 8, v0x278c4d0_0, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x278c700_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0x278c450_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x278c700_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x278a4a0;
T_4 ;
    %wait E_0x27850e0;
    %load/v 8, v0x278b2e0_0, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 12, 0;
    %assign/v0 v0x278a6d0_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v0x278a630_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x278a590_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v0x278b4a0_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v0x278a7d0_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v0x278b130_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v0x278b570_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x278b360_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v0x278ac60_0, 0, 0;
    %ix/load 0, 128, 0;
    %assign/v0 v0x278a9e0_0, 0, 0;
    %ix/load 0, 128, 0;
    %assign/v0 v0x278b230_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v0x278aec0_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v0x278ad80_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v0x278ab20_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v0x278ae20_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v0x278aa80_0, 0, 0;
    %ix/load 0, 16, 0;
    %assign/v0 v0x278ad00_0, 0, 0;
T_4.0 ;
    %load/v 8, v0x278b090_0, 1;
    %jmp/0xz  T_4.2, 8;
    %load/v 8, v0x2788280_0, 5;
    %cmpi/u 8, 0, 5;
    %jmp/1 T_4.4, 6;
    %cmpi/u 8, 1, 5;
    %jmp/1 T_4.5, 6;
    %cmpi/u 8, 2, 5;
    %jmp/1 T_4.6, 6;
    %cmpi/u 8, 3, 5;
    %jmp/1 T_4.7, 6;
    %cmpi/u 8, 4, 5;
    %jmp/1 T_4.8, 6;
    %cmpi/u 8, 5, 5;
    %jmp/1 T_4.9, 6;
    %cmpi/u 8, 6, 5;
    %jmp/1 T_4.10, 6;
    %cmpi/u 8, 7, 5;
    %jmp/1 T_4.11, 6;
    %cmpi/u 8, 8, 5;
    %jmp/1 T_4.12, 6;
    %cmpi/u 8, 9, 5;
    %jmp/1 T_4.13, 6;
    %cmpi/u 8, 10, 5;
    %jmp/1 T_4.14, 6;
    %cmpi/u 8, 11, 5;
    %jmp/1 T_4.15, 6;
    %cmpi/u 8, 12, 5;
    %jmp/1 T_4.16, 6;
    %cmpi/u 8, 13, 5;
    %jmp/1 T_4.17, 6;
    %cmpi/u 8, 14, 5;
    %jmp/1 T_4.18, 6;
    %cmpi/u 8, 15, 5;
    %jmp/1 T_4.19, 6;
    %jmp T_4.20;
T_4.4 ;
    %load/v 8, v0x278a910_0, 12; Only need 12 of 128 bits
; Save base=8 wid=12 in lookaside.
    %ix/load 0, 12, 0;
    %assign/v0 v0x278a6d0_0, 0, 8;
    %jmp T_4.20;
T_4.5 ;
    %load/v 8, v0x278a910_0, 16; Only need 16 of 128 bits
; Save base=8 wid=16 in lookaside.
    %ix/load 0, 16, 0;
    %assign/v0 v0x278a630_0, 0, 8;
    %jmp T_4.20;
T_4.6 ;
    %load/v 8, v0x278a910_0, 32; Only need 32 of 128 bits
; Save base=8 wid=32 in lookaside.
    %ix/load 0, 32, 0;
    %assign/v0 v0x278a590_0, 0, 8;
    %jmp T_4.20;
T_4.7 ;
    %load/v 8, v0x278a910_0, 16; Only need 16 of 128 bits
; Save base=8 wid=16 in lookaside.
    %ix/load 0, 16, 0;
    %assign/v0 v0x278b4a0_0, 0, 8;
    %jmp T_4.20;
T_4.8 ;
    %load/v 8, v0x278a910_0, 16; Only need 16 of 128 bits
; Save base=8 wid=16 in lookaside.
    %ix/load 0, 16, 0;
    %assign/v0 v0x278a7d0_0, 0, 8;
    %jmp T_4.20;
T_4.9 ;
    %load/v 8, v0x278b230_0, 128;
    %ix/load 0, 128, 0;
    %assign/v0 v0x278b230_0, 0, 8;
    %jmp T_4.20;
T_4.10 ;
    %load/v 8, v0x278b130_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x278b130_0, 0, 8;
    %jmp T_4.20;
T_4.11 ;
    %load/v 8, v0x278a910_0, 16; Only need 16 of 128 bits
; Save base=8 wid=16 in lookaside.
    %ix/load 0, 16, 0;
    %assign/v0 v0x278b570_0, 0, 8;
    %jmp T_4.20;
T_4.12 ;
    %load/v 8, v0x278a910_0, 3; Only need 3 of 128 bits
; Save base=8 wid=3 in lookaside.
    %ix/load 0, 3, 0;
    %assign/v0 v0x278b360_0, 0, 8;
    %jmp T_4.20;
T_4.13 ;
    %load/v 8, v0x278aec0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x278aec0_0, 0, 8;
    %jmp T_4.20;
T_4.14 ;
    %load/v 8, v0x278abc0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x278ac60_0, 0, 8;
    %jmp T_4.20;
T_4.15 ;
    %load/v 8, v0x278a910_0, 16; Only need 16 of 128 bits
; Save base=8 wid=16 in lookaside.
    %ix/load 0, 16, 0;
    %assign/v0 v0x278ad80_0, 0, 8;
    %jmp T_4.20;
T_4.16 ;
    %load/v 8, v0x278a910_0, 16; Only need 16 of 128 bits
; Save base=8 wid=16 in lookaside.
    %ix/load 0, 16, 0;
    %assign/v0 v0x278ab20_0, 0, 8;
    %jmp T_4.20;
T_4.17 ;
    %load/v 8, v0x278a910_0, 16; Only need 16 of 128 bits
; Save base=8 wid=16 in lookaside.
    %ix/load 0, 16, 0;
    %assign/v0 v0x278ae20_0, 0, 8;
    %jmp T_4.20;
T_4.18 ;
    %load/v 8, v0x278a910_0, 16; Only need 16 of 128 bits
; Save base=8 wid=16 in lookaside.
    %ix/load 0, 16, 0;
    %assign/v0 v0x278aa80_0, 0, 8;
    %jmp T_4.20;
T_4.19 ;
    %load/v 8, v0x278ad00_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0x278ad00_0, 0, 8;
    %jmp T_4.20;
T_4.20 ;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v0x278b1b0_0, 1;
    %jmp/0xz  T_4.21, 8;
    %load/v 8, v0x2788280_0, 5;
    %cmpi/u 8, 0, 5;
    %jmp/1 T_4.23, 6;
    %cmpi/u 8, 1, 5;
    %jmp/1 T_4.24, 6;
    %cmpi/u 8, 2, 5;
    %jmp/1 T_4.25, 6;
    %cmpi/u 8, 3, 5;
    %jmp/1 T_4.26, 6;
    %cmpi/u 8, 4, 5;
    %jmp/1 T_4.27, 6;
    %cmpi/u 8, 5, 5;
    %jmp/1 T_4.28, 6;
    %cmpi/u 8, 6, 5;
    %jmp/1 T_4.29, 6;
    %cmpi/u 8, 7, 5;
    %jmp/1 T_4.30, 6;
    %cmpi/u 8, 8, 5;
    %jmp/1 T_4.31, 6;
    %cmpi/u 8, 9, 5;
    %jmp/1 T_4.32, 6;
    %cmpi/u 8, 10, 5;
    %jmp/1 T_4.33, 6;
    %cmpi/u 8, 11, 5;
    %jmp/1 T_4.34, 6;
    %cmpi/u 8, 12, 5;
    %jmp/1 T_4.35, 6;
    %cmpi/u 8, 13, 5;
    %jmp/1 T_4.36, 6;
    %cmpi/u 8, 14, 5;
    %jmp/1 T_4.37, 6;
    %cmpi/u 8, 15, 5;
    %jmp/1 T_4.38, 6;
    %jmp T_4.39;
T_4.23 ;
    %load/v 8, v0x278a6d0_0, 12;
    %mov 20, 0, 116;
    %ix/load 0, 128, 0;
    %assign/v0 v0x278a9e0_0, 0, 8;
    %jmp T_4.39;
T_4.24 ;
    %load/v 8, v0x278a630_0, 16;
    %mov 24, 0, 112;
    %ix/load 0, 128, 0;
    %assign/v0 v0x278a9e0_0, 0, 8;
    %jmp T_4.39;
T_4.25 ;
    %load/v 8, v0x278a590_0, 32;
    %mov 40, 0, 96;
    %ix/load 0, 128, 0;
    %assign/v0 v0x278a9e0_0, 0, 8;
    %jmp T_4.39;
T_4.26 ;
    %load/v 8, v0x278b4a0_0, 16;
    %mov 24, 0, 112;
    %ix/load 0, 128, 0;
    %assign/v0 v0x278a9e0_0, 0, 8;
    %jmp T_4.39;
T_4.27 ;
    %load/v 8, v0x278a7d0_0, 16;
    %mov 24, 0, 112;
    %ix/load 0, 128, 0;
    %assign/v0 v0x278a9e0_0, 0, 8;
    %jmp T_4.39;
T_4.28 ;
    %load/v 8, v0x278b230_0, 128;
    %ix/load 0, 128, 0;
    %assign/v0 v0x278a9e0_0, 0, 8;
    %jmp T_4.39;
T_4.29 ;
    %load/v 8, v0x278b130_0, 16;
    %mov 24, 0, 112;
    %ix/load 0, 128, 0;
    %assign/v0 v0x278a9e0_0, 0, 8;
    %jmp T_4.39;
T_4.30 ;
    %load/v 8, v0x278b570_0, 16;
    %mov 24, 0, 112;
    %ix/load 0, 128, 0;
    %assign/v0 v0x278a9e0_0, 0, 8;
    %jmp T_4.39;
T_4.31 ;
    %load/v 8, v0x278b360_0, 3;
    %mov 11, 0, 125;
    %ix/load 0, 128, 0;
    %assign/v0 v0x278a9e0_0, 0, 8;
    %jmp T_4.39;
T_4.32 ;
    %load/v 8, v0x278aec0_0, 16;
    %mov 24, 0, 112;
    %ix/load 0, 128, 0;
    %assign/v0 v0x278a9e0_0, 0, 8;
    %jmp T_4.39;
T_4.33 ;
    %load/v 8, v0x278ac60_0, 16;
    %mov 24, 0, 112;
    %ix/load 0, 128, 0;
    %assign/v0 v0x278a9e0_0, 0, 8;
    %jmp T_4.39;
T_4.34 ;
    %load/v 8, v0x278ad80_0, 16;
    %mov 24, 0, 112;
    %ix/load 0, 128, 0;
    %assign/v0 v0x278a9e0_0, 0, 8;
    %jmp T_4.39;
T_4.35 ;
    %load/v 8, v0x278ab20_0, 16;
    %mov 24, 0, 112;
    %ix/load 0, 128, 0;
    %assign/v0 v0x278a9e0_0, 0, 8;
    %jmp T_4.39;
T_4.36 ;
    %load/v 8, v0x278ae20_0, 16;
    %mov 24, 0, 112;
    %ix/load 0, 128, 0;
    %assign/v0 v0x278a9e0_0, 0, 8;
    %jmp T_4.39;
T_4.37 ;
    %load/v 8, v0x278aa80_0, 16;
    %mov 24, 0, 112;
    %ix/load 0, 128, 0;
    %assign/v0 v0x278a9e0_0, 0, 8;
    %jmp T_4.39;
T_4.38 ;
    %load/v 8, v0x278ad00_0, 16;
    %mov 24, 0, 112;
    %ix/load 0, 128, 0;
    %assign/v0 v0x278a9e0_0, 0, 8;
    %jmp T_4.39;
T_4.39 ;
    %jmp T_4.22;
T_4.21 ;
    %load/v 8, v0x278a870_0, 1;
    %jmp/0xz  T_4.40, 8;
    %load/v 8, v0x278b420_0, 128;
    %set/v v0x278b230_0, 8, 128;
    %load/v 8, v0x278abc0_0, 16;
    %set/v v0x278ac60_0, 8, 16;
    %load/v 8, v0x278b010_0, 16;
    %set/v v0x278aec0_0, 8, 16;
    %load/v 8, v0x278a6d0_0, 12;
    %set/v v0x278a6d0_0, 8, 12;
    %load/v 8, v0x278a630_0, 16;
    %set/v v0x278a630_0, 8, 16;
    %load/v 8, v0x278a590_0, 32;
    %set/v v0x278a590_0, 8, 32;
    %load/v 8, v0x278b4a0_0, 16;
    %set/v v0x278b4a0_0, 8, 16;
    %load/v 8, v0x278a7d0_0, 16;
    %set/v v0x278a7d0_0, 8, 16;
    %load/v 8, v0x278b130_0, 16;
    %set/v v0x278b130_0, 8, 16;
    %load/v 8, v0x278b570_0, 16;
    %set/v v0x278b570_0, 8, 16;
    %load/v 8, v0x278b360_0, 3;
    %set/v v0x278b360_0, 8, 3;
    %load/v 8, v0x278b230_0, 128;
    %set/v v0x278b230_0, 8, 128;
    %load/v 8, v0x278ad80_0, 16;
    %set/v v0x278ad80_0, 8, 16;
    %load/v 8, v0x278ab20_0, 16;
    %set/v v0x278ab20_0, 8, 16;
    %load/v 8, v0x278ae20_0, 16;
    %set/v v0x278ae20_0, 8, 16;
    %load/v 8, v0x278aa80_0, 16;
    %set/v v0x278aa80_0, 8, 16;
    %load/v 8, v0x278ad00_0, 16;
    %set/v v0x278ad00_0, 8, 16;
T_4.40 ;
T_4.22 ;
T_4.3 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2788160;
T_5 ;
    %wait E_0x2786830;
    %load/v 8, v0x2789ab0_0, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2789bb0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2789dd0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27896b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2789760_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0x2789d50_0, 1;
    %load/v 9, v0x27896b0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2789760_0, 0, 0;
    %load/v 8, v0x2789610_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 0, 4;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27896b0_0, 0, 8;
    %load/v 8, v0x2789570_0, 128;
    %ix/getv 3, v0x2789dd0_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 128, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x27898c0, 0, 8;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x2789dd0_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2789dd0_0, 0, 8;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x2788160;
T_6 ;
    %wait E_0x2786830;
    %load/v 8, v0x2789ab0_0, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2789bb0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2789dd0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x27896b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2789760_0, 0, 1;
    %ix/load 0, 128, 0;
    %assign/v0 v0x27897e0_0, 0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0x2789940_0, 1;
    %load/v 9, v0x2789760_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.2, 8;
    %load/v 8, v0x2789420_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 0, 4;
    %mov 8, 4, 1;
    %set/v v0x2789760_0, 8, 1;
    %ix/getv 3, v0x2789bb0_0;
    %load/av 8, v0x27898c0, 128;
    %ix/load 0, 128, 0;
    %assign/v0 v0x27897e0_0, 0, 8;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x2789bb0_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2789bb0_0, 0, 8;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x27868e0;
T_7 ;
    %wait E_0x2786830;
    %load/v 8, v0x2787fe0_0, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x27880e0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2788390_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2787bc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2787c90_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0x2788310_0, 1;
    %load/v 9, v0x2787bc0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2787c90_0, 0, 0;
    %load/v 8, v0x2787b40_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 0, 4;
    %mov 8, 4, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2787bc0_0, 0, 8;
    %load/v 8, v0x2787aa0_0, 128;
    %ix/getv 3, v0x2788390_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 128, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x2787df0, 0, 8;
t_1 ;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x2788390_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2788390_0, 0, 8;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x27868e0;
T_8 ;
    %wait E_0x2786830;
    %load/v 8, v0x2787fe0_0, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x27880e0_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v0x2788390_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2787bc0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x2787c90_0, 0, 1;
    %ix/load 0, 128, 0;
    %assign/v0 v0x2787d10_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0x2787e70_0, 1;
    %load/v 9, v0x2787c90_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.2, 8;
    %load/v 8, v0x2787950_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 0, 4;
    %mov 8, 4, 1;
    %set/v v0x2787c90_0, 8, 1;
    %ix/getv 3, v0x27880e0_0;
    %load/av 8, v0x2787df0, 128;
    %ix/load 0, 128, 0;
    %assign/v0 v0x2787d10_0, 0, 8;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x27880e0_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x27880e0_0, 0, 8;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x2785bc0;
T_9 ;
    %set/v v0x2785cb0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x2785bc0;
T_10 ;
    %delay 20000, 0;
    %set/v v0x2785cb0_0, 0, 1;
    %delay 20000, 0;
    %set/v v0x2785cb0_0, 1, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x2785a10;
T_11 ;
    %set/v v0x2785b00_0, 0, 1;
    %delay 60000, 0;
    %set/v v0x2785b00_0, 1, 1;
    %delay 60000, 0;
    %set/v v0x2785b00_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x2785860;
T_12 ;
    %set/v v0x2785950_0, 0, 128;
    %end;
    .thread T_12;
    .scope S_0x2785860;
T_13 ;
    %delay 40000, 0;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x2785950_0, 128;
    %set/v v0x2785950_0, 8, 128;
    %jmp T_13;
    .thread T_13;
    .scope S_0x27856b0;
T_14 ;
    %set/v v0x27857a0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x27856b0;
T_15 ;
    %delay 350000, 0;
    %set/v v0x27857a0_0, 1, 1;
    %delay 40000, 0;
    %set/v v0x27857a0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x2785500;
T_16 ;
    %set/v v0x27855f0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x2785500;
T_17 ;
    %delay 400000, 0;
    %set/v v0x27855f0_0, 1, 1;
    %delay 50000, 0;
    %set/v v0x27855f0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x2785350;
T_18 ;
    %set/v v0x2785440_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x2785350;
T_19 ;
    %delay 200000, 0;
    %set/v v0x2785440_0, 0, 1;
    %delay 300000, 0;
    %set/v v0x2785440_0, 1, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x2784ff0;
T_20 ;
    %set/v v0x2785210_0, 0, 5;
    %end;
    .thread T_20;
    .scope S_0x2784ff0;
T_21 ;
    %wait E_0x27850e0;
    %load/v 8, v0x2785150_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_21.0, 4;
    %load/v 8, v0x2785210_0, 5;
    %set/v v0x2785210_0, 8, 5;
    %jmp T_21.1;
T_21.0 ;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0x2785210_0, 5;
    %set/v v0x2785210_0, 8, 5;
T_21.1 ;
    %load/v 8, v0x2785210_0, 5;
    %cmpi/u 8, 20, 5;
    %jmp/0xz  T_21.2, 4;
    %set/v v0x2785210_0, 0, 5;
T_21.2 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x2784e40;
T_22 ;
    %set/v v0x2784f30_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x2784e40;
T_23 ;
    %delay 100000, 0;
    %set/v v0x2784f30_0, 1, 1;
    %delay 100000, 0;
    %set/v v0x2784f30_0, 1, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0x2767340;
T_24 ;
    %set/v v0x273c040_0, 0, 128;
    %end;
    .thread T_24;
    .scope S_0x2767340;
T_25 ;
    %delay 40000, 0;
    %ix/load 0, 5, 0;
    %load/vp0 8, v0x273c040_0, 128;
    %set/v v0x273c040_0, 8, 128;
    %jmp T_25;
    .thread T_25;
    .scope S_0x26fdad0;
T_26 ;
    %vpi_call 2 150 "$dumpfile", "signalsWbFifoReg.vcd";
    %vpi_call 2 151 "$dumpvars";
    %delay 1500000, 0;
    %vpi_call 2 153 "$display", "test finished";
    %vpi_call 2 154 "$finish";
    %end;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "WbFifoReg_tb.v";
    "./../code/wishbone_slave5.v";
    "./../code/registers.v";
    "./../code/fifo_wrapper.v";
    "./../code/fifo2.v";
    "./../code/wishbone_master2.v";
