Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Jun 25 13:48:34 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 44 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.587        0.000                      0                 1449        0.093        0.000                      0                 1449        0.708        0.000                       0                   336  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.587        0.000                      0                 1449        0.093        0.000                      0                 1449        0.708        0.000                       0                   336  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.708ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.987ns (34.494%)  route 1.874ns (65.506%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X2Y51          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y51          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.383     1.055 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/P[2]
                         net (fo=1, routed)           1.089     2.144    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[19]
    SLICE_X44Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.272     2.416 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__2/CO[3]
                         net (fo=1, routed)           0.000     2.416    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__2_n_1
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.476 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     2.476    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__3_n_1
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.536 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     2.536    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__3_n_1
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     2.748 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_1__3/O[1]
                         net (fo=1, routed)           0.785     3.533    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/grp_fu_168_p1[30]
    DSP48_X2Y43          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X2Y43          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X2Y43          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.483     4.120    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.120    
                         arrival time                          -3.533    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 0.308ns (10.537%)  route 2.615ns (89.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y126        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y126        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/Q
                         net (fo=38, routed)          2.615     3.595    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/Q[0]
    DSP48_X2Y42          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X2Y42          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X2Y42          DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.421     4.182    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                          4.182    
                         arrival time                          -3.595    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 0.896ns (32.224%)  route 1.885ns (67.776%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X2Y51          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y51          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.383     1.055 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/P[2]
                         net (fo=1, routed)           1.089     2.144    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[19]
    SLICE_X44Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.272     2.416 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__2/CO[3]
                         net (fo=1, routed)           0.000     2.416    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__2_n_1
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.476 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     2.476    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__3_n_1
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181     2.657 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__3/O[3]
                         net (fo=1, routed)           0.796     3.453    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/grp_fu_168_p1[28]
    DSP48_X2Y43          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X2Y43          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X2Y43          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.470     4.133    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.133    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.308ns (10.953%)  route 2.504ns (89.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y126        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y126        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/Q
                         net (fo=38, routed)          2.504     3.484    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/Q[0]
    DSP48_X2Y43          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X2Y43          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X2Y43          DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.421     4.182    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.182    
                         arrival time                          -3.484    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 0.912ns (33.358%)  route 1.822ns (66.642%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X2Y51          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y51          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.383     1.055 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/P[2]
                         net (fo=1, routed)           1.089     2.144    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[19]
    SLICE_X44Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.272     2.416 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__2/CO[3]
                         net (fo=1, routed)           0.000     2.416    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__2_n_1
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.476 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     2.476    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__3_n_1
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.536 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     2.536    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__3_n_1
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     2.673 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_1__3/O[2]
                         net (fo=4, routed)           0.733     3.406    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/grp_fu_168_p1[31]
    DSP48_X2Y43          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X2Y43          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X2Y43          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.480     4.123    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.123    
                         arrival time                          -3.406    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 0.927ns (34.122%)  route 1.790ns (65.878%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X2Y51          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y51          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.383     1.055 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/P[2]
                         net (fo=1, routed)           1.089     2.144    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[19]
    SLICE_X44Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.272     2.416 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__2/CO[3]
                         net (fo=1, routed)           0.000     2.416    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__2_n_1
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.476 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     2.476    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__3_n_1
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     2.688 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__3/O[1]
                         net (fo=1, routed)           0.701     3.389    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/grp_fu_168_p1[26]
    DSP48_X2Y43          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X2Y43          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X2Y43          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.483     4.120    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.120    
                         arrival time                          -3.389    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.910ns (33.727%)  route 1.788ns (66.273%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X2Y51          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y51          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.383     1.055 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/P[2]
                         net (fo=1, routed)           1.089     2.144    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[19]
    SLICE_X44Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.272     2.416 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__2/CO[3]
                         net (fo=1, routed)           0.000     2.416    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__2_n_1
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.476 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     2.476    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__3_n_1
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.536 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     2.536    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__3_n_1
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     2.671 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_1__3/O[0]
                         net (fo=1, routed)           0.699     3.370    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/grp_fu_168_p1[29]
    DSP48_X2Y43          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X2Y43          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X2Y43          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.481     4.122    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.122    
                         arrival time                          -3.370    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.912ns (33.829%)  route 1.784ns (66.171%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X2Y51          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y51          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.383     1.055 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/P[2]
                         net (fo=1, routed)           1.089     2.144    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[19]
    SLICE_X44Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.272     2.416 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__2/CO[3]
                         net (fo=1, routed)           0.000     2.416    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__2_n_1
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.476 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     2.476    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__3_n_1
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.536 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     2.536    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__3_n_1
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     2.673 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_1__3/O[2]
                         net (fo=4, routed)           0.695     3.368    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/grp_fu_168_p1[31]
    DSP48_X2Y43          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X2Y43          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X2Y43          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.480     4.123    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.123    
                         arrival time                          -3.368    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.912ns (33.829%)  route 1.784ns (66.171%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X2Y51          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y51          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.383     1.055 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/P[2]
                         net (fo=1, routed)           1.089     2.144    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[19]
    SLICE_X44Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.272     2.416 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__2/CO[3]
                         net (fo=1, routed)           0.000     2.416    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__2_n_1
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.476 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     2.476    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__3_n_1
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.536 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     2.536    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__3_n_1
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     2.673 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_1__3/O[2]
                         net (fo=4, routed)           0.695     3.368    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/grp_fu_168_p1[31]
    DSP48_X2Y43          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X2Y43          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X2Y43          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.480     4.123    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.123    
                         arrival time                          -3.368    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 0.850ns (31.944%)  route 1.811ns (68.056%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X2Y51          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y51          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.383     1.055 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/P[2]
                         net (fo=1, routed)           1.089     2.144    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[19]
    SLICE_X44Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.272     2.416 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__2/CO[3]
                         net (fo=1, routed)           0.000     2.416    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__2_n_1
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.476 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     2.476    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__3_n_1
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     2.611 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__3/O[0]
                         net (fo=1, routed)           0.722     3.333    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/grp_fu_168_p1[25]
    DSP48_X2Y43          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X2Y43          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X2Y43          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.481     4.122    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.122    
                         arrival time                          -3.333    
  -------------------------------------------------------------------
                         slack                                  0.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.283     0.283    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X45Y120        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y120        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[7]/Q
                         net (fo=1, routed)           0.055     0.438    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_n_1_[7]
    SLICE_X45Y120        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.298     0.298    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X45Y120        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[7]/C
                         clock pessimism              0.000     0.298    
    SLICE_X45Y120        FDRE (Hold_fdre_C_D)         0.047     0.345    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.283     0.283    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X45Y114        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y114        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[12]/Q
                         net (fo=1, routed)           0.055     0.438    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_n_1_[12]
    SLICE_X45Y114        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.298     0.298    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X45Y114        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[12]/C
                         clock pessimism              0.000     0.298    
    SLICE_X45Y114        FDRE (Hold_fdre_C_D)         0.047     0.345    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.283     0.283    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X67Y116        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y116        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[3]/Q
                         net (fo=1, routed)           0.055     0.438    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_n_1_[3]
    SLICE_X67Y116        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.298     0.298    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X67Y116        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[3]/C
                         clock pessimism              0.000     0.298    
    SLICE_X67Y116        FDRE (Hold_fdre_C_D)         0.047     0.345    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.283     0.283    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X45Y114        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y114        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[13]/Q
                         net (fo=1, routed)           0.055     0.438    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_n_1_[13]
    SLICE_X45Y114        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.298     0.298    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X45Y114        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[13]/C
                         clock pessimism              0.000     0.298    
    SLICE_X45Y114        FDRE (Hold_fdre_C_D)         0.044     0.342    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.342    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.283     0.283    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X67Y116        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y116        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[6]/Q
                         net (fo=1, routed)           0.055     0.438    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_n_1_[6]
    SLICE_X67Y116        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.298     0.298    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X67Y116        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[6]/C
                         clock pessimism              0.000     0.298    
    SLICE_X67Y116        FDRE (Hold_fdre_C_D)         0.044     0.342    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.342    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.129%)  route 0.055ns (31.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y126        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y126        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/Q
                         net (fo=1, routed)           0.055     0.456    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[12]
    SLICE_X64Y126        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y126        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/C
                         clock pessimism              0.000     0.298    
    SLICE_X64Y126        FDRE (Hold_fdre_C_D)         0.045     0.343    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.343    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.668%)  route 0.054ns (37.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X65Y126        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y126        FDRE (Prop_fdre_C_Q)         0.091     0.374 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[9]/Q
                         net (fo=1, routed)           0.054     0.428    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[9]
    SLICE_X64Y126        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y126        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
                         clock pessimism              0.000     0.298    
    SLICE_X64Y126        FDRE (Hold_fdre_C_D)         0.002     0.300    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.300    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.283     0.283    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X67Y117        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y117        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg[8]/Q
                         net (fo=1, routed)           0.101     0.484    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_n_1_[8]
    SLICE_X67Y118        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.298     0.298    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    SLICE_X67Y118        FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[8]/C
                         clock pessimism              0.000     0.298    
    SLICE_X67Y118        FDRE (Hold_fdre_C_D)         0.047     0.345    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_0_reg_88_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_209_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.146ns (66.070%)  route 0.075ns (33.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y125        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_88_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y125        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  bd_0_i/hls_inst/inst/i_0_reg_88_reg[3]/Q
                         net (fo=6, routed)           0.075     0.476    bd_0_i/hls_inst/inst/b_address0[3]
    SLICE_X63Y125        LUT6 (Prop_lut6_I0_O)        0.028     0.504 r  bd_0_i/hls_inst/inst/i_reg_209[5]_i_1/O
                         net (fo=1, routed)           0.000     0.504    bd_0_i/hls_inst/inst/i_fu_105_p2[5]
    SLICE_X63Y125        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_209_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y125        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_209_reg[5]/C
                         clock pessimism              0.000     0.298    
    SLICE_X63Y125        FDRE (Hold_fdre_C_D)         0.061     0.359    bd_0_i/hls_inst/inst/i_reg_209_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_reg_209_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_88_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X65Y125        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_209_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y125        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/i_reg_209_reg[6]/Q
                         net (fo=1, routed)           0.101     0.484    bd_0_i/hls_inst/inst/i_reg_209[6]
    SLICE_X64Y125        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_88_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y125        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_88_reg[6]/C
                         clock pessimism              0.000     0.298    
    SLICE_X64Y125        FDRE (Hold_fdre_C_D)         0.040     0.338    bd_0_i/hls_inst/inst/i_0_reg_88_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.292         4.000       0.708      DSP48_X2Y45    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.292         4.000       0.708      DSP48_X2Y42    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.292         4.000       0.708      DSP48_X3Y49    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.292         4.000       0.708      DSP48_X3Y40    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.292         4.000       0.708      DSP48_X2Y49    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.292         4.000       0.708      DSP48_X3Y46    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.292         4.000       0.708      DSP48_X3Y43    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         4.000       2.175      DSP48_X3Y44    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         4.000       2.175      DSP48_X2Y50    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         4.000       2.175      DSP48_X3Y47    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X64Y126  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X64Y126  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X64Y126  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X64Y126  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X64Y126  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X64Y126  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X45Y112  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X45Y112  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X45Y114  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         2.000       1.600      SLICE_X45Y114  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[12]/C
High Pulse Width  Slow    FDSE/C       n/a            0.350         2.000       1.650      SLICE_X64Y127  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C       n/a            0.350         2.000       1.650      SLICE_X64Y127  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X64Y126  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X64Y126  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X64Y126  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X64Y126  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X64Y126  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X64Y126  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X64Y126  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.350         2.000       1.650      SLICE_X64Y126  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/C



