// Seed: 4232036173
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout reg id_1;
  if (1'h0 * 1) parameter id_3 = 1 ^ -1;
  for (id_4 = 1; 1; id_1 = 'b0)
  always @(posedge 1) begin : LABEL_0
    id_4 <= 1 - "";
  end
  assign id_1 = 1;
  always id_1 <= 1;
  assign id_1 = -1;
  assign id_1 = -1;
  logic id_5;
  always $signed(6);
  ;
  logic id_6 = -1'b0;
  wire  id_7;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_14 = 32'd41,
    parameter id_8  = 32'd84
) (
    input tri id_0,
    input tri0 id_1,
    input tri1 id_2,
    output wand id_3,
    output supply0 id_4,
    input supply0 id_5,
    input tri id_6,
    output wand id_7,
    output tri1 _id_8
    , id_18 = 1,
    input tri0 id_9,
    input supply0 id_10,
    output wire id_11,
    input supply0 id_12,
    input tri0 id_13,
    output supply0 _id_14[id_14 : 1  ==  id_8],
    input tri0 id_15,
    input supply1 id_16
    , id_19
);
  if (1) assign id_3 = -1;
  else always id_19 <= id_15;
  localparam id_20 = -1'b0;
  module_0 modCall_1 (
      id_19,
      id_20
  );
endmodule
