# Reading D:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Exp2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Helayne.DESKTOP-UMFI8VM/Downloads/Exp2/Exp2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:36 on Mar 27,2020
# vcom -reportprogress 300 -93 -work work C:/Users/Helayne.DESKTOP-UMFI8VM/Downloads/Exp2/Exp2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Exp2
# -- Compiling architecture rtl of Exp2
# End time: 13:42:37 on Mar 27,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
