
weatherstation.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c4cc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000013a0  0800c660  0800c660  0000d660  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800da00  0800da00  0000f1e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800da00  0800da00  0000ea00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800da08  0800da08  0000f1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800da08  0800da08  0000ea08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800da0c  0800da0c  0000ea0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  0800da10  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f1e0  2**0
                  CONTENTS
 10 .bss          0000500c  200001e0  200001e0  0000f1e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200051ec  200051ec  0000f1e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f1e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001b7d9  00000000  00000000  0000f210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003a85  00000000  00000000  0002a9e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000018e0  00000000  00000000  0002e470  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001364  00000000  00000000  0002fd50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023f17  00000000  00000000  000310b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c300  00000000  00000000  00054fcb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000db34c  00000000  00000000  000712cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014c617  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007c28  00000000  00000000  0014c65c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000083  00000000  00000000  00154284  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c644 	.word	0x0800c644

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800c644 	.word	0x0800c644

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_ldivmod>:
 8000c48:	b97b      	cbnz	r3, 8000c6a <__aeabi_ldivmod+0x22>
 8000c4a:	b972      	cbnz	r2, 8000c6a <__aeabi_ldivmod+0x22>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bfbe      	ittt	lt
 8000c50:	2000      	movlt	r0, #0
 8000c52:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000c56:	e006      	blt.n	8000c66 <__aeabi_ldivmod+0x1e>
 8000c58:	bf08      	it	eq
 8000c5a:	2800      	cmpeq	r0, #0
 8000c5c:	bf1c      	itt	ne
 8000c5e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000c62:	f04f 30ff 	movne.w	r0, #4294967295
 8000c66:	f000 b9b5 	b.w	8000fd4 <__aeabi_idiv0>
 8000c6a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c6e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c72:	2900      	cmp	r1, #0
 8000c74:	db09      	blt.n	8000c8a <__aeabi_ldivmod+0x42>
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	db1a      	blt.n	8000cb0 <__aeabi_ldivmod+0x68>
 8000c7a:	f000 f84d 	bl	8000d18 <__udivmoddi4>
 8000c7e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c82:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c86:	b004      	add	sp, #16
 8000c88:	4770      	bx	lr
 8000c8a:	4240      	negs	r0, r0
 8000c8c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	db1b      	blt.n	8000ccc <__aeabi_ldivmod+0x84>
 8000c94:	f000 f840 	bl	8000d18 <__udivmoddi4>
 8000c98:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca0:	b004      	add	sp, #16
 8000ca2:	4240      	negs	r0, r0
 8000ca4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ca8:	4252      	negs	r2, r2
 8000caa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cae:	4770      	bx	lr
 8000cb0:	4252      	negs	r2, r2
 8000cb2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cb6:	f000 f82f 	bl	8000d18 <__udivmoddi4>
 8000cba:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cbe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc2:	b004      	add	sp, #16
 8000cc4:	4240      	negs	r0, r0
 8000cc6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cca:	4770      	bx	lr
 8000ccc:	4252      	negs	r2, r2
 8000cce:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cd2:	f000 f821 	bl	8000d18 <__udivmoddi4>
 8000cd6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cda:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cde:	b004      	add	sp, #16
 8000ce0:	4252      	negs	r2, r2
 8000ce2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_uldivmod>:
 8000ce8:	b953      	cbnz	r3, 8000d00 <__aeabi_uldivmod+0x18>
 8000cea:	b94a      	cbnz	r2, 8000d00 <__aeabi_uldivmod+0x18>
 8000cec:	2900      	cmp	r1, #0
 8000cee:	bf08      	it	eq
 8000cf0:	2800      	cmpeq	r0, #0
 8000cf2:	bf1c      	itt	ne
 8000cf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cfc:	f000 b96a 	b.w	8000fd4 <__aeabi_idiv0>
 8000d00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d08:	f000 f806 	bl	8000d18 <__udivmoddi4>
 8000d0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d14:	b004      	add	sp, #16
 8000d16:	4770      	bx	lr

08000d18 <__udivmoddi4>:
 8000d18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d1c:	9d08      	ldr	r5, [sp, #32]
 8000d1e:	460c      	mov	r4, r1
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d14e      	bne.n	8000dc2 <__udivmoddi4+0xaa>
 8000d24:	4694      	mov	ip, r2
 8000d26:	458c      	cmp	ip, r1
 8000d28:	4686      	mov	lr, r0
 8000d2a:	fab2 f282 	clz	r2, r2
 8000d2e:	d962      	bls.n	8000df6 <__udivmoddi4+0xde>
 8000d30:	b14a      	cbz	r2, 8000d46 <__udivmoddi4+0x2e>
 8000d32:	f1c2 0320 	rsb	r3, r2, #32
 8000d36:	4091      	lsls	r1, r2
 8000d38:	fa20 f303 	lsr.w	r3, r0, r3
 8000d3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d40:	4319      	orrs	r1, r3
 8000d42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d4a:	fa1f f68c 	uxth.w	r6, ip
 8000d4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d56:	fb07 1114 	mls	r1, r7, r4, r1
 8000d5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d5e:	fb04 f106 	mul.w	r1, r4, r6
 8000d62:	4299      	cmp	r1, r3
 8000d64:	d90a      	bls.n	8000d7c <__udivmoddi4+0x64>
 8000d66:	eb1c 0303 	adds.w	r3, ip, r3
 8000d6a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d6e:	f080 8112 	bcs.w	8000f96 <__udivmoddi4+0x27e>
 8000d72:	4299      	cmp	r1, r3
 8000d74:	f240 810f 	bls.w	8000f96 <__udivmoddi4+0x27e>
 8000d78:	3c02      	subs	r4, #2
 8000d7a:	4463      	add	r3, ip
 8000d7c:	1a59      	subs	r1, r3, r1
 8000d7e:	fa1f f38e 	uxth.w	r3, lr
 8000d82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d86:	fb07 1110 	mls	r1, r7, r0, r1
 8000d8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d8e:	fb00 f606 	mul.w	r6, r0, r6
 8000d92:	429e      	cmp	r6, r3
 8000d94:	d90a      	bls.n	8000dac <__udivmoddi4+0x94>
 8000d96:	eb1c 0303 	adds.w	r3, ip, r3
 8000d9a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d9e:	f080 80fc 	bcs.w	8000f9a <__udivmoddi4+0x282>
 8000da2:	429e      	cmp	r6, r3
 8000da4:	f240 80f9 	bls.w	8000f9a <__udivmoddi4+0x282>
 8000da8:	4463      	add	r3, ip
 8000daa:	3802      	subs	r0, #2
 8000dac:	1b9b      	subs	r3, r3, r6
 8000dae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000db2:	2100      	movs	r1, #0
 8000db4:	b11d      	cbz	r5, 8000dbe <__udivmoddi4+0xa6>
 8000db6:	40d3      	lsrs	r3, r2
 8000db8:	2200      	movs	r2, #0
 8000dba:	e9c5 3200 	strd	r3, r2, [r5]
 8000dbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dc2:	428b      	cmp	r3, r1
 8000dc4:	d905      	bls.n	8000dd2 <__udivmoddi4+0xba>
 8000dc6:	b10d      	cbz	r5, 8000dcc <__udivmoddi4+0xb4>
 8000dc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000dcc:	2100      	movs	r1, #0
 8000dce:	4608      	mov	r0, r1
 8000dd0:	e7f5      	b.n	8000dbe <__udivmoddi4+0xa6>
 8000dd2:	fab3 f183 	clz	r1, r3
 8000dd6:	2900      	cmp	r1, #0
 8000dd8:	d146      	bne.n	8000e68 <__udivmoddi4+0x150>
 8000dda:	42a3      	cmp	r3, r4
 8000ddc:	d302      	bcc.n	8000de4 <__udivmoddi4+0xcc>
 8000dde:	4290      	cmp	r0, r2
 8000de0:	f0c0 80f0 	bcc.w	8000fc4 <__udivmoddi4+0x2ac>
 8000de4:	1a86      	subs	r6, r0, r2
 8000de6:	eb64 0303 	sbc.w	r3, r4, r3
 8000dea:	2001      	movs	r0, #1
 8000dec:	2d00      	cmp	r5, #0
 8000dee:	d0e6      	beq.n	8000dbe <__udivmoddi4+0xa6>
 8000df0:	e9c5 6300 	strd	r6, r3, [r5]
 8000df4:	e7e3      	b.n	8000dbe <__udivmoddi4+0xa6>
 8000df6:	2a00      	cmp	r2, #0
 8000df8:	f040 8090 	bne.w	8000f1c <__udivmoddi4+0x204>
 8000dfc:	eba1 040c 	sub.w	r4, r1, ip
 8000e00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e04:	fa1f f78c 	uxth.w	r7, ip
 8000e08:	2101      	movs	r1, #1
 8000e0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e12:	fb08 4416 	mls	r4, r8, r6, r4
 8000e16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e1a:	fb07 f006 	mul.w	r0, r7, r6
 8000e1e:	4298      	cmp	r0, r3
 8000e20:	d908      	bls.n	8000e34 <__udivmoddi4+0x11c>
 8000e22:	eb1c 0303 	adds.w	r3, ip, r3
 8000e26:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e2a:	d202      	bcs.n	8000e32 <__udivmoddi4+0x11a>
 8000e2c:	4298      	cmp	r0, r3
 8000e2e:	f200 80cd 	bhi.w	8000fcc <__udivmoddi4+0x2b4>
 8000e32:	4626      	mov	r6, r4
 8000e34:	1a1c      	subs	r4, r3, r0
 8000e36:	fa1f f38e 	uxth.w	r3, lr
 8000e3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000e42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e46:	fb00 f707 	mul.w	r7, r0, r7
 8000e4a:	429f      	cmp	r7, r3
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x148>
 8000e4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e52:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e56:	d202      	bcs.n	8000e5e <__udivmoddi4+0x146>
 8000e58:	429f      	cmp	r7, r3
 8000e5a:	f200 80b0 	bhi.w	8000fbe <__udivmoddi4+0x2a6>
 8000e5e:	4620      	mov	r0, r4
 8000e60:	1bdb      	subs	r3, r3, r7
 8000e62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e66:	e7a5      	b.n	8000db4 <__udivmoddi4+0x9c>
 8000e68:	f1c1 0620 	rsb	r6, r1, #32
 8000e6c:	408b      	lsls	r3, r1
 8000e6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e72:	431f      	orrs	r7, r3
 8000e74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e78:	fa04 f301 	lsl.w	r3, r4, r1
 8000e7c:	ea43 030c 	orr.w	r3, r3, ip
 8000e80:	40f4      	lsrs	r4, r6
 8000e82:	fa00 f801 	lsl.w	r8, r0, r1
 8000e86:	0c38      	lsrs	r0, r7, #16
 8000e88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e90:	fa1f fc87 	uxth.w	ip, r7
 8000e94:	fb00 441e 	mls	r4, r0, lr, r4
 8000e98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000ea0:	45a1      	cmp	r9, r4
 8000ea2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ea6:	d90a      	bls.n	8000ebe <__udivmoddi4+0x1a6>
 8000ea8:	193c      	adds	r4, r7, r4
 8000eaa:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eae:	f080 8084 	bcs.w	8000fba <__udivmoddi4+0x2a2>
 8000eb2:	45a1      	cmp	r9, r4
 8000eb4:	f240 8081 	bls.w	8000fba <__udivmoddi4+0x2a2>
 8000eb8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ebc:	443c      	add	r4, r7
 8000ebe:	eba4 0409 	sub.w	r4, r4, r9
 8000ec2:	fa1f f983 	uxth.w	r9, r3
 8000ec6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000eca:	fb00 4413 	mls	r4, r0, r3, r4
 8000ece:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ed2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ed6:	45a4      	cmp	ip, r4
 8000ed8:	d907      	bls.n	8000eea <__udivmoddi4+0x1d2>
 8000eda:	193c      	adds	r4, r7, r4
 8000edc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000ee0:	d267      	bcs.n	8000fb2 <__udivmoddi4+0x29a>
 8000ee2:	45a4      	cmp	ip, r4
 8000ee4:	d965      	bls.n	8000fb2 <__udivmoddi4+0x29a>
 8000ee6:	3b02      	subs	r3, #2
 8000ee8:	443c      	add	r4, r7
 8000eea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000eee:	fba0 9302 	umull	r9, r3, r0, r2
 8000ef2:	eba4 040c 	sub.w	r4, r4, ip
 8000ef6:	429c      	cmp	r4, r3
 8000ef8:	46ce      	mov	lr, r9
 8000efa:	469c      	mov	ip, r3
 8000efc:	d351      	bcc.n	8000fa2 <__udivmoddi4+0x28a>
 8000efe:	d04e      	beq.n	8000f9e <__udivmoddi4+0x286>
 8000f00:	b155      	cbz	r5, 8000f18 <__udivmoddi4+0x200>
 8000f02:	ebb8 030e 	subs.w	r3, r8, lr
 8000f06:	eb64 040c 	sbc.w	r4, r4, ip
 8000f0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000f0e:	40cb      	lsrs	r3, r1
 8000f10:	431e      	orrs	r6, r3
 8000f12:	40cc      	lsrs	r4, r1
 8000f14:	e9c5 6400 	strd	r6, r4, [r5]
 8000f18:	2100      	movs	r1, #0
 8000f1a:	e750      	b.n	8000dbe <__udivmoddi4+0xa6>
 8000f1c:	f1c2 0320 	rsb	r3, r2, #32
 8000f20:	fa20 f103 	lsr.w	r1, r0, r3
 8000f24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f28:	fa24 f303 	lsr.w	r3, r4, r3
 8000f2c:	4094      	lsls	r4, r2
 8000f2e:	430c      	orrs	r4, r1
 8000f30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f34:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f38:	fa1f f78c 	uxth.w	r7, ip
 8000f3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f40:	fb08 3110 	mls	r1, r8, r0, r3
 8000f44:	0c23      	lsrs	r3, r4, #16
 8000f46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f4a:	fb00 f107 	mul.w	r1, r0, r7
 8000f4e:	4299      	cmp	r1, r3
 8000f50:	d908      	bls.n	8000f64 <__udivmoddi4+0x24c>
 8000f52:	eb1c 0303 	adds.w	r3, ip, r3
 8000f56:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f5a:	d22c      	bcs.n	8000fb6 <__udivmoddi4+0x29e>
 8000f5c:	4299      	cmp	r1, r3
 8000f5e:	d92a      	bls.n	8000fb6 <__udivmoddi4+0x29e>
 8000f60:	3802      	subs	r0, #2
 8000f62:	4463      	add	r3, ip
 8000f64:	1a5b      	subs	r3, r3, r1
 8000f66:	b2a4      	uxth	r4, r4
 8000f68:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f6c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f74:	fb01 f307 	mul.w	r3, r1, r7
 8000f78:	42a3      	cmp	r3, r4
 8000f7a:	d908      	bls.n	8000f8e <__udivmoddi4+0x276>
 8000f7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f80:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f84:	d213      	bcs.n	8000fae <__udivmoddi4+0x296>
 8000f86:	42a3      	cmp	r3, r4
 8000f88:	d911      	bls.n	8000fae <__udivmoddi4+0x296>
 8000f8a:	3902      	subs	r1, #2
 8000f8c:	4464      	add	r4, ip
 8000f8e:	1ae4      	subs	r4, r4, r3
 8000f90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f94:	e739      	b.n	8000e0a <__udivmoddi4+0xf2>
 8000f96:	4604      	mov	r4, r0
 8000f98:	e6f0      	b.n	8000d7c <__udivmoddi4+0x64>
 8000f9a:	4608      	mov	r0, r1
 8000f9c:	e706      	b.n	8000dac <__udivmoddi4+0x94>
 8000f9e:	45c8      	cmp	r8, r9
 8000fa0:	d2ae      	bcs.n	8000f00 <__udivmoddi4+0x1e8>
 8000fa2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fa6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000faa:	3801      	subs	r0, #1
 8000fac:	e7a8      	b.n	8000f00 <__udivmoddi4+0x1e8>
 8000fae:	4631      	mov	r1, r6
 8000fb0:	e7ed      	b.n	8000f8e <__udivmoddi4+0x276>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	e799      	b.n	8000eea <__udivmoddi4+0x1d2>
 8000fb6:	4630      	mov	r0, r6
 8000fb8:	e7d4      	b.n	8000f64 <__udivmoddi4+0x24c>
 8000fba:	46d6      	mov	lr, sl
 8000fbc:	e77f      	b.n	8000ebe <__udivmoddi4+0x1a6>
 8000fbe:	4463      	add	r3, ip
 8000fc0:	3802      	subs	r0, #2
 8000fc2:	e74d      	b.n	8000e60 <__udivmoddi4+0x148>
 8000fc4:	4606      	mov	r6, r0
 8000fc6:	4623      	mov	r3, r4
 8000fc8:	4608      	mov	r0, r1
 8000fca:	e70f      	b.n	8000dec <__udivmoddi4+0xd4>
 8000fcc:	3e02      	subs	r6, #2
 8000fce:	4463      	add	r3, ip
 8000fd0:	e730      	b.n	8000e34 <__udivmoddi4+0x11c>
 8000fd2:	bf00      	nop

08000fd4 <__aeabi_idiv0>:
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop

08000fd8 <bme280_init>:
/*!
 *  @brief This API is the entry point.
 *  It reads the chip-id and calibration data from the sensor.
 */
int8_t bme280_init(struct bme280_dev *dev)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	/* chip id read try count */
	uint8_t try_count = 5;
 8000fe0:	2305      	movs	r3, #5
 8000fe2:	73bb      	strb	r3, [r7, #14]
	uint8_t chip_id = 0;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8000fe8:	6878      	ldr	r0, [r7, #4]
 8000fea:	f001 facb 	bl	8002584 <null_ptr_check>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt ==  BME280_OK) {
 8000ff2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d133      	bne.n	8001062 <bme280_init+0x8a>
		while (try_count) {
 8000ffa:	e028      	b.n	800104e <bme280_init+0x76>
			/* Read the chip-id of bme280 sensor */
			rslt = bme280_get_regs(BME280_CHIP_ID_ADDR, &chip_id, 1, dev);
 8000ffc:	f107 010d 	add.w	r1, r7, #13
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	2201      	movs	r2, #1
 8001004:	20d0      	movs	r0, #208	@ 0xd0
 8001006:	f000 f832 	bl	800106e <bme280_get_regs>
 800100a:	4603      	mov	r3, r0
 800100c:	73fb      	strb	r3, [r7, #15]
			/* Check for chip id validity */
			if ((rslt == BME280_OK) && (chip_id == BME280_CHIP_ID)) {
 800100e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001012:	2b00      	cmp	r3, #0
 8001014:	d114      	bne.n	8001040 <bme280_init+0x68>
 8001016:	7b7b      	ldrb	r3, [r7, #13]
 8001018:	2b60      	cmp	r3, #96	@ 0x60
 800101a:	d111      	bne.n	8001040 <bme280_init+0x68>
				dev->chip_id = chip_id;
 800101c:	7b7a      	ldrb	r2, [r7, #13]
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	701a      	strb	r2, [r3, #0]
				/* Reset the sensor */
				rslt = bme280_soft_reset(dev);
 8001022:	6878      	ldr	r0, [r7, #4]
 8001024:	f000 f978 	bl	8001318 <bme280_soft_reset>
 8001028:	4603      	mov	r3, r0
 800102a:	73fb      	strb	r3, [r7, #15]
				if (rslt == BME280_OK) {
 800102c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d110      	bne.n	8001056 <bme280_init+0x7e>
					/* Read the calibration data */
					rslt = get_calib_data(dev);
 8001034:	6878      	ldr	r0, [r7, #4]
 8001036:	f001 f919 	bl	800226c <get_calib_data>
 800103a:	4603      	mov	r3, r0
 800103c:	73fb      	strb	r3, [r7, #15]
				}
				break;
 800103e:	e00a      	b.n	8001056 <bme280_init+0x7e>
			}
			/* Wait for 1 ms */
			dev->delay_ms(1);
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	68db      	ldr	r3, [r3, #12]
 8001044:	2001      	movs	r0, #1
 8001046:	4798      	blx	r3
			--try_count;
 8001048:	7bbb      	ldrb	r3, [r7, #14]
 800104a:	3b01      	subs	r3, #1
 800104c:	73bb      	strb	r3, [r7, #14]
		while (try_count) {
 800104e:	7bbb      	ldrb	r3, [r7, #14]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d1d3      	bne.n	8000ffc <bme280_init+0x24>
 8001054:	e000      	b.n	8001058 <bme280_init+0x80>
				break;
 8001056:	bf00      	nop
		}
		/* Chip id check failed */
		if (!try_count)
 8001058:	7bbb      	ldrb	r3, [r7, #14]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d101      	bne.n	8001062 <bme280_init+0x8a>
			rslt = BME280_E_DEV_NOT_FOUND;
 800105e:	23fe      	movs	r3, #254	@ 0xfe
 8001060:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8001062:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001066:	4618      	mov	r0, r3
 8001068:	3710      	adds	r7, #16
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}

0800106e <bme280_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bme280_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint16_t len, const struct bme280_dev *dev)
{
 800106e:	b590      	push	{r4, r7, lr}
 8001070:	b087      	sub	sp, #28
 8001072:	af00      	add	r7, sp, #0
 8001074:	60b9      	str	r1, [r7, #8]
 8001076:	607b      	str	r3, [r7, #4]
 8001078:	4603      	mov	r3, r0
 800107a:	73fb      	strb	r3, [r7, #15]
 800107c:	4613      	mov	r3, r2
 800107e:	81bb      	strh	r3, [r7, #12]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001080:	6878      	ldr	r0, [r7, #4]
 8001082:	f001 fa7f 	bl	8002584 <null_ptr_check>
 8001086:	4603      	mov	r3, r0
 8001088:	75fb      	strb	r3, [r7, #23]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 800108a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d117      	bne.n	80010c2 <bme280_get_regs+0x54>
		/* If interface selected is SPI */
		if (dev->intf != BME280_I2C_INTF)
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	789b      	ldrb	r3, [r3, #2]
 8001096:	2b01      	cmp	r3, #1
 8001098:	d003      	beq.n	80010a2 <bme280_get_regs+0x34>
			reg_addr = reg_addr | 0x80;
 800109a:	7bfb      	ldrb	r3, [r7, #15]
 800109c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80010a0:	73fb      	strb	r3, [r7, #15]
		/* Read the data  */
		rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	685c      	ldr	r4, [r3, #4]
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	7858      	ldrb	r0, [r3, #1]
 80010aa:	89bb      	ldrh	r3, [r7, #12]
 80010ac:	7bf9      	ldrb	r1, [r7, #15]
 80010ae:	68ba      	ldr	r2, [r7, #8]
 80010b0:	47a0      	blx	r4
 80010b2:	4603      	mov	r3, r0
 80010b4:	75fb      	strb	r3, [r7, #23]
		/* Check for communication error */
		if (rslt != BME280_OK)
 80010b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <bme280_get_regs+0x54>
			rslt = BME280_E_COMM_FAIL;
 80010be:	23fc      	movs	r3, #252	@ 0xfc
 80010c0:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 80010c2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80010c6:	4618      	mov	r0, r3
 80010c8:	371c      	adds	r7, #28
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd90      	pop	{r4, r7, pc}

080010ce <bme280_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bme280_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint8_t len, const struct bme280_dev *dev)
{
 80010ce:	b590      	push	{r4, r7, lr}
 80010d0:	b08d      	sub	sp, #52	@ 0x34
 80010d2:	af00      	add	r7, sp, #0
 80010d4:	60f8      	str	r0, [r7, #12]
 80010d6:	60b9      	str	r1, [r7, #8]
 80010d8:	603b      	str	r3, [r7, #0]
 80010da:	4613      	mov	r3, r2
 80010dc:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t temp_buff[20]; /* Typically not to write more than 10 registers */

	if (len > 10)
 80010de:	79fb      	ldrb	r3, [r7, #7]
 80010e0:	2b0a      	cmp	r3, #10
 80010e2:	d901      	bls.n	80010e8 <bme280_set_regs+0x1a>
		len = 10;
 80010e4:	230a      	movs	r3, #10
 80010e6:	71fb      	strb	r3, [r7, #7]

	uint16_t temp_len;
	uint8_t reg_addr_cnt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80010e8:	6838      	ldr	r0, [r7, #0]
 80010ea:	f001 fa4b 	bl	8002584 <null_ptr_check>
 80010ee:	4603      	mov	r3, r0
 80010f0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	/* Check for arguments validity */
	if ((rslt ==  BME280_OK) && (reg_addr != NULL) && (reg_data != NULL)) {
 80010f4:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d156      	bne.n	80011aa <bme280_set_regs+0xdc>
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d053      	beq.n	80011aa <bme280_set_regs+0xdc>
 8001102:	68bb      	ldr	r3, [r7, #8]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d050      	beq.n	80011aa <bme280_set_regs+0xdc>
		if (len != 0) {
 8001108:	79fb      	ldrb	r3, [r7, #7]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d049      	beq.n	80011a2 <bme280_set_regs+0xd4>
			temp_buff[0] = reg_data[0];
 800110e:	68bb      	ldr	r3, [r7, #8]
 8001110:	781b      	ldrb	r3, [r3, #0]
 8001112:	753b      	strb	r3, [r7, #20]
			/* If interface selected is SPI */
			if (dev->intf != BME280_I2C_INTF) {
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	789b      	ldrb	r3, [r3, #2]
 8001118:	2b01      	cmp	r3, #1
 800111a:	d01a      	beq.n	8001152 <bme280_set_regs+0x84>
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 800111c:	2300      	movs	r3, #0
 800111e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001122:	e011      	b.n	8001148 <bme280_set_regs+0x7a>
					reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 8001124:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001128:	68fa      	ldr	r2, [r7, #12]
 800112a:	4413      	add	r3, r2
 800112c:	781a      	ldrb	r2, [r3, #0]
 800112e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001132:	68f9      	ldr	r1, [r7, #12]
 8001134:	440b      	add	r3, r1
 8001136:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800113a:	b2d2      	uxtb	r2, r2
 800113c:	701a      	strb	r2, [r3, #0]
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 800113e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001142:	3301      	adds	r3, #1
 8001144:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001148:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800114c:	79fb      	ldrb	r3, [r7, #7]
 800114e:	429a      	cmp	r2, r3
 8001150:	d3e8      	bcc.n	8001124 <bme280_set_regs+0x56>
			}
			/* Burst write mode */
			if (len > 1) {
 8001152:	79fb      	ldrb	r3, [r7, #7]
 8001154:	2b01      	cmp	r3, #1
 8001156:	d90d      	bls.n	8001174 <bme280_set_regs+0xa6>
				/* Interleave register address w.r.t data for
				burst write*/
				interleave_reg_addr(reg_addr, temp_buff, reg_data, len);
 8001158:	79fb      	ldrb	r3, [r7, #7]
 800115a:	f107 0114 	add.w	r1, r7, #20
 800115e:	68ba      	ldr	r2, [r7, #8]
 8001160:	68f8      	ldr	r0, [r7, #12]
 8001162:	f001 f8c8 	bl	80022f6 <interleave_reg_addr>
				temp_len = ((len * 2) - 1);
 8001166:	79fb      	ldrb	r3, [r7, #7]
 8001168:	b29b      	uxth	r3, r3
 800116a:	005b      	lsls	r3, r3, #1
 800116c:	b29b      	uxth	r3, r3
 800116e:	3b01      	subs	r3, #1
 8001170:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8001172:	e001      	b.n	8001178 <bme280_set_regs+0xaa>
			} else {
				temp_len = len;
 8001174:	79fb      	ldrb	r3, [r7, #7]
 8001176:	85bb      	strh	r3, [r7, #44]	@ 0x2c
			}
			rslt = dev->write(dev->dev_id, reg_addr[0], temp_buff, temp_len);
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	689c      	ldr	r4, [r3, #8]
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	7858      	ldrb	r0, [r3, #1]
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	7819      	ldrb	r1, [r3, #0]
 8001184:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001186:	f107 0214 	add.w	r2, r7, #20
 800118a:	47a0      	blx	r4
 800118c:	4603      	mov	r3, r0
 800118e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			/* Check for communication error */
			if (rslt != BME280_OK)
 8001192:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8001196:	2b00      	cmp	r3, #0
 8001198:	d00b      	beq.n	80011b2 <bme280_set_regs+0xe4>
				rslt = BME280_E_COMM_FAIL;
 800119a:	23fc      	movs	r3, #252	@ 0xfc
 800119c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (len != 0) {
 80011a0:	e007      	b.n	80011b2 <bme280_set_regs+0xe4>
		} else {
			rslt = BME280_E_INVALID_LEN;
 80011a2:	23fd      	movs	r3, #253	@ 0xfd
 80011a4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (len != 0) {
 80011a8:	e003      	b.n	80011b2 <bme280_set_regs+0xe4>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 80011aa:	23ff      	movs	r3, #255	@ 0xff
 80011ac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80011b0:	e000      	b.n	80011b4 <bme280_set_regs+0xe6>
		if (len != 0) {
 80011b2:	bf00      	nop
	}


	return rslt;
 80011b4:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 80011b8:	4618      	mov	r0, r3
 80011ba:	3734      	adds	r7, #52	@ 0x34
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd90      	pop	{r4, r7, pc}

080011c0 <bme280_set_sensor_settings>:
/*!
 * @brief This API sets the oversampling, filter and standby duration
 * (normal mode) settings in the sensor.
 */
int8_t bme280_set_sensor_settings(uint8_t desired_settings, const struct bme280_dev *dev)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b084      	sub	sp, #16
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	4603      	mov	r3, r0
 80011c8:	6039      	str	r1, [r7, #0]
 80011ca:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t sensor_mode;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80011cc:	6838      	ldr	r0, [r7, #0]
 80011ce:	f001 f9d9 	bl	8002584 <null_ptr_check>
 80011d2:	4603      	mov	r3, r0
 80011d4:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 80011d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d13f      	bne.n	800125e <bme280_set_sensor_settings+0x9e>
		rslt = bme280_get_sensor_mode(&sensor_mode, dev);
 80011de:	f107 030e 	add.w	r3, r7, #14
 80011e2:	6839      	ldr	r1, [r7, #0]
 80011e4:	4618      	mov	r0, r3
 80011e6:	f000 f874 	bl	80012d2 <bme280_get_sensor_mode>
 80011ea:	4603      	mov	r3, r0
 80011ec:	73fb      	strb	r3, [r7, #15]
		if ((rslt == BME280_OK) && (sensor_mode != BME280_SLEEP_MODE))
 80011ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d107      	bne.n	8001206 <bme280_set_sensor_settings+0x46>
 80011f6:	7bbb      	ldrb	r3, [r7, #14]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d004      	beq.n	8001206 <bme280_set_sensor_settings+0x46>
			rslt = put_device_to_sleep(dev);
 80011fc:	6838      	ldr	r0, [r7, #0]
 80011fe:	f000 fb36 	bl	800186e <put_device_to_sleep>
 8001202:	4603      	mov	r3, r0
 8001204:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME280_OK) {
 8001206:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d127      	bne.n	800125e <bme280_set_sensor_settings+0x9e>
			/* Check if user wants to change oversampling
			   settings */
			if (are_settings_changed(OVERSAMPLING_SETTINGS, desired_settings))
 800120e:	79fb      	ldrb	r3, [r7, #7]
 8001210:	4619      	mov	r1, r3
 8001212:	2007      	movs	r0, #7
 8001214:	f001 f99a 	bl	800254c <are_settings_changed>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d009      	beq.n	8001232 <bme280_set_sensor_settings+0x72>
				rslt = set_osr_settings(desired_settings, &dev->settings, dev);
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8001224:	79fb      	ldrb	r3, [r7, #7]
 8001226:	683a      	ldr	r2, [r7, #0]
 8001228:	4618      	mov	r0, r3
 800122a:	f000 f972 	bl	8001512 <set_osr_settings>
 800122e:	4603      	mov	r3, r0
 8001230:	73fb      	strb	r3, [r7, #15]
			/* Check if user wants to change filter and/or
			   standby settings */
			if ((rslt == BME280_OK) && are_settings_changed(FILTER_STANDBY_SETTINGS, desired_settings))
 8001232:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d111      	bne.n	800125e <bme280_set_sensor_settings+0x9e>
 800123a:	79fb      	ldrb	r3, [r7, #7]
 800123c:	4619      	mov	r1, r3
 800123e:	2018      	movs	r0, #24
 8001240:	f001 f984 	bl	800254c <are_settings_changed>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d009      	beq.n	800125e <bme280_set_sensor_settings+0x9e>
				rslt = set_filter_standby_settings(desired_settings, &dev->settings, dev);
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8001250:	79fb      	ldrb	r3, [r7, #7]
 8001252:	683a      	ldr	r2, [r7, #0]
 8001254:	4618      	mov	r0, r3
 8001256:	f000 f9f9 	bl	800164c <set_filter_standby_settings>
 800125a:	4603      	mov	r3, r0
 800125c:	73fb      	strb	r3, [r7, #15]
		}
	}

	return rslt;
 800125e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001262:	4618      	mov	r0, r3
 8001264:	3710      	adds	r7, #16
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}

0800126a <bme280_set_sensor_mode>:

/*!
 * @brief This API sets the power mode of the sensor.
 */
int8_t bme280_set_sensor_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 800126a:	b580      	push	{r7, lr}
 800126c:	b084      	sub	sp, #16
 800126e:	af00      	add	r7, sp, #0
 8001270:	4603      	mov	r3, r0
 8001272:	6039      	str	r1, [r7, #0]
 8001274:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t last_set_mode;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001276:	6838      	ldr	r0, [r7, #0]
 8001278:	f001 f984 	bl	8002584 <null_ptr_check>
 800127c:	4603      	mov	r3, r0
 800127e:	73fb      	strb	r3, [r7, #15]

	if (rslt == BME280_OK) {
 8001280:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d11e      	bne.n	80012c6 <bme280_set_sensor_mode+0x5c>
		rslt = bme280_get_sensor_mode(&last_set_mode, dev);
 8001288:	f107 030e 	add.w	r3, r7, #14
 800128c:	6839      	ldr	r1, [r7, #0]
 800128e:	4618      	mov	r0, r3
 8001290:	f000 f81f 	bl	80012d2 <bme280_get_sensor_mode>
 8001294:	4603      	mov	r3, r0
 8001296:	73fb      	strb	r3, [r7, #15]
		/* If the sensor is not in sleep mode put the device to sleep
		   mode */
		if ((rslt == BME280_OK) && (last_set_mode != BME280_SLEEP_MODE))
 8001298:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d107      	bne.n	80012b0 <bme280_set_sensor_mode+0x46>
 80012a0:	7bbb      	ldrb	r3, [r7, #14]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d004      	beq.n	80012b0 <bme280_set_sensor_mode+0x46>
			rslt = put_device_to_sleep(dev);
 80012a6:	6838      	ldr	r0, [r7, #0]
 80012a8:	f000 fae1 	bl	800186e <put_device_to_sleep>
 80012ac:	4603      	mov	r3, r0
 80012ae:	73fb      	strb	r3, [r7, #15]
		/* Set the power mode */
		if (rslt == BME280_OK)
 80012b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d106      	bne.n	80012c6 <bme280_set_sensor_mode+0x5c>
			rslt = write_power_mode(sensor_mode, dev);
 80012b8:	79fb      	ldrb	r3, [r7, #7]
 80012ba:	6839      	ldr	r1, [r7, #0]
 80012bc:	4618      	mov	r0, r3
 80012be:	f000 faa3 	bl	8001808 <write_power_mode>
 80012c2:	4603      	mov	r3, r0
 80012c4:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 80012c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	3710      	adds	r7, #16
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}

080012d2 <bme280_get_sensor_mode>:

/*!
 * @brief This API gets the power mode of the sensor.
 */
int8_t bme280_get_sensor_mode(uint8_t *sensor_mode, const struct bme280_dev *dev)
{
 80012d2:	b580      	push	{r7, lr}
 80012d4:	b084      	sub	sp, #16
 80012d6:	af00      	add	r7, sp, #0
 80012d8:	6078      	str	r0, [r7, #4]
 80012da:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80012dc:	6838      	ldr	r0, [r7, #0]
 80012de:	f001 f951 	bl	8002584 <null_ptr_check>
 80012e2:	4603      	mov	r3, r0
 80012e4:	73fb      	strb	r3, [r7, #15]

	if (rslt == BME280_OK) {
 80012e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d10e      	bne.n	800130c <bme280_get_sensor_mode+0x3a>
		/* Read the power mode register */
		rslt = bme280_get_regs(BME280_PWR_CTRL_ADDR, sensor_mode, 1, dev);
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	2201      	movs	r2, #1
 80012f2:	6879      	ldr	r1, [r7, #4]
 80012f4:	20f4      	movs	r0, #244	@ 0xf4
 80012f6:	f7ff feba 	bl	800106e <bme280_get_regs>
 80012fa:	4603      	mov	r3, r0
 80012fc:	73fb      	strb	r3, [r7, #15]
		/* Assign the power mode in the device structure */
		*sensor_mode = BME280_GET_BITS_POS_0(*sensor_mode, BME280_SENSOR_MODE);
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	781b      	ldrb	r3, [r3, #0]
 8001302:	f003 0303 	and.w	r3, r3, #3
 8001306:	b2da      	uxtb	r2, r3
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	701a      	strb	r2, [r3, #0]
	}

	return rslt;
 800130c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001310:	4618      	mov	r0, r3
 8001312:	3710      	adds	r7, #16
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}

08001318 <bme280_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bme280_soft_reset(const struct bme280_dev *dev)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b084      	sub	sp, #16
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME280_RESET_ADDR;
 8001320:	23e0      	movs	r3, #224	@ 0xe0
 8001322:	73bb      	strb	r3, [r7, #14]
	/* 0xB6 is the soft reset command */
	uint8_t soft_rst_cmd = 0xB6;
 8001324:	23b6      	movs	r3, #182	@ 0xb6
 8001326:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001328:	6878      	ldr	r0, [r7, #4]
 800132a:	f001 f92b 	bl	8002584 <null_ptr_check>
 800132e:	4603      	mov	r3, r0
 8001330:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 8001332:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d10d      	bne.n	8001356 <bme280_soft_reset+0x3e>
		/* Write the soft reset command in the sensor */
		rslt = bme280_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 800133a:	f107 010d 	add.w	r1, r7, #13
 800133e:	f107 000e 	add.w	r0, r7, #14
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	2201      	movs	r2, #1
 8001346:	f7ff fec2 	bl	80010ce <bme280_set_regs>
 800134a:	4603      	mov	r3, r0
 800134c:	73fb      	strb	r3, [r7, #15]
		/* As per data sheet, startup time is 2 ms. */
		dev->delay_ms(2);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	68db      	ldr	r3, [r3, #12]
 8001352:	2002      	movs	r0, #2
 8001354:	4798      	blx	r3
	}

	return rslt;
 8001356:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800135a:	4618      	mov	r0, r3
 800135c:	3710      	adds	r7, #16
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}

08001362 <bme280_get_sensor_data>:
 * @brief This API reads the pressure, temperature and humidity data from the
 * sensor, compensates the data and store it in the bme280_data structure
 * instance passed by the user.
 */
int8_t bme280_get_sensor_data(uint8_t sensor_comp, struct bme280_data *comp_data, struct bme280_dev *dev)
{
 8001362:	b580      	push	{r7, lr}
 8001364:	b08a      	sub	sp, #40	@ 0x28
 8001366:	af00      	add	r7, sp, #0
 8001368:	4603      	mov	r3, r0
 800136a:	60b9      	str	r1, [r7, #8]
 800136c:	607a      	str	r2, [r7, #4]
 800136e:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	/* Array to store the pressure, temperature and humidity data read from
	the sensor */
	uint8_t reg_data[BME280_P_T_H_DATA_LEN] = {0};
 8001370:	2300      	movs	r3, #0
 8001372:	61fb      	str	r3, [r7, #28]
 8001374:	2300      	movs	r3, #0
 8001376:	623b      	str	r3, [r7, #32]
	struct bme280_uncomp_data uncomp_data = {0};
 8001378:	f107 0310 	add.w	r3, r7, #16
 800137c:	2200      	movs	r2, #0
 800137e:	601a      	str	r2, [r3, #0]
 8001380:	605a      	str	r2, [r3, #4]
 8001382:	609a      	str	r2, [r3, #8]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001384:	6878      	ldr	r0, [r7, #4]
 8001386:	f001 f8fd 	bl	8002584 <null_ptr_check>
 800138a:	4603      	mov	r3, r0
 800138c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if ((rslt == BME280_OK) && (comp_data != NULL)) {
 8001390:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001394:	2b00      	cmp	r3, #0
 8001396:	d124      	bne.n	80013e2 <bme280_get_sensor_data+0x80>
 8001398:	68bb      	ldr	r3, [r7, #8]
 800139a:	2b00      	cmp	r3, #0
 800139c:	d021      	beq.n	80013e2 <bme280_get_sensor_data+0x80>
		/* Read the pressure and temperature data from the sensor */
		rslt = bme280_get_regs(BME280_DATA_ADDR, reg_data, BME280_P_T_H_DATA_LEN, dev);
 800139e:	f107 011c 	add.w	r1, r7, #28
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2208      	movs	r2, #8
 80013a6:	20f7      	movs	r0, #247	@ 0xf7
 80013a8:	f7ff fe61 	bl	800106e <bme280_get_regs>
 80013ac:	4603      	mov	r3, r0
 80013ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

		if (rslt == BME280_OK) {
 80013b2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d116      	bne.n	80013e8 <bme280_get_sensor_data+0x86>
			/* Parse the read data from the sensor */
			bme280_parse_sensor_data(reg_data, &uncomp_data);
 80013ba:	f107 0210 	add.w	r2, r7, #16
 80013be:	f107 031c 	add.w	r3, r7, #28
 80013c2:	4611      	mov	r1, r2
 80013c4:	4618      	mov	r0, r3
 80013c6:	f000 f815 	bl	80013f4 <bme280_parse_sensor_data>
			/* Compensate the pressure and/or temperature and/or
			   humidity data from the sensor */
			rslt = bme280_compensate_data(sensor_comp, &uncomp_data, comp_data, &dev->calib_data);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	3310      	adds	r3, #16
 80013ce:	f107 0110 	add.w	r1, r7, #16
 80013d2:	7bf8      	ldrb	r0, [r7, #15]
 80013d4:	68ba      	ldr	r2, [r7, #8]
 80013d6:	f000 f853 	bl	8001480 <bme280_compensate_data>
 80013da:	4603      	mov	r3, r0
 80013dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (rslt == BME280_OK) {
 80013e0:	e002      	b.n	80013e8 <bme280_get_sensor_data+0x86>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 80013e2:	23ff      	movs	r3, #255	@ 0xff
 80013e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	return rslt;
 80013e8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	3728      	adds	r7, #40	@ 0x28
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}

080013f4 <bme280_parse_sensor_data>:
/*!
 *  @brief This API is used to parse the pressure, temperature and
 *  humidity data and store it in the bme280_uncomp_data structure instance.
 */
void bme280_parse_sensor_data(const uint8_t *reg_data, struct bme280_uncomp_data *uncomp_data)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b087      	sub	sp, #28
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
 80013fc:	6039      	str	r1, [r7, #0]
	uint32_t data_xlsb;
	uint32_t data_lsb;
	uint32_t data_msb;

	/* Store the parsed register values for pressure data */
	data_msb = (uint32_t)reg_data[0] << 12;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	031b      	lsls	r3, r3, #12
 8001404:	617b      	str	r3, [r7, #20]
	data_lsb = (uint32_t)reg_data[1] << 4;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	3301      	adds	r3, #1
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	011b      	lsls	r3, r3, #4
 800140e:	613b      	str	r3, [r7, #16]
	data_xlsb = (uint32_t)reg_data[2] >> 4;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	3302      	adds	r3, #2
 8001414:	781b      	ldrb	r3, [r3, #0]
 8001416:	091b      	lsrs	r3, r3, #4
 8001418:	b2db      	uxtb	r3, r3
 800141a:	60fb      	str	r3, [r7, #12]
	uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 800141c:	697a      	ldr	r2, [r7, #20]
 800141e:	693b      	ldr	r3, [r7, #16]
 8001420:	431a      	orrs	r2, r3
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	431a      	orrs	r2, r3
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	601a      	str	r2, [r3, #0]

	/* Store the parsed register values for temperature data */
	data_msb = (uint32_t)reg_data[3] << 12;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	3303      	adds	r3, #3
 800142e:	781b      	ldrb	r3, [r3, #0]
 8001430:	031b      	lsls	r3, r3, #12
 8001432:	617b      	str	r3, [r7, #20]
	data_lsb = (uint32_t)reg_data[4] << 4;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	3304      	adds	r3, #4
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	011b      	lsls	r3, r3, #4
 800143c:	613b      	str	r3, [r7, #16]
	data_xlsb = (uint32_t)reg_data[5] >> 4;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	3305      	adds	r3, #5
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	091b      	lsrs	r3, r3, #4
 8001446:	b2db      	uxtb	r3, r3
 8001448:	60fb      	str	r3, [r7, #12]
	uncomp_data->temperature = data_msb | data_lsb | data_xlsb;
 800144a:	697a      	ldr	r2, [r7, #20]
 800144c:	693b      	ldr	r3, [r7, #16]
 800144e:	431a      	orrs	r2, r3
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	431a      	orrs	r2, r3
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	605a      	str	r2, [r3, #4]

	/* Store the parsed register values for temperature data */
	data_lsb = (uint32_t)reg_data[6] << 8;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	3306      	adds	r3, #6
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	021b      	lsls	r3, r3, #8
 8001460:	613b      	str	r3, [r7, #16]
	data_msb = (uint32_t)reg_data[7];
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	3307      	adds	r3, #7
 8001466:	781b      	ldrb	r3, [r3, #0]
 8001468:	617b      	str	r3, [r7, #20]
	uncomp_data->humidity = data_msb | data_lsb;
 800146a:	697a      	ldr	r2, [r7, #20]
 800146c:	693b      	ldr	r3, [r7, #16]
 800146e:	431a      	orrs	r2, r3
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	609a      	str	r2, [r3, #8]
}
 8001474:	bf00      	nop
 8001476:	371c      	adds	r7, #28
 8001478:	46bd      	mov	sp, r7
 800147a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147e:	4770      	bx	lr

08001480 <bme280_compensate_data>:
 * temperature and/or humidity data according to the component selected
 * by the user.
 */
int8_t bme280_compensate_data(uint8_t sensor_comp, const struct bme280_uncomp_data *uncomp_data,
				     struct bme280_data *comp_data, struct bme280_calib_data *calib_data)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b086      	sub	sp, #24
 8001484:	af00      	add	r7, sp, #0
 8001486:	60b9      	str	r1, [r7, #8]
 8001488:	607a      	str	r2, [r7, #4]
 800148a:	603b      	str	r3, [r7, #0]
 800148c:	4603      	mov	r3, r0
 800148e:	73fb      	strb	r3, [r7, #15]
	int8_t rslt = BME280_OK;
 8001490:	2300      	movs	r3, #0
 8001492:	75fb      	strb	r3, [r7, #23]

	if ((uncomp_data != NULL) && (comp_data != NULL) && (calib_data != NULL)) {
 8001494:	68bb      	ldr	r3, [r7, #8]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d033      	beq.n	8001502 <bme280_compensate_data+0x82>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	2b00      	cmp	r3, #0
 800149e:	d030      	beq.n	8001502 <bme280_compensate_data+0x82>
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d02d      	beq.n	8001502 <bme280_compensate_data+0x82>
		/* Initialize to zero */
		comp_data->temperature = 0;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	2200      	movs	r2, #0
 80014aa:	605a      	str	r2, [r3, #4]
		comp_data->pressure = 0;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	2200      	movs	r2, #0
 80014b0:	601a      	str	r2, [r3, #0]
		comp_data->humidity = 0;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2200      	movs	r2, #0
 80014b6:	609a      	str	r2, [r3, #8]
		/* If pressure or temperature component is selected */
		if (sensor_comp & (BME280_PRESS | BME280_TEMP | BME280_HUM)) {
 80014b8:	7bfb      	ldrb	r3, [r7, #15]
 80014ba:	f003 0307 	and.w	r3, r3, #7
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d006      	beq.n	80014d0 <bme280_compensate_data+0x50>
			/* Compensate the temperature data */
			comp_data->temperature = compensate_temperature(uncomp_data, calib_data);
 80014c2:	6839      	ldr	r1, [r7, #0]
 80014c4:	68b8      	ldr	r0, [r7, #8]
 80014c6:	f000 fa1f 	bl	8001908 <compensate_temperature>
 80014ca:	4602      	mov	r2, r0
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	605a      	str	r2, [r3, #4]
		}
		if (sensor_comp & BME280_PRESS) {
 80014d0:	7bfb      	ldrb	r3, [r7, #15]
 80014d2:	f003 0301 	and.w	r3, r3, #1
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d006      	beq.n	80014e8 <bme280_compensate_data+0x68>
			/* Compensate the pressure data */
			comp_data->pressure = compensate_pressure(uncomp_data, calib_data);
 80014da:	6839      	ldr	r1, [r7, #0]
 80014dc:	68b8      	ldr	r0, [r7, #8]
 80014de:	f000 fa75 	bl	80019cc <compensate_pressure>
 80014e2:	4602      	mov	r2, r0
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	601a      	str	r2, [r3, #0]
		}
		if (sensor_comp & BME280_HUM) {
 80014e8:	7bfb      	ldrb	r3, [r7, #15]
 80014ea:	f003 0304 	and.w	r3, r3, #4
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d009      	beq.n	8001506 <bme280_compensate_data+0x86>
			/* Compensate the humidity data */
			comp_data->humidity = compensate_humidity(uncomp_data, calib_data);
 80014f2:	6839      	ldr	r1, [r7, #0]
 80014f4:	68b8      	ldr	r0, [r7, #8]
 80014f6:	f000 fe0d 	bl	8002114 <compensate_humidity>
 80014fa:	4602      	mov	r2, r0
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	609a      	str	r2, [r3, #8]
		if (sensor_comp & BME280_HUM) {
 8001500:	e001      	b.n	8001506 <bme280_compensate_data+0x86>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 8001502:	23ff      	movs	r3, #255	@ 0xff
 8001504:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8001506:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800150a:	4618      	mov	r0, r3
 800150c:	3718      	adds	r7, #24
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}

08001512 <set_osr_settings>:
 * @brief This internal API sets the oversampling settings for pressure,
 * temperature and humidity in the sensor.
 */
static int8_t set_osr_settings(uint8_t desired_settings, const struct bme280_settings *settings,
				const struct bme280_dev *dev)
{
 8001512:	b580      	push	{r7, lr}
 8001514:	b086      	sub	sp, #24
 8001516:	af00      	add	r7, sp, #0
 8001518:	4603      	mov	r3, r0
 800151a:	60b9      	str	r1, [r7, #8]
 800151c:	607a      	str	r2, [r7, #4]
 800151e:	73fb      	strb	r3, [r7, #15]
	int8_t rslt = BME280_W_INVALID_OSR_MACRO;
 8001520:	2301      	movs	r3, #1
 8001522:	75fb      	strb	r3, [r7, #23]

	if (desired_settings & BME280_OSR_HUM_SEL)
 8001524:	7bfb      	ldrb	r3, [r7, #15]
 8001526:	f003 0304 	and.w	r3, r3, #4
 800152a:	2b00      	cmp	r3, #0
 800152c:	d005      	beq.n	800153a <set_osr_settings+0x28>
		rslt = set_osr_humidity_settings(settings, dev);
 800152e:	6879      	ldr	r1, [r7, #4]
 8001530:	68b8      	ldr	r0, [r7, #8]
 8001532:	f000 f815 	bl	8001560 <set_osr_humidity_settings>
 8001536:	4603      	mov	r3, r0
 8001538:	75fb      	strb	r3, [r7, #23]
	if (desired_settings & (BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL))
 800153a:	7bfb      	ldrb	r3, [r7, #15]
 800153c:	f003 0303 	and.w	r3, r3, #3
 8001540:	2b00      	cmp	r3, #0
 8001542:	d007      	beq.n	8001554 <set_osr_settings+0x42>
		rslt = set_osr_press_temp_settings(desired_settings, settings, dev);
 8001544:	7bfb      	ldrb	r3, [r7, #15]
 8001546:	687a      	ldr	r2, [r7, #4]
 8001548:	68b9      	ldr	r1, [r7, #8]
 800154a:	4618      	mov	r0, r3
 800154c:	f000 f842 	bl	80015d4 <set_osr_press_temp_settings>
 8001550:	4603      	mov	r3, r0
 8001552:	75fb      	strb	r3, [r7, #23]

	return rslt;
 8001554:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001558:	4618      	mov	r0, r3
 800155a:	3718      	adds	r7, #24
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}

08001560 <set_osr_humidity_settings>:

/*!
 * @brief This API sets the humidity oversampling settings of the sensor.
 */
static int8_t set_osr_humidity_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b084      	sub	sp, #16
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
 8001568:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t ctrl_hum;
	uint8_t ctrl_meas;
	uint8_t reg_addr = BME280_CTRL_HUM_ADDR;
 800156a:	23f2      	movs	r3, #242	@ 0xf2
 800156c:	733b      	strb	r3, [r7, #12]

	ctrl_hum = settings->osr_h & BME280_CTRL_HUM_MSK;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	789b      	ldrb	r3, [r3, #2]
 8001572:	f003 0307 	and.w	r3, r3, #7
 8001576:	b2db      	uxtb	r3, r3
 8001578:	73bb      	strb	r3, [r7, #14]
	/* Write the humidity control value in the register */
	rslt = bme280_set_regs(&reg_addr, &ctrl_hum, 1, dev);
 800157a:	f107 010e 	add.w	r1, r7, #14
 800157e:	f107 000c 	add.w	r0, r7, #12
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	2201      	movs	r2, #1
 8001586:	f7ff fda2 	bl	80010ce <bme280_set_regs>
 800158a:	4603      	mov	r3, r0
 800158c:	73fb      	strb	r3, [r7, #15]
	/* Humidity related changes will be only effective after a
	   write operation to ctrl_meas register */
	if (rslt == BME280_OK) {
 800158e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d118      	bne.n	80015c8 <set_osr_humidity_settings+0x68>
		reg_addr = BME280_CTRL_MEAS_ADDR;
 8001596:	23f4      	movs	r3, #244	@ 0xf4
 8001598:	733b      	strb	r3, [r7, #12]
		rslt = bme280_get_regs(reg_addr, &ctrl_meas, 1, dev);
 800159a:	7b38      	ldrb	r0, [r7, #12]
 800159c:	f107 010d 	add.w	r1, r7, #13
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	2201      	movs	r2, #1
 80015a4:	f7ff fd63 	bl	800106e <bme280_get_regs>
 80015a8:	4603      	mov	r3, r0
 80015aa:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME280_OK)
 80015ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d109      	bne.n	80015c8 <set_osr_humidity_settings+0x68>
			rslt = bme280_set_regs(&reg_addr, &ctrl_meas, 1, dev);
 80015b4:	f107 010d 	add.w	r1, r7, #13
 80015b8:	f107 000c 	add.w	r0, r7, #12
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	2201      	movs	r2, #1
 80015c0:	f7ff fd85 	bl	80010ce <bme280_set_regs>
 80015c4:	4603      	mov	r3, r0
 80015c6:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 80015c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80015cc:	4618      	mov	r0, r3
 80015ce:	3710      	adds	r7, #16
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}

080015d4 <set_osr_press_temp_settings>:
 * @brief This API sets the pressure and/or temperature oversampling settings
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_osr_press_temp_settings(uint8_t desired_settings, const struct bme280_settings *settings,
						const struct bme280_dev *dev)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b086      	sub	sp, #24
 80015d8:	af00      	add	r7, sp, #0
 80015da:	4603      	mov	r3, r0
 80015dc:	60b9      	str	r1, [r7, #8]
 80015de:	607a      	str	r2, [r7, #4]
 80015e0:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint8_t reg_addr = BME280_CTRL_MEAS_ADDR;
 80015e2:	23f4      	movs	r3, #244	@ 0xf4
 80015e4:	75bb      	strb	r3, [r7, #22]
	uint8_t reg_data;

	rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 80015e6:	7db8      	ldrb	r0, [r7, #22]
 80015e8:	f107 0115 	add.w	r1, r7, #21
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2201      	movs	r2, #1
 80015f0:	f7ff fd3d 	bl	800106e <bme280_get_regs>
 80015f4:	4603      	mov	r3, r0
 80015f6:	75fb      	strb	r3, [r7, #23]

	if (rslt == BME280_OK) {
 80015f8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d11f      	bne.n	8001640 <set_osr_press_temp_settings+0x6c>
		if (desired_settings & BME280_OSR_PRESS_SEL)
 8001600:	7bfb      	ldrb	r3, [r7, #15]
 8001602:	f003 0301 	and.w	r3, r3, #1
 8001606:	2b00      	cmp	r3, #0
 8001608:	d005      	beq.n	8001616 <set_osr_press_temp_settings+0x42>
			fill_osr_press_settings(&reg_data, settings);
 800160a:	f107 0315 	add.w	r3, r7, #21
 800160e:	68b9      	ldr	r1, [r7, #8]
 8001610:	4618      	mov	r0, r3
 8001612:	f000 f88e 	bl	8001732 <fill_osr_press_settings>
		if (desired_settings & BME280_OSR_TEMP_SEL)
 8001616:	7bfb      	ldrb	r3, [r7, #15]
 8001618:	f003 0302 	and.w	r3, r3, #2
 800161c:	2b00      	cmp	r3, #0
 800161e:	d005      	beq.n	800162c <set_osr_press_temp_settings+0x58>
			fill_osr_temp_settings(&reg_data, settings);
 8001620:	f107 0315 	add.w	r3, r7, #21
 8001624:	68b9      	ldr	r1, [r7, #8]
 8001626:	4618      	mov	r0, r3
 8001628:	f000 f8a0 	bl	800176c <fill_osr_temp_settings>
		/* Write the oversampling settings in the register */
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 800162c:	f107 0115 	add.w	r1, r7, #21
 8001630:	f107 0016 	add.w	r0, r7, #22
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	2201      	movs	r2, #1
 8001638:	f7ff fd49 	bl	80010ce <bme280_set_regs>
 800163c:	4603      	mov	r3, r0
 800163e:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8001640:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001644:	4618      	mov	r0, r3
 8001646:	3718      	adds	r7, #24
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}

0800164c <set_filter_standby_settings>:
 * @brief This internal API sets the filter and/or standby duration settings
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_filter_standby_settings(uint8_t desired_settings, const struct bme280_settings *settings,
						const struct bme280_dev *dev)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b086      	sub	sp, #24
 8001650:	af00      	add	r7, sp, #0
 8001652:	4603      	mov	r3, r0
 8001654:	60b9      	str	r1, [r7, #8]
 8001656:	607a      	str	r2, [r7, #4]
 8001658:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint8_t reg_addr = BME280_CONFIG_ADDR;
 800165a:	23f5      	movs	r3, #245	@ 0xf5
 800165c:	75bb      	strb	r3, [r7, #22]
	uint8_t reg_data;

	rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 800165e:	7db8      	ldrb	r0, [r7, #22]
 8001660:	f107 0115 	add.w	r1, r7, #21
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	2201      	movs	r2, #1
 8001668:	f7ff fd01 	bl	800106e <bme280_get_regs>
 800166c:	4603      	mov	r3, r0
 800166e:	75fb      	strb	r3, [r7, #23]

	if (rslt == BME280_OK) {
 8001670:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d11f      	bne.n	80016b8 <set_filter_standby_settings+0x6c>
		if (desired_settings & BME280_FILTER_SEL)
 8001678:	7bfb      	ldrb	r3, [r7, #15]
 800167a:	f003 0308 	and.w	r3, r3, #8
 800167e:	2b00      	cmp	r3, #0
 8001680:	d005      	beq.n	800168e <set_filter_standby_settings+0x42>
			fill_filter_settings(&reg_data, settings);
 8001682:	f107 0315 	add.w	r3, r7, #21
 8001686:	68b9      	ldr	r1, [r7, #8]
 8001688:	4618      	mov	r0, r3
 800168a:	f000 f81b 	bl	80016c4 <fill_filter_settings>
		if (desired_settings & BME280_STANDBY_SEL)
 800168e:	7bfb      	ldrb	r3, [r7, #15]
 8001690:	f003 0310 	and.w	r3, r3, #16
 8001694:	2b00      	cmp	r3, #0
 8001696:	d005      	beq.n	80016a4 <set_filter_standby_settings+0x58>
			fill_standby_settings(&reg_data, settings);
 8001698:	f107 0315 	add.w	r3, r7, #21
 800169c:	68b9      	ldr	r1, [r7, #8]
 800169e:	4618      	mov	r0, r3
 80016a0:	f000 f82d 	bl	80016fe <fill_standby_settings>
		/* Write the oversampling settings in the register */
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 80016a4:	f107 0115 	add.w	r1, r7, #21
 80016a8:	f107 0016 	add.w	r0, r7, #22
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	2201      	movs	r2, #1
 80016b0:	f7ff fd0d 	bl	80010ce <bme280_set_regs>
 80016b4:	4603      	mov	r3, r0
 80016b6:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 80016b8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80016bc:	4618      	mov	r0, r3
 80016be:	3718      	adds	r7, #24
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}

080016c4 <fill_filter_settings>:
/*!
 * @brief This internal API fills the filter settings provided by the user
 * in the data buffer so as to write in the sensor.
 */
static void fill_filter_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 80016c4:	b480      	push	{r7}
 80016c6:	b083      	sub	sp, #12
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
 80016cc:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_FILTER, settings->filter);
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	781b      	ldrb	r3, [r3, #0]
 80016d2:	b25b      	sxtb	r3, r3
 80016d4:	f023 031c 	bic.w	r3, r3, #28
 80016d8:	b25a      	sxtb	r2, r3
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	78db      	ldrb	r3, [r3, #3]
 80016de:	009b      	lsls	r3, r3, #2
 80016e0:	b25b      	sxtb	r3, r3
 80016e2:	f003 031c 	and.w	r3, r3, #28
 80016e6:	b25b      	sxtb	r3, r3
 80016e8:	4313      	orrs	r3, r2
 80016ea:	b25b      	sxtb	r3, r3
 80016ec:	b2da      	uxtb	r2, r3
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	701a      	strb	r2, [r3, #0]
}
 80016f2:	bf00      	nop
 80016f4:	370c      	adds	r7, #12
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr

080016fe <fill_standby_settings>:
/*!
 * @brief This internal API fills the standby duration settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_standby_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 80016fe:	b480      	push	{r7}
 8001700:	b083      	sub	sp, #12
 8001702:	af00      	add	r7, sp, #0
 8001704:	6078      	str	r0, [r7, #4]
 8001706:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_STANDBY, settings->standby_time);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	b25b      	sxtb	r3, r3
 800170e:	f003 031f 	and.w	r3, r3, #31
 8001712:	b25a      	sxtb	r2, r3
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	791b      	ldrb	r3, [r3, #4]
 8001718:	015b      	lsls	r3, r3, #5
 800171a:	b25b      	sxtb	r3, r3
 800171c:	4313      	orrs	r3, r2
 800171e:	b25b      	sxtb	r3, r3
 8001720:	b2da      	uxtb	r2, r3
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	701a      	strb	r2, [r3, #0]
}
 8001726:	bf00      	nop
 8001728:	370c      	adds	r7, #12
 800172a:	46bd      	mov	sp, r7
 800172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001730:	4770      	bx	lr

08001732 <fill_osr_press_settings>:
/*!
 * @brief This internal API fills the pressure oversampling settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_press_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8001732:	b480      	push	{r7}
 8001734:	b083      	sub	sp, #12
 8001736:	af00      	add	r7, sp, #0
 8001738:	6078      	str	r0, [r7, #4]
 800173a:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_PRESS, settings->osr_p);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	781b      	ldrb	r3, [r3, #0]
 8001740:	b25b      	sxtb	r3, r3
 8001742:	f023 031c 	bic.w	r3, r3, #28
 8001746:	b25a      	sxtb	r2, r3
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	009b      	lsls	r3, r3, #2
 800174e:	b25b      	sxtb	r3, r3
 8001750:	f003 031c 	and.w	r3, r3, #28
 8001754:	b25b      	sxtb	r3, r3
 8001756:	4313      	orrs	r3, r2
 8001758:	b25b      	sxtb	r3, r3
 800175a:	b2da      	uxtb	r2, r3
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	701a      	strb	r2, [r3, #0]
}
 8001760:	bf00      	nop
 8001762:	370c      	adds	r7, #12
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr

0800176c <fill_osr_temp_settings>:
/*!
 * @brief This internal API fills the temperature oversampling settings
 * provided by the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_temp_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 800176c:	b480      	push	{r7}
 800176e:	b083      	sub	sp, #12
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
 8001774:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_TEMP, settings->osr_t);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	b25b      	sxtb	r3, r3
 800177c:	f003 031f 	and.w	r3, r3, #31
 8001780:	b25a      	sxtb	r2, r3
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	785b      	ldrb	r3, [r3, #1]
 8001786:	015b      	lsls	r3, r3, #5
 8001788:	b25b      	sxtb	r3, r3
 800178a:	4313      	orrs	r3, r2
 800178c:	b25b      	sxtb	r3, r3
 800178e:	b2da      	uxtb	r2, r3
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	701a      	strb	r2, [r3, #0]
}
 8001794:	bf00      	nop
 8001796:	370c      	adds	r7, #12
 8001798:	46bd      	mov	sp, r7
 800179a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179e:	4770      	bx	lr

080017a0 <parse_device_settings>:
 * @brief This internal API parse the oversampling(pressure, temperature
 * and humidity), filter and standby duration settings and store in the
 * device structure.
 */
static void parse_device_settings(const uint8_t *reg_data, struct bme280_settings *settings)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b083      	sub	sp, #12
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
 80017a8:	6039      	str	r1, [r7, #0]
	settings->osr_h = BME280_GET_BITS_POS_0(reg_data[0], BME280_CTRL_HUM);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	781b      	ldrb	r3, [r3, #0]
 80017ae:	f003 0307 	and.w	r3, r3, #7
 80017b2:	b2da      	uxtb	r2, r3
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	709a      	strb	r2, [r3, #2]
	settings->osr_p = BME280_GET_BITS(reg_data[2], BME280_CTRL_PRESS);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	3302      	adds	r3, #2
 80017bc:	781b      	ldrb	r3, [r3, #0]
 80017be:	109b      	asrs	r3, r3, #2
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	f003 0307 	and.w	r3, r3, #7
 80017c6:	b2da      	uxtb	r2, r3
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	701a      	strb	r2, [r3, #0]
	settings->osr_t = BME280_GET_BITS(reg_data[2], BME280_CTRL_TEMP);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	3302      	adds	r3, #2
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	095b      	lsrs	r3, r3, #5
 80017d4:	b2da      	uxtb	r2, r3
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	705a      	strb	r2, [r3, #1]
	settings->filter = BME280_GET_BITS(reg_data[3], BME280_FILTER);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	3303      	adds	r3, #3
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	109b      	asrs	r3, r3, #2
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	f003 0307 	and.w	r3, r3, #7
 80017e8:	b2da      	uxtb	r2, r3
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	70da      	strb	r2, [r3, #3]
	settings->standby_time = BME280_GET_BITS(reg_data[3], BME280_STANDBY);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	3303      	adds	r3, #3
 80017f2:	781b      	ldrb	r3, [r3, #0]
 80017f4:	095b      	lsrs	r3, r3, #5
 80017f6:	b2da      	uxtb	r2, r3
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	711a      	strb	r2, [r3, #4]
}
 80017fc:	bf00      	nop
 80017fe:	370c      	adds	r7, #12
 8001800:	46bd      	mov	sp, r7
 8001802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001806:	4770      	bx	lr

08001808 <write_power_mode>:
/*!
 * @brief This internal API writes the power mode in the sensor.
 */
static int8_t write_power_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b084      	sub	sp, #16
 800180c:	af00      	add	r7, sp, #0
 800180e:	4603      	mov	r3, r0
 8001810:	6039      	str	r1, [r7, #0]
 8001812:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t reg_addr = BME280_PWR_CTRL_ADDR;
 8001814:	23f4      	movs	r3, #244	@ 0xf4
 8001816:	73bb      	strb	r3, [r7, #14]
	/* Variable to store the value read from power mode register */
	uint8_t sensor_mode_reg_val;

	/* Read the power mode register */
	rslt = bme280_get_regs(reg_addr, &sensor_mode_reg_val, 1, dev);
 8001818:	7bb8      	ldrb	r0, [r7, #14]
 800181a:	f107 010d 	add.w	r1, r7, #13
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	2201      	movs	r2, #1
 8001822:	f7ff fc24 	bl	800106e <bme280_get_regs>
 8001826:	4603      	mov	r3, r0
 8001828:	73fb      	strb	r3, [r7, #15]
	/* Set the power mode */
	if (rslt == BME280_OK) {
 800182a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d117      	bne.n	8001862 <write_power_mode+0x5a>
		sensor_mode_reg_val = BME280_SET_BITS_POS_0(sensor_mode_reg_val, BME280_SENSOR_MODE, sensor_mode);
 8001832:	7b7b      	ldrb	r3, [r7, #13]
 8001834:	b25b      	sxtb	r3, r3
 8001836:	f023 0303 	bic.w	r3, r3, #3
 800183a:	b25a      	sxtb	r2, r3
 800183c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001840:	f003 0303 	and.w	r3, r3, #3
 8001844:	b25b      	sxtb	r3, r3
 8001846:	4313      	orrs	r3, r2
 8001848:	b25b      	sxtb	r3, r3
 800184a:	b2db      	uxtb	r3, r3
 800184c:	737b      	strb	r3, [r7, #13]
		/* Write the power mode in the register */
		rslt = bme280_set_regs(&reg_addr, &sensor_mode_reg_val, 1, dev);
 800184e:	f107 010d 	add.w	r1, r7, #13
 8001852:	f107 000e 	add.w	r0, r7, #14
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	2201      	movs	r2, #1
 800185a:	f7ff fc38 	bl	80010ce <bme280_set_regs>
 800185e:	4603      	mov	r3, r0
 8001860:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8001862:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001866:	4618      	mov	r0, r3
 8001868:	3710      	adds	r7, #16
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}

0800186e <put_device_to_sleep>:

/*!
 * @brief This internal API puts the device to sleep mode.
 */
static int8_t put_device_to_sleep(const struct bme280_dev *dev)
{
 800186e:	b580      	push	{r7, lr}
 8001870:	b086      	sub	sp, #24
 8001872:	af00      	add	r7, sp, #0
 8001874:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_data[4];
	struct bme280_settings settings;

	rslt = bme280_get_regs(BME280_CTRL_HUM_ADDR, reg_data, 4, dev);
 8001876:	f107 0110 	add.w	r1, r7, #16
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2204      	movs	r2, #4
 800187e:	20f2      	movs	r0, #242	@ 0xf2
 8001880:	f7ff fbf5 	bl	800106e <bme280_get_regs>
 8001884:	4603      	mov	r3, r0
 8001886:	75fb      	strb	r3, [r7, #23]
	if (rslt == BME280_OK) {
 8001888:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d118      	bne.n	80018c2 <put_device_to_sleep+0x54>
		parse_device_settings(reg_data, &settings);
 8001890:	f107 0208 	add.w	r2, r7, #8
 8001894:	f107 0310 	add.w	r3, r7, #16
 8001898:	4611      	mov	r1, r2
 800189a:	4618      	mov	r0, r3
 800189c:	f7ff ff80 	bl	80017a0 <parse_device_settings>
		rslt = bme280_soft_reset(dev);
 80018a0:	6878      	ldr	r0, [r7, #4]
 80018a2:	f7ff fd39 	bl	8001318 <bme280_soft_reset>
 80018a6:	4603      	mov	r3, r0
 80018a8:	75fb      	strb	r3, [r7, #23]
		if (rslt == BME280_OK)
 80018aa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d107      	bne.n	80018c2 <put_device_to_sleep+0x54>
			rslt = reload_device_settings(&settings, dev);
 80018b2:	f107 0308 	add.w	r3, r7, #8
 80018b6:	6879      	ldr	r1, [r7, #4]
 80018b8:	4618      	mov	r0, r3
 80018ba:	f000 f808 	bl	80018ce <reload_device_settings>
 80018be:	4603      	mov	r3, r0
 80018c0:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 80018c2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	3718      	adds	r7, #24
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}

080018ce <reload_device_settings>:
/*!
 * @brief This internal API reloads the already existing device settings in
 * the sensor after soft reset.
 */
static int8_t reload_device_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 80018ce:	b580      	push	{r7, lr}
 80018d0:	b084      	sub	sp, #16
 80018d2:	af00      	add	r7, sp, #0
 80018d4:	6078      	str	r0, [r7, #4]
 80018d6:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	rslt = set_osr_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 80018d8:	683a      	ldr	r2, [r7, #0]
 80018da:	6879      	ldr	r1, [r7, #4]
 80018dc:	201f      	movs	r0, #31
 80018de:	f7ff fe18 	bl	8001512 <set_osr_settings>
 80018e2:	4603      	mov	r3, r0
 80018e4:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME280_OK)
 80018e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d106      	bne.n	80018fc <reload_device_settings+0x2e>
		rslt = set_filter_standby_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 80018ee:	683a      	ldr	r2, [r7, #0]
 80018f0:	6879      	ldr	r1, [r7, #4]
 80018f2:	201f      	movs	r0, #31
 80018f4:	f7ff feaa 	bl	800164c <set_filter_standby_settings>
 80018f8:	4603      	mov	r3, r0
 80018fa:	73fb      	strb	r3, [r7, #15]

	return rslt;
 80018fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001900:	4618      	mov	r0, r3
 8001902:	3710      	adds	r7, #16
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}

08001908 <compensate_temperature>:
 * @brief This internal API is used to compensate the raw temperature data and
 * return the compensated temperature data in integer data type.
 */
static int32_t compensate_temperature(const struct bme280_uncomp_data *uncomp_data,
						struct bme280_calib_data *calib_data)
{
 8001908:	b480      	push	{r7}
 800190a:	b089      	sub	sp, #36	@ 0x24
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
 8001910:	6039      	str	r1, [r7, #0]
	int32_t var1;
	int32_t var2;
	int32_t temperature;
	int32_t temperature_min = -4000;
 8001912:	4b2d      	ldr	r3, [pc, #180]	@ (80019c8 <compensate_temperature+0xc0>)
 8001914:	61bb      	str	r3, [r7, #24]
	int32_t temperature_max = 8500;
 8001916:	f242 1334 	movw	r3, #8500	@ 0x2134
 800191a:	617b      	str	r3, [r7, #20]

	var1 = (int32_t)((uncomp_data->temperature / 8) - ((int32_t)calib_data->dig_T1 * 2));
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	08db      	lsrs	r3, r3, #3
 8001922:	683a      	ldr	r2, [r7, #0]
 8001924:	8812      	ldrh	r2, [r2, #0]
 8001926:	0052      	lsls	r2, r2, #1
 8001928:	1a9b      	subs	r3, r3, r2
 800192a:	613b      	str	r3, [r7, #16]
	var1 = (var1 * ((int32_t)calib_data->dig_T2)) / 2048;
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001932:	461a      	mov	r2, r3
 8001934:	693b      	ldr	r3, [r7, #16]
 8001936:	fb02 f303 	mul.w	r3, r2, r3
 800193a:	2b00      	cmp	r3, #0
 800193c:	da01      	bge.n	8001942 <compensate_temperature+0x3a>
 800193e:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 8001942:	12db      	asrs	r3, r3, #11
 8001944:	613b      	str	r3, [r7, #16]
	var2 = (int32_t)((uncomp_data->temperature / 16) - ((int32_t)calib_data->dig_T1));
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	091b      	lsrs	r3, r3, #4
 800194c:	683a      	ldr	r2, [r7, #0]
 800194e:	8812      	ldrh	r2, [r2, #0]
 8001950:	1a9b      	subs	r3, r3, r2
 8001952:	60fb      	str	r3, [r7, #12]
	var2 = (((var2 * var2) / 4096) * ((int32_t)calib_data->dig_T3)) / 16384;
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	fb03 f303 	mul.w	r3, r3, r3
 800195a:	2b00      	cmp	r3, #0
 800195c:	da01      	bge.n	8001962 <compensate_temperature+0x5a>
 800195e:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8001962:	131b      	asrs	r3, r3, #12
 8001964:	461a      	mov	r2, r3
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800196c:	fb02 f303 	mul.w	r3, r2, r3
 8001970:	2b00      	cmp	r3, #0
 8001972:	da02      	bge.n	800197a <compensate_temperature+0x72>
 8001974:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 8001978:	333f      	adds	r3, #63	@ 0x3f
 800197a:	139b      	asrs	r3, r3, #14
 800197c:	60fb      	str	r3, [r7, #12]
	calib_data->t_fine = var1 + var2;
 800197e:	693a      	ldr	r2, [r7, #16]
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	441a      	add	r2, r3
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	625a      	str	r2, [r3, #36]	@ 0x24
	temperature = (calib_data->t_fine * 5 + 128) / 256;
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800198c:	4613      	mov	r3, r2
 800198e:	009b      	lsls	r3, r3, #2
 8001990:	4413      	add	r3, r2
 8001992:	3380      	adds	r3, #128	@ 0x80
 8001994:	2b00      	cmp	r3, #0
 8001996:	da00      	bge.n	800199a <compensate_temperature+0x92>
 8001998:	33ff      	adds	r3, #255	@ 0xff
 800199a:	121b      	asrs	r3, r3, #8
 800199c:	61fb      	str	r3, [r7, #28]

	if (temperature < temperature_min)
 800199e:	69fa      	ldr	r2, [r7, #28]
 80019a0:	69bb      	ldr	r3, [r7, #24]
 80019a2:	429a      	cmp	r2, r3
 80019a4:	da02      	bge.n	80019ac <compensate_temperature+0xa4>
		temperature = temperature_min;
 80019a6:	69bb      	ldr	r3, [r7, #24]
 80019a8:	61fb      	str	r3, [r7, #28]
 80019aa:	e005      	b.n	80019b8 <compensate_temperature+0xb0>
	else if (temperature > temperature_max)
 80019ac:	69fa      	ldr	r2, [r7, #28]
 80019ae:	697b      	ldr	r3, [r7, #20]
 80019b0:	429a      	cmp	r2, r3
 80019b2:	dd01      	ble.n	80019b8 <compensate_temperature+0xb0>
		temperature = temperature_max;
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	61fb      	str	r3, [r7, #28]

	return temperature;
 80019b8:	69fb      	ldr	r3, [r7, #28]
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	3724      	adds	r7, #36	@ 0x24
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop
 80019c8:	fffff060 	.word	0xfffff060

080019cc <compensate_pressure>:
 * return the compensated pressure data in integer data type with higher
 * accuracy.
 */
static uint32_t compensate_pressure(const struct bme280_uncomp_data *uncomp_data,
						const struct bme280_calib_data *calib_data)
{
 80019cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80019d0:	b0ea      	sub	sp, #424	@ 0x1a8
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	f8c7 0174 	str.w	r0, [r7, #372]	@ 0x174
 80019d8:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
	int64_t var1;
	int64_t var2;
	int64_t var3;
	int64_t var4;
	uint32_t pressure;
	uint32_t pressure_min = 3000000;
 80019dc:	4bbf      	ldr	r3, [pc, #764]	@ (8001cdc <compensate_pressure+0x310>)
 80019de:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
	uint32_t pressure_max = 11000000;
 80019e2:	4bbf      	ldr	r3, [pc, #764]	@ (8001ce0 <compensate_pressure+0x314>)
 80019e4:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c

	var1 = ((int64_t)calib_data->t_fine) - 128000;
 80019e8:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 80019ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019ee:	17da      	asrs	r2, r3, #31
 80019f0:	4698      	mov	r8, r3
 80019f2:	4691      	mov	r9, r2
 80019f4:	f5b8 3afa 	subs.w	sl, r8, #128000	@ 0x1f400
 80019f8:	f149 3bff 	adc.w	fp, r9, #4294967295
 80019fc:	e9c7 ab64 	strd	sl, fp, [r7, #400]	@ 0x190
	var2 = var1 * var1 * (int64_t)calib_data->dig_P6;
 8001a00:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001a04:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001a08:	fb03 f102 	mul.w	r1, r3, r2
 8001a0c:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001a10:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001a14:	fb02 f303 	mul.w	r3, r2, r3
 8001a18:	18ca      	adds	r2, r1, r3
 8001a1a:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001a1e:	fba3 4503 	umull	r4, r5, r3, r3
 8001a22:	1953      	adds	r3, r2, r5
 8001a24:	461d      	mov	r5, r3
 8001a26:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001a2a:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001a2e:	b21b      	sxth	r3, r3
 8001a30:	17da      	asrs	r2, r3, #31
 8001a32:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8001a36:	f8c7 2124 	str.w	r2, [r7, #292]	@ 0x124
 8001a3a:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	@ 0x120
 8001a3e:	4603      	mov	r3, r0
 8001a40:	fb03 f205 	mul.w	r2, r3, r5
 8001a44:	460b      	mov	r3, r1
 8001a46:	fb04 f303 	mul.w	r3, r4, r3
 8001a4a:	4413      	add	r3, r2
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	fba4 1202 	umull	r1, r2, r4, r2
 8001a52:	f8c7 212c 	str.w	r2, [r7, #300]	@ 0x12c
 8001a56:	460a      	mov	r2, r1
 8001a58:	f8c7 2128 	str.w	r2, [r7, #296]	@ 0x128
 8001a5c:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8001a60:	4413      	add	r3, r2
 8001a62:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8001a66:	e9d7 344a 	ldrd	r3, r4, [r7, #296]	@ 0x128
 8001a6a:	e9c7 3462 	strd	r3, r4, [r7, #392]	@ 0x188
 8001a6e:	e9c7 3462 	strd	r3, r4, [r7, #392]	@ 0x188
	var2 = var2 + ((var1 * (int64_t)calib_data->dig_P5) * 131072);
 8001a72:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001a76:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001a7a:	b21b      	sxth	r3, r3
 8001a7c:	17da      	asrs	r2, r3, #31
 8001a7e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8001a82:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 8001a86:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001a8a:	e9d7 4546 	ldrd	r4, r5, [r7, #280]	@ 0x118
 8001a8e:	462a      	mov	r2, r5
 8001a90:	fb02 f203 	mul.w	r2, r2, r3
 8001a94:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001a98:	4621      	mov	r1, r4
 8001a9a:	fb01 f303 	mul.w	r3, r1, r3
 8001a9e:	441a      	add	r2, r3
 8001aa0:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001aa4:	4621      	mov	r1, r4
 8001aa6:	fba3 1301 	umull	r1, r3, r3, r1
 8001aaa:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
 8001aae:	460b      	mov	r3, r1
 8001ab0:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8001ab4:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8001ab8:	18d3      	adds	r3, r2, r3
 8001aba:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
 8001abe:	f04f 0000 	mov.w	r0, #0
 8001ac2:	f04f 0100 	mov.w	r1, #0
 8001ac6:	e9d7 455a 	ldrd	r4, r5, [r7, #360]	@ 0x168
 8001aca:	462b      	mov	r3, r5
 8001acc:	0459      	lsls	r1, r3, #17
 8001ace:	4623      	mov	r3, r4
 8001ad0:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8001ad4:	4623      	mov	r3, r4
 8001ad6:	0458      	lsls	r0, r3, #17
 8001ad8:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	@ 0x188
 8001adc:	1814      	adds	r4, r2, r0
 8001ade:	f8c7 40a8 	str.w	r4, [r7, #168]	@ 0xa8
 8001ae2:	414b      	adcs	r3, r1
 8001ae4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8001ae8:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	@ 0xa8
 8001aec:	e9c7 3462 	strd	r3, r4, [r7, #392]	@ 0x188
	var2 = var2 + (((int64_t)calib_data->dig_P4) * 34359738368);
 8001af0:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001af4:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001af8:	b21b      	sxth	r3, r3
 8001afa:	17da      	asrs	r2, r3, #31
 8001afc:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8001b00:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
 8001b04:	f04f 0000 	mov.w	r0, #0
 8001b08:	f04f 0100 	mov.w	r1, #0
 8001b0c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001b10:	00d9      	lsls	r1, r3, #3
 8001b12:	2000      	movs	r0, #0
 8001b14:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	@ 0x188
 8001b18:	1814      	adds	r4, r2, r0
 8001b1a:	f8c7 40a0 	str.w	r4, [r7, #160]	@ 0xa0
 8001b1e:	414b      	adcs	r3, r1
 8001b20:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8001b24:	e9d7 3428 	ldrd	r3, r4, [r7, #160]	@ 0xa0
 8001b28:	e9c7 3462 	strd	r3, r4, [r7, #392]	@ 0x188
	var1 = ((var1 * var1 * (int64_t)calib_data->dig_P3) / 256) + ((var1 * ((int64_t)calib_data->dig_P2) * 4096));
 8001b2c:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001b30:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001b34:	fb03 f102 	mul.w	r1, r3, r2
 8001b38:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001b3c:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001b40:	fb02 f303 	mul.w	r3, r2, r3
 8001b44:	18ca      	adds	r2, r1, r3
 8001b46:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001b4a:	fba3 1303 	umull	r1, r3, r3, r3
 8001b4e:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8001b52:	460b      	mov	r3, r1
 8001b54:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8001b58:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001b5c:	18d3      	adds	r3, r2, r3
 8001b5e:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8001b62:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001b66:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001b6a:	b21b      	sxth	r3, r3
 8001b6c:	17da      	asrs	r2, r3, #31
 8001b6e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8001b72:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
 8001b76:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	@ 0x160
 8001b7a:	462b      	mov	r3, r5
 8001b7c:	e9d7 8942 	ldrd	r8, r9, [r7, #264]	@ 0x108
 8001b80:	4642      	mov	r2, r8
 8001b82:	fb02 f203 	mul.w	r2, r2, r3
 8001b86:	464b      	mov	r3, r9
 8001b88:	4621      	mov	r1, r4
 8001b8a:	fb01 f303 	mul.w	r3, r1, r3
 8001b8e:	4413      	add	r3, r2
 8001b90:	4622      	mov	r2, r4
 8001b92:	4641      	mov	r1, r8
 8001b94:	fba2 1201 	umull	r1, r2, r2, r1
 8001b98:	f8c7 215c 	str.w	r2, [r7, #348]	@ 0x15c
 8001b9c:	460a      	mov	r2, r1
 8001b9e:	f8c7 2158 	str.w	r2, [r7, #344]	@ 0x158
 8001ba2:	f8d7 215c 	ldr.w	r2, [r7, #348]	@ 0x15c
 8001ba6:	4413      	add	r3, r2
 8001ba8:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 8001bac:	e9d7 2356 	ldrd	r2, r3, [r7, #344]	@ 0x158
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	da09      	bge.n	8001bc8 <compensate_pressure+0x1fc>
 8001bb4:	f112 01ff 	adds.w	r1, r2, #255	@ 0xff
 8001bb8:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 8001bbc:	f143 0300 	adc.w	r3, r3, #0
 8001bc0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8001bc4:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8001bc8:	f04f 0000 	mov.w	r0, #0
 8001bcc:	f04f 0100 	mov.w	r1, #0
 8001bd0:	0a10      	lsrs	r0, r2, #8
 8001bd2:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001bd6:	1219      	asrs	r1, r3, #8
 8001bd8:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001bdc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001be0:	b21b      	sxth	r3, r3
 8001be2:	17da      	asrs	r2, r3, #31
 8001be4:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8001be8:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 8001bec:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001bf0:	e9d7 8940 	ldrd	r8, r9, [r7, #256]	@ 0x100
 8001bf4:	464a      	mov	r2, r9
 8001bf6:	fb02 f203 	mul.w	r2, r2, r3
 8001bfa:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001bfe:	4644      	mov	r4, r8
 8001c00:	fb04 f303 	mul.w	r3, r4, r3
 8001c04:	441a      	add	r2, r3
 8001c06:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001c0a:	4644      	mov	r4, r8
 8001c0c:	fba3 4304 	umull	r4, r3, r3, r4
 8001c10:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8001c14:	4623      	mov	r3, r4
 8001c16:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8001c1a:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8001c1e:	18d3      	adds	r3, r2, r3
 8001c20:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8001c24:	f04f 0200 	mov.w	r2, #0
 8001c28:	f04f 0300 	mov.w	r3, #0
 8001c2c:	e9d7 8954 	ldrd	r8, r9, [r7, #336]	@ 0x150
 8001c30:	464c      	mov	r4, r9
 8001c32:	0323      	lsls	r3, r4, #12
 8001c34:	4644      	mov	r4, r8
 8001c36:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8001c3a:	4644      	mov	r4, r8
 8001c3c:	0322      	lsls	r2, r4, #12
 8001c3e:	1884      	adds	r4, r0, r2
 8001c40:	f8c7 4090 	str.w	r4, [r7, #144]	@ 0x90
 8001c44:	eb41 0303 	adc.w	r3, r1, r3
 8001c48:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001c4c:	e9d7 3424 	ldrd	r3, r4, [r7, #144]	@ 0x90
 8001c50:	e9c7 3464 	strd	r3, r4, [r7, #400]	@ 0x190
	var3 = ((int64_t)1) * 140737488355328;
 8001c54:	f04f 0200 	mov.w	r2, #0
 8001c58:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001c5c:	e9c7 2360 	strd	r2, r3, [r7, #384]	@ 0x180
	var1 = (var3 + var1) * ((int64_t)calib_data->dig_P1) / 8589934592;
 8001c60:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	@ 0x180
 8001c64:	e9d7 2364 	ldrd	r2, r3, [r7, #400]	@ 0x190
 8001c68:	1884      	adds	r4, r0, r2
 8001c6a:	f8c7 40f8 	str.w	r4, [r7, #248]	@ 0xf8
 8001c6e:	eb41 0303 	adc.w	r3, r1, r3
 8001c72:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001c76:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001c7a:	88db      	ldrh	r3, [r3, #6]
 8001c7c:	b29b      	uxth	r3, r3
 8001c7e:	2200      	movs	r2, #0
 8001c80:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8001c84:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8001c88:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 8001c8c:	462b      	mov	r3, r5
 8001c8e:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	@ 0xf0
 8001c92:	4642      	mov	r2, r8
 8001c94:	fb02 f203 	mul.w	r2, r2, r3
 8001c98:	464b      	mov	r3, r9
 8001c9a:	4621      	mov	r1, r4
 8001c9c:	fb01 f303 	mul.w	r3, r1, r3
 8001ca0:	4413      	add	r3, r2
 8001ca2:	4622      	mov	r2, r4
 8001ca4:	4641      	mov	r1, r8
 8001ca6:	fba2 1201 	umull	r1, r2, r2, r1
 8001caa:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8001cae:	460a      	mov	r2, r1
 8001cb0:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8001cb4:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8001cb8:	4413      	add	r3, r2
 8001cba:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8001cbe:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	da0e      	bge.n	8001ce4 <compensate_pressure+0x318>
 8001cc6:	1e51      	subs	r1, r2, #1
 8001cc8:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 8001ccc:	f143 0301 	adc.w	r3, r3, #1
 8001cd0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001cd4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001cd8:	e004      	b.n	8001ce4 <compensate_pressure+0x318>
 8001cda:	bf00      	nop
 8001cdc:	002dc6c0 	.word	0x002dc6c0
 8001ce0:	00a7d8c0 	.word	0x00a7d8c0
 8001ce4:	f04f 0000 	mov.w	r0, #0
 8001ce8:	f04f 0100 	mov.w	r1, #0
 8001cec:	1058      	asrs	r0, r3, #1
 8001cee:	17d9      	asrs	r1, r3, #31
 8001cf0:	e9c7 0164 	strd	r0, r1, [r7, #400]	@ 0x190

	/* To avoid divide by zero exception */
	if (var1 != 0) {
 8001cf4:	e9d7 2364 	ldrd	r2, r3, [r7, #400]	@ 0x190
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	f000 81fc 	beq.w	80020f6 <compensate_pressure+0x72a>
		var4 = 1048576 - uncomp_data->pressure;
 8001cfe:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8001d08:	2200      	movs	r2, #0
 8001d0a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001d0e:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001d12:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	@ 0x80
 8001d16:	e9c7 345e 	strd	r3, r4, [r7, #376]	@ 0x178
		var4 = (((var4 * 2147483648) - var2) * 3125) / var1;
 8001d1a:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	@ 0x178
 8001d1e:	f04f 0000 	mov.w	r0, #0
 8001d22:	f04f 0100 	mov.w	r1, #0
 8001d26:	07d9      	lsls	r1, r3, #31
 8001d28:	ea41 0152 	orr.w	r1, r1, r2, lsr #1
 8001d2c:	07d0      	lsls	r0, r2, #31
 8001d2e:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	@ 0x188
 8001d32:	1a84      	subs	r4, r0, r2
 8001d34:	f8c7 40e8 	str.w	r4, [r7, #232]	@ 0xe8
 8001d38:	eb61 0303 	sbc.w	r3, r1, r3
 8001d3c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001d40:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8001d44:	4622      	mov	r2, r4
 8001d46:	462b      	mov	r3, r5
 8001d48:	1891      	adds	r1, r2, r2
 8001d4a:	67b9      	str	r1, [r7, #120]	@ 0x78
 8001d4c:	415b      	adcs	r3, r3
 8001d4e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001d50:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8001d54:	4621      	mov	r1, r4
 8001d56:	1851      	adds	r1, r2, r1
 8001d58:	6739      	str	r1, [r7, #112]	@ 0x70
 8001d5a:	4629      	mov	r1, r5
 8001d5c:	414b      	adcs	r3, r1
 8001d5e:	677b      	str	r3, [r7, #116]	@ 0x74
 8001d60:	f04f 0200 	mov.w	r2, #0
 8001d64:	f04f 0300 	mov.w	r3, #0
 8001d68:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8001d6c:	4649      	mov	r1, r9
 8001d6e:	018b      	lsls	r3, r1, #6
 8001d70:	4641      	mov	r1, r8
 8001d72:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001d76:	4641      	mov	r1, r8
 8001d78:	018a      	lsls	r2, r1, #6
 8001d7a:	4641      	mov	r1, r8
 8001d7c:	1889      	adds	r1, r1, r2
 8001d7e:	66b9      	str	r1, [r7, #104]	@ 0x68
 8001d80:	4649      	mov	r1, r9
 8001d82:	eb43 0101 	adc.w	r1, r3, r1
 8001d86:	66f9      	str	r1, [r7, #108]	@ 0x6c
 8001d88:	f04f 0200 	mov.w	r2, #0
 8001d8c:	f04f 0300 	mov.w	r3, #0
 8001d90:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 8001d94:	4649      	mov	r1, r9
 8001d96:	008b      	lsls	r3, r1, #2
 8001d98:	4641      	mov	r1, r8
 8001d9a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001d9e:	4641      	mov	r1, r8
 8001da0:	008a      	lsls	r2, r1, #2
 8001da2:	4610      	mov	r0, r2
 8001da4:	4619      	mov	r1, r3
 8001da6:	4603      	mov	r3, r0
 8001da8:	4622      	mov	r2, r4
 8001daa:	189b      	adds	r3, r3, r2
 8001dac:	663b      	str	r3, [r7, #96]	@ 0x60
 8001dae:	460b      	mov	r3, r1
 8001db0:	462a      	mov	r2, r5
 8001db2:	eb42 0303 	adc.w	r3, r2, r3
 8001db6:	667b      	str	r3, [r7, #100]	@ 0x64
 8001db8:	f04f 0200 	mov.w	r2, #0
 8001dbc:	f04f 0300 	mov.w	r3, #0
 8001dc0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8001dc4:	4649      	mov	r1, r9
 8001dc6:	008b      	lsls	r3, r1, #2
 8001dc8:	4641      	mov	r1, r8
 8001dca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001dce:	4641      	mov	r1, r8
 8001dd0:	008a      	lsls	r2, r1, #2
 8001dd2:	4610      	mov	r0, r2
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	4622      	mov	r2, r4
 8001dda:	189b      	adds	r3, r3, r2
 8001ddc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8001de0:	462b      	mov	r3, r5
 8001de2:	460a      	mov	r2, r1
 8001de4:	eb42 0303 	adc.w	r3, r2, r3
 8001de8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001dec:	e9d7 2364 	ldrd	r2, r3, [r7, #400]	@ 0x190
 8001df0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8001df4:	f7fe ff28 	bl	8000c48 <__aeabi_ldivmod>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	460b      	mov	r3, r1
 8001dfc:	e9c7 235e 	strd	r2, r3, [r7, #376]	@ 0x178
		var1 = (((int64_t)calib_data->dig_P9) * (var4 / 8192) * (var4 / 8192)) / 33554432;
 8001e00:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001e04:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001e08:	b21b      	sxth	r3, r3
 8001e0a:	17da      	asrs	r2, r3, #31
 8001e0c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8001e10:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001e14:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	@ 0x178
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	da08      	bge.n	8001e2e <compensate_pressure+0x462>
 8001e1c:	f641 71ff 	movw	r1, #8191	@ 0x1fff
 8001e20:	1851      	adds	r1, r2, r1
 8001e22:	65b9      	str	r1, [r7, #88]	@ 0x58
 8001e24:	f143 0300 	adc.w	r3, r3, #0
 8001e28:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001e2a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001e2e:	f04f 0000 	mov.w	r0, #0
 8001e32:	f04f 0100 	mov.w	r1, #0
 8001e36:	0b50      	lsrs	r0, r2, #13
 8001e38:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001e3c:	1359      	asrs	r1, r3, #13
 8001e3e:	4602      	mov	r2, r0
 8001e40:	460b      	mov	r3, r1
 8001e42:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001e46:	4629      	mov	r1, r5
 8001e48:	fb02 f001 	mul.w	r0, r2, r1
 8001e4c:	4621      	mov	r1, r4
 8001e4e:	fb01 f103 	mul.w	r1, r1, r3
 8001e52:	4401      	add	r1, r0
 8001e54:	4620      	mov	r0, r4
 8001e56:	fba0 2302 	umull	r2, r3, r0, r2
 8001e5a:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8001e5e:	4613      	mov	r3, r2
 8001e60:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8001e64:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8001e68:	18cb      	adds	r3, r1, r3
 8001e6a:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8001e6e:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	@ 0x178
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	da08      	bge.n	8001e88 <compensate_pressure+0x4bc>
 8001e76:	f641 71ff 	movw	r1, #8191	@ 0x1fff
 8001e7a:	1851      	adds	r1, r2, r1
 8001e7c:	6539      	str	r1, [r7, #80]	@ 0x50
 8001e7e:	f143 0300 	adc.w	r3, r3, #0
 8001e82:	657b      	str	r3, [r7, #84]	@ 0x54
 8001e84:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001e88:	f04f 0000 	mov.w	r0, #0
 8001e8c:	f04f 0100 	mov.w	r1, #0
 8001e90:	0b50      	lsrs	r0, r2, #13
 8001e92:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001e96:	1359      	asrs	r1, r3, #13
 8001e98:	4602      	mov	r2, r0
 8001e9a:	460b      	mov	r3, r1
 8001e9c:	e9d7 4550 	ldrd	r4, r5, [r7, #320]	@ 0x140
 8001ea0:	4629      	mov	r1, r5
 8001ea2:	fb02 f001 	mul.w	r0, r2, r1
 8001ea6:	4621      	mov	r1, r4
 8001ea8:	fb01 f103 	mul.w	r1, r1, r3
 8001eac:	4401      	add	r1, r0
 8001eae:	4620      	mov	r0, r4
 8001eb0:	fba0 2302 	umull	r2, r3, r0, r2
 8001eb4:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8001eb8:	4613      	mov	r3, r2
 8001eba:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8001ebe:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001ec2:	18cb      	adds	r3, r1, r3
 8001ec4:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8001ec8:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	@ 0x138
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	da08      	bge.n	8001ee2 <compensate_pressure+0x516>
 8001ed0:	f06f 417e 	mvn.w	r1, #4261412864	@ 0xfe000000
 8001ed4:	1851      	adds	r1, r2, r1
 8001ed6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8001ed8:	f143 0300 	adc.w	r3, r3, #0
 8001edc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001ede:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001ee2:	f04f 0000 	mov.w	r0, #0
 8001ee6:	f04f 0100 	mov.w	r1, #0
 8001eea:	0e50      	lsrs	r0, r2, #25
 8001eec:	ea40 10c3 	orr.w	r0, r0, r3, lsl #7
 8001ef0:	1659      	asrs	r1, r3, #25
 8001ef2:	e9c7 0164 	strd	r0, r1, [r7, #400]	@ 0x190
		var2 = (((int64_t)calib_data->dig_P8) * var4) / 524288;
 8001ef6:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001efa:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001efe:	b21b      	sxth	r3, r3
 8001f00:	17da      	asrs	r2, r3, #31
 8001f02:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001f06:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001f0a:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8001f0e:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8001f12:	462a      	mov	r2, r5
 8001f14:	fb02 f203 	mul.w	r2, r2, r3
 8001f18:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001f1c:	4621      	mov	r1, r4
 8001f1e:	fb01 f303 	mul.w	r3, r1, r3
 8001f22:	441a      	add	r2, r3
 8001f24:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8001f28:	4621      	mov	r1, r4
 8001f2a:	fba3 1301 	umull	r1, r3, r3, r1
 8001f2e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8001f32:	460b      	mov	r3, r1
 8001f34:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8001f38:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001f3c:	18d3      	adds	r3, r2, r3
 8001f3e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8001f42:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	da07      	bge.n	8001f5a <compensate_pressure+0x58e>
 8001f4a:	4971      	ldr	r1, [pc, #452]	@ (8002110 <compensate_pressure+0x744>)
 8001f4c:	1851      	adds	r1, r2, r1
 8001f4e:	6439      	str	r1, [r7, #64]	@ 0x40
 8001f50:	f143 0300 	adc.w	r3, r3, #0
 8001f54:	647b      	str	r3, [r7, #68]	@ 0x44
 8001f56:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001f5a:	f04f 0000 	mov.w	r0, #0
 8001f5e:	f04f 0100 	mov.w	r1, #0
 8001f62:	0cd0      	lsrs	r0, r2, #19
 8001f64:	ea40 3043 	orr.w	r0, r0, r3, lsl #13
 8001f68:	14d9      	asrs	r1, r3, #19
 8001f6a:	e9c7 0162 	strd	r0, r1, [r7, #392]	@ 0x188
		var4 = ((var4 + var1 + var2) / 256) + (((int64_t)calib_data->dig_P7) * 16);
 8001f6e:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	@ 0x178
 8001f72:	e9d7 2364 	ldrd	r2, r3, [r7, #400]	@ 0x190
 8001f76:	1884      	adds	r4, r0, r2
 8001f78:	f8c7 40c8 	str.w	r4, [r7, #200]	@ 0xc8
 8001f7c:	eb41 0303 	adc.w	r3, r1, r3
 8001f80:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8001f84:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	@ 0x188
 8001f88:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8001f8c:	4621      	mov	r1, r4
 8001f8e:	1889      	adds	r1, r1, r2
 8001f90:	f8c7 10c0 	str.w	r1, [r7, #192]	@ 0xc0
 8001f94:	4629      	mov	r1, r5
 8001f96:	eb43 0101 	adc.w	r1, r3, r1
 8001f9a:	f8c7 10c4 	str.w	r1, [r7, #196]	@ 0xc4
 8001f9e:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	@ 0xc0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	da07      	bge.n	8001fb6 <compensate_pressure+0x5ea>
 8001fa6:	f112 01ff 	adds.w	r1, r2, #255	@ 0xff
 8001faa:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001fac:	f143 0300 	adc.w	r3, r3, #0
 8001fb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001fb2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001fb6:	f04f 0000 	mov.w	r0, #0
 8001fba:	f04f 0100 	mov.w	r1, #0
 8001fbe:	0a10      	lsrs	r0, r2, #8
 8001fc0:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001fc4:	1219      	asrs	r1, r3, #8
 8001fc6:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001fca:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001fce:	b21b      	sxth	r3, r3
 8001fd0:	17da      	asrs	r2, r3, #31
 8001fd2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001fd6:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8001fda:	f04f 0200 	mov.w	r2, #0
 8001fde:	f04f 0300 	mov.w	r3, #0
 8001fe2:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8001fe6:	464c      	mov	r4, r9
 8001fe8:	0123      	lsls	r3, r4, #4
 8001fea:	4644      	mov	r4, r8
 8001fec:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001ff0:	4644      	mov	r4, r8
 8001ff2:	0122      	lsls	r2, r4, #4
 8001ff4:	1884      	adds	r4, r0, r2
 8001ff6:	633c      	str	r4, [r7, #48]	@ 0x30
 8001ff8:	eb41 0303 	adc.w	r3, r1, r3
 8001ffc:	637b      	str	r3, [r7, #52]	@ 0x34
 8001ffe:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8002002:	e9c7 345e 	strd	r3, r4, [r7, #376]	@ 0x178
		pressure = (uint32_t)(((var4 / 2) * 100) / 128);
 8002006:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	@ 0x178
 800200a:	0fd9      	lsrs	r1, r3, #31
 800200c:	2000      	movs	r0, #0
 800200e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002010:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8002012:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 8002016:	4621      	mov	r1, r4
 8002018:	1889      	adds	r1, r1, r2
 800201a:	6239      	str	r1, [r7, #32]
 800201c:	4629      	mov	r1, r5
 800201e:	eb43 0101 	adc.w	r1, r3, r1
 8002022:	6279      	str	r1, [r7, #36]	@ 0x24
 8002024:	f04f 0200 	mov.w	r2, #0
 8002028:	f04f 0300 	mov.w	r3, #0
 800202c:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002030:	4621      	mov	r1, r4
 8002032:	084a      	lsrs	r2, r1, #1
 8002034:	4629      	mov	r1, r5
 8002036:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 800203a:	4629      	mov	r1, r5
 800203c:	104b      	asrs	r3, r1, #1
 800203e:	4610      	mov	r0, r2
 8002040:	4619      	mov	r1, r3
 8002042:	4602      	mov	r2, r0
 8002044:	460b      	mov	r3, r1
 8002046:	1894      	adds	r4, r2, r2
 8002048:	61bc      	str	r4, [r7, #24]
 800204a:	415b      	adcs	r3, r3
 800204c:	61fb      	str	r3, [r7, #28]
 800204e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002052:	1814      	adds	r4, r2, r0
 8002054:	613c      	str	r4, [r7, #16]
 8002056:	414b      	adcs	r3, r1
 8002058:	617b      	str	r3, [r7, #20]
 800205a:	f04f 0200 	mov.w	r2, #0
 800205e:	f04f 0300 	mov.w	r3, #0
 8002062:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8002066:	464c      	mov	r4, r9
 8002068:	0163      	lsls	r3, r4, #5
 800206a:	4644      	mov	r4, r8
 800206c:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8002070:	4644      	mov	r4, r8
 8002072:	0162      	lsls	r2, r4, #5
 8002074:	4644      	mov	r4, r8
 8002076:	18a4      	adds	r4, r4, r2
 8002078:	60bc      	str	r4, [r7, #8]
 800207a:	464c      	mov	r4, r9
 800207c:	eb43 0404 	adc.w	r4, r3, r4
 8002080:	60fc      	str	r4, [r7, #12]
 8002082:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002086:	4623      	mov	r3, r4
 8002088:	181b      	adds	r3, r3, r0
 800208a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800208e:	462b      	mov	r3, r5
 8002090:	eb41 0303 	adc.w	r3, r1, r3
 8002094:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002098:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 800209c:	2b00      	cmp	r3, #0
 800209e:	da07      	bge.n	80020b0 <compensate_pressure+0x6e4>
 80020a0:	f112 017f 	adds.w	r1, r2, #127	@ 0x7f
 80020a4:	6039      	str	r1, [r7, #0]
 80020a6:	f143 0300 	adc.w	r3, r3, #0
 80020aa:	607b      	str	r3, [r7, #4]
 80020ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80020b0:	f04f 0000 	mov.w	r0, #0
 80020b4:	f04f 0100 	mov.w	r1, #0
 80020b8:	09d0      	lsrs	r0, r2, #7
 80020ba:	ea40 6043 	orr.w	r0, r0, r3, lsl #25
 80020be:	11d9      	asrs	r1, r3, #7
 80020c0:	4602      	mov	r2, r0
 80020c2:	460b      	mov	r3, r1
 80020c4:	4613      	mov	r3, r2
 80020c6:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4

		if (pressure < pressure_min)
 80020ca:	f8d7 21a4 	ldr.w	r2, [r7, #420]	@ 0x1a4
 80020ce:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80020d2:	429a      	cmp	r2, r3
 80020d4:	d204      	bcs.n	80020e0 <compensate_pressure+0x714>
			pressure = pressure_min;
 80020d6:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80020da:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80020de:	e00e      	b.n	80020fe <compensate_pressure+0x732>
		else if (pressure > pressure_max)
 80020e0:	f8d7 21a4 	ldr.w	r2, [r7, #420]	@ 0x1a4
 80020e4:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 80020e8:	429a      	cmp	r2, r3
 80020ea:	d908      	bls.n	80020fe <compensate_pressure+0x732>
			pressure = pressure_max;
 80020ec:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 80020f0:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80020f4:	e003      	b.n	80020fe <compensate_pressure+0x732>
	} else {
		pressure = pressure_min;
 80020f6:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80020fa:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
	}

	return pressure;
 80020fe:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
}
 8002102:	4618      	mov	r0, r3
 8002104:	f507 77d4 	add.w	r7, r7, #424	@ 0x1a8
 8002108:	46bd      	mov	sp, r7
 800210a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800210e:	bf00      	nop
 8002110:	0007ffff 	.word	0x0007ffff

08002114 <compensate_humidity>:
 * @brief This internal API is used to compensate the raw humidity data and
 * return the compensated humidity data in integer data type.
 */
static uint32_t compensate_humidity(const struct bme280_uncomp_data *uncomp_data,
						const struct bme280_calib_data *calib_data)
{
 8002114:	b480      	push	{r7}
 8002116:	b08b      	sub	sp, #44	@ 0x2c
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
 800211c:	6039      	str	r1, [r7, #0]
	int32_t var2;
	int32_t var3;
	int32_t var4;
	int32_t var5;
	uint32_t humidity;
	uint32_t humidity_max = 102400;
 800211e:	f44f 33c8 	mov.w	r3, #102400	@ 0x19000
 8002122:	623b      	str	r3, [r7, #32]

	var1 = calib_data->t_fine - ((int32_t)76800);
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002128:	f5a3 3396 	sub.w	r3, r3, #76800	@ 0x12c00
 800212c:	61fb      	str	r3, [r7, #28]
	var2 = (int32_t)(uncomp_data->humidity * 16384);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	689b      	ldr	r3, [r3, #8]
 8002132:	039b      	lsls	r3, r3, #14
 8002134:	61bb      	str	r3, [r7, #24]
	var3 = (int32_t)(((int32_t)calib_data->dig_H4) * 1048576);
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 800213c:	051b      	lsls	r3, r3, #20
 800213e:	617b      	str	r3, [r7, #20]
	var4 = ((int32_t)calib_data->dig_H5) * var1;
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8002146:	461a      	mov	r2, r3
 8002148:	69fb      	ldr	r3, [r7, #28]
 800214a:	fb02 f303 	mul.w	r3, r2, r3
 800214e:	613b      	str	r3, [r7, #16]
	var5 = (((var2 - var3) - var4) + (int32_t)16384) / 32768;
 8002150:	69ba      	ldr	r2, [r7, #24]
 8002152:	697b      	ldr	r3, [r7, #20]
 8002154:	1ad2      	subs	r2, r2, r3
 8002156:	693b      	ldr	r3, [r7, #16]
 8002158:	1ad3      	subs	r3, r2, r3
 800215a:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800215e:	2b00      	cmp	r3, #0
 8002160:	da02      	bge.n	8002168 <compensate_humidity+0x54>
 8002162:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 8002166:	337f      	adds	r3, #127	@ 0x7f
 8002168:	13db      	asrs	r3, r3, #15
 800216a:	60fb      	str	r3, [r7, #12]
	var2 = (var1 * ((int32_t)calib_data->dig_H6)) / 1024;
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	f993 3022 	ldrsb.w	r3, [r3, #34]	@ 0x22
 8002172:	461a      	mov	r2, r3
 8002174:	69fb      	ldr	r3, [r7, #28]
 8002176:	fb02 f303 	mul.w	r3, r2, r3
 800217a:	2b00      	cmp	r3, #0
 800217c:	da01      	bge.n	8002182 <compensate_humidity+0x6e>
 800217e:	f203 33ff 	addw	r3, r3, #1023	@ 0x3ff
 8002182:	129b      	asrs	r3, r3, #10
 8002184:	61bb      	str	r3, [r7, #24]
	var3 = (var1 * ((int32_t)calib_data->dig_H3)) / 2048;
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	7f1b      	ldrb	r3, [r3, #28]
 800218a:	461a      	mov	r2, r3
 800218c:	69fb      	ldr	r3, [r7, #28]
 800218e:	fb02 f303 	mul.w	r3, r2, r3
 8002192:	2b00      	cmp	r3, #0
 8002194:	da01      	bge.n	800219a <compensate_humidity+0x86>
 8002196:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 800219a:	12db      	asrs	r3, r3, #11
 800219c:	617b      	str	r3, [r7, #20]
	var4 = ((var2 * (var3 + (int32_t)32768)) / 1024) + (int32_t)2097152;
 800219e:	697b      	ldr	r3, [r7, #20]
 80021a0:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80021a4:	69ba      	ldr	r2, [r7, #24]
 80021a6:	fb02 f303 	mul.w	r3, r2, r3
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	da01      	bge.n	80021b2 <compensate_humidity+0x9e>
 80021ae:	f203 33ff 	addw	r3, r3, #1023	@ 0x3ff
 80021b2:	129b      	asrs	r3, r3, #10
 80021b4:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 80021b8:	613b      	str	r3, [r7, #16]
	var2 = ((var4 * ((int32_t)calib_data->dig_H2)) + 8192) / 16384;
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 80021c0:	461a      	mov	r2, r3
 80021c2:	693b      	ldr	r3, [r7, #16]
 80021c4:	fb02 f303 	mul.w	r3, r2, r3
 80021c8:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	da02      	bge.n	80021d6 <compensate_humidity+0xc2>
 80021d0:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 80021d4:	333f      	adds	r3, #63	@ 0x3f
 80021d6:	139b      	asrs	r3, r3, #14
 80021d8:	61bb      	str	r3, [r7, #24]
	var3 = var5 * var2;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	69ba      	ldr	r2, [r7, #24]
 80021de:	fb02 f303 	mul.w	r3, r2, r3
 80021e2:	617b      	str	r3, [r7, #20]
	var4 = ((var3 / 32768) * (var3 / 32768)) / 128;
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	da02      	bge.n	80021f0 <compensate_humidity+0xdc>
 80021ea:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 80021ee:	337f      	adds	r3, #127	@ 0x7f
 80021f0:	13db      	asrs	r3, r3, #15
 80021f2:	461a      	mov	r2, r3
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	da02      	bge.n	8002200 <compensate_humidity+0xec>
 80021fa:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 80021fe:	337f      	adds	r3, #127	@ 0x7f
 8002200:	13db      	asrs	r3, r3, #15
 8002202:	fb02 f303 	mul.w	r3, r2, r3
 8002206:	2b00      	cmp	r3, #0
 8002208:	da00      	bge.n	800220c <compensate_humidity+0xf8>
 800220a:	337f      	adds	r3, #127	@ 0x7f
 800220c:	11db      	asrs	r3, r3, #7
 800220e:	613b      	str	r3, [r7, #16]
	var5 = var3 - ((var4 * ((int32_t)calib_data->dig_H1)) / 16);
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	7e1b      	ldrb	r3, [r3, #24]
 8002214:	461a      	mov	r2, r3
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	fb02 f303 	mul.w	r3, r2, r3
 800221c:	2b00      	cmp	r3, #0
 800221e:	da00      	bge.n	8002222 <compensate_humidity+0x10e>
 8002220:	330f      	adds	r3, #15
 8002222:	111b      	asrs	r3, r3, #4
 8002224:	425b      	negs	r3, r3
 8002226:	461a      	mov	r2, r3
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	4413      	add	r3, r2
 800222c:	60fb      	str	r3, [r7, #12]
	var5 = (var5 < 0 ? 0 : var5);
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8002234:	60fb      	str	r3, [r7, #12]
	var5 = (var5 > 419430400 ? 419430400 : var5);
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	f1b3 5fc8 	cmp.w	r3, #419430400	@ 0x19000000
 800223c:	bfa8      	it	ge
 800223e:	f04f 53c8 	movge.w	r3, #419430400	@ 0x19000000
 8002242:	60fb      	str	r3, [r7, #12]
	humidity = (uint32_t)(var5 / 4096);
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	2b00      	cmp	r3, #0
 8002248:	da01      	bge.n	800224e <compensate_humidity+0x13a>
 800224a:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 800224e:	131b      	asrs	r3, r3, #12
 8002250:	627b      	str	r3, [r7, #36]	@ 0x24

	if (humidity > humidity_max)
 8002252:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002254:	6a3b      	ldr	r3, [r7, #32]
 8002256:	429a      	cmp	r2, r3
 8002258:	d901      	bls.n	800225e <compensate_humidity+0x14a>
		humidity = humidity_max;
 800225a:	6a3b      	ldr	r3, [r7, #32]
 800225c:	627b      	str	r3, [r7, #36]	@ 0x24

	return humidity;
 800225e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8002260:	4618      	mov	r0, r3
 8002262:	372c      	adds	r7, #44	@ 0x2c
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr

0800226c <get_calib_data>:
/*!
 * @brief This internal API reads the calibration data from the sensor, parse
 * it and store in the device structure.
 */
static int8_t get_calib_data(struct bme280_dev *dev)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b08a      	sub	sp, #40	@ 0x28
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME280_TEMP_PRESS_CALIB_DATA_ADDR;
 8002274:	2388      	movs	r3, #136	@ 0x88
 8002276:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	/* Array to store calibration data */
	uint8_t calib_data[BME280_TEMP_PRESS_CALIB_DATA_LEN] = {0};
 800227a:	2300      	movs	r3, #0
 800227c:	60fb      	str	r3, [r7, #12]
 800227e:	f107 0310 	add.w	r3, r7, #16
 8002282:	2200      	movs	r2, #0
 8002284:	601a      	str	r2, [r3, #0]
 8002286:	605a      	str	r2, [r3, #4]
 8002288:	609a      	str	r2, [r3, #8]
 800228a:	60da      	str	r2, [r3, #12]
 800228c:	611a      	str	r2, [r3, #16]
 800228e:	829a      	strh	r2, [r3, #20]

	/* Read the calibration data from the sensor */
	rslt = bme280_get_regs(reg_addr, calib_data, BME280_TEMP_PRESS_CALIB_DATA_LEN, dev);
 8002290:	f107 010c 	add.w	r1, r7, #12
 8002294:	f897 0026 	ldrb.w	r0, [r7, #38]	@ 0x26
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	221a      	movs	r2, #26
 800229c:	f7fe fee7 	bl	800106e <bme280_get_regs>
 80022a0:	4603      	mov	r3, r0
 80022a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (rslt == BME280_OK) {
 80022a6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d11d      	bne.n	80022ea <get_calib_data+0x7e>
		/* Parse temperature and pressure calibration data and store
		   it in device structure */
		parse_temp_press_calib_data(calib_data, dev);
 80022ae:	f107 030c 	add.w	r3, r7, #12
 80022b2:	6879      	ldr	r1, [r7, #4]
 80022b4:	4618      	mov	r0, r3
 80022b6:	f000 f84a 	bl	800234e <parse_temp_press_calib_data>

		reg_addr = BME280_HUMIDITY_CALIB_DATA_ADDR;
 80022ba:	23e1      	movs	r3, #225	@ 0xe1
 80022bc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		/* Read the humidity calibration data from the sensor */
		rslt = bme280_get_regs(reg_addr, calib_data, BME280_HUMIDITY_CALIB_DATA_LEN, dev);
 80022c0:	f107 010c 	add.w	r1, r7, #12
 80022c4:	f897 0026 	ldrb.w	r0, [r7, #38]	@ 0x26
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2207      	movs	r2, #7
 80022cc:	f7fe fecf 	bl	800106e <bme280_get_regs>
 80022d0:	4603      	mov	r3, r0
 80022d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (rslt == BME280_OK) {
 80022d6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d105      	bne.n	80022ea <get_calib_data+0x7e>
			/* Parse humidity calibration data and store it in
			   device structure */
			parse_humidity_calib_data(calib_data, dev);
 80022de:	f107 030c 	add.w	r3, r7, #12
 80022e2:	6879      	ldr	r1, [r7, #4]
 80022e4:	4618      	mov	r0, r3
 80022e6:	f000 f8e2 	bl	80024ae <parse_humidity_calib_data>
		}
	}

	return rslt;
 80022ea:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80022ee:	4618      	mov	r0, r3
 80022f0:	3728      	adds	r7, #40	@ 0x28
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}

080022f6 <interleave_reg_addr>:
/*!
 * @brief This internal API interleaves the register address between the
 * register data buffer for burst write operation.
 */
static void interleave_reg_addr(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint8_t len)
{
 80022f6:	b480      	push	{r7}
 80022f8:	b087      	sub	sp, #28
 80022fa:	af00      	add	r7, sp, #0
 80022fc:	60f8      	str	r0, [r7, #12]
 80022fe:	60b9      	str	r1, [r7, #8]
 8002300:	607a      	str	r2, [r7, #4]
 8002302:	70fb      	strb	r3, [r7, #3]
	uint8_t index;

	for (index = 1; index < len; index++) {
 8002304:	2301      	movs	r3, #1
 8002306:	75fb      	strb	r3, [r7, #23]
 8002308:	e016      	b.n	8002338 <interleave_reg_addr+0x42>
		temp_buff[(index * 2) - 1] = reg_addr[index];
 800230a:	7dfb      	ldrb	r3, [r7, #23]
 800230c:	68fa      	ldr	r2, [r7, #12]
 800230e:	441a      	add	r2, r3
 8002310:	7dfb      	ldrb	r3, [r7, #23]
 8002312:	005b      	lsls	r3, r3, #1
 8002314:	3b01      	subs	r3, #1
 8002316:	68b9      	ldr	r1, [r7, #8]
 8002318:	440b      	add	r3, r1
 800231a:	7812      	ldrb	r2, [r2, #0]
 800231c:	701a      	strb	r2, [r3, #0]
		temp_buff[index * 2] = reg_data[index];
 800231e:	7dfb      	ldrb	r3, [r7, #23]
 8002320:	687a      	ldr	r2, [r7, #4]
 8002322:	441a      	add	r2, r3
 8002324:	7dfb      	ldrb	r3, [r7, #23]
 8002326:	005b      	lsls	r3, r3, #1
 8002328:	4619      	mov	r1, r3
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	440b      	add	r3, r1
 800232e:	7812      	ldrb	r2, [r2, #0]
 8002330:	701a      	strb	r2, [r3, #0]
	for (index = 1; index < len; index++) {
 8002332:	7dfb      	ldrb	r3, [r7, #23]
 8002334:	3301      	adds	r3, #1
 8002336:	75fb      	strb	r3, [r7, #23]
 8002338:	7dfa      	ldrb	r2, [r7, #23]
 800233a:	78fb      	ldrb	r3, [r7, #3]
 800233c:	429a      	cmp	r2, r3
 800233e:	d3e4      	bcc.n	800230a <interleave_reg_addr+0x14>
	}
}
 8002340:	bf00      	nop
 8002342:	bf00      	nop
 8002344:	371c      	adds	r7, #28
 8002346:	46bd      	mov	sp, r7
 8002348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234c:	4770      	bx	lr

0800234e <parse_temp_press_calib_data>:
/*!
 *  @brief This internal API is used to parse the temperature and
 *  pressure calibration data and store it in device structure.
 */
static void parse_temp_press_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 800234e:	b480      	push	{r7}
 8002350:	b085      	sub	sp, #20
 8002352:	af00      	add	r7, sp, #0
 8002354:	6078      	str	r0, [r7, #4]
 8002356:	6039      	str	r1, [r7, #0]
	struct bme280_calib_data *calib_data = &dev->calib_data;
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	3310      	adds	r3, #16
 800235c:	60fb      	str	r3, [r7, #12]

	calib_data->dig_T1 = BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	3301      	adds	r3, #1
 8002362:	781b      	ldrb	r3, [r3, #0]
 8002364:	021b      	lsls	r3, r3, #8
 8002366:	b21a      	sxth	r2, r3
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	781b      	ldrb	r3, [r3, #0]
 800236c:	b21b      	sxth	r3, r3
 800236e:	4313      	orrs	r3, r2
 8002370:	b21b      	sxth	r3, r3
 8002372:	b29a      	uxth	r2, r3
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	801a      	strh	r2, [r3, #0]
	calib_data->dig_T2 = (int16_t)BME280_CONCAT_BYTES(reg_data[3], reg_data[2]);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	3303      	adds	r3, #3
 800237c:	781b      	ldrb	r3, [r3, #0]
 800237e:	021b      	lsls	r3, r3, #8
 8002380:	b21a      	sxth	r2, r3
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	3302      	adds	r3, #2
 8002386:	781b      	ldrb	r3, [r3, #0]
 8002388:	b21b      	sxth	r3, r3
 800238a:	4313      	orrs	r3, r2
 800238c:	b21a      	sxth	r2, r3
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	805a      	strh	r2, [r3, #2]
	calib_data->dig_T3 = (int16_t)BME280_CONCAT_BYTES(reg_data[5], reg_data[4]);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	3305      	adds	r3, #5
 8002396:	781b      	ldrb	r3, [r3, #0]
 8002398:	021b      	lsls	r3, r3, #8
 800239a:	b21a      	sxth	r2, r3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	3304      	adds	r3, #4
 80023a0:	781b      	ldrb	r3, [r3, #0]
 80023a2:	b21b      	sxth	r3, r3
 80023a4:	4313      	orrs	r3, r2
 80023a6:	b21a      	sxth	r2, r3
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	809a      	strh	r2, [r3, #4]
	calib_data->dig_P1 = BME280_CONCAT_BYTES(reg_data[7], reg_data[6]);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	3307      	adds	r3, #7
 80023b0:	781b      	ldrb	r3, [r3, #0]
 80023b2:	021b      	lsls	r3, r3, #8
 80023b4:	b21a      	sxth	r2, r3
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	3306      	adds	r3, #6
 80023ba:	781b      	ldrb	r3, [r3, #0]
 80023bc:	b21b      	sxth	r3, r3
 80023be:	4313      	orrs	r3, r2
 80023c0:	b21b      	sxth	r3, r3
 80023c2:	b29a      	uxth	r2, r3
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	80da      	strh	r2, [r3, #6]
	calib_data->dig_P2 = (int16_t)BME280_CONCAT_BYTES(reg_data[9], reg_data[8]);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	3309      	adds	r3, #9
 80023cc:	781b      	ldrb	r3, [r3, #0]
 80023ce:	021b      	lsls	r3, r3, #8
 80023d0:	b21a      	sxth	r2, r3
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	3308      	adds	r3, #8
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	b21b      	sxth	r3, r3
 80023da:	4313      	orrs	r3, r2
 80023dc:	b21a      	sxth	r2, r3
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	811a      	strh	r2, [r3, #8]
	calib_data->dig_P3 = (int16_t)BME280_CONCAT_BYTES(reg_data[11], reg_data[10]);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	330b      	adds	r3, #11
 80023e6:	781b      	ldrb	r3, [r3, #0]
 80023e8:	021b      	lsls	r3, r3, #8
 80023ea:	b21a      	sxth	r2, r3
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	330a      	adds	r3, #10
 80023f0:	781b      	ldrb	r3, [r3, #0]
 80023f2:	b21b      	sxth	r3, r3
 80023f4:	4313      	orrs	r3, r2
 80023f6:	b21a      	sxth	r2, r3
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	815a      	strh	r2, [r3, #10]
	calib_data->dig_P4 = (int16_t)BME280_CONCAT_BYTES(reg_data[13], reg_data[12]);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	330d      	adds	r3, #13
 8002400:	781b      	ldrb	r3, [r3, #0]
 8002402:	021b      	lsls	r3, r3, #8
 8002404:	b21a      	sxth	r2, r3
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	330c      	adds	r3, #12
 800240a:	781b      	ldrb	r3, [r3, #0]
 800240c:	b21b      	sxth	r3, r3
 800240e:	4313      	orrs	r3, r2
 8002410:	b21a      	sxth	r2, r3
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	819a      	strh	r2, [r3, #12]
	calib_data->dig_P5 = (int16_t)BME280_CONCAT_BYTES(reg_data[15], reg_data[14]);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	330f      	adds	r3, #15
 800241a:	781b      	ldrb	r3, [r3, #0]
 800241c:	021b      	lsls	r3, r3, #8
 800241e:	b21a      	sxth	r2, r3
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	330e      	adds	r3, #14
 8002424:	781b      	ldrb	r3, [r3, #0]
 8002426:	b21b      	sxth	r3, r3
 8002428:	4313      	orrs	r3, r2
 800242a:	b21a      	sxth	r2, r3
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	81da      	strh	r2, [r3, #14]
	calib_data->dig_P6 = (int16_t)BME280_CONCAT_BYTES(reg_data[17], reg_data[16]);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	3311      	adds	r3, #17
 8002434:	781b      	ldrb	r3, [r3, #0]
 8002436:	021b      	lsls	r3, r3, #8
 8002438:	b21a      	sxth	r2, r3
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	3310      	adds	r3, #16
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	b21b      	sxth	r3, r3
 8002442:	4313      	orrs	r3, r2
 8002444:	b21a      	sxth	r2, r3
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	821a      	strh	r2, [r3, #16]
	calib_data->dig_P7 = (int16_t)BME280_CONCAT_BYTES(reg_data[19], reg_data[18]);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	3313      	adds	r3, #19
 800244e:	781b      	ldrb	r3, [r3, #0]
 8002450:	021b      	lsls	r3, r3, #8
 8002452:	b21a      	sxth	r2, r3
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	3312      	adds	r3, #18
 8002458:	781b      	ldrb	r3, [r3, #0]
 800245a:	b21b      	sxth	r3, r3
 800245c:	4313      	orrs	r3, r2
 800245e:	b21a      	sxth	r2, r3
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	825a      	strh	r2, [r3, #18]
	calib_data->dig_P8 = (int16_t)BME280_CONCAT_BYTES(reg_data[21], reg_data[20]);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	3315      	adds	r3, #21
 8002468:	781b      	ldrb	r3, [r3, #0]
 800246a:	021b      	lsls	r3, r3, #8
 800246c:	b21a      	sxth	r2, r3
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	3314      	adds	r3, #20
 8002472:	781b      	ldrb	r3, [r3, #0]
 8002474:	b21b      	sxth	r3, r3
 8002476:	4313      	orrs	r3, r2
 8002478:	b21a      	sxth	r2, r3
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	829a      	strh	r2, [r3, #20]
	calib_data->dig_P9 = (int16_t)BME280_CONCAT_BYTES(reg_data[23], reg_data[22]);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	3317      	adds	r3, #23
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	021b      	lsls	r3, r3, #8
 8002486:	b21a      	sxth	r2, r3
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	3316      	adds	r3, #22
 800248c:	781b      	ldrb	r3, [r3, #0]
 800248e:	b21b      	sxth	r3, r3
 8002490:	4313      	orrs	r3, r2
 8002492:	b21a      	sxth	r2, r3
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	82da      	strh	r2, [r3, #22]
	calib_data->dig_H1 = reg_data[25];
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	3319      	adds	r3, #25
 800249c:	781a      	ldrb	r2, [r3, #0]
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	761a      	strb	r2, [r3, #24]

}
 80024a2:	bf00      	nop
 80024a4:	3714      	adds	r7, #20
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr

080024ae <parse_humidity_calib_data>:
/*!
 *  @brief This internal API is used to parse the humidity calibration data
 *  and store it in device structure.
 */
static void parse_humidity_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 80024ae:	b480      	push	{r7}
 80024b0:	b087      	sub	sp, #28
 80024b2:	af00      	add	r7, sp, #0
 80024b4:	6078      	str	r0, [r7, #4]
 80024b6:	6039      	str	r1, [r7, #0]
	struct bme280_calib_data *calib_data = &dev->calib_data;
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	3310      	adds	r3, #16
 80024bc:	617b      	str	r3, [r7, #20]
	int16_t dig_H4_lsb;
	int16_t dig_H4_msb;
	int16_t dig_H5_lsb;
	int16_t dig_H5_msb;

	calib_data->dig_H2 = (int16_t)BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	3301      	adds	r3, #1
 80024c2:	781b      	ldrb	r3, [r3, #0]
 80024c4:	021b      	lsls	r3, r3, #8
 80024c6:	b21a      	sxth	r2, r3
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	781b      	ldrb	r3, [r3, #0]
 80024cc:	b21b      	sxth	r3, r3
 80024ce:	4313      	orrs	r3, r2
 80024d0:	b21a      	sxth	r2, r3
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	835a      	strh	r2, [r3, #26]
	calib_data->dig_H3 = reg_data[2];
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	3302      	adds	r3, #2
 80024da:	781a      	ldrb	r2, [r3, #0]
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	771a      	strb	r2, [r3, #28]

	dig_H4_msb = (int16_t)(int8_t)reg_data[3] * 16;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	3303      	adds	r3, #3
 80024e4:	781b      	ldrb	r3, [r3, #0]
 80024e6:	b25b      	sxtb	r3, r3
 80024e8:	b29b      	uxth	r3, r3
 80024ea:	011b      	lsls	r3, r3, #4
 80024ec:	b29b      	uxth	r3, r3
 80024ee:	827b      	strh	r3, [r7, #18]
	dig_H4_lsb = (int16_t)(reg_data[4] & 0x0F);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	3304      	adds	r3, #4
 80024f4:	781b      	ldrb	r3, [r3, #0]
 80024f6:	b21b      	sxth	r3, r3
 80024f8:	f003 030f 	and.w	r3, r3, #15
 80024fc:	823b      	strh	r3, [r7, #16]
	calib_data->dig_H4 = dig_H4_msb | dig_H4_lsb;
 80024fe:	8a7a      	ldrh	r2, [r7, #18]
 8002500:	8a3b      	ldrh	r3, [r7, #16]
 8002502:	4313      	orrs	r3, r2
 8002504:	b21a      	sxth	r2, r3
 8002506:	697b      	ldr	r3, [r7, #20]
 8002508:	83da      	strh	r2, [r3, #30]

	dig_H5_msb = (int16_t)(int8_t)reg_data[5] * 16;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	3305      	adds	r3, #5
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	b25b      	sxtb	r3, r3
 8002512:	b29b      	uxth	r3, r3
 8002514:	011b      	lsls	r3, r3, #4
 8002516:	b29b      	uxth	r3, r3
 8002518:	81fb      	strh	r3, [r7, #14]
	dig_H5_lsb = (int16_t)(reg_data[4] >> 4);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	3304      	adds	r3, #4
 800251e:	781b      	ldrb	r3, [r3, #0]
 8002520:	091b      	lsrs	r3, r3, #4
 8002522:	b2db      	uxtb	r3, r3
 8002524:	81bb      	strh	r3, [r7, #12]
	calib_data->dig_H5 = dig_H5_msb | dig_H5_lsb;
 8002526:	89fa      	ldrh	r2, [r7, #14]
 8002528:	89bb      	ldrh	r3, [r7, #12]
 800252a:	4313      	orrs	r3, r2
 800252c:	b21a      	sxth	r2, r3
 800252e:	697b      	ldr	r3, [r7, #20]
 8002530:	841a      	strh	r2, [r3, #32]
	calib_data->dig_H6 = (int8_t)reg_data[6];
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	3306      	adds	r3, #6
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	b25a      	sxtb	r2, r3
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 8002540:	bf00      	nop
 8002542:	371c      	adds	r7, #28
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr

0800254c <are_settings_changed>:
/*!
 * @brief This internal API is used to identify the settings which the user
 * wants to modify in the sensor.
 */
static uint8_t are_settings_changed(uint8_t sub_settings, uint8_t desired_settings)
{
 800254c:	b480      	push	{r7}
 800254e:	b085      	sub	sp, #20
 8002550:	af00      	add	r7, sp, #0
 8002552:	4603      	mov	r3, r0
 8002554:	460a      	mov	r2, r1
 8002556:	71fb      	strb	r3, [r7, #7]
 8002558:	4613      	mov	r3, r2
 800255a:	71bb      	strb	r3, [r7, #6]
	uint8_t settings_changed = FALSE;
 800255c:	2300      	movs	r3, #0
 800255e:	73fb      	strb	r3, [r7, #15]

	if (sub_settings & desired_settings) {
 8002560:	79fa      	ldrb	r2, [r7, #7]
 8002562:	79bb      	ldrb	r3, [r7, #6]
 8002564:	4013      	ands	r3, r2
 8002566:	b2db      	uxtb	r3, r3
 8002568:	2b00      	cmp	r3, #0
 800256a:	d002      	beq.n	8002572 <are_settings_changed+0x26>
		/* User wants to modify this particular settings */
		settings_changed = TRUE;
 800256c:	2301      	movs	r3, #1
 800256e:	73fb      	strb	r3, [r7, #15]
 8002570:	e001      	b.n	8002576 <are_settings_changed+0x2a>
	} else {
		/* User don't want to modify this particular settings */
		settings_changed = FALSE;
 8002572:	2300      	movs	r3, #0
 8002574:	73fb      	strb	r3, [r7, #15]
	}

	return settings_changed;
 8002576:	7bfb      	ldrb	r3, [r7, #15]
}
 8002578:	4618      	mov	r0, r3
 800257a:	3714      	adds	r7, #20
 800257c:	46bd      	mov	sp, r7
 800257e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002582:	4770      	bx	lr

08002584 <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bme280_dev *dev)
{
 8002584:	b480      	push	{r7}
 8002586:	b085      	sub	sp, #20
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
	int8_t rslt;

	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d00b      	beq.n	80025aa <null_ptr_check+0x26>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d007      	beq.n	80025aa <null_ptr_check+0x26>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d003      	beq.n	80025aa <null_ptr_check+0x26>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	68db      	ldr	r3, [r3, #12]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d102      	bne.n	80025b0 <null_ptr_check+0x2c>
		/* Device structure pointer is not valid */
		rslt = BME280_E_NULL_PTR;
 80025aa:	23ff      	movs	r3, #255	@ 0xff
 80025ac:	73fb      	strb	r3, [r7, #15]
 80025ae:	e001      	b.n	80025b4 <null_ptr_check+0x30>
	} else {
		/* Device structure is fine */
		rslt = BME280_OK;
 80025b0:	2300      	movs	r3, #0
 80025b2:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 80025b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	3714      	adds	r7, #20
 80025bc:	46bd      	mov	sp, r7
 80025be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c2:	4770      	bx	lr

080025c4 <ssd1306_WriteCommand>:

//
//  Send a byte to the command register
//
static uint8_t ssd1306_WriteCommand(I2C_HandleTypeDef *hi2c, uint8_t command)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b086      	sub	sp, #24
 80025c8:	af04      	add	r7, sp, #16
 80025ca:	6078      	str	r0, [r7, #4]
 80025cc:	460b      	mov	r3, r1
 80025ce:	70fb      	strb	r3, [r7, #3]
    return HAL_I2C_Mem_Write(hi2c, SSD1306_I2C_ADDR, 0x00, 1, &command, 1, 10);
 80025d0:	230a      	movs	r3, #10
 80025d2:	9302      	str	r3, [sp, #8]
 80025d4:	2301      	movs	r3, #1
 80025d6:	9301      	str	r3, [sp, #4]
 80025d8:	1cfb      	adds	r3, r7, #3
 80025da:	9300      	str	r3, [sp, #0]
 80025dc:	2301      	movs	r3, #1
 80025de:	2200      	movs	r2, #0
 80025e0:	2178      	movs	r1, #120	@ 0x78
 80025e2:	6878      	ldr	r0, [r7, #4]
 80025e4:	f002 f914 	bl	8004810 <HAL_I2C_Mem_Write>
 80025e8:	4603      	mov	r3, r0
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	3708      	adds	r7, #8
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}
	...

080025f4 <ssd1306_Init>:

//
//  Initialize the oled screen
//
uint8_t ssd1306_Init(I2C_HandleTypeDef *hi2c)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b084      	sub	sp, #16
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
    // Wait for the screen to boot
    HAL_Delay(100);
 80025fc:	2064      	movs	r0, #100	@ 0x64
 80025fe:	f001 f9bd 	bl	800397c <HAL_Delay>
    int status = 0;
 8002602:	2300      	movs	r3, #0
 8002604:	60fb      	str	r3, [r7, #12]

    // Init LCD
    status += ssd1306_WriteCommand(hi2c, 0xAE);   // Display off
 8002606:	21ae      	movs	r1, #174	@ 0xae
 8002608:	6878      	ldr	r0, [r7, #4]
 800260a:	f7ff ffdb 	bl	80025c4 <ssd1306_WriteCommand>
 800260e:	4603      	mov	r3, r0
 8002610:	461a      	mov	r2, r3
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	4413      	add	r3, r2
 8002616:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x20);   // Set Memory Addressing Mode
 8002618:	2120      	movs	r1, #32
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f7ff ffd2 	bl	80025c4 <ssd1306_WriteCommand>
 8002620:	4603      	mov	r3, r0
 8002622:	461a      	mov	r2, r3
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	4413      	add	r3, r2
 8002628:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x10);   // 00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 800262a:	2110      	movs	r1, #16
 800262c:	6878      	ldr	r0, [r7, #4]
 800262e:	f7ff ffc9 	bl	80025c4 <ssd1306_WriteCommand>
 8002632:	4603      	mov	r3, r0
 8002634:	461a      	mov	r2, r3
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	4413      	add	r3, r2
 800263a:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xB0);   // Set Page Start Address for Page Addressing Mode,0-7
 800263c:	21b0      	movs	r1, #176	@ 0xb0
 800263e:	6878      	ldr	r0, [r7, #4]
 8002640:	f7ff ffc0 	bl	80025c4 <ssd1306_WriteCommand>
 8002644:	4603      	mov	r3, r0
 8002646:	461a      	mov	r2, r3
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	4413      	add	r3, r2
 800264c:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xC8);   // Set COM Output Scan Direction
 800264e:	21c8      	movs	r1, #200	@ 0xc8
 8002650:	6878      	ldr	r0, [r7, #4]
 8002652:	f7ff ffb7 	bl	80025c4 <ssd1306_WriteCommand>
 8002656:	4603      	mov	r3, r0
 8002658:	461a      	mov	r2, r3
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	4413      	add	r3, r2
 800265e:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x00);   // Set low column address
 8002660:	2100      	movs	r1, #0
 8002662:	6878      	ldr	r0, [r7, #4]
 8002664:	f7ff ffae 	bl	80025c4 <ssd1306_WriteCommand>
 8002668:	4603      	mov	r3, r0
 800266a:	461a      	mov	r2, r3
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	4413      	add	r3, r2
 8002670:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x10);   // Set high column address
 8002672:	2110      	movs	r1, #16
 8002674:	6878      	ldr	r0, [r7, #4]
 8002676:	f7ff ffa5 	bl	80025c4 <ssd1306_WriteCommand>
 800267a:	4603      	mov	r3, r0
 800267c:	461a      	mov	r2, r3
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	4413      	add	r3, r2
 8002682:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x40);   // Set start line address
 8002684:	2140      	movs	r1, #64	@ 0x40
 8002686:	6878      	ldr	r0, [r7, #4]
 8002688:	f7ff ff9c 	bl	80025c4 <ssd1306_WriteCommand>
 800268c:	4603      	mov	r3, r0
 800268e:	461a      	mov	r2, r3
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	4413      	add	r3, r2
 8002694:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x81);   // set contrast control register
 8002696:	2181      	movs	r1, #129	@ 0x81
 8002698:	6878      	ldr	r0, [r7, #4]
 800269a:	f7ff ff93 	bl	80025c4 <ssd1306_WriteCommand>
 800269e:	4603      	mov	r3, r0
 80026a0:	461a      	mov	r2, r3
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	4413      	add	r3, r2
 80026a6:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xFF);
 80026a8:	21ff      	movs	r1, #255	@ 0xff
 80026aa:	6878      	ldr	r0, [r7, #4]
 80026ac:	f7ff ff8a 	bl	80025c4 <ssd1306_WriteCommand>
 80026b0:	4603      	mov	r3, r0
 80026b2:	461a      	mov	r2, r3
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	4413      	add	r3, r2
 80026b8:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xA1);   // Set segment re-map 0 to 127
 80026ba:	21a1      	movs	r1, #161	@ 0xa1
 80026bc:	6878      	ldr	r0, [r7, #4]
 80026be:	f7ff ff81 	bl	80025c4 <ssd1306_WriteCommand>
 80026c2:	4603      	mov	r3, r0
 80026c4:	461a      	mov	r2, r3
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	4413      	add	r3, r2
 80026ca:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xA6);   // Set normal display
 80026cc:	21a6      	movs	r1, #166	@ 0xa6
 80026ce:	6878      	ldr	r0, [r7, #4]
 80026d0:	f7ff ff78 	bl	80025c4 <ssd1306_WriteCommand>
 80026d4:	4603      	mov	r3, r0
 80026d6:	461a      	mov	r2, r3
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	4413      	add	r3, r2
 80026dc:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xA8);   // Set multiplex ratio(1 to 64)
 80026de:	21a8      	movs	r1, #168	@ 0xa8
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	f7ff ff6f 	bl	80025c4 <ssd1306_WriteCommand>
 80026e6:	4603      	mov	r3, r0
 80026e8:	461a      	mov	r2, r3
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	4413      	add	r3, r2
 80026ee:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, SSD1306_HEIGHT - 1);
 80026f0:	213f      	movs	r1, #63	@ 0x3f
 80026f2:	6878      	ldr	r0, [r7, #4]
 80026f4:	f7ff ff66 	bl	80025c4 <ssd1306_WriteCommand>
 80026f8:	4603      	mov	r3, r0
 80026fa:	461a      	mov	r2, r3
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	4413      	add	r3, r2
 8002700:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xA4);   // 0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002702:	21a4      	movs	r1, #164	@ 0xa4
 8002704:	6878      	ldr	r0, [r7, #4]
 8002706:	f7ff ff5d 	bl	80025c4 <ssd1306_WriteCommand>
 800270a:	4603      	mov	r3, r0
 800270c:	461a      	mov	r2, r3
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	4413      	add	r3, r2
 8002712:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xD3);   // Set display offset
 8002714:	21d3      	movs	r1, #211	@ 0xd3
 8002716:	6878      	ldr	r0, [r7, #4]
 8002718:	f7ff ff54 	bl	80025c4 <ssd1306_WriteCommand>
 800271c:	4603      	mov	r3, r0
 800271e:	461a      	mov	r2, r3
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	4413      	add	r3, r2
 8002724:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x00);   // No offset
 8002726:	2100      	movs	r1, #0
 8002728:	6878      	ldr	r0, [r7, #4]
 800272a:	f7ff ff4b 	bl	80025c4 <ssd1306_WriteCommand>
 800272e:	4603      	mov	r3, r0
 8002730:	461a      	mov	r2, r3
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	4413      	add	r3, r2
 8002736:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xD5);   // Set display clock divide ratio/oscillator frequency
 8002738:	21d5      	movs	r1, #213	@ 0xd5
 800273a:	6878      	ldr	r0, [r7, #4]
 800273c:	f7ff ff42 	bl	80025c4 <ssd1306_WriteCommand>
 8002740:	4603      	mov	r3, r0
 8002742:	461a      	mov	r2, r3
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	4413      	add	r3, r2
 8002748:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xF0);   // Set divide ratio
 800274a:	21f0      	movs	r1, #240	@ 0xf0
 800274c:	6878      	ldr	r0, [r7, #4]
 800274e:	f7ff ff39 	bl	80025c4 <ssd1306_WriteCommand>
 8002752:	4603      	mov	r3, r0
 8002754:	461a      	mov	r2, r3
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	4413      	add	r3, r2
 800275a:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xD9);   // Set pre-charge period
 800275c:	21d9      	movs	r1, #217	@ 0xd9
 800275e:	6878      	ldr	r0, [r7, #4]
 8002760:	f7ff ff30 	bl	80025c4 <ssd1306_WriteCommand>
 8002764:	4603      	mov	r3, r0
 8002766:	461a      	mov	r2, r3
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	4413      	add	r3, r2
 800276c:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x22);
 800276e:	2122      	movs	r1, #34	@ 0x22
 8002770:	6878      	ldr	r0, [r7, #4]
 8002772:	f7ff ff27 	bl	80025c4 <ssd1306_WriteCommand>
 8002776:	4603      	mov	r3, r0
 8002778:	461a      	mov	r2, r3
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	4413      	add	r3, r2
 800277e:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xDA);   // Set com pins hardware configuration
 8002780:	21da      	movs	r1, #218	@ 0xda
 8002782:	6878      	ldr	r0, [r7, #4]
 8002784:	f7ff ff1e 	bl	80025c4 <ssd1306_WriteCommand>
 8002788:	4603      	mov	r3, r0
 800278a:	461a      	mov	r2, r3
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	4413      	add	r3, r2
 8002790:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, SSD1306_COM_LR_REMAP << 5 | SSD1306_COM_ALTERNATIVE_PIN_CONFIG << 4 | 0x02);   
 8002792:	2112      	movs	r1, #18
 8002794:	6878      	ldr	r0, [r7, #4]
 8002796:	f7ff ff15 	bl	80025c4 <ssd1306_WriteCommand>
 800279a:	4603      	mov	r3, r0
 800279c:	461a      	mov	r2, r3
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	4413      	add	r3, r2
 80027a2:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xDB);   // Set vcomh
 80027a4:	21db      	movs	r1, #219	@ 0xdb
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	f7ff ff0c 	bl	80025c4 <ssd1306_WriteCommand>
 80027ac:	4603      	mov	r3, r0
 80027ae:	461a      	mov	r2, r3
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	4413      	add	r3, r2
 80027b4:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x20);   // 0x20,0.77xVcc
 80027b6:	2120      	movs	r1, #32
 80027b8:	6878      	ldr	r0, [r7, #4]
 80027ba:	f7ff ff03 	bl	80025c4 <ssd1306_WriteCommand>
 80027be:	4603      	mov	r3, r0
 80027c0:	461a      	mov	r2, r3
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	4413      	add	r3, r2
 80027c6:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x8D);   // Set DC-DC enable
 80027c8:	218d      	movs	r1, #141	@ 0x8d
 80027ca:	6878      	ldr	r0, [r7, #4]
 80027cc:	f7ff fefa 	bl	80025c4 <ssd1306_WriteCommand>
 80027d0:	4603      	mov	r3, r0
 80027d2:	461a      	mov	r2, r3
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	4413      	add	r3, r2
 80027d8:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x14);   //
 80027da:	2114      	movs	r1, #20
 80027dc:	6878      	ldr	r0, [r7, #4]
 80027de:	f7ff fef1 	bl	80025c4 <ssd1306_WriteCommand>
 80027e2:	4603      	mov	r3, r0
 80027e4:	461a      	mov	r2, r3
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	4413      	add	r3, r2
 80027ea:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xAF);   // Turn on SSD1306 panel
 80027ec:	21af      	movs	r1, #175	@ 0xaf
 80027ee:	6878      	ldr	r0, [r7, #4]
 80027f0:	f7ff fee8 	bl	80025c4 <ssd1306_WriteCommand>
 80027f4:	4603      	mov	r3, r0
 80027f6:	461a      	mov	r2, r3
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	4413      	add	r3, r2
 80027fc:	60fb      	str	r3, [r7, #12]

    if (status != 0) {
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d001      	beq.n	8002808 <ssd1306_Init+0x214>
        return 1;
 8002804:	2301      	movs	r3, #1
 8002806:	e00f      	b.n	8002828 <ssd1306_Init+0x234>
    }

    // Clear screen
    ssd1306_Fill(Black);
 8002808:	2000      	movs	r0, #0
 800280a:	f000 f813 	bl	8002834 <ssd1306_Fill>

    // Flush buffer to screen
    ssd1306_UpdateScreen(hi2c);
 800280e:	6878      	ldr	r0, [r7, #4]
 8002810:	f000 f834 	bl	800287c <ssd1306_UpdateScreen>

    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8002814:	4b06      	ldr	r3, [pc, #24]	@ (8002830 <ssd1306_Init+0x23c>)
 8002816:	2200      	movs	r2, #0
 8002818:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 800281a:	4b05      	ldr	r3, [pc, #20]	@ (8002830 <ssd1306_Init+0x23c>)
 800281c:	2200      	movs	r2, #0
 800281e:	805a      	strh	r2, [r3, #2]

    SSD1306.Initialized = 1;
 8002820:	4b03      	ldr	r3, [pc, #12]	@ (8002830 <ssd1306_Init+0x23c>)
 8002822:	2201      	movs	r2, #1
 8002824:	715a      	strb	r2, [r3, #5]

    return 0;
 8002826:	2300      	movs	r3, #0
}
 8002828:	4618      	mov	r0, r3
 800282a:	3710      	adds	r7, #16
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}
 8002830:	200005fc 	.word	0x200005fc

08002834 <ssd1306_Fill>:

//
//  Fill the whole screen with the given color
//
void ssd1306_Fill(SSD1306_COLOR color)
{
 8002834:	b480      	push	{r7}
 8002836:	b085      	sub	sp, #20
 8002838:	af00      	add	r7, sp, #0
 800283a:	4603      	mov	r3, r0
 800283c:	71fb      	strb	r3, [r7, #7]
    // Fill screenbuffer with a constant value (color)
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 800283e:	2300      	movs	r3, #0
 8002840:	60fb      	str	r3, [r7, #12]
 8002842:	e00d      	b.n	8002860 <ssd1306_Fill+0x2c>
    {
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8002844:	79fb      	ldrb	r3, [r7, #7]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d101      	bne.n	800284e <ssd1306_Fill+0x1a>
 800284a:	2100      	movs	r1, #0
 800284c:	e000      	b.n	8002850 <ssd1306_Fill+0x1c>
 800284e:	21ff      	movs	r1, #255	@ 0xff
 8002850:	4a09      	ldr	r2, [pc, #36]	@ (8002878 <ssd1306_Fill+0x44>)
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	4413      	add	r3, r2
 8002856:	460a      	mov	r2, r1
 8002858:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	3301      	adds	r3, #1
 800285e:	60fb      	str	r3, [r7, #12]
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002866:	d3ed      	bcc.n	8002844 <ssd1306_Fill+0x10>
    }
}
 8002868:	bf00      	nop
 800286a:	bf00      	nop
 800286c:	3714      	adds	r7, #20
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr
 8002876:	bf00      	nop
 8002878:	200001fc 	.word	0x200001fc

0800287c <ssd1306_UpdateScreen>:

//
//  Write the screenbuffer with changed to the screen
//
void ssd1306_UpdateScreen(I2C_HandleTypeDef *hi2c)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b088      	sub	sp, #32
 8002880:	af04      	add	r7, sp, #16
 8002882:	6078      	str	r0, [r7, #4]
    uint8_t i;

    for (i = 0; i < 8; i++) {
 8002884:	2300      	movs	r3, #0
 8002886:	73fb      	strb	r3, [r7, #15]
 8002888:	e020      	b.n	80028cc <ssd1306_UpdateScreen+0x50>
        ssd1306_WriteCommand(hi2c, 0xB0 + i);
 800288a:	7bfb      	ldrb	r3, [r7, #15]
 800288c:	3b50      	subs	r3, #80	@ 0x50
 800288e:	b2db      	uxtb	r3, r3
 8002890:	4619      	mov	r1, r3
 8002892:	6878      	ldr	r0, [r7, #4]
 8002894:	f7ff fe96 	bl	80025c4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(hi2c, 0x00);
 8002898:	2100      	movs	r1, #0
 800289a:	6878      	ldr	r0, [r7, #4]
 800289c:	f7ff fe92 	bl	80025c4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(hi2c, 0x10);
 80028a0:	2110      	movs	r1, #16
 80028a2:	6878      	ldr	r0, [r7, #4]
 80028a4:	f7ff fe8e 	bl	80025c4 <ssd1306_WriteCommand>

        HAL_I2C_Mem_Write(hi2c, SSD1306_I2C_ADDR, 0x40, 1, &SSD1306_Buffer[SSD1306_WIDTH * i], SSD1306_WIDTH, 100);
 80028a8:	7bfb      	ldrb	r3, [r7, #15]
 80028aa:	01db      	lsls	r3, r3, #7
 80028ac:	4a0b      	ldr	r2, [pc, #44]	@ (80028dc <ssd1306_UpdateScreen+0x60>)
 80028ae:	4413      	add	r3, r2
 80028b0:	2264      	movs	r2, #100	@ 0x64
 80028b2:	9202      	str	r2, [sp, #8]
 80028b4:	2280      	movs	r2, #128	@ 0x80
 80028b6:	9201      	str	r2, [sp, #4]
 80028b8:	9300      	str	r3, [sp, #0]
 80028ba:	2301      	movs	r3, #1
 80028bc:	2240      	movs	r2, #64	@ 0x40
 80028be:	2178      	movs	r1, #120	@ 0x78
 80028c0:	6878      	ldr	r0, [r7, #4]
 80028c2:	f001 ffa5 	bl	8004810 <HAL_I2C_Mem_Write>
    for (i = 0; i < 8; i++) {
 80028c6:	7bfb      	ldrb	r3, [r7, #15]
 80028c8:	3301      	adds	r3, #1
 80028ca:	73fb      	strb	r3, [r7, #15]
 80028cc:	7bfb      	ldrb	r3, [r7, #15]
 80028ce:	2b07      	cmp	r3, #7
 80028d0:	d9db      	bls.n	800288a <ssd1306_UpdateScreen+0xe>
    }
}
 80028d2:	bf00      	nop
 80028d4:	bf00      	nop
 80028d6:	3710      	adds	r7, #16
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	200001fc 	.word	0x200001fc

080028e0 <ssd1306_DrawPixel>:
//  X => X Coordinate
//  Y => Y Coordinate
//  color => Pixel color
//
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b083      	sub	sp, #12
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	4603      	mov	r3, r0
 80028e8:	71fb      	strb	r3, [r7, #7]
 80028ea:	460b      	mov	r3, r1
 80028ec:	71bb      	strb	r3, [r7, #6]
 80028ee:	4613      	mov	r3, r2
 80028f0:	717b      	strb	r3, [r7, #5]
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT)
 80028f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	db48      	blt.n	800298c <ssd1306_DrawPixel+0xac>
 80028fa:	79bb      	ldrb	r3, [r7, #6]
 80028fc:	2b3f      	cmp	r3, #63	@ 0x3f
 80028fe:	d845      	bhi.n	800298c <ssd1306_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }

    // Check if pixel should be inverted
    if (SSD1306.Inverted)
 8002900:	4b25      	ldr	r3, [pc, #148]	@ (8002998 <ssd1306_DrawPixel+0xb8>)
 8002902:	791b      	ldrb	r3, [r3, #4]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d006      	beq.n	8002916 <ssd1306_DrawPixel+0x36>
    {
        color = (SSD1306_COLOR)!color;
 8002908:	797b      	ldrb	r3, [r7, #5]
 800290a:	2b00      	cmp	r3, #0
 800290c:	bf0c      	ite	eq
 800290e:	2301      	moveq	r3, #1
 8002910:	2300      	movne	r3, #0
 8002912:	b2db      	uxtb	r3, r3
 8002914:	717b      	strb	r3, [r7, #5]
    }

    // Draw in the correct color
    if (color == White)
 8002916:	797b      	ldrb	r3, [r7, #5]
 8002918:	2b01      	cmp	r3, #1
 800291a:	d11a      	bne.n	8002952 <ssd1306_DrawPixel+0x72>
    {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800291c:	79fa      	ldrb	r2, [r7, #7]
 800291e:	79bb      	ldrb	r3, [r7, #6]
 8002920:	08db      	lsrs	r3, r3, #3
 8002922:	b2d8      	uxtb	r0, r3
 8002924:	4603      	mov	r3, r0
 8002926:	01db      	lsls	r3, r3, #7
 8002928:	4413      	add	r3, r2
 800292a:	4a1c      	ldr	r2, [pc, #112]	@ (800299c <ssd1306_DrawPixel+0xbc>)
 800292c:	5cd3      	ldrb	r3, [r2, r3]
 800292e:	b25a      	sxtb	r2, r3
 8002930:	79bb      	ldrb	r3, [r7, #6]
 8002932:	f003 0307 	and.w	r3, r3, #7
 8002936:	2101      	movs	r1, #1
 8002938:	fa01 f303 	lsl.w	r3, r1, r3
 800293c:	b25b      	sxtb	r3, r3
 800293e:	4313      	orrs	r3, r2
 8002940:	b259      	sxtb	r1, r3
 8002942:	79fa      	ldrb	r2, [r7, #7]
 8002944:	4603      	mov	r3, r0
 8002946:	01db      	lsls	r3, r3, #7
 8002948:	4413      	add	r3, r2
 800294a:	b2c9      	uxtb	r1, r1
 800294c:	4a13      	ldr	r2, [pc, #76]	@ (800299c <ssd1306_DrawPixel+0xbc>)
 800294e:	54d1      	strb	r1, [r2, r3]
 8002950:	e01d      	b.n	800298e <ssd1306_DrawPixel+0xae>
    }
    else
    {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002952:	79fa      	ldrb	r2, [r7, #7]
 8002954:	79bb      	ldrb	r3, [r7, #6]
 8002956:	08db      	lsrs	r3, r3, #3
 8002958:	b2d8      	uxtb	r0, r3
 800295a:	4603      	mov	r3, r0
 800295c:	01db      	lsls	r3, r3, #7
 800295e:	4413      	add	r3, r2
 8002960:	4a0e      	ldr	r2, [pc, #56]	@ (800299c <ssd1306_DrawPixel+0xbc>)
 8002962:	5cd3      	ldrb	r3, [r2, r3]
 8002964:	b25a      	sxtb	r2, r3
 8002966:	79bb      	ldrb	r3, [r7, #6]
 8002968:	f003 0307 	and.w	r3, r3, #7
 800296c:	2101      	movs	r1, #1
 800296e:	fa01 f303 	lsl.w	r3, r1, r3
 8002972:	b25b      	sxtb	r3, r3
 8002974:	43db      	mvns	r3, r3
 8002976:	b25b      	sxtb	r3, r3
 8002978:	4013      	ands	r3, r2
 800297a:	b259      	sxtb	r1, r3
 800297c:	79fa      	ldrb	r2, [r7, #7]
 800297e:	4603      	mov	r3, r0
 8002980:	01db      	lsls	r3, r3, #7
 8002982:	4413      	add	r3, r2
 8002984:	b2c9      	uxtb	r1, r1
 8002986:	4a05      	ldr	r2, [pc, #20]	@ (800299c <ssd1306_DrawPixel+0xbc>)
 8002988:	54d1      	strb	r1, [r2, r3]
 800298a:	e000      	b.n	800298e <ssd1306_DrawPixel+0xae>
        return;
 800298c:	bf00      	nop
    }
}
 800298e:	370c      	adds	r7, #12
 8002990:	46bd      	mov	sp, r7
 8002992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002996:	4770      	bx	lr
 8002998:	200005fc 	.word	0x200005fc
 800299c:	200001fc 	.word	0x200001fc

080029a0 <ssd1306_WriteChar>:
//  ch      => Character to write
//  Font    => Font to use
//  color   => Black or White
//
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color)
{
 80029a0:	b590      	push	{r4, r7, lr}
 80029a2:	b089      	sub	sp, #36	@ 0x24
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	4604      	mov	r4, r0
 80029a8:	1d38      	adds	r0, r7, #4
 80029aa:	e880 0006 	stmia.w	r0, {r1, r2}
 80029ae:	461a      	mov	r2, r3
 80029b0:	4623      	mov	r3, r4
 80029b2:	73fb      	strb	r3, [r7, #15]
 80029b4:	4613      	mov	r3, r2
 80029b6:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;

    // Check remaining space on current line
    if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 80029b8:	4b38      	ldr	r3, [pc, #224]	@ (8002a9c <ssd1306_WriteChar+0xfc>)
 80029ba:	881b      	ldrh	r3, [r3, #0]
 80029bc:	461a      	mov	r2, r3
 80029be:	793b      	ldrb	r3, [r7, #4]
 80029c0:	4413      	add	r3, r2
 80029c2:	2b7f      	cmp	r3, #127	@ 0x7f
 80029c4:	dc06      	bgt.n	80029d4 <ssd1306_WriteChar+0x34>
        SSD1306_HEIGHT <= (SSD1306.CurrentY + Font.FontHeight))
 80029c6:	4b35      	ldr	r3, [pc, #212]	@ (8002a9c <ssd1306_WriteChar+0xfc>)
 80029c8:	885b      	ldrh	r3, [r3, #2]
 80029ca:	461a      	mov	r2, r3
 80029cc:	797b      	ldrb	r3, [r7, #5]
 80029ce:	4413      	add	r3, r2
    if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 80029d0:	2b3f      	cmp	r3, #63	@ 0x3f
 80029d2:	dd01      	ble.n	80029d8 <ssd1306_WriteChar+0x38>
    {
        // Not enough space on current line
        return 0;
 80029d4:	2300      	movs	r3, #0
 80029d6:	e05c      	b.n	8002a92 <ssd1306_WriteChar+0xf2>
    }

    // Translate font to screenbuffer
    for (i = 0; i < Font.FontHeight; i++)
 80029d8:	2300      	movs	r3, #0
 80029da:	61fb      	str	r3, [r7, #28]
 80029dc:	e04c      	b.n	8002a78 <ssd1306_WriteChar+0xd8>
    {
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 80029de:	68ba      	ldr	r2, [r7, #8]
 80029e0:	7bfb      	ldrb	r3, [r7, #15]
 80029e2:	3b20      	subs	r3, #32
 80029e4:	7979      	ldrb	r1, [r7, #5]
 80029e6:	fb01 f303 	mul.w	r3, r1, r3
 80029ea:	4619      	mov	r1, r3
 80029ec:	69fb      	ldr	r3, [r7, #28]
 80029ee:	440b      	add	r3, r1
 80029f0:	005b      	lsls	r3, r3, #1
 80029f2:	4413      	add	r3, r2
 80029f4:	881b      	ldrh	r3, [r3, #0]
 80029f6:	617b      	str	r3, [r7, #20]
        for (j = 0; j < Font.FontWidth; j++)
 80029f8:	2300      	movs	r3, #0
 80029fa:	61bb      	str	r3, [r7, #24]
 80029fc:	e034      	b.n	8002a68 <ssd1306_WriteChar+0xc8>
        {
            if ((b << j) & 0x8000)
 80029fe:	697a      	ldr	r2, [r7, #20]
 8002a00:	69bb      	ldr	r3, [r7, #24]
 8002a02:	fa02 f303 	lsl.w	r3, r2, r3
 8002a06:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d012      	beq.n	8002a34 <ssd1306_WriteChar+0x94>
            {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002a0e:	4b23      	ldr	r3, [pc, #140]	@ (8002a9c <ssd1306_WriteChar+0xfc>)
 8002a10:	881b      	ldrh	r3, [r3, #0]
 8002a12:	b2da      	uxtb	r2, r3
 8002a14:	69bb      	ldr	r3, [r7, #24]
 8002a16:	b2db      	uxtb	r3, r3
 8002a18:	4413      	add	r3, r2
 8002a1a:	b2d8      	uxtb	r0, r3
 8002a1c:	4b1f      	ldr	r3, [pc, #124]	@ (8002a9c <ssd1306_WriteChar+0xfc>)
 8002a1e:	885b      	ldrh	r3, [r3, #2]
 8002a20:	b2da      	uxtb	r2, r3
 8002a22:	69fb      	ldr	r3, [r7, #28]
 8002a24:	b2db      	uxtb	r3, r3
 8002a26:	4413      	add	r3, r2
 8002a28:	b2db      	uxtb	r3, r3
 8002a2a:	7bba      	ldrb	r2, [r7, #14]
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	f7ff ff57 	bl	80028e0 <ssd1306_DrawPixel>
 8002a32:	e016      	b.n	8002a62 <ssd1306_WriteChar+0xc2>
            }
            else
            {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002a34:	4b19      	ldr	r3, [pc, #100]	@ (8002a9c <ssd1306_WriteChar+0xfc>)
 8002a36:	881b      	ldrh	r3, [r3, #0]
 8002a38:	b2da      	uxtb	r2, r3
 8002a3a:	69bb      	ldr	r3, [r7, #24]
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	4413      	add	r3, r2
 8002a40:	b2d8      	uxtb	r0, r3
 8002a42:	4b16      	ldr	r3, [pc, #88]	@ (8002a9c <ssd1306_WriteChar+0xfc>)
 8002a44:	885b      	ldrh	r3, [r3, #2]
 8002a46:	b2da      	uxtb	r2, r3
 8002a48:	69fb      	ldr	r3, [r7, #28]
 8002a4a:	b2db      	uxtb	r3, r3
 8002a4c:	4413      	add	r3, r2
 8002a4e:	b2d9      	uxtb	r1, r3
 8002a50:	7bbb      	ldrb	r3, [r7, #14]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	bf0c      	ite	eq
 8002a56:	2301      	moveq	r3, #1
 8002a58:	2300      	movne	r3, #0
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	461a      	mov	r2, r3
 8002a5e:	f7ff ff3f 	bl	80028e0 <ssd1306_DrawPixel>
        for (j = 0; j < Font.FontWidth; j++)
 8002a62:	69bb      	ldr	r3, [r7, #24]
 8002a64:	3301      	adds	r3, #1
 8002a66:	61bb      	str	r3, [r7, #24]
 8002a68:	793b      	ldrb	r3, [r7, #4]
 8002a6a:	461a      	mov	r2, r3
 8002a6c:	69bb      	ldr	r3, [r7, #24]
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d3c5      	bcc.n	80029fe <ssd1306_WriteChar+0x5e>
    for (i = 0; i < Font.FontHeight; i++)
 8002a72:	69fb      	ldr	r3, [r7, #28]
 8002a74:	3301      	adds	r3, #1
 8002a76:	61fb      	str	r3, [r7, #28]
 8002a78:	797b      	ldrb	r3, [r7, #5]
 8002a7a:	461a      	mov	r2, r3
 8002a7c:	69fb      	ldr	r3, [r7, #28]
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d3ad      	bcc.n	80029de <ssd1306_WriteChar+0x3e>
            }
        }
    }

    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8002a82:	4b06      	ldr	r3, [pc, #24]	@ (8002a9c <ssd1306_WriteChar+0xfc>)
 8002a84:	881b      	ldrh	r3, [r3, #0]
 8002a86:	793a      	ldrb	r2, [r7, #4]
 8002a88:	4413      	add	r3, r2
 8002a8a:	b29a      	uxth	r2, r3
 8002a8c:	4b03      	ldr	r3, [pc, #12]	@ (8002a9c <ssd1306_WriteChar+0xfc>)
 8002a8e:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 8002a90:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a92:	4618      	mov	r0, r3
 8002a94:	3724      	adds	r7, #36	@ 0x24
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd90      	pop	{r4, r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	200005fc 	.word	0x200005fc

08002aa0 <ssd1306_WriteString>:

//
//  Write full string to screenbuffer
//
char ssd1306_WriteString(const char* str, FontDef Font, SSD1306_COLOR color)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b084      	sub	sp, #16
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	60f8      	str	r0, [r7, #12]
 8002aa8:	1d38      	adds	r0, r7, #4
 8002aaa:	e880 0006 	stmia.w	r0, {r1, r2}
 8002aae:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str)
 8002ab0:	e012      	b.n	8002ad8 <ssd1306_WriteString+0x38>
    {
        if (ssd1306_WriteChar(*str, Font, color) != *str)
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	7818      	ldrb	r0, [r3, #0]
 8002ab6:	78fb      	ldrb	r3, [r7, #3]
 8002ab8:	1d3a      	adds	r2, r7, #4
 8002aba:	ca06      	ldmia	r2, {r1, r2}
 8002abc:	f7ff ff70 	bl	80029a0 <ssd1306_WriteChar>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	461a      	mov	r2, r3
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	781b      	ldrb	r3, [r3, #0]
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	d002      	beq.n	8002ad2 <ssd1306_WriteString+0x32>
        {
            // Char could not be written
            return *str;
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	781b      	ldrb	r3, [r3, #0]
 8002ad0:	e008      	b.n	8002ae4 <ssd1306_WriteString+0x44>
        }

        // Next char
        str++;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	3301      	adds	r3, #1
 8002ad6:	60fb      	str	r3, [r7, #12]
    while (*str)
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	781b      	ldrb	r3, [r3, #0]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d1e8      	bne.n	8002ab2 <ssd1306_WriteString+0x12>
    }

    // Everything ok
    return *str;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	781b      	ldrb	r3, [r3, #0]
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	3710      	adds	r7, #16
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}

08002aec <ssd1306_SetCursor>:

//
//  Set cursor position
//
void ssd1306_SetCursor(uint8_t x, uint8_t y)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b083      	sub	sp, #12
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	4603      	mov	r3, r0
 8002af4:	460a      	mov	r2, r1
 8002af6:	71fb      	strb	r3, [r7, #7]
 8002af8:	4613      	mov	r3, r2
 8002afa:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002afc:	79fb      	ldrb	r3, [r7, #7]
 8002afe:	b29a      	uxth	r2, r3
 8002b00:	4b05      	ldr	r3, [pc, #20]	@ (8002b18 <ssd1306_SetCursor+0x2c>)
 8002b02:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002b04:	79bb      	ldrb	r3, [r7, #6]
 8002b06:	b29a      	uxth	r2, r3
 8002b08:	4b03      	ldr	r3, [pc, #12]	@ (8002b18 <ssd1306_SetCursor+0x2c>)
 8002b0a:	805a      	strh	r2, [r3, #2]
}
 8002b0c:	bf00      	nop
 8002b0e:	370c      	adds	r7, #12
 8002b10:	46bd      	mov	sp, r7
 8002b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b16:	4770      	bx	lr
 8002b18:	200005fc 	.word	0x200005fc

08002b1c <user_i2c_read>:

struct bme280_dev dev;
struct bme280_data comp_data;
int8_t rslt;

int8_t user_i2c_read(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len) {
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b084      	sub	sp, #16
 8002b20:	af02      	add	r7, sp, #8
 8002b22:	603a      	str	r2, [r7, #0]
 8002b24:	461a      	mov	r2, r3
 8002b26:	4603      	mov	r3, r0
 8002b28:	71fb      	strb	r3, [r7, #7]
 8002b2a:	460b      	mov	r3, r1
 8002b2c:	71bb      	strb	r3, [r7, #6]
 8002b2e:	4613      	mov	r3, r2
 8002b30:	80bb      	strh	r3, [r7, #4]
	if (HAL_I2C_Master_Transmit(&hi2c1, (id << 1), &reg_addr, 1, 10) != HAL_OK)
 8002b32:	79fb      	ldrb	r3, [r7, #7]
 8002b34:	b29b      	uxth	r3, r3
 8002b36:	005b      	lsls	r3, r3, #1
 8002b38:	b299      	uxth	r1, r3
 8002b3a:	1dba      	adds	r2, r7, #6
 8002b3c:	230a      	movs	r3, #10
 8002b3e:	9300      	str	r3, [sp, #0]
 8002b40:	2301      	movs	r3, #1
 8002b42:	4811      	ldr	r0, [pc, #68]	@ (8002b88 <user_i2c_read+0x6c>)
 8002b44:	f001 fb34 	bl	80041b0 <HAL_I2C_Master_Transmit>
 8002b48:	4603      	mov	r3, r0
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d002      	beq.n	8002b54 <user_i2c_read+0x38>
		return -1;
 8002b4e:	f04f 33ff 	mov.w	r3, #4294967295
 8002b52:	e014      	b.n	8002b7e <user_i2c_read+0x62>
	if (HAL_I2C_Master_Receive(&hi2c1, (id << 1) | 0x01, data, len, 10)
 8002b54:	79fb      	ldrb	r3, [r7, #7]
 8002b56:	005b      	lsls	r3, r3, #1
 8002b58:	b21b      	sxth	r3, r3
 8002b5a:	f043 0301 	orr.w	r3, r3, #1
 8002b5e:	b21b      	sxth	r3, r3
 8002b60:	b299      	uxth	r1, r3
 8002b62:	88bb      	ldrh	r3, [r7, #4]
 8002b64:	220a      	movs	r2, #10
 8002b66:	9200      	str	r2, [sp, #0]
 8002b68:	683a      	ldr	r2, [r7, #0]
 8002b6a:	4807      	ldr	r0, [pc, #28]	@ (8002b88 <user_i2c_read+0x6c>)
 8002b6c:	f001 fc1e 	bl	80043ac <HAL_I2C_Master_Receive>
 8002b70:	4603      	mov	r3, r0
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d002      	beq.n	8002b7c <user_i2c_read+0x60>
			!= HAL_OK)
		return -1;
 8002b76:	f04f 33ff 	mov.w	r3, #4294967295
 8002b7a:	e000      	b.n	8002b7e <user_i2c_read+0x62>

	return 0;
 8002b7c:	2300      	movs	r3, #0
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	3708      	adds	r7, #8
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	bf00      	nop
 8002b88:	20000604 	.word	0x20000604

08002b8c <user_delay_ms>:

void user_delay_ms(uint32_t period) {
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b082      	sub	sp, #8
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]

	HAL_Delay(period);
 8002b94:	6878      	ldr	r0, [r7, #4]
 8002b96:	f000 fef1 	bl	800397c <HAL_Delay>
}
 8002b9a:	bf00      	nop
 8002b9c:	3708      	adds	r7, #8
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
	...

08002ba4 <user_i2c_write>:

int8_t user_i2c_write(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len) {
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b086      	sub	sp, #24
 8002ba8:	af02      	add	r7, sp, #8
 8002baa:	603a      	str	r2, [r7, #0]
 8002bac:	461a      	mov	r2, r3
 8002bae:	4603      	mov	r3, r0
 8002bb0:	71fb      	strb	r3, [r7, #7]
 8002bb2:	460b      	mov	r3, r1
 8002bb4:	71bb      	strb	r3, [r7, #6]
 8002bb6:	4613      	mov	r3, r2
 8002bb8:	80bb      	strh	r3, [r7, #4]
	int8_t *buf;
	buf = malloc(len + 1);
 8002bba:	88bb      	ldrh	r3, [r7, #4]
 8002bbc:	3301      	adds	r3, #1
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f006 fe6a 	bl	8009898 <malloc>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	60fb      	str	r3, [r7, #12]
	buf[0] = reg_addr;
 8002bc8:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	701a      	strb	r2, [r3, #0]
	memcpy(buf + 1, data, len);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	3301      	adds	r3, #1
 8002bd4:	88ba      	ldrh	r2, [r7, #4]
 8002bd6:	6839      	ldr	r1, [r7, #0]
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f007 fe40 	bl	800a85e <memcpy>

	if (HAL_I2C_Master_Transmit(&hi2c1, (id << 1), (uint8_t*) buf, len + 1,
 8002bde:	79fb      	ldrb	r3, [r7, #7]
 8002be0:	b29b      	uxth	r3, r3
 8002be2:	005b      	lsls	r3, r3, #1
 8002be4:	b299      	uxth	r1, r3
 8002be6:	88bb      	ldrh	r3, [r7, #4]
 8002be8:	3301      	adds	r3, #1
 8002bea:	b29b      	uxth	r3, r3
 8002bec:	f04f 32ff 	mov.w	r2, #4294967295
 8002bf0:	9200      	str	r2, [sp, #0]
 8002bf2:	68fa      	ldr	r2, [r7, #12]
 8002bf4:	4808      	ldr	r0, [pc, #32]	@ (8002c18 <user_i2c_write+0x74>)
 8002bf6:	f001 fadb 	bl	80041b0 <HAL_I2C_Master_Transmit>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d002      	beq.n	8002c06 <user_i2c_write+0x62>
	HAL_MAX_DELAY) != HAL_OK)
		return -1;
 8002c00:	f04f 33ff 	mov.w	r3, #4294967295
 8002c04:	e003      	b.n	8002c0e <user_i2c_write+0x6a>

	free(buf);
 8002c06:	68f8      	ldr	r0, [r7, #12]
 8002c08:	f006 fe4e 	bl	80098a8 <free>
	return 0;
 8002c0c:	2300      	movs	r3, #0
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	3710      	adds	r7, #16
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	20000604 	.word	0x20000604

08002c1c <_write>:

// for printf() redirection to USART2
int _write(int file, char *data, int len) {
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b086      	sub	sp, #24
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	60f8      	str	r0, [r7, #12]
 8002c24:	60b9      	str	r1, [r7, #8]
 8002c26:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef status = HAL_UART_Transmit(&huart2, (uint8_t*) data, len,
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	b29a      	uxth	r2, r3
 8002c2c:	f04f 33ff 	mov.w	r3, #4294967295
 8002c30:	68b9      	ldr	r1, [r7, #8]
 8002c32:	4807      	ldr	r0, [pc, #28]	@ (8002c50 <_write+0x34>)
 8002c34:	f003 fabe 	bl	80061b4 <HAL_UART_Transmit>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	75fb      	strb	r3, [r7, #23]
			HAL_MAX_DELAY);
	return (status == HAL_OK ? len : 0);
 8002c3c:	7dfb      	ldrb	r3, [r7, #23]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d101      	bne.n	8002c46 <_write+0x2a>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	e000      	b.n	8002c48 <_write+0x2c>
 8002c46:	2300      	movs	r3, #0
}
 8002c48:	4618      	mov	r0, r3
 8002c4a:	3718      	adds	r7, #24
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bd80      	pop	{r7, pc}
 8002c50:	20000658 	.word	0x20000658

08002c54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002c58:	f000 fe4e 	bl	80038f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002c5c:	f000 f8ce 	bl	8002dfc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002c60:	f000 f98e 	bl	8002f80 <MX_GPIO_Init>
  MX_I2C1_Init();
 8002c64:	f000 f934 	bl	8002ed0 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8002c68:	f000 f960 	bl	8002f2c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

	/*----------------------------------------BME280 Setup-------------------------------------------------*/
	/* BME280 Initialization */
	dev.dev_id = BME280_I2C_ADDR_PRIM;
 8002c6c:	4b4c      	ldr	r3, [pc, #304]	@ (8002da0 <main+0x14c>)
 8002c6e:	2276      	movs	r2, #118	@ 0x76
 8002c70:	705a      	strb	r2, [r3, #1]
	dev.intf = BME280_I2C_INTF;
 8002c72:	4b4b      	ldr	r3, [pc, #300]	@ (8002da0 <main+0x14c>)
 8002c74:	2201      	movs	r2, #1
 8002c76:	709a      	strb	r2, [r3, #2]
	dev.read = user_i2c_read;
 8002c78:	4b49      	ldr	r3, [pc, #292]	@ (8002da0 <main+0x14c>)
 8002c7a:	4a4a      	ldr	r2, [pc, #296]	@ (8002da4 <main+0x150>)
 8002c7c:	605a      	str	r2, [r3, #4]
	dev.write = user_i2c_write;
 8002c7e:	4b48      	ldr	r3, [pc, #288]	@ (8002da0 <main+0x14c>)
 8002c80:	4a49      	ldr	r2, [pc, #292]	@ (8002da8 <main+0x154>)
 8002c82:	609a      	str	r2, [r3, #8]
	dev.delay_ms = user_delay_ms;
 8002c84:	4b46      	ldr	r3, [pc, #280]	@ (8002da0 <main+0x14c>)
 8002c86:	4a49      	ldr	r2, [pc, #292]	@ (8002dac <main+0x158>)
 8002c88:	60da      	str	r2, [r3, #12]

	rslt = bme280_init(&dev); // Initialize the sensor.
 8002c8a:	4845      	ldr	r0, [pc, #276]	@ (8002da0 <main+0x14c>)
 8002c8c:	f7fe f9a4 	bl	8000fd8 <bme280_init>
 8002c90:	4603      	mov	r3, r0
 8002c92:	461a      	mov	r2, r3
 8002c94:	4b46      	ldr	r3, [pc, #280]	@ (8002db0 <main+0x15c>)
 8002c96:	701a      	strb	r2, [r3, #0]
	if (rslt == BME280_OK) {
 8002c98:	4b45      	ldr	r3, [pc, #276]	@ (8002db0 <main+0x15c>)
 8002c9a:	f993 3000 	ldrsb.w	r3, [r3]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d103      	bne.n	8002caa <main+0x56>
	    printf("BME280 Successfully Initialized\r\n");
 8002ca2:	4844      	ldr	r0, [pc, #272]	@ (8002db4 <main+0x160>)
 8002ca4:	f007 fc38 	bl	800a518 <puts>
 8002ca8:	e006      	b.n	8002cb8 <main+0x64>
	} else {
	    printf("Failed to Initialize BME280. Error code: %d\r\n", rslt);
 8002caa:	4b41      	ldr	r3, [pc, #260]	@ (8002db0 <main+0x15c>)
 8002cac:	f993 3000 	ldrsb.w	r3, [r3]
 8002cb0:	4619      	mov	r1, r3
 8002cb2:	4841      	ldr	r0, [pc, #260]	@ (8002db8 <main+0x164>)
 8002cb4:	f007 fbc8 	bl	800a448 <iprintf>
	}

	/* BME280 Configuration */
	dev.settings.osr_h = BME280_OVERSAMPLING_1X;
 8002cb8:	4b39      	ldr	r3, [pc, #228]	@ (8002da0 <main+0x14c>)
 8002cba:	2201      	movs	r2, #1
 8002cbc:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
	dev.settings.osr_p = BME280_OVERSAMPLING_16X;
 8002cc0:	4b37      	ldr	r3, [pc, #220]	@ (8002da0 <main+0x14c>)
 8002cc2:	2205      	movs	r2, #5
 8002cc4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
	dev.settings.osr_t = BME280_OVERSAMPLING_2X;
 8002cc8:	4b35      	ldr	r3, [pc, #212]	@ (8002da0 <main+0x14c>)
 8002cca:	2202      	movs	r2, #2
 8002ccc:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
	dev.settings.filter = BME280_FILTER_COEFF_16;
 8002cd0:	4b33      	ldr	r3, [pc, #204]	@ (8002da0 <main+0x14c>)
 8002cd2:	2204      	movs	r2, #4
 8002cd4:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
	rslt = bme280_set_sensor_settings(
 8002cd8:	4931      	ldr	r1, [pc, #196]	@ (8002da0 <main+0x14c>)
 8002cda:	200f      	movs	r0, #15
 8002cdc:	f7fe fa70 	bl	80011c0 <bme280_set_sensor_settings>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	461a      	mov	r2, r3
 8002ce4:	4b32      	ldr	r3, [pc, #200]	@ (8002db0 <main+0x15c>)
 8002ce6:	701a      	strb	r2, [r3, #0]
			BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL | BME280_OSR_HUM_SEL
					| BME280_FILTER_SEL, &dev);
	//rslt = bme280_set_sensor_settings(BME280_ALL_SETTINGS_SEL, &dev); this can also be used in place of above
	if (rslt == BME280_OK) {
 8002ce8:	4b31      	ldr	r3, [pc, #196]	@ (8002db0 <main+0x15c>)
 8002cea:	f993 3000 	ldrsb.w	r3, [r3]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d103      	bne.n	8002cfa <main+0xa6>
	    printf("BME280 Successfully Configured\r\n");
 8002cf2:	4832      	ldr	r0, [pc, #200]	@ (8002dbc <main+0x168>)
 8002cf4:	f007 fc10 	bl	800a518 <puts>
 8002cf8:	e006      	b.n	8002d08 <main+0xb4>
	} else {
	    printf("Failed to Configure BME280. Error code: %d\r\n", rslt);
 8002cfa:	4b2d      	ldr	r3, [pc, #180]	@ (8002db0 <main+0x15c>)
 8002cfc:	f993 3000 	ldrsb.w	r3, [r3]
 8002d00:	4619      	mov	r1, r3
 8002d02:	482f      	ldr	r0, [pc, #188]	@ (8002dc0 <main+0x16c>)
 8002d04:	f007 fba0 	bl	800a448 <iprintf>
	}
	/* BME280 Mode Setting */
	rslt = bme280_set_sensor_mode(BME280_NORMAL_MODE, &dev);
 8002d08:	4925      	ldr	r1, [pc, #148]	@ (8002da0 <main+0x14c>)
 8002d0a:	2003      	movs	r0, #3
 8002d0c:	f7fe faad 	bl	800126a <bme280_set_sensor_mode>
 8002d10:	4603      	mov	r3, r0
 8002d12:	461a      	mov	r2, r3
 8002d14:	4b26      	ldr	r3, [pc, #152]	@ (8002db0 <main+0x15c>)
 8002d16:	701a      	strb	r2, [r3, #0]
	dev.delay_ms(40);
 8002d18:	4b21      	ldr	r3, [pc, #132]	@ (8002da0 <main+0x14c>)
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	2028      	movs	r0, #40	@ 0x28
 8002d1e:	4798      	blx	r3
	if (rslt == BME280_OK) {
 8002d20:	4b23      	ldr	r3, [pc, #140]	@ (8002db0 <main+0x15c>)
 8002d22:	f993 3000 	ldrsb.w	r3, [r3]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d103      	bne.n	8002d32 <main+0xde>
	    printf("BME280 Mode Successfully set.\r\n");
 8002d2a:	4826      	ldr	r0, [pc, #152]	@ (8002dc4 <main+0x170>)
 8002d2c:	f007 fbf4 	bl	800a518 <puts>
 8002d30:	e006      	b.n	8002d40 <main+0xec>
	} else {
	    printf("Failed to set BME280 Mode. Error code: %d\r\n", rslt);
 8002d32:	4b1f      	ldr	r3, [pc, #124]	@ (8002db0 <main+0x15c>)
 8002d34:	f993 3000 	ldrsb.w	r3, [r3]
 8002d38:	4619      	mov	r1, r3
 8002d3a:	4823      	ldr	r0, [pc, #140]	@ (8002dc8 <main+0x174>)
 8002d3c:	f007 fb84 	bl	800a448 <iprintf>
	}

	/*-------------------------------------SSD1306 Setup-----------------------------------------------------*/

	//MX_I2C1_Init();
	ssd1306_Init(&hi2c1);
 8002d40:	4822      	ldr	r0, [pc, #136]	@ (8002dcc <main+0x178>)
 8002d42:	f7ff fc57 	bl	80025f4 <ssd1306_Init>

    ssd1306_Fill(Black);
 8002d46:	2000      	movs	r0, #0
 8002d48:	f7ff fd74 	bl	8002834 <ssd1306_Fill>
    ssd1306_UpdateScreen(&hi2c1);
 8002d4c:	481f      	ldr	r0, [pc, #124]	@ (8002dcc <main+0x178>)
 8002d4e:	f7ff fd95 	bl	800287c <ssd1306_UpdateScreen>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002d52:	f003 fe2f 	bl	80069b4 <osKernelInitialize>
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of bme280Data */
  bme280DataHandle = osMessageQueueNew (16, sizeof(uint16_t), &bme280Data_attributes);
 8002d56:	4a1e      	ldr	r2, [pc, #120]	@ (8002dd0 <main+0x17c>)
 8002d58:	2102      	movs	r1, #2
 8002d5a:	2010      	movs	r0, #16
 8002d5c:	f003 ff21 	bl	8006ba2 <osMessageQueueNew>
 8002d60:	4603      	mov	r3, r0
 8002d62:	4a1c      	ldr	r2, [pc, #112]	@ (8002dd4 <main+0x180>)
 8002d64:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8002d66:	4a1c      	ldr	r2, [pc, #112]	@ (8002dd8 <main+0x184>)
 8002d68:	2100      	movs	r1, #0
 8002d6a:	481c      	ldr	r0, [pc, #112]	@ (8002ddc <main+0x188>)
 8002d6c:	f003 fe6c 	bl	8006a48 <osThreadNew>
 8002d70:	4603      	mov	r3, r0
 8002d72:	4a1b      	ldr	r2, [pc, #108]	@ (8002de0 <main+0x18c>)
 8002d74:	6013      	str	r3, [r2, #0]

  /* creation of bme280Task */
  bme280TaskHandle = osThreadNew(Startbme280Task, NULL, &bme280Task_attributes);
 8002d76:	4a1b      	ldr	r2, [pc, #108]	@ (8002de4 <main+0x190>)
 8002d78:	2100      	movs	r1, #0
 8002d7a:	481b      	ldr	r0, [pc, #108]	@ (8002de8 <main+0x194>)
 8002d7c:	f003 fe64 	bl	8006a48 <osThreadNew>
 8002d80:	4603      	mov	r3, r0
 8002d82:	4a1a      	ldr	r2, [pc, #104]	@ (8002dec <main+0x198>)
 8002d84:	6013      	str	r3, [r2, #0]

  /* creation of lcdTask */
  lcdTaskHandle = osThreadNew(StartlcdTask, NULL, &lcdTask_attributes);
 8002d86:	4a1a      	ldr	r2, [pc, #104]	@ (8002df0 <main+0x19c>)
 8002d88:	2100      	movs	r1, #0
 8002d8a:	481a      	ldr	r0, [pc, #104]	@ (8002df4 <main+0x1a0>)
 8002d8c:	f003 fe5c 	bl	8006a48 <osThreadNew>
 8002d90:	4603      	mov	r3, r0
 8002d92:	4a19      	ldr	r2, [pc, #100]	@ (8002df8 <main+0x1a4>)
 8002d94:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8002d96:	f003 fe31 	bl	80069fc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8002d9a:	bf00      	nop
 8002d9c:	e7fd      	b.n	8002d9a <main+0x146>
 8002d9e:	bf00      	nop
 8002da0:	200006b0 	.word	0x200006b0
 8002da4:	08002b1d 	.word	0x08002b1d
 8002da8:	08002ba5 	.word	0x08002ba5
 8002dac:	08002b8d 	.word	0x08002b8d
 8002db0:	200006fc 	.word	0x200006fc
 8002db4:	0800c68c 	.word	0x0800c68c
 8002db8:	0800c6b0 	.word	0x0800c6b0
 8002dbc:	0800c6e0 	.word	0x0800c6e0
 8002dc0:	0800c700 	.word	0x0800c700
 8002dc4:	0800c730 	.word	0x0800c730
 8002dc8:	0800c750 	.word	0x0800c750
 8002dcc:	20000604 	.word	0x20000604
 8002dd0:	0800d65c 	.word	0x0800d65c
 8002dd4:	200006ac 	.word	0x200006ac
 8002dd8:	0800d5f0 	.word	0x0800d5f0
 8002ddc:	08003219 	.word	0x08003219
 8002de0:	200006a0 	.word	0x200006a0
 8002de4:	0800d614 	.word	0x0800d614
 8002de8:	08003239 	.word	0x08003239
 8002dec:	200006a4 	.word	0x200006a4
 8002df0:	0800d638 	.word	0x0800d638
 8002df4:	08003305 	.word	0x08003305
 8002df8:	200006a8 	.word	0x200006a8

08002dfc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b094      	sub	sp, #80	@ 0x50
 8002e00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002e02:	f107 0320 	add.w	r3, r7, #32
 8002e06:	2230      	movs	r2, #48	@ 0x30
 8002e08:	2100      	movs	r1, #0
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	f007 fc98 	bl	800a740 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002e10:	f107 030c 	add.w	r3, r7, #12
 8002e14:	2200      	movs	r2, #0
 8002e16:	601a      	str	r2, [r3, #0]
 8002e18:	605a      	str	r2, [r3, #4]
 8002e1a:	609a      	str	r2, [r3, #8]
 8002e1c:	60da      	str	r2, [r3, #12]
 8002e1e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e20:	2300      	movs	r3, #0
 8002e22:	60bb      	str	r3, [r7, #8]
 8002e24:	4b28      	ldr	r3, [pc, #160]	@ (8002ec8 <SystemClock_Config+0xcc>)
 8002e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e28:	4a27      	ldr	r2, [pc, #156]	@ (8002ec8 <SystemClock_Config+0xcc>)
 8002e2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e2e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e30:	4b25      	ldr	r3, [pc, #148]	@ (8002ec8 <SystemClock_Config+0xcc>)
 8002e32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e38:	60bb      	str	r3, [r7, #8]
 8002e3a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	607b      	str	r3, [r7, #4]
 8002e40:	4b22      	ldr	r3, [pc, #136]	@ (8002ecc <SystemClock_Config+0xd0>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a21      	ldr	r2, [pc, #132]	@ (8002ecc <SystemClock_Config+0xd0>)
 8002e46:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e4a:	6013      	str	r3, [r2, #0]
 8002e4c:	4b1f      	ldr	r3, [pc, #124]	@ (8002ecc <SystemClock_Config+0xd0>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e54:	607b      	str	r3, [r7, #4]
 8002e56:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002e5c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002e60:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002e62:	2302      	movs	r3, #2
 8002e64:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002e66:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002e6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002e6c:	2304      	movs	r3, #4
 8002e6e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 175;
 8002e70:	23af      	movs	r3, #175	@ 0xaf
 8002e72:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002e74:	2304      	movs	r3, #4
 8002e76:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002e78:	2307      	movs	r3, #7
 8002e7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e7c:	f107 0320 	add.w	r3, r7, #32
 8002e80:	4618      	mov	r0, r3
 8002e82:	f002 f9db 	bl	800523c <HAL_RCC_OscConfig>
 8002e86:	4603      	mov	r3, r0
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d001      	beq.n	8002e90 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002e8c:	f000 faea 	bl	8003464 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002e90:	230f      	movs	r3, #15
 8002e92:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002e94:	2302      	movs	r3, #2
 8002e96:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002e9c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002ea0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002ea2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002ea6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002ea8:	f107 030c 	add.w	r3, r7, #12
 8002eac:	2102      	movs	r1, #2
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f002 fc3c 	bl	800572c <HAL_RCC_ClockConfig>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d001      	beq.n	8002ebe <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002eba:	f000 fad3 	bl	8003464 <Error_Handler>
  }
}
 8002ebe:	bf00      	nop
 8002ec0:	3750      	adds	r7, #80	@ 0x50
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	40023800 	.word	0x40023800
 8002ecc:	40007000 	.word	0x40007000

08002ed0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002ed4:	4b12      	ldr	r3, [pc, #72]	@ (8002f20 <MX_I2C1_Init+0x50>)
 8002ed6:	4a13      	ldr	r2, [pc, #76]	@ (8002f24 <MX_I2C1_Init+0x54>)
 8002ed8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002eda:	4b11      	ldr	r3, [pc, #68]	@ (8002f20 <MX_I2C1_Init+0x50>)
 8002edc:	4a12      	ldr	r2, [pc, #72]	@ (8002f28 <MX_I2C1_Init+0x58>)
 8002ede:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002ee0:	4b0f      	ldr	r3, [pc, #60]	@ (8002f20 <MX_I2C1_Init+0x50>)
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002ee6:	4b0e      	ldr	r3, [pc, #56]	@ (8002f20 <MX_I2C1_Init+0x50>)
 8002ee8:	2200      	movs	r2, #0
 8002eea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002eec:	4b0c      	ldr	r3, [pc, #48]	@ (8002f20 <MX_I2C1_Init+0x50>)
 8002eee:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002ef2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002ef4:	4b0a      	ldr	r3, [pc, #40]	@ (8002f20 <MX_I2C1_Init+0x50>)
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002efa:	4b09      	ldr	r3, [pc, #36]	@ (8002f20 <MX_I2C1_Init+0x50>)
 8002efc:	2200      	movs	r2, #0
 8002efe:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002f00:	4b07      	ldr	r3, [pc, #28]	@ (8002f20 <MX_I2C1_Init+0x50>)
 8002f02:	2200      	movs	r2, #0
 8002f04:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002f06:	4b06      	ldr	r3, [pc, #24]	@ (8002f20 <MX_I2C1_Init+0x50>)
 8002f08:	2200      	movs	r2, #0
 8002f0a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002f0c:	4804      	ldr	r0, [pc, #16]	@ (8002f20 <MX_I2C1_Init+0x50>)
 8002f0e:	f001 f80b 	bl	8003f28 <HAL_I2C_Init>
 8002f12:	4603      	mov	r3, r0
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d001      	beq.n	8002f1c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002f18:	f000 faa4 	bl	8003464 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002f1c:	bf00      	nop
 8002f1e:	bd80      	pop	{r7, pc}
 8002f20:	20000604 	.word	0x20000604
 8002f24:	40005400 	.word	0x40005400
 8002f28:	000186a0 	.word	0x000186a0

08002f2c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002f30:	4b11      	ldr	r3, [pc, #68]	@ (8002f78 <MX_USART2_UART_Init+0x4c>)
 8002f32:	4a12      	ldr	r2, [pc, #72]	@ (8002f7c <MX_USART2_UART_Init+0x50>)
 8002f34:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002f36:	4b10      	ldr	r3, [pc, #64]	@ (8002f78 <MX_USART2_UART_Init+0x4c>)
 8002f38:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002f3c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002f3e:	4b0e      	ldr	r3, [pc, #56]	@ (8002f78 <MX_USART2_UART_Init+0x4c>)
 8002f40:	2200      	movs	r2, #0
 8002f42:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002f44:	4b0c      	ldr	r3, [pc, #48]	@ (8002f78 <MX_USART2_UART_Init+0x4c>)
 8002f46:	2200      	movs	r2, #0
 8002f48:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002f4a:	4b0b      	ldr	r3, [pc, #44]	@ (8002f78 <MX_USART2_UART_Init+0x4c>)
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002f50:	4b09      	ldr	r3, [pc, #36]	@ (8002f78 <MX_USART2_UART_Init+0x4c>)
 8002f52:	220c      	movs	r2, #12
 8002f54:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f56:	4b08      	ldr	r3, [pc, #32]	@ (8002f78 <MX_USART2_UART_Init+0x4c>)
 8002f58:	2200      	movs	r2, #0
 8002f5a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f5c:	4b06      	ldr	r3, [pc, #24]	@ (8002f78 <MX_USART2_UART_Init+0x4c>)
 8002f5e:	2200      	movs	r2, #0
 8002f60:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002f62:	4805      	ldr	r0, [pc, #20]	@ (8002f78 <MX_USART2_UART_Init+0x4c>)
 8002f64:	f003 f8d6 	bl	8006114 <HAL_UART_Init>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d001      	beq.n	8002f72 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002f6e:	f000 fa79 	bl	8003464 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002f72:	bf00      	nop
 8002f74:	bd80      	pop	{r7, pc}
 8002f76:	bf00      	nop
 8002f78:	20000658 	.word	0x20000658
 8002f7c:	40004400 	.word	0x40004400

08002f80 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b08c      	sub	sp, #48	@ 0x30
 8002f84:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f86:	f107 031c 	add.w	r3, r7, #28
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	601a      	str	r2, [r3, #0]
 8002f8e:	605a      	str	r2, [r3, #4]
 8002f90:	609a      	str	r2, [r3, #8]
 8002f92:	60da      	str	r2, [r3, #12]
 8002f94:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002f96:	2300      	movs	r3, #0
 8002f98:	61bb      	str	r3, [r7, #24]
 8002f9a:	4b99      	ldr	r3, [pc, #612]	@ (8003200 <MX_GPIO_Init+0x280>)
 8002f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f9e:	4a98      	ldr	r2, [pc, #608]	@ (8003200 <MX_GPIO_Init+0x280>)
 8002fa0:	f043 0310 	orr.w	r3, r3, #16
 8002fa4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fa6:	4b96      	ldr	r3, [pc, #600]	@ (8003200 <MX_GPIO_Init+0x280>)
 8002fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002faa:	f003 0310 	and.w	r3, r3, #16
 8002fae:	61bb      	str	r3, [r7, #24]
 8002fb0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	617b      	str	r3, [r7, #20]
 8002fb6:	4b92      	ldr	r3, [pc, #584]	@ (8003200 <MX_GPIO_Init+0x280>)
 8002fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fba:	4a91      	ldr	r2, [pc, #580]	@ (8003200 <MX_GPIO_Init+0x280>)
 8002fbc:	f043 0304 	orr.w	r3, r3, #4
 8002fc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fc2:	4b8f      	ldr	r3, [pc, #572]	@ (8003200 <MX_GPIO_Init+0x280>)
 8002fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc6:	f003 0304 	and.w	r3, r3, #4
 8002fca:	617b      	str	r3, [r7, #20]
 8002fcc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002fce:	2300      	movs	r3, #0
 8002fd0:	613b      	str	r3, [r7, #16]
 8002fd2:	4b8b      	ldr	r3, [pc, #556]	@ (8003200 <MX_GPIO_Init+0x280>)
 8002fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fd6:	4a8a      	ldr	r2, [pc, #552]	@ (8003200 <MX_GPIO_Init+0x280>)
 8002fd8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002fdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fde:	4b88      	ldr	r3, [pc, #544]	@ (8003200 <MX_GPIO_Init+0x280>)
 8002fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fe2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fe6:	613b      	str	r3, [r7, #16]
 8002fe8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fea:	2300      	movs	r3, #0
 8002fec:	60fb      	str	r3, [r7, #12]
 8002fee:	4b84      	ldr	r3, [pc, #528]	@ (8003200 <MX_GPIO_Init+0x280>)
 8002ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ff2:	4a83      	ldr	r2, [pc, #524]	@ (8003200 <MX_GPIO_Init+0x280>)
 8002ff4:	f043 0301 	orr.w	r3, r3, #1
 8002ff8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ffa:	4b81      	ldr	r3, [pc, #516]	@ (8003200 <MX_GPIO_Init+0x280>)
 8002ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ffe:	f003 0301 	and.w	r3, r3, #1
 8003002:	60fb      	str	r3, [r7, #12]
 8003004:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003006:	2300      	movs	r3, #0
 8003008:	60bb      	str	r3, [r7, #8]
 800300a:	4b7d      	ldr	r3, [pc, #500]	@ (8003200 <MX_GPIO_Init+0x280>)
 800300c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800300e:	4a7c      	ldr	r2, [pc, #496]	@ (8003200 <MX_GPIO_Init+0x280>)
 8003010:	f043 0302 	orr.w	r3, r3, #2
 8003014:	6313      	str	r3, [r2, #48]	@ 0x30
 8003016:	4b7a      	ldr	r3, [pc, #488]	@ (8003200 <MX_GPIO_Init+0x280>)
 8003018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800301a:	f003 0302 	and.w	r3, r3, #2
 800301e:	60bb      	str	r3, [r7, #8]
 8003020:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003022:	2300      	movs	r3, #0
 8003024:	607b      	str	r3, [r7, #4]
 8003026:	4b76      	ldr	r3, [pc, #472]	@ (8003200 <MX_GPIO_Init+0x280>)
 8003028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800302a:	4a75      	ldr	r2, [pc, #468]	@ (8003200 <MX_GPIO_Init+0x280>)
 800302c:	f043 0308 	orr.w	r3, r3, #8
 8003030:	6313      	str	r3, [r2, #48]	@ 0x30
 8003032:	4b73      	ldr	r3, [pc, #460]	@ (8003200 <MX_GPIO_Init+0x280>)
 8003034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003036:	f003 0308 	and.w	r3, r3, #8
 800303a:	607b      	str	r3, [r7, #4]
 800303c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800303e:	2200      	movs	r2, #0
 8003040:	2108      	movs	r1, #8
 8003042:	4870      	ldr	r0, [pc, #448]	@ (8003204 <MX_GPIO_Init+0x284>)
 8003044:	f000 ff3c 	bl	8003ec0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8003048:	2201      	movs	r2, #1
 800304a:	2101      	movs	r1, #1
 800304c:	486e      	ldr	r0, [pc, #440]	@ (8003208 <MX_GPIO_Init+0x288>)
 800304e:	f000 ff37 	bl	8003ec0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9|LD4_Pin|LD3_Pin|LD5_Pin
 8003052:	2200      	movs	r2, #0
 8003054:	f24f 2110 	movw	r1, #61968	@ 0xf210
 8003058:	486c      	ldr	r0, [pc, #432]	@ (800320c <MX_GPIO_Init+0x28c>)
 800305a:	f000 ff31 	bl	8003ec0 <HAL_GPIO_WritePin>
                          |LD6_Pin|Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800305e:	2308      	movs	r3, #8
 8003060:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003062:	2301      	movs	r3, #1
 8003064:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003066:	2300      	movs	r3, #0
 8003068:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800306a:	2300      	movs	r3, #0
 800306c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800306e:	f107 031c 	add.w	r3, r7, #28
 8003072:	4619      	mov	r1, r3
 8003074:	4863      	ldr	r0, [pc, #396]	@ (8003204 <MX_GPIO_Init+0x284>)
 8003076:	f000 fd87 	bl	8003b88 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800307a:	2301      	movs	r3, #1
 800307c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800307e:	2301      	movs	r3, #1
 8003080:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003082:	2300      	movs	r3, #0
 8003084:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003086:	2300      	movs	r3, #0
 8003088:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800308a:	f107 031c 	add.w	r3, r7, #28
 800308e:	4619      	mov	r1, r3
 8003090:	485d      	ldr	r0, [pc, #372]	@ (8003208 <MX_GPIO_Init+0x288>)
 8003092:	f000 fd79 	bl	8003b88 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8003096:	2308      	movs	r3, #8
 8003098:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800309a:	2302      	movs	r3, #2
 800309c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800309e:	2300      	movs	r3, #0
 80030a0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030a2:	2300      	movs	r3, #0
 80030a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80030a6:	2305      	movs	r3, #5
 80030a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80030aa:	f107 031c 	add.w	r3, r7, #28
 80030ae:	4619      	mov	r1, r3
 80030b0:	4855      	ldr	r0, [pc, #340]	@ (8003208 <MX_GPIO_Init+0x288>)
 80030b2:	f000 fd69 	bl	8003b88 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80030b6:	2301      	movs	r3, #1
 80030b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80030ba:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80030be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030c0:	2300      	movs	r3, #0
 80030c2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80030c4:	f107 031c 	add.w	r3, r7, #28
 80030c8:	4619      	mov	r1, r3
 80030ca:	4851      	ldr	r0, [pc, #324]	@ (8003210 <MX_GPIO_Init+0x290>)
 80030cc:	f000 fd5c 	bl	8003b88 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80030d0:	2310      	movs	r3, #16
 80030d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030d4:	2302      	movs	r3, #2
 80030d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030d8:	2300      	movs	r3, #0
 80030da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030dc:	2300      	movs	r3, #0
 80030de:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80030e0:	2306      	movs	r3, #6
 80030e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80030e4:	f107 031c 	add.w	r3, r7, #28
 80030e8:	4619      	mov	r1, r3
 80030ea:	4849      	ldr	r0, [pc, #292]	@ (8003210 <MX_GPIO_Init+0x290>)
 80030ec:	f000 fd4c 	bl	8003b88 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80030f0:	23e0      	movs	r3, #224	@ 0xe0
 80030f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030f4:	2302      	movs	r3, #2
 80030f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030f8:	2300      	movs	r3, #0
 80030fa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030fc:	2300      	movs	r3, #0
 80030fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003100:	2305      	movs	r3, #5
 8003102:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003104:	f107 031c 	add.w	r3, r7, #28
 8003108:	4619      	mov	r1, r3
 800310a:	4841      	ldr	r0, [pc, #260]	@ (8003210 <MX_GPIO_Init+0x290>)
 800310c:	f000 fd3c 	bl	8003b88 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8003110:	2304      	movs	r3, #4
 8003112:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003114:	2300      	movs	r3, #0
 8003116:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003118:	2300      	movs	r3, #0
 800311a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800311c:	f107 031c 	add.w	r3, r7, #28
 8003120:	4619      	mov	r1, r3
 8003122:	483c      	ldr	r0, [pc, #240]	@ (8003214 <MX_GPIO_Init+0x294>)
 8003124:	f000 fd30 	bl	8003b88 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8003128:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800312c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800312e:	2302      	movs	r3, #2
 8003130:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003132:	2300      	movs	r3, #0
 8003134:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003136:	2300      	movs	r3, #0
 8003138:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800313a:	2305      	movs	r3, #5
 800313c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 800313e:	f107 031c 	add.w	r3, r7, #28
 8003142:	4619      	mov	r1, r3
 8003144:	4833      	ldr	r0, [pc, #204]	@ (8003214 <MX_GPIO_Init+0x294>)
 8003146:	f000 fd1f 	bl	8003b88 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD9 LD4_Pin LD3_Pin LD5_Pin
                           LD6_Pin Audio_RST_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_9|LD4_Pin|LD3_Pin|LD5_Pin
 800314a:	f24f 2310 	movw	r3, #61968	@ 0xf210
 800314e:	61fb      	str	r3, [r7, #28]
                          |LD6_Pin|Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003150:	2301      	movs	r3, #1
 8003152:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003154:	2300      	movs	r3, #0
 8003156:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003158:	2300      	movs	r3, #0
 800315a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800315c:	f107 031c 	add.w	r3, r7, #28
 8003160:	4619      	mov	r1, r3
 8003162:	482a      	ldr	r0, [pc, #168]	@ (800320c <MX_GPIO_Init+0x28c>)
 8003164:	f000 fd10 	bl	8003b88 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8003168:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 800316c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800316e:	2302      	movs	r3, #2
 8003170:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003172:	2300      	movs	r3, #0
 8003174:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003176:	2300      	movs	r3, #0
 8003178:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800317a:	2306      	movs	r3, #6
 800317c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800317e:	f107 031c 	add.w	r3, r7, #28
 8003182:	4619      	mov	r1, r3
 8003184:	4820      	ldr	r0, [pc, #128]	@ (8003208 <MX_GPIO_Init+0x288>)
 8003186:	f000 fcff 	bl	8003b88 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800318a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800318e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003190:	2300      	movs	r3, #0
 8003192:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003194:	2300      	movs	r3, #0
 8003196:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8003198:	f107 031c 	add.w	r3, r7, #28
 800319c:	4619      	mov	r1, r3
 800319e:	481c      	ldr	r0, [pc, #112]	@ (8003210 <MX_GPIO_Init+0x290>)
 80031a0:	f000 fcf2 	bl	8003b88 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80031a4:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80031a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031aa:	2302      	movs	r3, #2
 80031ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031ae:	2300      	movs	r3, #0
 80031b0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031b2:	2300      	movs	r3, #0
 80031b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80031b6:	230a      	movs	r3, #10
 80031b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031ba:	f107 031c 	add.w	r3, r7, #28
 80031be:	4619      	mov	r1, r3
 80031c0:	4813      	ldr	r0, [pc, #76]	@ (8003210 <MX_GPIO_Init+0x290>)
 80031c2:	f000 fce1 	bl	8003b88 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80031c6:	2320      	movs	r3, #32
 80031c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80031ca:	2300      	movs	r3, #0
 80031cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031ce:	2300      	movs	r3, #0
 80031d0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80031d2:	f107 031c 	add.w	r3, r7, #28
 80031d6:	4619      	mov	r1, r3
 80031d8:	480c      	ldr	r0, [pc, #48]	@ (800320c <MX_GPIO_Init+0x28c>)
 80031da:	f000 fcd5 	bl	8003b88 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80031de:	2302      	movs	r3, #2
 80031e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80031e2:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80031e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031e8:	2300      	movs	r3, #0
 80031ea:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80031ec:	f107 031c 	add.w	r3, r7, #28
 80031f0:	4619      	mov	r1, r3
 80031f2:	4804      	ldr	r0, [pc, #16]	@ (8003204 <MX_GPIO_Init+0x284>)
 80031f4:	f000 fcc8 	bl	8003b88 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80031f8:	bf00      	nop
 80031fa:	3730      	adds	r7, #48	@ 0x30
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bd80      	pop	{r7, pc}
 8003200:	40023800 	.word	0x40023800
 8003204:	40021000 	.word	0x40021000
 8003208:	40020800 	.word	0x40020800
 800320c:	40020c00 	.word	0x40020c00
 8003210:	40020000 	.word	0x40020000
 8003214:	40020400 	.word	0x40020400

08003218 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b082      	sub	sp, #8
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_9);
 8003220:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003224:	4803      	ldr	r0, [pc, #12]	@ (8003234 <StartDefaultTask+0x1c>)
 8003226:	f000 fe64 	bl	8003ef2 <HAL_GPIO_TogglePin>
		osDelay(200);
 800322a:	20c8      	movs	r0, #200	@ 0xc8
 800322c:	f003 fc9e 	bl	8006b6c <osDelay>
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_9);
 8003230:	bf00      	nop
 8003232:	e7f5      	b.n	8003220 <StartDefaultTask+0x8>
 8003234:	40020c00 	.word	0x40020c00

08003238 <Startbme280Task>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Startbme280Task */
void Startbme280Task(void *argument)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b086      	sub	sp, #24
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
	bme280Data_t sensorData;
	/* Infinite loop */
	for (;;) {

		/* BME280 Data Collection */
		rslt = bme280_get_sensor_data(BME280_ALL, &comp_data, &dev);
 8003240:	4a29      	ldr	r2, [pc, #164]	@ (80032e8 <Startbme280Task+0xb0>)
 8003242:	492a      	ldr	r1, [pc, #168]	@ (80032ec <Startbme280Task+0xb4>)
 8003244:	2007      	movs	r0, #7
 8003246:	f7fe f88c 	bl	8001362 <bme280_get_sensor_data>
 800324a:	4603      	mov	r3, r0
 800324c:	461a      	mov	r2, r3
 800324e:	4b28      	ldr	r3, [pc, #160]	@ (80032f0 <Startbme280Task+0xb8>)
 8003250:	701a      	strb	r2, [r3, #0]
		if (rslt == BME280_OK) {
 8003252:	4b27      	ldr	r3, [pc, #156]	@ (80032f0 <Startbme280Task+0xb8>)
 8003254:	f993 3000 	ldrsb.w	r3, [r3]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d12b      	bne.n	80032b4 <Startbme280Task+0x7c>
			printf("BME280 Data Retrieved successfully set.\r\n");
 800325c:	4825      	ldr	r0, [pc, #148]	@ (80032f4 <Startbme280Task+0xbc>)
 800325e:	f007 f95b 	bl	800a518 <puts>
			sensorData.temperature = comp_data.temperature/100;
 8003262:	4b22      	ldr	r3, [pc, #136]	@ (80032ec <Startbme280Task+0xb4>)
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	4a24      	ldr	r2, [pc, #144]	@ (80032f8 <Startbme280Task+0xc0>)
 8003268:	fb82 1203 	smull	r1, r2, r2, r3
 800326c:	1152      	asrs	r2, r2, #5
 800326e:	17db      	asrs	r3, r3, #31
 8003270:	1ad3      	subs	r3, r2, r3
 8003272:	ee07 3a90 	vmov	s15, r3
 8003276:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800327a:	edc7 7a03 	vstr	s15, [r7, #12]
			sensorData.pressure = comp_data.pressure*(0.00750062/100); //1hPa = 0.00750062 mmHg
 800327e:	4b1b      	ldr	r3, [pc, #108]	@ (80032ec <Startbme280Task+0xb4>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4618      	mov	r0, r3
 8003284:	f7fd f93e 	bl	8000504 <__aeabi_ui2d>
 8003288:	a315      	add	r3, pc, #84	@ (adr r3, 80032e0 <Startbme280Task+0xa8>)
 800328a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800328e:	f7fd f9b3 	bl	80005f8 <__aeabi_dmul>
 8003292:	4602      	mov	r2, r0
 8003294:	460b      	mov	r3, r1
 8003296:	4610      	mov	r0, r2
 8003298:	4619      	mov	r1, r3
 800329a:	f7fd fc85 	bl	8000ba8 <__aeabi_d2f>
 800329e:	4603      	mov	r3, r0
 80032a0:	613b      	str	r3, [r7, #16]
			sensorData.humidity = comp_data.humidity/1024;
 80032a2:	4b12      	ldr	r3, [pc, #72]	@ (80032ec <Startbme280Task+0xb4>)
 80032a4:	689b      	ldr	r3, [r3, #8]
 80032a6:	0a9b      	lsrs	r3, r3, #10
 80032a8:	ee07 3a90 	vmov	s15, r3
 80032ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032b0:	edc7 7a05 	vstr	s15, [r7, #20]
		}
            // Send data to the queue
		if (osMessageQueuePut(bme280DataHandle, &sensorData, 0, osWaitForever) != osOK) {
 80032b4:	4b11      	ldr	r3, [pc, #68]	@ (80032fc <Startbme280Task+0xc4>)
 80032b6:	6818      	ldr	r0, [r3, #0]
 80032b8:	f107 010c 	add.w	r1, r7, #12
 80032bc:	f04f 33ff 	mov.w	r3, #4294967295
 80032c0:	2200      	movs	r2, #0
 80032c2:	f003 fce1 	bl	8006c88 <osMessageQueuePut>
 80032c6:	4603      	mov	r3, r0
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d002      	beq.n	80032d2 <Startbme280Task+0x9a>
			// Handle error: Failed to send data to queue
			printf("Failed to send data to queue.\r\n");
 80032cc:	480c      	ldr	r0, [pc, #48]	@ (8003300 <Startbme280Task+0xc8>)
 80032ce:	f007 f923 	bl	800a518 <puts>
					temperature, humidity, pressure);
		} else if (rslt != BME280_OK) {
			printf("Failed to Retrieve BME280 Data. Error code: %d\r\n", rslt);
		}
		*/
		osDelay(500);
 80032d2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80032d6:	f003 fc49 	bl	8006b6c <osDelay>
		rslt = bme280_get_sensor_data(BME280_ALL, &comp_data, &dev);
 80032da:	e7b1      	b.n	8003240 <Startbme280Task+0x8>
 80032dc:	f3af 8000 	nop.w
 80032e0:	b4389e86 	.word	0xb4389e86
 80032e4:	3f13a994 	.word	0x3f13a994
 80032e8:	200006b0 	.word	0x200006b0
 80032ec:	200006f0 	.word	0x200006f0
 80032f0:	200006fc 	.word	0x200006fc
 80032f4:	0800c77c 	.word	0x0800c77c
 80032f8:	51eb851f 	.word	0x51eb851f
 80032fc:	200006ac 	.word	0x200006ac
 8003300:	0800c7a8 	.word	0x0800c7a8

08003304 <StartlcdTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartlcdTask */
void StartlcdTask(void *argument)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b090      	sub	sp, #64	@ 0x40
 8003308:	af02      	add	r7, sp, #8
 800330a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartlcdTask */
	bme280Data_t receivedData;
	char buffer[32];
  /* Infinite loop */
	for (;;) {
        if (osMessageQueueGet(bme280DataHandle, &receivedData, NULL, osWaitForever) == osOK)
 800330c:	4b41      	ldr	r3, [pc, #260]	@ (8003414 <StartlcdTask+0x110>)
 800330e:	6818      	ldr	r0, [r3, #0]
 8003310:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8003314:	f04f 33ff 	mov.w	r3, #4294967295
 8003318:	2200      	movs	r2, #0
 800331a:	f003 fd15 	bl	8006d48 <osMessageQueueGet>
 800331e:	4603      	mov	r3, r0
 8003320:	2b00      	cmp	r3, #0
 8003322:	d11e      	bne.n	8003362 <StartlcdTask+0x5e>
        {
            // Process the received data
            printf("Received Sensor Data:\r\n");
 8003324:	483c      	ldr	r0, [pc, #240]	@ (8003418 <StartlcdTask+0x114>)
 8003326:	f007 f8f7 	bl	800a518 <puts>
            printf("Temperature: %.1f°C\r\n", receivedData.temperature);
 800332a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800332c:	4618      	mov	r0, r3
 800332e:	f7fd f90b 	bl	8000548 <__aeabi_f2d>
 8003332:	4602      	mov	r2, r0
 8003334:	460b      	mov	r3, r1
 8003336:	4839      	ldr	r0, [pc, #228]	@ (800341c <StartlcdTask+0x118>)
 8003338:	f007 f886 	bl	800a448 <iprintf>
            printf("Humidity: %.1f%%\r\n", receivedData.humidity);
 800333c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800333e:	4618      	mov	r0, r3
 8003340:	f7fd f902 	bl	8000548 <__aeabi_f2d>
 8003344:	4602      	mov	r2, r0
 8003346:	460b      	mov	r3, r1
 8003348:	4835      	ldr	r0, [pc, #212]	@ (8003420 <StartlcdTask+0x11c>)
 800334a:	f007 f87d 	bl	800a448 <iprintf>
            printf("Pressure: %.2f mmHg\r\n", receivedData.pressure);
 800334e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003350:	4618      	mov	r0, r3
 8003352:	f7fd f8f9 	bl	8000548 <__aeabi_f2d>
 8003356:	4602      	mov	r2, r0
 8003358:	460b      	mov	r3, r1
 800335a:	4832      	ldr	r0, [pc, #200]	@ (8003424 <StartlcdTask+0x120>)
 800335c:	f007 f874 	bl	800a448 <iprintf>
 8003360:	e002      	b.n	8003368 <StartlcdTask+0x64>
        }
        else
        {
            // Handle error: Failed to receive data from queue
            printf("Failed to receive data from queue.\r\n");
 8003362:	4831      	ldr	r0, [pc, #196]	@ (8003428 <StartlcdTask+0x124>)
 8003364:	f007 f8d8 	bl	800a518 <puts>
        }

        // Clear the display
		ssd1306_Fill(Black);
 8003368:	2000      	movs	r0, #0
 800336a:	f7ff fa63 	bl	8002834 <ssd1306_Fill>

		// Print the received data on the SSD1306 display
		// Write data to local screen buffer
		snprintf(buffer, sizeof(buffer), "Temp: %.1f C", receivedData.temperature);
 800336e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003370:	4618      	mov	r0, r3
 8003372:	f7fd f8e9 	bl	8000548 <__aeabi_f2d>
 8003376:	4602      	mov	r2, r0
 8003378:	460b      	mov	r3, r1
 800337a:	f107 000c 	add.w	r0, r7, #12
 800337e:	e9cd 2300 	strd	r2, r3, [sp]
 8003382:	4a2a      	ldr	r2, [pc, #168]	@ (800342c <StartlcdTask+0x128>)
 8003384:	2120      	movs	r1, #32
 8003386:	f007 f8cf 	bl	800a528 <sniprintf>
		ssd1306_SetCursor(0, 0);
 800338a:	2100      	movs	r1, #0
 800338c:	2000      	movs	r0, #0
 800338e:	f7ff fbad 	bl	8002aec <ssd1306_SetCursor>
		ssd1306_WriteString(buffer, Font_11x18, White);
 8003392:	4a27      	ldr	r2, [pc, #156]	@ (8003430 <StartlcdTask+0x12c>)
 8003394:	f107 000c 	add.w	r0, r7, #12
 8003398:	2301      	movs	r3, #1
 800339a:	ca06      	ldmia	r2, {r1, r2}
 800339c:	f7ff fb80 	bl	8002aa0 <ssd1306_WriteString>

		snprintf(buffer, sizeof(buffer), "Hum: %.1f %%", receivedData.humidity);
 80033a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033a2:	4618      	mov	r0, r3
 80033a4:	f7fd f8d0 	bl	8000548 <__aeabi_f2d>
 80033a8:	4602      	mov	r2, r0
 80033aa:	460b      	mov	r3, r1
 80033ac:	f107 000c 	add.w	r0, r7, #12
 80033b0:	e9cd 2300 	strd	r2, r3, [sp]
 80033b4:	4a1f      	ldr	r2, [pc, #124]	@ (8003434 <StartlcdTask+0x130>)
 80033b6:	2120      	movs	r1, #32
 80033b8:	f007 f8b6 	bl	800a528 <sniprintf>
		ssd1306_SetCursor(0, 18); // Move cursor to the next line
 80033bc:	2112      	movs	r1, #18
 80033be:	2000      	movs	r0, #0
 80033c0:	f7ff fb94 	bl	8002aec <ssd1306_SetCursor>
		ssd1306_WriteString(buffer, Font_11x18, White);
 80033c4:	4a1a      	ldr	r2, [pc, #104]	@ (8003430 <StartlcdTask+0x12c>)
 80033c6:	f107 000c 	add.w	r0, r7, #12
 80033ca:	2301      	movs	r3, #1
 80033cc:	ca06      	ldmia	r2, {r1, r2}
 80033ce:	f7ff fb67 	bl	8002aa0 <ssd1306_WriteString>

		snprintf(buffer, sizeof(buffer), "Press: %.2f mmHg", receivedData.pressure);
 80033d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033d4:	4618      	mov	r0, r3
 80033d6:	f7fd f8b7 	bl	8000548 <__aeabi_f2d>
 80033da:	4602      	mov	r2, r0
 80033dc:	460b      	mov	r3, r1
 80033de:	f107 000c 	add.w	r0, r7, #12
 80033e2:	e9cd 2300 	strd	r2, r3, [sp]
 80033e6:	4a14      	ldr	r2, [pc, #80]	@ (8003438 <StartlcdTask+0x134>)
 80033e8:	2120      	movs	r1, #32
 80033ea:	f007 f89d 	bl	800a528 <sniprintf>
		ssd1306_SetCursor(0, 36); // Move cursor to the next line
 80033ee:	2124      	movs	r1, #36	@ 0x24
 80033f0:	2000      	movs	r0, #0
 80033f2:	f7ff fb7b 	bl	8002aec <ssd1306_SetCursor>
		ssd1306_WriteString(buffer, Font_11x18, White);
 80033f6:	4a0e      	ldr	r2, [pc, #56]	@ (8003430 <StartlcdTask+0x12c>)
 80033f8:	f107 000c 	add.w	r0, r7, #12
 80033fc:	2301      	movs	r3, #1
 80033fe:	ca06      	ldmia	r2, {r1, r2}
 8003400:	f7ff fb4e 	bl	8002aa0 <ssd1306_WriteString>

		// Copy all data from local screen buffer to the screen
		ssd1306_UpdateScreen(&hi2c1);
 8003404:	480d      	ldr	r0, [pc, #52]	@ (800343c <StartlcdTask+0x138>)
 8003406:	f7ff fa39 	bl	800287c <ssd1306_UpdateScreen>

		osDelay(1);
 800340a:	2001      	movs	r0, #1
 800340c:	f003 fbae 	bl	8006b6c <osDelay>
        if (osMessageQueueGet(bme280DataHandle, &receivedData, NULL, osWaitForever) == osOK)
 8003410:	e77c      	b.n	800330c <StartlcdTask+0x8>
 8003412:	bf00      	nop
 8003414:	200006ac 	.word	0x200006ac
 8003418:	0800c7c8 	.word	0x0800c7c8
 800341c:	0800c7e0 	.word	0x0800c7e0
 8003420:	0800c7f8 	.word	0x0800c7f8
 8003424:	0800c80c 	.word	0x0800c80c
 8003428:	0800c824 	.word	0x0800c824
 800342c:	0800c848 	.word	0x0800c848
 8003430:	20000000 	.word	0x20000000
 8003434:	0800c858 	.word	0x0800c858
 8003438:	0800c868 	.word	0x0800c868
 800343c:	20000604 	.word	0x20000604

08003440 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b082      	sub	sp, #8
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a04      	ldr	r2, [pc, #16]	@ (8003460 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d101      	bne.n	8003456 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8003452:	f000 fa73 	bl	800393c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003456:	bf00      	nop
 8003458:	3708      	adds	r7, #8
 800345a:	46bd      	mov	sp, r7
 800345c:	bd80      	pop	{r7, pc}
 800345e:	bf00      	nop
 8003460:	40001000 	.word	0x40001000

08003464 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003464:	b480      	push	{r7}
 8003466:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003468:	b672      	cpsid	i
}
 800346a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800346c:	bf00      	nop
 800346e:	e7fd      	b.n	800346c <Error_Handler+0x8>

08003470 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b082      	sub	sp, #8
 8003474:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003476:	2300      	movs	r3, #0
 8003478:	607b      	str	r3, [r7, #4]
 800347a:	4b12      	ldr	r3, [pc, #72]	@ (80034c4 <HAL_MspInit+0x54>)
 800347c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800347e:	4a11      	ldr	r2, [pc, #68]	@ (80034c4 <HAL_MspInit+0x54>)
 8003480:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003484:	6453      	str	r3, [r2, #68]	@ 0x44
 8003486:	4b0f      	ldr	r3, [pc, #60]	@ (80034c4 <HAL_MspInit+0x54>)
 8003488:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800348a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800348e:	607b      	str	r3, [r7, #4]
 8003490:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003492:	2300      	movs	r3, #0
 8003494:	603b      	str	r3, [r7, #0]
 8003496:	4b0b      	ldr	r3, [pc, #44]	@ (80034c4 <HAL_MspInit+0x54>)
 8003498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800349a:	4a0a      	ldr	r2, [pc, #40]	@ (80034c4 <HAL_MspInit+0x54>)
 800349c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80034a2:	4b08      	ldr	r3, [pc, #32]	@ (80034c4 <HAL_MspInit+0x54>)
 80034a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034aa:	603b      	str	r3, [r7, #0]
 80034ac:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80034ae:	2200      	movs	r2, #0
 80034b0:	210f      	movs	r1, #15
 80034b2:	f06f 0001 	mvn.w	r0, #1
 80034b6:	f000 fb3d 	bl	8003b34 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80034ba:	bf00      	nop
 80034bc:	3708      	adds	r7, #8
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}
 80034c2:	bf00      	nop
 80034c4:	40023800 	.word	0x40023800

080034c8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b08a      	sub	sp, #40	@ 0x28
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034d0:	f107 0314 	add.w	r3, r7, #20
 80034d4:	2200      	movs	r2, #0
 80034d6:	601a      	str	r2, [r3, #0]
 80034d8:	605a      	str	r2, [r3, #4]
 80034da:	609a      	str	r2, [r3, #8]
 80034dc:	60da      	str	r2, [r3, #12]
 80034de:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a19      	ldr	r2, [pc, #100]	@ (800354c <HAL_I2C_MspInit+0x84>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d12c      	bne.n	8003544 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80034ea:	2300      	movs	r3, #0
 80034ec:	613b      	str	r3, [r7, #16]
 80034ee:	4b18      	ldr	r3, [pc, #96]	@ (8003550 <HAL_I2C_MspInit+0x88>)
 80034f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034f2:	4a17      	ldr	r2, [pc, #92]	@ (8003550 <HAL_I2C_MspInit+0x88>)
 80034f4:	f043 0302 	orr.w	r3, r3, #2
 80034f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80034fa:	4b15      	ldr	r3, [pc, #84]	@ (8003550 <HAL_I2C_MspInit+0x88>)
 80034fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034fe:	f003 0302 	and.w	r3, r3, #2
 8003502:	613b      	str	r3, [r7, #16]
 8003504:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8003506:	f44f 7310 	mov.w	r3, #576	@ 0x240
 800350a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800350c:	2312      	movs	r3, #18
 800350e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003510:	2300      	movs	r3, #0
 8003512:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003514:	2300      	movs	r3, #0
 8003516:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003518:	2304      	movs	r3, #4
 800351a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800351c:	f107 0314 	add.w	r3, r7, #20
 8003520:	4619      	mov	r1, r3
 8003522:	480c      	ldr	r0, [pc, #48]	@ (8003554 <HAL_I2C_MspInit+0x8c>)
 8003524:	f000 fb30 	bl	8003b88 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003528:	2300      	movs	r3, #0
 800352a:	60fb      	str	r3, [r7, #12]
 800352c:	4b08      	ldr	r3, [pc, #32]	@ (8003550 <HAL_I2C_MspInit+0x88>)
 800352e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003530:	4a07      	ldr	r2, [pc, #28]	@ (8003550 <HAL_I2C_MspInit+0x88>)
 8003532:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003536:	6413      	str	r3, [r2, #64]	@ 0x40
 8003538:	4b05      	ldr	r3, [pc, #20]	@ (8003550 <HAL_I2C_MspInit+0x88>)
 800353a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800353c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003540:	60fb      	str	r3, [r7, #12]
 8003542:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003544:	bf00      	nop
 8003546:	3728      	adds	r7, #40	@ 0x28
 8003548:	46bd      	mov	sp, r7
 800354a:	bd80      	pop	{r7, pc}
 800354c:	40005400 	.word	0x40005400
 8003550:	40023800 	.word	0x40023800
 8003554:	40020400 	.word	0x40020400

08003558 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b08a      	sub	sp, #40	@ 0x28
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003560:	f107 0314 	add.w	r3, r7, #20
 8003564:	2200      	movs	r2, #0
 8003566:	601a      	str	r2, [r3, #0]
 8003568:	605a      	str	r2, [r3, #4]
 800356a:	609a      	str	r2, [r3, #8]
 800356c:	60da      	str	r2, [r3, #12]
 800356e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4a19      	ldr	r2, [pc, #100]	@ (80035dc <HAL_UART_MspInit+0x84>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d12b      	bne.n	80035d2 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800357a:	2300      	movs	r3, #0
 800357c:	613b      	str	r3, [r7, #16]
 800357e:	4b18      	ldr	r3, [pc, #96]	@ (80035e0 <HAL_UART_MspInit+0x88>)
 8003580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003582:	4a17      	ldr	r2, [pc, #92]	@ (80035e0 <HAL_UART_MspInit+0x88>)
 8003584:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003588:	6413      	str	r3, [r2, #64]	@ 0x40
 800358a:	4b15      	ldr	r3, [pc, #84]	@ (80035e0 <HAL_UART_MspInit+0x88>)
 800358c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800358e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003592:	613b      	str	r3, [r7, #16]
 8003594:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003596:	2300      	movs	r3, #0
 8003598:	60fb      	str	r3, [r7, #12]
 800359a:	4b11      	ldr	r3, [pc, #68]	@ (80035e0 <HAL_UART_MspInit+0x88>)
 800359c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800359e:	4a10      	ldr	r2, [pc, #64]	@ (80035e0 <HAL_UART_MspInit+0x88>)
 80035a0:	f043 0301 	orr.w	r3, r3, #1
 80035a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80035a6:	4b0e      	ldr	r3, [pc, #56]	@ (80035e0 <HAL_UART_MspInit+0x88>)
 80035a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035aa:	f003 0301 	and.w	r3, r3, #1
 80035ae:	60fb      	str	r3, [r7, #12]
 80035b0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80035b2:	230c      	movs	r3, #12
 80035b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035b6:	2302      	movs	r3, #2
 80035b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035ba:	2300      	movs	r3, #0
 80035bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035be:	2303      	movs	r3, #3
 80035c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80035c2:	2307      	movs	r3, #7
 80035c4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035c6:	f107 0314 	add.w	r3, r7, #20
 80035ca:	4619      	mov	r1, r3
 80035cc:	4805      	ldr	r0, [pc, #20]	@ (80035e4 <HAL_UART_MspInit+0x8c>)
 80035ce:	f000 fadb 	bl	8003b88 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80035d2:	bf00      	nop
 80035d4:	3728      	adds	r7, #40	@ 0x28
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}
 80035da:	bf00      	nop
 80035dc:	40004400 	.word	0x40004400
 80035e0:	40023800 	.word	0x40023800
 80035e4:	40020000 	.word	0x40020000

080035e8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b08e      	sub	sp, #56	@ 0x38
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80035f0:	2300      	movs	r3, #0
 80035f2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80035f4:	2300      	movs	r3, #0
 80035f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80035f8:	2300      	movs	r3, #0
 80035fa:	60fb      	str	r3, [r7, #12]
 80035fc:	4b33      	ldr	r3, [pc, #204]	@ (80036cc <HAL_InitTick+0xe4>)
 80035fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003600:	4a32      	ldr	r2, [pc, #200]	@ (80036cc <HAL_InitTick+0xe4>)
 8003602:	f043 0310 	orr.w	r3, r3, #16
 8003606:	6413      	str	r3, [r2, #64]	@ 0x40
 8003608:	4b30      	ldr	r3, [pc, #192]	@ (80036cc <HAL_InitTick+0xe4>)
 800360a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800360c:	f003 0310 	and.w	r3, r3, #16
 8003610:	60fb      	str	r3, [r7, #12]
 8003612:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003614:	f107 0210 	add.w	r2, r7, #16
 8003618:	f107 0314 	add.w	r3, r7, #20
 800361c:	4611      	mov	r1, r2
 800361e:	4618      	mov	r0, r3
 8003620:	f002 faa4 	bl	8005b6c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8003624:	6a3b      	ldr	r3, [r7, #32]
 8003626:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8003628:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800362a:	2b00      	cmp	r3, #0
 800362c:	d103      	bne.n	8003636 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800362e:	f002 fa75 	bl	8005b1c <HAL_RCC_GetPCLK1Freq>
 8003632:	6378      	str	r0, [r7, #52]	@ 0x34
 8003634:	e004      	b.n	8003640 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8003636:	f002 fa71 	bl	8005b1c <HAL_RCC_GetPCLK1Freq>
 800363a:	4603      	mov	r3, r0
 800363c:	005b      	lsls	r3, r3, #1
 800363e:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003640:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003642:	4a23      	ldr	r2, [pc, #140]	@ (80036d0 <HAL_InitTick+0xe8>)
 8003644:	fba2 2303 	umull	r2, r3, r2, r3
 8003648:	0c9b      	lsrs	r3, r3, #18
 800364a:	3b01      	subs	r3, #1
 800364c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800364e:	4b21      	ldr	r3, [pc, #132]	@ (80036d4 <HAL_InitTick+0xec>)
 8003650:	4a21      	ldr	r2, [pc, #132]	@ (80036d8 <HAL_InitTick+0xf0>)
 8003652:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8003654:	4b1f      	ldr	r3, [pc, #124]	@ (80036d4 <HAL_InitTick+0xec>)
 8003656:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800365a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800365c:	4a1d      	ldr	r2, [pc, #116]	@ (80036d4 <HAL_InitTick+0xec>)
 800365e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003660:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8003662:	4b1c      	ldr	r3, [pc, #112]	@ (80036d4 <HAL_InitTick+0xec>)
 8003664:	2200      	movs	r2, #0
 8003666:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003668:	4b1a      	ldr	r3, [pc, #104]	@ (80036d4 <HAL_InitTick+0xec>)
 800366a:	2200      	movs	r2, #0
 800366c:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800366e:	4b19      	ldr	r3, [pc, #100]	@ (80036d4 <HAL_InitTick+0xec>)
 8003670:	2200      	movs	r2, #0
 8003672:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8003674:	4817      	ldr	r0, [pc, #92]	@ (80036d4 <HAL_InitTick+0xec>)
 8003676:	f002 faab 	bl	8005bd0 <HAL_TIM_Base_Init>
 800367a:	4603      	mov	r3, r0
 800367c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8003680:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003684:	2b00      	cmp	r3, #0
 8003686:	d11b      	bne.n	80036c0 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8003688:	4812      	ldr	r0, [pc, #72]	@ (80036d4 <HAL_InitTick+0xec>)
 800368a:	f002 fafb 	bl	8005c84 <HAL_TIM_Base_Start_IT>
 800368e:	4603      	mov	r3, r0
 8003690:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8003694:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003698:	2b00      	cmp	r3, #0
 800369a:	d111      	bne.n	80036c0 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800369c:	2036      	movs	r0, #54	@ 0x36
 800369e:	f000 fa65 	bl	8003b6c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2b0f      	cmp	r3, #15
 80036a6:	d808      	bhi.n	80036ba <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80036a8:	2200      	movs	r2, #0
 80036aa:	6879      	ldr	r1, [r7, #4]
 80036ac:	2036      	movs	r0, #54	@ 0x36
 80036ae:	f000 fa41 	bl	8003b34 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80036b2:	4a0a      	ldr	r2, [pc, #40]	@ (80036dc <HAL_InitTick+0xf4>)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6013      	str	r3, [r2, #0]
 80036b8:	e002      	b.n	80036c0 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80036ba:	2301      	movs	r3, #1
 80036bc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80036c0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80036c4:	4618      	mov	r0, r3
 80036c6:	3738      	adds	r7, #56	@ 0x38
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd80      	pop	{r7, pc}
 80036cc:	40023800 	.word	0x40023800
 80036d0:	431bde83 	.word	0x431bde83
 80036d4:	20000700 	.word	0x20000700
 80036d8:	40001000 	.word	0x40001000
 80036dc:	2000000c 	.word	0x2000000c

080036e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80036e0:	b480      	push	{r7}
 80036e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80036e4:	bf00      	nop
 80036e6:	e7fd      	b.n	80036e4 <NMI_Handler+0x4>

080036e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80036e8:	b480      	push	{r7}
 80036ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80036ec:	bf00      	nop
 80036ee:	e7fd      	b.n	80036ec <HardFault_Handler+0x4>

080036f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80036f0:	b480      	push	{r7}
 80036f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80036f4:	bf00      	nop
 80036f6:	e7fd      	b.n	80036f4 <MemManage_Handler+0x4>

080036f8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80036f8:	b480      	push	{r7}
 80036fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80036fc:	bf00      	nop
 80036fe:	e7fd      	b.n	80036fc <BusFault_Handler+0x4>

08003700 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003700:	b480      	push	{r7}
 8003702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003704:	bf00      	nop
 8003706:	e7fd      	b.n	8003704 <UsageFault_Handler+0x4>

08003708 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003708:	b480      	push	{r7}
 800370a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800370c:	bf00      	nop
 800370e:	46bd      	mov	sp, r7
 8003710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003714:	4770      	bx	lr
	...

08003718 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800371c:	4802      	ldr	r0, [pc, #8]	@ (8003728 <TIM6_DAC_IRQHandler+0x10>)
 800371e:	f002 fb21 	bl	8005d64 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003722:	bf00      	nop
 8003724:	bd80      	pop	{r7, pc}
 8003726:	bf00      	nop
 8003728:	20000700 	.word	0x20000700

0800372c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800372c:	b480      	push	{r7}
 800372e:	af00      	add	r7, sp, #0
  return 1;
 8003730:	2301      	movs	r3, #1
}
 8003732:	4618      	mov	r0, r3
 8003734:	46bd      	mov	sp, r7
 8003736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373a:	4770      	bx	lr

0800373c <_kill>:

int _kill(int pid, int sig)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b082      	sub	sp, #8
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
 8003744:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003746:	f007 f85d 	bl	800a804 <__errno>
 800374a:	4603      	mov	r3, r0
 800374c:	2216      	movs	r2, #22
 800374e:	601a      	str	r2, [r3, #0]
  return -1;
 8003750:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003754:	4618      	mov	r0, r3
 8003756:	3708      	adds	r7, #8
 8003758:	46bd      	mov	sp, r7
 800375a:	bd80      	pop	{r7, pc}

0800375c <_exit>:

void _exit (int status)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b082      	sub	sp, #8
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003764:	f04f 31ff 	mov.w	r1, #4294967295
 8003768:	6878      	ldr	r0, [r7, #4]
 800376a:	f7ff ffe7 	bl	800373c <_kill>
  while (1) {}    /* Make sure we hang here */
 800376e:	bf00      	nop
 8003770:	e7fd      	b.n	800376e <_exit+0x12>

08003772 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003772:	b580      	push	{r7, lr}
 8003774:	b086      	sub	sp, #24
 8003776:	af00      	add	r7, sp, #0
 8003778:	60f8      	str	r0, [r7, #12]
 800377a:	60b9      	str	r1, [r7, #8]
 800377c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800377e:	2300      	movs	r3, #0
 8003780:	617b      	str	r3, [r7, #20]
 8003782:	e00a      	b.n	800379a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003784:	f3af 8000 	nop.w
 8003788:	4601      	mov	r1, r0
 800378a:	68bb      	ldr	r3, [r7, #8]
 800378c:	1c5a      	adds	r2, r3, #1
 800378e:	60ba      	str	r2, [r7, #8]
 8003790:	b2ca      	uxtb	r2, r1
 8003792:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	3301      	adds	r3, #1
 8003798:	617b      	str	r3, [r7, #20]
 800379a:	697a      	ldr	r2, [r7, #20]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	429a      	cmp	r2, r3
 80037a0:	dbf0      	blt.n	8003784 <_read+0x12>
  }

  return len;
 80037a2:	687b      	ldr	r3, [r7, #4]
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	3718      	adds	r7, #24
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}

080037ac <_close>:
  }
  return len;
}

int _close(int file)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b083      	sub	sp, #12
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80037b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	370c      	adds	r7, #12
 80037bc:	46bd      	mov	sp, r7
 80037be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c2:	4770      	bx	lr

080037c4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b083      	sub	sp, #12
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
 80037cc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80037d4:	605a      	str	r2, [r3, #4]
  return 0;
 80037d6:	2300      	movs	r3, #0
}
 80037d8:	4618      	mov	r0, r3
 80037da:	370c      	adds	r7, #12
 80037dc:	46bd      	mov	sp, r7
 80037de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e2:	4770      	bx	lr

080037e4 <_isatty>:

int _isatty(int file)
{
 80037e4:	b480      	push	{r7}
 80037e6:	b083      	sub	sp, #12
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80037ec:	2301      	movs	r3, #1
}
 80037ee:	4618      	mov	r0, r3
 80037f0:	370c      	adds	r7, #12
 80037f2:	46bd      	mov	sp, r7
 80037f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f8:	4770      	bx	lr

080037fa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80037fa:	b480      	push	{r7}
 80037fc:	b085      	sub	sp, #20
 80037fe:	af00      	add	r7, sp, #0
 8003800:	60f8      	str	r0, [r7, #12]
 8003802:	60b9      	str	r1, [r7, #8]
 8003804:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003806:	2300      	movs	r3, #0
}
 8003808:	4618      	mov	r0, r3
 800380a:	3714      	adds	r7, #20
 800380c:	46bd      	mov	sp, r7
 800380e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003812:	4770      	bx	lr

08003814 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b086      	sub	sp, #24
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800381c:	4a14      	ldr	r2, [pc, #80]	@ (8003870 <_sbrk+0x5c>)
 800381e:	4b15      	ldr	r3, [pc, #84]	@ (8003874 <_sbrk+0x60>)
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003828:	4b13      	ldr	r3, [pc, #76]	@ (8003878 <_sbrk+0x64>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d102      	bne.n	8003836 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003830:	4b11      	ldr	r3, [pc, #68]	@ (8003878 <_sbrk+0x64>)
 8003832:	4a12      	ldr	r2, [pc, #72]	@ (800387c <_sbrk+0x68>)
 8003834:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003836:	4b10      	ldr	r3, [pc, #64]	@ (8003878 <_sbrk+0x64>)
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	4413      	add	r3, r2
 800383e:	693a      	ldr	r2, [r7, #16]
 8003840:	429a      	cmp	r2, r3
 8003842:	d207      	bcs.n	8003854 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003844:	f006 ffde 	bl	800a804 <__errno>
 8003848:	4603      	mov	r3, r0
 800384a:	220c      	movs	r2, #12
 800384c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800384e:	f04f 33ff 	mov.w	r3, #4294967295
 8003852:	e009      	b.n	8003868 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003854:	4b08      	ldr	r3, [pc, #32]	@ (8003878 <_sbrk+0x64>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800385a:	4b07      	ldr	r3, [pc, #28]	@ (8003878 <_sbrk+0x64>)
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	4413      	add	r3, r2
 8003862:	4a05      	ldr	r2, [pc, #20]	@ (8003878 <_sbrk+0x64>)
 8003864:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003866:	68fb      	ldr	r3, [r7, #12]
}
 8003868:	4618      	mov	r0, r3
 800386a:	3718      	adds	r7, #24
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}
 8003870:	20020000 	.word	0x20020000
 8003874:	00000400 	.word	0x00000400
 8003878:	20000748 	.word	0x20000748
 800387c:	200051f0 	.word	0x200051f0

08003880 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003880:	b480      	push	{r7}
 8003882:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003884:	4b06      	ldr	r3, [pc, #24]	@ (80038a0 <SystemInit+0x20>)
 8003886:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800388a:	4a05      	ldr	r2, [pc, #20]	@ (80038a0 <SystemInit+0x20>)
 800388c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003890:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003894:	bf00      	nop
 8003896:	46bd      	mov	sp, r7
 8003898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389c:	4770      	bx	lr
 800389e:	bf00      	nop
 80038a0:	e000ed00 	.word	0xe000ed00

080038a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80038a4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80038dc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80038a8:	f7ff ffea 	bl	8003880 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80038ac:	480c      	ldr	r0, [pc, #48]	@ (80038e0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80038ae:	490d      	ldr	r1, [pc, #52]	@ (80038e4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80038b0:	4a0d      	ldr	r2, [pc, #52]	@ (80038e8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80038b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80038b4:	e002      	b.n	80038bc <LoopCopyDataInit>

080038b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80038b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80038b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80038ba:	3304      	adds	r3, #4

080038bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80038bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80038be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80038c0:	d3f9      	bcc.n	80038b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80038c2:	4a0a      	ldr	r2, [pc, #40]	@ (80038ec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80038c4:	4c0a      	ldr	r4, [pc, #40]	@ (80038f0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80038c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80038c8:	e001      	b.n	80038ce <LoopFillZerobss>

080038ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80038ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80038cc:	3204      	adds	r2, #4

080038ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80038ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80038d0:	d3fb      	bcc.n	80038ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80038d2:	f006 ff9d 	bl	800a810 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80038d6:	f7ff f9bd 	bl	8002c54 <main>
  bx  lr    
 80038da:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80038dc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80038e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80038e4:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80038e8:	0800da10 	.word	0x0800da10
  ldr r2, =_sbss
 80038ec:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80038f0:	200051ec 	.word	0x200051ec

080038f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80038f4:	e7fe      	b.n	80038f4 <ADC_IRQHandler>
	...

080038f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80038fc:	4b0e      	ldr	r3, [pc, #56]	@ (8003938 <HAL_Init+0x40>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a0d      	ldr	r2, [pc, #52]	@ (8003938 <HAL_Init+0x40>)
 8003902:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003906:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003908:	4b0b      	ldr	r3, [pc, #44]	@ (8003938 <HAL_Init+0x40>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4a0a      	ldr	r2, [pc, #40]	@ (8003938 <HAL_Init+0x40>)
 800390e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003912:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003914:	4b08      	ldr	r3, [pc, #32]	@ (8003938 <HAL_Init+0x40>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a07      	ldr	r2, [pc, #28]	@ (8003938 <HAL_Init+0x40>)
 800391a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800391e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003920:	2003      	movs	r0, #3
 8003922:	f000 f8fc 	bl	8003b1e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003926:	200f      	movs	r0, #15
 8003928:	f7ff fe5e 	bl	80035e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800392c:	f7ff fda0 	bl	8003470 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003930:	2300      	movs	r3, #0
}
 8003932:	4618      	mov	r0, r3
 8003934:	bd80      	pop	{r7, pc}
 8003936:	bf00      	nop
 8003938:	40023c00 	.word	0x40023c00

0800393c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800393c:	b480      	push	{r7}
 800393e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003940:	4b06      	ldr	r3, [pc, #24]	@ (800395c <HAL_IncTick+0x20>)
 8003942:	781b      	ldrb	r3, [r3, #0]
 8003944:	461a      	mov	r2, r3
 8003946:	4b06      	ldr	r3, [pc, #24]	@ (8003960 <HAL_IncTick+0x24>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4413      	add	r3, r2
 800394c:	4a04      	ldr	r2, [pc, #16]	@ (8003960 <HAL_IncTick+0x24>)
 800394e:	6013      	str	r3, [r2, #0]
}
 8003950:	bf00      	nop
 8003952:	46bd      	mov	sp, r7
 8003954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003958:	4770      	bx	lr
 800395a:	bf00      	nop
 800395c:	20000010 	.word	0x20000010
 8003960:	2000074c 	.word	0x2000074c

08003964 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003964:	b480      	push	{r7}
 8003966:	af00      	add	r7, sp, #0
  return uwTick;
 8003968:	4b03      	ldr	r3, [pc, #12]	@ (8003978 <HAL_GetTick+0x14>)
 800396a:	681b      	ldr	r3, [r3, #0]
}
 800396c:	4618      	mov	r0, r3
 800396e:	46bd      	mov	sp, r7
 8003970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003974:	4770      	bx	lr
 8003976:	bf00      	nop
 8003978:	2000074c 	.word	0x2000074c

0800397c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b084      	sub	sp, #16
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003984:	f7ff ffee 	bl	8003964 <HAL_GetTick>
 8003988:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003994:	d005      	beq.n	80039a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003996:	4b0a      	ldr	r3, [pc, #40]	@ (80039c0 <HAL_Delay+0x44>)
 8003998:	781b      	ldrb	r3, [r3, #0]
 800399a:	461a      	mov	r2, r3
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	4413      	add	r3, r2
 80039a0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80039a2:	bf00      	nop
 80039a4:	f7ff ffde 	bl	8003964 <HAL_GetTick>
 80039a8:	4602      	mov	r2, r0
 80039aa:	68bb      	ldr	r3, [r7, #8]
 80039ac:	1ad3      	subs	r3, r2, r3
 80039ae:	68fa      	ldr	r2, [r7, #12]
 80039b0:	429a      	cmp	r2, r3
 80039b2:	d8f7      	bhi.n	80039a4 <HAL_Delay+0x28>
  {
  }
}
 80039b4:	bf00      	nop
 80039b6:	bf00      	nop
 80039b8:	3710      	adds	r7, #16
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}
 80039be:	bf00      	nop
 80039c0:	20000010 	.word	0x20000010

080039c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039c4:	b480      	push	{r7}
 80039c6:	b085      	sub	sp, #20
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	f003 0307 	and.w	r3, r3, #7
 80039d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80039d4:	4b0c      	ldr	r3, [pc, #48]	@ (8003a08 <__NVIC_SetPriorityGrouping+0x44>)
 80039d6:	68db      	ldr	r3, [r3, #12]
 80039d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80039da:	68ba      	ldr	r2, [r7, #8]
 80039dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80039e0:	4013      	ands	r3, r2
 80039e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80039e8:	68bb      	ldr	r3, [r7, #8]
 80039ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80039ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80039f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80039f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80039f6:	4a04      	ldr	r2, [pc, #16]	@ (8003a08 <__NVIC_SetPriorityGrouping+0x44>)
 80039f8:	68bb      	ldr	r3, [r7, #8]
 80039fa:	60d3      	str	r3, [r2, #12]
}
 80039fc:	bf00      	nop
 80039fe:	3714      	adds	r7, #20
 8003a00:	46bd      	mov	sp, r7
 8003a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a06:	4770      	bx	lr
 8003a08:	e000ed00 	.word	0xe000ed00

08003a0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a10:	4b04      	ldr	r3, [pc, #16]	@ (8003a24 <__NVIC_GetPriorityGrouping+0x18>)
 8003a12:	68db      	ldr	r3, [r3, #12]
 8003a14:	0a1b      	lsrs	r3, r3, #8
 8003a16:	f003 0307 	and.w	r3, r3, #7
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a22:	4770      	bx	lr
 8003a24:	e000ed00 	.word	0xe000ed00

08003a28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	b083      	sub	sp, #12
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	4603      	mov	r3, r0
 8003a30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	db0b      	blt.n	8003a52 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a3a:	79fb      	ldrb	r3, [r7, #7]
 8003a3c:	f003 021f 	and.w	r2, r3, #31
 8003a40:	4907      	ldr	r1, [pc, #28]	@ (8003a60 <__NVIC_EnableIRQ+0x38>)
 8003a42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a46:	095b      	lsrs	r3, r3, #5
 8003a48:	2001      	movs	r0, #1
 8003a4a:	fa00 f202 	lsl.w	r2, r0, r2
 8003a4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003a52:	bf00      	nop
 8003a54:	370c      	adds	r7, #12
 8003a56:	46bd      	mov	sp, r7
 8003a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5c:	4770      	bx	lr
 8003a5e:	bf00      	nop
 8003a60:	e000e100 	.word	0xe000e100

08003a64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a64:	b480      	push	{r7}
 8003a66:	b083      	sub	sp, #12
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	6039      	str	r1, [r7, #0]
 8003a6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	db0a      	blt.n	8003a8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	b2da      	uxtb	r2, r3
 8003a7c:	490c      	ldr	r1, [pc, #48]	@ (8003ab0 <__NVIC_SetPriority+0x4c>)
 8003a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a82:	0112      	lsls	r2, r2, #4
 8003a84:	b2d2      	uxtb	r2, r2
 8003a86:	440b      	add	r3, r1
 8003a88:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a8c:	e00a      	b.n	8003aa4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	b2da      	uxtb	r2, r3
 8003a92:	4908      	ldr	r1, [pc, #32]	@ (8003ab4 <__NVIC_SetPriority+0x50>)
 8003a94:	79fb      	ldrb	r3, [r7, #7]
 8003a96:	f003 030f 	and.w	r3, r3, #15
 8003a9a:	3b04      	subs	r3, #4
 8003a9c:	0112      	lsls	r2, r2, #4
 8003a9e:	b2d2      	uxtb	r2, r2
 8003aa0:	440b      	add	r3, r1
 8003aa2:	761a      	strb	r2, [r3, #24]
}
 8003aa4:	bf00      	nop
 8003aa6:	370c      	adds	r7, #12
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aae:	4770      	bx	lr
 8003ab0:	e000e100 	.word	0xe000e100
 8003ab4:	e000ed00 	.word	0xe000ed00

08003ab8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b089      	sub	sp, #36	@ 0x24
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	60f8      	str	r0, [r7, #12]
 8003ac0:	60b9      	str	r1, [r7, #8]
 8003ac2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	f003 0307 	and.w	r3, r3, #7
 8003aca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003acc:	69fb      	ldr	r3, [r7, #28]
 8003ace:	f1c3 0307 	rsb	r3, r3, #7
 8003ad2:	2b04      	cmp	r3, #4
 8003ad4:	bf28      	it	cs
 8003ad6:	2304      	movcs	r3, #4
 8003ad8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ada:	69fb      	ldr	r3, [r7, #28]
 8003adc:	3304      	adds	r3, #4
 8003ade:	2b06      	cmp	r3, #6
 8003ae0:	d902      	bls.n	8003ae8 <NVIC_EncodePriority+0x30>
 8003ae2:	69fb      	ldr	r3, [r7, #28]
 8003ae4:	3b03      	subs	r3, #3
 8003ae6:	e000      	b.n	8003aea <NVIC_EncodePriority+0x32>
 8003ae8:	2300      	movs	r3, #0
 8003aea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003aec:	f04f 32ff 	mov.w	r2, #4294967295
 8003af0:	69bb      	ldr	r3, [r7, #24]
 8003af2:	fa02 f303 	lsl.w	r3, r2, r3
 8003af6:	43da      	mvns	r2, r3
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	401a      	ands	r2, r3
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b00:	f04f 31ff 	mov.w	r1, #4294967295
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	fa01 f303 	lsl.w	r3, r1, r3
 8003b0a:	43d9      	mvns	r1, r3
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b10:	4313      	orrs	r3, r2
         );
}
 8003b12:	4618      	mov	r0, r3
 8003b14:	3724      	adds	r7, #36	@ 0x24
 8003b16:	46bd      	mov	sp, r7
 8003b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1c:	4770      	bx	lr

08003b1e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b1e:	b580      	push	{r7, lr}
 8003b20:	b082      	sub	sp, #8
 8003b22:	af00      	add	r7, sp, #0
 8003b24:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b26:	6878      	ldr	r0, [r7, #4]
 8003b28:	f7ff ff4c 	bl	80039c4 <__NVIC_SetPriorityGrouping>
}
 8003b2c:	bf00      	nop
 8003b2e:	3708      	adds	r7, #8
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd80      	pop	{r7, pc}

08003b34 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b086      	sub	sp, #24
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	60b9      	str	r1, [r7, #8]
 8003b3e:	607a      	str	r2, [r7, #4]
 8003b40:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003b42:	2300      	movs	r3, #0
 8003b44:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003b46:	f7ff ff61 	bl	8003a0c <__NVIC_GetPriorityGrouping>
 8003b4a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b4c:	687a      	ldr	r2, [r7, #4]
 8003b4e:	68b9      	ldr	r1, [r7, #8]
 8003b50:	6978      	ldr	r0, [r7, #20]
 8003b52:	f7ff ffb1 	bl	8003ab8 <NVIC_EncodePriority>
 8003b56:	4602      	mov	r2, r0
 8003b58:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b5c:	4611      	mov	r1, r2
 8003b5e:	4618      	mov	r0, r3
 8003b60:	f7ff ff80 	bl	8003a64 <__NVIC_SetPriority>
}
 8003b64:	bf00      	nop
 8003b66:	3718      	adds	r7, #24
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bd80      	pop	{r7, pc}

08003b6c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b082      	sub	sp, #8
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	4603      	mov	r3, r0
 8003b74:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	f7ff ff54 	bl	8003a28 <__NVIC_EnableIRQ>
}
 8003b80:	bf00      	nop
 8003b82:	3708      	adds	r7, #8
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bd80      	pop	{r7, pc}

08003b88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b089      	sub	sp, #36	@ 0x24
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
 8003b90:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003b92:	2300      	movs	r3, #0
 8003b94:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003b96:	2300      	movs	r3, #0
 8003b98:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	61fb      	str	r3, [r7, #28]
 8003ba2:	e16b      	b.n	8003e7c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003ba4:	2201      	movs	r2, #1
 8003ba6:	69fb      	ldr	r3, [r7, #28]
 8003ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	697a      	ldr	r2, [r7, #20]
 8003bb4:	4013      	ands	r3, r2
 8003bb6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003bb8:	693a      	ldr	r2, [r7, #16]
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	429a      	cmp	r2, r3
 8003bbe:	f040 815a 	bne.w	8003e76 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	f003 0303 	and.w	r3, r3, #3
 8003bca:	2b01      	cmp	r3, #1
 8003bcc:	d005      	beq.n	8003bda <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003bd6:	2b02      	cmp	r3, #2
 8003bd8:	d130      	bne.n	8003c3c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	689b      	ldr	r3, [r3, #8]
 8003bde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003be0:	69fb      	ldr	r3, [r7, #28]
 8003be2:	005b      	lsls	r3, r3, #1
 8003be4:	2203      	movs	r2, #3
 8003be6:	fa02 f303 	lsl.w	r3, r2, r3
 8003bea:	43db      	mvns	r3, r3
 8003bec:	69ba      	ldr	r2, [r7, #24]
 8003bee:	4013      	ands	r3, r2
 8003bf0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	68da      	ldr	r2, [r3, #12]
 8003bf6:	69fb      	ldr	r3, [r7, #28]
 8003bf8:	005b      	lsls	r3, r3, #1
 8003bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8003bfe:	69ba      	ldr	r2, [r7, #24]
 8003c00:	4313      	orrs	r3, r2
 8003c02:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	69ba      	ldr	r2, [r7, #24]
 8003c08:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	685b      	ldr	r3, [r3, #4]
 8003c0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003c10:	2201      	movs	r2, #1
 8003c12:	69fb      	ldr	r3, [r7, #28]
 8003c14:	fa02 f303 	lsl.w	r3, r2, r3
 8003c18:	43db      	mvns	r3, r3
 8003c1a:	69ba      	ldr	r2, [r7, #24]
 8003c1c:	4013      	ands	r3, r2
 8003c1e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	091b      	lsrs	r3, r3, #4
 8003c26:	f003 0201 	and.w	r2, r3, #1
 8003c2a:	69fb      	ldr	r3, [r7, #28]
 8003c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c30:	69ba      	ldr	r2, [r7, #24]
 8003c32:	4313      	orrs	r3, r2
 8003c34:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	69ba      	ldr	r2, [r7, #24]
 8003c3a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	f003 0303 	and.w	r3, r3, #3
 8003c44:	2b03      	cmp	r3, #3
 8003c46:	d017      	beq.n	8003c78 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	68db      	ldr	r3, [r3, #12]
 8003c4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003c4e:	69fb      	ldr	r3, [r7, #28]
 8003c50:	005b      	lsls	r3, r3, #1
 8003c52:	2203      	movs	r2, #3
 8003c54:	fa02 f303 	lsl.w	r3, r2, r3
 8003c58:	43db      	mvns	r3, r3
 8003c5a:	69ba      	ldr	r2, [r7, #24]
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	689a      	ldr	r2, [r3, #8]
 8003c64:	69fb      	ldr	r3, [r7, #28]
 8003c66:	005b      	lsls	r3, r3, #1
 8003c68:	fa02 f303 	lsl.w	r3, r2, r3
 8003c6c:	69ba      	ldr	r2, [r7, #24]
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	69ba      	ldr	r2, [r7, #24]
 8003c76:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	f003 0303 	and.w	r3, r3, #3
 8003c80:	2b02      	cmp	r3, #2
 8003c82:	d123      	bne.n	8003ccc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003c84:	69fb      	ldr	r3, [r7, #28]
 8003c86:	08da      	lsrs	r2, r3, #3
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	3208      	adds	r2, #8
 8003c8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c90:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003c92:	69fb      	ldr	r3, [r7, #28]
 8003c94:	f003 0307 	and.w	r3, r3, #7
 8003c98:	009b      	lsls	r3, r3, #2
 8003c9a:	220f      	movs	r2, #15
 8003c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca0:	43db      	mvns	r3, r3
 8003ca2:	69ba      	ldr	r2, [r7, #24]
 8003ca4:	4013      	ands	r3, r2
 8003ca6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	691a      	ldr	r2, [r3, #16]
 8003cac:	69fb      	ldr	r3, [r7, #28]
 8003cae:	f003 0307 	and.w	r3, r3, #7
 8003cb2:	009b      	lsls	r3, r3, #2
 8003cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb8:	69ba      	ldr	r2, [r7, #24]
 8003cba:	4313      	orrs	r3, r2
 8003cbc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003cbe:	69fb      	ldr	r3, [r7, #28]
 8003cc0:	08da      	lsrs	r2, r3, #3
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	3208      	adds	r2, #8
 8003cc6:	69b9      	ldr	r1, [r7, #24]
 8003cc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003cd2:	69fb      	ldr	r3, [r7, #28]
 8003cd4:	005b      	lsls	r3, r3, #1
 8003cd6:	2203      	movs	r2, #3
 8003cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cdc:	43db      	mvns	r3, r3
 8003cde:	69ba      	ldr	r2, [r7, #24]
 8003ce0:	4013      	ands	r3, r2
 8003ce2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	f003 0203 	and.w	r2, r3, #3
 8003cec:	69fb      	ldr	r3, [r7, #28]
 8003cee:	005b      	lsls	r3, r3, #1
 8003cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf4:	69ba      	ldr	r2, [r7, #24]
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	69ba      	ldr	r2, [r7, #24]
 8003cfe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	f000 80b4 	beq.w	8003e76 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d0e:	2300      	movs	r3, #0
 8003d10:	60fb      	str	r3, [r7, #12]
 8003d12:	4b60      	ldr	r3, [pc, #384]	@ (8003e94 <HAL_GPIO_Init+0x30c>)
 8003d14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d16:	4a5f      	ldr	r2, [pc, #380]	@ (8003e94 <HAL_GPIO_Init+0x30c>)
 8003d18:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003d1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8003d1e:	4b5d      	ldr	r3, [pc, #372]	@ (8003e94 <HAL_GPIO_Init+0x30c>)
 8003d20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d26:	60fb      	str	r3, [r7, #12]
 8003d28:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003d2a:	4a5b      	ldr	r2, [pc, #364]	@ (8003e98 <HAL_GPIO_Init+0x310>)
 8003d2c:	69fb      	ldr	r3, [r7, #28]
 8003d2e:	089b      	lsrs	r3, r3, #2
 8003d30:	3302      	adds	r3, #2
 8003d32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d36:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003d38:	69fb      	ldr	r3, [r7, #28]
 8003d3a:	f003 0303 	and.w	r3, r3, #3
 8003d3e:	009b      	lsls	r3, r3, #2
 8003d40:	220f      	movs	r2, #15
 8003d42:	fa02 f303 	lsl.w	r3, r2, r3
 8003d46:	43db      	mvns	r3, r3
 8003d48:	69ba      	ldr	r2, [r7, #24]
 8003d4a:	4013      	ands	r3, r2
 8003d4c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	4a52      	ldr	r2, [pc, #328]	@ (8003e9c <HAL_GPIO_Init+0x314>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d02b      	beq.n	8003dae <HAL_GPIO_Init+0x226>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	4a51      	ldr	r2, [pc, #324]	@ (8003ea0 <HAL_GPIO_Init+0x318>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d025      	beq.n	8003daa <HAL_GPIO_Init+0x222>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	4a50      	ldr	r2, [pc, #320]	@ (8003ea4 <HAL_GPIO_Init+0x31c>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d01f      	beq.n	8003da6 <HAL_GPIO_Init+0x21e>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	4a4f      	ldr	r2, [pc, #316]	@ (8003ea8 <HAL_GPIO_Init+0x320>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d019      	beq.n	8003da2 <HAL_GPIO_Init+0x21a>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	4a4e      	ldr	r2, [pc, #312]	@ (8003eac <HAL_GPIO_Init+0x324>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d013      	beq.n	8003d9e <HAL_GPIO_Init+0x216>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	4a4d      	ldr	r2, [pc, #308]	@ (8003eb0 <HAL_GPIO_Init+0x328>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d00d      	beq.n	8003d9a <HAL_GPIO_Init+0x212>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	4a4c      	ldr	r2, [pc, #304]	@ (8003eb4 <HAL_GPIO_Init+0x32c>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d007      	beq.n	8003d96 <HAL_GPIO_Init+0x20e>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	4a4b      	ldr	r2, [pc, #300]	@ (8003eb8 <HAL_GPIO_Init+0x330>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d101      	bne.n	8003d92 <HAL_GPIO_Init+0x20a>
 8003d8e:	2307      	movs	r3, #7
 8003d90:	e00e      	b.n	8003db0 <HAL_GPIO_Init+0x228>
 8003d92:	2308      	movs	r3, #8
 8003d94:	e00c      	b.n	8003db0 <HAL_GPIO_Init+0x228>
 8003d96:	2306      	movs	r3, #6
 8003d98:	e00a      	b.n	8003db0 <HAL_GPIO_Init+0x228>
 8003d9a:	2305      	movs	r3, #5
 8003d9c:	e008      	b.n	8003db0 <HAL_GPIO_Init+0x228>
 8003d9e:	2304      	movs	r3, #4
 8003da0:	e006      	b.n	8003db0 <HAL_GPIO_Init+0x228>
 8003da2:	2303      	movs	r3, #3
 8003da4:	e004      	b.n	8003db0 <HAL_GPIO_Init+0x228>
 8003da6:	2302      	movs	r3, #2
 8003da8:	e002      	b.n	8003db0 <HAL_GPIO_Init+0x228>
 8003daa:	2301      	movs	r3, #1
 8003dac:	e000      	b.n	8003db0 <HAL_GPIO_Init+0x228>
 8003dae:	2300      	movs	r3, #0
 8003db0:	69fa      	ldr	r2, [r7, #28]
 8003db2:	f002 0203 	and.w	r2, r2, #3
 8003db6:	0092      	lsls	r2, r2, #2
 8003db8:	4093      	lsls	r3, r2
 8003dba:	69ba      	ldr	r2, [r7, #24]
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003dc0:	4935      	ldr	r1, [pc, #212]	@ (8003e98 <HAL_GPIO_Init+0x310>)
 8003dc2:	69fb      	ldr	r3, [r7, #28]
 8003dc4:	089b      	lsrs	r3, r3, #2
 8003dc6:	3302      	adds	r3, #2
 8003dc8:	69ba      	ldr	r2, [r7, #24]
 8003dca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003dce:	4b3b      	ldr	r3, [pc, #236]	@ (8003ebc <HAL_GPIO_Init+0x334>)
 8003dd0:	689b      	ldr	r3, [r3, #8]
 8003dd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	43db      	mvns	r3, r3
 8003dd8:	69ba      	ldr	r2, [r7, #24]
 8003dda:	4013      	ands	r3, r2
 8003ddc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d003      	beq.n	8003df2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003dea:	69ba      	ldr	r2, [r7, #24]
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	4313      	orrs	r3, r2
 8003df0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003df2:	4a32      	ldr	r2, [pc, #200]	@ (8003ebc <HAL_GPIO_Init+0x334>)
 8003df4:	69bb      	ldr	r3, [r7, #24]
 8003df6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003df8:	4b30      	ldr	r3, [pc, #192]	@ (8003ebc <HAL_GPIO_Init+0x334>)
 8003dfa:	68db      	ldr	r3, [r3, #12]
 8003dfc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003dfe:	693b      	ldr	r3, [r7, #16]
 8003e00:	43db      	mvns	r3, r3
 8003e02:	69ba      	ldr	r2, [r7, #24]
 8003e04:	4013      	ands	r3, r2
 8003e06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d003      	beq.n	8003e1c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003e14:	69ba      	ldr	r2, [r7, #24]
 8003e16:	693b      	ldr	r3, [r7, #16]
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003e1c:	4a27      	ldr	r2, [pc, #156]	@ (8003ebc <HAL_GPIO_Init+0x334>)
 8003e1e:	69bb      	ldr	r3, [r7, #24]
 8003e20:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003e22:	4b26      	ldr	r3, [pc, #152]	@ (8003ebc <HAL_GPIO_Init+0x334>)
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e28:	693b      	ldr	r3, [r7, #16]
 8003e2a:	43db      	mvns	r3, r3
 8003e2c:	69ba      	ldr	r2, [r7, #24]
 8003e2e:	4013      	ands	r3, r2
 8003e30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d003      	beq.n	8003e46 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003e3e:	69ba      	ldr	r2, [r7, #24]
 8003e40:	693b      	ldr	r3, [r7, #16]
 8003e42:	4313      	orrs	r3, r2
 8003e44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003e46:	4a1d      	ldr	r2, [pc, #116]	@ (8003ebc <HAL_GPIO_Init+0x334>)
 8003e48:	69bb      	ldr	r3, [r7, #24]
 8003e4a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003e4c:	4b1b      	ldr	r3, [pc, #108]	@ (8003ebc <HAL_GPIO_Init+0x334>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e52:	693b      	ldr	r3, [r7, #16]
 8003e54:	43db      	mvns	r3, r3
 8003e56:	69ba      	ldr	r2, [r7, #24]
 8003e58:	4013      	ands	r3, r2
 8003e5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d003      	beq.n	8003e70 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003e68:	69ba      	ldr	r2, [r7, #24]
 8003e6a:	693b      	ldr	r3, [r7, #16]
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003e70:	4a12      	ldr	r2, [pc, #72]	@ (8003ebc <HAL_GPIO_Init+0x334>)
 8003e72:	69bb      	ldr	r3, [r7, #24]
 8003e74:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e76:	69fb      	ldr	r3, [r7, #28]
 8003e78:	3301      	adds	r3, #1
 8003e7a:	61fb      	str	r3, [r7, #28]
 8003e7c:	69fb      	ldr	r3, [r7, #28]
 8003e7e:	2b0f      	cmp	r3, #15
 8003e80:	f67f ae90 	bls.w	8003ba4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003e84:	bf00      	nop
 8003e86:	bf00      	nop
 8003e88:	3724      	adds	r7, #36	@ 0x24
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e90:	4770      	bx	lr
 8003e92:	bf00      	nop
 8003e94:	40023800 	.word	0x40023800
 8003e98:	40013800 	.word	0x40013800
 8003e9c:	40020000 	.word	0x40020000
 8003ea0:	40020400 	.word	0x40020400
 8003ea4:	40020800 	.word	0x40020800
 8003ea8:	40020c00 	.word	0x40020c00
 8003eac:	40021000 	.word	0x40021000
 8003eb0:	40021400 	.word	0x40021400
 8003eb4:	40021800 	.word	0x40021800
 8003eb8:	40021c00 	.word	0x40021c00
 8003ebc:	40013c00 	.word	0x40013c00

08003ec0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b083      	sub	sp, #12
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
 8003ec8:	460b      	mov	r3, r1
 8003eca:	807b      	strh	r3, [r7, #2]
 8003ecc:	4613      	mov	r3, r2
 8003ece:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ed0:	787b      	ldrb	r3, [r7, #1]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d003      	beq.n	8003ede <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ed6:	887a      	ldrh	r2, [r7, #2]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003edc:	e003      	b.n	8003ee6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003ede:	887b      	ldrh	r3, [r7, #2]
 8003ee0:	041a      	lsls	r2, r3, #16
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	619a      	str	r2, [r3, #24]
}
 8003ee6:	bf00      	nop
 8003ee8:	370c      	adds	r7, #12
 8003eea:	46bd      	mov	sp, r7
 8003eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef0:	4770      	bx	lr

08003ef2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003ef2:	b480      	push	{r7}
 8003ef4:	b085      	sub	sp, #20
 8003ef6:	af00      	add	r7, sp, #0
 8003ef8:	6078      	str	r0, [r7, #4]
 8003efa:	460b      	mov	r3, r1
 8003efc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	695b      	ldr	r3, [r3, #20]
 8003f02:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003f04:	887a      	ldrh	r2, [r7, #2]
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	4013      	ands	r3, r2
 8003f0a:	041a      	lsls	r2, r3, #16
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	43d9      	mvns	r1, r3
 8003f10:	887b      	ldrh	r3, [r7, #2]
 8003f12:	400b      	ands	r3, r1
 8003f14:	431a      	orrs	r2, r3
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	619a      	str	r2, [r3, #24]
}
 8003f1a:	bf00      	nop
 8003f1c:	3714      	adds	r7, #20
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f24:	4770      	bx	lr
	...

08003f28 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b084      	sub	sp, #16
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d101      	bne.n	8003f3a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e12b      	b.n	8004192 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d106      	bne.n	8003f54 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	f7ff faba 	bl	80034c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2224      	movs	r2, #36	@ 0x24
 8003f58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f022 0201 	bic.w	r2, r2, #1
 8003f6a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003f7a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003f8a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003f8c:	f001 fdc6 	bl	8005b1c <HAL_RCC_GetPCLK1Freq>
 8003f90:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	685b      	ldr	r3, [r3, #4]
 8003f96:	4a81      	ldr	r2, [pc, #516]	@ (800419c <HAL_I2C_Init+0x274>)
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	d807      	bhi.n	8003fac <HAL_I2C_Init+0x84>
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	4a80      	ldr	r2, [pc, #512]	@ (80041a0 <HAL_I2C_Init+0x278>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	bf94      	ite	ls
 8003fa4:	2301      	movls	r3, #1
 8003fa6:	2300      	movhi	r3, #0
 8003fa8:	b2db      	uxtb	r3, r3
 8003faa:	e006      	b.n	8003fba <HAL_I2C_Init+0x92>
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	4a7d      	ldr	r2, [pc, #500]	@ (80041a4 <HAL_I2C_Init+0x27c>)
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	bf94      	ite	ls
 8003fb4:	2301      	movls	r3, #1
 8003fb6:	2300      	movhi	r3, #0
 8003fb8:	b2db      	uxtb	r3, r3
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d001      	beq.n	8003fc2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	e0e7      	b.n	8004192 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	4a78      	ldr	r2, [pc, #480]	@ (80041a8 <HAL_I2C_Init+0x280>)
 8003fc6:	fba2 2303 	umull	r2, r3, r2, r3
 8003fca:	0c9b      	lsrs	r3, r3, #18
 8003fcc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	68ba      	ldr	r2, [r7, #8]
 8003fde:	430a      	orrs	r2, r1
 8003fe0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	6a1b      	ldr	r3, [r3, #32]
 8003fe8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	4a6a      	ldr	r2, [pc, #424]	@ (800419c <HAL_I2C_Init+0x274>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d802      	bhi.n	8003ffc <HAL_I2C_Init+0xd4>
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	3301      	adds	r3, #1
 8003ffa:	e009      	b.n	8004010 <HAL_I2C_Init+0xe8>
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004002:	fb02 f303 	mul.w	r3, r2, r3
 8004006:	4a69      	ldr	r2, [pc, #420]	@ (80041ac <HAL_I2C_Init+0x284>)
 8004008:	fba2 2303 	umull	r2, r3, r2, r3
 800400c:	099b      	lsrs	r3, r3, #6
 800400e:	3301      	adds	r3, #1
 8004010:	687a      	ldr	r2, [r7, #4]
 8004012:	6812      	ldr	r2, [r2, #0]
 8004014:	430b      	orrs	r3, r1
 8004016:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	69db      	ldr	r3, [r3, #28]
 800401e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004022:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	495c      	ldr	r1, [pc, #368]	@ (800419c <HAL_I2C_Init+0x274>)
 800402c:	428b      	cmp	r3, r1
 800402e:	d819      	bhi.n	8004064 <HAL_I2C_Init+0x13c>
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	1e59      	subs	r1, r3, #1
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	005b      	lsls	r3, r3, #1
 800403a:	fbb1 f3f3 	udiv	r3, r1, r3
 800403e:	1c59      	adds	r1, r3, #1
 8004040:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004044:	400b      	ands	r3, r1
 8004046:	2b00      	cmp	r3, #0
 8004048:	d00a      	beq.n	8004060 <HAL_I2C_Init+0x138>
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	1e59      	subs	r1, r3, #1
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	005b      	lsls	r3, r3, #1
 8004054:	fbb1 f3f3 	udiv	r3, r1, r3
 8004058:	3301      	adds	r3, #1
 800405a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800405e:	e051      	b.n	8004104 <HAL_I2C_Init+0x1dc>
 8004060:	2304      	movs	r3, #4
 8004062:	e04f      	b.n	8004104 <HAL_I2C_Init+0x1dc>
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d111      	bne.n	8004090 <HAL_I2C_Init+0x168>
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	1e58      	subs	r0, r3, #1
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6859      	ldr	r1, [r3, #4]
 8004074:	460b      	mov	r3, r1
 8004076:	005b      	lsls	r3, r3, #1
 8004078:	440b      	add	r3, r1
 800407a:	fbb0 f3f3 	udiv	r3, r0, r3
 800407e:	3301      	adds	r3, #1
 8004080:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004084:	2b00      	cmp	r3, #0
 8004086:	bf0c      	ite	eq
 8004088:	2301      	moveq	r3, #1
 800408a:	2300      	movne	r3, #0
 800408c:	b2db      	uxtb	r3, r3
 800408e:	e012      	b.n	80040b6 <HAL_I2C_Init+0x18e>
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	1e58      	subs	r0, r3, #1
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6859      	ldr	r1, [r3, #4]
 8004098:	460b      	mov	r3, r1
 800409a:	009b      	lsls	r3, r3, #2
 800409c:	440b      	add	r3, r1
 800409e:	0099      	lsls	r1, r3, #2
 80040a0:	440b      	add	r3, r1
 80040a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80040a6:	3301      	adds	r3, #1
 80040a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	bf0c      	ite	eq
 80040b0:	2301      	moveq	r3, #1
 80040b2:	2300      	movne	r3, #0
 80040b4:	b2db      	uxtb	r3, r3
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d001      	beq.n	80040be <HAL_I2C_Init+0x196>
 80040ba:	2301      	movs	r3, #1
 80040bc:	e022      	b.n	8004104 <HAL_I2C_Init+0x1dc>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d10e      	bne.n	80040e4 <HAL_I2C_Init+0x1bc>
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	1e58      	subs	r0, r3, #1
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6859      	ldr	r1, [r3, #4]
 80040ce:	460b      	mov	r3, r1
 80040d0:	005b      	lsls	r3, r3, #1
 80040d2:	440b      	add	r3, r1
 80040d4:	fbb0 f3f3 	udiv	r3, r0, r3
 80040d8:	3301      	adds	r3, #1
 80040da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80040e2:	e00f      	b.n	8004104 <HAL_I2C_Init+0x1dc>
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	1e58      	subs	r0, r3, #1
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6859      	ldr	r1, [r3, #4]
 80040ec:	460b      	mov	r3, r1
 80040ee:	009b      	lsls	r3, r3, #2
 80040f0:	440b      	add	r3, r1
 80040f2:	0099      	lsls	r1, r3, #2
 80040f4:	440b      	add	r3, r1
 80040f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80040fa:	3301      	adds	r3, #1
 80040fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004100:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004104:	6879      	ldr	r1, [r7, #4]
 8004106:	6809      	ldr	r1, [r1, #0]
 8004108:	4313      	orrs	r3, r2
 800410a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	69da      	ldr	r2, [r3, #28]
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6a1b      	ldr	r3, [r3, #32]
 800411e:	431a      	orrs	r2, r3
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	430a      	orrs	r2, r1
 8004126:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004132:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004136:	687a      	ldr	r2, [r7, #4]
 8004138:	6911      	ldr	r1, [r2, #16]
 800413a:	687a      	ldr	r2, [r7, #4]
 800413c:	68d2      	ldr	r2, [r2, #12]
 800413e:	4311      	orrs	r1, r2
 8004140:	687a      	ldr	r2, [r7, #4]
 8004142:	6812      	ldr	r2, [r2, #0]
 8004144:	430b      	orrs	r3, r1
 8004146:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	68db      	ldr	r3, [r3, #12]
 800414e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	695a      	ldr	r2, [r3, #20]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	699b      	ldr	r3, [r3, #24]
 800415a:	431a      	orrs	r2, r3
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	430a      	orrs	r2, r1
 8004162:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	681a      	ldr	r2, [r3, #0]
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f042 0201 	orr.w	r2, r2, #1
 8004172:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2200      	movs	r2, #0
 8004178:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2220      	movs	r2, #32
 800417e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2200      	movs	r2, #0
 8004186:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2200      	movs	r2, #0
 800418c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004190:	2300      	movs	r3, #0
}
 8004192:	4618      	mov	r0, r3
 8004194:	3710      	adds	r7, #16
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}
 800419a:	bf00      	nop
 800419c:	000186a0 	.word	0x000186a0
 80041a0:	001e847f 	.word	0x001e847f
 80041a4:	003d08ff 	.word	0x003d08ff
 80041a8:	431bde83 	.word	0x431bde83
 80041ac:	10624dd3 	.word	0x10624dd3

080041b0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b088      	sub	sp, #32
 80041b4:	af02      	add	r7, sp, #8
 80041b6:	60f8      	str	r0, [r7, #12]
 80041b8:	607a      	str	r2, [r7, #4]
 80041ba:	461a      	mov	r2, r3
 80041bc:	460b      	mov	r3, r1
 80041be:	817b      	strh	r3, [r7, #10]
 80041c0:	4613      	mov	r3, r2
 80041c2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80041c4:	f7ff fbce 	bl	8003964 <HAL_GetTick>
 80041c8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041d0:	b2db      	uxtb	r3, r3
 80041d2:	2b20      	cmp	r3, #32
 80041d4:	f040 80e0 	bne.w	8004398 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	9300      	str	r3, [sp, #0]
 80041dc:	2319      	movs	r3, #25
 80041de:	2201      	movs	r2, #1
 80041e0:	4970      	ldr	r1, [pc, #448]	@ (80043a4 <HAL_I2C_Master_Transmit+0x1f4>)
 80041e2:	68f8      	ldr	r0, [r7, #12]
 80041e4:	f000 fdf4 	bl	8004dd0 <I2C_WaitOnFlagUntilTimeout>
 80041e8:	4603      	mov	r3, r0
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d001      	beq.n	80041f2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80041ee:	2302      	movs	r3, #2
 80041f0:	e0d3      	b.n	800439a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80041f8:	2b01      	cmp	r3, #1
 80041fa:	d101      	bne.n	8004200 <HAL_I2C_Master_Transmit+0x50>
 80041fc:	2302      	movs	r3, #2
 80041fe:	e0cc      	b.n	800439a <HAL_I2C_Master_Transmit+0x1ea>
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2201      	movs	r2, #1
 8004204:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f003 0301 	and.w	r3, r3, #1
 8004212:	2b01      	cmp	r3, #1
 8004214:	d007      	beq.n	8004226 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	681a      	ldr	r2, [r3, #0]
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f042 0201 	orr.w	r2, r2, #1
 8004224:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004234:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	2221      	movs	r2, #33	@ 0x21
 800423a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	2210      	movs	r2, #16
 8004242:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	2200      	movs	r2, #0
 800424a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	687a      	ldr	r2, [r7, #4]
 8004250:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	893a      	ldrh	r2, [r7, #8]
 8004256:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800425c:	b29a      	uxth	r2, r3
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	4a50      	ldr	r2, [pc, #320]	@ (80043a8 <HAL_I2C_Master_Transmit+0x1f8>)
 8004266:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004268:	8979      	ldrh	r1, [r7, #10]
 800426a:	697b      	ldr	r3, [r7, #20]
 800426c:	6a3a      	ldr	r2, [r7, #32]
 800426e:	68f8      	ldr	r0, [r7, #12]
 8004270:	f000 fbc8 	bl	8004a04 <I2C_MasterRequestWrite>
 8004274:	4603      	mov	r3, r0
 8004276:	2b00      	cmp	r3, #0
 8004278:	d001      	beq.n	800427e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800427a:	2301      	movs	r3, #1
 800427c:	e08d      	b.n	800439a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800427e:	2300      	movs	r3, #0
 8004280:	613b      	str	r3, [r7, #16]
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	695b      	ldr	r3, [r3, #20]
 8004288:	613b      	str	r3, [r7, #16]
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	699b      	ldr	r3, [r3, #24]
 8004290:	613b      	str	r3, [r7, #16]
 8004292:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004294:	e066      	b.n	8004364 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004296:	697a      	ldr	r2, [r7, #20]
 8004298:	6a39      	ldr	r1, [r7, #32]
 800429a:	68f8      	ldr	r0, [r7, #12]
 800429c:	f000 feb2 	bl	8005004 <I2C_WaitOnTXEFlagUntilTimeout>
 80042a0:	4603      	mov	r3, r0
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d00d      	beq.n	80042c2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042aa:	2b04      	cmp	r3, #4
 80042ac:	d107      	bne.n	80042be <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	681a      	ldr	r2, [r3, #0]
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042bc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80042be:	2301      	movs	r3, #1
 80042c0:	e06b      	b.n	800439a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042c6:	781a      	ldrb	r2, [r3, #0]
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042d2:	1c5a      	adds	r2, r3, #1
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042dc:	b29b      	uxth	r3, r3
 80042de:	3b01      	subs	r3, #1
 80042e0:	b29a      	uxth	r2, r3
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042ea:	3b01      	subs	r3, #1
 80042ec:	b29a      	uxth	r2, r3
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	695b      	ldr	r3, [r3, #20]
 80042f8:	f003 0304 	and.w	r3, r3, #4
 80042fc:	2b04      	cmp	r3, #4
 80042fe:	d11b      	bne.n	8004338 <HAL_I2C_Master_Transmit+0x188>
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004304:	2b00      	cmp	r3, #0
 8004306:	d017      	beq.n	8004338 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800430c:	781a      	ldrb	r2, [r3, #0]
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004318:	1c5a      	adds	r2, r3, #1
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004322:	b29b      	uxth	r3, r3
 8004324:	3b01      	subs	r3, #1
 8004326:	b29a      	uxth	r2, r3
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004330:	3b01      	subs	r3, #1
 8004332:	b29a      	uxth	r2, r3
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004338:	697a      	ldr	r2, [r7, #20]
 800433a:	6a39      	ldr	r1, [r7, #32]
 800433c:	68f8      	ldr	r0, [r7, #12]
 800433e:	f000 fea9 	bl	8005094 <I2C_WaitOnBTFFlagUntilTimeout>
 8004342:	4603      	mov	r3, r0
 8004344:	2b00      	cmp	r3, #0
 8004346:	d00d      	beq.n	8004364 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800434c:	2b04      	cmp	r3, #4
 800434e:	d107      	bne.n	8004360 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	681a      	ldr	r2, [r3, #0]
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800435e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004360:	2301      	movs	r3, #1
 8004362:	e01a      	b.n	800439a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004368:	2b00      	cmp	r3, #0
 800436a:	d194      	bne.n	8004296 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	681a      	ldr	r2, [r3, #0]
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800437a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	2220      	movs	r2, #32
 8004380:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	2200      	movs	r2, #0
 8004388:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	2200      	movs	r2, #0
 8004390:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004394:	2300      	movs	r3, #0
 8004396:	e000      	b.n	800439a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004398:	2302      	movs	r3, #2
  }
}
 800439a:	4618      	mov	r0, r3
 800439c:	3718      	adds	r7, #24
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}
 80043a2:	bf00      	nop
 80043a4:	00100002 	.word	0x00100002
 80043a8:	ffff0000 	.word	0xffff0000

080043ac <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b08c      	sub	sp, #48	@ 0x30
 80043b0:	af02      	add	r7, sp, #8
 80043b2:	60f8      	str	r0, [r7, #12]
 80043b4:	607a      	str	r2, [r7, #4]
 80043b6:	461a      	mov	r2, r3
 80043b8:	460b      	mov	r3, r1
 80043ba:	817b      	strh	r3, [r7, #10]
 80043bc:	4613      	mov	r3, r2
 80043be:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80043c0:	f7ff fad0 	bl	8003964 <HAL_GetTick>
 80043c4:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043cc:	b2db      	uxtb	r3, r3
 80043ce:	2b20      	cmp	r3, #32
 80043d0:	f040 8217 	bne.w	8004802 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80043d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043d6:	9300      	str	r3, [sp, #0]
 80043d8:	2319      	movs	r3, #25
 80043da:	2201      	movs	r2, #1
 80043dc:	497c      	ldr	r1, [pc, #496]	@ (80045d0 <HAL_I2C_Master_Receive+0x224>)
 80043de:	68f8      	ldr	r0, [r7, #12]
 80043e0:	f000 fcf6 	bl	8004dd0 <I2C_WaitOnFlagUntilTimeout>
 80043e4:	4603      	mov	r3, r0
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d001      	beq.n	80043ee <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80043ea:	2302      	movs	r3, #2
 80043ec:	e20a      	b.n	8004804 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80043f4:	2b01      	cmp	r3, #1
 80043f6:	d101      	bne.n	80043fc <HAL_I2C_Master_Receive+0x50>
 80043f8:	2302      	movs	r3, #2
 80043fa:	e203      	b.n	8004804 <HAL_I2C_Master_Receive+0x458>
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2201      	movs	r2, #1
 8004400:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f003 0301 	and.w	r3, r3, #1
 800440e:	2b01      	cmp	r3, #1
 8004410:	d007      	beq.n	8004422 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	681a      	ldr	r2, [r3, #0]
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f042 0201 	orr.w	r2, r2, #1
 8004420:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	681a      	ldr	r2, [r3, #0]
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004430:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2222      	movs	r2, #34	@ 0x22
 8004436:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	2210      	movs	r2, #16
 800443e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	2200      	movs	r2, #0
 8004446:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	687a      	ldr	r2, [r7, #4]
 800444c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	893a      	ldrh	r2, [r7, #8]
 8004452:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004458:	b29a      	uxth	r2, r3
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	4a5c      	ldr	r2, [pc, #368]	@ (80045d4 <HAL_I2C_Master_Receive+0x228>)
 8004462:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004464:	8979      	ldrh	r1, [r7, #10]
 8004466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004468:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800446a:	68f8      	ldr	r0, [r7, #12]
 800446c:	f000 fb4c 	bl	8004b08 <I2C_MasterRequestRead>
 8004470:	4603      	mov	r3, r0
 8004472:	2b00      	cmp	r3, #0
 8004474:	d001      	beq.n	800447a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004476:	2301      	movs	r3, #1
 8004478:	e1c4      	b.n	8004804 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800447e:	2b00      	cmp	r3, #0
 8004480:	d113      	bne.n	80044aa <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004482:	2300      	movs	r3, #0
 8004484:	623b      	str	r3, [r7, #32]
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	695b      	ldr	r3, [r3, #20]
 800448c:	623b      	str	r3, [r7, #32]
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	699b      	ldr	r3, [r3, #24]
 8004494:	623b      	str	r3, [r7, #32]
 8004496:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	681a      	ldr	r2, [r3, #0]
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044a6:	601a      	str	r2, [r3, #0]
 80044a8:	e198      	b.n	80047dc <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044ae:	2b01      	cmp	r3, #1
 80044b0:	d11b      	bne.n	80044ea <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	681a      	ldr	r2, [r3, #0]
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044c0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044c2:	2300      	movs	r3, #0
 80044c4:	61fb      	str	r3, [r7, #28]
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	695b      	ldr	r3, [r3, #20]
 80044cc:	61fb      	str	r3, [r7, #28]
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	699b      	ldr	r3, [r3, #24]
 80044d4:	61fb      	str	r3, [r7, #28]
 80044d6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044e6:	601a      	str	r2, [r3, #0]
 80044e8:	e178      	b.n	80047dc <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044ee:	2b02      	cmp	r3, #2
 80044f0:	d11b      	bne.n	800452a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	681a      	ldr	r2, [r3, #0]
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004500:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	681a      	ldr	r2, [r3, #0]
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004510:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004512:	2300      	movs	r3, #0
 8004514:	61bb      	str	r3, [r7, #24]
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	695b      	ldr	r3, [r3, #20]
 800451c:	61bb      	str	r3, [r7, #24]
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	699b      	ldr	r3, [r3, #24]
 8004524:	61bb      	str	r3, [r7, #24]
 8004526:	69bb      	ldr	r3, [r7, #24]
 8004528:	e158      	b.n	80047dc <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	681a      	ldr	r2, [r3, #0]
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004538:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800453a:	2300      	movs	r3, #0
 800453c:	617b      	str	r3, [r7, #20]
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	695b      	ldr	r3, [r3, #20]
 8004544:	617b      	str	r3, [r7, #20]
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	699b      	ldr	r3, [r3, #24]
 800454c:	617b      	str	r3, [r7, #20]
 800454e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004550:	e144      	b.n	80047dc <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004556:	2b03      	cmp	r3, #3
 8004558:	f200 80f1 	bhi.w	800473e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004560:	2b01      	cmp	r3, #1
 8004562:	d123      	bne.n	80045ac <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004564:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004566:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004568:	68f8      	ldr	r0, [r7, #12]
 800456a:	f000 fddb 	bl	8005124 <I2C_WaitOnRXNEFlagUntilTimeout>
 800456e:	4603      	mov	r3, r0
 8004570:	2b00      	cmp	r3, #0
 8004572:	d001      	beq.n	8004578 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004574:	2301      	movs	r3, #1
 8004576:	e145      	b.n	8004804 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	691a      	ldr	r2, [r3, #16]
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004582:	b2d2      	uxtb	r2, r2
 8004584:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800458a:	1c5a      	adds	r2, r3, #1
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004594:	3b01      	subs	r3, #1
 8004596:	b29a      	uxth	r2, r3
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045a0:	b29b      	uxth	r3, r3
 80045a2:	3b01      	subs	r3, #1
 80045a4:	b29a      	uxth	r2, r3
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80045aa:	e117      	b.n	80047dc <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045b0:	2b02      	cmp	r3, #2
 80045b2:	d14e      	bne.n	8004652 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80045b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045b6:	9300      	str	r3, [sp, #0]
 80045b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045ba:	2200      	movs	r2, #0
 80045bc:	4906      	ldr	r1, [pc, #24]	@ (80045d8 <HAL_I2C_Master_Receive+0x22c>)
 80045be:	68f8      	ldr	r0, [r7, #12]
 80045c0:	f000 fc06 	bl	8004dd0 <I2C_WaitOnFlagUntilTimeout>
 80045c4:	4603      	mov	r3, r0
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d008      	beq.n	80045dc <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80045ca:	2301      	movs	r3, #1
 80045cc:	e11a      	b.n	8004804 <HAL_I2C_Master_Receive+0x458>
 80045ce:	bf00      	nop
 80045d0:	00100002 	.word	0x00100002
 80045d4:	ffff0000 	.word	0xffff0000
 80045d8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	681a      	ldr	r2, [r3, #0]
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045ea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	691a      	ldr	r2, [r3, #16]
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045f6:	b2d2      	uxtb	r2, r2
 80045f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045fe:	1c5a      	adds	r2, r3, #1
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004608:	3b01      	subs	r3, #1
 800460a:	b29a      	uxth	r2, r3
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004614:	b29b      	uxth	r3, r3
 8004616:	3b01      	subs	r3, #1
 8004618:	b29a      	uxth	r2, r3
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	691a      	ldr	r2, [r3, #16]
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004628:	b2d2      	uxtb	r2, r2
 800462a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004630:	1c5a      	adds	r2, r3, #1
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800463a:	3b01      	subs	r3, #1
 800463c:	b29a      	uxth	r2, r3
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004646:	b29b      	uxth	r3, r3
 8004648:	3b01      	subs	r3, #1
 800464a:	b29a      	uxth	r2, r3
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004650:	e0c4      	b.n	80047dc <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004654:	9300      	str	r3, [sp, #0]
 8004656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004658:	2200      	movs	r2, #0
 800465a:	496c      	ldr	r1, [pc, #432]	@ (800480c <HAL_I2C_Master_Receive+0x460>)
 800465c:	68f8      	ldr	r0, [r7, #12]
 800465e:	f000 fbb7 	bl	8004dd0 <I2C_WaitOnFlagUntilTimeout>
 8004662:	4603      	mov	r3, r0
 8004664:	2b00      	cmp	r3, #0
 8004666:	d001      	beq.n	800466c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004668:	2301      	movs	r3, #1
 800466a:	e0cb      	b.n	8004804 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	681a      	ldr	r2, [r3, #0]
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800467a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	691a      	ldr	r2, [r3, #16]
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004686:	b2d2      	uxtb	r2, r2
 8004688:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800468e:	1c5a      	adds	r2, r3, #1
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004698:	3b01      	subs	r3, #1
 800469a:	b29a      	uxth	r2, r3
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046a4:	b29b      	uxth	r3, r3
 80046a6:	3b01      	subs	r3, #1
 80046a8:	b29a      	uxth	r2, r3
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80046ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046b0:	9300      	str	r3, [sp, #0]
 80046b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046b4:	2200      	movs	r2, #0
 80046b6:	4955      	ldr	r1, [pc, #340]	@ (800480c <HAL_I2C_Master_Receive+0x460>)
 80046b8:	68f8      	ldr	r0, [r7, #12]
 80046ba:	f000 fb89 	bl	8004dd0 <I2C_WaitOnFlagUntilTimeout>
 80046be:	4603      	mov	r3, r0
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d001      	beq.n	80046c8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80046c4:	2301      	movs	r3, #1
 80046c6:	e09d      	b.n	8004804 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	681a      	ldr	r2, [r3, #0]
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046d6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	691a      	ldr	r2, [r3, #16]
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046e2:	b2d2      	uxtb	r2, r2
 80046e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046ea:	1c5a      	adds	r2, r3, #1
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046f4:	3b01      	subs	r3, #1
 80046f6:	b29a      	uxth	r2, r3
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004700:	b29b      	uxth	r3, r3
 8004702:	3b01      	subs	r3, #1
 8004704:	b29a      	uxth	r2, r3
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	691a      	ldr	r2, [r3, #16]
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004714:	b2d2      	uxtb	r2, r2
 8004716:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800471c:	1c5a      	adds	r2, r3, #1
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004726:	3b01      	subs	r3, #1
 8004728:	b29a      	uxth	r2, r3
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004732:	b29b      	uxth	r3, r3
 8004734:	3b01      	subs	r3, #1
 8004736:	b29a      	uxth	r2, r3
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800473c:	e04e      	b.n	80047dc <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800473e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004740:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004742:	68f8      	ldr	r0, [r7, #12]
 8004744:	f000 fcee 	bl	8005124 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004748:	4603      	mov	r3, r0
 800474a:	2b00      	cmp	r3, #0
 800474c:	d001      	beq.n	8004752 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800474e:	2301      	movs	r3, #1
 8004750:	e058      	b.n	8004804 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	691a      	ldr	r2, [r3, #16]
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800475c:	b2d2      	uxtb	r2, r2
 800475e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004764:	1c5a      	adds	r2, r3, #1
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800476e:	3b01      	subs	r3, #1
 8004770:	b29a      	uxth	r2, r3
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800477a:	b29b      	uxth	r3, r3
 800477c:	3b01      	subs	r3, #1
 800477e:	b29a      	uxth	r2, r3
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	695b      	ldr	r3, [r3, #20]
 800478a:	f003 0304 	and.w	r3, r3, #4
 800478e:	2b04      	cmp	r3, #4
 8004790:	d124      	bne.n	80047dc <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004796:	2b03      	cmp	r3, #3
 8004798:	d107      	bne.n	80047aa <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047a8:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	691a      	ldr	r2, [r3, #16]
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047b4:	b2d2      	uxtb	r2, r2
 80047b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047bc:	1c5a      	adds	r2, r3, #1
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047c6:	3b01      	subs	r3, #1
 80047c8:	b29a      	uxth	r2, r3
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047d2:	b29b      	uxth	r3, r3
 80047d4:	3b01      	subs	r3, #1
 80047d6:	b29a      	uxth	r2, r3
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	f47f aeb6 	bne.w	8004552 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	2220      	movs	r2, #32
 80047ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	2200      	movs	r2, #0
 80047f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	2200      	movs	r2, #0
 80047fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80047fe:	2300      	movs	r3, #0
 8004800:	e000      	b.n	8004804 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004802:	2302      	movs	r3, #2
  }
}
 8004804:	4618      	mov	r0, r3
 8004806:	3728      	adds	r7, #40	@ 0x28
 8004808:	46bd      	mov	sp, r7
 800480a:	bd80      	pop	{r7, pc}
 800480c:	00010004 	.word	0x00010004

08004810 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b088      	sub	sp, #32
 8004814:	af02      	add	r7, sp, #8
 8004816:	60f8      	str	r0, [r7, #12]
 8004818:	4608      	mov	r0, r1
 800481a:	4611      	mov	r1, r2
 800481c:	461a      	mov	r2, r3
 800481e:	4603      	mov	r3, r0
 8004820:	817b      	strh	r3, [r7, #10]
 8004822:	460b      	mov	r3, r1
 8004824:	813b      	strh	r3, [r7, #8]
 8004826:	4613      	mov	r3, r2
 8004828:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800482a:	f7ff f89b 	bl	8003964 <HAL_GetTick>
 800482e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004836:	b2db      	uxtb	r3, r3
 8004838:	2b20      	cmp	r3, #32
 800483a:	f040 80d9 	bne.w	80049f0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800483e:	697b      	ldr	r3, [r7, #20]
 8004840:	9300      	str	r3, [sp, #0]
 8004842:	2319      	movs	r3, #25
 8004844:	2201      	movs	r2, #1
 8004846:	496d      	ldr	r1, [pc, #436]	@ (80049fc <HAL_I2C_Mem_Write+0x1ec>)
 8004848:	68f8      	ldr	r0, [r7, #12]
 800484a:	f000 fac1 	bl	8004dd0 <I2C_WaitOnFlagUntilTimeout>
 800484e:	4603      	mov	r3, r0
 8004850:	2b00      	cmp	r3, #0
 8004852:	d001      	beq.n	8004858 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004854:	2302      	movs	r3, #2
 8004856:	e0cc      	b.n	80049f2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800485e:	2b01      	cmp	r3, #1
 8004860:	d101      	bne.n	8004866 <HAL_I2C_Mem_Write+0x56>
 8004862:	2302      	movs	r3, #2
 8004864:	e0c5      	b.n	80049f2 <HAL_I2C_Mem_Write+0x1e2>
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	2201      	movs	r2, #1
 800486a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f003 0301 	and.w	r3, r3, #1
 8004878:	2b01      	cmp	r3, #1
 800487a:	d007      	beq.n	800488c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	681a      	ldr	r2, [r3, #0]
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f042 0201 	orr.w	r2, r2, #1
 800488a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	681a      	ldr	r2, [r3, #0]
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800489a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	2221      	movs	r2, #33	@ 0x21
 80048a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	2240      	movs	r2, #64	@ 0x40
 80048a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	2200      	movs	r2, #0
 80048b0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	6a3a      	ldr	r2, [r7, #32]
 80048b6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80048bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048c2:	b29a      	uxth	r2, r3
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	4a4d      	ldr	r2, [pc, #308]	@ (8004a00 <HAL_I2C_Mem_Write+0x1f0>)
 80048cc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80048ce:	88f8      	ldrh	r0, [r7, #6]
 80048d0:	893a      	ldrh	r2, [r7, #8]
 80048d2:	8979      	ldrh	r1, [r7, #10]
 80048d4:	697b      	ldr	r3, [r7, #20]
 80048d6:	9301      	str	r3, [sp, #4]
 80048d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048da:	9300      	str	r3, [sp, #0]
 80048dc:	4603      	mov	r3, r0
 80048de:	68f8      	ldr	r0, [r7, #12]
 80048e0:	f000 f9e0 	bl	8004ca4 <I2C_RequestMemoryWrite>
 80048e4:	4603      	mov	r3, r0
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d052      	beq.n	8004990 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80048ea:	2301      	movs	r3, #1
 80048ec:	e081      	b.n	80049f2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80048ee:	697a      	ldr	r2, [r7, #20]
 80048f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80048f2:	68f8      	ldr	r0, [r7, #12]
 80048f4:	f000 fb86 	bl	8005004 <I2C_WaitOnTXEFlagUntilTimeout>
 80048f8:	4603      	mov	r3, r0
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d00d      	beq.n	800491a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004902:	2b04      	cmp	r3, #4
 8004904:	d107      	bne.n	8004916 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	681a      	ldr	r2, [r3, #0]
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004914:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004916:	2301      	movs	r3, #1
 8004918:	e06b      	b.n	80049f2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800491e:	781a      	ldrb	r2, [r3, #0]
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800492a:	1c5a      	adds	r2, r3, #1
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004934:	3b01      	subs	r3, #1
 8004936:	b29a      	uxth	r2, r3
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004940:	b29b      	uxth	r3, r3
 8004942:	3b01      	subs	r3, #1
 8004944:	b29a      	uxth	r2, r3
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	695b      	ldr	r3, [r3, #20]
 8004950:	f003 0304 	and.w	r3, r3, #4
 8004954:	2b04      	cmp	r3, #4
 8004956:	d11b      	bne.n	8004990 <HAL_I2C_Mem_Write+0x180>
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800495c:	2b00      	cmp	r3, #0
 800495e:	d017      	beq.n	8004990 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004964:	781a      	ldrb	r2, [r3, #0]
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004970:	1c5a      	adds	r2, r3, #1
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800497a:	3b01      	subs	r3, #1
 800497c:	b29a      	uxth	r2, r3
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004986:	b29b      	uxth	r3, r3
 8004988:	3b01      	subs	r3, #1
 800498a:	b29a      	uxth	r2, r3
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004994:	2b00      	cmp	r3, #0
 8004996:	d1aa      	bne.n	80048ee <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004998:	697a      	ldr	r2, [r7, #20]
 800499a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800499c:	68f8      	ldr	r0, [r7, #12]
 800499e:	f000 fb79 	bl	8005094 <I2C_WaitOnBTFFlagUntilTimeout>
 80049a2:	4603      	mov	r3, r0
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d00d      	beq.n	80049c4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ac:	2b04      	cmp	r3, #4
 80049ae:	d107      	bne.n	80049c0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	681a      	ldr	r2, [r3, #0]
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049be:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80049c0:	2301      	movs	r3, #1
 80049c2:	e016      	b.n	80049f2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	2220      	movs	r2, #32
 80049d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	2200      	movs	r2, #0
 80049e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	2200      	movs	r2, #0
 80049e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80049ec:	2300      	movs	r3, #0
 80049ee:	e000      	b.n	80049f2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80049f0:	2302      	movs	r3, #2
  }
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3718      	adds	r7, #24
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}
 80049fa:	bf00      	nop
 80049fc:	00100002 	.word	0x00100002
 8004a00:	ffff0000 	.word	0xffff0000

08004a04 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b088      	sub	sp, #32
 8004a08:	af02      	add	r7, sp, #8
 8004a0a:	60f8      	str	r0, [r7, #12]
 8004a0c:	607a      	str	r2, [r7, #4]
 8004a0e:	603b      	str	r3, [r7, #0]
 8004a10:	460b      	mov	r3, r1
 8004a12:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a18:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	2b08      	cmp	r3, #8
 8004a1e:	d006      	beq.n	8004a2e <I2C_MasterRequestWrite+0x2a>
 8004a20:	697b      	ldr	r3, [r7, #20]
 8004a22:	2b01      	cmp	r3, #1
 8004a24:	d003      	beq.n	8004a2e <I2C_MasterRequestWrite+0x2a>
 8004a26:	697b      	ldr	r3, [r7, #20]
 8004a28:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004a2c:	d108      	bne.n	8004a40 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	681a      	ldr	r2, [r3, #0]
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a3c:	601a      	str	r2, [r3, #0]
 8004a3e:	e00b      	b.n	8004a58 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a44:	2b12      	cmp	r3, #18
 8004a46:	d107      	bne.n	8004a58 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	681a      	ldr	r2, [r3, #0]
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a56:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	9300      	str	r3, [sp, #0]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2200      	movs	r2, #0
 8004a60:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004a64:	68f8      	ldr	r0, [r7, #12]
 8004a66:	f000 f9b3 	bl	8004dd0 <I2C_WaitOnFlagUntilTimeout>
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d00d      	beq.n	8004a8c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a7a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a7e:	d103      	bne.n	8004a88 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004a86:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004a88:	2303      	movs	r3, #3
 8004a8a:	e035      	b.n	8004af8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	691b      	ldr	r3, [r3, #16]
 8004a90:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004a94:	d108      	bne.n	8004aa8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004a96:	897b      	ldrh	r3, [r7, #10]
 8004a98:	b2db      	uxtb	r3, r3
 8004a9a:	461a      	mov	r2, r3
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004aa4:	611a      	str	r2, [r3, #16]
 8004aa6:	e01b      	b.n	8004ae0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004aa8:	897b      	ldrh	r3, [r7, #10]
 8004aaa:	11db      	asrs	r3, r3, #7
 8004aac:	b2db      	uxtb	r3, r3
 8004aae:	f003 0306 	and.w	r3, r3, #6
 8004ab2:	b2db      	uxtb	r3, r3
 8004ab4:	f063 030f 	orn	r3, r3, #15
 8004ab8:	b2da      	uxtb	r2, r3
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	687a      	ldr	r2, [r7, #4]
 8004ac4:	490e      	ldr	r1, [pc, #56]	@ (8004b00 <I2C_MasterRequestWrite+0xfc>)
 8004ac6:	68f8      	ldr	r0, [r7, #12]
 8004ac8:	f000 f9fc 	bl	8004ec4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004acc:	4603      	mov	r3, r0
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d001      	beq.n	8004ad6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	e010      	b.n	8004af8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004ad6:	897b      	ldrh	r3, [r7, #10]
 8004ad8:	b2da      	uxtb	r2, r3
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	687a      	ldr	r2, [r7, #4]
 8004ae4:	4907      	ldr	r1, [pc, #28]	@ (8004b04 <I2C_MasterRequestWrite+0x100>)
 8004ae6:	68f8      	ldr	r0, [r7, #12]
 8004ae8:	f000 f9ec 	bl	8004ec4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004aec:	4603      	mov	r3, r0
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d001      	beq.n	8004af6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004af2:	2301      	movs	r3, #1
 8004af4:	e000      	b.n	8004af8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004af6:	2300      	movs	r3, #0
}
 8004af8:	4618      	mov	r0, r3
 8004afa:	3718      	adds	r7, #24
 8004afc:	46bd      	mov	sp, r7
 8004afe:	bd80      	pop	{r7, pc}
 8004b00:	00010008 	.word	0x00010008
 8004b04:	00010002 	.word	0x00010002

08004b08 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b088      	sub	sp, #32
 8004b0c:	af02      	add	r7, sp, #8
 8004b0e:	60f8      	str	r0, [r7, #12]
 8004b10:	607a      	str	r2, [r7, #4]
 8004b12:	603b      	str	r3, [r7, #0]
 8004b14:	460b      	mov	r3, r1
 8004b16:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b1c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	681a      	ldr	r2, [r3, #0]
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004b2c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004b2e:	697b      	ldr	r3, [r7, #20]
 8004b30:	2b08      	cmp	r3, #8
 8004b32:	d006      	beq.n	8004b42 <I2C_MasterRequestRead+0x3a>
 8004b34:	697b      	ldr	r3, [r7, #20]
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d003      	beq.n	8004b42 <I2C_MasterRequestRead+0x3a>
 8004b3a:	697b      	ldr	r3, [r7, #20]
 8004b3c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004b40:	d108      	bne.n	8004b54 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	681a      	ldr	r2, [r3, #0]
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004b50:	601a      	str	r2, [r3, #0]
 8004b52:	e00b      	b.n	8004b6c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b58:	2b11      	cmp	r3, #17
 8004b5a:	d107      	bne.n	8004b6c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	681a      	ldr	r2, [r3, #0]
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004b6a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	9300      	str	r3, [sp, #0]
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2200      	movs	r2, #0
 8004b74:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004b78:	68f8      	ldr	r0, [r7, #12]
 8004b7a:	f000 f929 	bl	8004dd0 <I2C_WaitOnFlagUntilTimeout>
 8004b7e:	4603      	mov	r3, r0
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d00d      	beq.n	8004ba0 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b92:	d103      	bne.n	8004b9c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004b9a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004b9c:	2303      	movs	r3, #3
 8004b9e:	e079      	b.n	8004c94 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	691b      	ldr	r3, [r3, #16]
 8004ba4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004ba8:	d108      	bne.n	8004bbc <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004baa:	897b      	ldrh	r3, [r7, #10]
 8004bac:	b2db      	uxtb	r3, r3
 8004bae:	f043 0301 	orr.w	r3, r3, #1
 8004bb2:	b2da      	uxtb	r2, r3
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	611a      	str	r2, [r3, #16]
 8004bba:	e05f      	b.n	8004c7c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004bbc:	897b      	ldrh	r3, [r7, #10]
 8004bbe:	11db      	asrs	r3, r3, #7
 8004bc0:	b2db      	uxtb	r3, r3
 8004bc2:	f003 0306 	and.w	r3, r3, #6
 8004bc6:	b2db      	uxtb	r3, r3
 8004bc8:	f063 030f 	orn	r3, r3, #15
 8004bcc:	b2da      	uxtb	r2, r3
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	687a      	ldr	r2, [r7, #4]
 8004bd8:	4930      	ldr	r1, [pc, #192]	@ (8004c9c <I2C_MasterRequestRead+0x194>)
 8004bda:	68f8      	ldr	r0, [r7, #12]
 8004bdc:	f000 f972 	bl	8004ec4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004be0:	4603      	mov	r3, r0
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d001      	beq.n	8004bea <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8004be6:	2301      	movs	r3, #1
 8004be8:	e054      	b.n	8004c94 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004bea:	897b      	ldrh	r3, [r7, #10]
 8004bec:	b2da      	uxtb	r2, r3
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	687a      	ldr	r2, [r7, #4]
 8004bf8:	4929      	ldr	r1, [pc, #164]	@ (8004ca0 <I2C_MasterRequestRead+0x198>)
 8004bfa:	68f8      	ldr	r0, [r7, #12]
 8004bfc:	f000 f962 	bl	8004ec4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c00:	4603      	mov	r3, r0
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d001      	beq.n	8004c0a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8004c06:	2301      	movs	r3, #1
 8004c08:	e044      	b.n	8004c94 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	613b      	str	r3, [r7, #16]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	695b      	ldr	r3, [r3, #20]
 8004c14:	613b      	str	r3, [r7, #16]
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	699b      	ldr	r3, [r3, #24]
 8004c1c:	613b      	str	r3, [r7, #16]
 8004c1e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681a      	ldr	r2, [r3, #0]
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c2e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	9300      	str	r3, [sp, #0]
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2200      	movs	r2, #0
 8004c38:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004c3c:	68f8      	ldr	r0, [r7, #12]
 8004c3e:	f000 f8c7 	bl	8004dd0 <I2C_WaitOnFlagUntilTimeout>
 8004c42:	4603      	mov	r3, r0
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d00d      	beq.n	8004c64 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c56:	d103      	bne.n	8004c60 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c5e:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8004c60:	2303      	movs	r3, #3
 8004c62:	e017      	b.n	8004c94 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004c64:	897b      	ldrh	r3, [r7, #10]
 8004c66:	11db      	asrs	r3, r3, #7
 8004c68:	b2db      	uxtb	r3, r3
 8004c6a:	f003 0306 	and.w	r3, r3, #6
 8004c6e:	b2db      	uxtb	r3, r3
 8004c70:	f063 030e 	orn	r3, r3, #14
 8004c74:	b2da      	uxtb	r2, r3
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	687a      	ldr	r2, [r7, #4]
 8004c80:	4907      	ldr	r1, [pc, #28]	@ (8004ca0 <I2C_MasterRequestRead+0x198>)
 8004c82:	68f8      	ldr	r0, [r7, #12]
 8004c84:	f000 f91e 	bl	8004ec4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c88:	4603      	mov	r3, r0
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d001      	beq.n	8004c92 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	e000      	b.n	8004c94 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8004c92:	2300      	movs	r3, #0
}
 8004c94:	4618      	mov	r0, r3
 8004c96:	3718      	adds	r7, #24
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	bd80      	pop	{r7, pc}
 8004c9c:	00010008 	.word	0x00010008
 8004ca0:	00010002 	.word	0x00010002

08004ca4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b088      	sub	sp, #32
 8004ca8:	af02      	add	r7, sp, #8
 8004caa:	60f8      	str	r0, [r7, #12]
 8004cac:	4608      	mov	r0, r1
 8004cae:	4611      	mov	r1, r2
 8004cb0:	461a      	mov	r2, r3
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	817b      	strh	r3, [r7, #10]
 8004cb6:	460b      	mov	r3, r1
 8004cb8:	813b      	strh	r3, [r7, #8]
 8004cba:	4613      	mov	r3, r2
 8004cbc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	681a      	ldr	r2, [r3, #0]
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004ccc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cd0:	9300      	str	r3, [sp, #0]
 8004cd2:	6a3b      	ldr	r3, [r7, #32]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004cda:	68f8      	ldr	r0, [r7, #12]
 8004cdc:	f000 f878 	bl	8004dd0 <I2C_WaitOnFlagUntilTimeout>
 8004ce0:	4603      	mov	r3, r0
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d00d      	beq.n	8004d02 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cf0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004cf4:	d103      	bne.n	8004cfe <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004cfc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004cfe:	2303      	movs	r3, #3
 8004d00:	e05f      	b.n	8004dc2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004d02:	897b      	ldrh	r3, [r7, #10]
 8004d04:	b2db      	uxtb	r3, r3
 8004d06:	461a      	mov	r2, r3
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004d10:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d14:	6a3a      	ldr	r2, [r7, #32]
 8004d16:	492d      	ldr	r1, [pc, #180]	@ (8004dcc <I2C_RequestMemoryWrite+0x128>)
 8004d18:	68f8      	ldr	r0, [r7, #12]
 8004d1a:	f000 f8d3 	bl	8004ec4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d1e:	4603      	mov	r3, r0
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d001      	beq.n	8004d28 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004d24:	2301      	movs	r3, #1
 8004d26:	e04c      	b.n	8004dc2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d28:	2300      	movs	r3, #0
 8004d2a:	617b      	str	r3, [r7, #20]
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	695b      	ldr	r3, [r3, #20]
 8004d32:	617b      	str	r3, [r7, #20]
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	699b      	ldr	r3, [r3, #24]
 8004d3a:	617b      	str	r3, [r7, #20]
 8004d3c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d40:	6a39      	ldr	r1, [r7, #32]
 8004d42:	68f8      	ldr	r0, [r7, #12]
 8004d44:	f000 f95e 	bl	8005004 <I2C_WaitOnTXEFlagUntilTimeout>
 8004d48:	4603      	mov	r3, r0
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d00d      	beq.n	8004d6a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d52:	2b04      	cmp	r3, #4
 8004d54:	d107      	bne.n	8004d66 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	681a      	ldr	r2, [r3, #0]
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d64:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004d66:	2301      	movs	r3, #1
 8004d68:	e02b      	b.n	8004dc2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004d6a:	88fb      	ldrh	r3, [r7, #6]
 8004d6c:	2b01      	cmp	r3, #1
 8004d6e:	d105      	bne.n	8004d7c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004d70:	893b      	ldrh	r3, [r7, #8]
 8004d72:	b2da      	uxtb	r2, r3
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	611a      	str	r2, [r3, #16]
 8004d7a:	e021      	b.n	8004dc0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004d7c:	893b      	ldrh	r3, [r7, #8]
 8004d7e:	0a1b      	lsrs	r3, r3, #8
 8004d80:	b29b      	uxth	r3, r3
 8004d82:	b2da      	uxtb	r2, r3
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d8c:	6a39      	ldr	r1, [r7, #32]
 8004d8e:	68f8      	ldr	r0, [r7, #12]
 8004d90:	f000 f938 	bl	8005004 <I2C_WaitOnTXEFlagUntilTimeout>
 8004d94:	4603      	mov	r3, r0
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d00d      	beq.n	8004db6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d9e:	2b04      	cmp	r3, #4
 8004da0:	d107      	bne.n	8004db2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	681a      	ldr	r2, [r3, #0]
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004db0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004db2:	2301      	movs	r3, #1
 8004db4:	e005      	b.n	8004dc2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004db6:	893b      	ldrh	r3, [r7, #8]
 8004db8:	b2da      	uxtb	r2, r3
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004dc0:	2300      	movs	r3, #0
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	3718      	adds	r7, #24
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}
 8004dca:	bf00      	nop
 8004dcc:	00010002 	.word	0x00010002

08004dd0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b084      	sub	sp, #16
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	60f8      	str	r0, [r7, #12]
 8004dd8:	60b9      	str	r1, [r7, #8]
 8004dda:	603b      	str	r3, [r7, #0]
 8004ddc:	4613      	mov	r3, r2
 8004dde:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004de0:	e048      	b.n	8004e74 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004de8:	d044      	beq.n	8004e74 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dea:	f7fe fdbb 	bl	8003964 <HAL_GetTick>
 8004dee:	4602      	mov	r2, r0
 8004df0:	69bb      	ldr	r3, [r7, #24]
 8004df2:	1ad3      	subs	r3, r2, r3
 8004df4:	683a      	ldr	r2, [r7, #0]
 8004df6:	429a      	cmp	r2, r3
 8004df8:	d302      	bcc.n	8004e00 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d139      	bne.n	8004e74 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004e00:	68bb      	ldr	r3, [r7, #8]
 8004e02:	0c1b      	lsrs	r3, r3, #16
 8004e04:	b2db      	uxtb	r3, r3
 8004e06:	2b01      	cmp	r3, #1
 8004e08:	d10d      	bne.n	8004e26 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	695b      	ldr	r3, [r3, #20]
 8004e10:	43da      	mvns	r2, r3
 8004e12:	68bb      	ldr	r3, [r7, #8]
 8004e14:	4013      	ands	r3, r2
 8004e16:	b29b      	uxth	r3, r3
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	bf0c      	ite	eq
 8004e1c:	2301      	moveq	r3, #1
 8004e1e:	2300      	movne	r3, #0
 8004e20:	b2db      	uxtb	r3, r3
 8004e22:	461a      	mov	r2, r3
 8004e24:	e00c      	b.n	8004e40 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	699b      	ldr	r3, [r3, #24]
 8004e2c:	43da      	mvns	r2, r3
 8004e2e:	68bb      	ldr	r3, [r7, #8]
 8004e30:	4013      	ands	r3, r2
 8004e32:	b29b      	uxth	r3, r3
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	bf0c      	ite	eq
 8004e38:	2301      	moveq	r3, #1
 8004e3a:	2300      	movne	r3, #0
 8004e3c:	b2db      	uxtb	r3, r3
 8004e3e:	461a      	mov	r2, r3
 8004e40:	79fb      	ldrb	r3, [r7, #7]
 8004e42:	429a      	cmp	r2, r3
 8004e44:	d116      	bne.n	8004e74 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2220      	movs	r2, #32
 8004e50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	2200      	movs	r2, #0
 8004e58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e60:	f043 0220 	orr.w	r2, r3, #32
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004e70:	2301      	movs	r3, #1
 8004e72:	e023      	b.n	8004ebc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	0c1b      	lsrs	r3, r3, #16
 8004e78:	b2db      	uxtb	r3, r3
 8004e7a:	2b01      	cmp	r3, #1
 8004e7c:	d10d      	bne.n	8004e9a <I2C_WaitOnFlagUntilTimeout+0xca>
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	695b      	ldr	r3, [r3, #20]
 8004e84:	43da      	mvns	r2, r3
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	4013      	ands	r3, r2
 8004e8a:	b29b      	uxth	r3, r3
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	bf0c      	ite	eq
 8004e90:	2301      	moveq	r3, #1
 8004e92:	2300      	movne	r3, #0
 8004e94:	b2db      	uxtb	r3, r3
 8004e96:	461a      	mov	r2, r3
 8004e98:	e00c      	b.n	8004eb4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	699b      	ldr	r3, [r3, #24]
 8004ea0:	43da      	mvns	r2, r3
 8004ea2:	68bb      	ldr	r3, [r7, #8]
 8004ea4:	4013      	ands	r3, r2
 8004ea6:	b29b      	uxth	r3, r3
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	bf0c      	ite	eq
 8004eac:	2301      	moveq	r3, #1
 8004eae:	2300      	movne	r3, #0
 8004eb0:	b2db      	uxtb	r3, r3
 8004eb2:	461a      	mov	r2, r3
 8004eb4:	79fb      	ldrb	r3, [r7, #7]
 8004eb6:	429a      	cmp	r2, r3
 8004eb8:	d093      	beq.n	8004de2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004eba:	2300      	movs	r3, #0
}
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	3710      	adds	r7, #16
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}

08004ec4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b084      	sub	sp, #16
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	60f8      	str	r0, [r7, #12]
 8004ecc:	60b9      	str	r1, [r7, #8]
 8004ece:	607a      	str	r2, [r7, #4]
 8004ed0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004ed2:	e071      	b.n	8004fb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	695b      	ldr	r3, [r3, #20]
 8004eda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ede:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ee2:	d123      	bne.n	8004f2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	681a      	ldr	r2, [r3, #0]
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ef2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004efc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	2200      	movs	r2, #0
 8004f02:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	2220      	movs	r2, #32
 8004f08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	2200      	movs	r2, #0
 8004f10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f18:	f043 0204 	orr.w	r2, r3, #4
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	2200      	movs	r2, #0
 8004f24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004f28:	2301      	movs	r3, #1
 8004f2a:	e067      	b.n	8004ffc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f32:	d041      	beq.n	8004fb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f34:	f7fe fd16 	bl	8003964 <HAL_GetTick>
 8004f38:	4602      	mov	r2, r0
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	1ad3      	subs	r3, r2, r3
 8004f3e:	687a      	ldr	r2, [r7, #4]
 8004f40:	429a      	cmp	r2, r3
 8004f42:	d302      	bcc.n	8004f4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d136      	bne.n	8004fb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004f4a:	68bb      	ldr	r3, [r7, #8]
 8004f4c:	0c1b      	lsrs	r3, r3, #16
 8004f4e:	b2db      	uxtb	r3, r3
 8004f50:	2b01      	cmp	r3, #1
 8004f52:	d10c      	bne.n	8004f6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	695b      	ldr	r3, [r3, #20]
 8004f5a:	43da      	mvns	r2, r3
 8004f5c:	68bb      	ldr	r3, [r7, #8]
 8004f5e:	4013      	ands	r3, r2
 8004f60:	b29b      	uxth	r3, r3
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	bf14      	ite	ne
 8004f66:	2301      	movne	r3, #1
 8004f68:	2300      	moveq	r3, #0
 8004f6a:	b2db      	uxtb	r3, r3
 8004f6c:	e00b      	b.n	8004f86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	699b      	ldr	r3, [r3, #24]
 8004f74:	43da      	mvns	r2, r3
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	4013      	ands	r3, r2
 8004f7a:	b29b      	uxth	r3, r3
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	bf14      	ite	ne
 8004f80:	2301      	movne	r3, #1
 8004f82:	2300      	moveq	r3, #0
 8004f84:	b2db      	uxtb	r3, r3
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d016      	beq.n	8004fb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2220      	movs	r2, #32
 8004f94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fa4:	f043 0220 	orr.w	r2, r3, #32
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	2200      	movs	r2, #0
 8004fb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	e021      	b.n	8004ffc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	0c1b      	lsrs	r3, r3, #16
 8004fbc:	b2db      	uxtb	r3, r3
 8004fbe:	2b01      	cmp	r3, #1
 8004fc0:	d10c      	bne.n	8004fdc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	695b      	ldr	r3, [r3, #20]
 8004fc8:	43da      	mvns	r2, r3
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	4013      	ands	r3, r2
 8004fce:	b29b      	uxth	r3, r3
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	bf14      	ite	ne
 8004fd4:	2301      	movne	r3, #1
 8004fd6:	2300      	moveq	r3, #0
 8004fd8:	b2db      	uxtb	r3, r3
 8004fda:	e00b      	b.n	8004ff4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	699b      	ldr	r3, [r3, #24]
 8004fe2:	43da      	mvns	r2, r3
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	4013      	ands	r3, r2
 8004fe8:	b29b      	uxth	r3, r3
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	bf14      	ite	ne
 8004fee:	2301      	movne	r3, #1
 8004ff0:	2300      	moveq	r3, #0
 8004ff2:	b2db      	uxtb	r3, r3
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	f47f af6d 	bne.w	8004ed4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004ffa:	2300      	movs	r3, #0
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	3710      	adds	r7, #16
 8005000:	46bd      	mov	sp, r7
 8005002:	bd80      	pop	{r7, pc}

08005004 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b084      	sub	sp, #16
 8005008:	af00      	add	r7, sp, #0
 800500a:	60f8      	str	r0, [r7, #12]
 800500c:	60b9      	str	r1, [r7, #8]
 800500e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005010:	e034      	b.n	800507c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005012:	68f8      	ldr	r0, [r7, #12]
 8005014:	f000 f8e3 	bl	80051de <I2C_IsAcknowledgeFailed>
 8005018:	4603      	mov	r3, r0
 800501a:	2b00      	cmp	r3, #0
 800501c:	d001      	beq.n	8005022 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800501e:	2301      	movs	r3, #1
 8005020:	e034      	b.n	800508c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005022:	68bb      	ldr	r3, [r7, #8]
 8005024:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005028:	d028      	beq.n	800507c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800502a:	f7fe fc9b 	bl	8003964 <HAL_GetTick>
 800502e:	4602      	mov	r2, r0
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	1ad3      	subs	r3, r2, r3
 8005034:	68ba      	ldr	r2, [r7, #8]
 8005036:	429a      	cmp	r2, r3
 8005038:	d302      	bcc.n	8005040 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	2b00      	cmp	r3, #0
 800503e:	d11d      	bne.n	800507c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	695b      	ldr	r3, [r3, #20]
 8005046:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800504a:	2b80      	cmp	r3, #128	@ 0x80
 800504c:	d016      	beq.n	800507c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	2200      	movs	r2, #0
 8005052:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2220      	movs	r2, #32
 8005058:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	2200      	movs	r2, #0
 8005060:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005068:	f043 0220 	orr.w	r2, r3, #32
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	2200      	movs	r2, #0
 8005074:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005078:	2301      	movs	r3, #1
 800507a:	e007      	b.n	800508c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	695b      	ldr	r3, [r3, #20]
 8005082:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005086:	2b80      	cmp	r3, #128	@ 0x80
 8005088:	d1c3      	bne.n	8005012 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800508a:	2300      	movs	r3, #0
}
 800508c:	4618      	mov	r0, r3
 800508e:	3710      	adds	r7, #16
 8005090:	46bd      	mov	sp, r7
 8005092:	bd80      	pop	{r7, pc}

08005094 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b084      	sub	sp, #16
 8005098:	af00      	add	r7, sp, #0
 800509a:	60f8      	str	r0, [r7, #12]
 800509c:	60b9      	str	r1, [r7, #8]
 800509e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80050a0:	e034      	b.n	800510c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80050a2:	68f8      	ldr	r0, [r7, #12]
 80050a4:	f000 f89b 	bl	80051de <I2C_IsAcknowledgeFailed>
 80050a8:	4603      	mov	r3, r0
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d001      	beq.n	80050b2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80050ae:	2301      	movs	r3, #1
 80050b0:	e034      	b.n	800511c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050b2:	68bb      	ldr	r3, [r7, #8]
 80050b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050b8:	d028      	beq.n	800510c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050ba:	f7fe fc53 	bl	8003964 <HAL_GetTick>
 80050be:	4602      	mov	r2, r0
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	1ad3      	subs	r3, r2, r3
 80050c4:	68ba      	ldr	r2, [r7, #8]
 80050c6:	429a      	cmp	r2, r3
 80050c8:	d302      	bcc.n	80050d0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d11d      	bne.n	800510c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	695b      	ldr	r3, [r3, #20]
 80050d6:	f003 0304 	and.w	r3, r3, #4
 80050da:	2b04      	cmp	r3, #4
 80050dc:	d016      	beq.n	800510c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	2200      	movs	r2, #0
 80050e2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2220      	movs	r2, #32
 80050e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	2200      	movs	r2, #0
 80050f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050f8:	f043 0220 	orr.w	r2, r3, #32
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	2200      	movs	r2, #0
 8005104:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005108:	2301      	movs	r3, #1
 800510a:	e007      	b.n	800511c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	695b      	ldr	r3, [r3, #20]
 8005112:	f003 0304 	and.w	r3, r3, #4
 8005116:	2b04      	cmp	r3, #4
 8005118:	d1c3      	bne.n	80050a2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800511a:	2300      	movs	r3, #0
}
 800511c:	4618      	mov	r0, r3
 800511e:	3710      	adds	r7, #16
 8005120:	46bd      	mov	sp, r7
 8005122:	bd80      	pop	{r7, pc}

08005124 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b084      	sub	sp, #16
 8005128:	af00      	add	r7, sp, #0
 800512a:	60f8      	str	r0, [r7, #12]
 800512c:	60b9      	str	r1, [r7, #8]
 800512e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005130:	e049      	b.n	80051c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	695b      	ldr	r3, [r3, #20]
 8005138:	f003 0310 	and.w	r3, r3, #16
 800513c:	2b10      	cmp	r3, #16
 800513e:	d119      	bne.n	8005174 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f06f 0210 	mvn.w	r2, #16
 8005148:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	2200      	movs	r2, #0
 800514e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	2220      	movs	r2, #32
 8005154:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	2200      	movs	r2, #0
 800515c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	2200      	movs	r2, #0
 800516c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005170:	2301      	movs	r3, #1
 8005172:	e030      	b.n	80051d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005174:	f7fe fbf6 	bl	8003964 <HAL_GetTick>
 8005178:	4602      	mov	r2, r0
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	1ad3      	subs	r3, r2, r3
 800517e:	68ba      	ldr	r2, [r7, #8]
 8005180:	429a      	cmp	r2, r3
 8005182:	d302      	bcc.n	800518a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d11d      	bne.n	80051c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	695b      	ldr	r3, [r3, #20]
 8005190:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005194:	2b40      	cmp	r3, #64	@ 0x40
 8005196:	d016      	beq.n	80051c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	2200      	movs	r2, #0
 800519c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2220      	movs	r2, #32
 80051a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	2200      	movs	r2, #0
 80051aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051b2:	f043 0220 	orr.w	r2, r3, #32
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2200      	movs	r2, #0
 80051be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80051c2:	2301      	movs	r3, #1
 80051c4:	e007      	b.n	80051d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	695b      	ldr	r3, [r3, #20]
 80051cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051d0:	2b40      	cmp	r3, #64	@ 0x40
 80051d2:	d1ae      	bne.n	8005132 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80051d4:	2300      	movs	r3, #0
}
 80051d6:	4618      	mov	r0, r3
 80051d8:	3710      	adds	r7, #16
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd80      	pop	{r7, pc}

080051de <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80051de:	b480      	push	{r7}
 80051e0:	b083      	sub	sp, #12
 80051e2:	af00      	add	r7, sp, #0
 80051e4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	695b      	ldr	r3, [r3, #20]
 80051ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051f4:	d11b      	bne.n	800522e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80051fe:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2200      	movs	r2, #0
 8005204:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2220      	movs	r2, #32
 800520a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2200      	movs	r2, #0
 8005212:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800521a:	f043 0204 	orr.w	r2, r3, #4
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2200      	movs	r2, #0
 8005226:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800522a:	2301      	movs	r3, #1
 800522c:	e000      	b.n	8005230 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800522e:	2300      	movs	r3, #0
}
 8005230:	4618      	mov	r0, r3
 8005232:	370c      	adds	r7, #12
 8005234:	46bd      	mov	sp, r7
 8005236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523a:	4770      	bx	lr

0800523c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b086      	sub	sp, #24
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d101      	bne.n	800524e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800524a:	2301      	movs	r3, #1
 800524c:	e267      	b.n	800571e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f003 0301 	and.w	r3, r3, #1
 8005256:	2b00      	cmp	r3, #0
 8005258:	d075      	beq.n	8005346 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800525a:	4b88      	ldr	r3, [pc, #544]	@ (800547c <HAL_RCC_OscConfig+0x240>)
 800525c:	689b      	ldr	r3, [r3, #8]
 800525e:	f003 030c 	and.w	r3, r3, #12
 8005262:	2b04      	cmp	r3, #4
 8005264:	d00c      	beq.n	8005280 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005266:	4b85      	ldr	r3, [pc, #532]	@ (800547c <HAL_RCC_OscConfig+0x240>)
 8005268:	689b      	ldr	r3, [r3, #8]
 800526a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800526e:	2b08      	cmp	r3, #8
 8005270:	d112      	bne.n	8005298 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005272:	4b82      	ldr	r3, [pc, #520]	@ (800547c <HAL_RCC_OscConfig+0x240>)
 8005274:	685b      	ldr	r3, [r3, #4]
 8005276:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800527a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800527e:	d10b      	bne.n	8005298 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005280:	4b7e      	ldr	r3, [pc, #504]	@ (800547c <HAL_RCC_OscConfig+0x240>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005288:	2b00      	cmp	r3, #0
 800528a:	d05b      	beq.n	8005344 <HAL_RCC_OscConfig+0x108>
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	685b      	ldr	r3, [r3, #4]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d157      	bne.n	8005344 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005294:	2301      	movs	r3, #1
 8005296:	e242      	b.n	800571e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	685b      	ldr	r3, [r3, #4]
 800529c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052a0:	d106      	bne.n	80052b0 <HAL_RCC_OscConfig+0x74>
 80052a2:	4b76      	ldr	r3, [pc, #472]	@ (800547c <HAL_RCC_OscConfig+0x240>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4a75      	ldr	r2, [pc, #468]	@ (800547c <HAL_RCC_OscConfig+0x240>)
 80052a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052ac:	6013      	str	r3, [r2, #0]
 80052ae:	e01d      	b.n	80052ec <HAL_RCC_OscConfig+0xb0>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	685b      	ldr	r3, [r3, #4]
 80052b4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80052b8:	d10c      	bne.n	80052d4 <HAL_RCC_OscConfig+0x98>
 80052ba:	4b70      	ldr	r3, [pc, #448]	@ (800547c <HAL_RCC_OscConfig+0x240>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4a6f      	ldr	r2, [pc, #444]	@ (800547c <HAL_RCC_OscConfig+0x240>)
 80052c0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80052c4:	6013      	str	r3, [r2, #0]
 80052c6:	4b6d      	ldr	r3, [pc, #436]	@ (800547c <HAL_RCC_OscConfig+0x240>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	4a6c      	ldr	r2, [pc, #432]	@ (800547c <HAL_RCC_OscConfig+0x240>)
 80052cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052d0:	6013      	str	r3, [r2, #0]
 80052d2:	e00b      	b.n	80052ec <HAL_RCC_OscConfig+0xb0>
 80052d4:	4b69      	ldr	r3, [pc, #420]	@ (800547c <HAL_RCC_OscConfig+0x240>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a68      	ldr	r2, [pc, #416]	@ (800547c <HAL_RCC_OscConfig+0x240>)
 80052da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80052de:	6013      	str	r3, [r2, #0]
 80052e0:	4b66      	ldr	r3, [pc, #408]	@ (800547c <HAL_RCC_OscConfig+0x240>)
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	4a65      	ldr	r2, [pc, #404]	@ (800547c <HAL_RCC_OscConfig+0x240>)
 80052e6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80052ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	685b      	ldr	r3, [r3, #4]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d013      	beq.n	800531c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052f4:	f7fe fb36 	bl	8003964 <HAL_GetTick>
 80052f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052fa:	e008      	b.n	800530e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80052fc:	f7fe fb32 	bl	8003964 <HAL_GetTick>
 8005300:	4602      	mov	r2, r0
 8005302:	693b      	ldr	r3, [r7, #16]
 8005304:	1ad3      	subs	r3, r2, r3
 8005306:	2b64      	cmp	r3, #100	@ 0x64
 8005308:	d901      	bls.n	800530e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800530a:	2303      	movs	r3, #3
 800530c:	e207      	b.n	800571e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800530e:	4b5b      	ldr	r3, [pc, #364]	@ (800547c <HAL_RCC_OscConfig+0x240>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005316:	2b00      	cmp	r3, #0
 8005318:	d0f0      	beq.n	80052fc <HAL_RCC_OscConfig+0xc0>
 800531a:	e014      	b.n	8005346 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800531c:	f7fe fb22 	bl	8003964 <HAL_GetTick>
 8005320:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005322:	e008      	b.n	8005336 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005324:	f7fe fb1e 	bl	8003964 <HAL_GetTick>
 8005328:	4602      	mov	r2, r0
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	1ad3      	subs	r3, r2, r3
 800532e:	2b64      	cmp	r3, #100	@ 0x64
 8005330:	d901      	bls.n	8005336 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005332:	2303      	movs	r3, #3
 8005334:	e1f3      	b.n	800571e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005336:	4b51      	ldr	r3, [pc, #324]	@ (800547c <HAL_RCC_OscConfig+0x240>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800533e:	2b00      	cmp	r3, #0
 8005340:	d1f0      	bne.n	8005324 <HAL_RCC_OscConfig+0xe8>
 8005342:	e000      	b.n	8005346 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005344:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f003 0302 	and.w	r3, r3, #2
 800534e:	2b00      	cmp	r3, #0
 8005350:	d063      	beq.n	800541a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005352:	4b4a      	ldr	r3, [pc, #296]	@ (800547c <HAL_RCC_OscConfig+0x240>)
 8005354:	689b      	ldr	r3, [r3, #8]
 8005356:	f003 030c 	and.w	r3, r3, #12
 800535a:	2b00      	cmp	r3, #0
 800535c:	d00b      	beq.n	8005376 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800535e:	4b47      	ldr	r3, [pc, #284]	@ (800547c <HAL_RCC_OscConfig+0x240>)
 8005360:	689b      	ldr	r3, [r3, #8]
 8005362:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005366:	2b08      	cmp	r3, #8
 8005368:	d11c      	bne.n	80053a4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800536a:	4b44      	ldr	r3, [pc, #272]	@ (800547c <HAL_RCC_OscConfig+0x240>)
 800536c:	685b      	ldr	r3, [r3, #4]
 800536e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005372:	2b00      	cmp	r3, #0
 8005374:	d116      	bne.n	80053a4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005376:	4b41      	ldr	r3, [pc, #260]	@ (800547c <HAL_RCC_OscConfig+0x240>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f003 0302 	and.w	r3, r3, #2
 800537e:	2b00      	cmp	r3, #0
 8005380:	d005      	beq.n	800538e <HAL_RCC_OscConfig+0x152>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	68db      	ldr	r3, [r3, #12]
 8005386:	2b01      	cmp	r3, #1
 8005388:	d001      	beq.n	800538e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800538a:	2301      	movs	r3, #1
 800538c:	e1c7      	b.n	800571e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800538e:	4b3b      	ldr	r3, [pc, #236]	@ (800547c <HAL_RCC_OscConfig+0x240>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	691b      	ldr	r3, [r3, #16]
 800539a:	00db      	lsls	r3, r3, #3
 800539c:	4937      	ldr	r1, [pc, #220]	@ (800547c <HAL_RCC_OscConfig+0x240>)
 800539e:	4313      	orrs	r3, r2
 80053a0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80053a2:	e03a      	b.n	800541a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	68db      	ldr	r3, [r3, #12]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d020      	beq.n	80053ee <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80053ac:	4b34      	ldr	r3, [pc, #208]	@ (8005480 <HAL_RCC_OscConfig+0x244>)
 80053ae:	2201      	movs	r2, #1
 80053b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053b2:	f7fe fad7 	bl	8003964 <HAL_GetTick>
 80053b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053b8:	e008      	b.n	80053cc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80053ba:	f7fe fad3 	bl	8003964 <HAL_GetTick>
 80053be:	4602      	mov	r2, r0
 80053c0:	693b      	ldr	r3, [r7, #16]
 80053c2:	1ad3      	subs	r3, r2, r3
 80053c4:	2b02      	cmp	r3, #2
 80053c6:	d901      	bls.n	80053cc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80053c8:	2303      	movs	r3, #3
 80053ca:	e1a8      	b.n	800571e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053cc:	4b2b      	ldr	r3, [pc, #172]	@ (800547c <HAL_RCC_OscConfig+0x240>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f003 0302 	and.w	r3, r3, #2
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d0f0      	beq.n	80053ba <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053d8:	4b28      	ldr	r3, [pc, #160]	@ (800547c <HAL_RCC_OscConfig+0x240>)
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	691b      	ldr	r3, [r3, #16]
 80053e4:	00db      	lsls	r3, r3, #3
 80053e6:	4925      	ldr	r1, [pc, #148]	@ (800547c <HAL_RCC_OscConfig+0x240>)
 80053e8:	4313      	orrs	r3, r2
 80053ea:	600b      	str	r3, [r1, #0]
 80053ec:	e015      	b.n	800541a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80053ee:	4b24      	ldr	r3, [pc, #144]	@ (8005480 <HAL_RCC_OscConfig+0x244>)
 80053f0:	2200      	movs	r2, #0
 80053f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053f4:	f7fe fab6 	bl	8003964 <HAL_GetTick>
 80053f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80053fa:	e008      	b.n	800540e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80053fc:	f7fe fab2 	bl	8003964 <HAL_GetTick>
 8005400:	4602      	mov	r2, r0
 8005402:	693b      	ldr	r3, [r7, #16]
 8005404:	1ad3      	subs	r3, r2, r3
 8005406:	2b02      	cmp	r3, #2
 8005408:	d901      	bls.n	800540e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800540a:	2303      	movs	r3, #3
 800540c:	e187      	b.n	800571e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800540e:	4b1b      	ldr	r3, [pc, #108]	@ (800547c <HAL_RCC_OscConfig+0x240>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f003 0302 	and.w	r3, r3, #2
 8005416:	2b00      	cmp	r3, #0
 8005418:	d1f0      	bne.n	80053fc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f003 0308 	and.w	r3, r3, #8
 8005422:	2b00      	cmp	r3, #0
 8005424:	d036      	beq.n	8005494 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	695b      	ldr	r3, [r3, #20]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d016      	beq.n	800545c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800542e:	4b15      	ldr	r3, [pc, #84]	@ (8005484 <HAL_RCC_OscConfig+0x248>)
 8005430:	2201      	movs	r2, #1
 8005432:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005434:	f7fe fa96 	bl	8003964 <HAL_GetTick>
 8005438:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800543a:	e008      	b.n	800544e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800543c:	f7fe fa92 	bl	8003964 <HAL_GetTick>
 8005440:	4602      	mov	r2, r0
 8005442:	693b      	ldr	r3, [r7, #16]
 8005444:	1ad3      	subs	r3, r2, r3
 8005446:	2b02      	cmp	r3, #2
 8005448:	d901      	bls.n	800544e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800544a:	2303      	movs	r3, #3
 800544c:	e167      	b.n	800571e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800544e:	4b0b      	ldr	r3, [pc, #44]	@ (800547c <HAL_RCC_OscConfig+0x240>)
 8005450:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005452:	f003 0302 	and.w	r3, r3, #2
 8005456:	2b00      	cmp	r3, #0
 8005458:	d0f0      	beq.n	800543c <HAL_RCC_OscConfig+0x200>
 800545a:	e01b      	b.n	8005494 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800545c:	4b09      	ldr	r3, [pc, #36]	@ (8005484 <HAL_RCC_OscConfig+0x248>)
 800545e:	2200      	movs	r2, #0
 8005460:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005462:	f7fe fa7f 	bl	8003964 <HAL_GetTick>
 8005466:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005468:	e00e      	b.n	8005488 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800546a:	f7fe fa7b 	bl	8003964 <HAL_GetTick>
 800546e:	4602      	mov	r2, r0
 8005470:	693b      	ldr	r3, [r7, #16]
 8005472:	1ad3      	subs	r3, r2, r3
 8005474:	2b02      	cmp	r3, #2
 8005476:	d907      	bls.n	8005488 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005478:	2303      	movs	r3, #3
 800547a:	e150      	b.n	800571e <HAL_RCC_OscConfig+0x4e2>
 800547c:	40023800 	.word	0x40023800
 8005480:	42470000 	.word	0x42470000
 8005484:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005488:	4b88      	ldr	r3, [pc, #544]	@ (80056ac <HAL_RCC_OscConfig+0x470>)
 800548a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800548c:	f003 0302 	and.w	r3, r3, #2
 8005490:	2b00      	cmp	r3, #0
 8005492:	d1ea      	bne.n	800546a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f003 0304 	and.w	r3, r3, #4
 800549c:	2b00      	cmp	r3, #0
 800549e:	f000 8097 	beq.w	80055d0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80054a2:	2300      	movs	r3, #0
 80054a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80054a6:	4b81      	ldr	r3, [pc, #516]	@ (80056ac <HAL_RCC_OscConfig+0x470>)
 80054a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d10f      	bne.n	80054d2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80054b2:	2300      	movs	r3, #0
 80054b4:	60bb      	str	r3, [r7, #8]
 80054b6:	4b7d      	ldr	r3, [pc, #500]	@ (80056ac <HAL_RCC_OscConfig+0x470>)
 80054b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054ba:	4a7c      	ldr	r2, [pc, #496]	@ (80056ac <HAL_RCC_OscConfig+0x470>)
 80054bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80054c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80054c2:	4b7a      	ldr	r3, [pc, #488]	@ (80056ac <HAL_RCC_OscConfig+0x470>)
 80054c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80054ca:	60bb      	str	r3, [r7, #8]
 80054cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80054ce:	2301      	movs	r3, #1
 80054d0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054d2:	4b77      	ldr	r3, [pc, #476]	@ (80056b0 <HAL_RCC_OscConfig+0x474>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d118      	bne.n	8005510 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80054de:	4b74      	ldr	r3, [pc, #464]	@ (80056b0 <HAL_RCC_OscConfig+0x474>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	4a73      	ldr	r2, [pc, #460]	@ (80056b0 <HAL_RCC_OscConfig+0x474>)
 80054e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80054e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80054ea:	f7fe fa3b 	bl	8003964 <HAL_GetTick>
 80054ee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054f0:	e008      	b.n	8005504 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80054f2:	f7fe fa37 	bl	8003964 <HAL_GetTick>
 80054f6:	4602      	mov	r2, r0
 80054f8:	693b      	ldr	r3, [r7, #16]
 80054fa:	1ad3      	subs	r3, r2, r3
 80054fc:	2b02      	cmp	r3, #2
 80054fe:	d901      	bls.n	8005504 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005500:	2303      	movs	r3, #3
 8005502:	e10c      	b.n	800571e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005504:	4b6a      	ldr	r3, [pc, #424]	@ (80056b0 <HAL_RCC_OscConfig+0x474>)
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800550c:	2b00      	cmp	r3, #0
 800550e:	d0f0      	beq.n	80054f2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	689b      	ldr	r3, [r3, #8]
 8005514:	2b01      	cmp	r3, #1
 8005516:	d106      	bne.n	8005526 <HAL_RCC_OscConfig+0x2ea>
 8005518:	4b64      	ldr	r3, [pc, #400]	@ (80056ac <HAL_RCC_OscConfig+0x470>)
 800551a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800551c:	4a63      	ldr	r2, [pc, #396]	@ (80056ac <HAL_RCC_OscConfig+0x470>)
 800551e:	f043 0301 	orr.w	r3, r3, #1
 8005522:	6713      	str	r3, [r2, #112]	@ 0x70
 8005524:	e01c      	b.n	8005560 <HAL_RCC_OscConfig+0x324>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	689b      	ldr	r3, [r3, #8]
 800552a:	2b05      	cmp	r3, #5
 800552c:	d10c      	bne.n	8005548 <HAL_RCC_OscConfig+0x30c>
 800552e:	4b5f      	ldr	r3, [pc, #380]	@ (80056ac <HAL_RCC_OscConfig+0x470>)
 8005530:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005532:	4a5e      	ldr	r2, [pc, #376]	@ (80056ac <HAL_RCC_OscConfig+0x470>)
 8005534:	f043 0304 	orr.w	r3, r3, #4
 8005538:	6713      	str	r3, [r2, #112]	@ 0x70
 800553a:	4b5c      	ldr	r3, [pc, #368]	@ (80056ac <HAL_RCC_OscConfig+0x470>)
 800553c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800553e:	4a5b      	ldr	r2, [pc, #364]	@ (80056ac <HAL_RCC_OscConfig+0x470>)
 8005540:	f043 0301 	orr.w	r3, r3, #1
 8005544:	6713      	str	r3, [r2, #112]	@ 0x70
 8005546:	e00b      	b.n	8005560 <HAL_RCC_OscConfig+0x324>
 8005548:	4b58      	ldr	r3, [pc, #352]	@ (80056ac <HAL_RCC_OscConfig+0x470>)
 800554a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800554c:	4a57      	ldr	r2, [pc, #348]	@ (80056ac <HAL_RCC_OscConfig+0x470>)
 800554e:	f023 0301 	bic.w	r3, r3, #1
 8005552:	6713      	str	r3, [r2, #112]	@ 0x70
 8005554:	4b55      	ldr	r3, [pc, #340]	@ (80056ac <HAL_RCC_OscConfig+0x470>)
 8005556:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005558:	4a54      	ldr	r2, [pc, #336]	@ (80056ac <HAL_RCC_OscConfig+0x470>)
 800555a:	f023 0304 	bic.w	r3, r3, #4
 800555e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	689b      	ldr	r3, [r3, #8]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d015      	beq.n	8005594 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005568:	f7fe f9fc 	bl	8003964 <HAL_GetTick>
 800556c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800556e:	e00a      	b.n	8005586 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005570:	f7fe f9f8 	bl	8003964 <HAL_GetTick>
 8005574:	4602      	mov	r2, r0
 8005576:	693b      	ldr	r3, [r7, #16]
 8005578:	1ad3      	subs	r3, r2, r3
 800557a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800557e:	4293      	cmp	r3, r2
 8005580:	d901      	bls.n	8005586 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005582:	2303      	movs	r3, #3
 8005584:	e0cb      	b.n	800571e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005586:	4b49      	ldr	r3, [pc, #292]	@ (80056ac <HAL_RCC_OscConfig+0x470>)
 8005588:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800558a:	f003 0302 	and.w	r3, r3, #2
 800558e:	2b00      	cmp	r3, #0
 8005590:	d0ee      	beq.n	8005570 <HAL_RCC_OscConfig+0x334>
 8005592:	e014      	b.n	80055be <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005594:	f7fe f9e6 	bl	8003964 <HAL_GetTick>
 8005598:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800559a:	e00a      	b.n	80055b2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800559c:	f7fe f9e2 	bl	8003964 <HAL_GetTick>
 80055a0:	4602      	mov	r2, r0
 80055a2:	693b      	ldr	r3, [r7, #16]
 80055a4:	1ad3      	subs	r3, r2, r3
 80055a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d901      	bls.n	80055b2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80055ae:	2303      	movs	r3, #3
 80055b0:	e0b5      	b.n	800571e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055b2:	4b3e      	ldr	r3, [pc, #248]	@ (80056ac <HAL_RCC_OscConfig+0x470>)
 80055b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055b6:	f003 0302 	and.w	r3, r3, #2
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d1ee      	bne.n	800559c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80055be:	7dfb      	ldrb	r3, [r7, #23]
 80055c0:	2b01      	cmp	r3, #1
 80055c2:	d105      	bne.n	80055d0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80055c4:	4b39      	ldr	r3, [pc, #228]	@ (80056ac <HAL_RCC_OscConfig+0x470>)
 80055c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055c8:	4a38      	ldr	r2, [pc, #224]	@ (80056ac <HAL_RCC_OscConfig+0x470>)
 80055ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80055ce:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	699b      	ldr	r3, [r3, #24]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	f000 80a1 	beq.w	800571c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80055da:	4b34      	ldr	r3, [pc, #208]	@ (80056ac <HAL_RCC_OscConfig+0x470>)
 80055dc:	689b      	ldr	r3, [r3, #8]
 80055de:	f003 030c 	and.w	r3, r3, #12
 80055e2:	2b08      	cmp	r3, #8
 80055e4:	d05c      	beq.n	80056a0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	699b      	ldr	r3, [r3, #24]
 80055ea:	2b02      	cmp	r3, #2
 80055ec:	d141      	bne.n	8005672 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80055ee:	4b31      	ldr	r3, [pc, #196]	@ (80056b4 <HAL_RCC_OscConfig+0x478>)
 80055f0:	2200      	movs	r2, #0
 80055f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055f4:	f7fe f9b6 	bl	8003964 <HAL_GetTick>
 80055f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80055fa:	e008      	b.n	800560e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055fc:	f7fe f9b2 	bl	8003964 <HAL_GetTick>
 8005600:	4602      	mov	r2, r0
 8005602:	693b      	ldr	r3, [r7, #16]
 8005604:	1ad3      	subs	r3, r2, r3
 8005606:	2b02      	cmp	r3, #2
 8005608:	d901      	bls.n	800560e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800560a:	2303      	movs	r3, #3
 800560c:	e087      	b.n	800571e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800560e:	4b27      	ldr	r3, [pc, #156]	@ (80056ac <HAL_RCC_OscConfig+0x470>)
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005616:	2b00      	cmp	r3, #0
 8005618:	d1f0      	bne.n	80055fc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	69da      	ldr	r2, [r3, #28]
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6a1b      	ldr	r3, [r3, #32]
 8005622:	431a      	orrs	r2, r3
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005628:	019b      	lsls	r3, r3, #6
 800562a:	431a      	orrs	r2, r3
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005630:	085b      	lsrs	r3, r3, #1
 8005632:	3b01      	subs	r3, #1
 8005634:	041b      	lsls	r3, r3, #16
 8005636:	431a      	orrs	r2, r3
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800563c:	061b      	lsls	r3, r3, #24
 800563e:	491b      	ldr	r1, [pc, #108]	@ (80056ac <HAL_RCC_OscConfig+0x470>)
 8005640:	4313      	orrs	r3, r2
 8005642:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005644:	4b1b      	ldr	r3, [pc, #108]	@ (80056b4 <HAL_RCC_OscConfig+0x478>)
 8005646:	2201      	movs	r2, #1
 8005648:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800564a:	f7fe f98b 	bl	8003964 <HAL_GetTick>
 800564e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005650:	e008      	b.n	8005664 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005652:	f7fe f987 	bl	8003964 <HAL_GetTick>
 8005656:	4602      	mov	r2, r0
 8005658:	693b      	ldr	r3, [r7, #16]
 800565a:	1ad3      	subs	r3, r2, r3
 800565c:	2b02      	cmp	r3, #2
 800565e:	d901      	bls.n	8005664 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005660:	2303      	movs	r3, #3
 8005662:	e05c      	b.n	800571e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005664:	4b11      	ldr	r3, [pc, #68]	@ (80056ac <HAL_RCC_OscConfig+0x470>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800566c:	2b00      	cmp	r3, #0
 800566e:	d0f0      	beq.n	8005652 <HAL_RCC_OscConfig+0x416>
 8005670:	e054      	b.n	800571c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005672:	4b10      	ldr	r3, [pc, #64]	@ (80056b4 <HAL_RCC_OscConfig+0x478>)
 8005674:	2200      	movs	r2, #0
 8005676:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005678:	f7fe f974 	bl	8003964 <HAL_GetTick>
 800567c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800567e:	e008      	b.n	8005692 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005680:	f7fe f970 	bl	8003964 <HAL_GetTick>
 8005684:	4602      	mov	r2, r0
 8005686:	693b      	ldr	r3, [r7, #16]
 8005688:	1ad3      	subs	r3, r2, r3
 800568a:	2b02      	cmp	r3, #2
 800568c:	d901      	bls.n	8005692 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800568e:	2303      	movs	r3, #3
 8005690:	e045      	b.n	800571e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005692:	4b06      	ldr	r3, [pc, #24]	@ (80056ac <HAL_RCC_OscConfig+0x470>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800569a:	2b00      	cmp	r3, #0
 800569c:	d1f0      	bne.n	8005680 <HAL_RCC_OscConfig+0x444>
 800569e:	e03d      	b.n	800571c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	699b      	ldr	r3, [r3, #24]
 80056a4:	2b01      	cmp	r3, #1
 80056a6:	d107      	bne.n	80056b8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80056a8:	2301      	movs	r3, #1
 80056aa:	e038      	b.n	800571e <HAL_RCC_OscConfig+0x4e2>
 80056ac:	40023800 	.word	0x40023800
 80056b0:	40007000 	.word	0x40007000
 80056b4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80056b8:	4b1b      	ldr	r3, [pc, #108]	@ (8005728 <HAL_RCC_OscConfig+0x4ec>)
 80056ba:	685b      	ldr	r3, [r3, #4]
 80056bc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	699b      	ldr	r3, [r3, #24]
 80056c2:	2b01      	cmp	r3, #1
 80056c4:	d028      	beq.n	8005718 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80056d0:	429a      	cmp	r2, r3
 80056d2:	d121      	bne.n	8005718 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80056de:	429a      	cmp	r2, r3
 80056e0:	d11a      	bne.n	8005718 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80056e2:	68fa      	ldr	r2, [r7, #12]
 80056e4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80056e8:	4013      	ands	r3, r2
 80056ea:	687a      	ldr	r2, [r7, #4]
 80056ec:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80056ee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d111      	bne.n	8005718 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056fe:	085b      	lsrs	r3, r3, #1
 8005700:	3b01      	subs	r3, #1
 8005702:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005704:	429a      	cmp	r2, r3
 8005706:	d107      	bne.n	8005718 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005712:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005714:	429a      	cmp	r2, r3
 8005716:	d001      	beq.n	800571c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005718:	2301      	movs	r3, #1
 800571a:	e000      	b.n	800571e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800571c:	2300      	movs	r3, #0
}
 800571e:	4618      	mov	r0, r3
 8005720:	3718      	adds	r7, #24
 8005722:	46bd      	mov	sp, r7
 8005724:	bd80      	pop	{r7, pc}
 8005726:	bf00      	nop
 8005728:	40023800 	.word	0x40023800

0800572c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b084      	sub	sp, #16
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
 8005734:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d101      	bne.n	8005740 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800573c:	2301      	movs	r3, #1
 800573e:	e0cc      	b.n	80058da <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005740:	4b68      	ldr	r3, [pc, #416]	@ (80058e4 <HAL_RCC_ClockConfig+0x1b8>)
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f003 0307 	and.w	r3, r3, #7
 8005748:	683a      	ldr	r2, [r7, #0]
 800574a:	429a      	cmp	r2, r3
 800574c:	d90c      	bls.n	8005768 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800574e:	4b65      	ldr	r3, [pc, #404]	@ (80058e4 <HAL_RCC_ClockConfig+0x1b8>)
 8005750:	683a      	ldr	r2, [r7, #0]
 8005752:	b2d2      	uxtb	r2, r2
 8005754:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005756:	4b63      	ldr	r3, [pc, #396]	@ (80058e4 <HAL_RCC_ClockConfig+0x1b8>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f003 0307 	and.w	r3, r3, #7
 800575e:	683a      	ldr	r2, [r7, #0]
 8005760:	429a      	cmp	r2, r3
 8005762:	d001      	beq.n	8005768 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005764:	2301      	movs	r3, #1
 8005766:	e0b8      	b.n	80058da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f003 0302 	and.w	r3, r3, #2
 8005770:	2b00      	cmp	r3, #0
 8005772:	d020      	beq.n	80057b6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f003 0304 	and.w	r3, r3, #4
 800577c:	2b00      	cmp	r3, #0
 800577e:	d005      	beq.n	800578c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005780:	4b59      	ldr	r3, [pc, #356]	@ (80058e8 <HAL_RCC_ClockConfig+0x1bc>)
 8005782:	689b      	ldr	r3, [r3, #8]
 8005784:	4a58      	ldr	r2, [pc, #352]	@ (80058e8 <HAL_RCC_ClockConfig+0x1bc>)
 8005786:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800578a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f003 0308 	and.w	r3, r3, #8
 8005794:	2b00      	cmp	r3, #0
 8005796:	d005      	beq.n	80057a4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005798:	4b53      	ldr	r3, [pc, #332]	@ (80058e8 <HAL_RCC_ClockConfig+0x1bc>)
 800579a:	689b      	ldr	r3, [r3, #8]
 800579c:	4a52      	ldr	r2, [pc, #328]	@ (80058e8 <HAL_RCC_ClockConfig+0x1bc>)
 800579e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80057a2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80057a4:	4b50      	ldr	r3, [pc, #320]	@ (80058e8 <HAL_RCC_ClockConfig+0x1bc>)
 80057a6:	689b      	ldr	r3, [r3, #8]
 80057a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	689b      	ldr	r3, [r3, #8]
 80057b0:	494d      	ldr	r1, [pc, #308]	@ (80058e8 <HAL_RCC_ClockConfig+0x1bc>)
 80057b2:	4313      	orrs	r3, r2
 80057b4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f003 0301 	and.w	r3, r3, #1
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d044      	beq.n	800584c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	685b      	ldr	r3, [r3, #4]
 80057c6:	2b01      	cmp	r3, #1
 80057c8:	d107      	bne.n	80057da <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057ca:	4b47      	ldr	r3, [pc, #284]	@ (80058e8 <HAL_RCC_ClockConfig+0x1bc>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d119      	bne.n	800580a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057d6:	2301      	movs	r3, #1
 80057d8:	e07f      	b.n	80058da <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	685b      	ldr	r3, [r3, #4]
 80057de:	2b02      	cmp	r3, #2
 80057e0:	d003      	beq.n	80057ea <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80057e6:	2b03      	cmp	r3, #3
 80057e8:	d107      	bne.n	80057fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057ea:	4b3f      	ldr	r3, [pc, #252]	@ (80058e8 <HAL_RCC_ClockConfig+0x1bc>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d109      	bne.n	800580a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80057f6:	2301      	movs	r3, #1
 80057f8:	e06f      	b.n	80058da <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057fa:	4b3b      	ldr	r3, [pc, #236]	@ (80058e8 <HAL_RCC_ClockConfig+0x1bc>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f003 0302 	and.w	r3, r3, #2
 8005802:	2b00      	cmp	r3, #0
 8005804:	d101      	bne.n	800580a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005806:	2301      	movs	r3, #1
 8005808:	e067      	b.n	80058da <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800580a:	4b37      	ldr	r3, [pc, #220]	@ (80058e8 <HAL_RCC_ClockConfig+0x1bc>)
 800580c:	689b      	ldr	r3, [r3, #8]
 800580e:	f023 0203 	bic.w	r2, r3, #3
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	685b      	ldr	r3, [r3, #4]
 8005816:	4934      	ldr	r1, [pc, #208]	@ (80058e8 <HAL_RCC_ClockConfig+0x1bc>)
 8005818:	4313      	orrs	r3, r2
 800581a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800581c:	f7fe f8a2 	bl	8003964 <HAL_GetTick>
 8005820:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005822:	e00a      	b.n	800583a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005824:	f7fe f89e 	bl	8003964 <HAL_GetTick>
 8005828:	4602      	mov	r2, r0
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	1ad3      	subs	r3, r2, r3
 800582e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005832:	4293      	cmp	r3, r2
 8005834:	d901      	bls.n	800583a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005836:	2303      	movs	r3, #3
 8005838:	e04f      	b.n	80058da <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800583a:	4b2b      	ldr	r3, [pc, #172]	@ (80058e8 <HAL_RCC_ClockConfig+0x1bc>)
 800583c:	689b      	ldr	r3, [r3, #8]
 800583e:	f003 020c 	and.w	r2, r3, #12
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	009b      	lsls	r3, r3, #2
 8005848:	429a      	cmp	r2, r3
 800584a:	d1eb      	bne.n	8005824 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800584c:	4b25      	ldr	r3, [pc, #148]	@ (80058e4 <HAL_RCC_ClockConfig+0x1b8>)
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f003 0307 	and.w	r3, r3, #7
 8005854:	683a      	ldr	r2, [r7, #0]
 8005856:	429a      	cmp	r2, r3
 8005858:	d20c      	bcs.n	8005874 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800585a:	4b22      	ldr	r3, [pc, #136]	@ (80058e4 <HAL_RCC_ClockConfig+0x1b8>)
 800585c:	683a      	ldr	r2, [r7, #0]
 800585e:	b2d2      	uxtb	r2, r2
 8005860:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005862:	4b20      	ldr	r3, [pc, #128]	@ (80058e4 <HAL_RCC_ClockConfig+0x1b8>)
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f003 0307 	and.w	r3, r3, #7
 800586a:	683a      	ldr	r2, [r7, #0]
 800586c:	429a      	cmp	r2, r3
 800586e:	d001      	beq.n	8005874 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005870:	2301      	movs	r3, #1
 8005872:	e032      	b.n	80058da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f003 0304 	and.w	r3, r3, #4
 800587c:	2b00      	cmp	r3, #0
 800587e:	d008      	beq.n	8005892 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005880:	4b19      	ldr	r3, [pc, #100]	@ (80058e8 <HAL_RCC_ClockConfig+0x1bc>)
 8005882:	689b      	ldr	r3, [r3, #8]
 8005884:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	68db      	ldr	r3, [r3, #12]
 800588c:	4916      	ldr	r1, [pc, #88]	@ (80058e8 <HAL_RCC_ClockConfig+0x1bc>)
 800588e:	4313      	orrs	r3, r2
 8005890:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f003 0308 	and.w	r3, r3, #8
 800589a:	2b00      	cmp	r3, #0
 800589c:	d009      	beq.n	80058b2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800589e:	4b12      	ldr	r3, [pc, #72]	@ (80058e8 <HAL_RCC_ClockConfig+0x1bc>)
 80058a0:	689b      	ldr	r3, [r3, #8]
 80058a2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	691b      	ldr	r3, [r3, #16]
 80058aa:	00db      	lsls	r3, r3, #3
 80058ac:	490e      	ldr	r1, [pc, #56]	@ (80058e8 <HAL_RCC_ClockConfig+0x1bc>)
 80058ae:	4313      	orrs	r3, r2
 80058b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80058b2:	f000 f821 	bl	80058f8 <HAL_RCC_GetSysClockFreq>
 80058b6:	4602      	mov	r2, r0
 80058b8:	4b0b      	ldr	r3, [pc, #44]	@ (80058e8 <HAL_RCC_ClockConfig+0x1bc>)
 80058ba:	689b      	ldr	r3, [r3, #8]
 80058bc:	091b      	lsrs	r3, r3, #4
 80058be:	f003 030f 	and.w	r3, r3, #15
 80058c2:	490a      	ldr	r1, [pc, #40]	@ (80058ec <HAL_RCC_ClockConfig+0x1c0>)
 80058c4:	5ccb      	ldrb	r3, [r1, r3]
 80058c6:	fa22 f303 	lsr.w	r3, r2, r3
 80058ca:	4a09      	ldr	r2, [pc, #36]	@ (80058f0 <HAL_RCC_ClockConfig+0x1c4>)
 80058cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80058ce:	4b09      	ldr	r3, [pc, #36]	@ (80058f4 <HAL_RCC_ClockConfig+0x1c8>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	4618      	mov	r0, r3
 80058d4:	f7fd fe88 	bl	80035e8 <HAL_InitTick>

  return HAL_OK;
 80058d8:	2300      	movs	r3, #0
}
 80058da:	4618      	mov	r0, r3
 80058dc:	3710      	adds	r7, #16
 80058de:	46bd      	mov	sp, r7
 80058e0:	bd80      	pop	{r7, pc}
 80058e2:	bf00      	nop
 80058e4:	40023c00 	.word	0x40023c00
 80058e8:	40023800 	.word	0x40023800
 80058ec:	0800d674 	.word	0x0800d674
 80058f0:	20000008 	.word	0x20000008
 80058f4:	2000000c 	.word	0x2000000c

080058f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80058f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80058fc:	b094      	sub	sp, #80	@ 0x50
 80058fe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005900:	2300      	movs	r3, #0
 8005902:	647b      	str	r3, [r7, #68]	@ 0x44
 8005904:	2300      	movs	r3, #0
 8005906:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005908:	2300      	movs	r3, #0
 800590a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800590c:	2300      	movs	r3, #0
 800590e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005910:	4b79      	ldr	r3, [pc, #484]	@ (8005af8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005912:	689b      	ldr	r3, [r3, #8]
 8005914:	f003 030c 	and.w	r3, r3, #12
 8005918:	2b08      	cmp	r3, #8
 800591a:	d00d      	beq.n	8005938 <HAL_RCC_GetSysClockFreq+0x40>
 800591c:	2b08      	cmp	r3, #8
 800591e:	f200 80e1 	bhi.w	8005ae4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005922:	2b00      	cmp	r3, #0
 8005924:	d002      	beq.n	800592c <HAL_RCC_GetSysClockFreq+0x34>
 8005926:	2b04      	cmp	r3, #4
 8005928:	d003      	beq.n	8005932 <HAL_RCC_GetSysClockFreq+0x3a>
 800592a:	e0db      	b.n	8005ae4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800592c:	4b73      	ldr	r3, [pc, #460]	@ (8005afc <HAL_RCC_GetSysClockFreq+0x204>)
 800592e:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8005930:	e0db      	b.n	8005aea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005932:	4b73      	ldr	r3, [pc, #460]	@ (8005b00 <HAL_RCC_GetSysClockFreq+0x208>)
 8005934:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005936:	e0d8      	b.n	8005aea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005938:	4b6f      	ldr	r3, [pc, #444]	@ (8005af8 <HAL_RCC_GetSysClockFreq+0x200>)
 800593a:	685b      	ldr	r3, [r3, #4]
 800593c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005940:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005942:	4b6d      	ldr	r3, [pc, #436]	@ (8005af8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005944:	685b      	ldr	r3, [r3, #4]
 8005946:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800594a:	2b00      	cmp	r3, #0
 800594c:	d063      	beq.n	8005a16 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800594e:	4b6a      	ldr	r3, [pc, #424]	@ (8005af8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005950:	685b      	ldr	r3, [r3, #4]
 8005952:	099b      	lsrs	r3, r3, #6
 8005954:	2200      	movs	r2, #0
 8005956:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005958:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800595a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800595c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005960:	633b      	str	r3, [r7, #48]	@ 0x30
 8005962:	2300      	movs	r3, #0
 8005964:	637b      	str	r3, [r7, #52]	@ 0x34
 8005966:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800596a:	4622      	mov	r2, r4
 800596c:	462b      	mov	r3, r5
 800596e:	f04f 0000 	mov.w	r0, #0
 8005972:	f04f 0100 	mov.w	r1, #0
 8005976:	0159      	lsls	r1, r3, #5
 8005978:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800597c:	0150      	lsls	r0, r2, #5
 800597e:	4602      	mov	r2, r0
 8005980:	460b      	mov	r3, r1
 8005982:	4621      	mov	r1, r4
 8005984:	1a51      	subs	r1, r2, r1
 8005986:	6139      	str	r1, [r7, #16]
 8005988:	4629      	mov	r1, r5
 800598a:	eb63 0301 	sbc.w	r3, r3, r1
 800598e:	617b      	str	r3, [r7, #20]
 8005990:	f04f 0200 	mov.w	r2, #0
 8005994:	f04f 0300 	mov.w	r3, #0
 8005998:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800599c:	4659      	mov	r1, fp
 800599e:	018b      	lsls	r3, r1, #6
 80059a0:	4651      	mov	r1, sl
 80059a2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80059a6:	4651      	mov	r1, sl
 80059a8:	018a      	lsls	r2, r1, #6
 80059aa:	4651      	mov	r1, sl
 80059ac:	ebb2 0801 	subs.w	r8, r2, r1
 80059b0:	4659      	mov	r1, fp
 80059b2:	eb63 0901 	sbc.w	r9, r3, r1
 80059b6:	f04f 0200 	mov.w	r2, #0
 80059ba:	f04f 0300 	mov.w	r3, #0
 80059be:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80059c2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80059c6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80059ca:	4690      	mov	r8, r2
 80059cc:	4699      	mov	r9, r3
 80059ce:	4623      	mov	r3, r4
 80059d0:	eb18 0303 	adds.w	r3, r8, r3
 80059d4:	60bb      	str	r3, [r7, #8]
 80059d6:	462b      	mov	r3, r5
 80059d8:	eb49 0303 	adc.w	r3, r9, r3
 80059dc:	60fb      	str	r3, [r7, #12]
 80059de:	f04f 0200 	mov.w	r2, #0
 80059e2:	f04f 0300 	mov.w	r3, #0
 80059e6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80059ea:	4629      	mov	r1, r5
 80059ec:	024b      	lsls	r3, r1, #9
 80059ee:	4621      	mov	r1, r4
 80059f0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80059f4:	4621      	mov	r1, r4
 80059f6:	024a      	lsls	r2, r1, #9
 80059f8:	4610      	mov	r0, r2
 80059fa:	4619      	mov	r1, r3
 80059fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80059fe:	2200      	movs	r2, #0
 8005a00:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005a02:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005a04:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005a08:	f7fb f96e 	bl	8000ce8 <__aeabi_uldivmod>
 8005a0c:	4602      	mov	r2, r0
 8005a0e:	460b      	mov	r3, r1
 8005a10:	4613      	mov	r3, r2
 8005a12:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a14:	e058      	b.n	8005ac8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a16:	4b38      	ldr	r3, [pc, #224]	@ (8005af8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005a18:	685b      	ldr	r3, [r3, #4]
 8005a1a:	099b      	lsrs	r3, r3, #6
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	4618      	mov	r0, r3
 8005a20:	4611      	mov	r1, r2
 8005a22:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005a26:	623b      	str	r3, [r7, #32]
 8005a28:	2300      	movs	r3, #0
 8005a2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a2c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005a30:	4642      	mov	r2, r8
 8005a32:	464b      	mov	r3, r9
 8005a34:	f04f 0000 	mov.w	r0, #0
 8005a38:	f04f 0100 	mov.w	r1, #0
 8005a3c:	0159      	lsls	r1, r3, #5
 8005a3e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005a42:	0150      	lsls	r0, r2, #5
 8005a44:	4602      	mov	r2, r0
 8005a46:	460b      	mov	r3, r1
 8005a48:	4641      	mov	r1, r8
 8005a4a:	ebb2 0a01 	subs.w	sl, r2, r1
 8005a4e:	4649      	mov	r1, r9
 8005a50:	eb63 0b01 	sbc.w	fp, r3, r1
 8005a54:	f04f 0200 	mov.w	r2, #0
 8005a58:	f04f 0300 	mov.w	r3, #0
 8005a5c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005a60:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005a64:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005a68:	ebb2 040a 	subs.w	r4, r2, sl
 8005a6c:	eb63 050b 	sbc.w	r5, r3, fp
 8005a70:	f04f 0200 	mov.w	r2, #0
 8005a74:	f04f 0300 	mov.w	r3, #0
 8005a78:	00eb      	lsls	r3, r5, #3
 8005a7a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005a7e:	00e2      	lsls	r2, r4, #3
 8005a80:	4614      	mov	r4, r2
 8005a82:	461d      	mov	r5, r3
 8005a84:	4643      	mov	r3, r8
 8005a86:	18e3      	adds	r3, r4, r3
 8005a88:	603b      	str	r3, [r7, #0]
 8005a8a:	464b      	mov	r3, r9
 8005a8c:	eb45 0303 	adc.w	r3, r5, r3
 8005a90:	607b      	str	r3, [r7, #4]
 8005a92:	f04f 0200 	mov.w	r2, #0
 8005a96:	f04f 0300 	mov.w	r3, #0
 8005a9a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005a9e:	4629      	mov	r1, r5
 8005aa0:	028b      	lsls	r3, r1, #10
 8005aa2:	4621      	mov	r1, r4
 8005aa4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005aa8:	4621      	mov	r1, r4
 8005aaa:	028a      	lsls	r2, r1, #10
 8005aac:	4610      	mov	r0, r2
 8005aae:	4619      	mov	r1, r3
 8005ab0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	61bb      	str	r3, [r7, #24]
 8005ab6:	61fa      	str	r2, [r7, #28]
 8005ab8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005abc:	f7fb f914 	bl	8000ce8 <__aeabi_uldivmod>
 8005ac0:	4602      	mov	r2, r0
 8005ac2:	460b      	mov	r3, r1
 8005ac4:	4613      	mov	r3, r2
 8005ac6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005ac8:	4b0b      	ldr	r3, [pc, #44]	@ (8005af8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005aca:	685b      	ldr	r3, [r3, #4]
 8005acc:	0c1b      	lsrs	r3, r3, #16
 8005ace:	f003 0303 	and.w	r3, r3, #3
 8005ad2:	3301      	adds	r3, #1
 8005ad4:	005b      	lsls	r3, r3, #1
 8005ad6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8005ad8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005ada:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005adc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ae0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005ae2:	e002      	b.n	8005aea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005ae4:	4b05      	ldr	r3, [pc, #20]	@ (8005afc <HAL_RCC_GetSysClockFreq+0x204>)
 8005ae6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005ae8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005aea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005aec:	4618      	mov	r0, r3
 8005aee:	3750      	adds	r7, #80	@ 0x50
 8005af0:	46bd      	mov	sp, r7
 8005af2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005af6:	bf00      	nop
 8005af8:	40023800 	.word	0x40023800
 8005afc:	00f42400 	.word	0x00f42400
 8005b00:	007a1200 	.word	0x007a1200

08005b04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005b04:	b480      	push	{r7}
 8005b06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005b08:	4b03      	ldr	r3, [pc, #12]	@ (8005b18 <HAL_RCC_GetHCLKFreq+0x14>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
}
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b14:	4770      	bx	lr
 8005b16:	bf00      	nop
 8005b18:	20000008 	.word	0x20000008

08005b1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005b1c:	b580      	push	{r7, lr}
 8005b1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005b20:	f7ff fff0 	bl	8005b04 <HAL_RCC_GetHCLKFreq>
 8005b24:	4602      	mov	r2, r0
 8005b26:	4b05      	ldr	r3, [pc, #20]	@ (8005b3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005b28:	689b      	ldr	r3, [r3, #8]
 8005b2a:	0a9b      	lsrs	r3, r3, #10
 8005b2c:	f003 0307 	and.w	r3, r3, #7
 8005b30:	4903      	ldr	r1, [pc, #12]	@ (8005b40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005b32:	5ccb      	ldrb	r3, [r1, r3]
 8005b34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b38:	4618      	mov	r0, r3
 8005b3a:	bd80      	pop	{r7, pc}
 8005b3c:	40023800 	.word	0x40023800
 8005b40:	0800d684 	.word	0x0800d684

08005b44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005b48:	f7ff ffdc 	bl	8005b04 <HAL_RCC_GetHCLKFreq>
 8005b4c:	4602      	mov	r2, r0
 8005b4e:	4b05      	ldr	r3, [pc, #20]	@ (8005b64 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005b50:	689b      	ldr	r3, [r3, #8]
 8005b52:	0b5b      	lsrs	r3, r3, #13
 8005b54:	f003 0307 	and.w	r3, r3, #7
 8005b58:	4903      	ldr	r1, [pc, #12]	@ (8005b68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005b5a:	5ccb      	ldrb	r3, [r1, r3]
 8005b5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b60:	4618      	mov	r0, r3
 8005b62:	bd80      	pop	{r7, pc}
 8005b64:	40023800 	.word	0x40023800
 8005b68:	0800d684 	.word	0x0800d684

08005b6c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005b6c:	b480      	push	{r7}
 8005b6e:	b083      	sub	sp, #12
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
 8005b74:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	220f      	movs	r2, #15
 8005b7a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005b7c:	4b12      	ldr	r3, [pc, #72]	@ (8005bc8 <HAL_RCC_GetClockConfig+0x5c>)
 8005b7e:	689b      	ldr	r3, [r3, #8]
 8005b80:	f003 0203 	and.w	r2, r3, #3
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005b88:	4b0f      	ldr	r3, [pc, #60]	@ (8005bc8 <HAL_RCC_GetClockConfig+0x5c>)
 8005b8a:	689b      	ldr	r3, [r3, #8]
 8005b8c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005b94:	4b0c      	ldr	r3, [pc, #48]	@ (8005bc8 <HAL_RCC_GetClockConfig+0x5c>)
 8005b96:	689b      	ldr	r3, [r3, #8]
 8005b98:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005ba0:	4b09      	ldr	r3, [pc, #36]	@ (8005bc8 <HAL_RCC_GetClockConfig+0x5c>)
 8005ba2:	689b      	ldr	r3, [r3, #8]
 8005ba4:	08db      	lsrs	r3, r3, #3
 8005ba6:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005bae:	4b07      	ldr	r3, [pc, #28]	@ (8005bcc <HAL_RCC_GetClockConfig+0x60>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f003 0207 	and.w	r2, r3, #7
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	601a      	str	r2, [r3, #0]
}
 8005bba:	bf00      	nop
 8005bbc:	370c      	adds	r7, #12
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc4:	4770      	bx	lr
 8005bc6:	bf00      	nop
 8005bc8:	40023800 	.word	0x40023800
 8005bcc:	40023c00 	.word	0x40023c00

08005bd0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b082      	sub	sp, #8
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d101      	bne.n	8005be2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005bde:	2301      	movs	r3, #1
 8005be0:	e041      	b.n	8005c66 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005be8:	b2db      	uxtb	r3, r3
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d106      	bne.n	8005bfc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005bf6:	6878      	ldr	r0, [r7, #4]
 8005bf8:	f000 f839 	bl	8005c6e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2202      	movs	r2, #2
 8005c00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681a      	ldr	r2, [r3, #0]
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	3304      	adds	r3, #4
 8005c0c:	4619      	mov	r1, r3
 8005c0e:	4610      	mov	r0, r2
 8005c10:	f000 f9c0 	bl	8005f94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2201      	movs	r2, #1
 8005c18:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2201      	movs	r2, #1
 8005c20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2201      	movs	r2, #1
 8005c28:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2201      	movs	r2, #1
 8005c30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2201      	movs	r2, #1
 8005c38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2201      	movs	r2, #1
 8005c40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2201      	movs	r2, #1
 8005c48:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2201      	movs	r2, #1
 8005c50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2201      	movs	r2, #1
 8005c58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2201      	movs	r2, #1
 8005c60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005c64:	2300      	movs	r3, #0
}
 8005c66:	4618      	mov	r0, r3
 8005c68:	3708      	adds	r7, #8
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	bd80      	pop	{r7, pc}

08005c6e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005c6e:	b480      	push	{r7}
 8005c70:	b083      	sub	sp, #12
 8005c72:	af00      	add	r7, sp, #0
 8005c74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005c76:	bf00      	nop
 8005c78:	370c      	adds	r7, #12
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c80:	4770      	bx	lr
	...

08005c84 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005c84:	b480      	push	{r7}
 8005c86:	b085      	sub	sp, #20
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c92:	b2db      	uxtb	r3, r3
 8005c94:	2b01      	cmp	r3, #1
 8005c96:	d001      	beq.n	8005c9c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005c98:	2301      	movs	r3, #1
 8005c9a:	e04e      	b.n	8005d3a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2202      	movs	r2, #2
 8005ca0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	68da      	ldr	r2, [r3, #12]
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f042 0201 	orr.w	r2, r2, #1
 8005cb2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4a23      	ldr	r2, [pc, #140]	@ (8005d48 <HAL_TIM_Base_Start_IT+0xc4>)
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d022      	beq.n	8005d04 <HAL_TIM_Base_Start_IT+0x80>
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cc6:	d01d      	beq.n	8005d04 <HAL_TIM_Base_Start_IT+0x80>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4a1f      	ldr	r2, [pc, #124]	@ (8005d4c <HAL_TIM_Base_Start_IT+0xc8>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d018      	beq.n	8005d04 <HAL_TIM_Base_Start_IT+0x80>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4a1e      	ldr	r2, [pc, #120]	@ (8005d50 <HAL_TIM_Base_Start_IT+0xcc>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d013      	beq.n	8005d04 <HAL_TIM_Base_Start_IT+0x80>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4a1c      	ldr	r2, [pc, #112]	@ (8005d54 <HAL_TIM_Base_Start_IT+0xd0>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d00e      	beq.n	8005d04 <HAL_TIM_Base_Start_IT+0x80>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	4a1b      	ldr	r2, [pc, #108]	@ (8005d58 <HAL_TIM_Base_Start_IT+0xd4>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d009      	beq.n	8005d04 <HAL_TIM_Base_Start_IT+0x80>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4a19      	ldr	r2, [pc, #100]	@ (8005d5c <HAL_TIM_Base_Start_IT+0xd8>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d004      	beq.n	8005d04 <HAL_TIM_Base_Start_IT+0x80>
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	4a18      	ldr	r2, [pc, #96]	@ (8005d60 <HAL_TIM_Base_Start_IT+0xdc>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d111      	bne.n	8005d28 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	689b      	ldr	r3, [r3, #8]
 8005d0a:	f003 0307 	and.w	r3, r3, #7
 8005d0e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	2b06      	cmp	r3, #6
 8005d14:	d010      	beq.n	8005d38 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	681a      	ldr	r2, [r3, #0]
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f042 0201 	orr.w	r2, r2, #1
 8005d24:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d26:	e007      	b.n	8005d38 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	681a      	ldr	r2, [r3, #0]
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f042 0201 	orr.w	r2, r2, #1
 8005d36:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005d38:	2300      	movs	r3, #0
}
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	3714      	adds	r7, #20
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d44:	4770      	bx	lr
 8005d46:	bf00      	nop
 8005d48:	40010000 	.word	0x40010000
 8005d4c:	40000400 	.word	0x40000400
 8005d50:	40000800 	.word	0x40000800
 8005d54:	40000c00 	.word	0x40000c00
 8005d58:	40010400 	.word	0x40010400
 8005d5c:	40014000 	.word	0x40014000
 8005d60:	40001800 	.word	0x40001800

08005d64 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b084      	sub	sp, #16
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	68db      	ldr	r3, [r3, #12]
 8005d72:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	691b      	ldr	r3, [r3, #16]
 8005d7a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	f003 0302 	and.w	r3, r3, #2
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d020      	beq.n	8005dc8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	f003 0302 	and.w	r3, r3, #2
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d01b      	beq.n	8005dc8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f06f 0202 	mvn.w	r2, #2
 8005d98:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2201      	movs	r2, #1
 8005d9e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	699b      	ldr	r3, [r3, #24]
 8005da6:	f003 0303 	and.w	r3, r3, #3
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d003      	beq.n	8005db6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005dae:	6878      	ldr	r0, [r7, #4]
 8005db0:	f000 f8d2 	bl	8005f58 <HAL_TIM_IC_CaptureCallback>
 8005db4:	e005      	b.n	8005dc2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005db6:	6878      	ldr	r0, [r7, #4]
 8005db8:	f000 f8c4 	bl	8005f44 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005dbc:	6878      	ldr	r0, [r7, #4]
 8005dbe:	f000 f8d5 	bl	8005f6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	f003 0304 	and.w	r3, r3, #4
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d020      	beq.n	8005e14 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	f003 0304 	and.w	r3, r3, #4
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d01b      	beq.n	8005e14 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f06f 0204 	mvn.w	r2, #4
 8005de4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2202      	movs	r2, #2
 8005dea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	699b      	ldr	r3, [r3, #24]
 8005df2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d003      	beq.n	8005e02 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005dfa:	6878      	ldr	r0, [r7, #4]
 8005dfc:	f000 f8ac 	bl	8005f58 <HAL_TIM_IC_CaptureCallback>
 8005e00:	e005      	b.n	8005e0e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e02:	6878      	ldr	r0, [r7, #4]
 8005e04:	f000 f89e 	bl	8005f44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e08:	6878      	ldr	r0, [r7, #4]
 8005e0a:	f000 f8af 	bl	8005f6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2200      	movs	r2, #0
 8005e12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	f003 0308 	and.w	r3, r3, #8
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d020      	beq.n	8005e60 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	f003 0308 	and.w	r3, r3, #8
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d01b      	beq.n	8005e60 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f06f 0208 	mvn.w	r2, #8
 8005e30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2204      	movs	r2, #4
 8005e36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	69db      	ldr	r3, [r3, #28]
 8005e3e:	f003 0303 	and.w	r3, r3, #3
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d003      	beq.n	8005e4e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e46:	6878      	ldr	r0, [r7, #4]
 8005e48:	f000 f886 	bl	8005f58 <HAL_TIM_IC_CaptureCallback>
 8005e4c:	e005      	b.n	8005e5a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e4e:	6878      	ldr	r0, [r7, #4]
 8005e50:	f000 f878 	bl	8005f44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e54:	6878      	ldr	r0, [r7, #4]
 8005e56:	f000 f889 	bl	8005f6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	f003 0310 	and.w	r3, r3, #16
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d020      	beq.n	8005eac <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	f003 0310 	and.w	r3, r3, #16
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d01b      	beq.n	8005eac <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f06f 0210 	mvn.w	r2, #16
 8005e7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2208      	movs	r2, #8
 8005e82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	69db      	ldr	r3, [r3, #28]
 8005e8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d003      	beq.n	8005e9a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e92:	6878      	ldr	r0, [r7, #4]
 8005e94:	f000 f860 	bl	8005f58 <HAL_TIM_IC_CaptureCallback>
 8005e98:	e005      	b.n	8005ea6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f000 f852 	bl	8005f44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ea0:	6878      	ldr	r0, [r7, #4]
 8005ea2:	f000 f863 	bl	8005f6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005eac:	68bb      	ldr	r3, [r7, #8]
 8005eae:	f003 0301 	and.w	r3, r3, #1
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d00c      	beq.n	8005ed0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	f003 0301 	and.w	r3, r3, #1
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d007      	beq.n	8005ed0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f06f 0201 	mvn.w	r2, #1
 8005ec8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005eca:	6878      	ldr	r0, [r7, #4]
 8005ecc:	f7fd fab8 	bl	8003440 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005ed0:	68bb      	ldr	r3, [r7, #8]
 8005ed2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d00c      	beq.n	8005ef4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d007      	beq.n	8005ef4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005eec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005eee:	6878      	ldr	r0, [r7, #4]
 8005ef0:	f000 f906 	bl	8006100 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005ef4:	68bb      	ldr	r3, [r7, #8]
 8005ef6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d00c      	beq.n	8005f18 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d007      	beq.n	8005f18 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005f10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005f12:	6878      	ldr	r0, [r7, #4]
 8005f14:	f000 f834 	bl	8005f80 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005f18:	68bb      	ldr	r3, [r7, #8]
 8005f1a:	f003 0320 	and.w	r3, r3, #32
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d00c      	beq.n	8005f3c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	f003 0320 	and.w	r3, r3, #32
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d007      	beq.n	8005f3c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f06f 0220 	mvn.w	r2, #32
 8005f34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005f36:	6878      	ldr	r0, [r7, #4]
 8005f38:	f000 f8d8 	bl	80060ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005f3c:	bf00      	nop
 8005f3e:	3710      	adds	r7, #16
 8005f40:	46bd      	mov	sp, r7
 8005f42:	bd80      	pop	{r7, pc}

08005f44 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005f44:	b480      	push	{r7}
 8005f46:	b083      	sub	sp, #12
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005f4c:	bf00      	nop
 8005f4e:	370c      	adds	r7, #12
 8005f50:	46bd      	mov	sp, r7
 8005f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f56:	4770      	bx	lr

08005f58 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005f58:	b480      	push	{r7}
 8005f5a:	b083      	sub	sp, #12
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005f60:	bf00      	nop
 8005f62:	370c      	adds	r7, #12
 8005f64:	46bd      	mov	sp, r7
 8005f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6a:	4770      	bx	lr

08005f6c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	b083      	sub	sp, #12
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005f74:	bf00      	nop
 8005f76:	370c      	adds	r7, #12
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7e:	4770      	bx	lr

08005f80 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005f80:	b480      	push	{r7}
 8005f82:	b083      	sub	sp, #12
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005f88:	bf00      	nop
 8005f8a:	370c      	adds	r7, #12
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f92:	4770      	bx	lr

08005f94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005f94:	b480      	push	{r7}
 8005f96:	b085      	sub	sp, #20
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
 8005f9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	4a46      	ldr	r2, [pc, #280]	@ (80060c0 <TIM_Base_SetConfig+0x12c>)
 8005fa8:	4293      	cmp	r3, r2
 8005faa:	d013      	beq.n	8005fd4 <TIM_Base_SetConfig+0x40>
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fb2:	d00f      	beq.n	8005fd4 <TIM_Base_SetConfig+0x40>
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	4a43      	ldr	r2, [pc, #268]	@ (80060c4 <TIM_Base_SetConfig+0x130>)
 8005fb8:	4293      	cmp	r3, r2
 8005fba:	d00b      	beq.n	8005fd4 <TIM_Base_SetConfig+0x40>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	4a42      	ldr	r2, [pc, #264]	@ (80060c8 <TIM_Base_SetConfig+0x134>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d007      	beq.n	8005fd4 <TIM_Base_SetConfig+0x40>
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	4a41      	ldr	r2, [pc, #260]	@ (80060cc <TIM_Base_SetConfig+0x138>)
 8005fc8:	4293      	cmp	r3, r2
 8005fca:	d003      	beq.n	8005fd4 <TIM_Base_SetConfig+0x40>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	4a40      	ldr	r2, [pc, #256]	@ (80060d0 <TIM_Base_SetConfig+0x13c>)
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d108      	bne.n	8005fe6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fda:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	685b      	ldr	r3, [r3, #4]
 8005fe0:	68fa      	ldr	r2, [r7, #12]
 8005fe2:	4313      	orrs	r3, r2
 8005fe4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	4a35      	ldr	r2, [pc, #212]	@ (80060c0 <TIM_Base_SetConfig+0x12c>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d02b      	beq.n	8006046 <TIM_Base_SetConfig+0xb2>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ff4:	d027      	beq.n	8006046 <TIM_Base_SetConfig+0xb2>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	4a32      	ldr	r2, [pc, #200]	@ (80060c4 <TIM_Base_SetConfig+0x130>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d023      	beq.n	8006046 <TIM_Base_SetConfig+0xb2>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	4a31      	ldr	r2, [pc, #196]	@ (80060c8 <TIM_Base_SetConfig+0x134>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d01f      	beq.n	8006046 <TIM_Base_SetConfig+0xb2>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	4a30      	ldr	r2, [pc, #192]	@ (80060cc <TIM_Base_SetConfig+0x138>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d01b      	beq.n	8006046 <TIM_Base_SetConfig+0xb2>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	4a2f      	ldr	r2, [pc, #188]	@ (80060d0 <TIM_Base_SetConfig+0x13c>)
 8006012:	4293      	cmp	r3, r2
 8006014:	d017      	beq.n	8006046 <TIM_Base_SetConfig+0xb2>
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	4a2e      	ldr	r2, [pc, #184]	@ (80060d4 <TIM_Base_SetConfig+0x140>)
 800601a:	4293      	cmp	r3, r2
 800601c:	d013      	beq.n	8006046 <TIM_Base_SetConfig+0xb2>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	4a2d      	ldr	r2, [pc, #180]	@ (80060d8 <TIM_Base_SetConfig+0x144>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d00f      	beq.n	8006046 <TIM_Base_SetConfig+0xb2>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	4a2c      	ldr	r2, [pc, #176]	@ (80060dc <TIM_Base_SetConfig+0x148>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d00b      	beq.n	8006046 <TIM_Base_SetConfig+0xb2>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	4a2b      	ldr	r2, [pc, #172]	@ (80060e0 <TIM_Base_SetConfig+0x14c>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d007      	beq.n	8006046 <TIM_Base_SetConfig+0xb2>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	4a2a      	ldr	r2, [pc, #168]	@ (80060e4 <TIM_Base_SetConfig+0x150>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d003      	beq.n	8006046 <TIM_Base_SetConfig+0xb2>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	4a29      	ldr	r2, [pc, #164]	@ (80060e8 <TIM_Base_SetConfig+0x154>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d108      	bne.n	8006058 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800604c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	68db      	ldr	r3, [r3, #12]
 8006052:	68fa      	ldr	r2, [r7, #12]
 8006054:	4313      	orrs	r3, r2
 8006056:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	695b      	ldr	r3, [r3, #20]
 8006062:	4313      	orrs	r3, r2
 8006064:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	68fa      	ldr	r2, [r7, #12]
 800606a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	689a      	ldr	r2, [r3, #8]
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	681a      	ldr	r2, [r3, #0]
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	4a10      	ldr	r2, [pc, #64]	@ (80060c0 <TIM_Base_SetConfig+0x12c>)
 8006080:	4293      	cmp	r3, r2
 8006082:	d003      	beq.n	800608c <TIM_Base_SetConfig+0xf8>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	4a12      	ldr	r2, [pc, #72]	@ (80060d0 <TIM_Base_SetConfig+0x13c>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d103      	bne.n	8006094 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	691a      	ldr	r2, [r3, #16]
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2201      	movs	r2, #1
 8006098:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	691b      	ldr	r3, [r3, #16]
 800609e:	f003 0301 	and.w	r3, r3, #1
 80060a2:	2b01      	cmp	r3, #1
 80060a4:	d105      	bne.n	80060b2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	691b      	ldr	r3, [r3, #16]
 80060aa:	f023 0201 	bic.w	r2, r3, #1
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	611a      	str	r2, [r3, #16]
  }
}
 80060b2:	bf00      	nop
 80060b4:	3714      	adds	r7, #20
 80060b6:	46bd      	mov	sp, r7
 80060b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060bc:	4770      	bx	lr
 80060be:	bf00      	nop
 80060c0:	40010000 	.word	0x40010000
 80060c4:	40000400 	.word	0x40000400
 80060c8:	40000800 	.word	0x40000800
 80060cc:	40000c00 	.word	0x40000c00
 80060d0:	40010400 	.word	0x40010400
 80060d4:	40014000 	.word	0x40014000
 80060d8:	40014400 	.word	0x40014400
 80060dc:	40014800 	.word	0x40014800
 80060e0:	40001800 	.word	0x40001800
 80060e4:	40001c00 	.word	0x40001c00
 80060e8:	40002000 	.word	0x40002000

080060ec <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80060ec:	b480      	push	{r7}
 80060ee:	b083      	sub	sp, #12
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80060f4:	bf00      	nop
 80060f6:	370c      	adds	r7, #12
 80060f8:	46bd      	mov	sp, r7
 80060fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fe:	4770      	bx	lr

08006100 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006100:	b480      	push	{r7}
 8006102:	b083      	sub	sp, #12
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006108:	bf00      	nop
 800610a:	370c      	adds	r7, #12
 800610c:	46bd      	mov	sp, r7
 800610e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006112:	4770      	bx	lr

08006114 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006114:	b580      	push	{r7, lr}
 8006116:	b082      	sub	sp, #8
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d101      	bne.n	8006126 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006122:	2301      	movs	r3, #1
 8006124:	e042      	b.n	80061ac <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800612c:	b2db      	uxtb	r3, r3
 800612e:	2b00      	cmp	r3, #0
 8006130:	d106      	bne.n	8006140 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2200      	movs	r2, #0
 8006136:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800613a:	6878      	ldr	r0, [r7, #4]
 800613c:	f7fd fa0c 	bl	8003558 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2224      	movs	r2, #36	@ 0x24
 8006144:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	68da      	ldr	r2, [r3, #12]
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006156:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006158:	6878      	ldr	r0, [r7, #4]
 800615a:	f000 f973 	bl	8006444 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	691a      	ldr	r2, [r3, #16]
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800616c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	695a      	ldr	r2, [r3, #20]
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800617c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	68da      	ldr	r2, [r3, #12]
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800618c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2200      	movs	r2, #0
 8006192:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2220      	movs	r2, #32
 8006198:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2220      	movs	r2, #32
 80061a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2200      	movs	r2, #0
 80061a8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80061aa:	2300      	movs	r3, #0
}
 80061ac:	4618      	mov	r0, r3
 80061ae:	3708      	adds	r7, #8
 80061b0:	46bd      	mov	sp, r7
 80061b2:	bd80      	pop	{r7, pc}

080061b4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	b08a      	sub	sp, #40	@ 0x28
 80061b8:	af02      	add	r7, sp, #8
 80061ba:	60f8      	str	r0, [r7, #12]
 80061bc:	60b9      	str	r1, [r7, #8]
 80061be:	603b      	str	r3, [r7, #0]
 80061c0:	4613      	mov	r3, r2
 80061c2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80061c4:	2300      	movs	r3, #0
 80061c6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80061ce:	b2db      	uxtb	r3, r3
 80061d0:	2b20      	cmp	r3, #32
 80061d2:	d175      	bne.n	80062c0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80061d4:	68bb      	ldr	r3, [r7, #8]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d002      	beq.n	80061e0 <HAL_UART_Transmit+0x2c>
 80061da:	88fb      	ldrh	r3, [r7, #6]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d101      	bne.n	80061e4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80061e0:	2301      	movs	r3, #1
 80061e2:	e06e      	b.n	80062c2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	2200      	movs	r2, #0
 80061e8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	2221      	movs	r2, #33	@ 0x21
 80061ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80061f2:	f7fd fbb7 	bl	8003964 <HAL_GetTick>
 80061f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	88fa      	ldrh	r2, [r7, #6]
 80061fc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	88fa      	ldrh	r2, [r7, #6]
 8006202:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	689b      	ldr	r3, [r3, #8]
 8006208:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800620c:	d108      	bne.n	8006220 <HAL_UART_Transmit+0x6c>
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	691b      	ldr	r3, [r3, #16]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d104      	bne.n	8006220 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006216:	2300      	movs	r3, #0
 8006218:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800621a:	68bb      	ldr	r3, [r7, #8]
 800621c:	61bb      	str	r3, [r7, #24]
 800621e:	e003      	b.n	8006228 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006220:	68bb      	ldr	r3, [r7, #8]
 8006222:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006224:	2300      	movs	r3, #0
 8006226:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006228:	e02e      	b.n	8006288 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	9300      	str	r3, [sp, #0]
 800622e:	697b      	ldr	r3, [r7, #20]
 8006230:	2200      	movs	r2, #0
 8006232:	2180      	movs	r1, #128	@ 0x80
 8006234:	68f8      	ldr	r0, [r7, #12]
 8006236:	f000 f848 	bl	80062ca <UART_WaitOnFlagUntilTimeout>
 800623a:	4603      	mov	r3, r0
 800623c:	2b00      	cmp	r3, #0
 800623e:	d005      	beq.n	800624c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	2220      	movs	r2, #32
 8006244:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006248:	2303      	movs	r3, #3
 800624a:	e03a      	b.n	80062c2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800624c:	69fb      	ldr	r3, [r7, #28]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d10b      	bne.n	800626a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006252:	69bb      	ldr	r3, [r7, #24]
 8006254:	881b      	ldrh	r3, [r3, #0]
 8006256:	461a      	mov	r2, r3
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006260:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006262:	69bb      	ldr	r3, [r7, #24]
 8006264:	3302      	adds	r3, #2
 8006266:	61bb      	str	r3, [r7, #24]
 8006268:	e007      	b.n	800627a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800626a:	69fb      	ldr	r3, [r7, #28]
 800626c:	781a      	ldrb	r2, [r3, #0]
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006274:	69fb      	ldr	r3, [r7, #28]
 8006276:	3301      	adds	r3, #1
 8006278:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800627e:	b29b      	uxth	r3, r3
 8006280:	3b01      	subs	r3, #1
 8006282:	b29a      	uxth	r2, r3
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800628c:	b29b      	uxth	r3, r3
 800628e:	2b00      	cmp	r3, #0
 8006290:	d1cb      	bne.n	800622a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	9300      	str	r3, [sp, #0]
 8006296:	697b      	ldr	r3, [r7, #20]
 8006298:	2200      	movs	r2, #0
 800629a:	2140      	movs	r1, #64	@ 0x40
 800629c:	68f8      	ldr	r0, [r7, #12]
 800629e:	f000 f814 	bl	80062ca <UART_WaitOnFlagUntilTimeout>
 80062a2:	4603      	mov	r3, r0
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d005      	beq.n	80062b4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	2220      	movs	r2, #32
 80062ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80062b0:	2303      	movs	r3, #3
 80062b2:	e006      	b.n	80062c2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	2220      	movs	r2, #32
 80062b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80062bc:	2300      	movs	r3, #0
 80062be:	e000      	b.n	80062c2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80062c0:	2302      	movs	r3, #2
  }
}
 80062c2:	4618      	mov	r0, r3
 80062c4:	3720      	adds	r7, #32
 80062c6:	46bd      	mov	sp, r7
 80062c8:	bd80      	pop	{r7, pc}

080062ca <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80062ca:	b580      	push	{r7, lr}
 80062cc:	b086      	sub	sp, #24
 80062ce:	af00      	add	r7, sp, #0
 80062d0:	60f8      	str	r0, [r7, #12]
 80062d2:	60b9      	str	r1, [r7, #8]
 80062d4:	603b      	str	r3, [r7, #0]
 80062d6:	4613      	mov	r3, r2
 80062d8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062da:	e03b      	b.n	8006354 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062dc:	6a3b      	ldr	r3, [r7, #32]
 80062de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062e2:	d037      	beq.n	8006354 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062e4:	f7fd fb3e 	bl	8003964 <HAL_GetTick>
 80062e8:	4602      	mov	r2, r0
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	1ad3      	subs	r3, r2, r3
 80062ee:	6a3a      	ldr	r2, [r7, #32]
 80062f0:	429a      	cmp	r2, r3
 80062f2:	d302      	bcc.n	80062fa <UART_WaitOnFlagUntilTimeout+0x30>
 80062f4:	6a3b      	ldr	r3, [r7, #32]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d101      	bne.n	80062fe <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80062fa:	2303      	movs	r3, #3
 80062fc:	e03a      	b.n	8006374 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	68db      	ldr	r3, [r3, #12]
 8006304:	f003 0304 	and.w	r3, r3, #4
 8006308:	2b00      	cmp	r3, #0
 800630a:	d023      	beq.n	8006354 <UART_WaitOnFlagUntilTimeout+0x8a>
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	2b80      	cmp	r3, #128	@ 0x80
 8006310:	d020      	beq.n	8006354 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006312:	68bb      	ldr	r3, [r7, #8]
 8006314:	2b40      	cmp	r3, #64	@ 0x40
 8006316:	d01d      	beq.n	8006354 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f003 0308 	and.w	r3, r3, #8
 8006322:	2b08      	cmp	r3, #8
 8006324:	d116      	bne.n	8006354 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006326:	2300      	movs	r3, #0
 8006328:	617b      	str	r3, [r7, #20]
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	617b      	str	r3, [r7, #20]
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	685b      	ldr	r3, [r3, #4]
 8006338:	617b      	str	r3, [r7, #20]
 800633a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800633c:	68f8      	ldr	r0, [r7, #12]
 800633e:	f000 f81d 	bl	800637c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	2208      	movs	r2, #8
 8006346:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	2200      	movs	r2, #0
 800634c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006350:	2301      	movs	r3, #1
 8006352:	e00f      	b.n	8006374 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	681a      	ldr	r2, [r3, #0]
 800635a:	68bb      	ldr	r3, [r7, #8]
 800635c:	4013      	ands	r3, r2
 800635e:	68ba      	ldr	r2, [r7, #8]
 8006360:	429a      	cmp	r2, r3
 8006362:	bf0c      	ite	eq
 8006364:	2301      	moveq	r3, #1
 8006366:	2300      	movne	r3, #0
 8006368:	b2db      	uxtb	r3, r3
 800636a:	461a      	mov	r2, r3
 800636c:	79fb      	ldrb	r3, [r7, #7]
 800636e:	429a      	cmp	r2, r3
 8006370:	d0b4      	beq.n	80062dc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006372:	2300      	movs	r3, #0
}
 8006374:	4618      	mov	r0, r3
 8006376:	3718      	adds	r7, #24
 8006378:	46bd      	mov	sp, r7
 800637a:	bd80      	pop	{r7, pc}

0800637c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800637c:	b480      	push	{r7}
 800637e:	b095      	sub	sp, #84	@ 0x54
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	330c      	adds	r3, #12
 800638a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800638c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800638e:	e853 3f00 	ldrex	r3, [r3]
 8006392:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006396:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800639a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	330c      	adds	r3, #12
 80063a2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80063a4:	643a      	str	r2, [r7, #64]	@ 0x40
 80063a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063a8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80063aa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80063ac:	e841 2300 	strex	r3, r2, [r1]
 80063b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80063b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d1e5      	bne.n	8006384 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	3314      	adds	r3, #20
 80063be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063c0:	6a3b      	ldr	r3, [r7, #32]
 80063c2:	e853 3f00 	ldrex	r3, [r3]
 80063c6:	61fb      	str	r3, [r7, #28]
   return(result);
 80063c8:	69fb      	ldr	r3, [r7, #28]
 80063ca:	f023 0301 	bic.w	r3, r3, #1
 80063ce:	64bb      	str	r3, [r7, #72]	@ 0x48
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	3314      	adds	r3, #20
 80063d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80063d8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80063da:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80063de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80063e0:	e841 2300 	strex	r3, r2, [r1]
 80063e4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80063e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d1e5      	bne.n	80063b8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063f0:	2b01      	cmp	r3, #1
 80063f2:	d119      	bne.n	8006428 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	330c      	adds	r3, #12
 80063fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	e853 3f00 	ldrex	r3, [r3]
 8006402:	60bb      	str	r3, [r7, #8]
   return(result);
 8006404:	68bb      	ldr	r3, [r7, #8]
 8006406:	f023 0310 	bic.w	r3, r3, #16
 800640a:	647b      	str	r3, [r7, #68]	@ 0x44
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	330c      	adds	r3, #12
 8006412:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006414:	61ba      	str	r2, [r7, #24]
 8006416:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006418:	6979      	ldr	r1, [r7, #20]
 800641a:	69ba      	ldr	r2, [r7, #24]
 800641c:	e841 2300 	strex	r3, r2, [r1]
 8006420:	613b      	str	r3, [r7, #16]
   return(result);
 8006422:	693b      	ldr	r3, [r7, #16]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d1e5      	bne.n	80063f4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2220      	movs	r2, #32
 800642c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2200      	movs	r2, #0
 8006434:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006436:	bf00      	nop
 8006438:	3754      	adds	r7, #84	@ 0x54
 800643a:	46bd      	mov	sp, r7
 800643c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006440:	4770      	bx	lr
	...

08006444 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006444:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006448:	b0c0      	sub	sp, #256	@ 0x100
 800644a:	af00      	add	r7, sp, #0
 800644c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006450:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	691b      	ldr	r3, [r3, #16]
 8006458:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800645c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006460:	68d9      	ldr	r1, [r3, #12]
 8006462:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006466:	681a      	ldr	r2, [r3, #0]
 8006468:	ea40 0301 	orr.w	r3, r0, r1
 800646c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800646e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006472:	689a      	ldr	r2, [r3, #8]
 8006474:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006478:	691b      	ldr	r3, [r3, #16]
 800647a:	431a      	orrs	r2, r3
 800647c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006480:	695b      	ldr	r3, [r3, #20]
 8006482:	431a      	orrs	r2, r3
 8006484:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006488:	69db      	ldr	r3, [r3, #28]
 800648a:	4313      	orrs	r3, r2
 800648c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006490:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	68db      	ldr	r3, [r3, #12]
 8006498:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800649c:	f021 010c 	bic.w	r1, r1, #12
 80064a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064a4:	681a      	ldr	r2, [r3, #0]
 80064a6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80064aa:	430b      	orrs	r3, r1
 80064ac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80064ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	695b      	ldr	r3, [r3, #20]
 80064b6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80064ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064be:	6999      	ldr	r1, [r3, #24]
 80064c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064c4:	681a      	ldr	r2, [r3, #0]
 80064c6:	ea40 0301 	orr.w	r3, r0, r1
 80064ca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80064cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064d0:	681a      	ldr	r2, [r3, #0]
 80064d2:	4b8f      	ldr	r3, [pc, #572]	@ (8006710 <UART_SetConfig+0x2cc>)
 80064d4:	429a      	cmp	r2, r3
 80064d6:	d005      	beq.n	80064e4 <UART_SetConfig+0xa0>
 80064d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064dc:	681a      	ldr	r2, [r3, #0]
 80064de:	4b8d      	ldr	r3, [pc, #564]	@ (8006714 <UART_SetConfig+0x2d0>)
 80064e0:	429a      	cmp	r2, r3
 80064e2:	d104      	bne.n	80064ee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80064e4:	f7ff fb2e 	bl	8005b44 <HAL_RCC_GetPCLK2Freq>
 80064e8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80064ec:	e003      	b.n	80064f6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80064ee:	f7ff fb15 	bl	8005b1c <HAL_RCC_GetPCLK1Freq>
 80064f2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80064f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064fa:	69db      	ldr	r3, [r3, #28]
 80064fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006500:	f040 810c 	bne.w	800671c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006504:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006508:	2200      	movs	r2, #0
 800650a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800650e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006512:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006516:	4622      	mov	r2, r4
 8006518:	462b      	mov	r3, r5
 800651a:	1891      	adds	r1, r2, r2
 800651c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800651e:	415b      	adcs	r3, r3
 8006520:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006522:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006526:	4621      	mov	r1, r4
 8006528:	eb12 0801 	adds.w	r8, r2, r1
 800652c:	4629      	mov	r1, r5
 800652e:	eb43 0901 	adc.w	r9, r3, r1
 8006532:	f04f 0200 	mov.w	r2, #0
 8006536:	f04f 0300 	mov.w	r3, #0
 800653a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800653e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006542:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006546:	4690      	mov	r8, r2
 8006548:	4699      	mov	r9, r3
 800654a:	4623      	mov	r3, r4
 800654c:	eb18 0303 	adds.w	r3, r8, r3
 8006550:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006554:	462b      	mov	r3, r5
 8006556:	eb49 0303 	adc.w	r3, r9, r3
 800655a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800655e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006562:	685b      	ldr	r3, [r3, #4]
 8006564:	2200      	movs	r2, #0
 8006566:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800656a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800656e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006572:	460b      	mov	r3, r1
 8006574:	18db      	adds	r3, r3, r3
 8006576:	653b      	str	r3, [r7, #80]	@ 0x50
 8006578:	4613      	mov	r3, r2
 800657a:	eb42 0303 	adc.w	r3, r2, r3
 800657e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006580:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006584:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006588:	f7fa fbae 	bl	8000ce8 <__aeabi_uldivmod>
 800658c:	4602      	mov	r2, r0
 800658e:	460b      	mov	r3, r1
 8006590:	4b61      	ldr	r3, [pc, #388]	@ (8006718 <UART_SetConfig+0x2d4>)
 8006592:	fba3 2302 	umull	r2, r3, r3, r2
 8006596:	095b      	lsrs	r3, r3, #5
 8006598:	011c      	lsls	r4, r3, #4
 800659a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800659e:	2200      	movs	r2, #0
 80065a0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80065a4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80065a8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80065ac:	4642      	mov	r2, r8
 80065ae:	464b      	mov	r3, r9
 80065b0:	1891      	adds	r1, r2, r2
 80065b2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80065b4:	415b      	adcs	r3, r3
 80065b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80065b8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80065bc:	4641      	mov	r1, r8
 80065be:	eb12 0a01 	adds.w	sl, r2, r1
 80065c2:	4649      	mov	r1, r9
 80065c4:	eb43 0b01 	adc.w	fp, r3, r1
 80065c8:	f04f 0200 	mov.w	r2, #0
 80065cc:	f04f 0300 	mov.w	r3, #0
 80065d0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80065d4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80065d8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80065dc:	4692      	mov	sl, r2
 80065de:	469b      	mov	fp, r3
 80065e0:	4643      	mov	r3, r8
 80065e2:	eb1a 0303 	adds.w	r3, sl, r3
 80065e6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80065ea:	464b      	mov	r3, r9
 80065ec:	eb4b 0303 	adc.w	r3, fp, r3
 80065f0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80065f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065f8:	685b      	ldr	r3, [r3, #4]
 80065fa:	2200      	movs	r2, #0
 80065fc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006600:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006604:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006608:	460b      	mov	r3, r1
 800660a:	18db      	adds	r3, r3, r3
 800660c:	643b      	str	r3, [r7, #64]	@ 0x40
 800660e:	4613      	mov	r3, r2
 8006610:	eb42 0303 	adc.w	r3, r2, r3
 8006614:	647b      	str	r3, [r7, #68]	@ 0x44
 8006616:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800661a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800661e:	f7fa fb63 	bl	8000ce8 <__aeabi_uldivmod>
 8006622:	4602      	mov	r2, r0
 8006624:	460b      	mov	r3, r1
 8006626:	4611      	mov	r1, r2
 8006628:	4b3b      	ldr	r3, [pc, #236]	@ (8006718 <UART_SetConfig+0x2d4>)
 800662a:	fba3 2301 	umull	r2, r3, r3, r1
 800662e:	095b      	lsrs	r3, r3, #5
 8006630:	2264      	movs	r2, #100	@ 0x64
 8006632:	fb02 f303 	mul.w	r3, r2, r3
 8006636:	1acb      	subs	r3, r1, r3
 8006638:	00db      	lsls	r3, r3, #3
 800663a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800663e:	4b36      	ldr	r3, [pc, #216]	@ (8006718 <UART_SetConfig+0x2d4>)
 8006640:	fba3 2302 	umull	r2, r3, r3, r2
 8006644:	095b      	lsrs	r3, r3, #5
 8006646:	005b      	lsls	r3, r3, #1
 8006648:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800664c:	441c      	add	r4, r3
 800664e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006652:	2200      	movs	r2, #0
 8006654:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006658:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800665c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006660:	4642      	mov	r2, r8
 8006662:	464b      	mov	r3, r9
 8006664:	1891      	adds	r1, r2, r2
 8006666:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006668:	415b      	adcs	r3, r3
 800666a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800666c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006670:	4641      	mov	r1, r8
 8006672:	1851      	adds	r1, r2, r1
 8006674:	6339      	str	r1, [r7, #48]	@ 0x30
 8006676:	4649      	mov	r1, r9
 8006678:	414b      	adcs	r3, r1
 800667a:	637b      	str	r3, [r7, #52]	@ 0x34
 800667c:	f04f 0200 	mov.w	r2, #0
 8006680:	f04f 0300 	mov.w	r3, #0
 8006684:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006688:	4659      	mov	r1, fp
 800668a:	00cb      	lsls	r3, r1, #3
 800668c:	4651      	mov	r1, sl
 800668e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006692:	4651      	mov	r1, sl
 8006694:	00ca      	lsls	r2, r1, #3
 8006696:	4610      	mov	r0, r2
 8006698:	4619      	mov	r1, r3
 800669a:	4603      	mov	r3, r0
 800669c:	4642      	mov	r2, r8
 800669e:	189b      	adds	r3, r3, r2
 80066a0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80066a4:	464b      	mov	r3, r9
 80066a6:	460a      	mov	r2, r1
 80066a8:	eb42 0303 	adc.w	r3, r2, r3
 80066ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80066b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066b4:	685b      	ldr	r3, [r3, #4]
 80066b6:	2200      	movs	r2, #0
 80066b8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80066bc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80066c0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80066c4:	460b      	mov	r3, r1
 80066c6:	18db      	adds	r3, r3, r3
 80066c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80066ca:	4613      	mov	r3, r2
 80066cc:	eb42 0303 	adc.w	r3, r2, r3
 80066d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80066d2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80066d6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80066da:	f7fa fb05 	bl	8000ce8 <__aeabi_uldivmod>
 80066de:	4602      	mov	r2, r0
 80066e0:	460b      	mov	r3, r1
 80066e2:	4b0d      	ldr	r3, [pc, #52]	@ (8006718 <UART_SetConfig+0x2d4>)
 80066e4:	fba3 1302 	umull	r1, r3, r3, r2
 80066e8:	095b      	lsrs	r3, r3, #5
 80066ea:	2164      	movs	r1, #100	@ 0x64
 80066ec:	fb01 f303 	mul.w	r3, r1, r3
 80066f0:	1ad3      	subs	r3, r2, r3
 80066f2:	00db      	lsls	r3, r3, #3
 80066f4:	3332      	adds	r3, #50	@ 0x32
 80066f6:	4a08      	ldr	r2, [pc, #32]	@ (8006718 <UART_SetConfig+0x2d4>)
 80066f8:	fba2 2303 	umull	r2, r3, r2, r3
 80066fc:	095b      	lsrs	r3, r3, #5
 80066fe:	f003 0207 	and.w	r2, r3, #7
 8006702:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	4422      	add	r2, r4
 800670a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800670c:	e106      	b.n	800691c <UART_SetConfig+0x4d8>
 800670e:	bf00      	nop
 8006710:	40011000 	.word	0x40011000
 8006714:	40011400 	.word	0x40011400
 8006718:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800671c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006720:	2200      	movs	r2, #0
 8006722:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006726:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800672a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800672e:	4642      	mov	r2, r8
 8006730:	464b      	mov	r3, r9
 8006732:	1891      	adds	r1, r2, r2
 8006734:	6239      	str	r1, [r7, #32]
 8006736:	415b      	adcs	r3, r3
 8006738:	627b      	str	r3, [r7, #36]	@ 0x24
 800673a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800673e:	4641      	mov	r1, r8
 8006740:	1854      	adds	r4, r2, r1
 8006742:	4649      	mov	r1, r9
 8006744:	eb43 0501 	adc.w	r5, r3, r1
 8006748:	f04f 0200 	mov.w	r2, #0
 800674c:	f04f 0300 	mov.w	r3, #0
 8006750:	00eb      	lsls	r3, r5, #3
 8006752:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006756:	00e2      	lsls	r2, r4, #3
 8006758:	4614      	mov	r4, r2
 800675a:	461d      	mov	r5, r3
 800675c:	4643      	mov	r3, r8
 800675e:	18e3      	adds	r3, r4, r3
 8006760:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006764:	464b      	mov	r3, r9
 8006766:	eb45 0303 	adc.w	r3, r5, r3
 800676a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800676e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006772:	685b      	ldr	r3, [r3, #4]
 8006774:	2200      	movs	r2, #0
 8006776:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800677a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800677e:	f04f 0200 	mov.w	r2, #0
 8006782:	f04f 0300 	mov.w	r3, #0
 8006786:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800678a:	4629      	mov	r1, r5
 800678c:	008b      	lsls	r3, r1, #2
 800678e:	4621      	mov	r1, r4
 8006790:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006794:	4621      	mov	r1, r4
 8006796:	008a      	lsls	r2, r1, #2
 8006798:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800679c:	f7fa faa4 	bl	8000ce8 <__aeabi_uldivmod>
 80067a0:	4602      	mov	r2, r0
 80067a2:	460b      	mov	r3, r1
 80067a4:	4b60      	ldr	r3, [pc, #384]	@ (8006928 <UART_SetConfig+0x4e4>)
 80067a6:	fba3 2302 	umull	r2, r3, r3, r2
 80067aa:	095b      	lsrs	r3, r3, #5
 80067ac:	011c      	lsls	r4, r3, #4
 80067ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80067b2:	2200      	movs	r2, #0
 80067b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80067b8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80067bc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80067c0:	4642      	mov	r2, r8
 80067c2:	464b      	mov	r3, r9
 80067c4:	1891      	adds	r1, r2, r2
 80067c6:	61b9      	str	r1, [r7, #24]
 80067c8:	415b      	adcs	r3, r3
 80067ca:	61fb      	str	r3, [r7, #28]
 80067cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80067d0:	4641      	mov	r1, r8
 80067d2:	1851      	adds	r1, r2, r1
 80067d4:	6139      	str	r1, [r7, #16]
 80067d6:	4649      	mov	r1, r9
 80067d8:	414b      	adcs	r3, r1
 80067da:	617b      	str	r3, [r7, #20]
 80067dc:	f04f 0200 	mov.w	r2, #0
 80067e0:	f04f 0300 	mov.w	r3, #0
 80067e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80067e8:	4659      	mov	r1, fp
 80067ea:	00cb      	lsls	r3, r1, #3
 80067ec:	4651      	mov	r1, sl
 80067ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80067f2:	4651      	mov	r1, sl
 80067f4:	00ca      	lsls	r2, r1, #3
 80067f6:	4610      	mov	r0, r2
 80067f8:	4619      	mov	r1, r3
 80067fa:	4603      	mov	r3, r0
 80067fc:	4642      	mov	r2, r8
 80067fe:	189b      	adds	r3, r3, r2
 8006800:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006804:	464b      	mov	r3, r9
 8006806:	460a      	mov	r2, r1
 8006808:	eb42 0303 	adc.w	r3, r2, r3
 800680c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006810:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006814:	685b      	ldr	r3, [r3, #4]
 8006816:	2200      	movs	r2, #0
 8006818:	67bb      	str	r3, [r7, #120]	@ 0x78
 800681a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800681c:	f04f 0200 	mov.w	r2, #0
 8006820:	f04f 0300 	mov.w	r3, #0
 8006824:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006828:	4649      	mov	r1, r9
 800682a:	008b      	lsls	r3, r1, #2
 800682c:	4641      	mov	r1, r8
 800682e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006832:	4641      	mov	r1, r8
 8006834:	008a      	lsls	r2, r1, #2
 8006836:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800683a:	f7fa fa55 	bl	8000ce8 <__aeabi_uldivmod>
 800683e:	4602      	mov	r2, r0
 8006840:	460b      	mov	r3, r1
 8006842:	4611      	mov	r1, r2
 8006844:	4b38      	ldr	r3, [pc, #224]	@ (8006928 <UART_SetConfig+0x4e4>)
 8006846:	fba3 2301 	umull	r2, r3, r3, r1
 800684a:	095b      	lsrs	r3, r3, #5
 800684c:	2264      	movs	r2, #100	@ 0x64
 800684e:	fb02 f303 	mul.w	r3, r2, r3
 8006852:	1acb      	subs	r3, r1, r3
 8006854:	011b      	lsls	r3, r3, #4
 8006856:	3332      	adds	r3, #50	@ 0x32
 8006858:	4a33      	ldr	r2, [pc, #204]	@ (8006928 <UART_SetConfig+0x4e4>)
 800685a:	fba2 2303 	umull	r2, r3, r2, r3
 800685e:	095b      	lsrs	r3, r3, #5
 8006860:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006864:	441c      	add	r4, r3
 8006866:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800686a:	2200      	movs	r2, #0
 800686c:	673b      	str	r3, [r7, #112]	@ 0x70
 800686e:	677a      	str	r2, [r7, #116]	@ 0x74
 8006870:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006874:	4642      	mov	r2, r8
 8006876:	464b      	mov	r3, r9
 8006878:	1891      	adds	r1, r2, r2
 800687a:	60b9      	str	r1, [r7, #8]
 800687c:	415b      	adcs	r3, r3
 800687e:	60fb      	str	r3, [r7, #12]
 8006880:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006884:	4641      	mov	r1, r8
 8006886:	1851      	adds	r1, r2, r1
 8006888:	6039      	str	r1, [r7, #0]
 800688a:	4649      	mov	r1, r9
 800688c:	414b      	adcs	r3, r1
 800688e:	607b      	str	r3, [r7, #4]
 8006890:	f04f 0200 	mov.w	r2, #0
 8006894:	f04f 0300 	mov.w	r3, #0
 8006898:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800689c:	4659      	mov	r1, fp
 800689e:	00cb      	lsls	r3, r1, #3
 80068a0:	4651      	mov	r1, sl
 80068a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80068a6:	4651      	mov	r1, sl
 80068a8:	00ca      	lsls	r2, r1, #3
 80068aa:	4610      	mov	r0, r2
 80068ac:	4619      	mov	r1, r3
 80068ae:	4603      	mov	r3, r0
 80068b0:	4642      	mov	r2, r8
 80068b2:	189b      	adds	r3, r3, r2
 80068b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80068b6:	464b      	mov	r3, r9
 80068b8:	460a      	mov	r2, r1
 80068ba:	eb42 0303 	adc.w	r3, r2, r3
 80068be:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80068c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068c4:	685b      	ldr	r3, [r3, #4]
 80068c6:	2200      	movs	r2, #0
 80068c8:	663b      	str	r3, [r7, #96]	@ 0x60
 80068ca:	667a      	str	r2, [r7, #100]	@ 0x64
 80068cc:	f04f 0200 	mov.w	r2, #0
 80068d0:	f04f 0300 	mov.w	r3, #0
 80068d4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80068d8:	4649      	mov	r1, r9
 80068da:	008b      	lsls	r3, r1, #2
 80068dc:	4641      	mov	r1, r8
 80068de:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80068e2:	4641      	mov	r1, r8
 80068e4:	008a      	lsls	r2, r1, #2
 80068e6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80068ea:	f7fa f9fd 	bl	8000ce8 <__aeabi_uldivmod>
 80068ee:	4602      	mov	r2, r0
 80068f0:	460b      	mov	r3, r1
 80068f2:	4b0d      	ldr	r3, [pc, #52]	@ (8006928 <UART_SetConfig+0x4e4>)
 80068f4:	fba3 1302 	umull	r1, r3, r3, r2
 80068f8:	095b      	lsrs	r3, r3, #5
 80068fa:	2164      	movs	r1, #100	@ 0x64
 80068fc:	fb01 f303 	mul.w	r3, r1, r3
 8006900:	1ad3      	subs	r3, r2, r3
 8006902:	011b      	lsls	r3, r3, #4
 8006904:	3332      	adds	r3, #50	@ 0x32
 8006906:	4a08      	ldr	r2, [pc, #32]	@ (8006928 <UART_SetConfig+0x4e4>)
 8006908:	fba2 2303 	umull	r2, r3, r2, r3
 800690c:	095b      	lsrs	r3, r3, #5
 800690e:	f003 020f 	and.w	r2, r3, #15
 8006912:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	4422      	add	r2, r4
 800691a:	609a      	str	r2, [r3, #8]
}
 800691c:	bf00      	nop
 800691e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006922:	46bd      	mov	sp, r7
 8006924:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006928:	51eb851f 	.word	0x51eb851f

0800692c <__NVIC_SetPriority>:
{
 800692c:	b480      	push	{r7}
 800692e:	b083      	sub	sp, #12
 8006930:	af00      	add	r7, sp, #0
 8006932:	4603      	mov	r3, r0
 8006934:	6039      	str	r1, [r7, #0]
 8006936:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006938:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800693c:	2b00      	cmp	r3, #0
 800693e:	db0a      	blt.n	8006956 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	b2da      	uxtb	r2, r3
 8006944:	490c      	ldr	r1, [pc, #48]	@ (8006978 <__NVIC_SetPriority+0x4c>)
 8006946:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800694a:	0112      	lsls	r2, r2, #4
 800694c:	b2d2      	uxtb	r2, r2
 800694e:	440b      	add	r3, r1
 8006950:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006954:	e00a      	b.n	800696c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	b2da      	uxtb	r2, r3
 800695a:	4908      	ldr	r1, [pc, #32]	@ (800697c <__NVIC_SetPriority+0x50>)
 800695c:	79fb      	ldrb	r3, [r7, #7]
 800695e:	f003 030f 	and.w	r3, r3, #15
 8006962:	3b04      	subs	r3, #4
 8006964:	0112      	lsls	r2, r2, #4
 8006966:	b2d2      	uxtb	r2, r2
 8006968:	440b      	add	r3, r1
 800696a:	761a      	strb	r2, [r3, #24]
}
 800696c:	bf00      	nop
 800696e:	370c      	adds	r7, #12
 8006970:	46bd      	mov	sp, r7
 8006972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006976:	4770      	bx	lr
 8006978:	e000e100 	.word	0xe000e100
 800697c:	e000ed00 	.word	0xe000ed00

08006980 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006980:	b580      	push	{r7, lr}
 8006982:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006984:	4b05      	ldr	r3, [pc, #20]	@ (800699c <SysTick_Handler+0x1c>)
 8006986:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006988:	f001 ff06 	bl	8008798 <xTaskGetSchedulerState>
 800698c:	4603      	mov	r3, r0
 800698e:	2b01      	cmp	r3, #1
 8006990:	d001      	beq.n	8006996 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8006992:	f002 fd01 	bl	8009398 <xPortSysTickHandler>
  }
}
 8006996:	bf00      	nop
 8006998:	bd80      	pop	{r7, pc}
 800699a:	bf00      	nop
 800699c:	e000e010 	.word	0xe000e010

080069a0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80069a0:	b580      	push	{r7, lr}
 80069a2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80069a4:	2100      	movs	r1, #0
 80069a6:	f06f 0004 	mvn.w	r0, #4
 80069aa:	f7ff ffbf 	bl	800692c <__NVIC_SetPriority>
#endif
}
 80069ae:	bf00      	nop
 80069b0:	bd80      	pop	{r7, pc}
	...

080069b4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80069b4:	b480      	push	{r7}
 80069b6:	b083      	sub	sp, #12
 80069b8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80069ba:	f3ef 8305 	mrs	r3, IPSR
 80069be:	603b      	str	r3, [r7, #0]
  return(result);
 80069c0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d003      	beq.n	80069ce <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80069c6:	f06f 0305 	mvn.w	r3, #5
 80069ca:	607b      	str	r3, [r7, #4]
 80069cc:	e00c      	b.n	80069e8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80069ce:	4b0a      	ldr	r3, [pc, #40]	@ (80069f8 <osKernelInitialize+0x44>)
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d105      	bne.n	80069e2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80069d6:	4b08      	ldr	r3, [pc, #32]	@ (80069f8 <osKernelInitialize+0x44>)
 80069d8:	2201      	movs	r2, #1
 80069da:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80069dc:	2300      	movs	r3, #0
 80069de:	607b      	str	r3, [r7, #4]
 80069e0:	e002      	b.n	80069e8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80069e2:	f04f 33ff 	mov.w	r3, #4294967295
 80069e6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80069e8:	687b      	ldr	r3, [r7, #4]
}
 80069ea:	4618      	mov	r0, r3
 80069ec:	370c      	adds	r7, #12
 80069ee:	46bd      	mov	sp, r7
 80069f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f4:	4770      	bx	lr
 80069f6:	bf00      	nop
 80069f8:	20000750 	.word	0x20000750

080069fc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80069fc:	b580      	push	{r7, lr}
 80069fe:	b082      	sub	sp, #8
 8006a00:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006a02:	f3ef 8305 	mrs	r3, IPSR
 8006a06:	603b      	str	r3, [r7, #0]
  return(result);
 8006a08:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d003      	beq.n	8006a16 <osKernelStart+0x1a>
    stat = osErrorISR;
 8006a0e:	f06f 0305 	mvn.w	r3, #5
 8006a12:	607b      	str	r3, [r7, #4]
 8006a14:	e010      	b.n	8006a38 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006a16:	4b0b      	ldr	r3, [pc, #44]	@ (8006a44 <osKernelStart+0x48>)
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	2b01      	cmp	r3, #1
 8006a1c:	d109      	bne.n	8006a32 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006a1e:	f7ff ffbf 	bl	80069a0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006a22:	4b08      	ldr	r3, [pc, #32]	@ (8006a44 <osKernelStart+0x48>)
 8006a24:	2202      	movs	r2, #2
 8006a26:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006a28:	f001 fa68 	bl	8007efc <vTaskStartScheduler>
      stat = osOK;
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	607b      	str	r3, [r7, #4]
 8006a30:	e002      	b.n	8006a38 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006a32:	f04f 33ff 	mov.w	r3, #4294967295
 8006a36:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006a38:	687b      	ldr	r3, [r7, #4]
}
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	3708      	adds	r7, #8
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	bd80      	pop	{r7, pc}
 8006a42:	bf00      	nop
 8006a44:	20000750 	.word	0x20000750

08006a48 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b08e      	sub	sp, #56	@ 0x38
 8006a4c:	af04      	add	r7, sp, #16
 8006a4e:	60f8      	str	r0, [r7, #12]
 8006a50:	60b9      	str	r1, [r7, #8]
 8006a52:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006a54:	2300      	movs	r3, #0
 8006a56:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006a58:	f3ef 8305 	mrs	r3, IPSR
 8006a5c:	617b      	str	r3, [r7, #20]
  return(result);
 8006a5e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d17e      	bne.n	8006b62 <osThreadNew+0x11a>
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d07b      	beq.n	8006b62 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006a6a:	2380      	movs	r3, #128	@ 0x80
 8006a6c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006a6e:	2318      	movs	r3, #24
 8006a70:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006a72:	2300      	movs	r3, #0
 8006a74:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8006a76:	f04f 33ff 	mov.w	r3, #4294967295
 8006a7a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d045      	beq.n	8006b0e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d002      	beq.n	8006a90 <osThreadNew+0x48>
        name = attr->name;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	699b      	ldr	r3, [r3, #24]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d002      	beq.n	8006a9e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	699b      	ldr	r3, [r3, #24]
 8006a9c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006a9e:	69fb      	ldr	r3, [r7, #28]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d008      	beq.n	8006ab6 <osThreadNew+0x6e>
 8006aa4:	69fb      	ldr	r3, [r7, #28]
 8006aa6:	2b38      	cmp	r3, #56	@ 0x38
 8006aa8:	d805      	bhi.n	8006ab6 <osThreadNew+0x6e>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	685b      	ldr	r3, [r3, #4]
 8006aae:	f003 0301 	and.w	r3, r3, #1
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d001      	beq.n	8006aba <osThreadNew+0x72>
        return (NULL);
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	e054      	b.n	8006b64 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	695b      	ldr	r3, [r3, #20]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d003      	beq.n	8006aca <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	695b      	ldr	r3, [r3, #20]
 8006ac6:	089b      	lsrs	r3, r3, #2
 8006ac8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	689b      	ldr	r3, [r3, #8]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d00e      	beq.n	8006af0 <osThreadNew+0xa8>
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	68db      	ldr	r3, [r3, #12]
 8006ad6:	2b5b      	cmp	r3, #91	@ 0x5b
 8006ad8:	d90a      	bls.n	8006af0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d006      	beq.n	8006af0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	695b      	ldr	r3, [r3, #20]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d002      	beq.n	8006af0 <osThreadNew+0xa8>
        mem = 1;
 8006aea:	2301      	movs	r3, #1
 8006aec:	61bb      	str	r3, [r7, #24]
 8006aee:	e010      	b.n	8006b12 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	689b      	ldr	r3, [r3, #8]
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d10c      	bne.n	8006b12 <osThreadNew+0xca>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	68db      	ldr	r3, [r3, #12]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d108      	bne.n	8006b12 <osThreadNew+0xca>
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	691b      	ldr	r3, [r3, #16]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d104      	bne.n	8006b12 <osThreadNew+0xca>
          mem = 0;
 8006b08:	2300      	movs	r3, #0
 8006b0a:	61bb      	str	r3, [r7, #24]
 8006b0c:	e001      	b.n	8006b12 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006b0e:	2300      	movs	r3, #0
 8006b10:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006b12:	69bb      	ldr	r3, [r7, #24]
 8006b14:	2b01      	cmp	r3, #1
 8006b16:	d110      	bne.n	8006b3a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006b1c:	687a      	ldr	r2, [r7, #4]
 8006b1e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006b20:	9202      	str	r2, [sp, #8]
 8006b22:	9301      	str	r3, [sp, #4]
 8006b24:	69fb      	ldr	r3, [r7, #28]
 8006b26:	9300      	str	r3, [sp, #0]
 8006b28:	68bb      	ldr	r3, [r7, #8]
 8006b2a:	6a3a      	ldr	r2, [r7, #32]
 8006b2c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006b2e:	68f8      	ldr	r0, [r7, #12]
 8006b30:	f001 f808 	bl	8007b44 <xTaskCreateStatic>
 8006b34:	4603      	mov	r3, r0
 8006b36:	613b      	str	r3, [r7, #16]
 8006b38:	e013      	b.n	8006b62 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006b3a:	69bb      	ldr	r3, [r7, #24]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d110      	bne.n	8006b62 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006b40:	6a3b      	ldr	r3, [r7, #32]
 8006b42:	b29a      	uxth	r2, r3
 8006b44:	f107 0310 	add.w	r3, r7, #16
 8006b48:	9301      	str	r3, [sp, #4]
 8006b4a:	69fb      	ldr	r3, [r7, #28]
 8006b4c:	9300      	str	r3, [sp, #0]
 8006b4e:	68bb      	ldr	r3, [r7, #8]
 8006b50:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006b52:	68f8      	ldr	r0, [r7, #12]
 8006b54:	f001 f856 	bl	8007c04 <xTaskCreate>
 8006b58:	4603      	mov	r3, r0
 8006b5a:	2b01      	cmp	r3, #1
 8006b5c:	d001      	beq.n	8006b62 <osThreadNew+0x11a>
            hTask = NULL;
 8006b5e:	2300      	movs	r3, #0
 8006b60:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006b62:	693b      	ldr	r3, [r7, #16]
}
 8006b64:	4618      	mov	r0, r3
 8006b66:	3728      	adds	r7, #40	@ 0x28
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	bd80      	pop	{r7, pc}

08006b6c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b084      	sub	sp, #16
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006b74:	f3ef 8305 	mrs	r3, IPSR
 8006b78:	60bb      	str	r3, [r7, #8]
  return(result);
 8006b7a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d003      	beq.n	8006b88 <osDelay+0x1c>
    stat = osErrorISR;
 8006b80:	f06f 0305 	mvn.w	r3, #5
 8006b84:	60fb      	str	r3, [r7, #12]
 8006b86:	e007      	b.n	8006b98 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006b88:	2300      	movs	r3, #0
 8006b8a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d002      	beq.n	8006b98 <osDelay+0x2c>
      vTaskDelay(ticks);
 8006b92:	6878      	ldr	r0, [r7, #4]
 8006b94:	f001 f97c 	bl	8007e90 <vTaskDelay>
    }
  }

  return (stat);
 8006b98:	68fb      	ldr	r3, [r7, #12]
}
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	3710      	adds	r7, #16
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	bd80      	pop	{r7, pc}

08006ba2 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8006ba2:	b580      	push	{r7, lr}
 8006ba4:	b08a      	sub	sp, #40	@ 0x28
 8006ba6:	af02      	add	r7, sp, #8
 8006ba8:	60f8      	str	r0, [r7, #12]
 8006baa:	60b9      	str	r1, [r7, #8]
 8006bac:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8006bae:	2300      	movs	r3, #0
 8006bb0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006bb2:	f3ef 8305 	mrs	r3, IPSR
 8006bb6:	613b      	str	r3, [r7, #16]
  return(result);
 8006bb8:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d15f      	bne.n	8006c7e <osMessageQueueNew+0xdc>
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d05c      	beq.n	8006c7e <osMessageQueueNew+0xdc>
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d059      	beq.n	8006c7e <osMessageQueueNew+0xdc>
    mem = -1;
 8006bca:	f04f 33ff 	mov.w	r3, #4294967295
 8006bce:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d029      	beq.n	8006c2a <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	689b      	ldr	r3, [r3, #8]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d012      	beq.n	8006c04 <osMessageQueueNew+0x62>
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	68db      	ldr	r3, [r3, #12]
 8006be2:	2b4f      	cmp	r3, #79	@ 0x4f
 8006be4:	d90e      	bls.n	8006c04 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d00a      	beq.n	8006c04 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	695a      	ldr	r2, [r3, #20]
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	68b9      	ldr	r1, [r7, #8]
 8006bf6:	fb01 f303 	mul.w	r3, r1, r3
 8006bfa:	429a      	cmp	r2, r3
 8006bfc:	d302      	bcc.n	8006c04 <osMessageQueueNew+0x62>
        mem = 1;
 8006bfe:	2301      	movs	r3, #1
 8006c00:	61bb      	str	r3, [r7, #24]
 8006c02:	e014      	b.n	8006c2e <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	689b      	ldr	r3, [r3, #8]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d110      	bne.n	8006c2e <osMessageQueueNew+0x8c>
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	68db      	ldr	r3, [r3, #12]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d10c      	bne.n	8006c2e <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d108      	bne.n	8006c2e <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	695b      	ldr	r3, [r3, #20]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d104      	bne.n	8006c2e <osMessageQueueNew+0x8c>
          mem = 0;
 8006c24:	2300      	movs	r3, #0
 8006c26:	61bb      	str	r3, [r7, #24]
 8006c28:	e001      	b.n	8006c2e <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006c2e:	69bb      	ldr	r3, [r7, #24]
 8006c30:	2b01      	cmp	r3, #1
 8006c32:	d10b      	bne.n	8006c4c <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	691a      	ldr	r2, [r3, #16]
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	689b      	ldr	r3, [r3, #8]
 8006c3c:	2100      	movs	r1, #0
 8006c3e:	9100      	str	r1, [sp, #0]
 8006c40:	68b9      	ldr	r1, [r7, #8]
 8006c42:	68f8      	ldr	r0, [r7, #12]
 8006c44:	f000 fa30 	bl	80070a8 <xQueueGenericCreateStatic>
 8006c48:	61f8      	str	r0, [r7, #28]
 8006c4a:	e008      	b.n	8006c5e <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8006c4c:	69bb      	ldr	r3, [r7, #24]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d105      	bne.n	8006c5e <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8006c52:	2200      	movs	r2, #0
 8006c54:	68b9      	ldr	r1, [r7, #8]
 8006c56:	68f8      	ldr	r0, [r7, #12]
 8006c58:	f000 faa3 	bl	80071a2 <xQueueGenericCreate>
 8006c5c:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8006c5e:	69fb      	ldr	r3, [r7, #28]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d00c      	beq.n	8006c7e <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d003      	beq.n	8006c72 <osMessageQueueNew+0xd0>
        name = attr->name;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	617b      	str	r3, [r7, #20]
 8006c70:	e001      	b.n	8006c76 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8006c72:	2300      	movs	r3, #0
 8006c74:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8006c76:	6979      	ldr	r1, [r7, #20]
 8006c78:	69f8      	ldr	r0, [r7, #28]
 8006c7a:	f000 ff05 	bl	8007a88 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8006c7e:	69fb      	ldr	r3, [r7, #28]
}
 8006c80:	4618      	mov	r0, r3
 8006c82:	3720      	adds	r7, #32
 8006c84:	46bd      	mov	sp, r7
 8006c86:	bd80      	pop	{r7, pc}

08006c88 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b088      	sub	sp, #32
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	60f8      	str	r0, [r7, #12]
 8006c90:	60b9      	str	r1, [r7, #8]
 8006c92:	603b      	str	r3, [r7, #0]
 8006c94:	4613      	mov	r3, r2
 8006c96:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006ca0:	f3ef 8305 	mrs	r3, IPSR
 8006ca4:	617b      	str	r3, [r7, #20]
  return(result);
 8006ca6:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d028      	beq.n	8006cfe <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8006cac:	69bb      	ldr	r3, [r7, #24]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d005      	beq.n	8006cbe <osMessageQueuePut+0x36>
 8006cb2:	68bb      	ldr	r3, [r7, #8]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d002      	beq.n	8006cbe <osMessageQueuePut+0x36>
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d003      	beq.n	8006cc6 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8006cbe:	f06f 0303 	mvn.w	r3, #3
 8006cc2:	61fb      	str	r3, [r7, #28]
 8006cc4:	e038      	b.n	8006d38 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8006cca:	f107 0210 	add.w	r2, r7, #16
 8006cce:	2300      	movs	r3, #0
 8006cd0:	68b9      	ldr	r1, [r7, #8]
 8006cd2:	69b8      	ldr	r0, [r7, #24]
 8006cd4:	f000 fbc6 	bl	8007464 <xQueueGenericSendFromISR>
 8006cd8:	4603      	mov	r3, r0
 8006cda:	2b01      	cmp	r3, #1
 8006cdc:	d003      	beq.n	8006ce6 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8006cde:	f06f 0302 	mvn.w	r3, #2
 8006ce2:	61fb      	str	r3, [r7, #28]
 8006ce4:	e028      	b.n	8006d38 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8006ce6:	693b      	ldr	r3, [r7, #16]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d025      	beq.n	8006d38 <osMessageQueuePut+0xb0>
 8006cec:	4b15      	ldr	r3, [pc, #84]	@ (8006d44 <osMessageQueuePut+0xbc>)
 8006cee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006cf2:	601a      	str	r2, [r3, #0]
 8006cf4:	f3bf 8f4f 	dsb	sy
 8006cf8:	f3bf 8f6f 	isb	sy
 8006cfc:	e01c      	b.n	8006d38 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8006cfe:	69bb      	ldr	r3, [r7, #24]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d002      	beq.n	8006d0a <osMessageQueuePut+0x82>
 8006d04:	68bb      	ldr	r3, [r7, #8]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d103      	bne.n	8006d12 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8006d0a:	f06f 0303 	mvn.w	r3, #3
 8006d0e:	61fb      	str	r3, [r7, #28]
 8006d10:	e012      	b.n	8006d38 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8006d12:	2300      	movs	r3, #0
 8006d14:	683a      	ldr	r2, [r7, #0]
 8006d16:	68b9      	ldr	r1, [r7, #8]
 8006d18:	69b8      	ldr	r0, [r7, #24]
 8006d1a:	f000 faa1 	bl	8007260 <xQueueGenericSend>
 8006d1e:	4603      	mov	r3, r0
 8006d20:	2b01      	cmp	r3, #1
 8006d22:	d009      	beq.n	8006d38 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d003      	beq.n	8006d32 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8006d2a:	f06f 0301 	mvn.w	r3, #1
 8006d2e:	61fb      	str	r3, [r7, #28]
 8006d30:	e002      	b.n	8006d38 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8006d32:	f06f 0302 	mvn.w	r3, #2
 8006d36:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8006d38:	69fb      	ldr	r3, [r7, #28]
}
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	3720      	adds	r7, #32
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	bd80      	pop	{r7, pc}
 8006d42:	bf00      	nop
 8006d44:	e000ed04 	.word	0xe000ed04

08006d48 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b088      	sub	sp, #32
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	60f8      	str	r0, [r7, #12]
 8006d50:	60b9      	str	r1, [r7, #8]
 8006d52:	607a      	str	r2, [r7, #4]
 8006d54:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006d5e:	f3ef 8305 	mrs	r3, IPSR
 8006d62:	617b      	str	r3, [r7, #20]
  return(result);
 8006d64:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d028      	beq.n	8006dbc <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8006d6a:	69bb      	ldr	r3, [r7, #24]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d005      	beq.n	8006d7c <osMessageQueueGet+0x34>
 8006d70:	68bb      	ldr	r3, [r7, #8]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d002      	beq.n	8006d7c <osMessageQueueGet+0x34>
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d003      	beq.n	8006d84 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8006d7c:	f06f 0303 	mvn.w	r3, #3
 8006d80:	61fb      	str	r3, [r7, #28]
 8006d82:	e037      	b.n	8006df4 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8006d84:	2300      	movs	r3, #0
 8006d86:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8006d88:	f107 0310 	add.w	r3, r7, #16
 8006d8c:	461a      	mov	r2, r3
 8006d8e:	68b9      	ldr	r1, [r7, #8]
 8006d90:	69b8      	ldr	r0, [r7, #24]
 8006d92:	f000 fce7 	bl	8007764 <xQueueReceiveFromISR>
 8006d96:	4603      	mov	r3, r0
 8006d98:	2b01      	cmp	r3, #1
 8006d9a:	d003      	beq.n	8006da4 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8006d9c:	f06f 0302 	mvn.w	r3, #2
 8006da0:	61fb      	str	r3, [r7, #28]
 8006da2:	e027      	b.n	8006df4 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8006da4:	693b      	ldr	r3, [r7, #16]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d024      	beq.n	8006df4 <osMessageQueueGet+0xac>
 8006daa:	4b15      	ldr	r3, [pc, #84]	@ (8006e00 <osMessageQueueGet+0xb8>)
 8006dac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006db0:	601a      	str	r2, [r3, #0]
 8006db2:	f3bf 8f4f 	dsb	sy
 8006db6:	f3bf 8f6f 	isb	sy
 8006dba:	e01b      	b.n	8006df4 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8006dbc:	69bb      	ldr	r3, [r7, #24]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d002      	beq.n	8006dc8 <osMessageQueueGet+0x80>
 8006dc2:	68bb      	ldr	r3, [r7, #8]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d103      	bne.n	8006dd0 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8006dc8:	f06f 0303 	mvn.w	r3, #3
 8006dcc:	61fb      	str	r3, [r7, #28]
 8006dce:	e011      	b.n	8006df4 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8006dd0:	683a      	ldr	r2, [r7, #0]
 8006dd2:	68b9      	ldr	r1, [r7, #8]
 8006dd4:	69b8      	ldr	r0, [r7, #24]
 8006dd6:	f000 fbe3 	bl	80075a0 <xQueueReceive>
 8006dda:	4603      	mov	r3, r0
 8006ddc:	2b01      	cmp	r3, #1
 8006dde:	d009      	beq.n	8006df4 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8006de0:	683b      	ldr	r3, [r7, #0]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d003      	beq.n	8006dee <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8006de6:	f06f 0301 	mvn.w	r3, #1
 8006dea:	61fb      	str	r3, [r7, #28]
 8006dec:	e002      	b.n	8006df4 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8006dee:	f06f 0302 	mvn.w	r3, #2
 8006df2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8006df4:	69fb      	ldr	r3, [r7, #28]
}
 8006df6:	4618      	mov	r0, r3
 8006df8:	3720      	adds	r7, #32
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	bd80      	pop	{r7, pc}
 8006dfe:	bf00      	nop
 8006e00:	e000ed04 	.word	0xe000ed04

08006e04 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006e04:	b480      	push	{r7}
 8006e06:	b085      	sub	sp, #20
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	60f8      	str	r0, [r7, #12]
 8006e0c:	60b9      	str	r1, [r7, #8]
 8006e0e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	4a07      	ldr	r2, [pc, #28]	@ (8006e30 <vApplicationGetIdleTaskMemory+0x2c>)
 8006e14:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006e16:	68bb      	ldr	r3, [r7, #8]
 8006e18:	4a06      	ldr	r2, [pc, #24]	@ (8006e34 <vApplicationGetIdleTaskMemory+0x30>)
 8006e1a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2280      	movs	r2, #128	@ 0x80
 8006e20:	601a      	str	r2, [r3, #0]
}
 8006e22:	bf00      	nop
 8006e24:	3714      	adds	r7, #20
 8006e26:	46bd      	mov	sp, r7
 8006e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2c:	4770      	bx	lr
 8006e2e:	bf00      	nop
 8006e30:	20000754 	.word	0x20000754
 8006e34:	200007b0 	.word	0x200007b0

08006e38 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006e38:	b480      	push	{r7}
 8006e3a:	b085      	sub	sp, #20
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	60f8      	str	r0, [r7, #12]
 8006e40:	60b9      	str	r1, [r7, #8]
 8006e42:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	4a07      	ldr	r2, [pc, #28]	@ (8006e64 <vApplicationGetTimerTaskMemory+0x2c>)
 8006e48:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006e4a:	68bb      	ldr	r3, [r7, #8]
 8006e4c:	4a06      	ldr	r2, [pc, #24]	@ (8006e68 <vApplicationGetTimerTaskMemory+0x30>)
 8006e4e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006e56:	601a      	str	r2, [r3, #0]
}
 8006e58:	bf00      	nop
 8006e5a:	3714      	adds	r7, #20
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e62:	4770      	bx	lr
 8006e64:	200009b0 	.word	0x200009b0
 8006e68:	20000a0c 	.word	0x20000a0c

08006e6c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006e6c:	b480      	push	{r7}
 8006e6e:	b083      	sub	sp, #12
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	f103 0208 	add.w	r2, r3, #8
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	f04f 32ff 	mov.w	r2, #4294967295
 8006e84:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	f103 0208 	add.w	r2, r3, #8
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	f103 0208 	add.w	r2, r3, #8
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006ea0:	bf00      	nop
 8006ea2:	370c      	adds	r7, #12
 8006ea4:	46bd      	mov	sp, r7
 8006ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eaa:	4770      	bx	lr

08006eac <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006eac:	b480      	push	{r7}
 8006eae:	b083      	sub	sp, #12
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006eba:	bf00      	nop
 8006ebc:	370c      	adds	r7, #12
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec4:	4770      	bx	lr

08006ec6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006ec6:	b480      	push	{r7}
 8006ec8:	b085      	sub	sp, #20
 8006eca:	af00      	add	r7, sp, #0
 8006ecc:	6078      	str	r0, [r7, #4]
 8006ece:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	685b      	ldr	r3, [r3, #4]
 8006ed4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006ed6:	683b      	ldr	r3, [r7, #0]
 8006ed8:	68fa      	ldr	r2, [r7, #12]
 8006eda:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	689a      	ldr	r2, [r3, #8]
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	689b      	ldr	r3, [r3, #8]
 8006ee8:	683a      	ldr	r2, [r7, #0]
 8006eea:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	683a      	ldr	r2, [r7, #0]
 8006ef0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	687a      	ldr	r2, [r7, #4]
 8006ef6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	1c5a      	adds	r2, r3, #1
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	601a      	str	r2, [r3, #0]
}
 8006f02:	bf00      	nop
 8006f04:	3714      	adds	r7, #20
 8006f06:	46bd      	mov	sp, r7
 8006f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0c:	4770      	bx	lr

08006f0e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006f0e:	b480      	push	{r7}
 8006f10:	b085      	sub	sp, #20
 8006f12:	af00      	add	r7, sp, #0
 8006f14:	6078      	str	r0, [r7, #4]
 8006f16:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006f1e:	68bb      	ldr	r3, [r7, #8]
 8006f20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f24:	d103      	bne.n	8006f2e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	691b      	ldr	r3, [r3, #16]
 8006f2a:	60fb      	str	r3, [r7, #12]
 8006f2c:	e00c      	b.n	8006f48 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	3308      	adds	r3, #8
 8006f32:	60fb      	str	r3, [r7, #12]
 8006f34:	e002      	b.n	8006f3c <vListInsert+0x2e>
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	685b      	ldr	r3, [r3, #4]
 8006f3a:	60fb      	str	r3, [r7, #12]
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	685b      	ldr	r3, [r3, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	68ba      	ldr	r2, [r7, #8]
 8006f44:	429a      	cmp	r2, r3
 8006f46:	d2f6      	bcs.n	8006f36 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	685a      	ldr	r2, [r3, #4]
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	685b      	ldr	r3, [r3, #4]
 8006f54:	683a      	ldr	r2, [r7, #0]
 8006f56:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	68fa      	ldr	r2, [r7, #12]
 8006f5c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	683a      	ldr	r2, [r7, #0]
 8006f62:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006f64:	683b      	ldr	r3, [r7, #0]
 8006f66:	687a      	ldr	r2, [r7, #4]
 8006f68:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	1c5a      	adds	r2, r3, #1
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	601a      	str	r2, [r3, #0]
}
 8006f74:	bf00      	nop
 8006f76:	3714      	adds	r7, #20
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7e:	4770      	bx	lr

08006f80 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006f80:	b480      	push	{r7}
 8006f82:	b085      	sub	sp, #20
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	691b      	ldr	r3, [r3, #16]
 8006f8c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	685b      	ldr	r3, [r3, #4]
 8006f92:	687a      	ldr	r2, [r7, #4]
 8006f94:	6892      	ldr	r2, [r2, #8]
 8006f96:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	689b      	ldr	r3, [r3, #8]
 8006f9c:	687a      	ldr	r2, [r7, #4]
 8006f9e:	6852      	ldr	r2, [r2, #4]
 8006fa0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	685b      	ldr	r3, [r3, #4]
 8006fa6:	687a      	ldr	r2, [r7, #4]
 8006fa8:	429a      	cmp	r2, r3
 8006faa:	d103      	bne.n	8006fb4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	689a      	ldr	r2, [r3, #8]
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	1e5a      	subs	r2, r3, #1
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	681b      	ldr	r3, [r3, #0]
}
 8006fc8:	4618      	mov	r0, r3
 8006fca:	3714      	adds	r7, #20
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd2:	4770      	bx	lr

08006fd4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006fd4:	b580      	push	{r7, lr}
 8006fd6:	b084      	sub	sp, #16
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]
 8006fdc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d10b      	bne.n	8007000 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006fe8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fec:	f383 8811 	msr	BASEPRI, r3
 8006ff0:	f3bf 8f6f 	isb	sy
 8006ff4:	f3bf 8f4f 	dsb	sy
 8006ff8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006ffa:	bf00      	nop
 8006ffc:	bf00      	nop
 8006ffe:	e7fd      	b.n	8006ffc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007000:	f002 f93a 	bl	8009278 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	681a      	ldr	r2, [r3, #0]
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800700c:	68f9      	ldr	r1, [r7, #12]
 800700e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007010:	fb01 f303 	mul.w	r3, r1, r3
 8007014:	441a      	add	r2, r3
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	2200      	movs	r2, #0
 800701e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	681a      	ldr	r2, [r3, #0]
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	681a      	ldr	r2, [r3, #0]
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007030:	3b01      	subs	r3, #1
 8007032:	68f9      	ldr	r1, [r7, #12]
 8007034:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007036:	fb01 f303 	mul.w	r3, r1, r3
 800703a:	441a      	add	r2, r3
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	22ff      	movs	r2, #255	@ 0xff
 8007044:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	22ff      	movs	r2, #255	@ 0xff
 800704c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	2b00      	cmp	r3, #0
 8007054:	d114      	bne.n	8007080 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	691b      	ldr	r3, [r3, #16]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d01a      	beq.n	8007094 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	3310      	adds	r3, #16
 8007062:	4618      	mov	r0, r3
 8007064:	f001 f9d8 	bl	8008418 <xTaskRemoveFromEventList>
 8007068:	4603      	mov	r3, r0
 800706a:	2b00      	cmp	r3, #0
 800706c:	d012      	beq.n	8007094 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800706e:	4b0d      	ldr	r3, [pc, #52]	@ (80070a4 <xQueueGenericReset+0xd0>)
 8007070:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007074:	601a      	str	r2, [r3, #0]
 8007076:	f3bf 8f4f 	dsb	sy
 800707a:	f3bf 8f6f 	isb	sy
 800707e:	e009      	b.n	8007094 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	3310      	adds	r3, #16
 8007084:	4618      	mov	r0, r3
 8007086:	f7ff fef1 	bl	8006e6c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	3324      	adds	r3, #36	@ 0x24
 800708e:	4618      	mov	r0, r3
 8007090:	f7ff feec 	bl	8006e6c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007094:	f002 f922 	bl	80092dc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007098:	2301      	movs	r3, #1
}
 800709a:	4618      	mov	r0, r3
 800709c:	3710      	adds	r7, #16
 800709e:	46bd      	mov	sp, r7
 80070a0:	bd80      	pop	{r7, pc}
 80070a2:	bf00      	nop
 80070a4:	e000ed04 	.word	0xe000ed04

080070a8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b08e      	sub	sp, #56	@ 0x38
 80070ac:	af02      	add	r7, sp, #8
 80070ae:	60f8      	str	r0, [r7, #12]
 80070b0:	60b9      	str	r1, [r7, #8]
 80070b2:	607a      	str	r2, [r7, #4]
 80070b4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d10b      	bne.n	80070d4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80070bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070c0:	f383 8811 	msr	BASEPRI, r3
 80070c4:	f3bf 8f6f 	isb	sy
 80070c8:	f3bf 8f4f 	dsb	sy
 80070cc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80070ce:	bf00      	nop
 80070d0:	bf00      	nop
 80070d2:	e7fd      	b.n	80070d0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d10b      	bne.n	80070f2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80070da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070de:	f383 8811 	msr	BASEPRI, r3
 80070e2:	f3bf 8f6f 	isb	sy
 80070e6:	f3bf 8f4f 	dsb	sy
 80070ea:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80070ec:	bf00      	nop
 80070ee:	bf00      	nop
 80070f0:	e7fd      	b.n	80070ee <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d002      	beq.n	80070fe <xQueueGenericCreateStatic+0x56>
 80070f8:	68bb      	ldr	r3, [r7, #8]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d001      	beq.n	8007102 <xQueueGenericCreateStatic+0x5a>
 80070fe:	2301      	movs	r3, #1
 8007100:	e000      	b.n	8007104 <xQueueGenericCreateStatic+0x5c>
 8007102:	2300      	movs	r3, #0
 8007104:	2b00      	cmp	r3, #0
 8007106:	d10b      	bne.n	8007120 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8007108:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800710c:	f383 8811 	msr	BASEPRI, r3
 8007110:	f3bf 8f6f 	isb	sy
 8007114:	f3bf 8f4f 	dsb	sy
 8007118:	623b      	str	r3, [r7, #32]
}
 800711a:	bf00      	nop
 800711c:	bf00      	nop
 800711e:	e7fd      	b.n	800711c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2b00      	cmp	r3, #0
 8007124:	d102      	bne.n	800712c <xQueueGenericCreateStatic+0x84>
 8007126:	68bb      	ldr	r3, [r7, #8]
 8007128:	2b00      	cmp	r3, #0
 800712a:	d101      	bne.n	8007130 <xQueueGenericCreateStatic+0x88>
 800712c:	2301      	movs	r3, #1
 800712e:	e000      	b.n	8007132 <xQueueGenericCreateStatic+0x8a>
 8007130:	2300      	movs	r3, #0
 8007132:	2b00      	cmp	r3, #0
 8007134:	d10b      	bne.n	800714e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8007136:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800713a:	f383 8811 	msr	BASEPRI, r3
 800713e:	f3bf 8f6f 	isb	sy
 8007142:	f3bf 8f4f 	dsb	sy
 8007146:	61fb      	str	r3, [r7, #28]
}
 8007148:	bf00      	nop
 800714a:	bf00      	nop
 800714c:	e7fd      	b.n	800714a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800714e:	2350      	movs	r3, #80	@ 0x50
 8007150:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007152:	697b      	ldr	r3, [r7, #20]
 8007154:	2b50      	cmp	r3, #80	@ 0x50
 8007156:	d00b      	beq.n	8007170 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007158:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800715c:	f383 8811 	msr	BASEPRI, r3
 8007160:	f3bf 8f6f 	isb	sy
 8007164:	f3bf 8f4f 	dsb	sy
 8007168:	61bb      	str	r3, [r7, #24]
}
 800716a:	bf00      	nop
 800716c:	bf00      	nop
 800716e:	e7fd      	b.n	800716c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007170:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007172:	683b      	ldr	r3, [r7, #0]
 8007174:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8007176:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007178:	2b00      	cmp	r3, #0
 800717a:	d00d      	beq.n	8007198 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800717c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800717e:	2201      	movs	r2, #1
 8007180:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007184:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007188:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800718a:	9300      	str	r3, [sp, #0]
 800718c:	4613      	mov	r3, r2
 800718e:	687a      	ldr	r2, [r7, #4]
 8007190:	68b9      	ldr	r1, [r7, #8]
 8007192:	68f8      	ldr	r0, [r7, #12]
 8007194:	f000 f840 	bl	8007218 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007198:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800719a:	4618      	mov	r0, r3
 800719c:	3730      	adds	r7, #48	@ 0x30
 800719e:	46bd      	mov	sp, r7
 80071a0:	bd80      	pop	{r7, pc}

080071a2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80071a2:	b580      	push	{r7, lr}
 80071a4:	b08a      	sub	sp, #40	@ 0x28
 80071a6:	af02      	add	r7, sp, #8
 80071a8:	60f8      	str	r0, [r7, #12]
 80071aa:	60b9      	str	r1, [r7, #8]
 80071ac:	4613      	mov	r3, r2
 80071ae:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d10b      	bne.n	80071ce <xQueueGenericCreate+0x2c>
	__asm volatile
 80071b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071ba:	f383 8811 	msr	BASEPRI, r3
 80071be:	f3bf 8f6f 	isb	sy
 80071c2:	f3bf 8f4f 	dsb	sy
 80071c6:	613b      	str	r3, [r7, #16]
}
 80071c8:	bf00      	nop
 80071ca:	bf00      	nop
 80071cc:	e7fd      	b.n	80071ca <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	68ba      	ldr	r2, [r7, #8]
 80071d2:	fb02 f303 	mul.w	r3, r2, r3
 80071d6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80071d8:	69fb      	ldr	r3, [r7, #28]
 80071da:	3350      	adds	r3, #80	@ 0x50
 80071dc:	4618      	mov	r0, r3
 80071de:	f002 f96d 	bl	80094bc <pvPortMalloc>
 80071e2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80071e4:	69bb      	ldr	r3, [r7, #24]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d011      	beq.n	800720e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80071ea:	69bb      	ldr	r3, [r7, #24]
 80071ec:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80071ee:	697b      	ldr	r3, [r7, #20]
 80071f0:	3350      	adds	r3, #80	@ 0x50
 80071f2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80071f4:	69bb      	ldr	r3, [r7, #24]
 80071f6:	2200      	movs	r2, #0
 80071f8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80071fc:	79fa      	ldrb	r2, [r7, #7]
 80071fe:	69bb      	ldr	r3, [r7, #24]
 8007200:	9300      	str	r3, [sp, #0]
 8007202:	4613      	mov	r3, r2
 8007204:	697a      	ldr	r2, [r7, #20]
 8007206:	68b9      	ldr	r1, [r7, #8]
 8007208:	68f8      	ldr	r0, [r7, #12]
 800720a:	f000 f805 	bl	8007218 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800720e:	69bb      	ldr	r3, [r7, #24]
	}
 8007210:	4618      	mov	r0, r3
 8007212:	3720      	adds	r7, #32
 8007214:	46bd      	mov	sp, r7
 8007216:	bd80      	pop	{r7, pc}

08007218 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007218:	b580      	push	{r7, lr}
 800721a:	b084      	sub	sp, #16
 800721c:	af00      	add	r7, sp, #0
 800721e:	60f8      	str	r0, [r7, #12]
 8007220:	60b9      	str	r1, [r7, #8]
 8007222:	607a      	str	r2, [r7, #4]
 8007224:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007226:	68bb      	ldr	r3, [r7, #8]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d103      	bne.n	8007234 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800722c:	69bb      	ldr	r3, [r7, #24]
 800722e:	69ba      	ldr	r2, [r7, #24]
 8007230:	601a      	str	r2, [r3, #0]
 8007232:	e002      	b.n	800723a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007234:	69bb      	ldr	r3, [r7, #24]
 8007236:	687a      	ldr	r2, [r7, #4]
 8007238:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800723a:	69bb      	ldr	r3, [r7, #24]
 800723c:	68fa      	ldr	r2, [r7, #12]
 800723e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007240:	69bb      	ldr	r3, [r7, #24]
 8007242:	68ba      	ldr	r2, [r7, #8]
 8007244:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007246:	2101      	movs	r1, #1
 8007248:	69b8      	ldr	r0, [r7, #24]
 800724a:	f7ff fec3 	bl	8006fd4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800724e:	69bb      	ldr	r3, [r7, #24]
 8007250:	78fa      	ldrb	r2, [r7, #3]
 8007252:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007256:	bf00      	nop
 8007258:	3710      	adds	r7, #16
 800725a:	46bd      	mov	sp, r7
 800725c:	bd80      	pop	{r7, pc}
	...

08007260 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b08e      	sub	sp, #56	@ 0x38
 8007264:	af00      	add	r7, sp, #0
 8007266:	60f8      	str	r0, [r7, #12]
 8007268:	60b9      	str	r1, [r7, #8]
 800726a:	607a      	str	r2, [r7, #4]
 800726c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800726e:	2300      	movs	r3, #0
 8007270:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007278:	2b00      	cmp	r3, #0
 800727a:	d10b      	bne.n	8007294 <xQueueGenericSend+0x34>
	__asm volatile
 800727c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007280:	f383 8811 	msr	BASEPRI, r3
 8007284:	f3bf 8f6f 	isb	sy
 8007288:	f3bf 8f4f 	dsb	sy
 800728c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800728e:	bf00      	nop
 8007290:	bf00      	nop
 8007292:	e7fd      	b.n	8007290 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007294:	68bb      	ldr	r3, [r7, #8]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d103      	bne.n	80072a2 <xQueueGenericSend+0x42>
 800729a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800729c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d101      	bne.n	80072a6 <xQueueGenericSend+0x46>
 80072a2:	2301      	movs	r3, #1
 80072a4:	e000      	b.n	80072a8 <xQueueGenericSend+0x48>
 80072a6:	2300      	movs	r3, #0
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d10b      	bne.n	80072c4 <xQueueGenericSend+0x64>
	__asm volatile
 80072ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072b0:	f383 8811 	msr	BASEPRI, r3
 80072b4:	f3bf 8f6f 	isb	sy
 80072b8:	f3bf 8f4f 	dsb	sy
 80072bc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80072be:	bf00      	nop
 80072c0:	bf00      	nop
 80072c2:	e7fd      	b.n	80072c0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	2b02      	cmp	r3, #2
 80072c8:	d103      	bne.n	80072d2 <xQueueGenericSend+0x72>
 80072ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072ce:	2b01      	cmp	r3, #1
 80072d0:	d101      	bne.n	80072d6 <xQueueGenericSend+0x76>
 80072d2:	2301      	movs	r3, #1
 80072d4:	e000      	b.n	80072d8 <xQueueGenericSend+0x78>
 80072d6:	2300      	movs	r3, #0
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d10b      	bne.n	80072f4 <xQueueGenericSend+0x94>
	__asm volatile
 80072dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072e0:	f383 8811 	msr	BASEPRI, r3
 80072e4:	f3bf 8f6f 	isb	sy
 80072e8:	f3bf 8f4f 	dsb	sy
 80072ec:	623b      	str	r3, [r7, #32]
}
 80072ee:	bf00      	nop
 80072f0:	bf00      	nop
 80072f2:	e7fd      	b.n	80072f0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80072f4:	f001 fa50 	bl	8008798 <xTaskGetSchedulerState>
 80072f8:	4603      	mov	r3, r0
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d102      	bne.n	8007304 <xQueueGenericSend+0xa4>
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	2b00      	cmp	r3, #0
 8007302:	d101      	bne.n	8007308 <xQueueGenericSend+0xa8>
 8007304:	2301      	movs	r3, #1
 8007306:	e000      	b.n	800730a <xQueueGenericSend+0xaa>
 8007308:	2300      	movs	r3, #0
 800730a:	2b00      	cmp	r3, #0
 800730c:	d10b      	bne.n	8007326 <xQueueGenericSend+0xc6>
	__asm volatile
 800730e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007312:	f383 8811 	msr	BASEPRI, r3
 8007316:	f3bf 8f6f 	isb	sy
 800731a:	f3bf 8f4f 	dsb	sy
 800731e:	61fb      	str	r3, [r7, #28]
}
 8007320:	bf00      	nop
 8007322:	bf00      	nop
 8007324:	e7fd      	b.n	8007322 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007326:	f001 ffa7 	bl	8009278 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800732a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800732c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800732e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007330:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007332:	429a      	cmp	r2, r3
 8007334:	d302      	bcc.n	800733c <xQueueGenericSend+0xdc>
 8007336:	683b      	ldr	r3, [r7, #0]
 8007338:	2b02      	cmp	r3, #2
 800733a:	d129      	bne.n	8007390 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800733c:	683a      	ldr	r2, [r7, #0]
 800733e:	68b9      	ldr	r1, [r7, #8]
 8007340:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007342:	f000 fa91 	bl	8007868 <prvCopyDataToQueue>
 8007346:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007348:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800734a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800734c:	2b00      	cmp	r3, #0
 800734e:	d010      	beq.n	8007372 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007350:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007352:	3324      	adds	r3, #36	@ 0x24
 8007354:	4618      	mov	r0, r3
 8007356:	f001 f85f 	bl	8008418 <xTaskRemoveFromEventList>
 800735a:	4603      	mov	r3, r0
 800735c:	2b00      	cmp	r3, #0
 800735e:	d013      	beq.n	8007388 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007360:	4b3f      	ldr	r3, [pc, #252]	@ (8007460 <xQueueGenericSend+0x200>)
 8007362:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007366:	601a      	str	r2, [r3, #0]
 8007368:	f3bf 8f4f 	dsb	sy
 800736c:	f3bf 8f6f 	isb	sy
 8007370:	e00a      	b.n	8007388 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007372:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007374:	2b00      	cmp	r3, #0
 8007376:	d007      	beq.n	8007388 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007378:	4b39      	ldr	r3, [pc, #228]	@ (8007460 <xQueueGenericSend+0x200>)
 800737a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800737e:	601a      	str	r2, [r3, #0]
 8007380:	f3bf 8f4f 	dsb	sy
 8007384:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007388:	f001 ffa8 	bl	80092dc <vPortExitCritical>
				return pdPASS;
 800738c:	2301      	movs	r3, #1
 800738e:	e063      	b.n	8007458 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2b00      	cmp	r3, #0
 8007394:	d103      	bne.n	800739e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007396:	f001 ffa1 	bl	80092dc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800739a:	2300      	movs	r3, #0
 800739c:	e05c      	b.n	8007458 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800739e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d106      	bne.n	80073b2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80073a4:	f107 0314 	add.w	r3, r7, #20
 80073a8:	4618      	mov	r0, r3
 80073aa:	f001 f899 	bl	80084e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80073ae:	2301      	movs	r3, #1
 80073b0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80073b2:	f001 ff93 	bl	80092dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80073b6:	f000 fe09 	bl	8007fcc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80073ba:	f001 ff5d 	bl	8009278 <vPortEnterCritical>
 80073be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073c0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80073c4:	b25b      	sxtb	r3, r3
 80073c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073ca:	d103      	bne.n	80073d4 <xQueueGenericSend+0x174>
 80073cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073ce:	2200      	movs	r2, #0
 80073d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80073d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073d6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80073da:	b25b      	sxtb	r3, r3
 80073dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073e0:	d103      	bne.n	80073ea <xQueueGenericSend+0x18a>
 80073e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073e4:	2200      	movs	r2, #0
 80073e6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80073ea:	f001 ff77 	bl	80092dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80073ee:	1d3a      	adds	r2, r7, #4
 80073f0:	f107 0314 	add.w	r3, r7, #20
 80073f4:	4611      	mov	r1, r2
 80073f6:	4618      	mov	r0, r3
 80073f8:	f001 f888 	bl	800850c <xTaskCheckForTimeOut>
 80073fc:	4603      	mov	r3, r0
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d124      	bne.n	800744c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007402:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007404:	f000 fb28 	bl	8007a58 <prvIsQueueFull>
 8007408:	4603      	mov	r3, r0
 800740a:	2b00      	cmp	r3, #0
 800740c:	d018      	beq.n	8007440 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800740e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007410:	3310      	adds	r3, #16
 8007412:	687a      	ldr	r2, [r7, #4]
 8007414:	4611      	mov	r1, r2
 8007416:	4618      	mov	r0, r3
 8007418:	f000 ffac 	bl	8008374 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800741c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800741e:	f000 fab3 	bl	8007988 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007422:	f000 fde1 	bl	8007fe8 <xTaskResumeAll>
 8007426:	4603      	mov	r3, r0
 8007428:	2b00      	cmp	r3, #0
 800742a:	f47f af7c 	bne.w	8007326 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800742e:	4b0c      	ldr	r3, [pc, #48]	@ (8007460 <xQueueGenericSend+0x200>)
 8007430:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007434:	601a      	str	r2, [r3, #0]
 8007436:	f3bf 8f4f 	dsb	sy
 800743a:	f3bf 8f6f 	isb	sy
 800743e:	e772      	b.n	8007326 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007440:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007442:	f000 faa1 	bl	8007988 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007446:	f000 fdcf 	bl	8007fe8 <xTaskResumeAll>
 800744a:	e76c      	b.n	8007326 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800744c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800744e:	f000 fa9b 	bl	8007988 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007452:	f000 fdc9 	bl	8007fe8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007456:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007458:	4618      	mov	r0, r3
 800745a:	3738      	adds	r7, #56	@ 0x38
 800745c:	46bd      	mov	sp, r7
 800745e:	bd80      	pop	{r7, pc}
 8007460:	e000ed04 	.word	0xe000ed04

08007464 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007464:	b580      	push	{r7, lr}
 8007466:	b090      	sub	sp, #64	@ 0x40
 8007468:	af00      	add	r7, sp, #0
 800746a:	60f8      	str	r0, [r7, #12]
 800746c:	60b9      	str	r1, [r7, #8]
 800746e:	607a      	str	r2, [r7, #4]
 8007470:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007476:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007478:	2b00      	cmp	r3, #0
 800747a:	d10b      	bne.n	8007494 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800747c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007480:	f383 8811 	msr	BASEPRI, r3
 8007484:	f3bf 8f6f 	isb	sy
 8007488:	f3bf 8f4f 	dsb	sy
 800748c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800748e:	bf00      	nop
 8007490:	bf00      	nop
 8007492:	e7fd      	b.n	8007490 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007494:	68bb      	ldr	r3, [r7, #8]
 8007496:	2b00      	cmp	r3, #0
 8007498:	d103      	bne.n	80074a2 <xQueueGenericSendFromISR+0x3e>
 800749a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800749c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d101      	bne.n	80074a6 <xQueueGenericSendFromISR+0x42>
 80074a2:	2301      	movs	r3, #1
 80074a4:	e000      	b.n	80074a8 <xQueueGenericSendFromISR+0x44>
 80074a6:	2300      	movs	r3, #0
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d10b      	bne.n	80074c4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80074ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074b0:	f383 8811 	msr	BASEPRI, r3
 80074b4:	f3bf 8f6f 	isb	sy
 80074b8:	f3bf 8f4f 	dsb	sy
 80074bc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80074be:	bf00      	nop
 80074c0:	bf00      	nop
 80074c2:	e7fd      	b.n	80074c0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80074c4:	683b      	ldr	r3, [r7, #0]
 80074c6:	2b02      	cmp	r3, #2
 80074c8:	d103      	bne.n	80074d2 <xQueueGenericSendFromISR+0x6e>
 80074ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074ce:	2b01      	cmp	r3, #1
 80074d0:	d101      	bne.n	80074d6 <xQueueGenericSendFromISR+0x72>
 80074d2:	2301      	movs	r3, #1
 80074d4:	e000      	b.n	80074d8 <xQueueGenericSendFromISR+0x74>
 80074d6:	2300      	movs	r3, #0
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d10b      	bne.n	80074f4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80074dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074e0:	f383 8811 	msr	BASEPRI, r3
 80074e4:	f3bf 8f6f 	isb	sy
 80074e8:	f3bf 8f4f 	dsb	sy
 80074ec:	623b      	str	r3, [r7, #32]
}
 80074ee:	bf00      	nop
 80074f0:	bf00      	nop
 80074f2:	e7fd      	b.n	80074f0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80074f4:	f001 ffa0 	bl	8009438 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80074f8:	f3ef 8211 	mrs	r2, BASEPRI
 80074fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007500:	f383 8811 	msr	BASEPRI, r3
 8007504:	f3bf 8f6f 	isb	sy
 8007508:	f3bf 8f4f 	dsb	sy
 800750c:	61fa      	str	r2, [r7, #28]
 800750e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007510:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007512:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007514:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007516:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007518:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800751a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800751c:	429a      	cmp	r2, r3
 800751e:	d302      	bcc.n	8007526 <xQueueGenericSendFromISR+0xc2>
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	2b02      	cmp	r3, #2
 8007524:	d12f      	bne.n	8007586 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007526:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007528:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800752c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007530:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007532:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007534:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007536:	683a      	ldr	r2, [r7, #0]
 8007538:	68b9      	ldr	r1, [r7, #8]
 800753a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800753c:	f000 f994 	bl	8007868 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007540:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007544:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007548:	d112      	bne.n	8007570 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800754a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800754c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800754e:	2b00      	cmp	r3, #0
 8007550:	d016      	beq.n	8007580 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007552:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007554:	3324      	adds	r3, #36	@ 0x24
 8007556:	4618      	mov	r0, r3
 8007558:	f000 ff5e 	bl	8008418 <xTaskRemoveFromEventList>
 800755c:	4603      	mov	r3, r0
 800755e:	2b00      	cmp	r3, #0
 8007560:	d00e      	beq.n	8007580 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2b00      	cmp	r3, #0
 8007566:	d00b      	beq.n	8007580 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	2201      	movs	r2, #1
 800756c:	601a      	str	r2, [r3, #0]
 800756e:	e007      	b.n	8007580 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007570:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007574:	3301      	adds	r3, #1
 8007576:	b2db      	uxtb	r3, r3
 8007578:	b25a      	sxtb	r2, r3
 800757a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800757c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007580:	2301      	movs	r3, #1
 8007582:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007584:	e001      	b.n	800758a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007586:	2300      	movs	r3, #0
 8007588:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800758a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800758c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800758e:	697b      	ldr	r3, [r7, #20]
 8007590:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007594:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007596:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007598:	4618      	mov	r0, r3
 800759a:	3740      	adds	r7, #64	@ 0x40
 800759c:	46bd      	mov	sp, r7
 800759e:	bd80      	pop	{r7, pc}

080075a0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b08c      	sub	sp, #48	@ 0x30
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	60f8      	str	r0, [r7, #12]
 80075a8:	60b9      	str	r1, [r7, #8]
 80075aa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80075ac:	2300      	movs	r3, #0
 80075ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80075b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d10b      	bne.n	80075d2 <xQueueReceive+0x32>
	__asm volatile
 80075ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075be:	f383 8811 	msr	BASEPRI, r3
 80075c2:	f3bf 8f6f 	isb	sy
 80075c6:	f3bf 8f4f 	dsb	sy
 80075ca:	623b      	str	r3, [r7, #32]
}
 80075cc:	bf00      	nop
 80075ce:	bf00      	nop
 80075d0:	e7fd      	b.n	80075ce <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80075d2:	68bb      	ldr	r3, [r7, #8]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d103      	bne.n	80075e0 <xQueueReceive+0x40>
 80075d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d101      	bne.n	80075e4 <xQueueReceive+0x44>
 80075e0:	2301      	movs	r3, #1
 80075e2:	e000      	b.n	80075e6 <xQueueReceive+0x46>
 80075e4:	2300      	movs	r3, #0
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d10b      	bne.n	8007602 <xQueueReceive+0x62>
	__asm volatile
 80075ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075ee:	f383 8811 	msr	BASEPRI, r3
 80075f2:	f3bf 8f6f 	isb	sy
 80075f6:	f3bf 8f4f 	dsb	sy
 80075fa:	61fb      	str	r3, [r7, #28]
}
 80075fc:	bf00      	nop
 80075fe:	bf00      	nop
 8007600:	e7fd      	b.n	80075fe <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007602:	f001 f8c9 	bl	8008798 <xTaskGetSchedulerState>
 8007606:	4603      	mov	r3, r0
 8007608:	2b00      	cmp	r3, #0
 800760a:	d102      	bne.n	8007612 <xQueueReceive+0x72>
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d101      	bne.n	8007616 <xQueueReceive+0x76>
 8007612:	2301      	movs	r3, #1
 8007614:	e000      	b.n	8007618 <xQueueReceive+0x78>
 8007616:	2300      	movs	r3, #0
 8007618:	2b00      	cmp	r3, #0
 800761a:	d10b      	bne.n	8007634 <xQueueReceive+0x94>
	__asm volatile
 800761c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007620:	f383 8811 	msr	BASEPRI, r3
 8007624:	f3bf 8f6f 	isb	sy
 8007628:	f3bf 8f4f 	dsb	sy
 800762c:	61bb      	str	r3, [r7, #24]
}
 800762e:	bf00      	nop
 8007630:	bf00      	nop
 8007632:	e7fd      	b.n	8007630 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007634:	f001 fe20 	bl	8009278 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800763a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800763c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800763e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007640:	2b00      	cmp	r3, #0
 8007642:	d01f      	beq.n	8007684 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007644:	68b9      	ldr	r1, [r7, #8]
 8007646:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007648:	f000 f978 	bl	800793c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800764c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800764e:	1e5a      	subs	r2, r3, #1
 8007650:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007652:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007654:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007656:	691b      	ldr	r3, [r3, #16]
 8007658:	2b00      	cmp	r3, #0
 800765a:	d00f      	beq.n	800767c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800765c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800765e:	3310      	adds	r3, #16
 8007660:	4618      	mov	r0, r3
 8007662:	f000 fed9 	bl	8008418 <xTaskRemoveFromEventList>
 8007666:	4603      	mov	r3, r0
 8007668:	2b00      	cmp	r3, #0
 800766a:	d007      	beq.n	800767c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800766c:	4b3c      	ldr	r3, [pc, #240]	@ (8007760 <xQueueReceive+0x1c0>)
 800766e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007672:	601a      	str	r2, [r3, #0]
 8007674:	f3bf 8f4f 	dsb	sy
 8007678:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800767c:	f001 fe2e 	bl	80092dc <vPortExitCritical>
				return pdPASS;
 8007680:	2301      	movs	r3, #1
 8007682:	e069      	b.n	8007758 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d103      	bne.n	8007692 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800768a:	f001 fe27 	bl	80092dc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800768e:	2300      	movs	r3, #0
 8007690:	e062      	b.n	8007758 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007692:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007694:	2b00      	cmp	r3, #0
 8007696:	d106      	bne.n	80076a6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007698:	f107 0310 	add.w	r3, r7, #16
 800769c:	4618      	mov	r0, r3
 800769e:	f000 ff1f 	bl	80084e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80076a2:	2301      	movs	r3, #1
 80076a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80076a6:	f001 fe19 	bl	80092dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80076aa:	f000 fc8f 	bl	8007fcc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80076ae:	f001 fde3 	bl	8009278 <vPortEnterCritical>
 80076b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076b4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80076b8:	b25b      	sxtb	r3, r3
 80076ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076be:	d103      	bne.n	80076c8 <xQueueReceive+0x128>
 80076c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076c2:	2200      	movs	r2, #0
 80076c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80076c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076ca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80076ce:	b25b      	sxtb	r3, r3
 80076d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076d4:	d103      	bne.n	80076de <xQueueReceive+0x13e>
 80076d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076d8:	2200      	movs	r2, #0
 80076da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80076de:	f001 fdfd 	bl	80092dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80076e2:	1d3a      	adds	r2, r7, #4
 80076e4:	f107 0310 	add.w	r3, r7, #16
 80076e8:	4611      	mov	r1, r2
 80076ea:	4618      	mov	r0, r3
 80076ec:	f000 ff0e 	bl	800850c <xTaskCheckForTimeOut>
 80076f0:	4603      	mov	r3, r0
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d123      	bne.n	800773e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80076f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80076f8:	f000 f998 	bl	8007a2c <prvIsQueueEmpty>
 80076fc:	4603      	mov	r3, r0
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d017      	beq.n	8007732 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007702:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007704:	3324      	adds	r3, #36	@ 0x24
 8007706:	687a      	ldr	r2, [r7, #4]
 8007708:	4611      	mov	r1, r2
 800770a:	4618      	mov	r0, r3
 800770c:	f000 fe32 	bl	8008374 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007710:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007712:	f000 f939 	bl	8007988 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007716:	f000 fc67 	bl	8007fe8 <xTaskResumeAll>
 800771a:	4603      	mov	r3, r0
 800771c:	2b00      	cmp	r3, #0
 800771e:	d189      	bne.n	8007634 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007720:	4b0f      	ldr	r3, [pc, #60]	@ (8007760 <xQueueReceive+0x1c0>)
 8007722:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007726:	601a      	str	r2, [r3, #0]
 8007728:	f3bf 8f4f 	dsb	sy
 800772c:	f3bf 8f6f 	isb	sy
 8007730:	e780      	b.n	8007634 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007732:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007734:	f000 f928 	bl	8007988 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007738:	f000 fc56 	bl	8007fe8 <xTaskResumeAll>
 800773c:	e77a      	b.n	8007634 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800773e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007740:	f000 f922 	bl	8007988 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007744:	f000 fc50 	bl	8007fe8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007748:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800774a:	f000 f96f 	bl	8007a2c <prvIsQueueEmpty>
 800774e:	4603      	mov	r3, r0
 8007750:	2b00      	cmp	r3, #0
 8007752:	f43f af6f 	beq.w	8007634 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007756:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007758:	4618      	mov	r0, r3
 800775a:	3730      	adds	r7, #48	@ 0x30
 800775c:	46bd      	mov	sp, r7
 800775e:	bd80      	pop	{r7, pc}
 8007760:	e000ed04 	.word	0xe000ed04

08007764 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007764:	b580      	push	{r7, lr}
 8007766:	b08e      	sub	sp, #56	@ 0x38
 8007768:	af00      	add	r7, sp, #0
 800776a:	60f8      	str	r0, [r7, #12]
 800776c:	60b9      	str	r1, [r7, #8]
 800776e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007776:	2b00      	cmp	r3, #0
 8007778:	d10b      	bne.n	8007792 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800777a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800777e:	f383 8811 	msr	BASEPRI, r3
 8007782:	f3bf 8f6f 	isb	sy
 8007786:	f3bf 8f4f 	dsb	sy
 800778a:	623b      	str	r3, [r7, #32]
}
 800778c:	bf00      	nop
 800778e:	bf00      	nop
 8007790:	e7fd      	b.n	800778e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007792:	68bb      	ldr	r3, [r7, #8]
 8007794:	2b00      	cmp	r3, #0
 8007796:	d103      	bne.n	80077a0 <xQueueReceiveFromISR+0x3c>
 8007798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800779a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800779c:	2b00      	cmp	r3, #0
 800779e:	d101      	bne.n	80077a4 <xQueueReceiveFromISR+0x40>
 80077a0:	2301      	movs	r3, #1
 80077a2:	e000      	b.n	80077a6 <xQueueReceiveFromISR+0x42>
 80077a4:	2300      	movs	r3, #0
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d10b      	bne.n	80077c2 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80077aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077ae:	f383 8811 	msr	BASEPRI, r3
 80077b2:	f3bf 8f6f 	isb	sy
 80077b6:	f3bf 8f4f 	dsb	sy
 80077ba:	61fb      	str	r3, [r7, #28]
}
 80077bc:	bf00      	nop
 80077be:	bf00      	nop
 80077c0:	e7fd      	b.n	80077be <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80077c2:	f001 fe39 	bl	8009438 <vPortValidateInterruptPriority>
	__asm volatile
 80077c6:	f3ef 8211 	mrs	r2, BASEPRI
 80077ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077ce:	f383 8811 	msr	BASEPRI, r3
 80077d2:	f3bf 8f6f 	isb	sy
 80077d6:	f3bf 8f4f 	dsb	sy
 80077da:	61ba      	str	r2, [r7, #24]
 80077dc:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80077de:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80077e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80077e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077e6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80077e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d02f      	beq.n	800784e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80077ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077f0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80077f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80077f8:	68b9      	ldr	r1, [r7, #8]
 80077fa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80077fc:	f000 f89e 	bl	800793c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007800:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007802:	1e5a      	subs	r2, r3, #1
 8007804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007806:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007808:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800780c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007810:	d112      	bne.n	8007838 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007812:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007814:	691b      	ldr	r3, [r3, #16]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d016      	beq.n	8007848 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800781a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800781c:	3310      	adds	r3, #16
 800781e:	4618      	mov	r0, r3
 8007820:	f000 fdfa 	bl	8008418 <xTaskRemoveFromEventList>
 8007824:	4603      	mov	r3, r0
 8007826:	2b00      	cmp	r3, #0
 8007828:	d00e      	beq.n	8007848 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	2b00      	cmp	r3, #0
 800782e:	d00b      	beq.n	8007848 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	2201      	movs	r2, #1
 8007834:	601a      	str	r2, [r3, #0]
 8007836:	e007      	b.n	8007848 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007838:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800783c:	3301      	adds	r3, #1
 800783e:	b2db      	uxtb	r3, r3
 8007840:	b25a      	sxtb	r2, r3
 8007842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007844:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8007848:	2301      	movs	r3, #1
 800784a:	637b      	str	r3, [r7, #52]	@ 0x34
 800784c:	e001      	b.n	8007852 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800784e:	2300      	movs	r3, #0
 8007850:	637b      	str	r3, [r7, #52]	@ 0x34
 8007852:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007854:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007856:	693b      	ldr	r3, [r7, #16]
 8007858:	f383 8811 	msr	BASEPRI, r3
}
 800785c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800785e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007860:	4618      	mov	r0, r3
 8007862:	3738      	adds	r7, #56	@ 0x38
 8007864:	46bd      	mov	sp, r7
 8007866:	bd80      	pop	{r7, pc}

08007868 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007868:	b580      	push	{r7, lr}
 800786a:	b086      	sub	sp, #24
 800786c:	af00      	add	r7, sp, #0
 800786e:	60f8      	str	r0, [r7, #12]
 8007870:	60b9      	str	r1, [r7, #8]
 8007872:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007874:	2300      	movs	r3, #0
 8007876:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800787c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007882:	2b00      	cmp	r3, #0
 8007884:	d10d      	bne.n	80078a2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	2b00      	cmp	r3, #0
 800788c:	d14d      	bne.n	800792a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	689b      	ldr	r3, [r3, #8]
 8007892:	4618      	mov	r0, r3
 8007894:	f000 ff9e 	bl	80087d4 <xTaskPriorityDisinherit>
 8007898:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	2200      	movs	r2, #0
 800789e:	609a      	str	r2, [r3, #8]
 80078a0:	e043      	b.n	800792a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d119      	bne.n	80078dc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	6858      	ldr	r0, [r3, #4]
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078b0:	461a      	mov	r2, r3
 80078b2:	68b9      	ldr	r1, [r7, #8]
 80078b4:	f002 ffd3 	bl	800a85e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	685a      	ldr	r2, [r3, #4]
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078c0:	441a      	add	r2, r3
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	685a      	ldr	r2, [r3, #4]
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	689b      	ldr	r3, [r3, #8]
 80078ce:	429a      	cmp	r2, r3
 80078d0:	d32b      	bcc.n	800792a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	681a      	ldr	r2, [r3, #0]
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	605a      	str	r2, [r3, #4]
 80078da:	e026      	b.n	800792a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	68d8      	ldr	r0, [r3, #12]
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078e4:	461a      	mov	r2, r3
 80078e6:	68b9      	ldr	r1, [r7, #8]
 80078e8:	f002 ffb9 	bl	800a85e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	68da      	ldr	r2, [r3, #12]
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078f4:	425b      	negs	r3, r3
 80078f6:	441a      	add	r2, r3
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	68da      	ldr	r2, [r3, #12]
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	429a      	cmp	r2, r3
 8007906:	d207      	bcs.n	8007918 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	689a      	ldr	r2, [r3, #8]
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007910:	425b      	negs	r3, r3
 8007912:	441a      	add	r2, r3
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	2b02      	cmp	r3, #2
 800791c:	d105      	bne.n	800792a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800791e:	693b      	ldr	r3, [r7, #16]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d002      	beq.n	800792a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007924:	693b      	ldr	r3, [r7, #16]
 8007926:	3b01      	subs	r3, #1
 8007928:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800792a:	693b      	ldr	r3, [r7, #16]
 800792c:	1c5a      	adds	r2, r3, #1
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007932:	697b      	ldr	r3, [r7, #20]
}
 8007934:	4618      	mov	r0, r3
 8007936:	3718      	adds	r7, #24
 8007938:	46bd      	mov	sp, r7
 800793a:	bd80      	pop	{r7, pc}

0800793c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800793c:	b580      	push	{r7, lr}
 800793e:	b082      	sub	sp, #8
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
 8007944:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800794a:	2b00      	cmp	r3, #0
 800794c:	d018      	beq.n	8007980 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	68da      	ldr	r2, [r3, #12]
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007956:	441a      	add	r2, r3
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	68da      	ldr	r2, [r3, #12]
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	689b      	ldr	r3, [r3, #8]
 8007964:	429a      	cmp	r2, r3
 8007966:	d303      	bcc.n	8007970 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681a      	ldr	r2, [r3, #0]
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	68d9      	ldr	r1, [r3, #12]
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007978:	461a      	mov	r2, r3
 800797a:	6838      	ldr	r0, [r7, #0]
 800797c:	f002 ff6f 	bl	800a85e <memcpy>
	}
}
 8007980:	bf00      	nop
 8007982:	3708      	adds	r7, #8
 8007984:	46bd      	mov	sp, r7
 8007986:	bd80      	pop	{r7, pc}

08007988 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007988:	b580      	push	{r7, lr}
 800798a:	b084      	sub	sp, #16
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007990:	f001 fc72 	bl	8009278 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800799a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800799c:	e011      	b.n	80079c2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d012      	beq.n	80079cc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	3324      	adds	r3, #36	@ 0x24
 80079aa:	4618      	mov	r0, r3
 80079ac:	f000 fd34 	bl	8008418 <xTaskRemoveFromEventList>
 80079b0:	4603      	mov	r3, r0
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d001      	beq.n	80079ba <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80079b6:	f000 fe0d 	bl	80085d4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80079ba:	7bfb      	ldrb	r3, [r7, #15]
 80079bc:	3b01      	subs	r3, #1
 80079be:	b2db      	uxtb	r3, r3
 80079c0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80079c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	dce9      	bgt.n	800799e <prvUnlockQueue+0x16>
 80079ca:	e000      	b.n	80079ce <prvUnlockQueue+0x46>
					break;
 80079cc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	22ff      	movs	r2, #255	@ 0xff
 80079d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80079d6:	f001 fc81 	bl	80092dc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80079da:	f001 fc4d 	bl	8009278 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80079e4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80079e6:	e011      	b.n	8007a0c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	691b      	ldr	r3, [r3, #16]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d012      	beq.n	8007a16 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	3310      	adds	r3, #16
 80079f4:	4618      	mov	r0, r3
 80079f6:	f000 fd0f 	bl	8008418 <xTaskRemoveFromEventList>
 80079fa:	4603      	mov	r3, r0
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d001      	beq.n	8007a04 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007a00:	f000 fde8 	bl	80085d4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007a04:	7bbb      	ldrb	r3, [r7, #14]
 8007a06:	3b01      	subs	r3, #1
 8007a08:	b2db      	uxtb	r3, r3
 8007a0a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007a0c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	dce9      	bgt.n	80079e8 <prvUnlockQueue+0x60>
 8007a14:	e000      	b.n	8007a18 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007a16:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	22ff      	movs	r2, #255	@ 0xff
 8007a1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007a20:	f001 fc5c 	bl	80092dc <vPortExitCritical>
}
 8007a24:	bf00      	nop
 8007a26:	3710      	adds	r7, #16
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	bd80      	pop	{r7, pc}

08007a2c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b084      	sub	sp, #16
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007a34:	f001 fc20 	bl	8009278 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d102      	bne.n	8007a46 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007a40:	2301      	movs	r3, #1
 8007a42:	60fb      	str	r3, [r7, #12]
 8007a44:	e001      	b.n	8007a4a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007a46:	2300      	movs	r3, #0
 8007a48:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007a4a:	f001 fc47 	bl	80092dc <vPortExitCritical>

	return xReturn;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
}
 8007a50:	4618      	mov	r0, r3
 8007a52:	3710      	adds	r7, #16
 8007a54:	46bd      	mov	sp, r7
 8007a56:	bd80      	pop	{r7, pc}

08007a58 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	b084      	sub	sp, #16
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007a60:	f001 fc0a 	bl	8009278 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a6c:	429a      	cmp	r2, r3
 8007a6e:	d102      	bne.n	8007a76 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007a70:	2301      	movs	r3, #1
 8007a72:	60fb      	str	r3, [r7, #12]
 8007a74:	e001      	b.n	8007a7a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007a76:	2300      	movs	r3, #0
 8007a78:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007a7a:	f001 fc2f 	bl	80092dc <vPortExitCritical>

	return xReturn;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
}
 8007a80:	4618      	mov	r0, r3
 8007a82:	3710      	adds	r7, #16
 8007a84:	46bd      	mov	sp, r7
 8007a86:	bd80      	pop	{r7, pc}

08007a88 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007a88:	b480      	push	{r7}
 8007a8a:	b085      	sub	sp, #20
 8007a8c:	af00      	add	r7, sp, #0
 8007a8e:	6078      	str	r0, [r7, #4]
 8007a90:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007a92:	2300      	movs	r3, #0
 8007a94:	60fb      	str	r3, [r7, #12]
 8007a96:	e014      	b.n	8007ac2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007a98:	4a0f      	ldr	r2, [pc, #60]	@ (8007ad8 <vQueueAddToRegistry+0x50>)
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d10b      	bne.n	8007abc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007aa4:	490c      	ldr	r1, [pc, #48]	@ (8007ad8 <vQueueAddToRegistry+0x50>)
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	683a      	ldr	r2, [r7, #0]
 8007aaa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007aae:	4a0a      	ldr	r2, [pc, #40]	@ (8007ad8 <vQueueAddToRegistry+0x50>)
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	00db      	lsls	r3, r3, #3
 8007ab4:	4413      	add	r3, r2
 8007ab6:	687a      	ldr	r2, [r7, #4]
 8007ab8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007aba:	e006      	b.n	8007aca <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	3301      	adds	r3, #1
 8007ac0:	60fb      	str	r3, [r7, #12]
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	2b07      	cmp	r3, #7
 8007ac6:	d9e7      	bls.n	8007a98 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007ac8:	bf00      	nop
 8007aca:	bf00      	nop
 8007acc:	3714      	adds	r7, #20
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad4:	4770      	bx	lr
 8007ad6:	bf00      	nop
 8007ad8:	20000e0c 	.word	0x20000e0c

08007adc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007adc:	b580      	push	{r7, lr}
 8007ade:	b086      	sub	sp, #24
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	60f8      	str	r0, [r7, #12]
 8007ae4:	60b9      	str	r1, [r7, #8]
 8007ae6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007aec:	f001 fbc4 	bl	8009278 <vPortEnterCritical>
 8007af0:	697b      	ldr	r3, [r7, #20]
 8007af2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007af6:	b25b      	sxtb	r3, r3
 8007af8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007afc:	d103      	bne.n	8007b06 <vQueueWaitForMessageRestricted+0x2a>
 8007afe:	697b      	ldr	r3, [r7, #20]
 8007b00:	2200      	movs	r2, #0
 8007b02:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007b06:	697b      	ldr	r3, [r7, #20]
 8007b08:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007b0c:	b25b      	sxtb	r3, r3
 8007b0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b12:	d103      	bne.n	8007b1c <vQueueWaitForMessageRestricted+0x40>
 8007b14:	697b      	ldr	r3, [r7, #20]
 8007b16:	2200      	movs	r2, #0
 8007b18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007b1c:	f001 fbde 	bl	80092dc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007b20:	697b      	ldr	r3, [r7, #20]
 8007b22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d106      	bne.n	8007b36 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007b28:	697b      	ldr	r3, [r7, #20]
 8007b2a:	3324      	adds	r3, #36	@ 0x24
 8007b2c:	687a      	ldr	r2, [r7, #4]
 8007b2e:	68b9      	ldr	r1, [r7, #8]
 8007b30:	4618      	mov	r0, r3
 8007b32:	f000 fc45 	bl	80083c0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007b36:	6978      	ldr	r0, [r7, #20]
 8007b38:	f7ff ff26 	bl	8007988 <prvUnlockQueue>
	}
 8007b3c:	bf00      	nop
 8007b3e:	3718      	adds	r7, #24
 8007b40:	46bd      	mov	sp, r7
 8007b42:	bd80      	pop	{r7, pc}

08007b44 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007b44:	b580      	push	{r7, lr}
 8007b46:	b08e      	sub	sp, #56	@ 0x38
 8007b48:	af04      	add	r7, sp, #16
 8007b4a:	60f8      	str	r0, [r7, #12]
 8007b4c:	60b9      	str	r1, [r7, #8]
 8007b4e:	607a      	str	r2, [r7, #4]
 8007b50:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007b52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d10b      	bne.n	8007b70 <xTaskCreateStatic+0x2c>
	__asm volatile
 8007b58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b5c:	f383 8811 	msr	BASEPRI, r3
 8007b60:	f3bf 8f6f 	isb	sy
 8007b64:	f3bf 8f4f 	dsb	sy
 8007b68:	623b      	str	r3, [r7, #32]
}
 8007b6a:	bf00      	nop
 8007b6c:	bf00      	nop
 8007b6e:	e7fd      	b.n	8007b6c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007b70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d10b      	bne.n	8007b8e <xTaskCreateStatic+0x4a>
	__asm volatile
 8007b76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b7a:	f383 8811 	msr	BASEPRI, r3
 8007b7e:	f3bf 8f6f 	isb	sy
 8007b82:	f3bf 8f4f 	dsb	sy
 8007b86:	61fb      	str	r3, [r7, #28]
}
 8007b88:	bf00      	nop
 8007b8a:	bf00      	nop
 8007b8c:	e7fd      	b.n	8007b8a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007b8e:	235c      	movs	r3, #92	@ 0x5c
 8007b90:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007b92:	693b      	ldr	r3, [r7, #16]
 8007b94:	2b5c      	cmp	r3, #92	@ 0x5c
 8007b96:	d00b      	beq.n	8007bb0 <xTaskCreateStatic+0x6c>
	__asm volatile
 8007b98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b9c:	f383 8811 	msr	BASEPRI, r3
 8007ba0:	f3bf 8f6f 	isb	sy
 8007ba4:	f3bf 8f4f 	dsb	sy
 8007ba8:	61bb      	str	r3, [r7, #24]
}
 8007baa:	bf00      	nop
 8007bac:	bf00      	nop
 8007bae:	e7fd      	b.n	8007bac <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007bb0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007bb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d01e      	beq.n	8007bf6 <xTaskCreateStatic+0xb2>
 8007bb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d01b      	beq.n	8007bf6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007bbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bc0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bc4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007bc6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bca:	2202      	movs	r2, #2
 8007bcc:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	9303      	str	r3, [sp, #12]
 8007bd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bd6:	9302      	str	r3, [sp, #8]
 8007bd8:	f107 0314 	add.w	r3, r7, #20
 8007bdc:	9301      	str	r3, [sp, #4]
 8007bde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007be0:	9300      	str	r3, [sp, #0]
 8007be2:	683b      	ldr	r3, [r7, #0]
 8007be4:	687a      	ldr	r2, [r7, #4]
 8007be6:	68b9      	ldr	r1, [r7, #8]
 8007be8:	68f8      	ldr	r0, [r7, #12]
 8007bea:	f000 f850 	bl	8007c8e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007bee:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007bf0:	f000 f8de 	bl	8007db0 <prvAddNewTaskToReadyList>
 8007bf4:	e001      	b.n	8007bfa <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007bfa:	697b      	ldr	r3, [r7, #20]
	}
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	3728      	adds	r7, #40	@ 0x28
 8007c00:	46bd      	mov	sp, r7
 8007c02:	bd80      	pop	{r7, pc}

08007c04 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007c04:	b580      	push	{r7, lr}
 8007c06:	b08c      	sub	sp, #48	@ 0x30
 8007c08:	af04      	add	r7, sp, #16
 8007c0a:	60f8      	str	r0, [r7, #12]
 8007c0c:	60b9      	str	r1, [r7, #8]
 8007c0e:	603b      	str	r3, [r7, #0]
 8007c10:	4613      	mov	r3, r2
 8007c12:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007c14:	88fb      	ldrh	r3, [r7, #6]
 8007c16:	009b      	lsls	r3, r3, #2
 8007c18:	4618      	mov	r0, r3
 8007c1a:	f001 fc4f 	bl	80094bc <pvPortMalloc>
 8007c1e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007c20:	697b      	ldr	r3, [r7, #20]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d00e      	beq.n	8007c44 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007c26:	205c      	movs	r0, #92	@ 0x5c
 8007c28:	f001 fc48 	bl	80094bc <pvPortMalloc>
 8007c2c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007c2e:	69fb      	ldr	r3, [r7, #28]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d003      	beq.n	8007c3c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007c34:	69fb      	ldr	r3, [r7, #28]
 8007c36:	697a      	ldr	r2, [r7, #20]
 8007c38:	631a      	str	r2, [r3, #48]	@ 0x30
 8007c3a:	e005      	b.n	8007c48 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007c3c:	6978      	ldr	r0, [r7, #20]
 8007c3e:	f001 fd0b 	bl	8009658 <vPortFree>
 8007c42:	e001      	b.n	8007c48 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007c44:	2300      	movs	r3, #0
 8007c46:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007c48:	69fb      	ldr	r3, [r7, #28]
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d017      	beq.n	8007c7e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007c4e:	69fb      	ldr	r3, [r7, #28]
 8007c50:	2200      	movs	r2, #0
 8007c52:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007c56:	88fa      	ldrh	r2, [r7, #6]
 8007c58:	2300      	movs	r3, #0
 8007c5a:	9303      	str	r3, [sp, #12]
 8007c5c:	69fb      	ldr	r3, [r7, #28]
 8007c5e:	9302      	str	r3, [sp, #8]
 8007c60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c62:	9301      	str	r3, [sp, #4]
 8007c64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c66:	9300      	str	r3, [sp, #0]
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	68b9      	ldr	r1, [r7, #8]
 8007c6c:	68f8      	ldr	r0, [r7, #12]
 8007c6e:	f000 f80e 	bl	8007c8e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007c72:	69f8      	ldr	r0, [r7, #28]
 8007c74:	f000 f89c 	bl	8007db0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007c78:	2301      	movs	r3, #1
 8007c7a:	61bb      	str	r3, [r7, #24]
 8007c7c:	e002      	b.n	8007c84 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007c7e:	f04f 33ff 	mov.w	r3, #4294967295
 8007c82:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007c84:	69bb      	ldr	r3, [r7, #24]
	}
 8007c86:	4618      	mov	r0, r3
 8007c88:	3720      	adds	r7, #32
 8007c8a:	46bd      	mov	sp, r7
 8007c8c:	bd80      	pop	{r7, pc}

08007c8e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007c8e:	b580      	push	{r7, lr}
 8007c90:	b088      	sub	sp, #32
 8007c92:	af00      	add	r7, sp, #0
 8007c94:	60f8      	str	r0, [r7, #12]
 8007c96:	60b9      	str	r1, [r7, #8]
 8007c98:	607a      	str	r2, [r7, #4]
 8007c9a:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007c9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c9e:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	009b      	lsls	r3, r3, #2
 8007ca4:	461a      	mov	r2, r3
 8007ca6:	21a5      	movs	r1, #165	@ 0xa5
 8007ca8:	f002 fd4a 	bl	800a740 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007cac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007cb6:	3b01      	subs	r3, #1
 8007cb8:	009b      	lsls	r3, r3, #2
 8007cba:	4413      	add	r3, r2
 8007cbc:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007cbe:	69bb      	ldr	r3, [r7, #24]
 8007cc0:	f023 0307 	bic.w	r3, r3, #7
 8007cc4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007cc6:	69bb      	ldr	r3, [r7, #24]
 8007cc8:	f003 0307 	and.w	r3, r3, #7
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d00b      	beq.n	8007ce8 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8007cd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cd4:	f383 8811 	msr	BASEPRI, r3
 8007cd8:	f3bf 8f6f 	isb	sy
 8007cdc:	f3bf 8f4f 	dsb	sy
 8007ce0:	617b      	str	r3, [r7, #20]
}
 8007ce2:	bf00      	nop
 8007ce4:	bf00      	nop
 8007ce6:	e7fd      	b.n	8007ce4 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007ce8:	68bb      	ldr	r3, [r7, #8]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d01f      	beq.n	8007d2e <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007cee:	2300      	movs	r3, #0
 8007cf0:	61fb      	str	r3, [r7, #28]
 8007cf2:	e012      	b.n	8007d1a <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007cf4:	68ba      	ldr	r2, [r7, #8]
 8007cf6:	69fb      	ldr	r3, [r7, #28]
 8007cf8:	4413      	add	r3, r2
 8007cfa:	7819      	ldrb	r1, [r3, #0]
 8007cfc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007cfe:	69fb      	ldr	r3, [r7, #28]
 8007d00:	4413      	add	r3, r2
 8007d02:	3334      	adds	r3, #52	@ 0x34
 8007d04:	460a      	mov	r2, r1
 8007d06:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007d08:	68ba      	ldr	r2, [r7, #8]
 8007d0a:	69fb      	ldr	r3, [r7, #28]
 8007d0c:	4413      	add	r3, r2
 8007d0e:	781b      	ldrb	r3, [r3, #0]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d006      	beq.n	8007d22 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007d14:	69fb      	ldr	r3, [r7, #28]
 8007d16:	3301      	adds	r3, #1
 8007d18:	61fb      	str	r3, [r7, #28]
 8007d1a:	69fb      	ldr	r3, [r7, #28]
 8007d1c:	2b0f      	cmp	r3, #15
 8007d1e:	d9e9      	bls.n	8007cf4 <prvInitialiseNewTask+0x66>
 8007d20:	e000      	b.n	8007d24 <prvInitialiseNewTask+0x96>
			{
				break;
 8007d22:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007d24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d26:	2200      	movs	r2, #0
 8007d28:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007d2c:	e003      	b.n	8007d36 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007d2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d30:	2200      	movs	r2, #0
 8007d32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007d36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d38:	2b37      	cmp	r3, #55	@ 0x37
 8007d3a:	d901      	bls.n	8007d40 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007d3c:	2337      	movs	r3, #55	@ 0x37
 8007d3e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007d40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d42:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007d44:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d48:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007d4a:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007d4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d4e:	2200      	movs	r2, #0
 8007d50:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007d52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d54:	3304      	adds	r3, #4
 8007d56:	4618      	mov	r0, r3
 8007d58:	f7ff f8a8 	bl	8006eac <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007d5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d5e:	3318      	adds	r3, #24
 8007d60:	4618      	mov	r0, r3
 8007d62:	f7ff f8a3 	bl	8006eac <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007d66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d68:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d6a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d6e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007d72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d74:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007d76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d78:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d7a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007d7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d7e:	2200      	movs	r2, #0
 8007d80:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007d82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d84:	2200      	movs	r2, #0
 8007d86:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007d8a:	683a      	ldr	r2, [r7, #0]
 8007d8c:	68f9      	ldr	r1, [r7, #12]
 8007d8e:	69b8      	ldr	r0, [r7, #24]
 8007d90:	f001 f93e 	bl	8009010 <pxPortInitialiseStack>
 8007d94:	4602      	mov	r2, r0
 8007d96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d98:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007d9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d002      	beq.n	8007da6 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007da0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007da2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007da4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007da6:	bf00      	nop
 8007da8:	3720      	adds	r7, #32
 8007daa:	46bd      	mov	sp, r7
 8007dac:	bd80      	pop	{r7, pc}
	...

08007db0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b082      	sub	sp, #8
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007db8:	f001 fa5e 	bl	8009278 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007dbc:	4b2d      	ldr	r3, [pc, #180]	@ (8007e74 <prvAddNewTaskToReadyList+0xc4>)
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	3301      	adds	r3, #1
 8007dc2:	4a2c      	ldr	r2, [pc, #176]	@ (8007e74 <prvAddNewTaskToReadyList+0xc4>)
 8007dc4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007dc6:	4b2c      	ldr	r3, [pc, #176]	@ (8007e78 <prvAddNewTaskToReadyList+0xc8>)
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d109      	bne.n	8007de2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007dce:	4a2a      	ldr	r2, [pc, #168]	@ (8007e78 <prvAddNewTaskToReadyList+0xc8>)
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007dd4:	4b27      	ldr	r3, [pc, #156]	@ (8007e74 <prvAddNewTaskToReadyList+0xc4>)
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	2b01      	cmp	r3, #1
 8007dda:	d110      	bne.n	8007dfe <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007ddc:	f000 fc1e 	bl	800861c <prvInitialiseTaskLists>
 8007de0:	e00d      	b.n	8007dfe <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007de2:	4b26      	ldr	r3, [pc, #152]	@ (8007e7c <prvAddNewTaskToReadyList+0xcc>)
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d109      	bne.n	8007dfe <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007dea:	4b23      	ldr	r3, [pc, #140]	@ (8007e78 <prvAddNewTaskToReadyList+0xc8>)
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007df4:	429a      	cmp	r2, r3
 8007df6:	d802      	bhi.n	8007dfe <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007df8:	4a1f      	ldr	r2, [pc, #124]	@ (8007e78 <prvAddNewTaskToReadyList+0xc8>)
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007dfe:	4b20      	ldr	r3, [pc, #128]	@ (8007e80 <prvAddNewTaskToReadyList+0xd0>)
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	3301      	adds	r3, #1
 8007e04:	4a1e      	ldr	r2, [pc, #120]	@ (8007e80 <prvAddNewTaskToReadyList+0xd0>)
 8007e06:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007e08:	4b1d      	ldr	r3, [pc, #116]	@ (8007e80 <prvAddNewTaskToReadyList+0xd0>)
 8007e0a:	681a      	ldr	r2, [r3, #0]
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e14:	4b1b      	ldr	r3, [pc, #108]	@ (8007e84 <prvAddNewTaskToReadyList+0xd4>)
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	429a      	cmp	r2, r3
 8007e1a:	d903      	bls.n	8007e24 <prvAddNewTaskToReadyList+0x74>
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e20:	4a18      	ldr	r2, [pc, #96]	@ (8007e84 <prvAddNewTaskToReadyList+0xd4>)
 8007e22:	6013      	str	r3, [r2, #0]
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e28:	4613      	mov	r3, r2
 8007e2a:	009b      	lsls	r3, r3, #2
 8007e2c:	4413      	add	r3, r2
 8007e2e:	009b      	lsls	r3, r3, #2
 8007e30:	4a15      	ldr	r2, [pc, #84]	@ (8007e88 <prvAddNewTaskToReadyList+0xd8>)
 8007e32:	441a      	add	r2, r3
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	3304      	adds	r3, #4
 8007e38:	4619      	mov	r1, r3
 8007e3a:	4610      	mov	r0, r2
 8007e3c:	f7ff f843 	bl	8006ec6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007e40:	f001 fa4c 	bl	80092dc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007e44:	4b0d      	ldr	r3, [pc, #52]	@ (8007e7c <prvAddNewTaskToReadyList+0xcc>)
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d00e      	beq.n	8007e6a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007e4c:	4b0a      	ldr	r3, [pc, #40]	@ (8007e78 <prvAddNewTaskToReadyList+0xc8>)
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e56:	429a      	cmp	r2, r3
 8007e58:	d207      	bcs.n	8007e6a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007e5a:	4b0c      	ldr	r3, [pc, #48]	@ (8007e8c <prvAddNewTaskToReadyList+0xdc>)
 8007e5c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e60:	601a      	str	r2, [r3, #0]
 8007e62:	f3bf 8f4f 	dsb	sy
 8007e66:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007e6a:	bf00      	nop
 8007e6c:	3708      	adds	r7, #8
 8007e6e:	46bd      	mov	sp, r7
 8007e70:	bd80      	pop	{r7, pc}
 8007e72:	bf00      	nop
 8007e74:	20001320 	.word	0x20001320
 8007e78:	20000e4c 	.word	0x20000e4c
 8007e7c:	2000132c 	.word	0x2000132c
 8007e80:	2000133c 	.word	0x2000133c
 8007e84:	20001328 	.word	0x20001328
 8007e88:	20000e50 	.word	0x20000e50
 8007e8c:	e000ed04 	.word	0xe000ed04

08007e90 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007e90:	b580      	push	{r7, lr}
 8007e92:	b084      	sub	sp, #16
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007e98:	2300      	movs	r3, #0
 8007e9a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d018      	beq.n	8007ed4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007ea2:	4b14      	ldr	r3, [pc, #80]	@ (8007ef4 <vTaskDelay+0x64>)
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d00b      	beq.n	8007ec2 <vTaskDelay+0x32>
	__asm volatile
 8007eaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eae:	f383 8811 	msr	BASEPRI, r3
 8007eb2:	f3bf 8f6f 	isb	sy
 8007eb6:	f3bf 8f4f 	dsb	sy
 8007eba:	60bb      	str	r3, [r7, #8]
}
 8007ebc:	bf00      	nop
 8007ebe:	bf00      	nop
 8007ec0:	e7fd      	b.n	8007ebe <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007ec2:	f000 f883 	bl	8007fcc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007ec6:	2100      	movs	r1, #0
 8007ec8:	6878      	ldr	r0, [r7, #4]
 8007eca:	f000 fcf3 	bl	80088b4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007ece:	f000 f88b 	bl	8007fe8 <xTaskResumeAll>
 8007ed2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d107      	bne.n	8007eea <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8007eda:	4b07      	ldr	r3, [pc, #28]	@ (8007ef8 <vTaskDelay+0x68>)
 8007edc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ee0:	601a      	str	r2, [r3, #0]
 8007ee2:	f3bf 8f4f 	dsb	sy
 8007ee6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007eea:	bf00      	nop
 8007eec:	3710      	adds	r7, #16
 8007eee:	46bd      	mov	sp, r7
 8007ef0:	bd80      	pop	{r7, pc}
 8007ef2:	bf00      	nop
 8007ef4:	20001348 	.word	0x20001348
 8007ef8:	e000ed04 	.word	0xe000ed04

08007efc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007efc:	b580      	push	{r7, lr}
 8007efe:	b08a      	sub	sp, #40	@ 0x28
 8007f00:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007f02:	2300      	movs	r3, #0
 8007f04:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007f06:	2300      	movs	r3, #0
 8007f08:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007f0a:	463a      	mov	r2, r7
 8007f0c:	1d39      	adds	r1, r7, #4
 8007f0e:	f107 0308 	add.w	r3, r7, #8
 8007f12:	4618      	mov	r0, r3
 8007f14:	f7fe ff76 	bl	8006e04 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007f18:	6839      	ldr	r1, [r7, #0]
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	68ba      	ldr	r2, [r7, #8]
 8007f1e:	9202      	str	r2, [sp, #8]
 8007f20:	9301      	str	r3, [sp, #4]
 8007f22:	2300      	movs	r3, #0
 8007f24:	9300      	str	r3, [sp, #0]
 8007f26:	2300      	movs	r3, #0
 8007f28:	460a      	mov	r2, r1
 8007f2a:	4922      	ldr	r1, [pc, #136]	@ (8007fb4 <vTaskStartScheduler+0xb8>)
 8007f2c:	4822      	ldr	r0, [pc, #136]	@ (8007fb8 <vTaskStartScheduler+0xbc>)
 8007f2e:	f7ff fe09 	bl	8007b44 <xTaskCreateStatic>
 8007f32:	4603      	mov	r3, r0
 8007f34:	4a21      	ldr	r2, [pc, #132]	@ (8007fbc <vTaskStartScheduler+0xc0>)
 8007f36:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007f38:	4b20      	ldr	r3, [pc, #128]	@ (8007fbc <vTaskStartScheduler+0xc0>)
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d002      	beq.n	8007f46 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007f40:	2301      	movs	r3, #1
 8007f42:	617b      	str	r3, [r7, #20]
 8007f44:	e001      	b.n	8007f4a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007f46:	2300      	movs	r3, #0
 8007f48:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007f4a:	697b      	ldr	r3, [r7, #20]
 8007f4c:	2b01      	cmp	r3, #1
 8007f4e:	d102      	bne.n	8007f56 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007f50:	f000 fd04 	bl	800895c <xTimerCreateTimerTask>
 8007f54:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007f56:	697b      	ldr	r3, [r7, #20]
 8007f58:	2b01      	cmp	r3, #1
 8007f5a:	d116      	bne.n	8007f8a <vTaskStartScheduler+0x8e>
	__asm volatile
 8007f5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f60:	f383 8811 	msr	BASEPRI, r3
 8007f64:	f3bf 8f6f 	isb	sy
 8007f68:	f3bf 8f4f 	dsb	sy
 8007f6c:	613b      	str	r3, [r7, #16]
}
 8007f6e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007f70:	4b13      	ldr	r3, [pc, #76]	@ (8007fc0 <vTaskStartScheduler+0xc4>)
 8007f72:	f04f 32ff 	mov.w	r2, #4294967295
 8007f76:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007f78:	4b12      	ldr	r3, [pc, #72]	@ (8007fc4 <vTaskStartScheduler+0xc8>)
 8007f7a:	2201      	movs	r2, #1
 8007f7c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007f7e:	4b12      	ldr	r3, [pc, #72]	@ (8007fc8 <vTaskStartScheduler+0xcc>)
 8007f80:	2200      	movs	r2, #0
 8007f82:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007f84:	f001 f8d4 	bl	8009130 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007f88:	e00f      	b.n	8007faa <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007f8a:	697b      	ldr	r3, [r7, #20]
 8007f8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f90:	d10b      	bne.n	8007faa <vTaskStartScheduler+0xae>
	__asm volatile
 8007f92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f96:	f383 8811 	msr	BASEPRI, r3
 8007f9a:	f3bf 8f6f 	isb	sy
 8007f9e:	f3bf 8f4f 	dsb	sy
 8007fa2:	60fb      	str	r3, [r7, #12]
}
 8007fa4:	bf00      	nop
 8007fa6:	bf00      	nop
 8007fa8:	e7fd      	b.n	8007fa6 <vTaskStartScheduler+0xaa>
}
 8007faa:	bf00      	nop
 8007fac:	3718      	adds	r7, #24
 8007fae:	46bd      	mov	sp, r7
 8007fb0:	bd80      	pop	{r7, pc}
 8007fb2:	bf00      	nop
 8007fb4:	0800c87c 	.word	0x0800c87c
 8007fb8:	080085ed 	.word	0x080085ed
 8007fbc:	20001344 	.word	0x20001344
 8007fc0:	20001340 	.word	0x20001340
 8007fc4:	2000132c 	.word	0x2000132c
 8007fc8:	20001324 	.word	0x20001324

08007fcc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007fcc:	b480      	push	{r7}
 8007fce:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007fd0:	4b04      	ldr	r3, [pc, #16]	@ (8007fe4 <vTaskSuspendAll+0x18>)
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	3301      	adds	r3, #1
 8007fd6:	4a03      	ldr	r2, [pc, #12]	@ (8007fe4 <vTaskSuspendAll+0x18>)
 8007fd8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007fda:	bf00      	nop
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe2:	4770      	bx	lr
 8007fe4:	20001348 	.word	0x20001348

08007fe8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007fe8:	b580      	push	{r7, lr}
 8007fea:	b084      	sub	sp, #16
 8007fec:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007fee:	2300      	movs	r3, #0
 8007ff0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007ff6:	4b42      	ldr	r3, [pc, #264]	@ (8008100 <xTaskResumeAll+0x118>)
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d10b      	bne.n	8008016 <xTaskResumeAll+0x2e>
	__asm volatile
 8007ffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008002:	f383 8811 	msr	BASEPRI, r3
 8008006:	f3bf 8f6f 	isb	sy
 800800a:	f3bf 8f4f 	dsb	sy
 800800e:	603b      	str	r3, [r7, #0]
}
 8008010:	bf00      	nop
 8008012:	bf00      	nop
 8008014:	e7fd      	b.n	8008012 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008016:	f001 f92f 	bl	8009278 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800801a:	4b39      	ldr	r3, [pc, #228]	@ (8008100 <xTaskResumeAll+0x118>)
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	3b01      	subs	r3, #1
 8008020:	4a37      	ldr	r2, [pc, #220]	@ (8008100 <xTaskResumeAll+0x118>)
 8008022:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008024:	4b36      	ldr	r3, [pc, #216]	@ (8008100 <xTaskResumeAll+0x118>)
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	2b00      	cmp	r3, #0
 800802a:	d162      	bne.n	80080f2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800802c:	4b35      	ldr	r3, [pc, #212]	@ (8008104 <xTaskResumeAll+0x11c>)
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	2b00      	cmp	r3, #0
 8008032:	d05e      	beq.n	80080f2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008034:	e02f      	b.n	8008096 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008036:	4b34      	ldr	r3, [pc, #208]	@ (8008108 <xTaskResumeAll+0x120>)
 8008038:	68db      	ldr	r3, [r3, #12]
 800803a:	68db      	ldr	r3, [r3, #12]
 800803c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	3318      	adds	r3, #24
 8008042:	4618      	mov	r0, r3
 8008044:	f7fe ff9c 	bl	8006f80 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	3304      	adds	r3, #4
 800804c:	4618      	mov	r0, r3
 800804e:	f7fe ff97 	bl	8006f80 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008056:	4b2d      	ldr	r3, [pc, #180]	@ (800810c <xTaskResumeAll+0x124>)
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	429a      	cmp	r2, r3
 800805c:	d903      	bls.n	8008066 <xTaskResumeAll+0x7e>
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008062:	4a2a      	ldr	r2, [pc, #168]	@ (800810c <xTaskResumeAll+0x124>)
 8008064:	6013      	str	r3, [r2, #0]
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800806a:	4613      	mov	r3, r2
 800806c:	009b      	lsls	r3, r3, #2
 800806e:	4413      	add	r3, r2
 8008070:	009b      	lsls	r3, r3, #2
 8008072:	4a27      	ldr	r2, [pc, #156]	@ (8008110 <xTaskResumeAll+0x128>)
 8008074:	441a      	add	r2, r3
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	3304      	adds	r3, #4
 800807a:	4619      	mov	r1, r3
 800807c:	4610      	mov	r0, r2
 800807e:	f7fe ff22 	bl	8006ec6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008086:	4b23      	ldr	r3, [pc, #140]	@ (8008114 <xTaskResumeAll+0x12c>)
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800808c:	429a      	cmp	r2, r3
 800808e:	d302      	bcc.n	8008096 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8008090:	4b21      	ldr	r3, [pc, #132]	@ (8008118 <xTaskResumeAll+0x130>)
 8008092:	2201      	movs	r2, #1
 8008094:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008096:	4b1c      	ldr	r3, [pc, #112]	@ (8008108 <xTaskResumeAll+0x120>)
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	2b00      	cmp	r3, #0
 800809c:	d1cb      	bne.n	8008036 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d001      	beq.n	80080a8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80080a4:	f000 fb58 	bl	8008758 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80080a8:	4b1c      	ldr	r3, [pc, #112]	@ (800811c <xTaskResumeAll+0x134>)
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d010      	beq.n	80080d6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80080b4:	f000 f846 	bl	8008144 <xTaskIncrementTick>
 80080b8:	4603      	mov	r3, r0
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d002      	beq.n	80080c4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80080be:	4b16      	ldr	r3, [pc, #88]	@ (8008118 <xTaskResumeAll+0x130>)
 80080c0:	2201      	movs	r2, #1
 80080c2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	3b01      	subs	r3, #1
 80080c8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d1f1      	bne.n	80080b4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80080d0:	4b12      	ldr	r3, [pc, #72]	@ (800811c <xTaskResumeAll+0x134>)
 80080d2:	2200      	movs	r2, #0
 80080d4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80080d6:	4b10      	ldr	r3, [pc, #64]	@ (8008118 <xTaskResumeAll+0x130>)
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d009      	beq.n	80080f2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80080de:	2301      	movs	r3, #1
 80080e0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80080e2:	4b0f      	ldr	r3, [pc, #60]	@ (8008120 <xTaskResumeAll+0x138>)
 80080e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80080e8:	601a      	str	r2, [r3, #0]
 80080ea:	f3bf 8f4f 	dsb	sy
 80080ee:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80080f2:	f001 f8f3 	bl	80092dc <vPortExitCritical>

	return xAlreadyYielded;
 80080f6:	68bb      	ldr	r3, [r7, #8]
}
 80080f8:	4618      	mov	r0, r3
 80080fa:	3710      	adds	r7, #16
 80080fc:	46bd      	mov	sp, r7
 80080fe:	bd80      	pop	{r7, pc}
 8008100:	20001348 	.word	0x20001348
 8008104:	20001320 	.word	0x20001320
 8008108:	200012e0 	.word	0x200012e0
 800810c:	20001328 	.word	0x20001328
 8008110:	20000e50 	.word	0x20000e50
 8008114:	20000e4c 	.word	0x20000e4c
 8008118:	20001334 	.word	0x20001334
 800811c:	20001330 	.word	0x20001330
 8008120:	e000ed04 	.word	0xe000ed04

08008124 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008124:	b480      	push	{r7}
 8008126:	b083      	sub	sp, #12
 8008128:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800812a:	4b05      	ldr	r3, [pc, #20]	@ (8008140 <xTaskGetTickCount+0x1c>)
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008130:	687b      	ldr	r3, [r7, #4]
}
 8008132:	4618      	mov	r0, r3
 8008134:	370c      	adds	r7, #12
 8008136:	46bd      	mov	sp, r7
 8008138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813c:	4770      	bx	lr
 800813e:	bf00      	nop
 8008140:	20001324 	.word	0x20001324

08008144 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008144:	b580      	push	{r7, lr}
 8008146:	b086      	sub	sp, #24
 8008148:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800814a:	2300      	movs	r3, #0
 800814c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800814e:	4b4f      	ldr	r3, [pc, #316]	@ (800828c <xTaskIncrementTick+0x148>)
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	2b00      	cmp	r3, #0
 8008154:	f040 8090 	bne.w	8008278 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008158:	4b4d      	ldr	r3, [pc, #308]	@ (8008290 <xTaskIncrementTick+0x14c>)
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	3301      	adds	r3, #1
 800815e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008160:	4a4b      	ldr	r2, [pc, #300]	@ (8008290 <xTaskIncrementTick+0x14c>)
 8008162:	693b      	ldr	r3, [r7, #16]
 8008164:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008166:	693b      	ldr	r3, [r7, #16]
 8008168:	2b00      	cmp	r3, #0
 800816a:	d121      	bne.n	80081b0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800816c:	4b49      	ldr	r3, [pc, #292]	@ (8008294 <xTaskIncrementTick+0x150>)
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	2b00      	cmp	r3, #0
 8008174:	d00b      	beq.n	800818e <xTaskIncrementTick+0x4a>
	__asm volatile
 8008176:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800817a:	f383 8811 	msr	BASEPRI, r3
 800817e:	f3bf 8f6f 	isb	sy
 8008182:	f3bf 8f4f 	dsb	sy
 8008186:	603b      	str	r3, [r7, #0]
}
 8008188:	bf00      	nop
 800818a:	bf00      	nop
 800818c:	e7fd      	b.n	800818a <xTaskIncrementTick+0x46>
 800818e:	4b41      	ldr	r3, [pc, #260]	@ (8008294 <xTaskIncrementTick+0x150>)
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	60fb      	str	r3, [r7, #12]
 8008194:	4b40      	ldr	r3, [pc, #256]	@ (8008298 <xTaskIncrementTick+0x154>)
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	4a3e      	ldr	r2, [pc, #248]	@ (8008294 <xTaskIncrementTick+0x150>)
 800819a:	6013      	str	r3, [r2, #0]
 800819c:	4a3e      	ldr	r2, [pc, #248]	@ (8008298 <xTaskIncrementTick+0x154>)
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	6013      	str	r3, [r2, #0]
 80081a2:	4b3e      	ldr	r3, [pc, #248]	@ (800829c <xTaskIncrementTick+0x158>)
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	3301      	adds	r3, #1
 80081a8:	4a3c      	ldr	r2, [pc, #240]	@ (800829c <xTaskIncrementTick+0x158>)
 80081aa:	6013      	str	r3, [r2, #0]
 80081ac:	f000 fad4 	bl	8008758 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80081b0:	4b3b      	ldr	r3, [pc, #236]	@ (80082a0 <xTaskIncrementTick+0x15c>)
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	693a      	ldr	r2, [r7, #16]
 80081b6:	429a      	cmp	r2, r3
 80081b8:	d349      	bcc.n	800824e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80081ba:	4b36      	ldr	r3, [pc, #216]	@ (8008294 <xTaskIncrementTick+0x150>)
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d104      	bne.n	80081ce <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80081c4:	4b36      	ldr	r3, [pc, #216]	@ (80082a0 <xTaskIncrementTick+0x15c>)
 80081c6:	f04f 32ff 	mov.w	r2, #4294967295
 80081ca:	601a      	str	r2, [r3, #0]
					break;
 80081cc:	e03f      	b.n	800824e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80081ce:	4b31      	ldr	r3, [pc, #196]	@ (8008294 <xTaskIncrementTick+0x150>)
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	68db      	ldr	r3, [r3, #12]
 80081d4:	68db      	ldr	r3, [r3, #12]
 80081d6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80081d8:	68bb      	ldr	r3, [r7, #8]
 80081da:	685b      	ldr	r3, [r3, #4]
 80081dc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80081de:	693a      	ldr	r2, [r7, #16]
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	429a      	cmp	r2, r3
 80081e4:	d203      	bcs.n	80081ee <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80081e6:	4a2e      	ldr	r2, [pc, #184]	@ (80082a0 <xTaskIncrementTick+0x15c>)
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80081ec:	e02f      	b.n	800824e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80081ee:	68bb      	ldr	r3, [r7, #8]
 80081f0:	3304      	adds	r3, #4
 80081f2:	4618      	mov	r0, r3
 80081f4:	f7fe fec4 	bl	8006f80 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80081f8:	68bb      	ldr	r3, [r7, #8]
 80081fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d004      	beq.n	800820a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008200:	68bb      	ldr	r3, [r7, #8]
 8008202:	3318      	adds	r3, #24
 8008204:	4618      	mov	r0, r3
 8008206:	f7fe febb 	bl	8006f80 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800820a:	68bb      	ldr	r3, [r7, #8]
 800820c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800820e:	4b25      	ldr	r3, [pc, #148]	@ (80082a4 <xTaskIncrementTick+0x160>)
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	429a      	cmp	r2, r3
 8008214:	d903      	bls.n	800821e <xTaskIncrementTick+0xda>
 8008216:	68bb      	ldr	r3, [r7, #8]
 8008218:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800821a:	4a22      	ldr	r2, [pc, #136]	@ (80082a4 <xTaskIncrementTick+0x160>)
 800821c:	6013      	str	r3, [r2, #0]
 800821e:	68bb      	ldr	r3, [r7, #8]
 8008220:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008222:	4613      	mov	r3, r2
 8008224:	009b      	lsls	r3, r3, #2
 8008226:	4413      	add	r3, r2
 8008228:	009b      	lsls	r3, r3, #2
 800822a:	4a1f      	ldr	r2, [pc, #124]	@ (80082a8 <xTaskIncrementTick+0x164>)
 800822c:	441a      	add	r2, r3
 800822e:	68bb      	ldr	r3, [r7, #8]
 8008230:	3304      	adds	r3, #4
 8008232:	4619      	mov	r1, r3
 8008234:	4610      	mov	r0, r2
 8008236:	f7fe fe46 	bl	8006ec6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800823a:	68bb      	ldr	r3, [r7, #8]
 800823c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800823e:	4b1b      	ldr	r3, [pc, #108]	@ (80082ac <xTaskIncrementTick+0x168>)
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008244:	429a      	cmp	r2, r3
 8008246:	d3b8      	bcc.n	80081ba <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008248:	2301      	movs	r3, #1
 800824a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800824c:	e7b5      	b.n	80081ba <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800824e:	4b17      	ldr	r3, [pc, #92]	@ (80082ac <xTaskIncrementTick+0x168>)
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008254:	4914      	ldr	r1, [pc, #80]	@ (80082a8 <xTaskIncrementTick+0x164>)
 8008256:	4613      	mov	r3, r2
 8008258:	009b      	lsls	r3, r3, #2
 800825a:	4413      	add	r3, r2
 800825c:	009b      	lsls	r3, r3, #2
 800825e:	440b      	add	r3, r1
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	2b01      	cmp	r3, #1
 8008264:	d901      	bls.n	800826a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008266:	2301      	movs	r3, #1
 8008268:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800826a:	4b11      	ldr	r3, [pc, #68]	@ (80082b0 <xTaskIncrementTick+0x16c>)
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	2b00      	cmp	r3, #0
 8008270:	d007      	beq.n	8008282 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008272:	2301      	movs	r3, #1
 8008274:	617b      	str	r3, [r7, #20]
 8008276:	e004      	b.n	8008282 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008278:	4b0e      	ldr	r3, [pc, #56]	@ (80082b4 <xTaskIncrementTick+0x170>)
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	3301      	adds	r3, #1
 800827e:	4a0d      	ldr	r2, [pc, #52]	@ (80082b4 <xTaskIncrementTick+0x170>)
 8008280:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008282:	697b      	ldr	r3, [r7, #20]
}
 8008284:	4618      	mov	r0, r3
 8008286:	3718      	adds	r7, #24
 8008288:	46bd      	mov	sp, r7
 800828a:	bd80      	pop	{r7, pc}
 800828c:	20001348 	.word	0x20001348
 8008290:	20001324 	.word	0x20001324
 8008294:	200012d8 	.word	0x200012d8
 8008298:	200012dc 	.word	0x200012dc
 800829c:	20001338 	.word	0x20001338
 80082a0:	20001340 	.word	0x20001340
 80082a4:	20001328 	.word	0x20001328
 80082a8:	20000e50 	.word	0x20000e50
 80082ac:	20000e4c 	.word	0x20000e4c
 80082b0:	20001334 	.word	0x20001334
 80082b4:	20001330 	.word	0x20001330

080082b8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80082b8:	b480      	push	{r7}
 80082ba:	b085      	sub	sp, #20
 80082bc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80082be:	4b28      	ldr	r3, [pc, #160]	@ (8008360 <vTaskSwitchContext+0xa8>)
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d003      	beq.n	80082ce <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80082c6:	4b27      	ldr	r3, [pc, #156]	@ (8008364 <vTaskSwitchContext+0xac>)
 80082c8:	2201      	movs	r2, #1
 80082ca:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80082cc:	e042      	b.n	8008354 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 80082ce:	4b25      	ldr	r3, [pc, #148]	@ (8008364 <vTaskSwitchContext+0xac>)
 80082d0:	2200      	movs	r2, #0
 80082d2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80082d4:	4b24      	ldr	r3, [pc, #144]	@ (8008368 <vTaskSwitchContext+0xb0>)
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	60fb      	str	r3, [r7, #12]
 80082da:	e011      	b.n	8008300 <vTaskSwitchContext+0x48>
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d10b      	bne.n	80082fa <vTaskSwitchContext+0x42>
	__asm volatile
 80082e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082e6:	f383 8811 	msr	BASEPRI, r3
 80082ea:	f3bf 8f6f 	isb	sy
 80082ee:	f3bf 8f4f 	dsb	sy
 80082f2:	607b      	str	r3, [r7, #4]
}
 80082f4:	bf00      	nop
 80082f6:	bf00      	nop
 80082f8:	e7fd      	b.n	80082f6 <vTaskSwitchContext+0x3e>
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	3b01      	subs	r3, #1
 80082fe:	60fb      	str	r3, [r7, #12]
 8008300:	491a      	ldr	r1, [pc, #104]	@ (800836c <vTaskSwitchContext+0xb4>)
 8008302:	68fa      	ldr	r2, [r7, #12]
 8008304:	4613      	mov	r3, r2
 8008306:	009b      	lsls	r3, r3, #2
 8008308:	4413      	add	r3, r2
 800830a:	009b      	lsls	r3, r3, #2
 800830c:	440b      	add	r3, r1
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	2b00      	cmp	r3, #0
 8008312:	d0e3      	beq.n	80082dc <vTaskSwitchContext+0x24>
 8008314:	68fa      	ldr	r2, [r7, #12]
 8008316:	4613      	mov	r3, r2
 8008318:	009b      	lsls	r3, r3, #2
 800831a:	4413      	add	r3, r2
 800831c:	009b      	lsls	r3, r3, #2
 800831e:	4a13      	ldr	r2, [pc, #76]	@ (800836c <vTaskSwitchContext+0xb4>)
 8008320:	4413      	add	r3, r2
 8008322:	60bb      	str	r3, [r7, #8]
 8008324:	68bb      	ldr	r3, [r7, #8]
 8008326:	685b      	ldr	r3, [r3, #4]
 8008328:	685a      	ldr	r2, [r3, #4]
 800832a:	68bb      	ldr	r3, [r7, #8]
 800832c:	605a      	str	r2, [r3, #4]
 800832e:	68bb      	ldr	r3, [r7, #8]
 8008330:	685a      	ldr	r2, [r3, #4]
 8008332:	68bb      	ldr	r3, [r7, #8]
 8008334:	3308      	adds	r3, #8
 8008336:	429a      	cmp	r2, r3
 8008338:	d104      	bne.n	8008344 <vTaskSwitchContext+0x8c>
 800833a:	68bb      	ldr	r3, [r7, #8]
 800833c:	685b      	ldr	r3, [r3, #4]
 800833e:	685a      	ldr	r2, [r3, #4]
 8008340:	68bb      	ldr	r3, [r7, #8]
 8008342:	605a      	str	r2, [r3, #4]
 8008344:	68bb      	ldr	r3, [r7, #8]
 8008346:	685b      	ldr	r3, [r3, #4]
 8008348:	68db      	ldr	r3, [r3, #12]
 800834a:	4a09      	ldr	r2, [pc, #36]	@ (8008370 <vTaskSwitchContext+0xb8>)
 800834c:	6013      	str	r3, [r2, #0]
 800834e:	4a06      	ldr	r2, [pc, #24]	@ (8008368 <vTaskSwitchContext+0xb0>)
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	6013      	str	r3, [r2, #0]
}
 8008354:	bf00      	nop
 8008356:	3714      	adds	r7, #20
 8008358:	46bd      	mov	sp, r7
 800835a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835e:	4770      	bx	lr
 8008360:	20001348 	.word	0x20001348
 8008364:	20001334 	.word	0x20001334
 8008368:	20001328 	.word	0x20001328
 800836c:	20000e50 	.word	0x20000e50
 8008370:	20000e4c 	.word	0x20000e4c

08008374 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008374:	b580      	push	{r7, lr}
 8008376:	b084      	sub	sp, #16
 8008378:	af00      	add	r7, sp, #0
 800837a:	6078      	str	r0, [r7, #4]
 800837c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	2b00      	cmp	r3, #0
 8008382:	d10b      	bne.n	800839c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008384:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008388:	f383 8811 	msr	BASEPRI, r3
 800838c:	f3bf 8f6f 	isb	sy
 8008390:	f3bf 8f4f 	dsb	sy
 8008394:	60fb      	str	r3, [r7, #12]
}
 8008396:	bf00      	nop
 8008398:	bf00      	nop
 800839a:	e7fd      	b.n	8008398 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800839c:	4b07      	ldr	r3, [pc, #28]	@ (80083bc <vTaskPlaceOnEventList+0x48>)
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	3318      	adds	r3, #24
 80083a2:	4619      	mov	r1, r3
 80083a4:	6878      	ldr	r0, [r7, #4]
 80083a6:	f7fe fdb2 	bl	8006f0e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80083aa:	2101      	movs	r1, #1
 80083ac:	6838      	ldr	r0, [r7, #0]
 80083ae:	f000 fa81 	bl	80088b4 <prvAddCurrentTaskToDelayedList>
}
 80083b2:	bf00      	nop
 80083b4:	3710      	adds	r7, #16
 80083b6:	46bd      	mov	sp, r7
 80083b8:	bd80      	pop	{r7, pc}
 80083ba:	bf00      	nop
 80083bc:	20000e4c 	.word	0x20000e4c

080083c0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b086      	sub	sp, #24
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	60f8      	str	r0, [r7, #12]
 80083c8:	60b9      	str	r1, [r7, #8]
 80083ca:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d10b      	bne.n	80083ea <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80083d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083d6:	f383 8811 	msr	BASEPRI, r3
 80083da:	f3bf 8f6f 	isb	sy
 80083de:	f3bf 8f4f 	dsb	sy
 80083e2:	617b      	str	r3, [r7, #20]
}
 80083e4:	bf00      	nop
 80083e6:	bf00      	nop
 80083e8:	e7fd      	b.n	80083e6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80083ea:	4b0a      	ldr	r3, [pc, #40]	@ (8008414 <vTaskPlaceOnEventListRestricted+0x54>)
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	3318      	adds	r3, #24
 80083f0:	4619      	mov	r1, r3
 80083f2:	68f8      	ldr	r0, [r7, #12]
 80083f4:	f7fe fd67 	bl	8006ec6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d002      	beq.n	8008404 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80083fe:	f04f 33ff 	mov.w	r3, #4294967295
 8008402:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008404:	6879      	ldr	r1, [r7, #4]
 8008406:	68b8      	ldr	r0, [r7, #8]
 8008408:	f000 fa54 	bl	80088b4 <prvAddCurrentTaskToDelayedList>
	}
 800840c:	bf00      	nop
 800840e:	3718      	adds	r7, #24
 8008410:	46bd      	mov	sp, r7
 8008412:	bd80      	pop	{r7, pc}
 8008414:	20000e4c 	.word	0x20000e4c

08008418 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008418:	b580      	push	{r7, lr}
 800841a:	b086      	sub	sp, #24
 800841c:	af00      	add	r7, sp, #0
 800841e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	68db      	ldr	r3, [r3, #12]
 8008424:	68db      	ldr	r3, [r3, #12]
 8008426:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008428:	693b      	ldr	r3, [r7, #16]
 800842a:	2b00      	cmp	r3, #0
 800842c:	d10b      	bne.n	8008446 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800842e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008432:	f383 8811 	msr	BASEPRI, r3
 8008436:	f3bf 8f6f 	isb	sy
 800843a:	f3bf 8f4f 	dsb	sy
 800843e:	60fb      	str	r3, [r7, #12]
}
 8008440:	bf00      	nop
 8008442:	bf00      	nop
 8008444:	e7fd      	b.n	8008442 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008446:	693b      	ldr	r3, [r7, #16]
 8008448:	3318      	adds	r3, #24
 800844a:	4618      	mov	r0, r3
 800844c:	f7fe fd98 	bl	8006f80 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008450:	4b1d      	ldr	r3, [pc, #116]	@ (80084c8 <xTaskRemoveFromEventList+0xb0>)
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	2b00      	cmp	r3, #0
 8008456:	d11d      	bne.n	8008494 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008458:	693b      	ldr	r3, [r7, #16]
 800845a:	3304      	adds	r3, #4
 800845c:	4618      	mov	r0, r3
 800845e:	f7fe fd8f 	bl	8006f80 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008462:	693b      	ldr	r3, [r7, #16]
 8008464:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008466:	4b19      	ldr	r3, [pc, #100]	@ (80084cc <xTaskRemoveFromEventList+0xb4>)
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	429a      	cmp	r2, r3
 800846c:	d903      	bls.n	8008476 <xTaskRemoveFromEventList+0x5e>
 800846e:	693b      	ldr	r3, [r7, #16]
 8008470:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008472:	4a16      	ldr	r2, [pc, #88]	@ (80084cc <xTaskRemoveFromEventList+0xb4>)
 8008474:	6013      	str	r3, [r2, #0]
 8008476:	693b      	ldr	r3, [r7, #16]
 8008478:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800847a:	4613      	mov	r3, r2
 800847c:	009b      	lsls	r3, r3, #2
 800847e:	4413      	add	r3, r2
 8008480:	009b      	lsls	r3, r3, #2
 8008482:	4a13      	ldr	r2, [pc, #76]	@ (80084d0 <xTaskRemoveFromEventList+0xb8>)
 8008484:	441a      	add	r2, r3
 8008486:	693b      	ldr	r3, [r7, #16]
 8008488:	3304      	adds	r3, #4
 800848a:	4619      	mov	r1, r3
 800848c:	4610      	mov	r0, r2
 800848e:	f7fe fd1a 	bl	8006ec6 <vListInsertEnd>
 8008492:	e005      	b.n	80084a0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008494:	693b      	ldr	r3, [r7, #16]
 8008496:	3318      	adds	r3, #24
 8008498:	4619      	mov	r1, r3
 800849a:	480e      	ldr	r0, [pc, #56]	@ (80084d4 <xTaskRemoveFromEventList+0xbc>)
 800849c:	f7fe fd13 	bl	8006ec6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80084a0:	693b      	ldr	r3, [r7, #16]
 80084a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084a4:	4b0c      	ldr	r3, [pc, #48]	@ (80084d8 <xTaskRemoveFromEventList+0xc0>)
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084aa:	429a      	cmp	r2, r3
 80084ac:	d905      	bls.n	80084ba <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80084ae:	2301      	movs	r3, #1
 80084b0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80084b2:	4b0a      	ldr	r3, [pc, #40]	@ (80084dc <xTaskRemoveFromEventList+0xc4>)
 80084b4:	2201      	movs	r2, #1
 80084b6:	601a      	str	r2, [r3, #0]
 80084b8:	e001      	b.n	80084be <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80084ba:	2300      	movs	r3, #0
 80084bc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80084be:	697b      	ldr	r3, [r7, #20]
}
 80084c0:	4618      	mov	r0, r3
 80084c2:	3718      	adds	r7, #24
 80084c4:	46bd      	mov	sp, r7
 80084c6:	bd80      	pop	{r7, pc}
 80084c8:	20001348 	.word	0x20001348
 80084cc:	20001328 	.word	0x20001328
 80084d0:	20000e50 	.word	0x20000e50
 80084d4:	200012e0 	.word	0x200012e0
 80084d8:	20000e4c 	.word	0x20000e4c
 80084dc:	20001334 	.word	0x20001334

080084e0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80084e0:	b480      	push	{r7}
 80084e2:	b083      	sub	sp, #12
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80084e8:	4b06      	ldr	r3, [pc, #24]	@ (8008504 <vTaskInternalSetTimeOutState+0x24>)
 80084ea:	681a      	ldr	r2, [r3, #0]
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80084f0:	4b05      	ldr	r3, [pc, #20]	@ (8008508 <vTaskInternalSetTimeOutState+0x28>)
 80084f2:	681a      	ldr	r2, [r3, #0]
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	605a      	str	r2, [r3, #4]
}
 80084f8:	bf00      	nop
 80084fa:	370c      	adds	r7, #12
 80084fc:	46bd      	mov	sp, r7
 80084fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008502:	4770      	bx	lr
 8008504:	20001338 	.word	0x20001338
 8008508:	20001324 	.word	0x20001324

0800850c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800850c:	b580      	push	{r7, lr}
 800850e:	b088      	sub	sp, #32
 8008510:	af00      	add	r7, sp, #0
 8008512:	6078      	str	r0, [r7, #4]
 8008514:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	2b00      	cmp	r3, #0
 800851a:	d10b      	bne.n	8008534 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800851c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008520:	f383 8811 	msr	BASEPRI, r3
 8008524:	f3bf 8f6f 	isb	sy
 8008528:	f3bf 8f4f 	dsb	sy
 800852c:	613b      	str	r3, [r7, #16]
}
 800852e:	bf00      	nop
 8008530:	bf00      	nop
 8008532:	e7fd      	b.n	8008530 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008534:	683b      	ldr	r3, [r7, #0]
 8008536:	2b00      	cmp	r3, #0
 8008538:	d10b      	bne.n	8008552 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800853a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800853e:	f383 8811 	msr	BASEPRI, r3
 8008542:	f3bf 8f6f 	isb	sy
 8008546:	f3bf 8f4f 	dsb	sy
 800854a:	60fb      	str	r3, [r7, #12]
}
 800854c:	bf00      	nop
 800854e:	bf00      	nop
 8008550:	e7fd      	b.n	800854e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008552:	f000 fe91 	bl	8009278 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008556:	4b1d      	ldr	r3, [pc, #116]	@ (80085cc <xTaskCheckForTimeOut+0xc0>)
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	685b      	ldr	r3, [r3, #4]
 8008560:	69ba      	ldr	r2, [r7, #24]
 8008562:	1ad3      	subs	r3, r2, r3
 8008564:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008566:	683b      	ldr	r3, [r7, #0]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800856e:	d102      	bne.n	8008576 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008570:	2300      	movs	r3, #0
 8008572:	61fb      	str	r3, [r7, #28]
 8008574:	e023      	b.n	80085be <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681a      	ldr	r2, [r3, #0]
 800857a:	4b15      	ldr	r3, [pc, #84]	@ (80085d0 <xTaskCheckForTimeOut+0xc4>)
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	429a      	cmp	r2, r3
 8008580:	d007      	beq.n	8008592 <xTaskCheckForTimeOut+0x86>
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	685b      	ldr	r3, [r3, #4]
 8008586:	69ba      	ldr	r2, [r7, #24]
 8008588:	429a      	cmp	r2, r3
 800858a:	d302      	bcc.n	8008592 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800858c:	2301      	movs	r3, #1
 800858e:	61fb      	str	r3, [r7, #28]
 8008590:	e015      	b.n	80085be <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008592:	683b      	ldr	r3, [r7, #0]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	697a      	ldr	r2, [r7, #20]
 8008598:	429a      	cmp	r2, r3
 800859a:	d20b      	bcs.n	80085b4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800859c:	683b      	ldr	r3, [r7, #0]
 800859e:	681a      	ldr	r2, [r3, #0]
 80085a0:	697b      	ldr	r3, [r7, #20]
 80085a2:	1ad2      	subs	r2, r2, r3
 80085a4:	683b      	ldr	r3, [r7, #0]
 80085a6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80085a8:	6878      	ldr	r0, [r7, #4]
 80085aa:	f7ff ff99 	bl	80084e0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80085ae:	2300      	movs	r3, #0
 80085b0:	61fb      	str	r3, [r7, #28]
 80085b2:	e004      	b.n	80085be <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80085b4:	683b      	ldr	r3, [r7, #0]
 80085b6:	2200      	movs	r2, #0
 80085b8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80085ba:	2301      	movs	r3, #1
 80085bc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80085be:	f000 fe8d 	bl	80092dc <vPortExitCritical>

	return xReturn;
 80085c2:	69fb      	ldr	r3, [r7, #28]
}
 80085c4:	4618      	mov	r0, r3
 80085c6:	3720      	adds	r7, #32
 80085c8:	46bd      	mov	sp, r7
 80085ca:	bd80      	pop	{r7, pc}
 80085cc:	20001324 	.word	0x20001324
 80085d0:	20001338 	.word	0x20001338

080085d4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80085d4:	b480      	push	{r7}
 80085d6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80085d8:	4b03      	ldr	r3, [pc, #12]	@ (80085e8 <vTaskMissedYield+0x14>)
 80085da:	2201      	movs	r2, #1
 80085dc:	601a      	str	r2, [r3, #0]
}
 80085de:	bf00      	nop
 80085e0:	46bd      	mov	sp, r7
 80085e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e6:	4770      	bx	lr
 80085e8:	20001334 	.word	0x20001334

080085ec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80085ec:	b580      	push	{r7, lr}
 80085ee:	b082      	sub	sp, #8
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80085f4:	f000 f852 	bl	800869c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80085f8:	4b06      	ldr	r3, [pc, #24]	@ (8008614 <prvIdleTask+0x28>)
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	2b01      	cmp	r3, #1
 80085fe:	d9f9      	bls.n	80085f4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008600:	4b05      	ldr	r3, [pc, #20]	@ (8008618 <prvIdleTask+0x2c>)
 8008602:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008606:	601a      	str	r2, [r3, #0]
 8008608:	f3bf 8f4f 	dsb	sy
 800860c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008610:	e7f0      	b.n	80085f4 <prvIdleTask+0x8>
 8008612:	bf00      	nop
 8008614:	20000e50 	.word	0x20000e50
 8008618:	e000ed04 	.word	0xe000ed04

0800861c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800861c:	b580      	push	{r7, lr}
 800861e:	b082      	sub	sp, #8
 8008620:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008622:	2300      	movs	r3, #0
 8008624:	607b      	str	r3, [r7, #4]
 8008626:	e00c      	b.n	8008642 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008628:	687a      	ldr	r2, [r7, #4]
 800862a:	4613      	mov	r3, r2
 800862c:	009b      	lsls	r3, r3, #2
 800862e:	4413      	add	r3, r2
 8008630:	009b      	lsls	r3, r3, #2
 8008632:	4a12      	ldr	r2, [pc, #72]	@ (800867c <prvInitialiseTaskLists+0x60>)
 8008634:	4413      	add	r3, r2
 8008636:	4618      	mov	r0, r3
 8008638:	f7fe fc18 	bl	8006e6c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	3301      	adds	r3, #1
 8008640:	607b      	str	r3, [r7, #4]
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	2b37      	cmp	r3, #55	@ 0x37
 8008646:	d9ef      	bls.n	8008628 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008648:	480d      	ldr	r0, [pc, #52]	@ (8008680 <prvInitialiseTaskLists+0x64>)
 800864a:	f7fe fc0f 	bl	8006e6c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800864e:	480d      	ldr	r0, [pc, #52]	@ (8008684 <prvInitialiseTaskLists+0x68>)
 8008650:	f7fe fc0c 	bl	8006e6c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008654:	480c      	ldr	r0, [pc, #48]	@ (8008688 <prvInitialiseTaskLists+0x6c>)
 8008656:	f7fe fc09 	bl	8006e6c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800865a:	480c      	ldr	r0, [pc, #48]	@ (800868c <prvInitialiseTaskLists+0x70>)
 800865c:	f7fe fc06 	bl	8006e6c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008660:	480b      	ldr	r0, [pc, #44]	@ (8008690 <prvInitialiseTaskLists+0x74>)
 8008662:	f7fe fc03 	bl	8006e6c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008666:	4b0b      	ldr	r3, [pc, #44]	@ (8008694 <prvInitialiseTaskLists+0x78>)
 8008668:	4a05      	ldr	r2, [pc, #20]	@ (8008680 <prvInitialiseTaskLists+0x64>)
 800866a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800866c:	4b0a      	ldr	r3, [pc, #40]	@ (8008698 <prvInitialiseTaskLists+0x7c>)
 800866e:	4a05      	ldr	r2, [pc, #20]	@ (8008684 <prvInitialiseTaskLists+0x68>)
 8008670:	601a      	str	r2, [r3, #0]
}
 8008672:	bf00      	nop
 8008674:	3708      	adds	r7, #8
 8008676:	46bd      	mov	sp, r7
 8008678:	bd80      	pop	{r7, pc}
 800867a:	bf00      	nop
 800867c:	20000e50 	.word	0x20000e50
 8008680:	200012b0 	.word	0x200012b0
 8008684:	200012c4 	.word	0x200012c4
 8008688:	200012e0 	.word	0x200012e0
 800868c:	200012f4 	.word	0x200012f4
 8008690:	2000130c 	.word	0x2000130c
 8008694:	200012d8 	.word	0x200012d8
 8008698:	200012dc 	.word	0x200012dc

0800869c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800869c:	b580      	push	{r7, lr}
 800869e:	b082      	sub	sp, #8
 80086a0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80086a2:	e019      	b.n	80086d8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80086a4:	f000 fde8 	bl	8009278 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80086a8:	4b10      	ldr	r3, [pc, #64]	@ (80086ec <prvCheckTasksWaitingTermination+0x50>)
 80086aa:	68db      	ldr	r3, [r3, #12]
 80086ac:	68db      	ldr	r3, [r3, #12]
 80086ae:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	3304      	adds	r3, #4
 80086b4:	4618      	mov	r0, r3
 80086b6:	f7fe fc63 	bl	8006f80 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80086ba:	4b0d      	ldr	r3, [pc, #52]	@ (80086f0 <prvCheckTasksWaitingTermination+0x54>)
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	3b01      	subs	r3, #1
 80086c0:	4a0b      	ldr	r2, [pc, #44]	@ (80086f0 <prvCheckTasksWaitingTermination+0x54>)
 80086c2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80086c4:	4b0b      	ldr	r3, [pc, #44]	@ (80086f4 <prvCheckTasksWaitingTermination+0x58>)
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	3b01      	subs	r3, #1
 80086ca:	4a0a      	ldr	r2, [pc, #40]	@ (80086f4 <prvCheckTasksWaitingTermination+0x58>)
 80086cc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80086ce:	f000 fe05 	bl	80092dc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80086d2:	6878      	ldr	r0, [r7, #4]
 80086d4:	f000 f810 	bl	80086f8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80086d8:	4b06      	ldr	r3, [pc, #24]	@ (80086f4 <prvCheckTasksWaitingTermination+0x58>)
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d1e1      	bne.n	80086a4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80086e0:	bf00      	nop
 80086e2:	bf00      	nop
 80086e4:	3708      	adds	r7, #8
 80086e6:	46bd      	mov	sp, r7
 80086e8:	bd80      	pop	{r7, pc}
 80086ea:	bf00      	nop
 80086ec:	200012f4 	.word	0x200012f4
 80086f0:	20001320 	.word	0x20001320
 80086f4:	20001308 	.word	0x20001308

080086f8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80086f8:	b580      	push	{r7, lr}
 80086fa:	b084      	sub	sp, #16
 80086fc:	af00      	add	r7, sp, #0
 80086fe:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8008706:	2b00      	cmp	r3, #0
 8008708:	d108      	bne.n	800871c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800870e:	4618      	mov	r0, r3
 8008710:	f000 ffa2 	bl	8009658 <vPortFree>
				vPortFree( pxTCB );
 8008714:	6878      	ldr	r0, [r7, #4]
 8008716:	f000 ff9f 	bl	8009658 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800871a:	e019      	b.n	8008750 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8008722:	2b01      	cmp	r3, #1
 8008724:	d103      	bne.n	800872e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8008726:	6878      	ldr	r0, [r7, #4]
 8008728:	f000 ff96 	bl	8009658 <vPortFree>
	}
 800872c:	e010      	b.n	8008750 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8008734:	2b02      	cmp	r3, #2
 8008736:	d00b      	beq.n	8008750 <prvDeleteTCB+0x58>
	__asm volatile
 8008738:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800873c:	f383 8811 	msr	BASEPRI, r3
 8008740:	f3bf 8f6f 	isb	sy
 8008744:	f3bf 8f4f 	dsb	sy
 8008748:	60fb      	str	r3, [r7, #12]
}
 800874a:	bf00      	nop
 800874c:	bf00      	nop
 800874e:	e7fd      	b.n	800874c <prvDeleteTCB+0x54>
	}
 8008750:	bf00      	nop
 8008752:	3710      	adds	r7, #16
 8008754:	46bd      	mov	sp, r7
 8008756:	bd80      	pop	{r7, pc}

08008758 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008758:	b480      	push	{r7}
 800875a:	b083      	sub	sp, #12
 800875c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800875e:	4b0c      	ldr	r3, [pc, #48]	@ (8008790 <prvResetNextTaskUnblockTime+0x38>)
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	2b00      	cmp	r3, #0
 8008766:	d104      	bne.n	8008772 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008768:	4b0a      	ldr	r3, [pc, #40]	@ (8008794 <prvResetNextTaskUnblockTime+0x3c>)
 800876a:	f04f 32ff 	mov.w	r2, #4294967295
 800876e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008770:	e008      	b.n	8008784 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008772:	4b07      	ldr	r3, [pc, #28]	@ (8008790 <prvResetNextTaskUnblockTime+0x38>)
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	68db      	ldr	r3, [r3, #12]
 8008778:	68db      	ldr	r3, [r3, #12]
 800877a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	685b      	ldr	r3, [r3, #4]
 8008780:	4a04      	ldr	r2, [pc, #16]	@ (8008794 <prvResetNextTaskUnblockTime+0x3c>)
 8008782:	6013      	str	r3, [r2, #0]
}
 8008784:	bf00      	nop
 8008786:	370c      	adds	r7, #12
 8008788:	46bd      	mov	sp, r7
 800878a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800878e:	4770      	bx	lr
 8008790:	200012d8 	.word	0x200012d8
 8008794:	20001340 	.word	0x20001340

08008798 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008798:	b480      	push	{r7}
 800879a:	b083      	sub	sp, #12
 800879c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800879e:	4b0b      	ldr	r3, [pc, #44]	@ (80087cc <xTaskGetSchedulerState+0x34>)
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d102      	bne.n	80087ac <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80087a6:	2301      	movs	r3, #1
 80087a8:	607b      	str	r3, [r7, #4]
 80087aa:	e008      	b.n	80087be <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80087ac:	4b08      	ldr	r3, [pc, #32]	@ (80087d0 <xTaskGetSchedulerState+0x38>)
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d102      	bne.n	80087ba <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80087b4:	2302      	movs	r3, #2
 80087b6:	607b      	str	r3, [r7, #4]
 80087b8:	e001      	b.n	80087be <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80087ba:	2300      	movs	r3, #0
 80087bc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80087be:	687b      	ldr	r3, [r7, #4]
	}
 80087c0:	4618      	mov	r0, r3
 80087c2:	370c      	adds	r7, #12
 80087c4:	46bd      	mov	sp, r7
 80087c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ca:	4770      	bx	lr
 80087cc:	2000132c 	.word	0x2000132c
 80087d0:	20001348 	.word	0x20001348

080087d4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80087d4:	b580      	push	{r7, lr}
 80087d6:	b086      	sub	sp, #24
 80087d8:	af00      	add	r7, sp, #0
 80087da:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80087e0:	2300      	movs	r3, #0
 80087e2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d058      	beq.n	800889c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80087ea:	4b2f      	ldr	r3, [pc, #188]	@ (80088a8 <xTaskPriorityDisinherit+0xd4>)
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	693a      	ldr	r2, [r7, #16]
 80087f0:	429a      	cmp	r2, r3
 80087f2:	d00b      	beq.n	800880c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80087f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087f8:	f383 8811 	msr	BASEPRI, r3
 80087fc:	f3bf 8f6f 	isb	sy
 8008800:	f3bf 8f4f 	dsb	sy
 8008804:	60fb      	str	r3, [r7, #12]
}
 8008806:	bf00      	nop
 8008808:	bf00      	nop
 800880a:	e7fd      	b.n	8008808 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800880c:	693b      	ldr	r3, [r7, #16]
 800880e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008810:	2b00      	cmp	r3, #0
 8008812:	d10b      	bne.n	800882c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008814:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008818:	f383 8811 	msr	BASEPRI, r3
 800881c:	f3bf 8f6f 	isb	sy
 8008820:	f3bf 8f4f 	dsb	sy
 8008824:	60bb      	str	r3, [r7, #8]
}
 8008826:	bf00      	nop
 8008828:	bf00      	nop
 800882a:	e7fd      	b.n	8008828 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800882c:	693b      	ldr	r3, [r7, #16]
 800882e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008830:	1e5a      	subs	r2, r3, #1
 8008832:	693b      	ldr	r3, [r7, #16]
 8008834:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008836:	693b      	ldr	r3, [r7, #16]
 8008838:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800883a:	693b      	ldr	r3, [r7, #16]
 800883c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800883e:	429a      	cmp	r2, r3
 8008840:	d02c      	beq.n	800889c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008842:	693b      	ldr	r3, [r7, #16]
 8008844:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008846:	2b00      	cmp	r3, #0
 8008848:	d128      	bne.n	800889c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800884a:	693b      	ldr	r3, [r7, #16]
 800884c:	3304      	adds	r3, #4
 800884e:	4618      	mov	r0, r3
 8008850:	f7fe fb96 	bl	8006f80 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008854:	693b      	ldr	r3, [r7, #16]
 8008856:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008858:	693b      	ldr	r3, [r7, #16]
 800885a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800885c:	693b      	ldr	r3, [r7, #16]
 800885e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008860:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008864:	693b      	ldr	r3, [r7, #16]
 8008866:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008868:	693b      	ldr	r3, [r7, #16]
 800886a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800886c:	4b0f      	ldr	r3, [pc, #60]	@ (80088ac <xTaskPriorityDisinherit+0xd8>)
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	429a      	cmp	r2, r3
 8008872:	d903      	bls.n	800887c <xTaskPriorityDisinherit+0xa8>
 8008874:	693b      	ldr	r3, [r7, #16]
 8008876:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008878:	4a0c      	ldr	r2, [pc, #48]	@ (80088ac <xTaskPriorityDisinherit+0xd8>)
 800887a:	6013      	str	r3, [r2, #0]
 800887c:	693b      	ldr	r3, [r7, #16]
 800887e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008880:	4613      	mov	r3, r2
 8008882:	009b      	lsls	r3, r3, #2
 8008884:	4413      	add	r3, r2
 8008886:	009b      	lsls	r3, r3, #2
 8008888:	4a09      	ldr	r2, [pc, #36]	@ (80088b0 <xTaskPriorityDisinherit+0xdc>)
 800888a:	441a      	add	r2, r3
 800888c:	693b      	ldr	r3, [r7, #16]
 800888e:	3304      	adds	r3, #4
 8008890:	4619      	mov	r1, r3
 8008892:	4610      	mov	r0, r2
 8008894:	f7fe fb17 	bl	8006ec6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008898:	2301      	movs	r3, #1
 800889a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800889c:	697b      	ldr	r3, [r7, #20]
	}
 800889e:	4618      	mov	r0, r3
 80088a0:	3718      	adds	r7, #24
 80088a2:	46bd      	mov	sp, r7
 80088a4:	bd80      	pop	{r7, pc}
 80088a6:	bf00      	nop
 80088a8:	20000e4c 	.word	0x20000e4c
 80088ac:	20001328 	.word	0x20001328
 80088b0:	20000e50 	.word	0x20000e50

080088b4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80088b4:	b580      	push	{r7, lr}
 80088b6:	b084      	sub	sp, #16
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	6078      	str	r0, [r7, #4]
 80088bc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80088be:	4b21      	ldr	r3, [pc, #132]	@ (8008944 <prvAddCurrentTaskToDelayedList+0x90>)
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80088c4:	4b20      	ldr	r3, [pc, #128]	@ (8008948 <prvAddCurrentTaskToDelayedList+0x94>)
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	3304      	adds	r3, #4
 80088ca:	4618      	mov	r0, r3
 80088cc:	f7fe fb58 	bl	8006f80 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088d6:	d10a      	bne.n	80088ee <prvAddCurrentTaskToDelayedList+0x3a>
 80088d8:	683b      	ldr	r3, [r7, #0]
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d007      	beq.n	80088ee <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80088de:	4b1a      	ldr	r3, [pc, #104]	@ (8008948 <prvAddCurrentTaskToDelayedList+0x94>)
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	3304      	adds	r3, #4
 80088e4:	4619      	mov	r1, r3
 80088e6:	4819      	ldr	r0, [pc, #100]	@ (800894c <prvAddCurrentTaskToDelayedList+0x98>)
 80088e8:	f7fe faed 	bl	8006ec6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80088ec:	e026      	b.n	800893c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80088ee:	68fa      	ldr	r2, [r7, #12]
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	4413      	add	r3, r2
 80088f4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80088f6:	4b14      	ldr	r3, [pc, #80]	@ (8008948 <prvAddCurrentTaskToDelayedList+0x94>)
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	68ba      	ldr	r2, [r7, #8]
 80088fc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80088fe:	68ba      	ldr	r2, [r7, #8]
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	429a      	cmp	r2, r3
 8008904:	d209      	bcs.n	800891a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008906:	4b12      	ldr	r3, [pc, #72]	@ (8008950 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008908:	681a      	ldr	r2, [r3, #0]
 800890a:	4b0f      	ldr	r3, [pc, #60]	@ (8008948 <prvAddCurrentTaskToDelayedList+0x94>)
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	3304      	adds	r3, #4
 8008910:	4619      	mov	r1, r3
 8008912:	4610      	mov	r0, r2
 8008914:	f7fe fafb 	bl	8006f0e <vListInsert>
}
 8008918:	e010      	b.n	800893c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800891a:	4b0e      	ldr	r3, [pc, #56]	@ (8008954 <prvAddCurrentTaskToDelayedList+0xa0>)
 800891c:	681a      	ldr	r2, [r3, #0]
 800891e:	4b0a      	ldr	r3, [pc, #40]	@ (8008948 <prvAddCurrentTaskToDelayedList+0x94>)
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	3304      	adds	r3, #4
 8008924:	4619      	mov	r1, r3
 8008926:	4610      	mov	r0, r2
 8008928:	f7fe faf1 	bl	8006f0e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800892c:	4b0a      	ldr	r3, [pc, #40]	@ (8008958 <prvAddCurrentTaskToDelayedList+0xa4>)
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	68ba      	ldr	r2, [r7, #8]
 8008932:	429a      	cmp	r2, r3
 8008934:	d202      	bcs.n	800893c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008936:	4a08      	ldr	r2, [pc, #32]	@ (8008958 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008938:	68bb      	ldr	r3, [r7, #8]
 800893a:	6013      	str	r3, [r2, #0]
}
 800893c:	bf00      	nop
 800893e:	3710      	adds	r7, #16
 8008940:	46bd      	mov	sp, r7
 8008942:	bd80      	pop	{r7, pc}
 8008944:	20001324 	.word	0x20001324
 8008948:	20000e4c 	.word	0x20000e4c
 800894c:	2000130c 	.word	0x2000130c
 8008950:	200012dc 	.word	0x200012dc
 8008954:	200012d8 	.word	0x200012d8
 8008958:	20001340 	.word	0x20001340

0800895c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800895c:	b580      	push	{r7, lr}
 800895e:	b08a      	sub	sp, #40	@ 0x28
 8008960:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008962:	2300      	movs	r3, #0
 8008964:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008966:	f000 fb13 	bl	8008f90 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800896a:	4b1d      	ldr	r3, [pc, #116]	@ (80089e0 <xTimerCreateTimerTask+0x84>)
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d021      	beq.n	80089b6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008972:	2300      	movs	r3, #0
 8008974:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008976:	2300      	movs	r3, #0
 8008978:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800897a:	1d3a      	adds	r2, r7, #4
 800897c:	f107 0108 	add.w	r1, r7, #8
 8008980:	f107 030c 	add.w	r3, r7, #12
 8008984:	4618      	mov	r0, r3
 8008986:	f7fe fa57 	bl	8006e38 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800898a:	6879      	ldr	r1, [r7, #4]
 800898c:	68bb      	ldr	r3, [r7, #8]
 800898e:	68fa      	ldr	r2, [r7, #12]
 8008990:	9202      	str	r2, [sp, #8]
 8008992:	9301      	str	r3, [sp, #4]
 8008994:	2302      	movs	r3, #2
 8008996:	9300      	str	r3, [sp, #0]
 8008998:	2300      	movs	r3, #0
 800899a:	460a      	mov	r2, r1
 800899c:	4911      	ldr	r1, [pc, #68]	@ (80089e4 <xTimerCreateTimerTask+0x88>)
 800899e:	4812      	ldr	r0, [pc, #72]	@ (80089e8 <xTimerCreateTimerTask+0x8c>)
 80089a0:	f7ff f8d0 	bl	8007b44 <xTaskCreateStatic>
 80089a4:	4603      	mov	r3, r0
 80089a6:	4a11      	ldr	r2, [pc, #68]	@ (80089ec <xTimerCreateTimerTask+0x90>)
 80089a8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80089aa:	4b10      	ldr	r3, [pc, #64]	@ (80089ec <xTimerCreateTimerTask+0x90>)
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d001      	beq.n	80089b6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80089b2:	2301      	movs	r3, #1
 80089b4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80089b6:	697b      	ldr	r3, [r7, #20]
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d10b      	bne.n	80089d4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80089bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089c0:	f383 8811 	msr	BASEPRI, r3
 80089c4:	f3bf 8f6f 	isb	sy
 80089c8:	f3bf 8f4f 	dsb	sy
 80089cc:	613b      	str	r3, [r7, #16]
}
 80089ce:	bf00      	nop
 80089d0:	bf00      	nop
 80089d2:	e7fd      	b.n	80089d0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80089d4:	697b      	ldr	r3, [r7, #20]
}
 80089d6:	4618      	mov	r0, r3
 80089d8:	3718      	adds	r7, #24
 80089da:	46bd      	mov	sp, r7
 80089dc:	bd80      	pop	{r7, pc}
 80089de:	bf00      	nop
 80089e0:	2000137c 	.word	0x2000137c
 80089e4:	0800c884 	.word	0x0800c884
 80089e8:	08008b29 	.word	0x08008b29
 80089ec:	20001380 	.word	0x20001380

080089f0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80089f0:	b580      	push	{r7, lr}
 80089f2:	b08a      	sub	sp, #40	@ 0x28
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	60f8      	str	r0, [r7, #12]
 80089f8:	60b9      	str	r1, [r7, #8]
 80089fa:	607a      	str	r2, [r7, #4]
 80089fc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80089fe:	2300      	movs	r3, #0
 8008a00:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d10b      	bne.n	8008a20 <xTimerGenericCommand+0x30>
	__asm volatile
 8008a08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a0c:	f383 8811 	msr	BASEPRI, r3
 8008a10:	f3bf 8f6f 	isb	sy
 8008a14:	f3bf 8f4f 	dsb	sy
 8008a18:	623b      	str	r3, [r7, #32]
}
 8008a1a:	bf00      	nop
 8008a1c:	bf00      	nop
 8008a1e:	e7fd      	b.n	8008a1c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008a20:	4b19      	ldr	r3, [pc, #100]	@ (8008a88 <xTimerGenericCommand+0x98>)
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d02a      	beq.n	8008a7e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008a28:	68bb      	ldr	r3, [r7, #8]
 8008a2a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008a34:	68bb      	ldr	r3, [r7, #8]
 8008a36:	2b05      	cmp	r3, #5
 8008a38:	dc18      	bgt.n	8008a6c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008a3a:	f7ff fead 	bl	8008798 <xTaskGetSchedulerState>
 8008a3e:	4603      	mov	r3, r0
 8008a40:	2b02      	cmp	r3, #2
 8008a42:	d109      	bne.n	8008a58 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008a44:	4b10      	ldr	r3, [pc, #64]	@ (8008a88 <xTimerGenericCommand+0x98>)
 8008a46:	6818      	ldr	r0, [r3, #0]
 8008a48:	f107 0110 	add.w	r1, r7, #16
 8008a4c:	2300      	movs	r3, #0
 8008a4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008a50:	f7fe fc06 	bl	8007260 <xQueueGenericSend>
 8008a54:	6278      	str	r0, [r7, #36]	@ 0x24
 8008a56:	e012      	b.n	8008a7e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008a58:	4b0b      	ldr	r3, [pc, #44]	@ (8008a88 <xTimerGenericCommand+0x98>)
 8008a5a:	6818      	ldr	r0, [r3, #0]
 8008a5c:	f107 0110 	add.w	r1, r7, #16
 8008a60:	2300      	movs	r3, #0
 8008a62:	2200      	movs	r2, #0
 8008a64:	f7fe fbfc 	bl	8007260 <xQueueGenericSend>
 8008a68:	6278      	str	r0, [r7, #36]	@ 0x24
 8008a6a:	e008      	b.n	8008a7e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008a6c:	4b06      	ldr	r3, [pc, #24]	@ (8008a88 <xTimerGenericCommand+0x98>)
 8008a6e:	6818      	ldr	r0, [r3, #0]
 8008a70:	f107 0110 	add.w	r1, r7, #16
 8008a74:	2300      	movs	r3, #0
 8008a76:	683a      	ldr	r2, [r7, #0]
 8008a78:	f7fe fcf4 	bl	8007464 <xQueueGenericSendFromISR>
 8008a7c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008a80:	4618      	mov	r0, r3
 8008a82:	3728      	adds	r7, #40	@ 0x28
 8008a84:	46bd      	mov	sp, r7
 8008a86:	bd80      	pop	{r7, pc}
 8008a88:	2000137c 	.word	0x2000137c

08008a8c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b088      	sub	sp, #32
 8008a90:	af02      	add	r7, sp, #8
 8008a92:	6078      	str	r0, [r7, #4]
 8008a94:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a96:	4b23      	ldr	r3, [pc, #140]	@ (8008b24 <prvProcessExpiredTimer+0x98>)
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	68db      	ldr	r3, [r3, #12]
 8008a9c:	68db      	ldr	r3, [r3, #12]
 8008a9e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008aa0:	697b      	ldr	r3, [r7, #20]
 8008aa2:	3304      	adds	r3, #4
 8008aa4:	4618      	mov	r0, r3
 8008aa6:	f7fe fa6b 	bl	8006f80 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008aaa:	697b      	ldr	r3, [r7, #20]
 8008aac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008ab0:	f003 0304 	and.w	r3, r3, #4
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d023      	beq.n	8008b00 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008ab8:	697b      	ldr	r3, [r7, #20]
 8008aba:	699a      	ldr	r2, [r3, #24]
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	18d1      	adds	r1, r2, r3
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	683a      	ldr	r2, [r7, #0]
 8008ac4:	6978      	ldr	r0, [r7, #20]
 8008ac6:	f000 f8d5 	bl	8008c74 <prvInsertTimerInActiveList>
 8008aca:	4603      	mov	r3, r0
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d020      	beq.n	8008b12 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	9300      	str	r3, [sp, #0]
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	687a      	ldr	r2, [r7, #4]
 8008ad8:	2100      	movs	r1, #0
 8008ada:	6978      	ldr	r0, [r7, #20]
 8008adc:	f7ff ff88 	bl	80089f0 <xTimerGenericCommand>
 8008ae0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008ae2:	693b      	ldr	r3, [r7, #16]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d114      	bne.n	8008b12 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8008ae8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aec:	f383 8811 	msr	BASEPRI, r3
 8008af0:	f3bf 8f6f 	isb	sy
 8008af4:	f3bf 8f4f 	dsb	sy
 8008af8:	60fb      	str	r3, [r7, #12]
}
 8008afa:	bf00      	nop
 8008afc:	bf00      	nop
 8008afe:	e7fd      	b.n	8008afc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008b00:	697b      	ldr	r3, [r7, #20]
 8008b02:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008b06:	f023 0301 	bic.w	r3, r3, #1
 8008b0a:	b2da      	uxtb	r2, r3
 8008b0c:	697b      	ldr	r3, [r7, #20]
 8008b0e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008b12:	697b      	ldr	r3, [r7, #20]
 8008b14:	6a1b      	ldr	r3, [r3, #32]
 8008b16:	6978      	ldr	r0, [r7, #20]
 8008b18:	4798      	blx	r3
}
 8008b1a:	bf00      	nop
 8008b1c:	3718      	adds	r7, #24
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	bd80      	pop	{r7, pc}
 8008b22:	bf00      	nop
 8008b24:	20001374 	.word	0x20001374

08008b28 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008b28:	b580      	push	{r7, lr}
 8008b2a:	b084      	sub	sp, #16
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008b30:	f107 0308 	add.w	r3, r7, #8
 8008b34:	4618      	mov	r0, r3
 8008b36:	f000 f859 	bl	8008bec <prvGetNextExpireTime>
 8008b3a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008b3c:	68bb      	ldr	r3, [r7, #8]
 8008b3e:	4619      	mov	r1, r3
 8008b40:	68f8      	ldr	r0, [r7, #12]
 8008b42:	f000 f805 	bl	8008b50 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008b46:	f000 f8d7 	bl	8008cf8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008b4a:	bf00      	nop
 8008b4c:	e7f0      	b.n	8008b30 <prvTimerTask+0x8>
	...

08008b50 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008b50:	b580      	push	{r7, lr}
 8008b52:	b084      	sub	sp, #16
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	6078      	str	r0, [r7, #4]
 8008b58:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008b5a:	f7ff fa37 	bl	8007fcc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008b5e:	f107 0308 	add.w	r3, r7, #8
 8008b62:	4618      	mov	r0, r3
 8008b64:	f000 f866 	bl	8008c34 <prvSampleTimeNow>
 8008b68:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008b6a:	68bb      	ldr	r3, [r7, #8]
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d130      	bne.n	8008bd2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008b70:	683b      	ldr	r3, [r7, #0]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d10a      	bne.n	8008b8c <prvProcessTimerOrBlockTask+0x3c>
 8008b76:	687a      	ldr	r2, [r7, #4]
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	429a      	cmp	r2, r3
 8008b7c:	d806      	bhi.n	8008b8c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008b7e:	f7ff fa33 	bl	8007fe8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008b82:	68f9      	ldr	r1, [r7, #12]
 8008b84:	6878      	ldr	r0, [r7, #4]
 8008b86:	f7ff ff81 	bl	8008a8c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008b8a:	e024      	b.n	8008bd6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008b8c:	683b      	ldr	r3, [r7, #0]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d008      	beq.n	8008ba4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008b92:	4b13      	ldr	r3, [pc, #76]	@ (8008be0 <prvProcessTimerOrBlockTask+0x90>)
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d101      	bne.n	8008ba0 <prvProcessTimerOrBlockTask+0x50>
 8008b9c:	2301      	movs	r3, #1
 8008b9e:	e000      	b.n	8008ba2 <prvProcessTimerOrBlockTask+0x52>
 8008ba0:	2300      	movs	r3, #0
 8008ba2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008ba4:	4b0f      	ldr	r3, [pc, #60]	@ (8008be4 <prvProcessTimerOrBlockTask+0x94>)
 8008ba6:	6818      	ldr	r0, [r3, #0]
 8008ba8:	687a      	ldr	r2, [r7, #4]
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	1ad3      	subs	r3, r2, r3
 8008bae:	683a      	ldr	r2, [r7, #0]
 8008bb0:	4619      	mov	r1, r3
 8008bb2:	f7fe ff93 	bl	8007adc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008bb6:	f7ff fa17 	bl	8007fe8 <xTaskResumeAll>
 8008bba:	4603      	mov	r3, r0
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d10a      	bne.n	8008bd6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008bc0:	4b09      	ldr	r3, [pc, #36]	@ (8008be8 <prvProcessTimerOrBlockTask+0x98>)
 8008bc2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008bc6:	601a      	str	r2, [r3, #0]
 8008bc8:	f3bf 8f4f 	dsb	sy
 8008bcc:	f3bf 8f6f 	isb	sy
}
 8008bd0:	e001      	b.n	8008bd6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008bd2:	f7ff fa09 	bl	8007fe8 <xTaskResumeAll>
}
 8008bd6:	bf00      	nop
 8008bd8:	3710      	adds	r7, #16
 8008bda:	46bd      	mov	sp, r7
 8008bdc:	bd80      	pop	{r7, pc}
 8008bde:	bf00      	nop
 8008be0:	20001378 	.word	0x20001378
 8008be4:	2000137c 	.word	0x2000137c
 8008be8:	e000ed04 	.word	0xe000ed04

08008bec <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008bec:	b480      	push	{r7}
 8008bee:	b085      	sub	sp, #20
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008bf4:	4b0e      	ldr	r3, [pc, #56]	@ (8008c30 <prvGetNextExpireTime+0x44>)
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d101      	bne.n	8008c02 <prvGetNextExpireTime+0x16>
 8008bfe:	2201      	movs	r2, #1
 8008c00:	e000      	b.n	8008c04 <prvGetNextExpireTime+0x18>
 8008c02:	2200      	movs	r2, #0
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d105      	bne.n	8008c1c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008c10:	4b07      	ldr	r3, [pc, #28]	@ (8008c30 <prvGetNextExpireTime+0x44>)
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	68db      	ldr	r3, [r3, #12]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	60fb      	str	r3, [r7, #12]
 8008c1a:	e001      	b.n	8008c20 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008c1c:	2300      	movs	r3, #0
 8008c1e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008c20:	68fb      	ldr	r3, [r7, #12]
}
 8008c22:	4618      	mov	r0, r3
 8008c24:	3714      	adds	r7, #20
 8008c26:	46bd      	mov	sp, r7
 8008c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2c:	4770      	bx	lr
 8008c2e:	bf00      	nop
 8008c30:	20001374 	.word	0x20001374

08008c34 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008c34:	b580      	push	{r7, lr}
 8008c36:	b084      	sub	sp, #16
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008c3c:	f7ff fa72 	bl	8008124 <xTaskGetTickCount>
 8008c40:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008c42:	4b0b      	ldr	r3, [pc, #44]	@ (8008c70 <prvSampleTimeNow+0x3c>)
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	68fa      	ldr	r2, [r7, #12]
 8008c48:	429a      	cmp	r2, r3
 8008c4a:	d205      	bcs.n	8008c58 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008c4c:	f000 f93a 	bl	8008ec4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	2201      	movs	r2, #1
 8008c54:	601a      	str	r2, [r3, #0]
 8008c56:	e002      	b.n	8008c5e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008c5e:	4a04      	ldr	r2, [pc, #16]	@ (8008c70 <prvSampleTimeNow+0x3c>)
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008c64:	68fb      	ldr	r3, [r7, #12]
}
 8008c66:	4618      	mov	r0, r3
 8008c68:	3710      	adds	r7, #16
 8008c6a:	46bd      	mov	sp, r7
 8008c6c:	bd80      	pop	{r7, pc}
 8008c6e:	bf00      	nop
 8008c70:	20001384 	.word	0x20001384

08008c74 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008c74:	b580      	push	{r7, lr}
 8008c76:	b086      	sub	sp, #24
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	60f8      	str	r0, [r7, #12]
 8008c7c:	60b9      	str	r1, [r7, #8]
 8008c7e:	607a      	str	r2, [r7, #4]
 8008c80:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008c82:	2300      	movs	r3, #0
 8008c84:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	68ba      	ldr	r2, [r7, #8]
 8008c8a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	68fa      	ldr	r2, [r7, #12]
 8008c90:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008c92:	68ba      	ldr	r2, [r7, #8]
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	429a      	cmp	r2, r3
 8008c98:	d812      	bhi.n	8008cc0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c9a:	687a      	ldr	r2, [r7, #4]
 8008c9c:	683b      	ldr	r3, [r7, #0]
 8008c9e:	1ad2      	subs	r2, r2, r3
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	699b      	ldr	r3, [r3, #24]
 8008ca4:	429a      	cmp	r2, r3
 8008ca6:	d302      	bcc.n	8008cae <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008ca8:	2301      	movs	r3, #1
 8008caa:	617b      	str	r3, [r7, #20]
 8008cac:	e01b      	b.n	8008ce6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008cae:	4b10      	ldr	r3, [pc, #64]	@ (8008cf0 <prvInsertTimerInActiveList+0x7c>)
 8008cb0:	681a      	ldr	r2, [r3, #0]
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	3304      	adds	r3, #4
 8008cb6:	4619      	mov	r1, r3
 8008cb8:	4610      	mov	r0, r2
 8008cba:	f7fe f928 	bl	8006f0e <vListInsert>
 8008cbe:	e012      	b.n	8008ce6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008cc0:	687a      	ldr	r2, [r7, #4]
 8008cc2:	683b      	ldr	r3, [r7, #0]
 8008cc4:	429a      	cmp	r2, r3
 8008cc6:	d206      	bcs.n	8008cd6 <prvInsertTimerInActiveList+0x62>
 8008cc8:	68ba      	ldr	r2, [r7, #8]
 8008cca:	683b      	ldr	r3, [r7, #0]
 8008ccc:	429a      	cmp	r2, r3
 8008cce:	d302      	bcc.n	8008cd6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008cd0:	2301      	movs	r3, #1
 8008cd2:	617b      	str	r3, [r7, #20]
 8008cd4:	e007      	b.n	8008ce6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008cd6:	4b07      	ldr	r3, [pc, #28]	@ (8008cf4 <prvInsertTimerInActiveList+0x80>)
 8008cd8:	681a      	ldr	r2, [r3, #0]
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	3304      	adds	r3, #4
 8008cde:	4619      	mov	r1, r3
 8008ce0:	4610      	mov	r0, r2
 8008ce2:	f7fe f914 	bl	8006f0e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008ce6:	697b      	ldr	r3, [r7, #20]
}
 8008ce8:	4618      	mov	r0, r3
 8008cea:	3718      	adds	r7, #24
 8008cec:	46bd      	mov	sp, r7
 8008cee:	bd80      	pop	{r7, pc}
 8008cf0:	20001378 	.word	0x20001378
 8008cf4:	20001374 	.word	0x20001374

08008cf8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008cf8:	b580      	push	{r7, lr}
 8008cfa:	b08e      	sub	sp, #56	@ 0x38
 8008cfc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008cfe:	e0ce      	b.n	8008e9e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	da19      	bge.n	8008d3a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008d06:	1d3b      	adds	r3, r7, #4
 8008d08:	3304      	adds	r3, #4
 8008d0a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008d0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d10b      	bne.n	8008d2a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8008d12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d16:	f383 8811 	msr	BASEPRI, r3
 8008d1a:	f3bf 8f6f 	isb	sy
 8008d1e:	f3bf 8f4f 	dsb	sy
 8008d22:	61fb      	str	r3, [r7, #28]
}
 8008d24:	bf00      	nop
 8008d26:	bf00      	nop
 8008d28:	e7fd      	b.n	8008d26 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008d2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008d30:	6850      	ldr	r0, [r2, #4]
 8008d32:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008d34:	6892      	ldr	r2, [r2, #8]
 8008d36:	4611      	mov	r1, r2
 8008d38:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	f2c0 80ae 	blt.w	8008e9e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008d46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d48:	695b      	ldr	r3, [r3, #20]
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d004      	beq.n	8008d58 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008d4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d50:	3304      	adds	r3, #4
 8008d52:	4618      	mov	r0, r3
 8008d54:	f7fe f914 	bl	8006f80 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008d58:	463b      	mov	r3, r7
 8008d5a:	4618      	mov	r0, r3
 8008d5c:	f7ff ff6a 	bl	8008c34 <prvSampleTimeNow>
 8008d60:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	2b09      	cmp	r3, #9
 8008d66:	f200 8097 	bhi.w	8008e98 <prvProcessReceivedCommands+0x1a0>
 8008d6a:	a201      	add	r2, pc, #4	@ (adr r2, 8008d70 <prvProcessReceivedCommands+0x78>)
 8008d6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d70:	08008d99 	.word	0x08008d99
 8008d74:	08008d99 	.word	0x08008d99
 8008d78:	08008d99 	.word	0x08008d99
 8008d7c:	08008e0f 	.word	0x08008e0f
 8008d80:	08008e23 	.word	0x08008e23
 8008d84:	08008e6f 	.word	0x08008e6f
 8008d88:	08008d99 	.word	0x08008d99
 8008d8c:	08008d99 	.word	0x08008d99
 8008d90:	08008e0f 	.word	0x08008e0f
 8008d94:	08008e23 	.word	0x08008e23
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008d98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d9a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008d9e:	f043 0301 	orr.w	r3, r3, #1
 8008da2:	b2da      	uxtb	r2, r3
 8008da4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008da6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008daa:	68ba      	ldr	r2, [r7, #8]
 8008dac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dae:	699b      	ldr	r3, [r3, #24]
 8008db0:	18d1      	adds	r1, r2, r3
 8008db2:	68bb      	ldr	r3, [r7, #8]
 8008db4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008db6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008db8:	f7ff ff5c 	bl	8008c74 <prvInsertTimerInActiveList>
 8008dbc:	4603      	mov	r3, r0
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d06c      	beq.n	8008e9c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008dc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dc4:	6a1b      	ldr	r3, [r3, #32]
 8008dc6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008dc8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008dca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dcc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008dd0:	f003 0304 	and.w	r3, r3, #4
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d061      	beq.n	8008e9c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008dd8:	68ba      	ldr	r2, [r7, #8]
 8008dda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ddc:	699b      	ldr	r3, [r3, #24]
 8008dde:	441a      	add	r2, r3
 8008de0:	2300      	movs	r3, #0
 8008de2:	9300      	str	r3, [sp, #0]
 8008de4:	2300      	movs	r3, #0
 8008de6:	2100      	movs	r1, #0
 8008de8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008dea:	f7ff fe01 	bl	80089f0 <xTimerGenericCommand>
 8008dee:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008df0:	6a3b      	ldr	r3, [r7, #32]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d152      	bne.n	8008e9c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8008df6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dfa:	f383 8811 	msr	BASEPRI, r3
 8008dfe:	f3bf 8f6f 	isb	sy
 8008e02:	f3bf 8f4f 	dsb	sy
 8008e06:	61bb      	str	r3, [r7, #24]
}
 8008e08:	bf00      	nop
 8008e0a:	bf00      	nop
 8008e0c:	e7fd      	b.n	8008e0a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008e0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e10:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008e14:	f023 0301 	bic.w	r3, r3, #1
 8008e18:	b2da      	uxtb	r2, r3
 8008e1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e1c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008e20:	e03d      	b.n	8008e9e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008e22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e24:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008e28:	f043 0301 	orr.w	r3, r3, #1
 8008e2c:	b2da      	uxtb	r2, r3
 8008e2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e30:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008e34:	68ba      	ldr	r2, [r7, #8]
 8008e36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e38:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008e3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e3c:	699b      	ldr	r3, [r3, #24]
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d10b      	bne.n	8008e5a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8008e42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e46:	f383 8811 	msr	BASEPRI, r3
 8008e4a:	f3bf 8f6f 	isb	sy
 8008e4e:	f3bf 8f4f 	dsb	sy
 8008e52:	617b      	str	r3, [r7, #20]
}
 8008e54:	bf00      	nop
 8008e56:	bf00      	nop
 8008e58:	e7fd      	b.n	8008e56 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008e5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e5c:	699a      	ldr	r2, [r3, #24]
 8008e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e60:	18d1      	adds	r1, r2, r3
 8008e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008e66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008e68:	f7ff ff04 	bl	8008c74 <prvInsertTimerInActiveList>
					break;
 8008e6c:	e017      	b.n	8008e9e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008e6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e70:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008e74:	f003 0302 	and.w	r3, r3, #2
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d103      	bne.n	8008e84 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8008e7c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008e7e:	f000 fbeb 	bl	8009658 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008e82:	e00c      	b.n	8008e9e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008e84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e86:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008e8a:	f023 0301 	bic.w	r3, r3, #1
 8008e8e:	b2da      	uxtb	r2, r3
 8008e90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e92:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008e96:	e002      	b.n	8008e9e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8008e98:	bf00      	nop
 8008e9a:	e000      	b.n	8008e9e <prvProcessReceivedCommands+0x1a6>
					break;
 8008e9c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008e9e:	4b08      	ldr	r3, [pc, #32]	@ (8008ec0 <prvProcessReceivedCommands+0x1c8>)
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	1d39      	adds	r1, r7, #4
 8008ea4:	2200      	movs	r2, #0
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	f7fe fb7a 	bl	80075a0 <xQueueReceive>
 8008eac:	4603      	mov	r3, r0
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	f47f af26 	bne.w	8008d00 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008eb4:	bf00      	nop
 8008eb6:	bf00      	nop
 8008eb8:	3730      	adds	r7, #48	@ 0x30
 8008eba:	46bd      	mov	sp, r7
 8008ebc:	bd80      	pop	{r7, pc}
 8008ebe:	bf00      	nop
 8008ec0:	2000137c 	.word	0x2000137c

08008ec4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008ec4:	b580      	push	{r7, lr}
 8008ec6:	b088      	sub	sp, #32
 8008ec8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008eca:	e049      	b.n	8008f60 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008ecc:	4b2e      	ldr	r3, [pc, #184]	@ (8008f88 <prvSwitchTimerLists+0xc4>)
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	68db      	ldr	r3, [r3, #12]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ed6:	4b2c      	ldr	r3, [pc, #176]	@ (8008f88 <prvSwitchTimerLists+0xc4>)
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	68db      	ldr	r3, [r3, #12]
 8008edc:	68db      	ldr	r3, [r3, #12]
 8008ede:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	3304      	adds	r3, #4
 8008ee4:	4618      	mov	r0, r3
 8008ee6:	f7fe f84b 	bl	8006f80 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	6a1b      	ldr	r3, [r3, #32]
 8008eee:	68f8      	ldr	r0, [r7, #12]
 8008ef0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008ef8:	f003 0304 	and.w	r3, r3, #4
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d02f      	beq.n	8008f60 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	699b      	ldr	r3, [r3, #24]
 8008f04:	693a      	ldr	r2, [r7, #16]
 8008f06:	4413      	add	r3, r2
 8008f08:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008f0a:	68ba      	ldr	r2, [r7, #8]
 8008f0c:	693b      	ldr	r3, [r7, #16]
 8008f0e:	429a      	cmp	r2, r3
 8008f10:	d90e      	bls.n	8008f30 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	68ba      	ldr	r2, [r7, #8]
 8008f16:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	68fa      	ldr	r2, [r7, #12]
 8008f1c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008f1e:	4b1a      	ldr	r3, [pc, #104]	@ (8008f88 <prvSwitchTimerLists+0xc4>)
 8008f20:	681a      	ldr	r2, [r3, #0]
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	3304      	adds	r3, #4
 8008f26:	4619      	mov	r1, r3
 8008f28:	4610      	mov	r0, r2
 8008f2a:	f7fd fff0 	bl	8006f0e <vListInsert>
 8008f2e:	e017      	b.n	8008f60 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008f30:	2300      	movs	r3, #0
 8008f32:	9300      	str	r3, [sp, #0]
 8008f34:	2300      	movs	r3, #0
 8008f36:	693a      	ldr	r2, [r7, #16]
 8008f38:	2100      	movs	r1, #0
 8008f3a:	68f8      	ldr	r0, [r7, #12]
 8008f3c:	f7ff fd58 	bl	80089f0 <xTimerGenericCommand>
 8008f40:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d10b      	bne.n	8008f60 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8008f48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f4c:	f383 8811 	msr	BASEPRI, r3
 8008f50:	f3bf 8f6f 	isb	sy
 8008f54:	f3bf 8f4f 	dsb	sy
 8008f58:	603b      	str	r3, [r7, #0]
}
 8008f5a:	bf00      	nop
 8008f5c:	bf00      	nop
 8008f5e:	e7fd      	b.n	8008f5c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008f60:	4b09      	ldr	r3, [pc, #36]	@ (8008f88 <prvSwitchTimerLists+0xc4>)
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d1b0      	bne.n	8008ecc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008f6a:	4b07      	ldr	r3, [pc, #28]	@ (8008f88 <prvSwitchTimerLists+0xc4>)
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008f70:	4b06      	ldr	r3, [pc, #24]	@ (8008f8c <prvSwitchTimerLists+0xc8>)
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	4a04      	ldr	r2, [pc, #16]	@ (8008f88 <prvSwitchTimerLists+0xc4>)
 8008f76:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008f78:	4a04      	ldr	r2, [pc, #16]	@ (8008f8c <prvSwitchTimerLists+0xc8>)
 8008f7a:	697b      	ldr	r3, [r7, #20]
 8008f7c:	6013      	str	r3, [r2, #0]
}
 8008f7e:	bf00      	nop
 8008f80:	3718      	adds	r7, #24
 8008f82:	46bd      	mov	sp, r7
 8008f84:	bd80      	pop	{r7, pc}
 8008f86:	bf00      	nop
 8008f88:	20001374 	.word	0x20001374
 8008f8c:	20001378 	.word	0x20001378

08008f90 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008f90:	b580      	push	{r7, lr}
 8008f92:	b082      	sub	sp, #8
 8008f94:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008f96:	f000 f96f 	bl	8009278 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008f9a:	4b15      	ldr	r3, [pc, #84]	@ (8008ff0 <prvCheckForValidListAndQueue+0x60>)
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d120      	bne.n	8008fe4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008fa2:	4814      	ldr	r0, [pc, #80]	@ (8008ff4 <prvCheckForValidListAndQueue+0x64>)
 8008fa4:	f7fd ff62 	bl	8006e6c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008fa8:	4813      	ldr	r0, [pc, #76]	@ (8008ff8 <prvCheckForValidListAndQueue+0x68>)
 8008faa:	f7fd ff5f 	bl	8006e6c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008fae:	4b13      	ldr	r3, [pc, #76]	@ (8008ffc <prvCheckForValidListAndQueue+0x6c>)
 8008fb0:	4a10      	ldr	r2, [pc, #64]	@ (8008ff4 <prvCheckForValidListAndQueue+0x64>)
 8008fb2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008fb4:	4b12      	ldr	r3, [pc, #72]	@ (8009000 <prvCheckForValidListAndQueue+0x70>)
 8008fb6:	4a10      	ldr	r2, [pc, #64]	@ (8008ff8 <prvCheckForValidListAndQueue+0x68>)
 8008fb8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008fba:	2300      	movs	r3, #0
 8008fbc:	9300      	str	r3, [sp, #0]
 8008fbe:	4b11      	ldr	r3, [pc, #68]	@ (8009004 <prvCheckForValidListAndQueue+0x74>)
 8008fc0:	4a11      	ldr	r2, [pc, #68]	@ (8009008 <prvCheckForValidListAndQueue+0x78>)
 8008fc2:	2110      	movs	r1, #16
 8008fc4:	200a      	movs	r0, #10
 8008fc6:	f7fe f86f 	bl	80070a8 <xQueueGenericCreateStatic>
 8008fca:	4603      	mov	r3, r0
 8008fcc:	4a08      	ldr	r2, [pc, #32]	@ (8008ff0 <prvCheckForValidListAndQueue+0x60>)
 8008fce:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008fd0:	4b07      	ldr	r3, [pc, #28]	@ (8008ff0 <prvCheckForValidListAndQueue+0x60>)
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d005      	beq.n	8008fe4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008fd8:	4b05      	ldr	r3, [pc, #20]	@ (8008ff0 <prvCheckForValidListAndQueue+0x60>)
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	490b      	ldr	r1, [pc, #44]	@ (800900c <prvCheckForValidListAndQueue+0x7c>)
 8008fde:	4618      	mov	r0, r3
 8008fe0:	f7fe fd52 	bl	8007a88 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008fe4:	f000 f97a 	bl	80092dc <vPortExitCritical>
}
 8008fe8:	bf00      	nop
 8008fea:	46bd      	mov	sp, r7
 8008fec:	bd80      	pop	{r7, pc}
 8008fee:	bf00      	nop
 8008ff0:	2000137c 	.word	0x2000137c
 8008ff4:	2000134c 	.word	0x2000134c
 8008ff8:	20001360 	.word	0x20001360
 8008ffc:	20001374 	.word	0x20001374
 8009000:	20001378 	.word	0x20001378
 8009004:	20001428 	.word	0x20001428
 8009008:	20001388 	.word	0x20001388
 800900c:	0800c88c 	.word	0x0800c88c

08009010 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009010:	b480      	push	{r7}
 8009012:	b085      	sub	sp, #20
 8009014:	af00      	add	r7, sp, #0
 8009016:	60f8      	str	r0, [r7, #12]
 8009018:	60b9      	str	r1, [r7, #8]
 800901a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	3b04      	subs	r3, #4
 8009020:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009028:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	3b04      	subs	r3, #4
 800902e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009030:	68bb      	ldr	r3, [r7, #8]
 8009032:	f023 0201 	bic.w	r2, r3, #1
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	3b04      	subs	r3, #4
 800903e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009040:	4a0c      	ldr	r2, [pc, #48]	@ (8009074 <pxPortInitialiseStack+0x64>)
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	3b14      	subs	r3, #20
 800904a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800904c:	687a      	ldr	r2, [r7, #4]
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	3b04      	subs	r3, #4
 8009056:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	f06f 0202 	mvn.w	r2, #2
 800905e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	3b20      	subs	r3, #32
 8009064:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009066:	68fb      	ldr	r3, [r7, #12]
}
 8009068:	4618      	mov	r0, r3
 800906a:	3714      	adds	r7, #20
 800906c:	46bd      	mov	sp, r7
 800906e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009072:	4770      	bx	lr
 8009074:	08009079 	.word	0x08009079

08009078 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009078:	b480      	push	{r7}
 800907a:	b085      	sub	sp, #20
 800907c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800907e:	2300      	movs	r3, #0
 8009080:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009082:	4b13      	ldr	r3, [pc, #76]	@ (80090d0 <prvTaskExitError+0x58>)
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	f1b3 3fff 	cmp.w	r3, #4294967295
 800908a:	d00b      	beq.n	80090a4 <prvTaskExitError+0x2c>
	__asm volatile
 800908c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009090:	f383 8811 	msr	BASEPRI, r3
 8009094:	f3bf 8f6f 	isb	sy
 8009098:	f3bf 8f4f 	dsb	sy
 800909c:	60fb      	str	r3, [r7, #12]
}
 800909e:	bf00      	nop
 80090a0:	bf00      	nop
 80090a2:	e7fd      	b.n	80090a0 <prvTaskExitError+0x28>
	__asm volatile
 80090a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090a8:	f383 8811 	msr	BASEPRI, r3
 80090ac:	f3bf 8f6f 	isb	sy
 80090b0:	f3bf 8f4f 	dsb	sy
 80090b4:	60bb      	str	r3, [r7, #8]
}
 80090b6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80090b8:	bf00      	nop
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d0fc      	beq.n	80090ba <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80090c0:	bf00      	nop
 80090c2:	bf00      	nop
 80090c4:	3714      	adds	r7, #20
 80090c6:	46bd      	mov	sp, r7
 80090c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090cc:	4770      	bx	lr
 80090ce:	bf00      	nop
 80090d0:	20000014 	.word	0x20000014
	...

080090e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80090e0:	4b07      	ldr	r3, [pc, #28]	@ (8009100 <pxCurrentTCBConst2>)
 80090e2:	6819      	ldr	r1, [r3, #0]
 80090e4:	6808      	ldr	r0, [r1, #0]
 80090e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090ea:	f380 8809 	msr	PSP, r0
 80090ee:	f3bf 8f6f 	isb	sy
 80090f2:	f04f 0000 	mov.w	r0, #0
 80090f6:	f380 8811 	msr	BASEPRI, r0
 80090fa:	4770      	bx	lr
 80090fc:	f3af 8000 	nop.w

08009100 <pxCurrentTCBConst2>:
 8009100:	20000e4c 	.word	0x20000e4c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009104:	bf00      	nop
 8009106:	bf00      	nop

08009108 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009108:	4808      	ldr	r0, [pc, #32]	@ (800912c <prvPortStartFirstTask+0x24>)
 800910a:	6800      	ldr	r0, [r0, #0]
 800910c:	6800      	ldr	r0, [r0, #0]
 800910e:	f380 8808 	msr	MSP, r0
 8009112:	f04f 0000 	mov.w	r0, #0
 8009116:	f380 8814 	msr	CONTROL, r0
 800911a:	b662      	cpsie	i
 800911c:	b661      	cpsie	f
 800911e:	f3bf 8f4f 	dsb	sy
 8009122:	f3bf 8f6f 	isb	sy
 8009126:	df00      	svc	0
 8009128:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800912a:	bf00      	nop
 800912c:	e000ed08 	.word	0xe000ed08

08009130 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009130:	b580      	push	{r7, lr}
 8009132:	b086      	sub	sp, #24
 8009134:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009136:	4b47      	ldr	r3, [pc, #284]	@ (8009254 <xPortStartScheduler+0x124>)
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	4a47      	ldr	r2, [pc, #284]	@ (8009258 <xPortStartScheduler+0x128>)
 800913c:	4293      	cmp	r3, r2
 800913e:	d10b      	bne.n	8009158 <xPortStartScheduler+0x28>
	__asm volatile
 8009140:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009144:	f383 8811 	msr	BASEPRI, r3
 8009148:	f3bf 8f6f 	isb	sy
 800914c:	f3bf 8f4f 	dsb	sy
 8009150:	613b      	str	r3, [r7, #16]
}
 8009152:	bf00      	nop
 8009154:	bf00      	nop
 8009156:	e7fd      	b.n	8009154 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009158:	4b3e      	ldr	r3, [pc, #248]	@ (8009254 <xPortStartScheduler+0x124>)
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	4a3f      	ldr	r2, [pc, #252]	@ (800925c <xPortStartScheduler+0x12c>)
 800915e:	4293      	cmp	r3, r2
 8009160:	d10b      	bne.n	800917a <xPortStartScheduler+0x4a>
	__asm volatile
 8009162:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009166:	f383 8811 	msr	BASEPRI, r3
 800916a:	f3bf 8f6f 	isb	sy
 800916e:	f3bf 8f4f 	dsb	sy
 8009172:	60fb      	str	r3, [r7, #12]
}
 8009174:	bf00      	nop
 8009176:	bf00      	nop
 8009178:	e7fd      	b.n	8009176 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800917a:	4b39      	ldr	r3, [pc, #228]	@ (8009260 <xPortStartScheduler+0x130>)
 800917c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800917e:	697b      	ldr	r3, [r7, #20]
 8009180:	781b      	ldrb	r3, [r3, #0]
 8009182:	b2db      	uxtb	r3, r3
 8009184:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009186:	697b      	ldr	r3, [r7, #20]
 8009188:	22ff      	movs	r2, #255	@ 0xff
 800918a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800918c:	697b      	ldr	r3, [r7, #20]
 800918e:	781b      	ldrb	r3, [r3, #0]
 8009190:	b2db      	uxtb	r3, r3
 8009192:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009194:	78fb      	ldrb	r3, [r7, #3]
 8009196:	b2db      	uxtb	r3, r3
 8009198:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800919c:	b2da      	uxtb	r2, r3
 800919e:	4b31      	ldr	r3, [pc, #196]	@ (8009264 <xPortStartScheduler+0x134>)
 80091a0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80091a2:	4b31      	ldr	r3, [pc, #196]	@ (8009268 <xPortStartScheduler+0x138>)
 80091a4:	2207      	movs	r2, #7
 80091a6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80091a8:	e009      	b.n	80091be <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80091aa:	4b2f      	ldr	r3, [pc, #188]	@ (8009268 <xPortStartScheduler+0x138>)
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	3b01      	subs	r3, #1
 80091b0:	4a2d      	ldr	r2, [pc, #180]	@ (8009268 <xPortStartScheduler+0x138>)
 80091b2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80091b4:	78fb      	ldrb	r3, [r7, #3]
 80091b6:	b2db      	uxtb	r3, r3
 80091b8:	005b      	lsls	r3, r3, #1
 80091ba:	b2db      	uxtb	r3, r3
 80091bc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80091be:	78fb      	ldrb	r3, [r7, #3]
 80091c0:	b2db      	uxtb	r3, r3
 80091c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80091c6:	2b80      	cmp	r3, #128	@ 0x80
 80091c8:	d0ef      	beq.n	80091aa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80091ca:	4b27      	ldr	r3, [pc, #156]	@ (8009268 <xPortStartScheduler+0x138>)
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	f1c3 0307 	rsb	r3, r3, #7
 80091d2:	2b04      	cmp	r3, #4
 80091d4:	d00b      	beq.n	80091ee <xPortStartScheduler+0xbe>
	__asm volatile
 80091d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091da:	f383 8811 	msr	BASEPRI, r3
 80091de:	f3bf 8f6f 	isb	sy
 80091e2:	f3bf 8f4f 	dsb	sy
 80091e6:	60bb      	str	r3, [r7, #8]
}
 80091e8:	bf00      	nop
 80091ea:	bf00      	nop
 80091ec:	e7fd      	b.n	80091ea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80091ee:	4b1e      	ldr	r3, [pc, #120]	@ (8009268 <xPortStartScheduler+0x138>)
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	021b      	lsls	r3, r3, #8
 80091f4:	4a1c      	ldr	r2, [pc, #112]	@ (8009268 <xPortStartScheduler+0x138>)
 80091f6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80091f8:	4b1b      	ldr	r3, [pc, #108]	@ (8009268 <xPortStartScheduler+0x138>)
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009200:	4a19      	ldr	r2, [pc, #100]	@ (8009268 <xPortStartScheduler+0x138>)
 8009202:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	b2da      	uxtb	r2, r3
 8009208:	697b      	ldr	r3, [r7, #20]
 800920a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800920c:	4b17      	ldr	r3, [pc, #92]	@ (800926c <xPortStartScheduler+0x13c>)
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	4a16      	ldr	r2, [pc, #88]	@ (800926c <xPortStartScheduler+0x13c>)
 8009212:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009216:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009218:	4b14      	ldr	r3, [pc, #80]	@ (800926c <xPortStartScheduler+0x13c>)
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	4a13      	ldr	r2, [pc, #76]	@ (800926c <xPortStartScheduler+0x13c>)
 800921e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009222:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009224:	f000 f8da 	bl	80093dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009228:	4b11      	ldr	r3, [pc, #68]	@ (8009270 <xPortStartScheduler+0x140>)
 800922a:	2200      	movs	r2, #0
 800922c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800922e:	f000 f8f9 	bl	8009424 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009232:	4b10      	ldr	r3, [pc, #64]	@ (8009274 <xPortStartScheduler+0x144>)
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	4a0f      	ldr	r2, [pc, #60]	@ (8009274 <xPortStartScheduler+0x144>)
 8009238:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800923c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800923e:	f7ff ff63 	bl	8009108 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009242:	f7ff f839 	bl	80082b8 <vTaskSwitchContext>
	prvTaskExitError();
 8009246:	f7ff ff17 	bl	8009078 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800924a:	2300      	movs	r3, #0
}
 800924c:	4618      	mov	r0, r3
 800924e:	3718      	adds	r7, #24
 8009250:	46bd      	mov	sp, r7
 8009252:	bd80      	pop	{r7, pc}
 8009254:	e000ed00 	.word	0xe000ed00
 8009258:	410fc271 	.word	0x410fc271
 800925c:	410fc270 	.word	0x410fc270
 8009260:	e000e400 	.word	0xe000e400
 8009264:	20001478 	.word	0x20001478
 8009268:	2000147c 	.word	0x2000147c
 800926c:	e000ed20 	.word	0xe000ed20
 8009270:	20000014 	.word	0x20000014
 8009274:	e000ef34 	.word	0xe000ef34

08009278 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009278:	b480      	push	{r7}
 800927a:	b083      	sub	sp, #12
 800927c:	af00      	add	r7, sp, #0
	__asm volatile
 800927e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009282:	f383 8811 	msr	BASEPRI, r3
 8009286:	f3bf 8f6f 	isb	sy
 800928a:	f3bf 8f4f 	dsb	sy
 800928e:	607b      	str	r3, [r7, #4]
}
 8009290:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009292:	4b10      	ldr	r3, [pc, #64]	@ (80092d4 <vPortEnterCritical+0x5c>)
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	3301      	adds	r3, #1
 8009298:	4a0e      	ldr	r2, [pc, #56]	@ (80092d4 <vPortEnterCritical+0x5c>)
 800929a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800929c:	4b0d      	ldr	r3, [pc, #52]	@ (80092d4 <vPortEnterCritical+0x5c>)
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	2b01      	cmp	r3, #1
 80092a2:	d110      	bne.n	80092c6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80092a4:	4b0c      	ldr	r3, [pc, #48]	@ (80092d8 <vPortEnterCritical+0x60>)
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	b2db      	uxtb	r3, r3
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d00b      	beq.n	80092c6 <vPortEnterCritical+0x4e>
	__asm volatile
 80092ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092b2:	f383 8811 	msr	BASEPRI, r3
 80092b6:	f3bf 8f6f 	isb	sy
 80092ba:	f3bf 8f4f 	dsb	sy
 80092be:	603b      	str	r3, [r7, #0]
}
 80092c0:	bf00      	nop
 80092c2:	bf00      	nop
 80092c4:	e7fd      	b.n	80092c2 <vPortEnterCritical+0x4a>
	}
}
 80092c6:	bf00      	nop
 80092c8:	370c      	adds	r7, #12
 80092ca:	46bd      	mov	sp, r7
 80092cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d0:	4770      	bx	lr
 80092d2:	bf00      	nop
 80092d4:	20000014 	.word	0x20000014
 80092d8:	e000ed04 	.word	0xe000ed04

080092dc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80092dc:	b480      	push	{r7}
 80092de:	b083      	sub	sp, #12
 80092e0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80092e2:	4b12      	ldr	r3, [pc, #72]	@ (800932c <vPortExitCritical+0x50>)
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d10b      	bne.n	8009302 <vPortExitCritical+0x26>
	__asm volatile
 80092ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092ee:	f383 8811 	msr	BASEPRI, r3
 80092f2:	f3bf 8f6f 	isb	sy
 80092f6:	f3bf 8f4f 	dsb	sy
 80092fa:	607b      	str	r3, [r7, #4]
}
 80092fc:	bf00      	nop
 80092fe:	bf00      	nop
 8009300:	e7fd      	b.n	80092fe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009302:	4b0a      	ldr	r3, [pc, #40]	@ (800932c <vPortExitCritical+0x50>)
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	3b01      	subs	r3, #1
 8009308:	4a08      	ldr	r2, [pc, #32]	@ (800932c <vPortExitCritical+0x50>)
 800930a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800930c:	4b07      	ldr	r3, [pc, #28]	@ (800932c <vPortExitCritical+0x50>)
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	2b00      	cmp	r3, #0
 8009312:	d105      	bne.n	8009320 <vPortExitCritical+0x44>
 8009314:	2300      	movs	r3, #0
 8009316:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009318:	683b      	ldr	r3, [r7, #0]
 800931a:	f383 8811 	msr	BASEPRI, r3
}
 800931e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009320:	bf00      	nop
 8009322:	370c      	adds	r7, #12
 8009324:	46bd      	mov	sp, r7
 8009326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932a:	4770      	bx	lr
 800932c:	20000014 	.word	0x20000014

08009330 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009330:	f3ef 8009 	mrs	r0, PSP
 8009334:	f3bf 8f6f 	isb	sy
 8009338:	4b15      	ldr	r3, [pc, #84]	@ (8009390 <pxCurrentTCBConst>)
 800933a:	681a      	ldr	r2, [r3, #0]
 800933c:	f01e 0f10 	tst.w	lr, #16
 8009340:	bf08      	it	eq
 8009342:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009346:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800934a:	6010      	str	r0, [r2, #0]
 800934c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009350:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009354:	f380 8811 	msr	BASEPRI, r0
 8009358:	f3bf 8f4f 	dsb	sy
 800935c:	f3bf 8f6f 	isb	sy
 8009360:	f7fe ffaa 	bl	80082b8 <vTaskSwitchContext>
 8009364:	f04f 0000 	mov.w	r0, #0
 8009368:	f380 8811 	msr	BASEPRI, r0
 800936c:	bc09      	pop	{r0, r3}
 800936e:	6819      	ldr	r1, [r3, #0]
 8009370:	6808      	ldr	r0, [r1, #0]
 8009372:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009376:	f01e 0f10 	tst.w	lr, #16
 800937a:	bf08      	it	eq
 800937c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009380:	f380 8809 	msr	PSP, r0
 8009384:	f3bf 8f6f 	isb	sy
 8009388:	4770      	bx	lr
 800938a:	bf00      	nop
 800938c:	f3af 8000 	nop.w

08009390 <pxCurrentTCBConst>:
 8009390:	20000e4c 	.word	0x20000e4c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009394:	bf00      	nop
 8009396:	bf00      	nop

08009398 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009398:	b580      	push	{r7, lr}
 800939a:	b082      	sub	sp, #8
 800939c:	af00      	add	r7, sp, #0
	__asm volatile
 800939e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093a2:	f383 8811 	msr	BASEPRI, r3
 80093a6:	f3bf 8f6f 	isb	sy
 80093aa:	f3bf 8f4f 	dsb	sy
 80093ae:	607b      	str	r3, [r7, #4]
}
 80093b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80093b2:	f7fe fec7 	bl	8008144 <xTaskIncrementTick>
 80093b6:	4603      	mov	r3, r0
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d003      	beq.n	80093c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80093bc:	4b06      	ldr	r3, [pc, #24]	@ (80093d8 <xPortSysTickHandler+0x40>)
 80093be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80093c2:	601a      	str	r2, [r3, #0]
 80093c4:	2300      	movs	r3, #0
 80093c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80093c8:	683b      	ldr	r3, [r7, #0]
 80093ca:	f383 8811 	msr	BASEPRI, r3
}
 80093ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80093d0:	bf00      	nop
 80093d2:	3708      	adds	r7, #8
 80093d4:	46bd      	mov	sp, r7
 80093d6:	bd80      	pop	{r7, pc}
 80093d8:	e000ed04 	.word	0xe000ed04

080093dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80093dc:	b480      	push	{r7}
 80093de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80093e0:	4b0b      	ldr	r3, [pc, #44]	@ (8009410 <vPortSetupTimerInterrupt+0x34>)
 80093e2:	2200      	movs	r2, #0
 80093e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80093e6:	4b0b      	ldr	r3, [pc, #44]	@ (8009414 <vPortSetupTimerInterrupt+0x38>)
 80093e8:	2200      	movs	r2, #0
 80093ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80093ec:	4b0a      	ldr	r3, [pc, #40]	@ (8009418 <vPortSetupTimerInterrupt+0x3c>)
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	4a0a      	ldr	r2, [pc, #40]	@ (800941c <vPortSetupTimerInterrupt+0x40>)
 80093f2:	fba2 2303 	umull	r2, r3, r2, r3
 80093f6:	099b      	lsrs	r3, r3, #6
 80093f8:	4a09      	ldr	r2, [pc, #36]	@ (8009420 <vPortSetupTimerInterrupt+0x44>)
 80093fa:	3b01      	subs	r3, #1
 80093fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80093fe:	4b04      	ldr	r3, [pc, #16]	@ (8009410 <vPortSetupTimerInterrupt+0x34>)
 8009400:	2207      	movs	r2, #7
 8009402:	601a      	str	r2, [r3, #0]
}
 8009404:	bf00      	nop
 8009406:	46bd      	mov	sp, r7
 8009408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940c:	4770      	bx	lr
 800940e:	bf00      	nop
 8009410:	e000e010 	.word	0xe000e010
 8009414:	e000e018 	.word	0xe000e018
 8009418:	20000008 	.word	0x20000008
 800941c:	10624dd3 	.word	0x10624dd3
 8009420:	e000e014 	.word	0xe000e014

08009424 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009424:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009434 <vPortEnableVFP+0x10>
 8009428:	6801      	ldr	r1, [r0, #0]
 800942a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800942e:	6001      	str	r1, [r0, #0]
 8009430:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009432:	bf00      	nop
 8009434:	e000ed88 	.word	0xe000ed88

08009438 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009438:	b480      	push	{r7}
 800943a:	b085      	sub	sp, #20
 800943c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800943e:	f3ef 8305 	mrs	r3, IPSR
 8009442:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	2b0f      	cmp	r3, #15
 8009448:	d915      	bls.n	8009476 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800944a:	4a18      	ldr	r2, [pc, #96]	@ (80094ac <vPortValidateInterruptPriority+0x74>)
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	4413      	add	r3, r2
 8009450:	781b      	ldrb	r3, [r3, #0]
 8009452:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009454:	4b16      	ldr	r3, [pc, #88]	@ (80094b0 <vPortValidateInterruptPriority+0x78>)
 8009456:	781b      	ldrb	r3, [r3, #0]
 8009458:	7afa      	ldrb	r2, [r7, #11]
 800945a:	429a      	cmp	r2, r3
 800945c:	d20b      	bcs.n	8009476 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800945e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009462:	f383 8811 	msr	BASEPRI, r3
 8009466:	f3bf 8f6f 	isb	sy
 800946a:	f3bf 8f4f 	dsb	sy
 800946e:	607b      	str	r3, [r7, #4]
}
 8009470:	bf00      	nop
 8009472:	bf00      	nop
 8009474:	e7fd      	b.n	8009472 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009476:	4b0f      	ldr	r3, [pc, #60]	@ (80094b4 <vPortValidateInterruptPriority+0x7c>)
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800947e:	4b0e      	ldr	r3, [pc, #56]	@ (80094b8 <vPortValidateInterruptPriority+0x80>)
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	429a      	cmp	r2, r3
 8009484:	d90b      	bls.n	800949e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8009486:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800948a:	f383 8811 	msr	BASEPRI, r3
 800948e:	f3bf 8f6f 	isb	sy
 8009492:	f3bf 8f4f 	dsb	sy
 8009496:	603b      	str	r3, [r7, #0]
}
 8009498:	bf00      	nop
 800949a:	bf00      	nop
 800949c:	e7fd      	b.n	800949a <vPortValidateInterruptPriority+0x62>
	}
 800949e:	bf00      	nop
 80094a0:	3714      	adds	r7, #20
 80094a2:	46bd      	mov	sp, r7
 80094a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a8:	4770      	bx	lr
 80094aa:	bf00      	nop
 80094ac:	e000e3f0 	.word	0xe000e3f0
 80094b0:	20001478 	.word	0x20001478
 80094b4:	e000ed0c 	.word	0xe000ed0c
 80094b8:	2000147c 	.word	0x2000147c

080094bc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80094bc:	b580      	push	{r7, lr}
 80094be:	b08a      	sub	sp, #40	@ 0x28
 80094c0:	af00      	add	r7, sp, #0
 80094c2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80094c4:	2300      	movs	r3, #0
 80094c6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80094c8:	f7fe fd80 	bl	8007fcc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80094cc:	4b5c      	ldr	r3, [pc, #368]	@ (8009640 <pvPortMalloc+0x184>)
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d101      	bne.n	80094d8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80094d4:	f000 f924 	bl	8009720 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80094d8:	4b5a      	ldr	r3, [pc, #360]	@ (8009644 <pvPortMalloc+0x188>)
 80094da:	681a      	ldr	r2, [r3, #0]
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	4013      	ands	r3, r2
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	f040 8095 	bne.w	8009610 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d01e      	beq.n	800952a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80094ec:	2208      	movs	r2, #8
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	4413      	add	r3, r2
 80094f2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	f003 0307 	and.w	r3, r3, #7
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d015      	beq.n	800952a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	f023 0307 	bic.w	r3, r3, #7
 8009504:	3308      	adds	r3, #8
 8009506:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	f003 0307 	and.w	r3, r3, #7
 800950e:	2b00      	cmp	r3, #0
 8009510:	d00b      	beq.n	800952a <pvPortMalloc+0x6e>
	__asm volatile
 8009512:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009516:	f383 8811 	msr	BASEPRI, r3
 800951a:	f3bf 8f6f 	isb	sy
 800951e:	f3bf 8f4f 	dsb	sy
 8009522:	617b      	str	r3, [r7, #20]
}
 8009524:	bf00      	nop
 8009526:	bf00      	nop
 8009528:	e7fd      	b.n	8009526 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	2b00      	cmp	r3, #0
 800952e:	d06f      	beq.n	8009610 <pvPortMalloc+0x154>
 8009530:	4b45      	ldr	r3, [pc, #276]	@ (8009648 <pvPortMalloc+0x18c>)
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	687a      	ldr	r2, [r7, #4]
 8009536:	429a      	cmp	r2, r3
 8009538:	d86a      	bhi.n	8009610 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800953a:	4b44      	ldr	r3, [pc, #272]	@ (800964c <pvPortMalloc+0x190>)
 800953c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800953e:	4b43      	ldr	r3, [pc, #268]	@ (800964c <pvPortMalloc+0x190>)
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009544:	e004      	b.n	8009550 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009548:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800954a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009552:	685b      	ldr	r3, [r3, #4]
 8009554:	687a      	ldr	r2, [r7, #4]
 8009556:	429a      	cmp	r2, r3
 8009558:	d903      	bls.n	8009562 <pvPortMalloc+0xa6>
 800955a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	2b00      	cmp	r3, #0
 8009560:	d1f1      	bne.n	8009546 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009562:	4b37      	ldr	r3, [pc, #220]	@ (8009640 <pvPortMalloc+0x184>)
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009568:	429a      	cmp	r2, r3
 800956a:	d051      	beq.n	8009610 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800956c:	6a3b      	ldr	r3, [r7, #32]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	2208      	movs	r2, #8
 8009572:	4413      	add	r3, r2
 8009574:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009578:	681a      	ldr	r2, [r3, #0]
 800957a:	6a3b      	ldr	r3, [r7, #32]
 800957c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800957e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009580:	685a      	ldr	r2, [r3, #4]
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	1ad2      	subs	r2, r2, r3
 8009586:	2308      	movs	r3, #8
 8009588:	005b      	lsls	r3, r3, #1
 800958a:	429a      	cmp	r2, r3
 800958c:	d920      	bls.n	80095d0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800958e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	4413      	add	r3, r2
 8009594:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009596:	69bb      	ldr	r3, [r7, #24]
 8009598:	f003 0307 	and.w	r3, r3, #7
 800959c:	2b00      	cmp	r3, #0
 800959e:	d00b      	beq.n	80095b8 <pvPortMalloc+0xfc>
	__asm volatile
 80095a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095a4:	f383 8811 	msr	BASEPRI, r3
 80095a8:	f3bf 8f6f 	isb	sy
 80095ac:	f3bf 8f4f 	dsb	sy
 80095b0:	613b      	str	r3, [r7, #16]
}
 80095b2:	bf00      	nop
 80095b4:	bf00      	nop
 80095b6:	e7fd      	b.n	80095b4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80095b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095ba:	685a      	ldr	r2, [r3, #4]
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	1ad2      	subs	r2, r2, r3
 80095c0:	69bb      	ldr	r3, [r7, #24]
 80095c2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80095c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095c6:	687a      	ldr	r2, [r7, #4]
 80095c8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80095ca:	69b8      	ldr	r0, [r7, #24]
 80095cc:	f000 f90a 	bl	80097e4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80095d0:	4b1d      	ldr	r3, [pc, #116]	@ (8009648 <pvPortMalloc+0x18c>)
 80095d2:	681a      	ldr	r2, [r3, #0]
 80095d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095d6:	685b      	ldr	r3, [r3, #4]
 80095d8:	1ad3      	subs	r3, r2, r3
 80095da:	4a1b      	ldr	r2, [pc, #108]	@ (8009648 <pvPortMalloc+0x18c>)
 80095dc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80095de:	4b1a      	ldr	r3, [pc, #104]	@ (8009648 <pvPortMalloc+0x18c>)
 80095e0:	681a      	ldr	r2, [r3, #0]
 80095e2:	4b1b      	ldr	r3, [pc, #108]	@ (8009650 <pvPortMalloc+0x194>)
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	429a      	cmp	r2, r3
 80095e8:	d203      	bcs.n	80095f2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80095ea:	4b17      	ldr	r3, [pc, #92]	@ (8009648 <pvPortMalloc+0x18c>)
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	4a18      	ldr	r2, [pc, #96]	@ (8009650 <pvPortMalloc+0x194>)
 80095f0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80095f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095f4:	685a      	ldr	r2, [r3, #4]
 80095f6:	4b13      	ldr	r3, [pc, #76]	@ (8009644 <pvPortMalloc+0x188>)
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	431a      	orrs	r2, r3
 80095fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095fe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009602:	2200      	movs	r2, #0
 8009604:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009606:	4b13      	ldr	r3, [pc, #76]	@ (8009654 <pvPortMalloc+0x198>)
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	3301      	adds	r3, #1
 800960c:	4a11      	ldr	r2, [pc, #68]	@ (8009654 <pvPortMalloc+0x198>)
 800960e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009610:	f7fe fcea 	bl	8007fe8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009614:	69fb      	ldr	r3, [r7, #28]
 8009616:	f003 0307 	and.w	r3, r3, #7
 800961a:	2b00      	cmp	r3, #0
 800961c:	d00b      	beq.n	8009636 <pvPortMalloc+0x17a>
	__asm volatile
 800961e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009622:	f383 8811 	msr	BASEPRI, r3
 8009626:	f3bf 8f6f 	isb	sy
 800962a:	f3bf 8f4f 	dsb	sy
 800962e:	60fb      	str	r3, [r7, #12]
}
 8009630:	bf00      	nop
 8009632:	bf00      	nop
 8009634:	e7fd      	b.n	8009632 <pvPortMalloc+0x176>
	return pvReturn;
 8009636:	69fb      	ldr	r3, [r7, #28]
}
 8009638:	4618      	mov	r0, r3
 800963a:	3728      	adds	r7, #40	@ 0x28
 800963c:	46bd      	mov	sp, r7
 800963e:	bd80      	pop	{r7, pc}
 8009640:	20005088 	.word	0x20005088
 8009644:	2000509c 	.word	0x2000509c
 8009648:	2000508c 	.word	0x2000508c
 800964c:	20005080 	.word	0x20005080
 8009650:	20005090 	.word	0x20005090
 8009654:	20005094 	.word	0x20005094

08009658 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009658:	b580      	push	{r7, lr}
 800965a:	b086      	sub	sp, #24
 800965c:	af00      	add	r7, sp, #0
 800965e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	2b00      	cmp	r3, #0
 8009668:	d04f      	beq.n	800970a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800966a:	2308      	movs	r3, #8
 800966c:	425b      	negs	r3, r3
 800966e:	697a      	ldr	r2, [r7, #20]
 8009670:	4413      	add	r3, r2
 8009672:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009674:	697b      	ldr	r3, [r7, #20]
 8009676:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009678:	693b      	ldr	r3, [r7, #16]
 800967a:	685a      	ldr	r2, [r3, #4]
 800967c:	4b25      	ldr	r3, [pc, #148]	@ (8009714 <vPortFree+0xbc>)
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	4013      	ands	r3, r2
 8009682:	2b00      	cmp	r3, #0
 8009684:	d10b      	bne.n	800969e <vPortFree+0x46>
	__asm volatile
 8009686:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800968a:	f383 8811 	msr	BASEPRI, r3
 800968e:	f3bf 8f6f 	isb	sy
 8009692:	f3bf 8f4f 	dsb	sy
 8009696:	60fb      	str	r3, [r7, #12]
}
 8009698:	bf00      	nop
 800969a:	bf00      	nop
 800969c:	e7fd      	b.n	800969a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800969e:	693b      	ldr	r3, [r7, #16]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d00b      	beq.n	80096be <vPortFree+0x66>
	__asm volatile
 80096a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096aa:	f383 8811 	msr	BASEPRI, r3
 80096ae:	f3bf 8f6f 	isb	sy
 80096b2:	f3bf 8f4f 	dsb	sy
 80096b6:	60bb      	str	r3, [r7, #8]
}
 80096b8:	bf00      	nop
 80096ba:	bf00      	nop
 80096bc:	e7fd      	b.n	80096ba <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80096be:	693b      	ldr	r3, [r7, #16]
 80096c0:	685a      	ldr	r2, [r3, #4]
 80096c2:	4b14      	ldr	r3, [pc, #80]	@ (8009714 <vPortFree+0xbc>)
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	4013      	ands	r3, r2
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d01e      	beq.n	800970a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80096cc:	693b      	ldr	r3, [r7, #16]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d11a      	bne.n	800970a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80096d4:	693b      	ldr	r3, [r7, #16]
 80096d6:	685a      	ldr	r2, [r3, #4]
 80096d8:	4b0e      	ldr	r3, [pc, #56]	@ (8009714 <vPortFree+0xbc>)
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	43db      	mvns	r3, r3
 80096de:	401a      	ands	r2, r3
 80096e0:	693b      	ldr	r3, [r7, #16]
 80096e2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80096e4:	f7fe fc72 	bl	8007fcc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80096e8:	693b      	ldr	r3, [r7, #16]
 80096ea:	685a      	ldr	r2, [r3, #4]
 80096ec:	4b0a      	ldr	r3, [pc, #40]	@ (8009718 <vPortFree+0xc0>)
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	4413      	add	r3, r2
 80096f2:	4a09      	ldr	r2, [pc, #36]	@ (8009718 <vPortFree+0xc0>)
 80096f4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80096f6:	6938      	ldr	r0, [r7, #16]
 80096f8:	f000 f874 	bl	80097e4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80096fc:	4b07      	ldr	r3, [pc, #28]	@ (800971c <vPortFree+0xc4>)
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	3301      	adds	r3, #1
 8009702:	4a06      	ldr	r2, [pc, #24]	@ (800971c <vPortFree+0xc4>)
 8009704:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009706:	f7fe fc6f 	bl	8007fe8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800970a:	bf00      	nop
 800970c:	3718      	adds	r7, #24
 800970e:	46bd      	mov	sp, r7
 8009710:	bd80      	pop	{r7, pc}
 8009712:	bf00      	nop
 8009714:	2000509c 	.word	0x2000509c
 8009718:	2000508c 	.word	0x2000508c
 800971c:	20005098 	.word	0x20005098

08009720 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009720:	b480      	push	{r7}
 8009722:	b085      	sub	sp, #20
 8009724:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009726:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800972a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800972c:	4b27      	ldr	r3, [pc, #156]	@ (80097cc <prvHeapInit+0xac>)
 800972e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	f003 0307 	and.w	r3, r3, #7
 8009736:	2b00      	cmp	r3, #0
 8009738:	d00c      	beq.n	8009754 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	3307      	adds	r3, #7
 800973e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	f023 0307 	bic.w	r3, r3, #7
 8009746:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009748:	68ba      	ldr	r2, [r7, #8]
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	1ad3      	subs	r3, r2, r3
 800974e:	4a1f      	ldr	r2, [pc, #124]	@ (80097cc <prvHeapInit+0xac>)
 8009750:	4413      	add	r3, r2
 8009752:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009758:	4a1d      	ldr	r2, [pc, #116]	@ (80097d0 <prvHeapInit+0xb0>)
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800975e:	4b1c      	ldr	r3, [pc, #112]	@ (80097d0 <prvHeapInit+0xb0>)
 8009760:	2200      	movs	r2, #0
 8009762:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	68ba      	ldr	r2, [r7, #8]
 8009768:	4413      	add	r3, r2
 800976a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800976c:	2208      	movs	r2, #8
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	1a9b      	subs	r3, r3, r2
 8009772:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	f023 0307 	bic.w	r3, r3, #7
 800977a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	4a15      	ldr	r2, [pc, #84]	@ (80097d4 <prvHeapInit+0xb4>)
 8009780:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009782:	4b14      	ldr	r3, [pc, #80]	@ (80097d4 <prvHeapInit+0xb4>)
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	2200      	movs	r2, #0
 8009788:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800978a:	4b12      	ldr	r3, [pc, #72]	@ (80097d4 <prvHeapInit+0xb4>)
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	2200      	movs	r2, #0
 8009790:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009796:	683b      	ldr	r3, [r7, #0]
 8009798:	68fa      	ldr	r2, [r7, #12]
 800979a:	1ad2      	subs	r2, r2, r3
 800979c:	683b      	ldr	r3, [r7, #0]
 800979e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80097a0:	4b0c      	ldr	r3, [pc, #48]	@ (80097d4 <prvHeapInit+0xb4>)
 80097a2:	681a      	ldr	r2, [r3, #0]
 80097a4:	683b      	ldr	r3, [r7, #0]
 80097a6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80097a8:	683b      	ldr	r3, [r7, #0]
 80097aa:	685b      	ldr	r3, [r3, #4]
 80097ac:	4a0a      	ldr	r2, [pc, #40]	@ (80097d8 <prvHeapInit+0xb8>)
 80097ae:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80097b0:	683b      	ldr	r3, [r7, #0]
 80097b2:	685b      	ldr	r3, [r3, #4]
 80097b4:	4a09      	ldr	r2, [pc, #36]	@ (80097dc <prvHeapInit+0xbc>)
 80097b6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80097b8:	4b09      	ldr	r3, [pc, #36]	@ (80097e0 <prvHeapInit+0xc0>)
 80097ba:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80097be:	601a      	str	r2, [r3, #0]
}
 80097c0:	bf00      	nop
 80097c2:	3714      	adds	r7, #20
 80097c4:	46bd      	mov	sp, r7
 80097c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ca:	4770      	bx	lr
 80097cc:	20001480 	.word	0x20001480
 80097d0:	20005080 	.word	0x20005080
 80097d4:	20005088 	.word	0x20005088
 80097d8:	20005090 	.word	0x20005090
 80097dc:	2000508c 	.word	0x2000508c
 80097e0:	2000509c 	.word	0x2000509c

080097e4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80097e4:	b480      	push	{r7}
 80097e6:	b085      	sub	sp, #20
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80097ec:	4b28      	ldr	r3, [pc, #160]	@ (8009890 <prvInsertBlockIntoFreeList+0xac>)
 80097ee:	60fb      	str	r3, [r7, #12]
 80097f0:	e002      	b.n	80097f8 <prvInsertBlockIntoFreeList+0x14>
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	60fb      	str	r3, [r7, #12]
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	687a      	ldr	r2, [r7, #4]
 80097fe:	429a      	cmp	r2, r3
 8009800:	d8f7      	bhi.n	80097f2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	685b      	ldr	r3, [r3, #4]
 800980a:	68ba      	ldr	r2, [r7, #8]
 800980c:	4413      	add	r3, r2
 800980e:	687a      	ldr	r2, [r7, #4]
 8009810:	429a      	cmp	r2, r3
 8009812:	d108      	bne.n	8009826 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	685a      	ldr	r2, [r3, #4]
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	685b      	ldr	r3, [r3, #4]
 800981c:	441a      	add	r2, r3
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	685b      	ldr	r3, [r3, #4]
 800982e:	68ba      	ldr	r2, [r7, #8]
 8009830:	441a      	add	r2, r3
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	429a      	cmp	r2, r3
 8009838:	d118      	bne.n	800986c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	681a      	ldr	r2, [r3, #0]
 800983e:	4b15      	ldr	r3, [pc, #84]	@ (8009894 <prvInsertBlockIntoFreeList+0xb0>)
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	429a      	cmp	r2, r3
 8009844:	d00d      	beq.n	8009862 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	685a      	ldr	r2, [r3, #4]
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	685b      	ldr	r3, [r3, #4]
 8009850:	441a      	add	r2, r3
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	681a      	ldr	r2, [r3, #0]
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	601a      	str	r2, [r3, #0]
 8009860:	e008      	b.n	8009874 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009862:	4b0c      	ldr	r3, [pc, #48]	@ (8009894 <prvInsertBlockIntoFreeList+0xb0>)
 8009864:	681a      	ldr	r2, [r3, #0]
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	601a      	str	r2, [r3, #0]
 800986a:	e003      	b.n	8009874 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	681a      	ldr	r2, [r3, #0]
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009874:	68fa      	ldr	r2, [r7, #12]
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	429a      	cmp	r2, r3
 800987a:	d002      	beq.n	8009882 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	687a      	ldr	r2, [r7, #4]
 8009880:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009882:	bf00      	nop
 8009884:	3714      	adds	r7, #20
 8009886:	46bd      	mov	sp, r7
 8009888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800988c:	4770      	bx	lr
 800988e:	bf00      	nop
 8009890:	20005080 	.word	0x20005080
 8009894:	20005088 	.word	0x20005088

08009898 <malloc>:
 8009898:	4b02      	ldr	r3, [pc, #8]	@ (80098a4 <malloc+0xc>)
 800989a:	4601      	mov	r1, r0
 800989c:	6818      	ldr	r0, [r3, #0]
 800989e:	f000 b82d 	b.w	80098fc <_malloc_r>
 80098a2:	bf00      	nop
 80098a4:	20000024 	.word	0x20000024

080098a8 <free>:
 80098a8:	4b02      	ldr	r3, [pc, #8]	@ (80098b4 <free+0xc>)
 80098aa:	4601      	mov	r1, r0
 80098ac:	6818      	ldr	r0, [r3, #0]
 80098ae:	f001 be33 	b.w	800b518 <_free_r>
 80098b2:	bf00      	nop
 80098b4:	20000024 	.word	0x20000024

080098b8 <sbrk_aligned>:
 80098b8:	b570      	push	{r4, r5, r6, lr}
 80098ba:	4e0f      	ldr	r6, [pc, #60]	@ (80098f8 <sbrk_aligned+0x40>)
 80098bc:	460c      	mov	r4, r1
 80098be:	6831      	ldr	r1, [r6, #0]
 80098c0:	4605      	mov	r5, r0
 80098c2:	b911      	cbnz	r1, 80098ca <sbrk_aligned+0x12>
 80098c4:	f000 ff7c 	bl	800a7c0 <_sbrk_r>
 80098c8:	6030      	str	r0, [r6, #0]
 80098ca:	4621      	mov	r1, r4
 80098cc:	4628      	mov	r0, r5
 80098ce:	f000 ff77 	bl	800a7c0 <_sbrk_r>
 80098d2:	1c43      	adds	r3, r0, #1
 80098d4:	d103      	bne.n	80098de <sbrk_aligned+0x26>
 80098d6:	f04f 34ff 	mov.w	r4, #4294967295
 80098da:	4620      	mov	r0, r4
 80098dc:	bd70      	pop	{r4, r5, r6, pc}
 80098de:	1cc4      	adds	r4, r0, #3
 80098e0:	f024 0403 	bic.w	r4, r4, #3
 80098e4:	42a0      	cmp	r0, r4
 80098e6:	d0f8      	beq.n	80098da <sbrk_aligned+0x22>
 80098e8:	1a21      	subs	r1, r4, r0
 80098ea:	4628      	mov	r0, r5
 80098ec:	f000 ff68 	bl	800a7c0 <_sbrk_r>
 80098f0:	3001      	adds	r0, #1
 80098f2:	d1f2      	bne.n	80098da <sbrk_aligned+0x22>
 80098f4:	e7ef      	b.n	80098d6 <sbrk_aligned+0x1e>
 80098f6:	bf00      	nop
 80098f8:	200050a0 	.word	0x200050a0

080098fc <_malloc_r>:
 80098fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009900:	1ccd      	adds	r5, r1, #3
 8009902:	f025 0503 	bic.w	r5, r5, #3
 8009906:	3508      	adds	r5, #8
 8009908:	2d0c      	cmp	r5, #12
 800990a:	bf38      	it	cc
 800990c:	250c      	movcc	r5, #12
 800990e:	2d00      	cmp	r5, #0
 8009910:	4606      	mov	r6, r0
 8009912:	db01      	blt.n	8009918 <_malloc_r+0x1c>
 8009914:	42a9      	cmp	r1, r5
 8009916:	d904      	bls.n	8009922 <_malloc_r+0x26>
 8009918:	230c      	movs	r3, #12
 800991a:	6033      	str	r3, [r6, #0]
 800991c:	2000      	movs	r0, #0
 800991e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009922:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80099f8 <_malloc_r+0xfc>
 8009926:	f000 f869 	bl	80099fc <__malloc_lock>
 800992a:	f8d8 3000 	ldr.w	r3, [r8]
 800992e:	461c      	mov	r4, r3
 8009930:	bb44      	cbnz	r4, 8009984 <_malloc_r+0x88>
 8009932:	4629      	mov	r1, r5
 8009934:	4630      	mov	r0, r6
 8009936:	f7ff ffbf 	bl	80098b8 <sbrk_aligned>
 800993a:	1c43      	adds	r3, r0, #1
 800993c:	4604      	mov	r4, r0
 800993e:	d158      	bne.n	80099f2 <_malloc_r+0xf6>
 8009940:	f8d8 4000 	ldr.w	r4, [r8]
 8009944:	4627      	mov	r7, r4
 8009946:	2f00      	cmp	r7, #0
 8009948:	d143      	bne.n	80099d2 <_malloc_r+0xd6>
 800994a:	2c00      	cmp	r4, #0
 800994c:	d04b      	beq.n	80099e6 <_malloc_r+0xea>
 800994e:	6823      	ldr	r3, [r4, #0]
 8009950:	4639      	mov	r1, r7
 8009952:	4630      	mov	r0, r6
 8009954:	eb04 0903 	add.w	r9, r4, r3
 8009958:	f000 ff32 	bl	800a7c0 <_sbrk_r>
 800995c:	4581      	cmp	r9, r0
 800995e:	d142      	bne.n	80099e6 <_malloc_r+0xea>
 8009960:	6821      	ldr	r1, [r4, #0]
 8009962:	1a6d      	subs	r5, r5, r1
 8009964:	4629      	mov	r1, r5
 8009966:	4630      	mov	r0, r6
 8009968:	f7ff ffa6 	bl	80098b8 <sbrk_aligned>
 800996c:	3001      	adds	r0, #1
 800996e:	d03a      	beq.n	80099e6 <_malloc_r+0xea>
 8009970:	6823      	ldr	r3, [r4, #0]
 8009972:	442b      	add	r3, r5
 8009974:	6023      	str	r3, [r4, #0]
 8009976:	f8d8 3000 	ldr.w	r3, [r8]
 800997a:	685a      	ldr	r2, [r3, #4]
 800997c:	bb62      	cbnz	r2, 80099d8 <_malloc_r+0xdc>
 800997e:	f8c8 7000 	str.w	r7, [r8]
 8009982:	e00f      	b.n	80099a4 <_malloc_r+0xa8>
 8009984:	6822      	ldr	r2, [r4, #0]
 8009986:	1b52      	subs	r2, r2, r5
 8009988:	d420      	bmi.n	80099cc <_malloc_r+0xd0>
 800998a:	2a0b      	cmp	r2, #11
 800998c:	d917      	bls.n	80099be <_malloc_r+0xc2>
 800998e:	1961      	adds	r1, r4, r5
 8009990:	42a3      	cmp	r3, r4
 8009992:	6025      	str	r5, [r4, #0]
 8009994:	bf18      	it	ne
 8009996:	6059      	strne	r1, [r3, #4]
 8009998:	6863      	ldr	r3, [r4, #4]
 800999a:	bf08      	it	eq
 800999c:	f8c8 1000 	streq.w	r1, [r8]
 80099a0:	5162      	str	r2, [r4, r5]
 80099a2:	604b      	str	r3, [r1, #4]
 80099a4:	4630      	mov	r0, r6
 80099a6:	f000 f82f 	bl	8009a08 <__malloc_unlock>
 80099aa:	f104 000b 	add.w	r0, r4, #11
 80099ae:	1d23      	adds	r3, r4, #4
 80099b0:	f020 0007 	bic.w	r0, r0, #7
 80099b4:	1ac2      	subs	r2, r0, r3
 80099b6:	bf1c      	itt	ne
 80099b8:	1a1b      	subne	r3, r3, r0
 80099ba:	50a3      	strne	r3, [r4, r2]
 80099bc:	e7af      	b.n	800991e <_malloc_r+0x22>
 80099be:	6862      	ldr	r2, [r4, #4]
 80099c0:	42a3      	cmp	r3, r4
 80099c2:	bf0c      	ite	eq
 80099c4:	f8c8 2000 	streq.w	r2, [r8]
 80099c8:	605a      	strne	r2, [r3, #4]
 80099ca:	e7eb      	b.n	80099a4 <_malloc_r+0xa8>
 80099cc:	4623      	mov	r3, r4
 80099ce:	6864      	ldr	r4, [r4, #4]
 80099d0:	e7ae      	b.n	8009930 <_malloc_r+0x34>
 80099d2:	463c      	mov	r4, r7
 80099d4:	687f      	ldr	r7, [r7, #4]
 80099d6:	e7b6      	b.n	8009946 <_malloc_r+0x4a>
 80099d8:	461a      	mov	r2, r3
 80099da:	685b      	ldr	r3, [r3, #4]
 80099dc:	42a3      	cmp	r3, r4
 80099de:	d1fb      	bne.n	80099d8 <_malloc_r+0xdc>
 80099e0:	2300      	movs	r3, #0
 80099e2:	6053      	str	r3, [r2, #4]
 80099e4:	e7de      	b.n	80099a4 <_malloc_r+0xa8>
 80099e6:	230c      	movs	r3, #12
 80099e8:	6033      	str	r3, [r6, #0]
 80099ea:	4630      	mov	r0, r6
 80099ec:	f000 f80c 	bl	8009a08 <__malloc_unlock>
 80099f0:	e794      	b.n	800991c <_malloc_r+0x20>
 80099f2:	6005      	str	r5, [r0, #0]
 80099f4:	e7d6      	b.n	80099a4 <_malloc_r+0xa8>
 80099f6:	bf00      	nop
 80099f8:	200050a4 	.word	0x200050a4

080099fc <__malloc_lock>:
 80099fc:	4801      	ldr	r0, [pc, #4]	@ (8009a04 <__malloc_lock+0x8>)
 80099fe:	f000 bf2c 	b.w	800a85a <__retarget_lock_acquire_recursive>
 8009a02:	bf00      	nop
 8009a04:	200051e8 	.word	0x200051e8

08009a08 <__malloc_unlock>:
 8009a08:	4801      	ldr	r0, [pc, #4]	@ (8009a10 <__malloc_unlock+0x8>)
 8009a0a:	f000 bf27 	b.w	800a85c <__retarget_lock_release_recursive>
 8009a0e:	bf00      	nop
 8009a10:	200051e8 	.word	0x200051e8

08009a14 <__cvt>:
 8009a14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009a18:	ec57 6b10 	vmov	r6, r7, d0
 8009a1c:	2f00      	cmp	r7, #0
 8009a1e:	460c      	mov	r4, r1
 8009a20:	4619      	mov	r1, r3
 8009a22:	463b      	mov	r3, r7
 8009a24:	bfbb      	ittet	lt
 8009a26:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009a2a:	461f      	movlt	r7, r3
 8009a2c:	2300      	movge	r3, #0
 8009a2e:	232d      	movlt	r3, #45	@ 0x2d
 8009a30:	700b      	strb	r3, [r1, #0]
 8009a32:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009a34:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009a38:	4691      	mov	r9, r2
 8009a3a:	f023 0820 	bic.w	r8, r3, #32
 8009a3e:	bfbc      	itt	lt
 8009a40:	4632      	movlt	r2, r6
 8009a42:	4616      	movlt	r6, r2
 8009a44:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009a48:	d005      	beq.n	8009a56 <__cvt+0x42>
 8009a4a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009a4e:	d100      	bne.n	8009a52 <__cvt+0x3e>
 8009a50:	3401      	adds	r4, #1
 8009a52:	2102      	movs	r1, #2
 8009a54:	e000      	b.n	8009a58 <__cvt+0x44>
 8009a56:	2103      	movs	r1, #3
 8009a58:	ab03      	add	r3, sp, #12
 8009a5a:	9301      	str	r3, [sp, #4]
 8009a5c:	ab02      	add	r3, sp, #8
 8009a5e:	9300      	str	r3, [sp, #0]
 8009a60:	ec47 6b10 	vmov	d0, r6, r7
 8009a64:	4653      	mov	r3, sl
 8009a66:	4622      	mov	r2, r4
 8009a68:	f000 ff92 	bl	800a990 <_dtoa_r>
 8009a6c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009a70:	4605      	mov	r5, r0
 8009a72:	d119      	bne.n	8009aa8 <__cvt+0x94>
 8009a74:	f019 0f01 	tst.w	r9, #1
 8009a78:	d00e      	beq.n	8009a98 <__cvt+0x84>
 8009a7a:	eb00 0904 	add.w	r9, r0, r4
 8009a7e:	2200      	movs	r2, #0
 8009a80:	2300      	movs	r3, #0
 8009a82:	4630      	mov	r0, r6
 8009a84:	4639      	mov	r1, r7
 8009a86:	f7f7 f81f 	bl	8000ac8 <__aeabi_dcmpeq>
 8009a8a:	b108      	cbz	r0, 8009a90 <__cvt+0x7c>
 8009a8c:	f8cd 900c 	str.w	r9, [sp, #12]
 8009a90:	2230      	movs	r2, #48	@ 0x30
 8009a92:	9b03      	ldr	r3, [sp, #12]
 8009a94:	454b      	cmp	r3, r9
 8009a96:	d31e      	bcc.n	8009ad6 <__cvt+0xc2>
 8009a98:	9b03      	ldr	r3, [sp, #12]
 8009a9a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009a9c:	1b5b      	subs	r3, r3, r5
 8009a9e:	4628      	mov	r0, r5
 8009aa0:	6013      	str	r3, [r2, #0]
 8009aa2:	b004      	add	sp, #16
 8009aa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009aa8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009aac:	eb00 0904 	add.w	r9, r0, r4
 8009ab0:	d1e5      	bne.n	8009a7e <__cvt+0x6a>
 8009ab2:	7803      	ldrb	r3, [r0, #0]
 8009ab4:	2b30      	cmp	r3, #48	@ 0x30
 8009ab6:	d10a      	bne.n	8009ace <__cvt+0xba>
 8009ab8:	2200      	movs	r2, #0
 8009aba:	2300      	movs	r3, #0
 8009abc:	4630      	mov	r0, r6
 8009abe:	4639      	mov	r1, r7
 8009ac0:	f7f7 f802 	bl	8000ac8 <__aeabi_dcmpeq>
 8009ac4:	b918      	cbnz	r0, 8009ace <__cvt+0xba>
 8009ac6:	f1c4 0401 	rsb	r4, r4, #1
 8009aca:	f8ca 4000 	str.w	r4, [sl]
 8009ace:	f8da 3000 	ldr.w	r3, [sl]
 8009ad2:	4499      	add	r9, r3
 8009ad4:	e7d3      	b.n	8009a7e <__cvt+0x6a>
 8009ad6:	1c59      	adds	r1, r3, #1
 8009ad8:	9103      	str	r1, [sp, #12]
 8009ada:	701a      	strb	r2, [r3, #0]
 8009adc:	e7d9      	b.n	8009a92 <__cvt+0x7e>

08009ade <__exponent>:
 8009ade:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009ae0:	2900      	cmp	r1, #0
 8009ae2:	bfba      	itte	lt
 8009ae4:	4249      	neglt	r1, r1
 8009ae6:	232d      	movlt	r3, #45	@ 0x2d
 8009ae8:	232b      	movge	r3, #43	@ 0x2b
 8009aea:	2909      	cmp	r1, #9
 8009aec:	7002      	strb	r2, [r0, #0]
 8009aee:	7043      	strb	r3, [r0, #1]
 8009af0:	dd29      	ble.n	8009b46 <__exponent+0x68>
 8009af2:	f10d 0307 	add.w	r3, sp, #7
 8009af6:	461d      	mov	r5, r3
 8009af8:	270a      	movs	r7, #10
 8009afa:	461a      	mov	r2, r3
 8009afc:	fbb1 f6f7 	udiv	r6, r1, r7
 8009b00:	fb07 1416 	mls	r4, r7, r6, r1
 8009b04:	3430      	adds	r4, #48	@ 0x30
 8009b06:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009b0a:	460c      	mov	r4, r1
 8009b0c:	2c63      	cmp	r4, #99	@ 0x63
 8009b0e:	f103 33ff 	add.w	r3, r3, #4294967295
 8009b12:	4631      	mov	r1, r6
 8009b14:	dcf1      	bgt.n	8009afa <__exponent+0x1c>
 8009b16:	3130      	adds	r1, #48	@ 0x30
 8009b18:	1e94      	subs	r4, r2, #2
 8009b1a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009b1e:	1c41      	adds	r1, r0, #1
 8009b20:	4623      	mov	r3, r4
 8009b22:	42ab      	cmp	r3, r5
 8009b24:	d30a      	bcc.n	8009b3c <__exponent+0x5e>
 8009b26:	f10d 0309 	add.w	r3, sp, #9
 8009b2a:	1a9b      	subs	r3, r3, r2
 8009b2c:	42ac      	cmp	r4, r5
 8009b2e:	bf88      	it	hi
 8009b30:	2300      	movhi	r3, #0
 8009b32:	3302      	adds	r3, #2
 8009b34:	4403      	add	r3, r0
 8009b36:	1a18      	subs	r0, r3, r0
 8009b38:	b003      	add	sp, #12
 8009b3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b3c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009b40:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009b44:	e7ed      	b.n	8009b22 <__exponent+0x44>
 8009b46:	2330      	movs	r3, #48	@ 0x30
 8009b48:	3130      	adds	r1, #48	@ 0x30
 8009b4a:	7083      	strb	r3, [r0, #2]
 8009b4c:	70c1      	strb	r1, [r0, #3]
 8009b4e:	1d03      	adds	r3, r0, #4
 8009b50:	e7f1      	b.n	8009b36 <__exponent+0x58>
	...

08009b54 <_printf_float>:
 8009b54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b58:	b08d      	sub	sp, #52	@ 0x34
 8009b5a:	460c      	mov	r4, r1
 8009b5c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009b60:	4616      	mov	r6, r2
 8009b62:	461f      	mov	r7, r3
 8009b64:	4605      	mov	r5, r0
 8009b66:	f000 fdf3 	bl	800a750 <_localeconv_r>
 8009b6a:	6803      	ldr	r3, [r0, #0]
 8009b6c:	9304      	str	r3, [sp, #16]
 8009b6e:	4618      	mov	r0, r3
 8009b70:	f7f6 fb7e 	bl	8000270 <strlen>
 8009b74:	2300      	movs	r3, #0
 8009b76:	930a      	str	r3, [sp, #40]	@ 0x28
 8009b78:	f8d8 3000 	ldr.w	r3, [r8]
 8009b7c:	9005      	str	r0, [sp, #20]
 8009b7e:	3307      	adds	r3, #7
 8009b80:	f023 0307 	bic.w	r3, r3, #7
 8009b84:	f103 0208 	add.w	r2, r3, #8
 8009b88:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009b8c:	f8d4 b000 	ldr.w	fp, [r4]
 8009b90:	f8c8 2000 	str.w	r2, [r8]
 8009b94:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009b98:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009b9c:	9307      	str	r3, [sp, #28]
 8009b9e:	f8cd 8018 	str.w	r8, [sp, #24]
 8009ba2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009ba6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009baa:	4b9c      	ldr	r3, [pc, #624]	@ (8009e1c <_printf_float+0x2c8>)
 8009bac:	f04f 32ff 	mov.w	r2, #4294967295
 8009bb0:	f7f6 ffbc 	bl	8000b2c <__aeabi_dcmpun>
 8009bb4:	bb70      	cbnz	r0, 8009c14 <_printf_float+0xc0>
 8009bb6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009bba:	4b98      	ldr	r3, [pc, #608]	@ (8009e1c <_printf_float+0x2c8>)
 8009bbc:	f04f 32ff 	mov.w	r2, #4294967295
 8009bc0:	f7f6 ff96 	bl	8000af0 <__aeabi_dcmple>
 8009bc4:	bb30      	cbnz	r0, 8009c14 <_printf_float+0xc0>
 8009bc6:	2200      	movs	r2, #0
 8009bc8:	2300      	movs	r3, #0
 8009bca:	4640      	mov	r0, r8
 8009bcc:	4649      	mov	r1, r9
 8009bce:	f7f6 ff85 	bl	8000adc <__aeabi_dcmplt>
 8009bd2:	b110      	cbz	r0, 8009bda <_printf_float+0x86>
 8009bd4:	232d      	movs	r3, #45	@ 0x2d
 8009bd6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009bda:	4a91      	ldr	r2, [pc, #580]	@ (8009e20 <_printf_float+0x2cc>)
 8009bdc:	4b91      	ldr	r3, [pc, #580]	@ (8009e24 <_printf_float+0x2d0>)
 8009bde:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009be2:	bf94      	ite	ls
 8009be4:	4690      	movls	r8, r2
 8009be6:	4698      	movhi	r8, r3
 8009be8:	2303      	movs	r3, #3
 8009bea:	6123      	str	r3, [r4, #16]
 8009bec:	f02b 0304 	bic.w	r3, fp, #4
 8009bf0:	6023      	str	r3, [r4, #0]
 8009bf2:	f04f 0900 	mov.w	r9, #0
 8009bf6:	9700      	str	r7, [sp, #0]
 8009bf8:	4633      	mov	r3, r6
 8009bfa:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009bfc:	4621      	mov	r1, r4
 8009bfe:	4628      	mov	r0, r5
 8009c00:	f000 f9d2 	bl	8009fa8 <_printf_common>
 8009c04:	3001      	adds	r0, #1
 8009c06:	f040 808d 	bne.w	8009d24 <_printf_float+0x1d0>
 8009c0a:	f04f 30ff 	mov.w	r0, #4294967295
 8009c0e:	b00d      	add	sp, #52	@ 0x34
 8009c10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c14:	4642      	mov	r2, r8
 8009c16:	464b      	mov	r3, r9
 8009c18:	4640      	mov	r0, r8
 8009c1a:	4649      	mov	r1, r9
 8009c1c:	f7f6 ff86 	bl	8000b2c <__aeabi_dcmpun>
 8009c20:	b140      	cbz	r0, 8009c34 <_printf_float+0xe0>
 8009c22:	464b      	mov	r3, r9
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	bfbc      	itt	lt
 8009c28:	232d      	movlt	r3, #45	@ 0x2d
 8009c2a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009c2e:	4a7e      	ldr	r2, [pc, #504]	@ (8009e28 <_printf_float+0x2d4>)
 8009c30:	4b7e      	ldr	r3, [pc, #504]	@ (8009e2c <_printf_float+0x2d8>)
 8009c32:	e7d4      	b.n	8009bde <_printf_float+0x8a>
 8009c34:	6863      	ldr	r3, [r4, #4]
 8009c36:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009c3a:	9206      	str	r2, [sp, #24]
 8009c3c:	1c5a      	adds	r2, r3, #1
 8009c3e:	d13b      	bne.n	8009cb8 <_printf_float+0x164>
 8009c40:	2306      	movs	r3, #6
 8009c42:	6063      	str	r3, [r4, #4]
 8009c44:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009c48:	2300      	movs	r3, #0
 8009c4a:	6022      	str	r2, [r4, #0]
 8009c4c:	9303      	str	r3, [sp, #12]
 8009c4e:	ab0a      	add	r3, sp, #40	@ 0x28
 8009c50:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009c54:	ab09      	add	r3, sp, #36	@ 0x24
 8009c56:	9300      	str	r3, [sp, #0]
 8009c58:	6861      	ldr	r1, [r4, #4]
 8009c5a:	ec49 8b10 	vmov	d0, r8, r9
 8009c5e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009c62:	4628      	mov	r0, r5
 8009c64:	f7ff fed6 	bl	8009a14 <__cvt>
 8009c68:	9b06      	ldr	r3, [sp, #24]
 8009c6a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009c6c:	2b47      	cmp	r3, #71	@ 0x47
 8009c6e:	4680      	mov	r8, r0
 8009c70:	d129      	bne.n	8009cc6 <_printf_float+0x172>
 8009c72:	1cc8      	adds	r0, r1, #3
 8009c74:	db02      	blt.n	8009c7c <_printf_float+0x128>
 8009c76:	6863      	ldr	r3, [r4, #4]
 8009c78:	4299      	cmp	r1, r3
 8009c7a:	dd41      	ble.n	8009d00 <_printf_float+0x1ac>
 8009c7c:	f1aa 0a02 	sub.w	sl, sl, #2
 8009c80:	fa5f fa8a 	uxtb.w	sl, sl
 8009c84:	3901      	subs	r1, #1
 8009c86:	4652      	mov	r2, sl
 8009c88:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009c8c:	9109      	str	r1, [sp, #36]	@ 0x24
 8009c8e:	f7ff ff26 	bl	8009ade <__exponent>
 8009c92:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009c94:	1813      	adds	r3, r2, r0
 8009c96:	2a01      	cmp	r2, #1
 8009c98:	4681      	mov	r9, r0
 8009c9a:	6123      	str	r3, [r4, #16]
 8009c9c:	dc02      	bgt.n	8009ca4 <_printf_float+0x150>
 8009c9e:	6822      	ldr	r2, [r4, #0]
 8009ca0:	07d2      	lsls	r2, r2, #31
 8009ca2:	d501      	bpl.n	8009ca8 <_printf_float+0x154>
 8009ca4:	3301      	adds	r3, #1
 8009ca6:	6123      	str	r3, [r4, #16]
 8009ca8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d0a2      	beq.n	8009bf6 <_printf_float+0xa2>
 8009cb0:	232d      	movs	r3, #45	@ 0x2d
 8009cb2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009cb6:	e79e      	b.n	8009bf6 <_printf_float+0xa2>
 8009cb8:	9a06      	ldr	r2, [sp, #24]
 8009cba:	2a47      	cmp	r2, #71	@ 0x47
 8009cbc:	d1c2      	bne.n	8009c44 <_printf_float+0xf0>
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d1c0      	bne.n	8009c44 <_printf_float+0xf0>
 8009cc2:	2301      	movs	r3, #1
 8009cc4:	e7bd      	b.n	8009c42 <_printf_float+0xee>
 8009cc6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009cca:	d9db      	bls.n	8009c84 <_printf_float+0x130>
 8009ccc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009cd0:	d118      	bne.n	8009d04 <_printf_float+0x1b0>
 8009cd2:	2900      	cmp	r1, #0
 8009cd4:	6863      	ldr	r3, [r4, #4]
 8009cd6:	dd0b      	ble.n	8009cf0 <_printf_float+0x19c>
 8009cd8:	6121      	str	r1, [r4, #16]
 8009cda:	b913      	cbnz	r3, 8009ce2 <_printf_float+0x18e>
 8009cdc:	6822      	ldr	r2, [r4, #0]
 8009cde:	07d0      	lsls	r0, r2, #31
 8009ce0:	d502      	bpl.n	8009ce8 <_printf_float+0x194>
 8009ce2:	3301      	adds	r3, #1
 8009ce4:	440b      	add	r3, r1
 8009ce6:	6123      	str	r3, [r4, #16]
 8009ce8:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009cea:	f04f 0900 	mov.w	r9, #0
 8009cee:	e7db      	b.n	8009ca8 <_printf_float+0x154>
 8009cf0:	b913      	cbnz	r3, 8009cf8 <_printf_float+0x1a4>
 8009cf2:	6822      	ldr	r2, [r4, #0]
 8009cf4:	07d2      	lsls	r2, r2, #31
 8009cf6:	d501      	bpl.n	8009cfc <_printf_float+0x1a8>
 8009cf8:	3302      	adds	r3, #2
 8009cfa:	e7f4      	b.n	8009ce6 <_printf_float+0x192>
 8009cfc:	2301      	movs	r3, #1
 8009cfe:	e7f2      	b.n	8009ce6 <_printf_float+0x192>
 8009d00:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009d04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d06:	4299      	cmp	r1, r3
 8009d08:	db05      	blt.n	8009d16 <_printf_float+0x1c2>
 8009d0a:	6823      	ldr	r3, [r4, #0]
 8009d0c:	6121      	str	r1, [r4, #16]
 8009d0e:	07d8      	lsls	r0, r3, #31
 8009d10:	d5ea      	bpl.n	8009ce8 <_printf_float+0x194>
 8009d12:	1c4b      	adds	r3, r1, #1
 8009d14:	e7e7      	b.n	8009ce6 <_printf_float+0x192>
 8009d16:	2900      	cmp	r1, #0
 8009d18:	bfd4      	ite	le
 8009d1a:	f1c1 0202 	rsble	r2, r1, #2
 8009d1e:	2201      	movgt	r2, #1
 8009d20:	4413      	add	r3, r2
 8009d22:	e7e0      	b.n	8009ce6 <_printf_float+0x192>
 8009d24:	6823      	ldr	r3, [r4, #0]
 8009d26:	055a      	lsls	r2, r3, #21
 8009d28:	d407      	bmi.n	8009d3a <_printf_float+0x1e6>
 8009d2a:	6923      	ldr	r3, [r4, #16]
 8009d2c:	4642      	mov	r2, r8
 8009d2e:	4631      	mov	r1, r6
 8009d30:	4628      	mov	r0, r5
 8009d32:	47b8      	blx	r7
 8009d34:	3001      	adds	r0, #1
 8009d36:	d12b      	bne.n	8009d90 <_printf_float+0x23c>
 8009d38:	e767      	b.n	8009c0a <_printf_float+0xb6>
 8009d3a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009d3e:	f240 80dd 	bls.w	8009efc <_printf_float+0x3a8>
 8009d42:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009d46:	2200      	movs	r2, #0
 8009d48:	2300      	movs	r3, #0
 8009d4a:	f7f6 febd 	bl	8000ac8 <__aeabi_dcmpeq>
 8009d4e:	2800      	cmp	r0, #0
 8009d50:	d033      	beq.n	8009dba <_printf_float+0x266>
 8009d52:	4a37      	ldr	r2, [pc, #220]	@ (8009e30 <_printf_float+0x2dc>)
 8009d54:	2301      	movs	r3, #1
 8009d56:	4631      	mov	r1, r6
 8009d58:	4628      	mov	r0, r5
 8009d5a:	47b8      	blx	r7
 8009d5c:	3001      	adds	r0, #1
 8009d5e:	f43f af54 	beq.w	8009c0a <_printf_float+0xb6>
 8009d62:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009d66:	4543      	cmp	r3, r8
 8009d68:	db02      	blt.n	8009d70 <_printf_float+0x21c>
 8009d6a:	6823      	ldr	r3, [r4, #0]
 8009d6c:	07d8      	lsls	r0, r3, #31
 8009d6e:	d50f      	bpl.n	8009d90 <_printf_float+0x23c>
 8009d70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009d74:	4631      	mov	r1, r6
 8009d76:	4628      	mov	r0, r5
 8009d78:	47b8      	blx	r7
 8009d7a:	3001      	adds	r0, #1
 8009d7c:	f43f af45 	beq.w	8009c0a <_printf_float+0xb6>
 8009d80:	f04f 0900 	mov.w	r9, #0
 8009d84:	f108 38ff 	add.w	r8, r8, #4294967295
 8009d88:	f104 0a1a 	add.w	sl, r4, #26
 8009d8c:	45c8      	cmp	r8, r9
 8009d8e:	dc09      	bgt.n	8009da4 <_printf_float+0x250>
 8009d90:	6823      	ldr	r3, [r4, #0]
 8009d92:	079b      	lsls	r3, r3, #30
 8009d94:	f100 8103 	bmi.w	8009f9e <_printf_float+0x44a>
 8009d98:	68e0      	ldr	r0, [r4, #12]
 8009d9a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009d9c:	4298      	cmp	r0, r3
 8009d9e:	bfb8      	it	lt
 8009da0:	4618      	movlt	r0, r3
 8009da2:	e734      	b.n	8009c0e <_printf_float+0xba>
 8009da4:	2301      	movs	r3, #1
 8009da6:	4652      	mov	r2, sl
 8009da8:	4631      	mov	r1, r6
 8009daa:	4628      	mov	r0, r5
 8009dac:	47b8      	blx	r7
 8009dae:	3001      	adds	r0, #1
 8009db0:	f43f af2b 	beq.w	8009c0a <_printf_float+0xb6>
 8009db4:	f109 0901 	add.w	r9, r9, #1
 8009db8:	e7e8      	b.n	8009d8c <_printf_float+0x238>
 8009dba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	dc39      	bgt.n	8009e34 <_printf_float+0x2e0>
 8009dc0:	4a1b      	ldr	r2, [pc, #108]	@ (8009e30 <_printf_float+0x2dc>)
 8009dc2:	2301      	movs	r3, #1
 8009dc4:	4631      	mov	r1, r6
 8009dc6:	4628      	mov	r0, r5
 8009dc8:	47b8      	blx	r7
 8009dca:	3001      	adds	r0, #1
 8009dcc:	f43f af1d 	beq.w	8009c0a <_printf_float+0xb6>
 8009dd0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009dd4:	ea59 0303 	orrs.w	r3, r9, r3
 8009dd8:	d102      	bne.n	8009de0 <_printf_float+0x28c>
 8009dda:	6823      	ldr	r3, [r4, #0]
 8009ddc:	07d9      	lsls	r1, r3, #31
 8009dde:	d5d7      	bpl.n	8009d90 <_printf_float+0x23c>
 8009de0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009de4:	4631      	mov	r1, r6
 8009de6:	4628      	mov	r0, r5
 8009de8:	47b8      	blx	r7
 8009dea:	3001      	adds	r0, #1
 8009dec:	f43f af0d 	beq.w	8009c0a <_printf_float+0xb6>
 8009df0:	f04f 0a00 	mov.w	sl, #0
 8009df4:	f104 0b1a 	add.w	fp, r4, #26
 8009df8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009dfa:	425b      	negs	r3, r3
 8009dfc:	4553      	cmp	r3, sl
 8009dfe:	dc01      	bgt.n	8009e04 <_printf_float+0x2b0>
 8009e00:	464b      	mov	r3, r9
 8009e02:	e793      	b.n	8009d2c <_printf_float+0x1d8>
 8009e04:	2301      	movs	r3, #1
 8009e06:	465a      	mov	r2, fp
 8009e08:	4631      	mov	r1, r6
 8009e0a:	4628      	mov	r0, r5
 8009e0c:	47b8      	blx	r7
 8009e0e:	3001      	adds	r0, #1
 8009e10:	f43f aefb 	beq.w	8009c0a <_printf_float+0xb6>
 8009e14:	f10a 0a01 	add.w	sl, sl, #1
 8009e18:	e7ee      	b.n	8009df8 <_printf_float+0x2a4>
 8009e1a:	bf00      	nop
 8009e1c:	7fefffff 	.word	0x7fefffff
 8009e20:	0800d68c 	.word	0x0800d68c
 8009e24:	0800d690 	.word	0x0800d690
 8009e28:	0800d694 	.word	0x0800d694
 8009e2c:	0800d698 	.word	0x0800d698
 8009e30:	0800d69c 	.word	0x0800d69c
 8009e34:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009e36:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009e3a:	4553      	cmp	r3, sl
 8009e3c:	bfa8      	it	ge
 8009e3e:	4653      	movge	r3, sl
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	4699      	mov	r9, r3
 8009e44:	dc36      	bgt.n	8009eb4 <_printf_float+0x360>
 8009e46:	f04f 0b00 	mov.w	fp, #0
 8009e4a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009e4e:	f104 021a 	add.w	r2, r4, #26
 8009e52:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009e54:	9306      	str	r3, [sp, #24]
 8009e56:	eba3 0309 	sub.w	r3, r3, r9
 8009e5a:	455b      	cmp	r3, fp
 8009e5c:	dc31      	bgt.n	8009ec2 <_printf_float+0x36e>
 8009e5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e60:	459a      	cmp	sl, r3
 8009e62:	dc3a      	bgt.n	8009eda <_printf_float+0x386>
 8009e64:	6823      	ldr	r3, [r4, #0]
 8009e66:	07da      	lsls	r2, r3, #31
 8009e68:	d437      	bmi.n	8009eda <_printf_float+0x386>
 8009e6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e6c:	ebaa 0903 	sub.w	r9, sl, r3
 8009e70:	9b06      	ldr	r3, [sp, #24]
 8009e72:	ebaa 0303 	sub.w	r3, sl, r3
 8009e76:	4599      	cmp	r9, r3
 8009e78:	bfa8      	it	ge
 8009e7a:	4699      	movge	r9, r3
 8009e7c:	f1b9 0f00 	cmp.w	r9, #0
 8009e80:	dc33      	bgt.n	8009eea <_printf_float+0x396>
 8009e82:	f04f 0800 	mov.w	r8, #0
 8009e86:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009e8a:	f104 0b1a 	add.w	fp, r4, #26
 8009e8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e90:	ebaa 0303 	sub.w	r3, sl, r3
 8009e94:	eba3 0309 	sub.w	r3, r3, r9
 8009e98:	4543      	cmp	r3, r8
 8009e9a:	f77f af79 	ble.w	8009d90 <_printf_float+0x23c>
 8009e9e:	2301      	movs	r3, #1
 8009ea0:	465a      	mov	r2, fp
 8009ea2:	4631      	mov	r1, r6
 8009ea4:	4628      	mov	r0, r5
 8009ea6:	47b8      	blx	r7
 8009ea8:	3001      	adds	r0, #1
 8009eaa:	f43f aeae 	beq.w	8009c0a <_printf_float+0xb6>
 8009eae:	f108 0801 	add.w	r8, r8, #1
 8009eb2:	e7ec      	b.n	8009e8e <_printf_float+0x33a>
 8009eb4:	4642      	mov	r2, r8
 8009eb6:	4631      	mov	r1, r6
 8009eb8:	4628      	mov	r0, r5
 8009eba:	47b8      	blx	r7
 8009ebc:	3001      	adds	r0, #1
 8009ebe:	d1c2      	bne.n	8009e46 <_printf_float+0x2f2>
 8009ec0:	e6a3      	b.n	8009c0a <_printf_float+0xb6>
 8009ec2:	2301      	movs	r3, #1
 8009ec4:	4631      	mov	r1, r6
 8009ec6:	4628      	mov	r0, r5
 8009ec8:	9206      	str	r2, [sp, #24]
 8009eca:	47b8      	blx	r7
 8009ecc:	3001      	adds	r0, #1
 8009ece:	f43f ae9c 	beq.w	8009c0a <_printf_float+0xb6>
 8009ed2:	9a06      	ldr	r2, [sp, #24]
 8009ed4:	f10b 0b01 	add.w	fp, fp, #1
 8009ed8:	e7bb      	b.n	8009e52 <_printf_float+0x2fe>
 8009eda:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009ede:	4631      	mov	r1, r6
 8009ee0:	4628      	mov	r0, r5
 8009ee2:	47b8      	blx	r7
 8009ee4:	3001      	adds	r0, #1
 8009ee6:	d1c0      	bne.n	8009e6a <_printf_float+0x316>
 8009ee8:	e68f      	b.n	8009c0a <_printf_float+0xb6>
 8009eea:	9a06      	ldr	r2, [sp, #24]
 8009eec:	464b      	mov	r3, r9
 8009eee:	4442      	add	r2, r8
 8009ef0:	4631      	mov	r1, r6
 8009ef2:	4628      	mov	r0, r5
 8009ef4:	47b8      	blx	r7
 8009ef6:	3001      	adds	r0, #1
 8009ef8:	d1c3      	bne.n	8009e82 <_printf_float+0x32e>
 8009efa:	e686      	b.n	8009c0a <_printf_float+0xb6>
 8009efc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009f00:	f1ba 0f01 	cmp.w	sl, #1
 8009f04:	dc01      	bgt.n	8009f0a <_printf_float+0x3b6>
 8009f06:	07db      	lsls	r3, r3, #31
 8009f08:	d536      	bpl.n	8009f78 <_printf_float+0x424>
 8009f0a:	2301      	movs	r3, #1
 8009f0c:	4642      	mov	r2, r8
 8009f0e:	4631      	mov	r1, r6
 8009f10:	4628      	mov	r0, r5
 8009f12:	47b8      	blx	r7
 8009f14:	3001      	adds	r0, #1
 8009f16:	f43f ae78 	beq.w	8009c0a <_printf_float+0xb6>
 8009f1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009f1e:	4631      	mov	r1, r6
 8009f20:	4628      	mov	r0, r5
 8009f22:	47b8      	blx	r7
 8009f24:	3001      	adds	r0, #1
 8009f26:	f43f ae70 	beq.w	8009c0a <_printf_float+0xb6>
 8009f2a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009f2e:	2200      	movs	r2, #0
 8009f30:	2300      	movs	r3, #0
 8009f32:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009f36:	f7f6 fdc7 	bl	8000ac8 <__aeabi_dcmpeq>
 8009f3a:	b9c0      	cbnz	r0, 8009f6e <_printf_float+0x41a>
 8009f3c:	4653      	mov	r3, sl
 8009f3e:	f108 0201 	add.w	r2, r8, #1
 8009f42:	4631      	mov	r1, r6
 8009f44:	4628      	mov	r0, r5
 8009f46:	47b8      	blx	r7
 8009f48:	3001      	adds	r0, #1
 8009f4a:	d10c      	bne.n	8009f66 <_printf_float+0x412>
 8009f4c:	e65d      	b.n	8009c0a <_printf_float+0xb6>
 8009f4e:	2301      	movs	r3, #1
 8009f50:	465a      	mov	r2, fp
 8009f52:	4631      	mov	r1, r6
 8009f54:	4628      	mov	r0, r5
 8009f56:	47b8      	blx	r7
 8009f58:	3001      	adds	r0, #1
 8009f5a:	f43f ae56 	beq.w	8009c0a <_printf_float+0xb6>
 8009f5e:	f108 0801 	add.w	r8, r8, #1
 8009f62:	45d0      	cmp	r8, sl
 8009f64:	dbf3      	blt.n	8009f4e <_printf_float+0x3fa>
 8009f66:	464b      	mov	r3, r9
 8009f68:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009f6c:	e6df      	b.n	8009d2e <_printf_float+0x1da>
 8009f6e:	f04f 0800 	mov.w	r8, #0
 8009f72:	f104 0b1a 	add.w	fp, r4, #26
 8009f76:	e7f4      	b.n	8009f62 <_printf_float+0x40e>
 8009f78:	2301      	movs	r3, #1
 8009f7a:	4642      	mov	r2, r8
 8009f7c:	e7e1      	b.n	8009f42 <_printf_float+0x3ee>
 8009f7e:	2301      	movs	r3, #1
 8009f80:	464a      	mov	r2, r9
 8009f82:	4631      	mov	r1, r6
 8009f84:	4628      	mov	r0, r5
 8009f86:	47b8      	blx	r7
 8009f88:	3001      	adds	r0, #1
 8009f8a:	f43f ae3e 	beq.w	8009c0a <_printf_float+0xb6>
 8009f8e:	f108 0801 	add.w	r8, r8, #1
 8009f92:	68e3      	ldr	r3, [r4, #12]
 8009f94:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009f96:	1a5b      	subs	r3, r3, r1
 8009f98:	4543      	cmp	r3, r8
 8009f9a:	dcf0      	bgt.n	8009f7e <_printf_float+0x42a>
 8009f9c:	e6fc      	b.n	8009d98 <_printf_float+0x244>
 8009f9e:	f04f 0800 	mov.w	r8, #0
 8009fa2:	f104 0919 	add.w	r9, r4, #25
 8009fa6:	e7f4      	b.n	8009f92 <_printf_float+0x43e>

08009fa8 <_printf_common>:
 8009fa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009fac:	4616      	mov	r6, r2
 8009fae:	4698      	mov	r8, r3
 8009fb0:	688a      	ldr	r2, [r1, #8]
 8009fb2:	690b      	ldr	r3, [r1, #16]
 8009fb4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009fb8:	4293      	cmp	r3, r2
 8009fba:	bfb8      	it	lt
 8009fbc:	4613      	movlt	r3, r2
 8009fbe:	6033      	str	r3, [r6, #0]
 8009fc0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009fc4:	4607      	mov	r7, r0
 8009fc6:	460c      	mov	r4, r1
 8009fc8:	b10a      	cbz	r2, 8009fce <_printf_common+0x26>
 8009fca:	3301      	adds	r3, #1
 8009fcc:	6033      	str	r3, [r6, #0]
 8009fce:	6823      	ldr	r3, [r4, #0]
 8009fd0:	0699      	lsls	r1, r3, #26
 8009fd2:	bf42      	ittt	mi
 8009fd4:	6833      	ldrmi	r3, [r6, #0]
 8009fd6:	3302      	addmi	r3, #2
 8009fd8:	6033      	strmi	r3, [r6, #0]
 8009fda:	6825      	ldr	r5, [r4, #0]
 8009fdc:	f015 0506 	ands.w	r5, r5, #6
 8009fe0:	d106      	bne.n	8009ff0 <_printf_common+0x48>
 8009fe2:	f104 0a19 	add.w	sl, r4, #25
 8009fe6:	68e3      	ldr	r3, [r4, #12]
 8009fe8:	6832      	ldr	r2, [r6, #0]
 8009fea:	1a9b      	subs	r3, r3, r2
 8009fec:	42ab      	cmp	r3, r5
 8009fee:	dc26      	bgt.n	800a03e <_printf_common+0x96>
 8009ff0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009ff4:	6822      	ldr	r2, [r4, #0]
 8009ff6:	3b00      	subs	r3, #0
 8009ff8:	bf18      	it	ne
 8009ffa:	2301      	movne	r3, #1
 8009ffc:	0692      	lsls	r2, r2, #26
 8009ffe:	d42b      	bmi.n	800a058 <_printf_common+0xb0>
 800a000:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a004:	4641      	mov	r1, r8
 800a006:	4638      	mov	r0, r7
 800a008:	47c8      	blx	r9
 800a00a:	3001      	adds	r0, #1
 800a00c:	d01e      	beq.n	800a04c <_printf_common+0xa4>
 800a00e:	6823      	ldr	r3, [r4, #0]
 800a010:	6922      	ldr	r2, [r4, #16]
 800a012:	f003 0306 	and.w	r3, r3, #6
 800a016:	2b04      	cmp	r3, #4
 800a018:	bf02      	ittt	eq
 800a01a:	68e5      	ldreq	r5, [r4, #12]
 800a01c:	6833      	ldreq	r3, [r6, #0]
 800a01e:	1aed      	subeq	r5, r5, r3
 800a020:	68a3      	ldr	r3, [r4, #8]
 800a022:	bf0c      	ite	eq
 800a024:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a028:	2500      	movne	r5, #0
 800a02a:	4293      	cmp	r3, r2
 800a02c:	bfc4      	itt	gt
 800a02e:	1a9b      	subgt	r3, r3, r2
 800a030:	18ed      	addgt	r5, r5, r3
 800a032:	2600      	movs	r6, #0
 800a034:	341a      	adds	r4, #26
 800a036:	42b5      	cmp	r5, r6
 800a038:	d11a      	bne.n	800a070 <_printf_common+0xc8>
 800a03a:	2000      	movs	r0, #0
 800a03c:	e008      	b.n	800a050 <_printf_common+0xa8>
 800a03e:	2301      	movs	r3, #1
 800a040:	4652      	mov	r2, sl
 800a042:	4641      	mov	r1, r8
 800a044:	4638      	mov	r0, r7
 800a046:	47c8      	blx	r9
 800a048:	3001      	adds	r0, #1
 800a04a:	d103      	bne.n	800a054 <_printf_common+0xac>
 800a04c:	f04f 30ff 	mov.w	r0, #4294967295
 800a050:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a054:	3501      	adds	r5, #1
 800a056:	e7c6      	b.n	8009fe6 <_printf_common+0x3e>
 800a058:	18e1      	adds	r1, r4, r3
 800a05a:	1c5a      	adds	r2, r3, #1
 800a05c:	2030      	movs	r0, #48	@ 0x30
 800a05e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a062:	4422      	add	r2, r4
 800a064:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a068:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a06c:	3302      	adds	r3, #2
 800a06e:	e7c7      	b.n	800a000 <_printf_common+0x58>
 800a070:	2301      	movs	r3, #1
 800a072:	4622      	mov	r2, r4
 800a074:	4641      	mov	r1, r8
 800a076:	4638      	mov	r0, r7
 800a078:	47c8      	blx	r9
 800a07a:	3001      	adds	r0, #1
 800a07c:	d0e6      	beq.n	800a04c <_printf_common+0xa4>
 800a07e:	3601      	adds	r6, #1
 800a080:	e7d9      	b.n	800a036 <_printf_common+0x8e>
	...

0800a084 <_printf_i>:
 800a084:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a088:	7e0f      	ldrb	r7, [r1, #24]
 800a08a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a08c:	2f78      	cmp	r7, #120	@ 0x78
 800a08e:	4691      	mov	r9, r2
 800a090:	4680      	mov	r8, r0
 800a092:	460c      	mov	r4, r1
 800a094:	469a      	mov	sl, r3
 800a096:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a09a:	d807      	bhi.n	800a0ac <_printf_i+0x28>
 800a09c:	2f62      	cmp	r7, #98	@ 0x62
 800a09e:	d80a      	bhi.n	800a0b6 <_printf_i+0x32>
 800a0a0:	2f00      	cmp	r7, #0
 800a0a2:	f000 80d2 	beq.w	800a24a <_printf_i+0x1c6>
 800a0a6:	2f58      	cmp	r7, #88	@ 0x58
 800a0a8:	f000 80b9 	beq.w	800a21e <_printf_i+0x19a>
 800a0ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a0b0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a0b4:	e03a      	b.n	800a12c <_printf_i+0xa8>
 800a0b6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a0ba:	2b15      	cmp	r3, #21
 800a0bc:	d8f6      	bhi.n	800a0ac <_printf_i+0x28>
 800a0be:	a101      	add	r1, pc, #4	@ (adr r1, 800a0c4 <_printf_i+0x40>)
 800a0c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a0c4:	0800a11d 	.word	0x0800a11d
 800a0c8:	0800a131 	.word	0x0800a131
 800a0cc:	0800a0ad 	.word	0x0800a0ad
 800a0d0:	0800a0ad 	.word	0x0800a0ad
 800a0d4:	0800a0ad 	.word	0x0800a0ad
 800a0d8:	0800a0ad 	.word	0x0800a0ad
 800a0dc:	0800a131 	.word	0x0800a131
 800a0e0:	0800a0ad 	.word	0x0800a0ad
 800a0e4:	0800a0ad 	.word	0x0800a0ad
 800a0e8:	0800a0ad 	.word	0x0800a0ad
 800a0ec:	0800a0ad 	.word	0x0800a0ad
 800a0f0:	0800a231 	.word	0x0800a231
 800a0f4:	0800a15b 	.word	0x0800a15b
 800a0f8:	0800a1eb 	.word	0x0800a1eb
 800a0fc:	0800a0ad 	.word	0x0800a0ad
 800a100:	0800a0ad 	.word	0x0800a0ad
 800a104:	0800a253 	.word	0x0800a253
 800a108:	0800a0ad 	.word	0x0800a0ad
 800a10c:	0800a15b 	.word	0x0800a15b
 800a110:	0800a0ad 	.word	0x0800a0ad
 800a114:	0800a0ad 	.word	0x0800a0ad
 800a118:	0800a1f3 	.word	0x0800a1f3
 800a11c:	6833      	ldr	r3, [r6, #0]
 800a11e:	1d1a      	adds	r2, r3, #4
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	6032      	str	r2, [r6, #0]
 800a124:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a128:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a12c:	2301      	movs	r3, #1
 800a12e:	e09d      	b.n	800a26c <_printf_i+0x1e8>
 800a130:	6833      	ldr	r3, [r6, #0]
 800a132:	6820      	ldr	r0, [r4, #0]
 800a134:	1d19      	adds	r1, r3, #4
 800a136:	6031      	str	r1, [r6, #0]
 800a138:	0606      	lsls	r6, r0, #24
 800a13a:	d501      	bpl.n	800a140 <_printf_i+0xbc>
 800a13c:	681d      	ldr	r5, [r3, #0]
 800a13e:	e003      	b.n	800a148 <_printf_i+0xc4>
 800a140:	0645      	lsls	r5, r0, #25
 800a142:	d5fb      	bpl.n	800a13c <_printf_i+0xb8>
 800a144:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a148:	2d00      	cmp	r5, #0
 800a14a:	da03      	bge.n	800a154 <_printf_i+0xd0>
 800a14c:	232d      	movs	r3, #45	@ 0x2d
 800a14e:	426d      	negs	r5, r5
 800a150:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a154:	4859      	ldr	r0, [pc, #356]	@ (800a2bc <_printf_i+0x238>)
 800a156:	230a      	movs	r3, #10
 800a158:	e011      	b.n	800a17e <_printf_i+0xfa>
 800a15a:	6821      	ldr	r1, [r4, #0]
 800a15c:	6833      	ldr	r3, [r6, #0]
 800a15e:	0608      	lsls	r0, r1, #24
 800a160:	f853 5b04 	ldr.w	r5, [r3], #4
 800a164:	d402      	bmi.n	800a16c <_printf_i+0xe8>
 800a166:	0649      	lsls	r1, r1, #25
 800a168:	bf48      	it	mi
 800a16a:	b2ad      	uxthmi	r5, r5
 800a16c:	2f6f      	cmp	r7, #111	@ 0x6f
 800a16e:	4853      	ldr	r0, [pc, #332]	@ (800a2bc <_printf_i+0x238>)
 800a170:	6033      	str	r3, [r6, #0]
 800a172:	bf14      	ite	ne
 800a174:	230a      	movne	r3, #10
 800a176:	2308      	moveq	r3, #8
 800a178:	2100      	movs	r1, #0
 800a17a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a17e:	6866      	ldr	r6, [r4, #4]
 800a180:	60a6      	str	r6, [r4, #8]
 800a182:	2e00      	cmp	r6, #0
 800a184:	bfa2      	ittt	ge
 800a186:	6821      	ldrge	r1, [r4, #0]
 800a188:	f021 0104 	bicge.w	r1, r1, #4
 800a18c:	6021      	strge	r1, [r4, #0]
 800a18e:	b90d      	cbnz	r5, 800a194 <_printf_i+0x110>
 800a190:	2e00      	cmp	r6, #0
 800a192:	d04b      	beq.n	800a22c <_printf_i+0x1a8>
 800a194:	4616      	mov	r6, r2
 800a196:	fbb5 f1f3 	udiv	r1, r5, r3
 800a19a:	fb03 5711 	mls	r7, r3, r1, r5
 800a19e:	5dc7      	ldrb	r7, [r0, r7]
 800a1a0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a1a4:	462f      	mov	r7, r5
 800a1a6:	42bb      	cmp	r3, r7
 800a1a8:	460d      	mov	r5, r1
 800a1aa:	d9f4      	bls.n	800a196 <_printf_i+0x112>
 800a1ac:	2b08      	cmp	r3, #8
 800a1ae:	d10b      	bne.n	800a1c8 <_printf_i+0x144>
 800a1b0:	6823      	ldr	r3, [r4, #0]
 800a1b2:	07df      	lsls	r7, r3, #31
 800a1b4:	d508      	bpl.n	800a1c8 <_printf_i+0x144>
 800a1b6:	6923      	ldr	r3, [r4, #16]
 800a1b8:	6861      	ldr	r1, [r4, #4]
 800a1ba:	4299      	cmp	r1, r3
 800a1bc:	bfde      	ittt	le
 800a1be:	2330      	movle	r3, #48	@ 0x30
 800a1c0:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a1c4:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a1c8:	1b92      	subs	r2, r2, r6
 800a1ca:	6122      	str	r2, [r4, #16]
 800a1cc:	f8cd a000 	str.w	sl, [sp]
 800a1d0:	464b      	mov	r3, r9
 800a1d2:	aa03      	add	r2, sp, #12
 800a1d4:	4621      	mov	r1, r4
 800a1d6:	4640      	mov	r0, r8
 800a1d8:	f7ff fee6 	bl	8009fa8 <_printf_common>
 800a1dc:	3001      	adds	r0, #1
 800a1de:	d14a      	bne.n	800a276 <_printf_i+0x1f2>
 800a1e0:	f04f 30ff 	mov.w	r0, #4294967295
 800a1e4:	b004      	add	sp, #16
 800a1e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1ea:	6823      	ldr	r3, [r4, #0]
 800a1ec:	f043 0320 	orr.w	r3, r3, #32
 800a1f0:	6023      	str	r3, [r4, #0]
 800a1f2:	4833      	ldr	r0, [pc, #204]	@ (800a2c0 <_printf_i+0x23c>)
 800a1f4:	2778      	movs	r7, #120	@ 0x78
 800a1f6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a1fa:	6823      	ldr	r3, [r4, #0]
 800a1fc:	6831      	ldr	r1, [r6, #0]
 800a1fe:	061f      	lsls	r7, r3, #24
 800a200:	f851 5b04 	ldr.w	r5, [r1], #4
 800a204:	d402      	bmi.n	800a20c <_printf_i+0x188>
 800a206:	065f      	lsls	r7, r3, #25
 800a208:	bf48      	it	mi
 800a20a:	b2ad      	uxthmi	r5, r5
 800a20c:	6031      	str	r1, [r6, #0]
 800a20e:	07d9      	lsls	r1, r3, #31
 800a210:	bf44      	itt	mi
 800a212:	f043 0320 	orrmi.w	r3, r3, #32
 800a216:	6023      	strmi	r3, [r4, #0]
 800a218:	b11d      	cbz	r5, 800a222 <_printf_i+0x19e>
 800a21a:	2310      	movs	r3, #16
 800a21c:	e7ac      	b.n	800a178 <_printf_i+0xf4>
 800a21e:	4827      	ldr	r0, [pc, #156]	@ (800a2bc <_printf_i+0x238>)
 800a220:	e7e9      	b.n	800a1f6 <_printf_i+0x172>
 800a222:	6823      	ldr	r3, [r4, #0]
 800a224:	f023 0320 	bic.w	r3, r3, #32
 800a228:	6023      	str	r3, [r4, #0]
 800a22a:	e7f6      	b.n	800a21a <_printf_i+0x196>
 800a22c:	4616      	mov	r6, r2
 800a22e:	e7bd      	b.n	800a1ac <_printf_i+0x128>
 800a230:	6833      	ldr	r3, [r6, #0]
 800a232:	6825      	ldr	r5, [r4, #0]
 800a234:	6961      	ldr	r1, [r4, #20]
 800a236:	1d18      	adds	r0, r3, #4
 800a238:	6030      	str	r0, [r6, #0]
 800a23a:	062e      	lsls	r6, r5, #24
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	d501      	bpl.n	800a244 <_printf_i+0x1c0>
 800a240:	6019      	str	r1, [r3, #0]
 800a242:	e002      	b.n	800a24a <_printf_i+0x1c6>
 800a244:	0668      	lsls	r0, r5, #25
 800a246:	d5fb      	bpl.n	800a240 <_printf_i+0x1bc>
 800a248:	8019      	strh	r1, [r3, #0]
 800a24a:	2300      	movs	r3, #0
 800a24c:	6123      	str	r3, [r4, #16]
 800a24e:	4616      	mov	r6, r2
 800a250:	e7bc      	b.n	800a1cc <_printf_i+0x148>
 800a252:	6833      	ldr	r3, [r6, #0]
 800a254:	1d1a      	adds	r2, r3, #4
 800a256:	6032      	str	r2, [r6, #0]
 800a258:	681e      	ldr	r6, [r3, #0]
 800a25a:	6862      	ldr	r2, [r4, #4]
 800a25c:	2100      	movs	r1, #0
 800a25e:	4630      	mov	r0, r6
 800a260:	f7f5 ffb6 	bl	80001d0 <memchr>
 800a264:	b108      	cbz	r0, 800a26a <_printf_i+0x1e6>
 800a266:	1b80      	subs	r0, r0, r6
 800a268:	6060      	str	r0, [r4, #4]
 800a26a:	6863      	ldr	r3, [r4, #4]
 800a26c:	6123      	str	r3, [r4, #16]
 800a26e:	2300      	movs	r3, #0
 800a270:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a274:	e7aa      	b.n	800a1cc <_printf_i+0x148>
 800a276:	6923      	ldr	r3, [r4, #16]
 800a278:	4632      	mov	r2, r6
 800a27a:	4649      	mov	r1, r9
 800a27c:	4640      	mov	r0, r8
 800a27e:	47d0      	blx	sl
 800a280:	3001      	adds	r0, #1
 800a282:	d0ad      	beq.n	800a1e0 <_printf_i+0x15c>
 800a284:	6823      	ldr	r3, [r4, #0]
 800a286:	079b      	lsls	r3, r3, #30
 800a288:	d413      	bmi.n	800a2b2 <_printf_i+0x22e>
 800a28a:	68e0      	ldr	r0, [r4, #12]
 800a28c:	9b03      	ldr	r3, [sp, #12]
 800a28e:	4298      	cmp	r0, r3
 800a290:	bfb8      	it	lt
 800a292:	4618      	movlt	r0, r3
 800a294:	e7a6      	b.n	800a1e4 <_printf_i+0x160>
 800a296:	2301      	movs	r3, #1
 800a298:	4632      	mov	r2, r6
 800a29a:	4649      	mov	r1, r9
 800a29c:	4640      	mov	r0, r8
 800a29e:	47d0      	blx	sl
 800a2a0:	3001      	adds	r0, #1
 800a2a2:	d09d      	beq.n	800a1e0 <_printf_i+0x15c>
 800a2a4:	3501      	adds	r5, #1
 800a2a6:	68e3      	ldr	r3, [r4, #12]
 800a2a8:	9903      	ldr	r1, [sp, #12]
 800a2aa:	1a5b      	subs	r3, r3, r1
 800a2ac:	42ab      	cmp	r3, r5
 800a2ae:	dcf2      	bgt.n	800a296 <_printf_i+0x212>
 800a2b0:	e7eb      	b.n	800a28a <_printf_i+0x206>
 800a2b2:	2500      	movs	r5, #0
 800a2b4:	f104 0619 	add.w	r6, r4, #25
 800a2b8:	e7f5      	b.n	800a2a6 <_printf_i+0x222>
 800a2ba:	bf00      	nop
 800a2bc:	0800d69e 	.word	0x0800d69e
 800a2c0:	0800d6af 	.word	0x0800d6af

0800a2c4 <std>:
 800a2c4:	2300      	movs	r3, #0
 800a2c6:	b510      	push	{r4, lr}
 800a2c8:	4604      	mov	r4, r0
 800a2ca:	e9c0 3300 	strd	r3, r3, [r0]
 800a2ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a2d2:	6083      	str	r3, [r0, #8]
 800a2d4:	8181      	strh	r1, [r0, #12]
 800a2d6:	6643      	str	r3, [r0, #100]	@ 0x64
 800a2d8:	81c2      	strh	r2, [r0, #14]
 800a2da:	6183      	str	r3, [r0, #24]
 800a2dc:	4619      	mov	r1, r3
 800a2de:	2208      	movs	r2, #8
 800a2e0:	305c      	adds	r0, #92	@ 0x5c
 800a2e2:	f000 fa2d 	bl	800a740 <memset>
 800a2e6:	4b0d      	ldr	r3, [pc, #52]	@ (800a31c <std+0x58>)
 800a2e8:	6263      	str	r3, [r4, #36]	@ 0x24
 800a2ea:	4b0d      	ldr	r3, [pc, #52]	@ (800a320 <std+0x5c>)
 800a2ec:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a2ee:	4b0d      	ldr	r3, [pc, #52]	@ (800a324 <std+0x60>)
 800a2f0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a2f2:	4b0d      	ldr	r3, [pc, #52]	@ (800a328 <std+0x64>)
 800a2f4:	6323      	str	r3, [r4, #48]	@ 0x30
 800a2f6:	4b0d      	ldr	r3, [pc, #52]	@ (800a32c <std+0x68>)
 800a2f8:	6224      	str	r4, [r4, #32]
 800a2fa:	429c      	cmp	r4, r3
 800a2fc:	d006      	beq.n	800a30c <std+0x48>
 800a2fe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a302:	4294      	cmp	r4, r2
 800a304:	d002      	beq.n	800a30c <std+0x48>
 800a306:	33d0      	adds	r3, #208	@ 0xd0
 800a308:	429c      	cmp	r4, r3
 800a30a:	d105      	bne.n	800a318 <std+0x54>
 800a30c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a310:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a314:	f000 baa0 	b.w	800a858 <__retarget_lock_init_recursive>
 800a318:	bd10      	pop	{r4, pc}
 800a31a:	bf00      	nop
 800a31c:	0800a591 	.word	0x0800a591
 800a320:	0800a5b3 	.word	0x0800a5b3
 800a324:	0800a5eb 	.word	0x0800a5eb
 800a328:	0800a60f 	.word	0x0800a60f
 800a32c:	200050a8 	.word	0x200050a8

0800a330 <stdio_exit_handler>:
 800a330:	4a02      	ldr	r2, [pc, #8]	@ (800a33c <stdio_exit_handler+0xc>)
 800a332:	4903      	ldr	r1, [pc, #12]	@ (800a340 <stdio_exit_handler+0x10>)
 800a334:	4803      	ldr	r0, [pc, #12]	@ (800a344 <stdio_exit_handler+0x14>)
 800a336:	f000 b869 	b.w	800a40c <_fwalk_sglue>
 800a33a:	bf00      	nop
 800a33c:	20000018 	.word	0x20000018
 800a340:	0800c2ed 	.word	0x0800c2ed
 800a344:	20000028 	.word	0x20000028

0800a348 <cleanup_stdio>:
 800a348:	6841      	ldr	r1, [r0, #4]
 800a34a:	4b0c      	ldr	r3, [pc, #48]	@ (800a37c <cleanup_stdio+0x34>)
 800a34c:	4299      	cmp	r1, r3
 800a34e:	b510      	push	{r4, lr}
 800a350:	4604      	mov	r4, r0
 800a352:	d001      	beq.n	800a358 <cleanup_stdio+0x10>
 800a354:	f001 ffca 	bl	800c2ec <_fflush_r>
 800a358:	68a1      	ldr	r1, [r4, #8]
 800a35a:	4b09      	ldr	r3, [pc, #36]	@ (800a380 <cleanup_stdio+0x38>)
 800a35c:	4299      	cmp	r1, r3
 800a35e:	d002      	beq.n	800a366 <cleanup_stdio+0x1e>
 800a360:	4620      	mov	r0, r4
 800a362:	f001 ffc3 	bl	800c2ec <_fflush_r>
 800a366:	68e1      	ldr	r1, [r4, #12]
 800a368:	4b06      	ldr	r3, [pc, #24]	@ (800a384 <cleanup_stdio+0x3c>)
 800a36a:	4299      	cmp	r1, r3
 800a36c:	d004      	beq.n	800a378 <cleanup_stdio+0x30>
 800a36e:	4620      	mov	r0, r4
 800a370:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a374:	f001 bfba 	b.w	800c2ec <_fflush_r>
 800a378:	bd10      	pop	{r4, pc}
 800a37a:	bf00      	nop
 800a37c:	200050a8 	.word	0x200050a8
 800a380:	20005110 	.word	0x20005110
 800a384:	20005178 	.word	0x20005178

0800a388 <global_stdio_init.part.0>:
 800a388:	b510      	push	{r4, lr}
 800a38a:	4b0b      	ldr	r3, [pc, #44]	@ (800a3b8 <global_stdio_init.part.0+0x30>)
 800a38c:	4c0b      	ldr	r4, [pc, #44]	@ (800a3bc <global_stdio_init.part.0+0x34>)
 800a38e:	4a0c      	ldr	r2, [pc, #48]	@ (800a3c0 <global_stdio_init.part.0+0x38>)
 800a390:	601a      	str	r2, [r3, #0]
 800a392:	4620      	mov	r0, r4
 800a394:	2200      	movs	r2, #0
 800a396:	2104      	movs	r1, #4
 800a398:	f7ff ff94 	bl	800a2c4 <std>
 800a39c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a3a0:	2201      	movs	r2, #1
 800a3a2:	2109      	movs	r1, #9
 800a3a4:	f7ff ff8e 	bl	800a2c4 <std>
 800a3a8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a3ac:	2202      	movs	r2, #2
 800a3ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a3b2:	2112      	movs	r1, #18
 800a3b4:	f7ff bf86 	b.w	800a2c4 <std>
 800a3b8:	200051e0 	.word	0x200051e0
 800a3bc:	200050a8 	.word	0x200050a8
 800a3c0:	0800a331 	.word	0x0800a331

0800a3c4 <__sfp_lock_acquire>:
 800a3c4:	4801      	ldr	r0, [pc, #4]	@ (800a3cc <__sfp_lock_acquire+0x8>)
 800a3c6:	f000 ba48 	b.w	800a85a <__retarget_lock_acquire_recursive>
 800a3ca:	bf00      	nop
 800a3cc:	200051e9 	.word	0x200051e9

0800a3d0 <__sfp_lock_release>:
 800a3d0:	4801      	ldr	r0, [pc, #4]	@ (800a3d8 <__sfp_lock_release+0x8>)
 800a3d2:	f000 ba43 	b.w	800a85c <__retarget_lock_release_recursive>
 800a3d6:	bf00      	nop
 800a3d8:	200051e9 	.word	0x200051e9

0800a3dc <__sinit>:
 800a3dc:	b510      	push	{r4, lr}
 800a3de:	4604      	mov	r4, r0
 800a3e0:	f7ff fff0 	bl	800a3c4 <__sfp_lock_acquire>
 800a3e4:	6a23      	ldr	r3, [r4, #32]
 800a3e6:	b11b      	cbz	r3, 800a3f0 <__sinit+0x14>
 800a3e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a3ec:	f7ff bff0 	b.w	800a3d0 <__sfp_lock_release>
 800a3f0:	4b04      	ldr	r3, [pc, #16]	@ (800a404 <__sinit+0x28>)
 800a3f2:	6223      	str	r3, [r4, #32]
 800a3f4:	4b04      	ldr	r3, [pc, #16]	@ (800a408 <__sinit+0x2c>)
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d1f5      	bne.n	800a3e8 <__sinit+0xc>
 800a3fc:	f7ff ffc4 	bl	800a388 <global_stdio_init.part.0>
 800a400:	e7f2      	b.n	800a3e8 <__sinit+0xc>
 800a402:	bf00      	nop
 800a404:	0800a349 	.word	0x0800a349
 800a408:	200051e0 	.word	0x200051e0

0800a40c <_fwalk_sglue>:
 800a40c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a410:	4607      	mov	r7, r0
 800a412:	4688      	mov	r8, r1
 800a414:	4614      	mov	r4, r2
 800a416:	2600      	movs	r6, #0
 800a418:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a41c:	f1b9 0901 	subs.w	r9, r9, #1
 800a420:	d505      	bpl.n	800a42e <_fwalk_sglue+0x22>
 800a422:	6824      	ldr	r4, [r4, #0]
 800a424:	2c00      	cmp	r4, #0
 800a426:	d1f7      	bne.n	800a418 <_fwalk_sglue+0xc>
 800a428:	4630      	mov	r0, r6
 800a42a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a42e:	89ab      	ldrh	r3, [r5, #12]
 800a430:	2b01      	cmp	r3, #1
 800a432:	d907      	bls.n	800a444 <_fwalk_sglue+0x38>
 800a434:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a438:	3301      	adds	r3, #1
 800a43a:	d003      	beq.n	800a444 <_fwalk_sglue+0x38>
 800a43c:	4629      	mov	r1, r5
 800a43e:	4638      	mov	r0, r7
 800a440:	47c0      	blx	r8
 800a442:	4306      	orrs	r6, r0
 800a444:	3568      	adds	r5, #104	@ 0x68
 800a446:	e7e9      	b.n	800a41c <_fwalk_sglue+0x10>

0800a448 <iprintf>:
 800a448:	b40f      	push	{r0, r1, r2, r3}
 800a44a:	b507      	push	{r0, r1, r2, lr}
 800a44c:	4906      	ldr	r1, [pc, #24]	@ (800a468 <iprintf+0x20>)
 800a44e:	ab04      	add	r3, sp, #16
 800a450:	6808      	ldr	r0, [r1, #0]
 800a452:	f853 2b04 	ldr.w	r2, [r3], #4
 800a456:	6881      	ldr	r1, [r0, #8]
 800a458:	9301      	str	r3, [sp, #4]
 800a45a:	f001 fdab 	bl	800bfb4 <_vfiprintf_r>
 800a45e:	b003      	add	sp, #12
 800a460:	f85d eb04 	ldr.w	lr, [sp], #4
 800a464:	b004      	add	sp, #16
 800a466:	4770      	bx	lr
 800a468:	20000024 	.word	0x20000024

0800a46c <_puts_r>:
 800a46c:	6a03      	ldr	r3, [r0, #32]
 800a46e:	b570      	push	{r4, r5, r6, lr}
 800a470:	6884      	ldr	r4, [r0, #8]
 800a472:	4605      	mov	r5, r0
 800a474:	460e      	mov	r6, r1
 800a476:	b90b      	cbnz	r3, 800a47c <_puts_r+0x10>
 800a478:	f7ff ffb0 	bl	800a3dc <__sinit>
 800a47c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a47e:	07db      	lsls	r3, r3, #31
 800a480:	d405      	bmi.n	800a48e <_puts_r+0x22>
 800a482:	89a3      	ldrh	r3, [r4, #12]
 800a484:	0598      	lsls	r0, r3, #22
 800a486:	d402      	bmi.n	800a48e <_puts_r+0x22>
 800a488:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a48a:	f000 f9e6 	bl	800a85a <__retarget_lock_acquire_recursive>
 800a48e:	89a3      	ldrh	r3, [r4, #12]
 800a490:	0719      	lsls	r1, r3, #28
 800a492:	d502      	bpl.n	800a49a <_puts_r+0x2e>
 800a494:	6923      	ldr	r3, [r4, #16]
 800a496:	2b00      	cmp	r3, #0
 800a498:	d135      	bne.n	800a506 <_puts_r+0x9a>
 800a49a:	4621      	mov	r1, r4
 800a49c:	4628      	mov	r0, r5
 800a49e:	f000 f8f9 	bl	800a694 <__swsetup_r>
 800a4a2:	b380      	cbz	r0, 800a506 <_puts_r+0x9a>
 800a4a4:	f04f 35ff 	mov.w	r5, #4294967295
 800a4a8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a4aa:	07da      	lsls	r2, r3, #31
 800a4ac:	d405      	bmi.n	800a4ba <_puts_r+0x4e>
 800a4ae:	89a3      	ldrh	r3, [r4, #12]
 800a4b0:	059b      	lsls	r3, r3, #22
 800a4b2:	d402      	bmi.n	800a4ba <_puts_r+0x4e>
 800a4b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a4b6:	f000 f9d1 	bl	800a85c <__retarget_lock_release_recursive>
 800a4ba:	4628      	mov	r0, r5
 800a4bc:	bd70      	pop	{r4, r5, r6, pc}
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	da04      	bge.n	800a4cc <_puts_r+0x60>
 800a4c2:	69a2      	ldr	r2, [r4, #24]
 800a4c4:	429a      	cmp	r2, r3
 800a4c6:	dc17      	bgt.n	800a4f8 <_puts_r+0x8c>
 800a4c8:	290a      	cmp	r1, #10
 800a4ca:	d015      	beq.n	800a4f8 <_puts_r+0x8c>
 800a4cc:	6823      	ldr	r3, [r4, #0]
 800a4ce:	1c5a      	adds	r2, r3, #1
 800a4d0:	6022      	str	r2, [r4, #0]
 800a4d2:	7019      	strb	r1, [r3, #0]
 800a4d4:	68a3      	ldr	r3, [r4, #8]
 800a4d6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a4da:	3b01      	subs	r3, #1
 800a4dc:	60a3      	str	r3, [r4, #8]
 800a4de:	2900      	cmp	r1, #0
 800a4e0:	d1ed      	bne.n	800a4be <_puts_r+0x52>
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	da11      	bge.n	800a50a <_puts_r+0x9e>
 800a4e6:	4622      	mov	r2, r4
 800a4e8:	210a      	movs	r1, #10
 800a4ea:	4628      	mov	r0, r5
 800a4ec:	f000 f893 	bl	800a616 <__swbuf_r>
 800a4f0:	3001      	adds	r0, #1
 800a4f2:	d0d7      	beq.n	800a4a4 <_puts_r+0x38>
 800a4f4:	250a      	movs	r5, #10
 800a4f6:	e7d7      	b.n	800a4a8 <_puts_r+0x3c>
 800a4f8:	4622      	mov	r2, r4
 800a4fa:	4628      	mov	r0, r5
 800a4fc:	f000 f88b 	bl	800a616 <__swbuf_r>
 800a500:	3001      	adds	r0, #1
 800a502:	d1e7      	bne.n	800a4d4 <_puts_r+0x68>
 800a504:	e7ce      	b.n	800a4a4 <_puts_r+0x38>
 800a506:	3e01      	subs	r6, #1
 800a508:	e7e4      	b.n	800a4d4 <_puts_r+0x68>
 800a50a:	6823      	ldr	r3, [r4, #0]
 800a50c:	1c5a      	adds	r2, r3, #1
 800a50e:	6022      	str	r2, [r4, #0]
 800a510:	220a      	movs	r2, #10
 800a512:	701a      	strb	r2, [r3, #0]
 800a514:	e7ee      	b.n	800a4f4 <_puts_r+0x88>
	...

0800a518 <puts>:
 800a518:	4b02      	ldr	r3, [pc, #8]	@ (800a524 <puts+0xc>)
 800a51a:	4601      	mov	r1, r0
 800a51c:	6818      	ldr	r0, [r3, #0]
 800a51e:	f7ff bfa5 	b.w	800a46c <_puts_r>
 800a522:	bf00      	nop
 800a524:	20000024 	.word	0x20000024

0800a528 <sniprintf>:
 800a528:	b40c      	push	{r2, r3}
 800a52a:	b530      	push	{r4, r5, lr}
 800a52c:	4b17      	ldr	r3, [pc, #92]	@ (800a58c <sniprintf+0x64>)
 800a52e:	1e0c      	subs	r4, r1, #0
 800a530:	681d      	ldr	r5, [r3, #0]
 800a532:	b09d      	sub	sp, #116	@ 0x74
 800a534:	da08      	bge.n	800a548 <sniprintf+0x20>
 800a536:	238b      	movs	r3, #139	@ 0x8b
 800a538:	602b      	str	r3, [r5, #0]
 800a53a:	f04f 30ff 	mov.w	r0, #4294967295
 800a53e:	b01d      	add	sp, #116	@ 0x74
 800a540:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a544:	b002      	add	sp, #8
 800a546:	4770      	bx	lr
 800a548:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a54c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a550:	bf14      	ite	ne
 800a552:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a556:	4623      	moveq	r3, r4
 800a558:	9304      	str	r3, [sp, #16]
 800a55a:	9307      	str	r3, [sp, #28]
 800a55c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a560:	9002      	str	r0, [sp, #8]
 800a562:	9006      	str	r0, [sp, #24]
 800a564:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a568:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a56a:	ab21      	add	r3, sp, #132	@ 0x84
 800a56c:	a902      	add	r1, sp, #8
 800a56e:	4628      	mov	r0, r5
 800a570:	9301      	str	r3, [sp, #4]
 800a572:	f001 fbf9 	bl	800bd68 <_svfiprintf_r>
 800a576:	1c43      	adds	r3, r0, #1
 800a578:	bfbc      	itt	lt
 800a57a:	238b      	movlt	r3, #139	@ 0x8b
 800a57c:	602b      	strlt	r3, [r5, #0]
 800a57e:	2c00      	cmp	r4, #0
 800a580:	d0dd      	beq.n	800a53e <sniprintf+0x16>
 800a582:	9b02      	ldr	r3, [sp, #8]
 800a584:	2200      	movs	r2, #0
 800a586:	701a      	strb	r2, [r3, #0]
 800a588:	e7d9      	b.n	800a53e <sniprintf+0x16>
 800a58a:	bf00      	nop
 800a58c:	20000024 	.word	0x20000024

0800a590 <__sread>:
 800a590:	b510      	push	{r4, lr}
 800a592:	460c      	mov	r4, r1
 800a594:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a598:	f000 f900 	bl	800a79c <_read_r>
 800a59c:	2800      	cmp	r0, #0
 800a59e:	bfab      	itete	ge
 800a5a0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a5a2:	89a3      	ldrhlt	r3, [r4, #12]
 800a5a4:	181b      	addge	r3, r3, r0
 800a5a6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a5aa:	bfac      	ite	ge
 800a5ac:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a5ae:	81a3      	strhlt	r3, [r4, #12]
 800a5b0:	bd10      	pop	{r4, pc}

0800a5b2 <__swrite>:
 800a5b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5b6:	461f      	mov	r7, r3
 800a5b8:	898b      	ldrh	r3, [r1, #12]
 800a5ba:	05db      	lsls	r3, r3, #23
 800a5bc:	4605      	mov	r5, r0
 800a5be:	460c      	mov	r4, r1
 800a5c0:	4616      	mov	r6, r2
 800a5c2:	d505      	bpl.n	800a5d0 <__swrite+0x1e>
 800a5c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5c8:	2302      	movs	r3, #2
 800a5ca:	2200      	movs	r2, #0
 800a5cc:	f000 f8d4 	bl	800a778 <_lseek_r>
 800a5d0:	89a3      	ldrh	r3, [r4, #12]
 800a5d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a5d6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a5da:	81a3      	strh	r3, [r4, #12]
 800a5dc:	4632      	mov	r2, r6
 800a5de:	463b      	mov	r3, r7
 800a5e0:	4628      	mov	r0, r5
 800a5e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a5e6:	f000 b8fb 	b.w	800a7e0 <_write_r>

0800a5ea <__sseek>:
 800a5ea:	b510      	push	{r4, lr}
 800a5ec:	460c      	mov	r4, r1
 800a5ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5f2:	f000 f8c1 	bl	800a778 <_lseek_r>
 800a5f6:	1c43      	adds	r3, r0, #1
 800a5f8:	89a3      	ldrh	r3, [r4, #12]
 800a5fa:	bf15      	itete	ne
 800a5fc:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a5fe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a602:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a606:	81a3      	strheq	r3, [r4, #12]
 800a608:	bf18      	it	ne
 800a60a:	81a3      	strhne	r3, [r4, #12]
 800a60c:	bd10      	pop	{r4, pc}

0800a60e <__sclose>:
 800a60e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a612:	f000 b8a1 	b.w	800a758 <_close_r>

0800a616 <__swbuf_r>:
 800a616:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a618:	460e      	mov	r6, r1
 800a61a:	4614      	mov	r4, r2
 800a61c:	4605      	mov	r5, r0
 800a61e:	b118      	cbz	r0, 800a628 <__swbuf_r+0x12>
 800a620:	6a03      	ldr	r3, [r0, #32]
 800a622:	b90b      	cbnz	r3, 800a628 <__swbuf_r+0x12>
 800a624:	f7ff feda 	bl	800a3dc <__sinit>
 800a628:	69a3      	ldr	r3, [r4, #24]
 800a62a:	60a3      	str	r3, [r4, #8]
 800a62c:	89a3      	ldrh	r3, [r4, #12]
 800a62e:	071a      	lsls	r2, r3, #28
 800a630:	d501      	bpl.n	800a636 <__swbuf_r+0x20>
 800a632:	6923      	ldr	r3, [r4, #16]
 800a634:	b943      	cbnz	r3, 800a648 <__swbuf_r+0x32>
 800a636:	4621      	mov	r1, r4
 800a638:	4628      	mov	r0, r5
 800a63a:	f000 f82b 	bl	800a694 <__swsetup_r>
 800a63e:	b118      	cbz	r0, 800a648 <__swbuf_r+0x32>
 800a640:	f04f 37ff 	mov.w	r7, #4294967295
 800a644:	4638      	mov	r0, r7
 800a646:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a648:	6823      	ldr	r3, [r4, #0]
 800a64a:	6922      	ldr	r2, [r4, #16]
 800a64c:	1a98      	subs	r0, r3, r2
 800a64e:	6963      	ldr	r3, [r4, #20]
 800a650:	b2f6      	uxtb	r6, r6
 800a652:	4283      	cmp	r3, r0
 800a654:	4637      	mov	r7, r6
 800a656:	dc05      	bgt.n	800a664 <__swbuf_r+0x4e>
 800a658:	4621      	mov	r1, r4
 800a65a:	4628      	mov	r0, r5
 800a65c:	f001 fe46 	bl	800c2ec <_fflush_r>
 800a660:	2800      	cmp	r0, #0
 800a662:	d1ed      	bne.n	800a640 <__swbuf_r+0x2a>
 800a664:	68a3      	ldr	r3, [r4, #8]
 800a666:	3b01      	subs	r3, #1
 800a668:	60a3      	str	r3, [r4, #8]
 800a66a:	6823      	ldr	r3, [r4, #0]
 800a66c:	1c5a      	adds	r2, r3, #1
 800a66e:	6022      	str	r2, [r4, #0]
 800a670:	701e      	strb	r6, [r3, #0]
 800a672:	6962      	ldr	r2, [r4, #20]
 800a674:	1c43      	adds	r3, r0, #1
 800a676:	429a      	cmp	r2, r3
 800a678:	d004      	beq.n	800a684 <__swbuf_r+0x6e>
 800a67a:	89a3      	ldrh	r3, [r4, #12]
 800a67c:	07db      	lsls	r3, r3, #31
 800a67e:	d5e1      	bpl.n	800a644 <__swbuf_r+0x2e>
 800a680:	2e0a      	cmp	r6, #10
 800a682:	d1df      	bne.n	800a644 <__swbuf_r+0x2e>
 800a684:	4621      	mov	r1, r4
 800a686:	4628      	mov	r0, r5
 800a688:	f001 fe30 	bl	800c2ec <_fflush_r>
 800a68c:	2800      	cmp	r0, #0
 800a68e:	d0d9      	beq.n	800a644 <__swbuf_r+0x2e>
 800a690:	e7d6      	b.n	800a640 <__swbuf_r+0x2a>
	...

0800a694 <__swsetup_r>:
 800a694:	b538      	push	{r3, r4, r5, lr}
 800a696:	4b29      	ldr	r3, [pc, #164]	@ (800a73c <__swsetup_r+0xa8>)
 800a698:	4605      	mov	r5, r0
 800a69a:	6818      	ldr	r0, [r3, #0]
 800a69c:	460c      	mov	r4, r1
 800a69e:	b118      	cbz	r0, 800a6a8 <__swsetup_r+0x14>
 800a6a0:	6a03      	ldr	r3, [r0, #32]
 800a6a2:	b90b      	cbnz	r3, 800a6a8 <__swsetup_r+0x14>
 800a6a4:	f7ff fe9a 	bl	800a3dc <__sinit>
 800a6a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a6ac:	0719      	lsls	r1, r3, #28
 800a6ae:	d422      	bmi.n	800a6f6 <__swsetup_r+0x62>
 800a6b0:	06da      	lsls	r2, r3, #27
 800a6b2:	d407      	bmi.n	800a6c4 <__swsetup_r+0x30>
 800a6b4:	2209      	movs	r2, #9
 800a6b6:	602a      	str	r2, [r5, #0]
 800a6b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a6bc:	81a3      	strh	r3, [r4, #12]
 800a6be:	f04f 30ff 	mov.w	r0, #4294967295
 800a6c2:	e033      	b.n	800a72c <__swsetup_r+0x98>
 800a6c4:	0758      	lsls	r0, r3, #29
 800a6c6:	d512      	bpl.n	800a6ee <__swsetup_r+0x5a>
 800a6c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a6ca:	b141      	cbz	r1, 800a6de <__swsetup_r+0x4a>
 800a6cc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a6d0:	4299      	cmp	r1, r3
 800a6d2:	d002      	beq.n	800a6da <__swsetup_r+0x46>
 800a6d4:	4628      	mov	r0, r5
 800a6d6:	f000 ff1f 	bl	800b518 <_free_r>
 800a6da:	2300      	movs	r3, #0
 800a6dc:	6363      	str	r3, [r4, #52]	@ 0x34
 800a6de:	89a3      	ldrh	r3, [r4, #12]
 800a6e0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a6e4:	81a3      	strh	r3, [r4, #12]
 800a6e6:	2300      	movs	r3, #0
 800a6e8:	6063      	str	r3, [r4, #4]
 800a6ea:	6923      	ldr	r3, [r4, #16]
 800a6ec:	6023      	str	r3, [r4, #0]
 800a6ee:	89a3      	ldrh	r3, [r4, #12]
 800a6f0:	f043 0308 	orr.w	r3, r3, #8
 800a6f4:	81a3      	strh	r3, [r4, #12]
 800a6f6:	6923      	ldr	r3, [r4, #16]
 800a6f8:	b94b      	cbnz	r3, 800a70e <__swsetup_r+0x7a>
 800a6fa:	89a3      	ldrh	r3, [r4, #12]
 800a6fc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a700:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a704:	d003      	beq.n	800a70e <__swsetup_r+0x7a>
 800a706:	4621      	mov	r1, r4
 800a708:	4628      	mov	r0, r5
 800a70a:	f001 fe3d 	bl	800c388 <__smakebuf_r>
 800a70e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a712:	f013 0201 	ands.w	r2, r3, #1
 800a716:	d00a      	beq.n	800a72e <__swsetup_r+0x9a>
 800a718:	2200      	movs	r2, #0
 800a71a:	60a2      	str	r2, [r4, #8]
 800a71c:	6962      	ldr	r2, [r4, #20]
 800a71e:	4252      	negs	r2, r2
 800a720:	61a2      	str	r2, [r4, #24]
 800a722:	6922      	ldr	r2, [r4, #16]
 800a724:	b942      	cbnz	r2, 800a738 <__swsetup_r+0xa4>
 800a726:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a72a:	d1c5      	bne.n	800a6b8 <__swsetup_r+0x24>
 800a72c:	bd38      	pop	{r3, r4, r5, pc}
 800a72e:	0799      	lsls	r1, r3, #30
 800a730:	bf58      	it	pl
 800a732:	6962      	ldrpl	r2, [r4, #20]
 800a734:	60a2      	str	r2, [r4, #8]
 800a736:	e7f4      	b.n	800a722 <__swsetup_r+0x8e>
 800a738:	2000      	movs	r0, #0
 800a73a:	e7f7      	b.n	800a72c <__swsetup_r+0x98>
 800a73c:	20000024 	.word	0x20000024

0800a740 <memset>:
 800a740:	4402      	add	r2, r0
 800a742:	4603      	mov	r3, r0
 800a744:	4293      	cmp	r3, r2
 800a746:	d100      	bne.n	800a74a <memset+0xa>
 800a748:	4770      	bx	lr
 800a74a:	f803 1b01 	strb.w	r1, [r3], #1
 800a74e:	e7f9      	b.n	800a744 <memset+0x4>

0800a750 <_localeconv_r>:
 800a750:	4800      	ldr	r0, [pc, #0]	@ (800a754 <_localeconv_r+0x4>)
 800a752:	4770      	bx	lr
 800a754:	20000164 	.word	0x20000164

0800a758 <_close_r>:
 800a758:	b538      	push	{r3, r4, r5, lr}
 800a75a:	4d06      	ldr	r5, [pc, #24]	@ (800a774 <_close_r+0x1c>)
 800a75c:	2300      	movs	r3, #0
 800a75e:	4604      	mov	r4, r0
 800a760:	4608      	mov	r0, r1
 800a762:	602b      	str	r3, [r5, #0]
 800a764:	f7f9 f822 	bl	80037ac <_close>
 800a768:	1c43      	adds	r3, r0, #1
 800a76a:	d102      	bne.n	800a772 <_close_r+0x1a>
 800a76c:	682b      	ldr	r3, [r5, #0]
 800a76e:	b103      	cbz	r3, 800a772 <_close_r+0x1a>
 800a770:	6023      	str	r3, [r4, #0]
 800a772:	bd38      	pop	{r3, r4, r5, pc}
 800a774:	200051e4 	.word	0x200051e4

0800a778 <_lseek_r>:
 800a778:	b538      	push	{r3, r4, r5, lr}
 800a77a:	4d07      	ldr	r5, [pc, #28]	@ (800a798 <_lseek_r+0x20>)
 800a77c:	4604      	mov	r4, r0
 800a77e:	4608      	mov	r0, r1
 800a780:	4611      	mov	r1, r2
 800a782:	2200      	movs	r2, #0
 800a784:	602a      	str	r2, [r5, #0]
 800a786:	461a      	mov	r2, r3
 800a788:	f7f9 f837 	bl	80037fa <_lseek>
 800a78c:	1c43      	adds	r3, r0, #1
 800a78e:	d102      	bne.n	800a796 <_lseek_r+0x1e>
 800a790:	682b      	ldr	r3, [r5, #0]
 800a792:	b103      	cbz	r3, 800a796 <_lseek_r+0x1e>
 800a794:	6023      	str	r3, [r4, #0]
 800a796:	bd38      	pop	{r3, r4, r5, pc}
 800a798:	200051e4 	.word	0x200051e4

0800a79c <_read_r>:
 800a79c:	b538      	push	{r3, r4, r5, lr}
 800a79e:	4d07      	ldr	r5, [pc, #28]	@ (800a7bc <_read_r+0x20>)
 800a7a0:	4604      	mov	r4, r0
 800a7a2:	4608      	mov	r0, r1
 800a7a4:	4611      	mov	r1, r2
 800a7a6:	2200      	movs	r2, #0
 800a7a8:	602a      	str	r2, [r5, #0]
 800a7aa:	461a      	mov	r2, r3
 800a7ac:	f7f8 ffe1 	bl	8003772 <_read>
 800a7b0:	1c43      	adds	r3, r0, #1
 800a7b2:	d102      	bne.n	800a7ba <_read_r+0x1e>
 800a7b4:	682b      	ldr	r3, [r5, #0]
 800a7b6:	b103      	cbz	r3, 800a7ba <_read_r+0x1e>
 800a7b8:	6023      	str	r3, [r4, #0]
 800a7ba:	bd38      	pop	{r3, r4, r5, pc}
 800a7bc:	200051e4 	.word	0x200051e4

0800a7c0 <_sbrk_r>:
 800a7c0:	b538      	push	{r3, r4, r5, lr}
 800a7c2:	4d06      	ldr	r5, [pc, #24]	@ (800a7dc <_sbrk_r+0x1c>)
 800a7c4:	2300      	movs	r3, #0
 800a7c6:	4604      	mov	r4, r0
 800a7c8:	4608      	mov	r0, r1
 800a7ca:	602b      	str	r3, [r5, #0]
 800a7cc:	f7f9 f822 	bl	8003814 <_sbrk>
 800a7d0:	1c43      	adds	r3, r0, #1
 800a7d2:	d102      	bne.n	800a7da <_sbrk_r+0x1a>
 800a7d4:	682b      	ldr	r3, [r5, #0]
 800a7d6:	b103      	cbz	r3, 800a7da <_sbrk_r+0x1a>
 800a7d8:	6023      	str	r3, [r4, #0]
 800a7da:	bd38      	pop	{r3, r4, r5, pc}
 800a7dc:	200051e4 	.word	0x200051e4

0800a7e0 <_write_r>:
 800a7e0:	b538      	push	{r3, r4, r5, lr}
 800a7e2:	4d07      	ldr	r5, [pc, #28]	@ (800a800 <_write_r+0x20>)
 800a7e4:	4604      	mov	r4, r0
 800a7e6:	4608      	mov	r0, r1
 800a7e8:	4611      	mov	r1, r2
 800a7ea:	2200      	movs	r2, #0
 800a7ec:	602a      	str	r2, [r5, #0]
 800a7ee:	461a      	mov	r2, r3
 800a7f0:	f7f8 fa14 	bl	8002c1c <_write>
 800a7f4:	1c43      	adds	r3, r0, #1
 800a7f6:	d102      	bne.n	800a7fe <_write_r+0x1e>
 800a7f8:	682b      	ldr	r3, [r5, #0]
 800a7fa:	b103      	cbz	r3, 800a7fe <_write_r+0x1e>
 800a7fc:	6023      	str	r3, [r4, #0]
 800a7fe:	bd38      	pop	{r3, r4, r5, pc}
 800a800:	200051e4 	.word	0x200051e4

0800a804 <__errno>:
 800a804:	4b01      	ldr	r3, [pc, #4]	@ (800a80c <__errno+0x8>)
 800a806:	6818      	ldr	r0, [r3, #0]
 800a808:	4770      	bx	lr
 800a80a:	bf00      	nop
 800a80c:	20000024 	.word	0x20000024

0800a810 <__libc_init_array>:
 800a810:	b570      	push	{r4, r5, r6, lr}
 800a812:	4d0d      	ldr	r5, [pc, #52]	@ (800a848 <__libc_init_array+0x38>)
 800a814:	4c0d      	ldr	r4, [pc, #52]	@ (800a84c <__libc_init_array+0x3c>)
 800a816:	1b64      	subs	r4, r4, r5
 800a818:	10a4      	asrs	r4, r4, #2
 800a81a:	2600      	movs	r6, #0
 800a81c:	42a6      	cmp	r6, r4
 800a81e:	d109      	bne.n	800a834 <__libc_init_array+0x24>
 800a820:	4d0b      	ldr	r5, [pc, #44]	@ (800a850 <__libc_init_array+0x40>)
 800a822:	4c0c      	ldr	r4, [pc, #48]	@ (800a854 <__libc_init_array+0x44>)
 800a824:	f001 ff0e 	bl	800c644 <_init>
 800a828:	1b64      	subs	r4, r4, r5
 800a82a:	10a4      	asrs	r4, r4, #2
 800a82c:	2600      	movs	r6, #0
 800a82e:	42a6      	cmp	r6, r4
 800a830:	d105      	bne.n	800a83e <__libc_init_array+0x2e>
 800a832:	bd70      	pop	{r4, r5, r6, pc}
 800a834:	f855 3b04 	ldr.w	r3, [r5], #4
 800a838:	4798      	blx	r3
 800a83a:	3601      	adds	r6, #1
 800a83c:	e7ee      	b.n	800a81c <__libc_init_array+0xc>
 800a83e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a842:	4798      	blx	r3
 800a844:	3601      	adds	r6, #1
 800a846:	e7f2      	b.n	800a82e <__libc_init_array+0x1e>
 800a848:	0800da08 	.word	0x0800da08
 800a84c:	0800da08 	.word	0x0800da08
 800a850:	0800da08 	.word	0x0800da08
 800a854:	0800da0c 	.word	0x0800da0c

0800a858 <__retarget_lock_init_recursive>:
 800a858:	4770      	bx	lr

0800a85a <__retarget_lock_acquire_recursive>:
 800a85a:	4770      	bx	lr

0800a85c <__retarget_lock_release_recursive>:
 800a85c:	4770      	bx	lr

0800a85e <memcpy>:
 800a85e:	440a      	add	r2, r1
 800a860:	4291      	cmp	r1, r2
 800a862:	f100 33ff 	add.w	r3, r0, #4294967295
 800a866:	d100      	bne.n	800a86a <memcpy+0xc>
 800a868:	4770      	bx	lr
 800a86a:	b510      	push	{r4, lr}
 800a86c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a870:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a874:	4291      	cmp	r1, r2
 800a876:	d1f9      	bne.n	800a86c <memcpy+0xe>
 800a878:	bd10      	pop	{r4, pc}

0800a87a <quorem>:
 800a87a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a87e:	6903      	ldr	r3, [r0, #16]
 800a880:	690c      	ldr	r4, [r1, #16]
 800a882:	42a3      	cmp	r3, r4
 800a884:	4607      	mov	r7, r0
 800a886:	db7e      	blt.n	800a986 <quorem+0x10c>
 800a888:	3c01      	subs	r4, #1
 800a88a:	f101 0814 	add.w	r8, r1, #20
 800a88e:	00a3      	lsls	r3, r4, #2
 800a890:	f100 0514 	add.w	r5, r0, #20
 800a894:	9300      	str	r3, [sp, #0]
 800a896:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a89a:	9301      	str	r3, [sp, #4]
 800a89c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a8a0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a8a4:	3301      	adds	r3, #1
 800a8a6:	429a      	cmp	r2, r3
 800a8a8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a8ac:	fbb2 f6f3 	udiv	r6, r2, r3
 800a8b0:	d32e      	bcc.n	800a910 <quorem+0x96>
 800a8b2:	f04f 0a00 	mov.w	sl, #0
 800a8b6:	46c4      	mov	ip, r8
 800a8b8:	46ae      	mov	lr, r5
 800a8ba:	46d3      	mov	fp, sl
 800a8bc:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a8c0:	b298      	uxth	r0, r3
 800a8c2:	fb06 a000 	mla	r0, r6, r0, sl
 800a8c6:	0c02      	lsrs	r2, r0, #16
 800a8c8:	0c1b      	lsrs	r3, r3, #16
 800a8ca:	fb06 2303 	mla	r3, r6, r3, r2
 800a8ce:	f8de 2000 	ldr.w	r2, [lr]
 800a8d2:	b280      	uxth	r0, r0
 800a8d4:	b292      	uxth	r2, r2
 800a8d6:	1a12      	subs	r2, r2, r0
 800a8d8:	445a      	add	r2, fp
 800a8da:	f8de 0000 	ldr.w	r0, [lr]
 800a8de:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a8e2:	b29b      	uxth	r3, r3
 800a8e4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a8e8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a8ec:	b292      	uxth	r2, r2
 800a8ee:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a8f2:	45e1      	cmp	r9, ip
 800a8f4:	f84e 2b04 	str.w	r2, [lr], #4
 800a8f8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a8fc:	d2de      	bcs.n	800a8bc <quorem+0x42>
 800a8fe:	9b00      	ldr	r3, [sp, #0]
 800a900:	58eb      	ldr	r3, [r5, r3]
 800a902:	b92b      	cbnz	r3, 800a910 <quorem+0x96>
 800a904:	9b01      	ldr	r3, [sp, #4]
 800a906:	3b04      	subs	r3, #4
 800a908:	429d      	cmp	r5, r3
 800a90a:	461a      	mov	r2, r3
 800a90c:	d32f      	bcc.n	800a96e <quorem+0xf4>
 800a90e:	613c      	str	r4, [r7, #16]
 800a910:	4638      	mov	r0, r7
 800a912:	f001 f8c5 	bl	800baa0 <__mcmp>
 800a916:	2800      	cmp	r0, #0
 800a918:	db25      	blt.n	800a966 <quorem+0xec>
 800a91a:	4629      	mov	r1, r5
 800a91c:	2000      	movs	r0, #0
 800a91e:	f858 2b04 	ldr.w	r2, [r8], #4
 800a922:	f8d1 c000 	ldr.w	ip, [r1]
 800a926:	fa1f fe82 	uxth.w	lr, r2
 800a92a:	fa1f f38c 	uxth.w	r3, ip
 800a92e:	eba3 030e 	sub.w	r3, r3, lr
 800a932:	4403      	add	r3, r0
 800a934:	0c12      	lsrs	r2, r2, #16
 800a936:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a93a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a93e:	b29b      	uxth	r3, r3
 800a940:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a944:	45c1      	cmp	r9, r8
 800a946:	f841 3b04 	str.w	r3, [r1], #4
 800a94a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a94e:	d2e6      	bcs.n	800a91e <quorem+0xa4>
 800a950:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a954:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a958:	b922      	cbnz	r2, 800a964 <quorem+0xea>
 800a95a:	3b04      	subs	r3, #4
 800a95c:	429d      	cmp	r5, r3
 800a95e:	461a      	mov	r2, r3
 800a960:	d30b      	bcc.n	800a97a <quorem+0x100>
 800a962:	613c      	str	r4, [r7, #16]
 800a964:	3601      	adds	r6, #1
 800a966:	4630      	mov	r0, r6
 800a968:	b003      	add	sp, #12
 800a96a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a96e:	6812      	ldr	r2, [r2, #0]
 800a970:	3b04      	subs	r3, #4
 800a972:	2a00      	cmp	r2, #0
 800a974:	d1cb      	bne.n	800a90e <quorem+0x94>
 800a976:	3c01      	subs	r4, #1
 800a978:	e7c6      	b.n	800a908 <quorem+0x8e>
 800a97a:	6812      	ldr	r2, [r2, #0]
 800a97c:	3b04      	subs	r3, #4
 800a97e:	2a00      	cmp	r2, #0
 800a980:	d1ef      	bne.n	800a962 <quorem+0xe8>
 800a982:	3c01      	subs	r4, #1
 800a984:	e7ea      	b.n	800a95c <quorem+0xe2>
 800a986:	2000      	movs	r0, #0
 800a988:	e7ee      	b.n	800a968 <quorem+0xee>
 800a98a:	0000      	movs	r0, r0
 800a98c:	0000      	movs	r0, r0
	...

0800a990 <_dtoa_r>:
 800a990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a994:	69c7      	ldr	r7, [r0, #28]
 800a996:	b099      	sub	sp, #100	@ 0x64
 800a998:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a99c:	ec55 4b10 	vmov	r4, r5, d0
 800a9a0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800a9a2:	9109      	str	r1, [sp, #36]	@ 0x24
 800a9a4:	4683      	mov	fp, r0
 800a9a6:	920e      	str	r2, [sp, #56]	@ 0x38
 800a9a8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a9aa:	b97f      	cbnz	r7, 800a9cc <_dtoa_r+0x3c>
 800a9ac:	2010      	movs	r0, #16
 800a9ae:	f7fe ff73 	bl	8009898 <malloc>
 800a9b2:	4602      	mov	r2, r0
 800a9b4:	f8cb 001c 	str.w	r0, [fp, #28]
 800a9b8:	b920      	cbnz	r0, 800a9c4 <_dtoa_r+0x34>
 800a9ba:	4ba7      	ldr	r3, [pc, #668]	@ (800ac58 <_dtoa_r+0x2c8>)
 800a9bc:	21ef      	movs	r1, #239	@ 0xef
 800a9be:	48a7      	ldr	r0, [pc, #668]	@ (800ac5c <_dtoa_r+0x2cc>)
 800a9c0:	f001 fd5a 	bl	800c478 <__assert_func>
 800a9c4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a9c8:	6007      	str	r7, [r0, #0]
 800a9ca:	60c7      	str	r7, [r0, #12]
 800a9cc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a9d0:	6819      	ldr	r1, [r3, #0]
 800a9d2:	b159      	cbz	r1, 800a9ec <_dtoa_r+0x5c>
 800a9d4:	685a      	ldr	r2, [r3, #4]
 800a9d6:	604a      	str	r2, [r1, #4]
 800a9d8:	2301      	movs	r3, #1
 800a9da:	4093      	lsls	r3, r2
 800a9dc:	608b      	str	r3, [r1, #8]
 800a9de:	4658      	mov	r0, fp
 800a9e0:	f000 fe24 	bl	800b62c <_Bfree>
 800a9e4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a9e8:	2200      	movs	r2, #0
 800a9ea:	601a      	str	r2, [r3, #0]
 800a9ec:	1e2b      	subs	r3, r5, #0
 800a9ee:	bfb9      	ittee	lt
 800a9f0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a9f4:	9303      	strlt	r3, [sp, #12]
 800a9f6:	2300      	movge	r3, #0
 800a9f8:	6033      	strge	r3, [r6, #0]
 800a9fa:	9f03      	ldr	r7, [sp, #12]
 800a9fc:	4b98      	ldr	r3, [pc, #608]	@ (800ac60 <_dtoa_r+0x2d0>)
 800a9fe:	bfbc      	itt	lt
 800aa00:	2201      	movlt	r2, #1
 800aa02:	6032      	strlt	r2, [r6, #0]
 800aa04:	43bb      	bics	r3, r7
 800aa06:	d112      	bne.n	800aa2e <_dtoa_r+0x9e>
 800aa08:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800aa0a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800aa0e:	6013      	str	r3, [r2, #0]
 800aa10:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800aa14:	4323      	orrs	r3, r4
 800aa16:	f000 854d 	beq.w	800b4b4 <_dtoa_r+0xb24>
 800aa1a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800aa1c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800ac74 <_dtoa_r+0x2e4>
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	f000 854f 	beq.w	800b4c4 <_dtoa_r+0xb34>
 800aa26:	f10a 0303 	add.w	r3, sl, #3
 800aa2a:	f000 bd49 	b.w	800b4c0 <_dtoa_r+0xb30>
 800aa2e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800aa32:	2200      	movs	r2, #0
 800aa34:	ec51 0b17 	vmov	r0, r1, d7
 800aa38:	2300      	movs	r3, #0
 800aa3a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800aa3e:	f7f6 f843 	bl	8000ac8 <__aeabi_dcmpeq>
 800aa42:	4680      	mov	r8, r0
 800aa44:	b158      	cbz	r0, 800aa5e <_dtoa_r+0xce>
 800aa46:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800aa48:	2301      	movs	r3, #1
 800aa4a:	6013      	str	r3, [r2, #0]
 800aa4c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800aa4e:	b113      	cbz	r3, 800aa56 <_dtoa_r+0xc6>
 800aa50:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800aa52:	4b84      	ldr	r3, [pc, #528]	@ (800ac64 <_dtoa_r+0x2d4>)
 800aa54:	6013      	str	r3, [r2, #0]
 800aa56:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800ac78 <_dtoa_r+0x2e8>
 800aa5a:	f000 bd33 	b.w	800b4c4 <_dtoa_r+0xb34>
 800aa5e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800aa62:	aa16      	add	r2, sp, #88	@ 0x58
 800aa64:	a917      	add	r1, sp, #92	@ 0x5c
 800aa66:	4658      	mov	r0, fp
 800aa68:	f001 f8ca 	bl	800bc00 <__d2b>
 800aa6c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800aa70:	4681      	mov	r9, r0
 800aa72:	2e00      	cmp	r6, #0
 800aa74:	d077      	beq.n	800ab66 <_dtoa_r+0x1d6>
 800aa76:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aa78:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800aa7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aa80:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aa84:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800aa88:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800aa8c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800aa90:	4619      	mov	r1, r3
 800aa92:	2200      	movs	r2, #0
 800aa94:	4b74      	ldr	r3, [pc, #464]	@ (800ac68 <_dtoa_r+0x2d8>)
 800aa96:	f7f5 fbf7 	bl	8000288 <__aeabi_dsub>
 800aa9a:	a369      	add	r3, pc, #420	@ (adr r3, 800ac40 <_dtoa_r+0x2b0>)
 800aa9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaa0:	f7f5 fdaa 	bl	80005f8 <__aeabi_dmul>
 800aaa4:	a368      	add	r3, pc, #416	@ (adr r3, 800ac48 <_dtoa_r+0x2b8>)
 800aaa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaaa:	f7f5 fbef 	bl	800028c <__adddf3>
 800aaae:	4604      	mov	r4, r0
 800aab0:	4630      	mov	r0, r6
 800aab2:	460d      	mov	r5, r1
 800aab4:	f7f5 fd36 	bl	8000524 <__aeabi_i2d>
 800aab8:	a365      	add	r3, pc, #404	@ (adr r3, 800ac50 <_dtoa_r+0x2c0>)
 800aaba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aabe:	f7f5 fd9b 	bl	80005f8 <__aeabi_dmul>
 800aac2:	4602      	mov	r2, r0
 800aac4:	460b      	mov	r3, r1
 800aac6:	4620      	mov	r0, r4
 800aac8:	4629      	mov	r1, r5
 800aaca:	f7f5 fbdf 	bl	800028c <__adddf3>
 800aace:	4604      	mov	r4, r0
 800aad0:	460d      	mov	r5, r1
 800aad2:	f7f6 f841 	bl	8000b58 <__aeabi_d2iz>
 800aad6:	2200      	movs	r2, #0
 800aad8:	4607      	mov	r7, r0
 800aada:	2300      	movs	r3, #0
 800aadc:	4620      	mov	r0, r4
 800aade:	4629      	mov	r1, r5
 800aae0:	f7f5 fffc 	bl	8000adc <__aeabi_dcmplt>
 800aae4:	b140      	cbz	r0, 800aaf8 <_dtoa_r+0x168>
 800aae6:	4638      	mov	r0, r7
 800aae8:	f7f5 fd1c 	bl	8000524 <__aeabi_i2d>
 800aaec:	4622      	mov	r2, r4
 800aaee:	462b      	mov	r3, r5
 800aaf0:	f7f5 ffea 	bl	8000ac8 <__aeabi_dcmpeq>
 800aaf4:	b900      	cbnz	r0, 800aaf8 <_dtoa_r+0x168>
 800aaf6:	3f01      	subs	r7, #1
 800aaf8:	2f16      	cmp	r7, #22
 800aafa:	d851      	bhi.n	800aba0 <_dtoa_r+0x210>
 800aafc:	4b5b      	ldr	r3, [pc, #364]	@ (800ac6c <_dtoa_r+0x2dc>)
 800aafe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ab02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab06:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ab0a:	f7f5 ffe7 	bl	8000adc <__aeabi_dcmplt>
 800ab0e:	2800      	cmp	r0, #0
 800ab10:	d048      	beq.n	800aba4 <_dtoa_r+0x214>
 800ab12:	3f01      	subs	r7, #1
 800ab14:	2300      	movs	r3, #0
 800ab16:	9312      	str	r3, [sp, #72]	@ 0x48
 800ab18:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800ab1a:	1b9b      	subs	r3, r3, r6
 800ab1c:	1e5a      	subs	r2, r3, #1
 800ab1e:	bf44      	itt	mi
 800ab20:	f1c3 0801 	rsbmi	r8, r3, #1
 800ab24:	2300      	movmi	r3, #0
 800ab26:	9208      	str	r2, [sp, #32]
 800ab28:	bf54      	ite	pl
 800ab2a:	f04f 0800 	movpl.w	r8, #0
 800ab2e:	9308      	strmi	r3, [sp, #32]
 800ab30:	2f00      	cmp	r7, #0
 800ab32:	db39      	blt.n	800aba8 <_dtoa_r+0x218>
 800ab34:	9b08      	ldr	r3, [sp, #32]
 800ab36:	970f      	str	r7, [sp, #60]	@ 0x3c
 800ab38:	443b      	add	r3, r7
 800ab3a:	9308      	str	r3, [sp, #32]
 800ab3c:	2300      	movs	r3, #0
 800ab3e:	930a      	str	r3, [sp, #40]	@ 0x28
 800ab40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab42:	2b09      	cmp	r3, #9
 800ab44:	d864      	bhi.n	800ac10 <_dtoa_r+0x280>
 800ab46:	2b05      	cmp	r3, #5
 800ab48:	bfc4      	itt	gt
 800ab4a:	3b04      	subgt	r3, #4
 800ab4c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800ab4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab50:	f1a3 0302 	sub.w	r3, r3, #2
 800ab54:	bfcc      	ite	gt
 800ab56:	2400      	movgt	r4, #0
 800ab58:	2401      	movle	r4, #1
 800ab5a:	2b03      	cmp	r3, #3
 800ab5c:	d863      	bhi.n	800ac26 <_dtoa_r+0x296>
 800ab5e:	e8df f003 	tbb	[pc, r3]
 800ab62:	372a      	.short	0x372a
 800ab64:	5535      	.short	0x5535
 800ab66:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800ab6a:	441e      	add	r6, r3
 800ab6c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ab70:	2b20      	cmp	r3, #32
 800ab72:	bfc1      	itttt	gt
 800ab74:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ab78:	409f      	lslgt	r7, r3
 800ab7a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ab7e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ab82:	bfd6      	itet	le
 800ab84:	f1c3 0320 	rsble	r3, r3, #32
 800ab88:	ea47 0003 	orrgt.w	r0, r7, r3
 800ab8c:	fa04 f003 	lslle.w	r0, r4, r3
 800ab90:	f7f5 fcb8 	bl	8000504 <__aeabi_ui2d>
 800ab94:	2201      	movs	r2, #1
 800ab96:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ab9a:	3e01      	subs	r6, #1
 800ab9c:	9214      	str	r2, [sp, #80]	@ 0x50
 800ab9e:	e777      	b.n	800aa90 <_dtoa_r+0x100>
 800aba0:	2301      	movs	r3, #1
 800aba2:	e7b8      	b.n	800ab16 <_dtoa_r+0x186>
 800aba4:	9012      	str	r0, [sp, #72]	@ 0x48
 800aba6:	e7b7      	b.n	800ab18 <_dtoa_r+0x188>
 800aba8:	427b      	negs	r3, r7
 800abaa:	930a      	str	r3, [sp, #40]	@ 0x28
 800abac:	2300      	movs	r3, #0
 800abae:	eba8 0807 	sub.w	r8, r8, r7
 800abb2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800abb4:	e7c4      	b.n	800ab40 <_dtoa_r+0x1b0>
 800abb6:	2300      	movs	r3, #0
 800abb8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800abba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	dc35      	bgt.n	800ac2c <_dtoa_r+0x29c>
 800abc0:	2301      	movs	r3, #1
 800abc2:	9300      	str	r3, [sp, #0]
 800abc4:	9307      	str	r3, [sp, #28]
 800abc6:	461a      	mov	r2, r3
 800abc8:	920e      	str	r2, [sp, #56]	@ 0x38
 800abca:	e00b      	b.n	800abe4 <_dtoa_r+0x254>
 800abcc:	2301      	movs	r3, #1
 800abce:	e7f3      	b.n	800abb8 <_dtoa_r+0x228>
 800abd0:	2300      	movs	r3, #0
 800abd2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800abd4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800abd6:	18fb      	adds	r3, r7, r3
 800abd8:	9300      	str	r3, [sp, #0]
 800abda:	3301      	adds	r3, #1
 800abdc:	2b01      	cmp	r3, #1
 800abde:	9307      	str	r3, [sp, #28]
 800abe0:	bfb8      	it	lt
 800abe2:	2301      	movlt	r3, #1
 800abe4:	f8db 001c 	ldr.w	r0, [fp, #28]
 800abe8:	2100      	movs	r1, #0
 800abea:	2204      	movs	r2, #4
 800abec:	f102 0514 	add.w	r5, r2, #20
 800abf0:	429d      	cmp	r5, r3
 800abf2:	d91f      	bls.n	800ac34 <_dtoa_r+0x2a4>
 800abf4:	6041      	str	r1, [r0, #4]
 800abf6:	4658      	mov	r0, fp
 800abf8:	f000 fcd8 	bl	800b5ac <_Balloc>
 800abfc:	4682      	mov	sl, r0
 800abfe:	2800      	cmp	r0, #0
 800ac00:	d13c      	bne.n	800ac7c <_dtoa_r+0x2ec>
 800ac02:	4b1b      	ldr	r3, [pc, #108]	@ (800ac70 <_dtoa_r+0x2e0>)
 800ac04:	4602      	mov	r2, r0
 800ac06:	f240 11af 	movw	r1, #431	@ 0x1af
 800ac0a:	e6d8      	b.n	800a9be <_dtoa_r+0x2e>
 800ac0c:	2301      	movs	r3, #1
 800ac0e:	e7e0      	b.n	800abd2 <_dtoa_r+0x242>
 800ac10:	2401      	movs	r4, #1
 800ac12:	2300      	movs	r3, #0
 800ac14:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac16:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ac18:	f04f 33ff 	mov.w	r3, #4294967295
 800ac1c:	9300      	str	r3, [sp, #0]
 800ac1e:	9307      	str	r3, [sp, #28]
 800ac20:	2200      	movs	r2, #0
 800ac22:	2312      	movs	r3, #18
 800ac24:	e7d0      	b.n	800abc8 <_dtoa_r+0x238>
 800ac26:	2301      	movs	r3, #1
 800ac28:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ac2a:	e7f5      	b.n	800ac18 <_dtoa_r+0x288>
 800ac2c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ac2e:	9300      	str	r3, [sp, #0]
 800ac30:	9307      	str	r3, [sp, #28]
 800ac32:	e7d7      	b.n	800abe4 <_dtoa_r+0x254>
 800ac34:	3101      	adds	r1, #1
 800ac36:	0052      	lsls	r2, r2, #1
 800ac38:	e7d8      	b.n	800abec <_dtoa_r+0x25c>
 800ac3a:	bf00      	nop
 800ac3c:	f3af 8000 	nop.w
 800ac40:	636f4361 	.word	0x636f4361
 800ac44:	3fd287a7 	.word	0x3fd287a7
 800ac48:	8b60c8b3 	.word	0x8b60c8b3
 800ac4c:	3fc68a28 	.word	0x3fc68a28
 800ac50:	509f79fb 	.word	0x509f79fb
 800ac54:	3fd34413 	.word	0x3fd34413
 800ac58:	0800d6cd 	.word	0x0800d6cd
 800ac5c:	0800d6e4 	.word	0x0800d6e4
 800ac60:	7ff00000 	.word	0x7ff00000
 800ac64:	0800d69d 	.word	0x0800d69d
 800ac68:	3ff80000 	.word	0x3ff80000
 800ac6c:	0800d7e0 	.word	0x0800d7e0
 800ac70:	0800d73c 	.word	0x0800d73c
 800ac74:	0800d6c9 	.word	0x0800d6c9
 800ac78:	0800d69c 	.word	0x0800d69c
 800ac7c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ac80:	6018      	str	r0, [r3, #0]
 800ac82:	9b07      	ldr	r3, [sp, #28]
 800ac84:	2b0e      	cmp	r3, #14
 800ac86:	f200 80a4 	bhi.w	800add2 <_dtoa_r+0x442>
 800ac8a:	2c00      	cmp	r4, #0
 800ac8c:	f000 80a1 	beq.w	800add2 <_dtoa_r+0x442>
 800ac90:	2f00      	cmp	r7, #0
 800ac92:	dd33      	ble.n	800acfc <_dtoa_r+0x36c>
 800ac94:	4bad      	ldr	r3, [pc, #692]	@ (800af4c <_dtoa_r+0x5bc>)
 800ac96:	f007 020f 	and.w	r2, r7, #15
 800ac9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ac9e:	ed93 7b00 	vldr	d7, [r3]
 800aca2:	05f8      	lsls	r0, r7, #23
 800aca4:	ed8d 7b04 	vstr	d7, [sp, #16]
 800aca8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800acac:	d516      	bpl.n	800acdc <_dtoa_r+0x34c>
 800acae:	4ba8      	ldr	r3, [pc, #672]	@ (800af50 <_dtoa_r+0x5c0>)
 800acb0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800acb4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800acb8:	f7f5 fdc8 	bl	800084c <__aeabi_ddiv>
 800acbc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800acc0:	f004 040f 	and.w	r4, r4, #15
 800acc4:	2603      	movs	r6, #3
 800acc6:	4da2      	ldr	r5, [pc, #648]	@ (800af50 <_dtoa_r+0x5c0>)
 800acc8:	b954      	cbnz	r4, 800ace0 <_dtoa_r+0x350>
 800acca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800acce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800acd2:	f7f5 fdbb 	bl	800084c <__aeabi_ddiv>
 800acd6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800acda:	e028      	b.n	800ad2e <_dtoa_r+0x39e>
 800acdc:	2602      	movs	r6, #2
 800acde:	e7f2      	b.n	800acc6 <_dtoa_r+0x336>
 800ace0:	07e1      	lsls	r1, r4, #31
 800ace2:	d508      	bpl.n	800acf6 <_dtoa_r+0x366>
 800ace4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ace8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800acec:	f7f5 fc84 	bl	80005f8 <__aeabi_dmul>
 800acf0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800acf4:	3601      	adds	r6, #1
 800acf6:	1064      	asrs	r4, r4, #1
 800acf8:	3508      	adds	r5, #8
 800acfa:	e7e5      	b.n	800acc8 <_dtoa_r+0x338>
 800acfc:	f000 80d2 	beq.w	800aea4 <_dtoa_r+0x514>
 800ad00:	427c      	negs	r4, r7
 800ad02:	4b92      	ldr	r3, [pc, #584]	@ (800af4c <_dtoa_r+0x5bc>)
 800ad04:	4d92      	ldr	r5, [pc, #584]	@ (800af50 <_dtoa_r+0x5c0>)
 800ad06:	f004 020f 	and.w	r2, r4, #15
 800ad0a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ad0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad12:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ad16:	f7f5 fc6f 	bl	80005f8 <__aeabi_dmul>
 800ad1a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ad1e:	1124      	asrs	r4, r4, #4
 800ad20:	2300      	movs	r3, #0
 800ad22:	2602      	movs	r6, #2
 800ad24:	2c00      	cmp	r4, #0
 800ad26:	f040 80b2 	bne.w	800ae8e <_dtoa_r+0x4fe>
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d1d3      	bne.n	800acd6 <_dtoa_r+0x346>
 800ad2e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ad30:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	f000 80b7 	beq.w	800aea8 <_dtoa_r+0x518>
 800ad3a:	4b86      	ldr	r3, [pc, #536]	@ (800af54 <_dtoa_r+0x5c4>)
 800ad3c:	2200      	movs	r2, #0
 800ad3e:	4620      	mov	r0, r4
 800ad40:	4629      	mov	r1, r5
 800ad42:	f7f5 fecb 	bl	8000adc <__aeabi_dcmplt>
 800ad46:	2800      	cmp	r0, #0
 800ad48:	f000 80ae 	beq.w	800aea8 <_dtoa_r+0x518>
 800ad4c:	9b07      	ldr	r3, [sp, #28]
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	f000 80aa 	beq.w	800aea8 <_dtoa_r+0x518>
 800ad54:	9b00      	ldr	r3, [sp, #0]
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	dd37      	ble.n	800adca <_dtoa_r+0x43a>
 800ad5a:	1e7b      	subs	r3, r7, #1
 800ad5c:	9304      	str	r3, [sp, #16]
 800ad5e:	4620      	mov	r0, r4
 800ad60:	4b7d      	ldr	r3, [pc, #500]	@ (800af58 <_dtoa_r+0x5c8>)
 800ad62:	2200      	movs	r2, #0
 800ad64:	4629      	mov	r1, r5
 800ad66:	f7f5 fc47 	bl	80005f8 <__aeabi_dmul>
 800ad6a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ad6e:	9c00      	ldr	r4, [sp, #0]
 800ad70:	3601      	adds	r6, #1
 800ad72:	4630      	mov	r0, r6
 800ad74:	f7f5 fbd6 	bl	8000524 <__aeabi_i2d>
 800ad78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ad7c:	f7f5 fc3c 	bl	80005f8 <__aeabi_dmul>
 800ad80:	4b76      	ldr	r3, [pc, #472]	@ (800af5c <_dtoa_r+0x5cc>)
 800ad82:	2200      	movs	r2, #0
 800ad84:	f7f5 fa82 	bl	800028c <__adddf3>
 800ad88:	4605      	mov	r5, r0
 800ad8a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800ad8e:	2c00      	cmp	r4, #0
 800ad90:	f040 808d 	bne.w	800aeae <_dtoa_r+0x51e>
 800ad94:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ad98:	4b71      	ldr	r3, [pc, #452]	@ (800af60 <_dtoa_r+0x5d0>)
 800ad9a:	2200      	movs	r2, #0
 800ad9c:	f7f5 fa74 	bl	8000288 <__aeabi_dsub>
 800ada0:	4602      	mov	r2, r0
 800ada2:	460b      	mov	r3, r1
 800ada4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ada8:	462a      	mov	r2, r5
 800adaa:	4633      	mov	r3, r6
 800adac:	f7f5 feb4 	bl	8000b18 <__aeabi_dcmpgt>
 800adb0:	2800      	cmp	r0, #0
 800adb2:	f040 828b 	bne.w	800b2cc <_dtoa_r+0x93c>
 800adb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800adba:	462a      	mov	r2, r5
 800adbc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800adc0:	f7f5 fe8c 	bl	8000adc <__aeabi_dcmplt>
 800adc4:	2800      	cmp	r0, #0
 800adc6:	f040 8128 	bne.w	800b01a <_dtoa_r+0x68a>
 800adca:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800adce:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800add2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800add4:	2b00      	cmp	r3, #0
 800add6:	f2c0 815a 	blt.w	800b08e <_dtoa_r+0x6fe>
 800adda:	2f0e      	cmp	r7, #14
 800addc:	f300 8157 	bgt.w	800b08e <_dtoa_r+0x6fe>
 800ade0:	4b5a      	ldr	r3, [pc, #360]	@ (800af4c <_dtoa_r+0x5bc>)
 800ade2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ade6:	ed93 7b00 	vldr	d7, [r3]
 800adea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800adec:	2b00      	cmp	r3, #0
 800adee:	ed8d 7b00 	vstr	d7, [sp]
 800adf2:	da03      	bge.n	800adfc <_dtoa_r+0x46c>
 800adf4:	9b07      	ldr	r3, [sp, #28]
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	f340 8101 	ble.w	800affe <_dtoa_r+0x66e>
 800adfc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ae00:	4656      	mov	r6, sl
 800ae02:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ae06:	4620      	mov	r0, r4
 800ae08:	4629      	mov	r1, r5
 800ae0a:	f7f5 fd1f 	bl	800084c <__aeabi_ddiv>
 800ae0e:	f7f5 fea3 	bl	8000b58 <__aeabi_d2iz>
 800ae12:	4680      	mov	r8, r0
 800ae14:	f7f5 fb86 	bl	8000524 <__aeabi_i2d>
 800ae18:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ae1c:	f7f5 fbec 	bl	80005f8 <__aeabi_dmul>
 800ae20:	4602      	mov	r2, r0
 800ae22:	460b      	mov	r3, r1
 800ae24:	4620      	mov	r0, r4
 800ae26:	4629      	mov	r1, r5
 800ae28:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ae2c:	f7f5 fa2c 	bl	8000288 <__aeabi_dsub>
 800ae30:	f806 4b01 	strb.w	r4, [r6], #1
 800ae34:	9d07      	ldr	r5, [sp, #28]
 800ae36:	eba6 040a 	sub.w	r4, r6, sl
 800ae3a:	42a5      	cmp	r5, r4
 800ae3c:	4602      	mov	r2, r0
 800ae3e:	460b      	mov	r3, r1
 800ae40:	f040 8117 	bne.w	800b072 <_dtoa_r+0x6e2>
 800ae44:	f7f5 fa22 	bl	800028c <__adddf3>
 800ae48:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ae4c:	4604      	mov	r4, r0
 800ae4e:	460d      	mov	r5, r1
 800ae50:	f7f5 fe62 	bl	8000b18 <__aeabi_dcmpgt>
 800ae54:	2800      	cmp	r0, #0
 800ae56:	f040 80f9 	bne.w	800b04c <_dtoa_r+0x6bc>
 800ae5a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ae5e:	4620      	mov	r0, r4
 800ae60:	4629      	mov	r1, r5
 800ae62:	f7f5 fe31 	bl	8000ac8 <__aeabi_dcmpeq>
 800ae66:	b118      	cbz	r0, 800ae70 <_dtoa_r+0x4e0>
 800ae68:	f018 0f01 	tst.w	r8, #1
 800ae6c:	f040 80ee 	bne.w	800b04c <_dtoa_r+0x6bc>
 800ae70:	4649      	mov	r1, r9
 800ae72:	4658      	mov	r0, fp
 800ae74:	f000 fbda 	bl	800b62c <_Bfree>
 800ae78:	2300      	movs	r3, #0
 800ae7a:	7033      	strb	r3, [r6, #0]
 800ae7c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ae7e:	3701      	adds	r7, #1
 800ae80:	601f      	str	r7, [r3, #0]
 800ae82:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	f000 831d 	beq.w	800b4c4 <_dtoa_r+0xb34>
 800ae8a:	601e      	str	r6, [r3, #0]
 800ae8c:	e31a      	b.n	800b4c4 <_dtoa_r+0xb34>
 800ae8e:	07e2      	lsls	r2, r4, #31
 800ae90:	d505      	bpl.n	800ae9e <_dtoa_r+0x50e>
 800ae92:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ae96:	f7f5 fbaf 	bl	80005f8 <__aeabi_dmul>
 800ae9a:	3601      	adds	r6, #1
 800ae9c:	2301      	movs	r3, #1
 800ae9e:	1064      	asrs	r4, r4, #1
 800aea0:	3508      	adds	r5, #8
 800aea2:	e73f      	b.n	800ad24 <_dtoa_r+0x394>
 800aea4:	2602      	movs	r6, #2
 800aea6:	e742      	b.n	800ad2e <_dtoa_r+0x39e>
 800aea8:	9c07      	ldr	r4, [sp, #28]
 800aeaa:	9704      	str	r7, [sp, #16]
 800aeac:	e761      	b.n	800ad72 <_dtoa_r+0x3e2>
 800aeae:	4b27      	ldr	r3, [pc, #156]	@ (800af4c <_dtoa_r+0x5bc>)
 800aeb0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800aeb2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800aeb6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800aeba:	4454      	add	r4, sl
 800aebc:	2900      	cmp	r1, #0
 800aebe:	d053      	beq.n	800af68 <_dtoa_r+0x5d8>
 800aec0:	4928      	ldr	r1, [pc, #160]	@ (800af64 <_dtoa_r+0x5d4>)
 800aec2:	2000      	movs	r0, #0
 800aec4:	f7f5 fcc2 	bl	800084c <__aeabi_ddiv>
 800aec8:	4633      	mov	r3, r6
 800aeca:	462a      	mov	r2, r5
 800aecc:	f7f5 f9dc 	bl	8000288 <__aeabi_dsub>
 800aed0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800aed4:	4656      	mov	r6, sl
 800aed6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aeda:	f7f5 fe3d 	bl	8000b58 <__aeabi_d2iz>
 800aede:	4605      	mov	r5, r0
 800aee0:	f7f5 fb20 	bl	8000524 <__aeabi_i2d>
 800aee4:	4602      	mov	r2, r0
 800aee6:	460b      	mov	r3, r1
 800aee8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aeec:	f7f5 f9cc 	bl	8000288 <__aeabi_dsub>
 800aef0:	3530      	adds	r5, #48	@ 0x30
 800aef2:	4602      	mov	r2, r0
 800aef4:	460b      	mov	r3, r1
 800aef6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800aefa:	f806 5b01 	strb.w	r5, [r6], #1
 800aefe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800af02:	f7f5 fdeb 	bl	8000adc <__aeabi_dcmplt>
 800af06:	2800      	cmp	r0, #0
 800af08:	d171      	bne.n	800afee <_dtoa_r+0x65e>
 800af0a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800af0e:	4911      	ldr	r1, [pc, #68]	@ (800af54 <_dtoa_r+0x5c4>)
 800af10:	2000      	movs	r0, #0
 800af12:	f7f5 f9b9 	bl	8000288 <__aeabi_dsub>
 800af16:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800af1a:	f7f5 fddf 	bl	8000adc <__aeabi_dcmplt>
 800af1e:	2800      	cmp	r0, #0
 800af20:	f040 8095 	bne.w	800b04e <_dtoa_r+0x6be>
 800af24:	42a6      	cmp	r6, r4
 800af26:	f43f af50 	beq.w	800adca <_dtoa_r+0x43a>
 800af2a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800af2e:	4b0a      	ldr	r3, [pc, #40]	@ (800af58 <_dtoa_r+0x5c8>)
 800af30:	2200      	movs	r2, #0
 800af32:	f7f5 fb61 	bl	80005f8 <__aeabi_dmul>
 800af36:	4b08      	ldr	r3, [pc, #32]	@ (800af58 <_dtoa_r+0x5c8>)
 800af38:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800af3c:	2200      	movs	r2, #0
 800af3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800af42:	f7f5 fb59 	bl	80005f8 <__aeabi_dmul>
 800af46:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800af4a:	e7c4      	b.n	800aed6 <_dtoa_r+0x546>
 800af4c:	0800d7e0 	.word	0x0800d7e0
 800af50:	0800d7b8 	.word	0x0800d7b8
 800af54:	3ff00000 	.word	0x3ff00000
 800af58:	40240000 	.word	0x40240000
 800af5c:	401c0000 	.word	0x401c0000
 800af60:	40140000 	.word	0x40140000
 800af64:	3fe00000 	.word	0x3fe00000
 800af68:	4631      	mov	r1, r6
 800af6a:	4628      	mov	r0, r5
 800af6c:	f7f5 fb44 	bl	80005f8 <__aeabi_dmul>
 800af70:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800af74:	9415      	str	r4, [sp, #84]	@ 0x54
 800af76:	4656      	mov	r6, sl
 800af78:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800af7c:	f7f5 fdec 	bl	8000b58 <__aeabi_d2iz>
 800af80:	4605      	mov	r5, r0
 800af82:	f7f5 facf 	bl	8000524 <__aeabi_i2d>
 800af86:	4602      	mov	r2, r0
 800af88:	460b      	mov	r3, r1
 800af8a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800af8e:	f7f5 f97b 	bl	8000288 <__aeabi_dsub>
 800af92:	3530      	adds	r5, #48	@ 0x30
 800af94:	f806 5b01 	strb.w	r5, [r6], #1
 800af98:	4602      	mov	r2, r0
 800af9a:	460b      	mov	r3, r1
 800af9c:	42a6      	cmp	r6, r4
 800af9e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800afa2:	f04f 0200 	mov.w	r2, #0
 800afa6:	d124      	bne.n	800aff2 <_dtoa_r+0x662>
 800afa8:	4bac      	ldr	r3, [pc, #688]	@ (800b25c <_dtoa_r+0x8cc>)
 800afaa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800afae:	f7f5 f96d 	bl	800028c <__adddf3>
 800afb2:	4602      	mov	r2, r0
 800afb4:	460b      	mov	r3, r1
 800afb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800afba:	f7f5 fdad 	bl	8000b18 <__aeabi_dcmpgt>
 800afbe:	2800      	cmp	r0, #0
 800afc0:	d145      	bne.n	800b04e <_dtoa_r+0x6be>
 800afc2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800afc6:	49a5      	ldr	r1, [pc, #660]	@ (800b25c <_dtoa_r+0x8cc>)
 800afc8:	2000      	movs	r0, #0
 800afca:	f7f5 f95d 	bl	8000288 <__aeabi_dsub>
 800afce:	4602      	mov	r2, r0
 800afd0:	460b      	mov	r3, r1
 800afd2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800afd6:	f7f5 fd81 	bl	8000adc <__aeabi_dcmplt>
 800afda:	2800      	cmp	r0, #0
 800afdc:	f43f aef5 	beq.w	800adca <_dtoa_r+0x43a>
 800afe0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800afe2:	1e73      	subs	r3, r6, #1
 800afe4:	9315      	str	r3, [sp, #84]	@ 0x54
 800afe6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800afea:	2b30      	cmp	r3, #48	@ 0x30
 800afec:	d0f8      	beq.n	800afe0 <_dtoa_r+0x650>
 800afee:	9f04      	ldr	r7, [sp, #16]
 800aff0:	e73e      	b.n	800ae70 <_dtoa_r+0x4e0>
 800aff2:	4b9b      	ldr	r3, [pc, #620]	@ (800b260 <_dtoa_r+0x8d0>)
 800aff4:	f7f5 fb00 	bl	80005f8 <__aeabi_dmul>
 800aff8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800affc:	e7bc      	b.n	800af78 <_dtoa_r+0x5e8>
 800affe:	d10c      	bne.n	800b01a <_dtoa_r+0x68a>
 800b000:	4b98      	ldr	r3, [pc, #608]	@ (800b264 <_dtoa_r+0x8d4>)
 800b002:	2200      	movs	r2, #0
 800b004:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b008:	f7f5 faf6 	bl	80005f8 <__aeabi_dmul>
 800b00c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b010:	f7f5 fd78 	bl	8000b04 <__aeabi_dcmpge>
 800b014:	2800      	cmp	r0, #0
 800b016:	f000 8157 	beq.w	800b2c8 <_dtoa_r+0x938>
 800b01a:	2400      	movs	r4, #0
 800b01c:	4625      	mov	r5, r4
 800b01e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b020:	43db      	mvns	r3, r3
 800b022:	9304      	str	r3, [sp, #16]
 800b024:	4656      	mov	r6, sl
 800b026:	2700      	movs	r7, #0
 800b028:	4621      	mov	r1, r4
 800b02a:	4658      	mov	r0, fp
 800b02c:	f000 fafe 	bl	800b62c <_Bfree>
 800b030:	2d00      	cmp	r5, #0
 800b032:	d0dc      	beq.n	800afee <_dtoa_r+0x65e>
 800b034:	b12f      	cbz	r7, 800b042 <_dtoa_r+0x6b2>
 800b036:	42af      	cmp	r7, r5
 800b038:	d003      	beq.n	800b042 <_dtoa_r+0x6b2>
 800b03a:	4639      	mov	r1, r7
 800b03c:	4658      	mov	r0, fp
 800b03e:	f000 faf5 	bl	800b62c <_Bfree>
 800b042:	4629      	mov	r1, r5
 800b044:	4658      	mov	r0, fp
 800b046:	f000 faf1 	bl	800b62c <_Bfree>
 800b04a:	e7d0      	b.n	800afee <_dtoa_r+0x65e>
 800b04c:	9704      	str	r7, [sp, #16]
 800b04e:	4633      	mov	r3, r6
 800b050:	461e      	mov	r6, r3
 800b052:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b056:	2a39      	cmp	r2, #57	@ 0x39
 800b058:	d107      	bne.n	800b06a <_dtoa_r+0x6da>
 800b05a:	459a      	cmp	sl, r3
 800b05c:	d1f8      	bne.n	800b050 <_dtoa_r+0x6c0>
 800b05e:	9a04      	ldr	r2, [sp, #16]
 800b060:	3201      	adds	r2, #1
 800b062:	9204      	str	r2, [sp, #16]
 800b064:	2230      	movs	r2, #48	@ 0x30
 800b066:	f88a 2000 	strb.w	r2, [sl]
 800b06a:	781a      	ldrb	r2, [r3, #0]
 800b06c:	3201      	adds	r2, #1
 800b06e:	701a      	strb	r2, [r3, #0]
 800b070:	e7bd      	b.n	800afee <_dtoa_r+0x65e>
 800b072:	4b7b      	ldr	r3, [pc, #492]	@ (800b260 <_dtoa_r+0x8d0>)
 800b074:	2200      	movs	r2, #0
 800b076:	f7f5 fabf 	bl	80005f8 <__aeabi_dmul>
 800b07a:	2200      	movs	r2, #0
 800b07c:	2300      	movs	r3, #0
 800b07e:	4604      	mov	r4, r0
 800b080:	460d      	mov	r5, r1
 800b082:	f7f5 fd21 	bl	8000ac8 <__aeabi_dcmpeq>
 800b086:	2800      	cmp	r0, #0
 800b088:	f43f aebb 	beq.w	800ae02 <_dtoa_r+0x472>
 800b08c:	e6f0      	b.n	800ae70 <_dtoa_r+0x4e0>
 800b08e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b090:	2a00      	cmp	r2, #0
 800b092:	f000 80db 	beq.w	800b24c <_dtoa_r+0x8bc>
 800b096:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b098:	2a01      	cmp	r2, #1
 800b09a:	f300 80bf 	bgt.w	800b21c <_dtoa_r+0x88c>
 800b09e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b0a0:	2a00      	cmp	r2, #0
 800b0a2:	f000 80b7 	beq.w	800b214 <_dtoa_r+0x884>
 800b0a6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b0aa:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b0ac:	4646      	mov	r6, r8
 800b0ae:	9a08      	ldr	r2, [sp, #32]
 800b0b0:	2101      	movs	r1, #1
 800b0b2:	441a      	add	r2, r3
 800b0b4:	4658      	mov	r0, fp
 800b0b6:	4498      	add	r8, r3
 800b0b8:	9208      	str	r2, [sp, #32]
 800b0ba:	f000 fb6b 	bl	800b794 <__i2b>
 800b0be:	4605      	mov	r5, r0
 800b0c0:	b15e      	cbz	r6, 800b0da <_dtoa_r+0x74a>
 800b0c2:	9b08      	ldr	r3, [sp, #32]
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	dd08      	ble.n	800b0da <_dtoa_r+0x74a>
 800b0c8:	42b3      	cmp	r3, r6
 800b0ca:	9a08      	ldr	r2, [sp, #32]
 800b0cc:	bfa8      	it	ge
 800b0ce:	4633      	movge	r3, r6
 800b0d0:	eba8 0803 	sub.w	r8, r8, r3
 800b0d4:	1af6      	subs	r6, r6, r3
 800b0d6:	1ad3      	subs	r3, r2, r3
 800b0d8:	9308      	str	r3, [sp, #32]
 800b0da:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b0dc:	b1f3      	cbz	r3, 800b11c <_dtoa_r+0x78c>
 800b0de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	f000 80b7 	beq.w	800b254 <_dtoa_r+0x8c4>
 800b0e6:	b18c      	cbz	r4, 800b10c <_dtoa_r+0x77c>
 800b0e8:	4629      	mov	r1, r5
 800b0ea:	4622      	mov	r2, r4
 800b0ec:	4658      	mov	r0, fp
 800b0ee:	f000 fc11 	bl	800b914 <__pow5mult>
 800b0f2:	464a      	mov	r2, r9
 800b0f4:	4601      	mov	r1, r0
 800b0f6:	4605      	mov	r5, r0
 800b0f8:	4658      	mov	r0, fp
 800b0fa:	f000 fb61 	bl	800b7c0 <__multiply>
 800b0fe:	4649      	mov	r1, r9
 800b100:	9004      	str	r0, [sp, #16]
 800b102:	4658      	mov	r0, fp
 800b104:	f000 fa92 	bl	800b62c <_Bfree>
 800b108:	9b04      	ldr	r3, [sp, #16]
 800b10a:	4699      	mov	r9, r3
 800b10c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b10e:	1b1a      	subs	r2, r3, r4
 800b110:	d004      	beq.n	800b11c <_dtoa_r+0x78c>
 800b112:	4649      	mov	r1, r9
 800b114:	4658      	mov	r0, fp
 800b116:	f000 fbfd 	bl	800b914 <__pow5mult>
 800b11a:	4681      	mov	r9, r0
 800b11c:	2101      	movs	r1, #1
 800b11e:	4658      	mov	r0, fp
 800b120:	f000 fb38 	bl	800b794 <__i2b>
 800b124:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b126:	4604      	mov	r4, r0
 800b128:	2b00      	cmp	r3, #0
 800b12a:	f000 81cf 	beq.w	800b4cc <_dtoa_r+0xb3c>
 800b12e:	461a      	mov	r2, r3
 800b130:	4601      	mov	r1, r0
 800b132:	4658      	mov	r0, fp
 800b134:	f000 fbee 	bl	800b914 <__pow5mult>
 800b138:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b13a:	2b01      	cmp	r3, #1
 800b13c:	4604      	mov	r4, r0
 800b13e:	f300 8095 	bgt.w	800b26c <_dtoa_r+0x8dc>
 800b142:	9b02      	ldr	r3, [sp, #8]
 800b144:	2b00      	cmp	r3, #0
 800b146:	f040 8087 	bne.w	800b258 <_dtoa_r+0x8c8>
 800b14a:	9b03      	ldr	r3, [sp, #12]
 800b14c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b150:	2b00      	cmp	r3, #0
 800b152:	f040 8089 	bne.w	800b268 <_dtoa_r+0x8d8>
 800b156:	9b03      	ldr	r3, [sp, #12]
 800b158:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b15c:	0d1b      	lsrs	r3, r3, #20
 800b15e:	051b      	lsls	r3, r3, #20
 800b160:	b12b      	cbz	r3, 800b16e <_dtoa_r+0x7de>
 800b162:	9b08      	ldr	r3, [sp, #32]
 800b164:	3301      	adds	r3, #1
 800b166:	9308      	str	r3, [sp, #32]
 800b168:	f108 0801 	add.w	r8, r8, #1
 800b16c:	2301      	movs	r3, #1
 800b16e:	930a      	str	r3, [sp, #40]	@ 0x28
 800b170:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b172:	2b00      	cmp	r3, #0
 800b174:	f000 81b0 	beq.w	800b4d8 <_dtoa_r+0xb48>
 800b178:	6923      	ldr	r3, [r4, #16]
 800b17a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b17e:	6918      	ldr	r0, [r3, #16]
 800b180:	f000 fabc 	bl	800b6fc <__hi0bits>
 800b184:	f1c0 0020 	rsb	r0, r0, #32
 800b188:	9b08      	ldr	r3, [sp, #32]
 800b18a:	4418      	add	r0, r3
 800b18c:	f010 001f 	ands.w	r0, r0, #31
 800b190:	d077      	beq.n	800b282 <_dtoa_r+0x8f2>
 800b192:	f1c0 0320 	rsb	r3, r0, #32
 800b196:	2b04      	cmp	r3, #4
 800b198:	dd6b      	ble.n	800b272 <_dtoa_r+0x8e2>
 800b19a:	9b08      	ldr	r3, [sp, #32]
 800b19c:	f1c0 001c 	rsb	r0, r0, #28
 800b1a0:	4403      	add	r3, r0
 800b1a2:	4480      	add	r8, r0
 800b1a4:	4406      	add	r6, r0
 800b1a6:	9308      	str	r3, [sp, #32]
 800b1a8:	f1b8 0f00 	cmp.w	r8, #0
 800b1ac:	dd05      	ble.n	800b1ba <_dtoa_r+0x82a>
 800b1ae:	4649      	mov	r1, r9
 800b1b0:	4642      	mov	r2, r8
 800b1b2:	4658      	mov	r0, fp
 800b1b4:	f000 fc08 	bl	800b9c8 <__lshift>
 800b1b8:	4681      	mov	r9, r0
 800b1ba:	9b08      	ldr	r3, [sp, #32]
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	dd05      	ble.n	800b1cc <_dtoa_r+0x83c>
 800b1c0:	4621      	mov	r1, r4
 800b1c2:	461a      	mov	r2, r3
 800b1c4:	4658      	mov	r0, fp
 800b1c6:	f000 fbff 	bl	800b9c8 <__lshift>
 800b1ca:	4604      	mov	r4, r0
 800b1cc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d059      	beq.n	800b286 <_dtoa_r+0x8f6>
 800b1d2:	4621      	mov	r1, r4
 800b1d4:	4648      	mov	r0, r9
 800b1d6:	f000 fc63 	bl	800baa0 <__mcmp>
 800b1da:	2800      	cmp	r0, #0
 800b1dc:	da53      	bge.n	800b286 <_dtoa_r+0x8f6>
 800b1de:	1e7b      	subs	r3, r7, #1
 800b1e0:	9304      	str	r3, [sp, #16]
 800b1e2:	4649      	mov	r1, r9
 800b1e4:	2300      	movs	r3, #0
 800b1e6:	220a      	movs	r2, #10
 800b1e8:	4658      	mov	r0, fp
 800b1ea:	f000 fa41 	bl	800b670 <__multadd>
 800b1ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b1f0:	4681      	mov	r9, r0
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	f000 8172 	beq.w	800b4dc <_dtoa_r+0xb4c>
 800b1f8:	2300      	movs	r3, #0
 800b1fa:	4629      	mov	r1, r5
 800b1fc:	220a      	movs	r2, #10
 800b1fe:	4658      	mov	r0, fp
 800b200:	f000 fa36 	bl	800b670 <__multadd>
 800b204:	9b00      	ldr	r3, [sp, #0]
 800b206:	2b00      	cmp	r3, #0
 800b208:	4605      	mov	r5, r0
 800b20a:	dc67      	bgt.n	800b2dc <_dtoa_r+0x94c>
 800b20c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b20e:	2b02      	cmp	r3, #2
 800b210:	dc41      	bgt.n	800b296 <_dtoa_r+0x906>
 800b212:	e063      	b.n	800b2dc <_dtoa_r+0x94c>
 800b214:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b216:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b21a:	e746      	b.n	800b0aa <_dtoa_r+0x71a>
 800b21c:	9b07      	ldr	r3, [sp, #28]
 800b21e:	1e5c      	subs	r4, r3, #1
 800b220:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b222:	42a3      	cmp	r3, r4
 800b224:	bfbf      	itttt	lt
 800b226:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800b228:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800b22a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800b22c:	1ae3      	sublt	r3, r4, r3
 800b22e:	bfb4      	ite	lt
 800b230:	18d2      	addlt	r2, r2, r3
 800b232:	1b1c      	subge	r4, r3, r4
 800b234:	9b07      	ldr	r3, [sp, #28]
 800b236:	bfbc      	itt	lt
 800b238:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800b23a:	2400      	movlt	r4, #0
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	bfb5      	itete	lt
 800b240:	eba8 0603 	sublt.w	r6, r8, r3
 800b244:	9b07      	ldrge	r3, [sp, #28]
 800b246:	2300      	movlt	r3, #0
 800b248:	4646      	movge	r6, r8
 800b24a:	e730      	b.n	800b0ae <_dtoa_r+0x71e>
 800b24c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b24e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800b250:	4646      	mov	r6, r8
 800b252:	e735      	b.n	800b0c0 <_dtoa_r+0x730>
 800b254:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b256:	e75c      	b.n	800b112 <_dtoa_r+0x782>
 800b258:	2300      	movs	r3, #0
 800b25a:	e788      	b.n	800b16e <_dtoa_r+0x7de>
 800b25c:	3fe00000 	.word	0x3fe00000
 800b260:	40240000 	.word	0x40240000
 800b264:	40140000 	.word	0x40140000
 800b268:	9b02      	ldr	r3, [sp, #8]
 800b26a:	e780      	b.n	800b16e <_dtoa_r+0x7de>
 800b26c:	2300      	movs	r3, #0
 800b26e:	930a      	str	r3, [sp, #40]	@ 0x28
 800b270:	e782      	b.n	800b178 <_dtoa_r+0x7e8>
 800b272:	d099      	beq.n	800b1a8 <_dtoa_r+0x818>
 800b274:	9a08      	ldr	r2, [sp, #32]
 800b276:	331c      	adds	r3, #28
 800b278:	441a      	add	r2, r3
 800b27a:	4498      	add	r8, r3
 800b27c:	441e      	add	r6, r3
 800b27e:	9208      	str	r2, [sp, #32]
 800b280:	e792      	b.n	800b1a8 <_dtoa_r+0x818>
 800b282:	4603      	mov	r3, r0
 800b284:	e7f6      	b.n	800b274 <_dtoa_r+0x8e4>
 800b286:	9b07      	ldr	r3, [sp, #28]
 800b288:	9704      	str	r7, [sp, #16]
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	dc20      	bgt.n	800b2d0 <_dtoa_r+0x940>
 800b28e:	9300      	str	r3, [sp, #0]
 800b290:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b292:	2b02      	cmp	r3, #2
 800b294:	dd1e      	ble.n	800b2d4 <_dtoa_r+0x944>
 800b296:	9b00      	ldr	r3, [sp, #0]
 800b298:	2b00      	cmp	r3, #0
 800b29a:	f47f aec0 	bne.w	800b01e <_dtoa_r+0x68e>
 800b29e:	4621      	mov	r1, r4
 800b2a0:	2205      	movs	r2, #5
 800b2a2:	4658      	mov	r0, fp
 800b2a4:	f000 f9e4 	bl	800b670 <__multadd>
 800b2a8:	4601      	mov	r1, r0
 800b2aa:	4604      	mov	r4, r0
 800b2ac:	4648      	mov	r0, r9
 800b2ae:	f000 fbf7 	bl	800baa0 <__mcmp>
 800b2b2:	2800      	cmp	r0, #0
 800b2b4:	f77f aeb3 	ble.w	800b01e <_dtoa_r+0x68e>
 800b2b8:	4656      	mov	r6, sl
 800b2ba:	2331      	movs	r3, #49	@ 0x31
 800b2bc:	f806 3b01 	strb.w	r3, [r6], #1
 800b2c0:	9b04      	ldr	r3, [sp, #16]
 800b2c2:	3301      	adds	r3, #1
 800b2c4:	9304      	str	r3, [sp, #16]
 800b2c6:	e6ae      	b.n	800b026 <_dtoa_r+0x696>
 800b2c8:	9c07      	ldr	r4, [sp, #28]
 800b2ca:	9704      	str	r7, [sp, #16]
 800b2cc:	4625      	mov	r5, r4
 800b2ce:	e7f3      	b.n	800b2b8 <_dtoa_r+0x928>
 800b2d0:	9b07      	ldr	r3, [sp, #28]
 800b2d2:	9300      	str	r3, [sp, #0]
 800b2d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	f000 8104 	beq.w	800b4e4 <_dtoa_r+0xb54>
 800b2dc:	2e00      	cmp	r6, #0
 800b2de:	dd05      	ble.n	800b2ec <_dtoa_r+0x95c>
 800b2e0:	4629      	mov	r1, r5
 800b2e2:	4632      	mov	r2, r6
 800b2e4:	4658      	mov	r0, fp
 800b2e6:	f000 fb6f 	bl	800b9c8 <__lshift>
 800b2ea:	4605      	mov	r5, r0
 800b2ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d05a      	beq.n	800b3a8 <_dtoa_r+0xa18>
 800b2f2:	6869      	ldr	r1, [r5, #4]
 800b2f4:	4658      	mov	r0, fp
 800b2f6:	f000 f959 	bl	800b5ac <_Balloc>
 800b2fa:	4606      	mov	r6, r0
 800b2fc:	b928      	cbnz	r0, 800b30a <_dtoa_r+0x97a>
 800b2fe:	4b84      	ldr	r3, [pc, #528]	@ (800b510 <_dtoa_r+0xb80>)
 800b300:	4602      	mov	r2, r0
 800b302:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b306:	f7ff bb5a 	b.w	800a9be <_dtoa_r+0x2e>
 800b30a:	692a      	ldr	r2, [r5, #16]
 800b30c:	3202      	adds	r2, #2
 800b30e:	0092      	lsls	r2, r2, #2
 800b310:	f105 010c 	add.w	r1, r5, #12
 800b314:	300c      	adds	r0, #12
 800b316:	f7ff faa2 	bl	800a85e <memcpy>
 800b31a:	2201      	movs	r2, #1
 800b31c:	4631      	mov	r1, r6
 800b31e:	4658      	mov	r0, fp
 800b320:	f000 fb52 	bl	800b9c8 <__lshift>
 800b324:	f10a 0301 	add.w	r3, sl, #1
 800b328:	9307      	str	r3, [sp, #28]
 800b32a:	9b00      	ldr	r3, [sp, #0]
 800b32c:	4453      	add	r3, sl
 800b32e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b330:	9b02      	ldr	r3, [sp, #8]
 800b332:	f003 0301 	and.w	r3, r3, #1
 800b336:	462f      	mov	r7, r5
 800b338:	930a      	str	r3, [sp, #40]	@ 0x28
 800b33a:	4605      	mov	r5, r0
 800b33c:	9b07      	ldr	r3, [sp, #28]
 800b33e:	4621      	mov	r1, r4
 800b340:	3b01      	subs	r3, #1
 800b342:	4648      	mov	r0, r9
 800b344:	9300      	str	r3, [sp, #0]
 800b346:	f7ff fa98 	bl	800a87a <quorem>
 800b34a:	4639      	mov	r1, r7
 800b34c:	9002      	str	r0, [sp, #8]
 800b34e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b352:	4648      	mov	r0, r9
 800b354:	f000 fba4 	bl	800baa0 <__mcmp>
 800b358:	462a      	mov	r2, r5
 800b35a:	9008      	str	r0, [sp, #32]
 800b35c:	4621      	mov	r1, r4
 800b35e:	4658      	mov	r0, fp
 800b360:	f000 fbba 	bl	800bad8 <__mdiff>
 800b364:	68c2      	ldr	r2, [r0, #12]
 800b366:	4606      	mov	r6, r0
 800b368:	bb02      	cbnz	r2, 800b3ac <_dtoa_r+0xa1c>
 800b36a:	4601      	mov	r1, r0
 800b36c:	4648      	mov	r0, r9
 800b36e:	f000 fb97 	bl	800baa0 <__mcmp>
 800b372:	4602      	mov	r2, r0
 800b374:	4631      	mov	r1, r6
 800b376:	4658      	mov	r0, fp
 800b378:	920e      	str	r2, [sp, #56]	@ 0x38
 800b37a:	f000 f957 	bl	800b62c <_Bfree>
 800b37e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b380:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b382:	9e07      	ldr	r6, [sp, #28]
 800b384:	ea43 0102 	orr.w	r1, r3, r2
 800b388:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b38a:	4319      	orrs	r1, r3
 800b38c:	d110      	bne.n	800b3b0 <_dtoa_r+0xa20>
 800b38e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b392:	d029      	beq.n	800b3e8 <_dtoa_r+0xa58>
 800b394:	9b08      	ldr	r3, [sp, #32]
 800b396:	2b00      	cmp	r3, #0
 800b398:	dd02      	ble.n	800b3a0 <_dtoa_r+0xa10>
 800b39a:	9b02      	ldr	r3, [sp, #8]
 800b39c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800b3a0:	9b00      	ldr	r3, [sp, #0]
 800b3a2:	f883 8000 	strb.w	r8, [r3]
 800b3a6:	e63f      	b.n	800b028 <_dtoa_r+0x698>
 800b3a8:	4628      	mov	r0, r5
 800b3aa:	e7bb      	b.n	800b324 <_dtoa_r+0x994>
 800b3ac:	2201      	movs	r2, #1
 800b3ae:	e7e1      	b.n	800b374 <_dtoa_r+0x9e4>
 800b3b0:	9b08      	ldr	r3, [sp, #32]
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	db04      	blt.n	800b3c0 <_dtoa_r+0xa30>
 800b3b6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b3b8:	430b      	orrs	r3, r1
 800b3ba:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b3bc:	430b      	orrs	r3, r1
 800b3be:	d120      	bne.n	800b402 <_dtoa_r+0xa72>
 800b3c0:	2a00      	cmp	r2, #0
 800b3c2:	dded      	ble.n	800b3a0 <_dtoa_r+0xa10>
 800b3c4:	4649      	mov	r1, r9
 800b3c6:	2201      	movs	r2, #1
 800b3c8:	4658      	mov	r0, fp
 800b3ca:	f000 fafd 	bl	800b9c8 <__lshift>
 800b3ce:	4621      	mov	r1, r4
 800b3d0:	4681      	mov	r9, r0
 800b3d2:	f000 fb65 	bl	800baa0 <__mcmp>
 800b3d6:	2800      	cmp	r0, #0
 800b3d8:	dc03      	bgt.n	800b3e2 <_dtoa_r+0xa52>
 800b3da:	d1e1      	bne.n	800b3a0 <_dtoa_r+0xa10>
 800b3dc:	f018 0f01 	tst.w	r8, #1
 800b3e0:	d0de      	beq.n	800b3a0 <_dtoa_r+0xa10>
 800b3e2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b3e6:	d1d8      	bne.n	800b39a <_dtoa_r+0xa0a>
 800b3e8:	9a00      	ldr	r2, [sp, #0]
 800b3ea:	2339      	movs	r3, #57	@ 0x39
 800b3ec:	7013      	strb	r3, [r2, #0]
 800b3ee:	4633      	mov	r3, r6
 800b3f0:	461e      	mov	r6, r3
 800b3f2:	3b01      	subs	r3, #1
 800b3f4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b3f8:	2a39      	cmp	r2, #57	@ 0x39
 800b3fa:	d052      	beq.n	800b4a2 <_dtoa_r+0xb12>
 800b3fc:	3201      	adds	r2, #1
 800b3fe:	701a      	strb	r2, [r3, #0]
 800b400:	e612      	b.n	800b028 <_dtoa_r+0x698>
 800b402:	2a00      	cmp	r2, #0
 800b404:	dd07      	ble.n	800b416 <_dtoa_r+0xa86>
 800b406:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b40a:	d0ed      	beq.n	800b3e8 <_dtoa_r+0xa58>
 800b40c:	9a00      	ldr	r2, [sp, #0]
 800b40e:	f108 0301 	add.w	r3, r8, #1
 800b412:	7013      	strb	r3, [r2, #0]
 800b414:	e608      	b.n	800b028 <_dtoa_r+0x698>
 800b416:	9b07      	ldr	r3, [sp, #28]
 800b418:	9a07      	ldr	r2, [sp, #28]
 800b41a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800b41e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b420:	4293      	cmp	r3, r2
 800b422:	d028      	beq.n	800b476 <_dtoa_r+0xae6>
 800b424:	4649      	mov	r1, r9
 800b426:	2300      	movs	r3, #0
 800b428:	220a      	movs	r2, #10
 800b42a:	4658      	mov	r0, fp
 800b42c:	f000 f920 	bl	800b670 <__multadd>
 800b430:	42af      	cmp	r7, r5
 800b432:	4681      	mov	r9, r0
 800b434:	f04f 0300 	mov.w	r3, #0
 800b438:	f04f 020a 	mov.w	r2, #10
 800b43c:	4639      	mov	r1, r7
 800b43e:	4658      	mov	r0, fp
 800b440:	d107      	bne.n	800b452 <_dtoa_r+0xac2>
 800b442:	f000 f915 	bl	800b670 <__multadd>
 800b446:	4607      	mov	r7, r0
 800b448:	4605      	mov	r5, r0
 800b44a:	9b07      	ldr	r3, [sp, #28]
 800b44c:	3301      	adds	r3, #1
 800b44e:	9307      	str	r3, [sp, #28]
 800b450:	e774      	b.n	800b33c <_dtoa_r+0x9ac>
 800b452:	f000 f90d 	bl	800b670 <__multadd>
 800b456:	4629      	mov	r1, r5
 800b458:	4607      	mov	r7, r0
 800b45a:	2300      	movs	r3, #0
 800b45c:	220a      	movs	r2, #10
 800b45e:	4658      	mov	r0, fp
 800b460:	f000 f906 	bl	800b670 <__multadd>
 800b464:	4605      	mov	r5, r0
 800b466:	e7f0      	b.n	800b44a <_dtoa_r+0xaba>
 800b468:	9b00      	ldr	r3, [sp, #0]
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	bfcc      	ite	gt
 800b46e:	461e      	movgt	r6, r3
 800b470:	2601      	movle	r6, #1
 800b472:	4456      	add	r6, sl
 800b474:	2700      	movs	r7, #0
 800b476:	4649      	mov	r1, r9
 800b478:	2201      	movs	r2, #1
 800b47a:	4658      	mov	r0, fp
 800b47c:	f000 faa4 	bl	800b9c8 <__lshift>
 800b480:	4621      	mov	r1, r4
 800b482:	4681      	mov	r9, r0
 800b484:	f000 fb0c 	bl	800baa0 <__mcmp>
 800b488:	2800      	cmp	r0, #0
 800b48a:	dcb0      	bgt.n	800b3ee <_dtoa_r+0xa5e>
 800b48c:	d102      	bne.n	800b494 <_dtoa_r+0xb04>
 800b48e:	f018 0f01 	tst.w	r8, #1
 800b492:	d1ac      	bne.n	800b3ee <_dtoa_r+0xa5e>
 800b494:	4633      	mov	r3, r6
 800b496:	461e      	mov	r6, r3
 800b498:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b49c:	2a30      	cmp	r2, #48	@ 0x30
 800b49e:	d0fa      	beq.n	800b496 <_dtoa_r+0xb06>
 800b4a0:	e5c2      	b.n	800b028 <_dtoa_r+0x698>
 800b4a2:	459a      	cmp	sl, r3
 800b4a4:	d1a4      	bne.n	800b3f0 <_dtoa_r+0xa60>
 800b4a6:	9b04      	ldr	r3, [sp, #16]
 800b4a8:	3301      	adds	r3, #1
 800b4aa:	9304      	str	r3, [sp, #16]
 800b4ac:	2331      	movs	r3, #49	@ 0x31
 800b4ae:	f88a 3000 	strb.w	r3, [sl]
 800b4b2:	e5b9      	b.n	800b028 <_dtoa_r+0x698>
 800b4b4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b4b6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800b514 <_dtoa_r+0xb84>
 800b4ba:	b11b      	cbz	r3, 800b4c4 <_dtoa_r+0xb34>
 800b4bc:	f10a 0308 	add.w	r3, sl, #8
 800b4c0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800b4c2:	6013      	str	r3, [r2, #0]
 800b4c4:	4650      	mov	r0, sl
 800b4c6:	b019      	add	sp, #100	@ 0x64
 800b4c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4ce:	2b01      	cmp	r3, #1
 800b4d0:	f77f ae37 	ble.w	800b142 <_dtoa_r+0x7b2>
 800b4d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b4d6:	930a      	str	r3, [sp, #40]	@ 0x28
 800b4d8:	2001      	movs	r0, #1
 800b4da:	e655      	b.n	800b188 <_dtoa_r+0x7f8>
 800b4dc:	9b00      	ldr	r3, [sp, #0]
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	f77f aed6 	ble.w	800b290 <_dtoa_r+0x900>
 800b4e4:	4656      	mov	r6, sl
 800b4e6:	4621      	mov	r1, r4
 800b4e8:	4648      	mov	r0, r9
 800b4ea:	f7ff f9c6 	bl	800a87a <quorem>
 800b4ee:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b4f2:	f806 8b01 	strb.w	r8, [r6], #1
 800b4f6:	9b00      	ldr	r3, [sp, #0]
 800b4f8:	eba6 020a 	sub.w	r2, r6, sl
 800b4fc:	4293      	cmp	r3, r2
 800b4fe:	ddb3      	ble.n	800b468 <_dtoa_r+0xad8>
 800b500:	4649      	mov	r1, r9
 800b502:	2300      	movs	r3, #0
 800b504:	220a      	movs	r2, #10
 800b506:	4658      	mov	r0, fp
 800b508:	f000 f8b2 	bl	800b670 <__multadd>
 800b50c:	4681      	mov	r9, r0
 800b50e:	e7ea      	b.n	800b4e6 <_dtoa_r+0xb56>
 800b510:	0800d73c 	.word	0x0800d73c
 800b514:	0800d6c0 	.word	0x0800d6c0

0800b518 <_free_r>:
 800b518:	b538      	push	{r3, r4, r5, lr}
 800b51a:	4605      	mov	r5, r0
 800b51c:	2900      	cmp	r1, #0
 800b51e:	d041      	beq.n	800b5a4 <_free_r+0x8c>
 800b520:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b524:	1f0c      	subs	r4, r1, #4
 800b526:	2b00      	cmp	r3, #0
 800b528:	bfb8      	it	lt
 800b52a:	18e4      	addlt	r4, r4, r3
 800b52c:	f7fe fa66 	bl	80099fc <__malloc_lock>
 800b530:	4a1d      	ldr	r2, [pc, #116]	@ (800b5a8 <_free_r+0x90>)
 800b532:	6813      	ldr	r3, [r2, #0]
 800b534:	b933      	cbnz	r3, 800b544 <_free_r+0x2c>
 800b536:	6063      	str	r3, [r4, #4]
 800b538:	6014      	str	r4, [r2, #0]
 800b53a:	4628      	mov	r0, r5
 800b53c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b540:	f7fe ba62 	b.w	8009a08 <__malloc_unlock>
 800b544:	42a3      	cmp	r3, r4
 800b546:	d908      	bls.n	800b55a <_free_r+0x42>
 800b548:	6820      	ldr	r0, [r4, #0]
 800b54a:	1821      	adds	r1, r4, r0
 800b54c:	428b      	cmp	r3, r1
 800b54e:	bf01      	itttt	eq
 800b550:	6819      	ldreq	r1, [r3, #0]
 800b552:	685b      	ldreq	r3, [r3, #4]
 800b554:	1809      	addeq	r1, r1, r0
 800b556:	6021      	streq	r1, [r4, #0]
 800b558:	e7ed      	b.n	800b536 <_free_r+0x1e>
 800b55a:	461a      	mov	r2, r3
 800b55c:	685b      	ldr	r3, [r3, #4]
 800b55e:	b10b      	cbz	r3, 800b564 <_free_r+0x4c>
 800b560:	42a3      	cmp	r3, r4
 800b562:	d9fa      	bls.n	800b55a <_free_r+0x42>
 800b564:	6811      	ldr	r1, [r2, #0]
 800b566:	1850      	adds	r0, r2, r1
 800b568:	42a0      	cmp	r0, r4
 800b56a:	d10b      	bne.n	800b584 <_free_r+0x6c>
 800b56c:	6820      	ldr	r0, [r4, #0]
 800b56e:	4401      	add	r1, r0
 800b570:	1850      	adds	r0, r2, r1
 800b572:	4283      	cmp	r3, r0
 800b574:	6011      	str	r1, [r2, #0]
 800b576:	d1e0      	bne.n	800b53a <_free_r+0x22>
 800b578:	6818      	ldr	r0, [r3, #0]
 800b57a:	685b      	ldr	r3, [r3, #4]
 800b57c:	6053      	str	r3, [r2, #4]
 800b57e:	4408      	add	r0, r1
 800b580:	6010      	str	r0, [r2, #0]
 800b582:	e7da      	b.n	800b53a <_free_r+0x22>
 800b584:	d902      	bls.n	800b58c <_free_r+0x74>
 800b586:	230c      	movs	r3, #12
 800b588:	602b      	str	r3, [r5, #0]
 800b58a:	e7d6      	b.n	800b53a <_free_r+0x22>
 800b58c:	6820      	ldr	r0, [r4, #0]
 800b58e:	1821      	adds	r1, r4, r0
 800b590:	428b      	cmp	r3, r1
 800b592:	bf04      	itt	eq
 800b594:	6819      	ldreq	r1, [r3, #0]
 800b596:	685b      	ldreq	r3, [r3, #4]
 800b598:	6063      	str	r3, [r4, #4]
 800b59a:	bf04      	itt	eq
 800b59c:	1809      	addeq	r1, r1, r0
 800b59e:	6021      	streq	r1, [r4, #0]
 800b5a0:	6054      	str	r4, [r2, #4]
 800b5a2:	e7ca      	b.n	800b53a <_free_r+0x22>
 800b5a4:	bd38      	pop	{r3, r4, r5, pc}
 800b5a6:	bf00      	nop
 800b5a8:	200050a4 	.word	0x200050a4

0800b5ac <_Balloc>:
 800b5ac:	b570      	push	{r4, r5, r6, lr}
 800b5ae:	69c6      	ldr	r6, [r0, #28]
 800b5b0:	4604      	mov	r4, r0
 800b5b2:	460d      	mov	r5, r1
 800b5b4:	b976      	cbnz	r6, 800b5d4 <_Balloc+0x28>
 800b5b6:	2010      	movs	r0, #16
 800b5b8:	f7fe f96e 	bl	8009898 <malloc>
 800b5bc:	4602      	mov	r2, r0
 800b5be:	61e0      	str	r0, [r4, #28]
 800b5c0:	b920      	cbnz	r0, 800b5cc <_Balloc+0x20>
 800b5c2:	4b18      	ldr	r3, [pc, #96]	@ (800b624 <_Balloc+0x78>)
 800b5c4:	4818      	ldr	r0, [pc, #96]	@ (800b628 <_Balloc+0x7c>)
 800b5c6:	216b      	movs	r1, #107	@ 0x6b
 800b5c8:	f000 ff56 	bl	800c478 <__assert_func>
 800b5cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b5d0:	6006      	str	r6, [r0, #0]
 800b5d2:	60c6      	str	r6, [r0, #12]
 800b5d4:	69e6      	ldr	r6, [r4, #28]
 800b5d6:	68f3      	ldr	r3, [r6, #12]
 800b5d8:	b183      	cbz	r3, 800b5fc <_Balloc+0x50>
 800b5da:	69e3      	ldr	r3, [r4, #28]
 800b5dc:	68db      	ldr	r3, [r3, #12]
 800b5de:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b5e2:	b9b8      	cbnz	r0, 800b614 <_Balloc+0x68>
 800b5e4:	2101      	movs	r1, #1
 800b5e6:	fa01 f605 	lsl.w	r6, r1, r5
 800b5ea:	1d72      	adds	r2, r6, #5
 800b5ec:	0092      	lsls	r2, r2, #2
 800b5ee:	4620      	mov	r0, r4
 800b5f0:	f000 ff60 	bl	800c4b4 <_calloc_r>
 800b5f4:	b160      	cbz	r0, 800b610 <_Balloc+0x64>
 800b5f6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b5fa:	e00e      	b.n	800b61a <_Balloc+0x6e>
 800b5fc:	2221      	movs	r2, #33	@ 0x21
 800b5fe:	2104      	movs	r1, #4
 800b600:	4620      	mov	r0, r4
 800b602:	f000 ff57 	bl	800c4b4 <_calloc_r>
 800b606:	69e3      	ldr	r3, [r4, #28]
 800b608:	60f0      	str	r0, [r6, #12]
 800b60a:	68db      	ldr	r3, [r3, #12]
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d1e4      	bne.n	800b5da <_Balloc+0x2e>
 800b610:	2000      	movs	r0, #0
 800b612:	bd70      	pop	{r4, r5, r6, pc}
 800b614:	6802      	ldr	r2, [r0, #0]
 800b616:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b61a:	2300      	movs	r3, #0
 800b61c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b620:	e7f7      	b.n	800b612 <_Balloc+0x66>
 800b622:	bf00      	nop
 800b624:	0800d6cd 	.word	0x0800d6cd
 800b628:	0800d74d 	.word	0x0800d74d

0800b62c <_Bfree>:
 800b62c:	b570      	push	{r4, r5, r6, lr}
 800b62e:	69c6      	ldr	r6, [r0, #28]
 800b630:	4605      	mov	r5, r0
 800b632:	460c      	mov	r4, r1
 800b634:	b976      	cbnz	r6, 800b654 <_Bfree+0x28>
 800b636:	2010      	movs	r0, #16
 800b638:	f7fe f92e 	bl	8009898 <malloc>
 800b63c:	4602      	mov	r2, r0
 800b63e:	61e8      	str	r0, [r5, #28]
 800b640:	b920      	cbnz	r0, 800b64c <_Bfree+0x20>
 800b642:	4b09      	ldr	r3, [pc, #36]	@ (800b668 <_Bfree+0x3c>)
 800b644:	4809      	ldr	r0, [pc, #36]	@ (800b66c <_Bfree+0x40>)
 800b646:	218f      	movs	r1, #143	@ 0x8f
 800b648:	f000 ff16 	bl	800c478 <__assert_func>
 800b64c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b650:	6006      	str	r6, [r0, #0]
 800b652:	60c6      	str	r6, [r0, #12]
 800b654:	b13c      	cbz	r4, 800b666 <_Bfree+0x3a>
 800b656:	69eb      	ldr	r3, [r5, #28]
 800b658:	6862      	ldr	r2, [r4, #4]
 800b65a:	68db      	ldr	r3, [r3, #12]
 800b65c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b660:	6021      	str	r1, [r4, #0]
 800b662:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b666:	bd70      	pop	{r4, r5, r6, pc}
 800b668:	0800d6cd 	.word	0x0800d6cd
 800b66c:	0800d74d 	.word	0x0800d74d

0800b670 <__multadd>:
 800b670:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b674:	690d      	ldr	r5, [r1, #16]
 800b676:	4607      	mov	r7, r0
 800b678:	460c      	mov	r4, r1
 800b67a:	461e      	mov	r6, r3
 800b67c:	f101 0c14 	add.w	ip, r1, #20
 800b680:	2000      	movs	r0, #0
 800b682:	f8dc 3000 	ldr.w	r3, [ip]
 800b686:	b299      	uxth	r1, r3
 800b688:	fb02 6101 	mla	r1, r2, r1, r6
 800b68c:	0c1e      	lsrs	r6, r3, #16
 800b68e:	0c0b      	lsrs	r3, r1, #16
 800b690:	fb02 3306 	mla	r3, r2, r6, r3
 800b694:	b289      	uxth	r1, r1
 800b696:	3001      	adds	r0, #1
 800b698:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b69c:	4285      	cmp	r5, r0
 800b69e:	f84c 1b04 	str.w	r1, [ip], #4
 800b6a2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b6a6:	dcec      	bgt.n	800b682 <__multadd+0x12>
 800b6a8:	b30e      	cbz	r6, 800b6ee <__multadd+0x7e>
 800b6aa:	68a3      	ldr	r3, [r4, #8]
 800b6ac:	42ab      	cmp	r3, r5
 800b6ae:	dc19      	bgt.n	800b6e4 <__multadd+0x74>
 800b6b0:	6861      	ldr	r1, [r4, #4]
 800b6b2:	4638      	mov	r0, r7
 800b6b4:	3101      	adds	r1, #1
 800b6b6:	f7ff ff79 	bl	800b5ac <_Balloc>
 800b6ba:	4680      	mov	r8, r0
 800b6bc:	b928      	cbnz	r0, 800b6ca <__multadd+0x5a>
 800b6be:	4602      	mov	r2, r0
 800b6c0:	4b0c      	ldr	r3, [pc, #48]	@ (800b6f4 <__multadd+0x84>)
 800b6c2:	480d      	ldr	r0, [pc, #52]	@ (800b6f8 <__multadd+0x88>)
 800b6c4:	21ba      	movs	r1, #186	@ 0xba
 800b6c6:	f000 fed7 	bl	800c478 <__assert_func>
 800b6ca:	6922      	ldr	r2, [r4, #16]
 800b6cc:	3202      	adds	r2, #2
 800b6ce:	f104 010c 	add.w	r1, r4, #12
 800b6d2:	0092      	lsls	r2, r2, #2
 800b6d4:	300c      	adds	r0, #12
 800b6d6:	f7ff f8c2 	bl	800a85e <memcpy>
 800b6da:	4621      	mov	r1, r4
 800b6dc:	4638      	mov	r0, r7
 800b6de:	f7ff ffa5 	bl	800b62c <_Bfree>
 800b6e2:	4644      	mov	r4, r8
 800b6e4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b6e8:	3501      	adds	r5, #1
 800b6ea:	615e      	str	r6, [r3, #20]
 800b6ec:	6125      	str	r5, [r4, #16]
 800b6ee:	4620      	mov	r0, r4
 800b6f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b6f4:	0800d73c 	.word	0x0800d73c
 800b6f8:	0800d74d 	.word	0x0800d74d

0800b6fc <__hi0bits>:
 800b6fc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b700:	4603      	mov	r3, r0
 800b702:	bf36      	itet	cc
 800b704:	0403      	lslcc	r3, r0, #16
 800b706:	2000      	movcs	r0, #0
 800b708:	2010      	movcc	r0, #16
 800b70a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b70e:	bf3c      	itt	cc
 800b710:	021b      	lslcc	r3, r3, #8
 800b712:	3008      	addcc	r0, #8
 800b714:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b718:	bf3c      	itt	cc
 800b71a:	011b      	lslcc	r3, r3, #4
 800b71c:	3004      	addcc	r0, #4
 800b71e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b722:	bf3c      	itt	cc
 800b724:	009b      	lslcc	r3, r3, #2
 800b726:	3002      	addcc	r0, #2
 800b728:	2b00      	cmp	r3, #0
 800b72a:	db05      	blt.n	800b738 <__hi0bits+0x3c>
 800b72c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b730:	f100 0001 	add.w	r0, r0, #1
 800b734:	bf08      	it	eq
 800b736:	2020      	moveq	r0, #32
 800b738:	4770      	bx	lr

0800b73a <__lo0bits>:
 800b73a:	6803      	ldr	r3, [r0, #0]
 800b73c:	4602      	mov	r2, r0
 800b73e:	f013 0007 	ands.w	r0, r3, #7
 800b742:	d00b      	beq.n	800b75c <__lo0bits+0x22>
 800b744:	07d9      	lsls	r1, r3, #31
 800b746:	d421      	bmi.n	800b78c <__lo0bits+0x52>
 800b748:	0798      	lsls	r0, r3, #30
 800b74a:	bf49      	itett	mi
 800b74c:	085b      	lsrmi	r3, r3, #1
 800b74e:	089b      	lsrpl	r3, r3, #2
 800b750:	2001      	movmi	r0, #1
 800b752:	6013      	strmi	r3, [r2, #0]
 800b754:	bf5c      	itt	pl
 800b756:	6013      	strpl	r3, [r2, #0]
 800b758:	2002      	movpl	r0, #2
 800b75a:	4770      	bx	lr
 800b75c:	b299      	uxth	r1, r3
 800b75e:	b909      	cbnz	r1, 800b764 <__lo0bits+0x2a>
 800b760:	0c1b      	lsrs	r3, r3, #16
 800b762:	2010      	movs	r0, #16
 800b764:	b2d9      	uxtb	r1, r3
 800b766:	b909      	cbnz	r1, 800b76c <__lo0bits+0x32>
 800b768:	3008      	adds	r0, #8
 800b76a:	0a1b      	lsrs	r3, r3, #8
 800b76c:	0719      	lsls	r1, r3, #28
 800b76e:	bf04      	itt	eq
 800b770:	091b      	lsreq	r3, r3, #4
 800b772:	3004      	addeq	r0, #4
 800b774:	0799      	lsls	r1, r3, #30
 800b776:	bf04      	itt	eq
 800b778:	089b      	lsreq	r3, r3, #2
 800b77a:	3002      	addeq	r0, #2
 800b77c:	07d9      	lsls	r1, r3, #31
 800b77e:	d403      	bmi.n	800b788 <__lo0bits+0x4e>
 800b780:	085b      	lsrs	r3, r3, #1
 800b782:	f100 0001 	add.w	r0, r0, #1
 800b786:	d003      	beq.n	800b790 <__lo0bits+0x56>
 800b788:	6013      	str	r3, [r2, #0]
 800b78a:	4770      	bx	lr
 800b78c:	2000      	movs	r0, #0
 800b78e:	4770      	bx	lr
 800b790:	2020      	movs	r0, #32
 800b792:	4770      	bx	lr

0800b794 <__i2b>:
 800b794:	b510      	push	{r4, lr}
 800b796:	460c      	mov	r4, r1
 800b798:	2101      	movs	r1, #1
 800b79a:	f7ff ff07 	bl	800b5ac <_Balloc>
 800b79e:	4602      	mov	r2, r0
 800b7a0:	b928      	cbnz	r0, 800b7ae <__i2b+0x1a>
 800b7a2:	4b05      	ldr	r3, [pc, #20]	@ (800b7b8 <__i2b+0x24>)
 800b7a4:	4805      	ldr	r0, [pc, #20]	@ (800b7bc <__i2b+0x28>)
 800b7a6:	f240 1145 	movw	r1, #325	@ 0x145
 800b7aa:	f000 fe65 	bl	800c478 <__assert_func>
 800b7ae:	2301      	movs	r3, #1
 800b7b0:	6144      	str	r4, [r0, #20]
 800b7b2:	6103      	str	r3, [r0, #16]
 800b7b4:	bd10      	pop	{r4, pc}
 800b7b6:	bf00      	nop
 800b7b8:	0800d73c 	.word	0x0800d73c
 800b7bc:	0800d74d 	.word	0x0800d74d

0800b7c0 <__multiply>:
 800b7c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7c4:	4614      	mov	r4, r2
 800b7c6:	690a      	ldr	r2, [r1, #16]
 800b7c8:	6923      	ldr	r3, [r4, #16]
 800b7ca:	429a      	cmp	r2, r3
 800b7cc:	bfa8      	it	ge
 800b7ce:	4623      	movge	r3, r4
 800b7d0:	460f      	mov	r7, r1
 800b7d2:	bfa4      	itt	ge
 800b7d4:	460c      	movge	r4, r1
 800b7d6:	461f      	movge	r7, r3
 800b7d8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800b7dc:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800b7e0:	68a3      	ldr	r3, [r4, #8]
 800b7e2:	6861      	ldr	r1, [r4, #4]
 800b7e4:	eb0a 0609 	add.w	r6, sl, r9
 800b7e8:	42b3      	cmp	r3, r6
 800b7ea:	b085      	sub	sp, #20
 800b7ec:	bfb8      	it	lt
 800b7ee:	3101      	addlt	r1, #1
 800b7f0:	f7ff fedc 	bl	800b5ac <_Balloc>
 800b7f4:	b930      	cbnz	r0, 800b804 <__multiply+0x44>
 800b7f6:	4602      	mov	r2, r0
 800b7f8:	4b44      	ldr	r3, [pc, #272]	@ (800b90c <__multiply+0x14c>)
 800b7fa:	4845      	ldr	r0, [pc, #276]	@ (800b910 <__multiply+0x150>)
 800b7fc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b800:	f000 fe3a 	bl	800c478 <__assert_func>
 800b804:	f100 0514 	add.w	r5, r0, #20
 800b808:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b80c:	462b      	mov	r3, r5
 800b80e:	2200      	movs	r2, #0
 800b810:	4543      	cmp	r3, r8
 800b812:	d321      	bcc.n	800b858 <__multiply+0x98>
 800b814:	f107 0114 	add.w	r1, r7, #20
 800b818:	f104 0214 	add.w	r2, r4, #20
 800b81c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800b820:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800b824:	9302      	str	r3, [sp, #8]
 800b826:	1b13      	subs	r3, r2, r4
 800b828:	3b15      	subs	r3, #21
 800b82a:	f023 0303 	bic.w	r3, r3, #3
 800b82e:	3304      	adds	r3, #4
 800b830:	f104 0715 	add.w	r7, r4, #21
 800b834:	42ba      	cmp	r2, r7
 800b836:	bf38      	it	cc
 800b838:	2304      	movcc	r3, #4
 800b83a:	9301      	str	r3, [sp, #4]
 800b83c:	9b02      	ldr	r3, [sp, #8]
 800b83e:	9103      	str	r1, [sp, #12]
 800b840:	428b      	cmp	r3, r1
 800b842:	d80c      	bhi.n	800b85e <__multiply+0x9e>
 800b844:	2e00      	cmp	r6, #0
 800b846:	dd03      	ble.n	800b850 <__multiply+0x90>
 800b848:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d05b      	beq.n	800b908 <__multiply+0x148>
 800b850:	6106      	str	r6, [r0, #16]
 800b852:	b005      	add	sp, #20
 800b854:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b858:	f843 2b04 	str.w	r2, [r3], #4
 800b85c:	e7d8      	b.n	800b810 <__multiply+0x50>
 800b85e:	f8b1 a000 	ldrh.w	sl, [r1]
 800b862:	f1ba 0f00 	cmp.w	sl, #0
 800b866:	d024      	beq.n	800b8b2 <__multiply+0xf2>
 800b868:	f104 0e14 	add.w	lr, r4, #20
 800b86c:	46a9      	mov	r9, r5
 800b86e:	f04f 0c00 	mov.w	ip, #0
 800b872:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b876:	f8d9 3000 	ldr.w	r3, [r9]
 800b87a:	fa1f fb87 	uxth.w	fp, r7
 800b87e:	b29b      	uxth	r3, r3
 800b880:	fb0a 330b 	mla	r3, sl, fp, r3
 800b884:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800b888:	f8d9 7000 	ldr.w	r7, [r9]
 800b88c:	4463      	add	r3, ip
 800b88e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b892:	fb0a c70b 	mla	r7, sl, fp, ip
 800b896:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800b89a:	b29b      	uxth	r3, r3
 800b89c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b8a0:	4572      	cmp	r2, lr
 800b8a2:	f849 3b04 	str.w	r3, [r9], #4
 800b8a6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b8aa:	d8e2      	bhi.n	800b872 <__multiply+0xb2>
 800b8ac:	9b01      	ldr	r3, [sp, #4]
 800b8ae:	f845 c003 	str.w	ip, [r5, r3]
 800b8b2:	9b03      	ldr	r3, [sp, #12]
 800b8b4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b8b8:	3104      	adds	r1, #4
 800b8ba:	f1b9 0f00 	cmp.w	r9, #0
 800b8be:	d021      	beq.n	800b904 <__multiply+0x144>
 800b8c0:	682b      	ldr	r3, [r5, #0]
 800b8c2:	f104 0c14 	add.w	ip, r4, #20
 800b8c6:	46ae      	mov	lr, r5
 800b8c8:	f04f 0a00 	mov.w	sl, #0
 800b8cc:	f8bc b000 	ldrh.w	fp, [ip]
 800b8d0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800b8d4:	fb09 770b 	mla	r7, r9, fp, r7
 800b8d8:	4457      	add	r7, sl
 800b8da:	b29b      	uxth	r3, r3
 800b8dc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b8e0:	f84e 3b04 	str.w	r3, [lr], #4
 800b8e4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b8e8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b8ec:	f8be 3000 	ldrh.w	r3, [lr]
 800b8f0:	fb09 330a 	mla	r3, r9, sl, r3
 800b8f4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800b8f8:	4562      	cmp	r2, ip
 800b8fa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b8fe:	d8e5      	bhi.n	800b8cc <__multiply+0x10c>
 800b900:	9f01      	ldr	r7, [sp, #4]
 800b902:	51eb      	str	r3, [r5, r7]
 800b904:	3504      	adds	r5, #4
 800b906:	e799      	b.n	800b83c <__multiply+0x7c>
 800b908:	3e01      	subs	r6, #1
 800b90a:	e79b      	b.n	800b844 <__multiply+0x84>
 800b90c:	0800d73c 	.word	0x0800d73c
 800b910:	0800d74d 	.word	0x0800d74d

0800b914 <__pow5mult>:
 800b914:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b918:	4615      	mov	r5, r2
 800b91a:	f012 0203 	ands.w	r2, r2, #3
 800b91e:	4607      	mov	r7, r0
 800b920:	460e      	mov	r6, r1
 800b922:	d007      	beq.n	800b934 <__pow5mult+0x20>
 800b924:	4c25      	ldr	r4, [pc, #148]	@ (800b9bc <__pow5mult+0xa8>)
 800b926:	3a01      	subs	r2, #1
 800b928:	2300      	movs	r3, #0
 800b92a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b92e:	f7ff fe9f 	bl	800b670 <__multadd>
 800b932:	4606      	mov	r6, r0
 800b934:	10ad      	asrs	r5, r5, #2
 800b936:	d03d      	beq.n	800b9b4 <__pow5mult+0xa0>
 800b938:	69fc      	ldr	r4, [r7, #28]
 800b93a:	b97c      	cbnz	r4, 800b95c <__pow5mult+0x48>
 800b93c:	2010      	movs	r0, #16
 800b93e:	f7fd ffab 	bl	8009898 <malloc>
 800b942:	4602      	mov	r2, r0
 800b944:	61f8      	str	r0, [r7, #28]
 800b946:	b928      	cbnz	r0, 800b954 <__pow5mult+0x40>
 800b948:	4b1d      	ldr	r3, [pc, #116]	@ (800b9c0 <__pow5mult+0xac>)
 800b94a:	481e      	ldr	r0, [pc, #120]	@ (800b9c4 <__pow5mult+0xb0>)
 800b94c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b950:	f000 fd92 	bl	800c478 <__assert_func>
 800b954:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b958:	6004      	str	r4, [r0, #0]
 800b95a:	60c4      	str	r4, [r0, #12]
 800b95c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b960:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b964:	b94c      	cbnz	r4, 800b97a <__pow5mult+0x66>
 800b966:	f240 2171 	movw	r1, #625	@ 0x271
 800b96a:	4638      	mov	r0, r7
 800b96c:	f7ff ff12 	bl	800b794 <__i2b>
 800b970:	2300      	movs	r3, #0
 800b972:	f8c8 0008 	str.w	r0, [r8, #8]
 800b976:	4604      	mov	r4, r0
 800b978:	6003      	str	r3, [r0, #0]
 800b97a:	f04f 0900 	mov.w	r9, #0
 800b97e:	07eb      	lsls	r3, r5, #31
 800b980:	d50a      	bpl.n	800b998 <__pow5mult+0x84>
 800b982:	4631      	mov	r1, r6
 800b984:	4622      	mov	r2, r4
 800b986:	4638      	mov	r0, r7
 800b988:	f7ff ff1a 	bl	800b7c0 <__multiply>
 800b98c:	4631      	mov	r1, r6
 800b98e:	4680      	mov	r8, r0
 800b990:	4638      	mov	r0, r7
 800b992:	f7ff fe4b 	bl	800b62c <_Bfree>
 800b996:	4646      	mov	r6, r8
 800b998:	106d      	asrs	r5, r5, #1
 800b99a:	d00b      	beq.n	800b9b4 <__pow5mult+0xa0>
 800b99c:	6820      	ldr	r0, [r4, #0]
 800b99e:	b938      	cbnz	r0, 800b9b0 <__pow5mult+0x9c>
 800b9a0:	4622      	mov	r2, r4
 800b9a2:	4621      	mov	r1, r4
 800b9a4:	4638      	mov	r0, r7
 800b9a6:	f7ff ff0b 	bl	800b7c0 <__multiply>
 800b9aa:	6020      	str	r0, [r4, #0]
 800b9ac:	f8c0 9000 	str.w	r9, [r0]
 800b9b0:	4604      	mov	r4, r0
 800b9b2:	e7e4      	b.n	800b97e <__pow5mult+0x6a>
 800b9b4:	4630      	mov	r0, r6
 800b9b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b9ba:	bf00      	nop
 800b9bc:	0800d7a8 	.word	0x0800d7a8
 800b9c0:	0800d6cd 	.word	0x0800d6cd
 800b9c4:	0800d74d 	.word	0x0800d74d

0800b9c8 <__lshift>:
 800b9c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b9cc:	460c      	mov	r4, r1
 800b9ce:	6849      	ldr	r1, [r1, #4]
 800b9d0:	6923      	ldr	r3, [r4, #16]
 800b9d2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b9d6:	68a3      	ldr	r3, [r4, #8]
 800b9d8:	4607      	mov	r7, r0
 800b9da:	4691      	mov	r9, r2
 800b9dc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b9e0:	f108 0601 	add.w	r6, r8, #1
 800b9e4:	42b3      	cmp	r3, r6
 800b9e6:	db0b      	blt.n	800ba00 <__lshift+0x38>
 800b9e8:	4638      	mov	r0, r7
 800b9ea:	f7ff fddf 	bl	800b5ac <_Balloc>
 800b9ee:	4605      	mov	r5, r0
 800b9f0:	b948      	cbnz	r0, 800ba06 <__lshift+0x3e>
 800b9f2:	4602      	mov	r2, r0
 800b9f4:	4b28      	ldr	r3, [pc, #160]	@ (800ba98 <__lshift+0xd0>)
 800b9f6:	4829      	ldr	r0, [pc, #164]	@ (800ba9c <__lshift+0xd4>)
 800b9f8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b9fc:	f000 fd3c 	bl	800c478 <__assert_func>
 800ba00:	3101      	adds	r1, #1
 800ba02:	005b      	lsls	r3, r3, #1
 800ba04:	e7ee      	b.n	800b9e4 <__lshift+0x1c>
 800ba06:	2300      	movs	r3, #0
 800ba08:	f100 0114 	add.w	r1, r0, #20
 800ba0c:	f100 0210 	add.w	r2, r0, #16
 800ba10:	4618      	mov	r0, r3
 800ba12:	4553      	cmp	r3, sl
 800ba14:	db33      	blt.n	800ba7e <__lshift+0xb6>
 800ba16:	6920      	ldr	r0, [r4, #16]
 800ba18:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ba1c:	f104 0314 	add.w	r3, r4, #20
 800ba20:	f019 091f 	ands.w	r9, r9, #31
 800ba24:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ba28:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ba2c:	d02b      	beq.n	800ba86 <__lshift+0xbe>
 800ba2e:	f1c9 0e20 	rsb	lr, r9, #32
 800ba32:	468a      	mov	sl, r1
 800ba34:	2200      	movs	r2, #0
 800ba36:	6818      	ldr	r0, [r3, #0]
 800ba38:	fa00 f009 	lsl.w	r0, r0, r9
 800ba3c:	4310      	orrs	r0, r2
 800ba3e:	f84a 0b04 	str.w	r0, [sl], #4
 800ba42:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba46:	459c      	cmp	ip, r3
 800ba48:	fa22 f20e 	lsr.w	r2, r2, lr
 800ba4c:	d8f3      	bhi.n	800ba36 <__lshift+0x6e>
 800ba4e:	ebac 0304 	sub.w	r3, ip, r4
 800ba52:	3b15      	subs	r3, #21
 800ba54:	f023 0303 	bic.w	r3, r3, #3
 800ba58:	3304      	adds	r3, #4
 800ba5a:	f104 0015 	add.w	r0, r4, #21
 800ba5e:	4584      	cmp	ip, r0
 800ba60:	bf38      	it	cc
 800ba62:	2304      	movcc	r3, #4
 800ba64:	50ca      	str	r2, [r1, r3]
 800ba66:	b10a      	cbz	r2, 800ba6c <__lshift+0xa4>
 800ba68:	f108 0602 	add.w	r6, r8, #2
 800ba6c:	3e01      	subs	r6, #1
 800ba6e:	4638      	mov	r0, r7
 800ba70:	612e      	str	r6, [r5, #16]
 800ba72:	4621      	mov	r1, r4
 800ba74:	f7ff fdda 	bl	800b62c <_Bfree>
 800ba78:	4628      	mov	r0, r5
 800ba7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba7e:	f842 0f04 	str.w	r0, [r2, #4]!
 800ba82:	3301      	adds	r3, #1
 800ba84:	e7c5      	b.n	800ba12 <__lshift+0x4a>
 800ba86:	3904      	subs	r1, #4
 800ba88:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba8c:	f841 2f04 	str.w	r2, [r1, #4]!
 800ba90:	459c      	cmp	ip, r3
 800ba92:	d8f9      	bhi.n	800ba88 <__lshift+0xc0>
 800ba94:	e7ea      	b.n	800ba6c <__lshift+0xa4>
 800ba96:	bf00      	nop
 800ba98:	0800d73c 	.word	0x0800d73c
 800ba9c:	0800d74d 	.word	0x0800d74d

0800baa0 <__mcmp>:
 800baa0:	690a      	ldr	r2, [r1, #16]
 800baa2:	4603      	mov	r3, r0
 800baa4:	6900      	ldr	r0, [r0, #16]
 800baa6:	1a80      	subs	r0, r0, r2
 800baa8:	b530      	push	{r4, r5, lr}
 800baaa:	d10e      	bne.n	800baca <__mcmp+0x2a>
 800baac:	3314      	adds	r3, #20
 800baae:	3114      	adds	r1, #20
 800bab0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bab4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bab8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800babc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bac0:	4295      	cmp	r5, r2
 800bac2:	d003      	beq.n	800bacc <__mcmp+0x2c>
 800bac4:	d205      	bcs.n	800bad2 <__mcmp+0x32>
 800bac6:	f04f 30ff 	mov.w	r0, #4294967295
 800baca:	bd30      	pop	{r4, r5, pc}
 800bacc:	42a3      	cmp	r3, r4
 800bace:	d3f3      	bcc.n	800bab8 <__mcmp+0x18>
 800bad0:	e7fb      	b.n	800baca <__mcmp+0x2a>
 800bad2:	2001      	movs	r0, #1
 800bad4:	e7f9      	b.n	800baca <__mcmp+0x2a>
	...

0800bad8 <__mdiff>:
 800bad8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800badc:	4689      	mov	r9, r1
 800bade:	4606      	mov	r6, r0
 800bae0:	4611      	mov	r1, r2
 800bae2:	4648      	mov	r0, r9
 800bae4:	4614      	mov	r4, r2
 800bae6:	f7ff ffdb 	bl	800baa0 <__mcmp>
 800baea:	1e05      	subs	r5, r0, #0
 800baec:	d112      	bne.n	800bb14 <__mdiff+0x3c>
 800baee:	4629      	mov	r1, r5
 800baf0:	4630      	mov	r0, r6
 800baf2:	f7ff fd5b 	bl	800b5ac <_Balloc>
 800baf6:	4602      	mov	r2, r0
 800baf8:	b928      	cbnz	r0, 800bb06 <__mdiff+0x2e>
 800bafa:	4b3f      	ldr	r3, [pc, #252]	@ (800bbf8 <__mdiff+0x120>)
 800bafc:	f240 2137 	movw	r1, #567	@ 0x237
 800bb00:	483e      	ldr	r0, [pc, #248]	@ (800bbfc <__mdiff+0x124>)
 800bb02:	f000 fcb9 	bl	800c478 <__assert_func>
 800bb06:	2301      	movs	r3, #1
 800bb08:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bb0c:	4610      	mov	r0, r2
 800bb0e:	b003      	add	sp, #12
 800bb10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb14:	bfbc      	itt	lt
 800bb16:	464b      	movlt	r3, r9
 800bb18:	46a1      	movlt	r9, r4
 800bb1a:	4630      	mov	r0, r6
 800bb1c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800bb20:	bfba      	itte	lt
 800bb22:	461c      	movlt	r4, r3
 800bb24:	2501      	movlt	r5, #1
 800bb26:	2500      	movge	r5, #0
 800bb28:	f7ff fd40 	bl	800b5ac <_Balloc>
 800bb2c:	4602      	mov	r2, r0
 800bb2e:	b918      	cbnz	r0, 800bb38 <__mdiff+0x60>
 800bb30:	4b31      	ldr	r3, [pc, #196]	@ (800bbf8 <__mdiff+0x120>)
 800bb32:	f240 2145 	movw	r1, #581	@ 0x245
 800bb36:	e7e3      	b.n	800bb00 <__mdiff+0x28>
 800bb38:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800bb3c:	6926      	ldr	r6, [r4, #16]
 800bb3e:	60c5      	str	r5, [r0, #12]
 800bb40:	f109 0310 	add.w	r3, r9, #16
 800bb44:	f109 0514 	add.w	r5, r9, #20
 800bb48:	f104 0e14 	add.w	lr, r4, #20
 800bb4c:	f100 0b14 	add.w	fp, r0, #20
 800bb50:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800bb54:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800bb58:	9301      	str	r3, [sp, #4]
 800bb5a:	46d9      	mov	r9, fp
 800bb5c:	f04f 0c00 	mov.w	ip, #0
 800bb60:	9b01      	ldr	r3, [sp, #4]
 800bb62:	f85e 0b04 	ldr.w	r0, [lr], #4
 800bb66:	f853 af04 	ldr.w	sl, [r3, #4]!
 800bb6a:	9301      	str	r3, [sp, #4]
 800bb6c:	fa1f f38a 	uxth.w	r3, sl
 800bb70:	4619      	mov	r1, r3
 800bb72:	b283      	uxth	r3, r0
 800bb74:	1acb      	subs	r3, r1, r3
 800bb76:	0c00      	lsrs	r0, r0, #16
 800bb78:	4463      	add	r3, ip
 800bb7a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800bb7e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800bb82:	b29b      	uxth	r3, r3
 800bb84:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800bb88:	4576      	cmp	r6, lr
 800bb8a:	f849 3b04 	str.w	r3, [r9], #4
 800bb8e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bb92:	d8e5      	bhi.n	800bb60 <__mdiff+0x88>
 800bb94:	1b33      	subs	r3, r6, r4
 800bb96:	3b15      	subs	r3, #21
 800bb98:	f023 0303 	bic.w	r3, r3, #3
 800bb9c:	3415      	adds	r4, #21
 800bb9e:	3304      	adds	r3, #4
 800bba0:	42a6      	cmp	r6, r4
 800bba2:	bf38      	it	cc
 800bba4:	2304      	movcc	r3, #4
 800bba6:	441d      	add	r5, r3
 800bba8:	445b      	add	r3, fp
 800bbaa:	461e      	mov	r6, r3
 800bbac:	462c      	mov	r4, r5
 800bbae:	4544      	cmp	r4, r8
 800bbb0:	d30e      	bcc.n	800bbd0 <__mdiff+0xf8>
 800bbb2:	f108 0103 	add.w	r1, r8, #3
 800bbb6:	1b49      	subs	r1, r1, r5
 800bbb8:	f021 0103 	bic.w	r1, r1, #3
 800bbbc:	3d03      	subs	r5, #3
 800bbbe:	45a8      	cmp	r8, r5
 800bbc0:	bf38      	it	cc
 800bbc2:	2100      	movcc	r1, #0
 800bbc4:	440b      	add	r3, r1
 800bbc6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bbca:	b191      	cbz	r1, 800bbf2 <__mdiff+0x11a>
 800bbcc:	6117      	str	r7, [r2, #16]
 800bbce:	e79d      	b.n	800bb0c <__mdiff+0x34>
 800bbd0:	f854 1b04 	ldr.w	r1, [r4], #4
 800bbd4:	46e6      	mov	lr, ip
 800bbd6:	0c08      	lsrs	r0, r1, #16
 800bbd8:	fa1c fc81 	uxtah	ip, ip, r1
 800bbdc:	4471      	add	r1, lr
 800bbde:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800bbe2:	b289      	uxth	r1, r1
 800bbe4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800bbe8:	f846 1b04 	str.w	r1, [r6], #4
 800bbec:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bbf0:	e7dd      	b.n	800bbae <__mdiff+0xd6>
 800bbf2:	3f01      	subs	r7, #1
 800bbf4:	e7e7      	b.n	800bbc6 <__mdiff+0xee>
 800bbf6:	bf00      	nop
 800bbf8:	0800d73c 	.word	0x0800d73c
 800bbfc:	0800d74d 	.word	0x0800d74d

0800bc00 <__d2b>:
 800bc00:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bc04:	460f      	mov	r7, r1
 800bc06:	2101      	movs	r1, #1
 800bc08:	ec59 8b10 	vmov	r8, r9, d0
 800bc0c:	4616      	mov	r6, r2
 800bc0e:	f7ff fccd 	bl	800b5ac <_Balloc>
 800bc12:	4604      	mov	r4, r0
 800bc14:	b930      	cbnz	r0, 800bc24 <__d2b+0x24>
 800bc16:	4602      	mov	r2, r0
 800bc18:	4b23      	ldr	r3, [pc, #140]	@ (800bca8 <__d2b+0xa8>)
 800bc1a:	4824      	ldr	r0, [pc, #144]	@ (800bcac <__d2b+0xac>)
 800bc1c:	f240 310f 	movw	r1, #783	@ 0x30f
 800bc20:	f000 fc2a 	bl	800c478 <__assert_func>
 800bc24:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bc28:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bc2c:	b10d      	cbz	r5, 800bc32 <__d2b+0x32>
 800bc2e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bc32:	9301      	str	r3, [sp, #4]
 800bc34:	f1b8 0300 	subs.w	r3, r8, #0
 800bc38:	d023      	beq.n	800bc82 <__d2b+0x82>
 800bc3a:	4668      	mov	r0, sp
 800bc3c:	9300      	str	r3, [sp, #0]
 800bc3e:	f7ff fd7c 	bl	800b73a <__lo0bits>
 800bc42:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bc46:	b1d0      	cbz	r0, 800bc7e <__d2b+0x7e>
 800bc48:	f1c0 0320 	rsb	r3, r0, #32
 800bc4c:	fa02 f303 	lsl.w	r3, r2, r3
 800bc50:	430b      	orrs	r3, r1
 800bc52:	40c2      	lsrs	r2, r0
 800bc54:	6163      	str	r3, [r4, #20]
 800bc56:	9201      	str	r2, [sp, #4]
 800bc58:	9b01      	ldr	r3, [sp, #4]
 800bc5a:	61a3      	str	r3, [r4, #24]
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	bf0c      	ite	eq
 800bc60:	2201      	moveq	r2, #1
 800bc62:	2202      	movne	r2, #2
 800bc64:	6122      	str	r2, [r4, #16]
 800bc66:	b1a5      	cbz	r5, 800bc92 <__d2b+0x92>
 800bc68:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800bc6c:	4405      	add	r5, r0
 800bc6e:	603d      	str	r5, [r7, #0]
 800bc70:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800bc74:	6030      	str	r0, [r6, #0]
 800bc76:	4620      	mov	r0, r4
 800bc78:	b003      	add	sp, #12
 800bc7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bc7e:	6161      	str	r1, [r4, #20]
 800bc80:	e7ea      	b.n	800bc58 <__d2b+0x58>
 800bc82:	a801      	add	r0, sp, #4
 800bc84:	f7ff fd59 	bl	800b73a <__lo0bits>
 800bc88:	9b01      	ldr	r3, [sp, #4]
 800bc8a:	6163      	str	r3, [r4, #20]
 800bc8c:	3020      	adds	r0, #32
 800bc8e:	2201      	movs	r2, #1
 800bc90:	e7e8      	b.n	800bc64 <__d2b+0x64>
 800bc92:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bc96:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800bc9a:	6038      	str	r0, [r7, #0]
 800bc9c:	6918      	ldr	r0, [r3, #16]
 800bc9e:	f7ff fd2d 	bl	800b6fc <__hi0bits>
 800bca2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bca6:	e7e5      	b.n	800bc74 <__d2b+0x74>
 800bca8:	0800d73c 	.word	0x0800d73c
 800bcac:	0800d74d 	.word	0x0800d74d

0800bcb0 <__ssputs_r>:
 800bcb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bcb4:	688e      	ldr	r6, [r1, #8]
 800bcb6:	461f      	mov	r7, r3
 800bcb8:	42be      	cmp	r6, r7
 800bcba:	680b      	ldr	r3, [r1, #0]
 800bcbc:	4682      	mov	sl, r0
 800bcbe:	460c      	mov	r4, r1
 800bcc0:	4690      	mov	r8, r2
 800bcc2:	d82d      	bhi.n	800bd20 <__ssputs_r+0x70>
 800bcc4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bcc8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bccc:	d026      	beq.n	800bd1c <__ssputs_r+0x6c>
 800bcce:	6965      	ldr	r5, [r4, #20]
 800bcd0:	6909      	ldr	r1, [r1, #16]
 800bcd2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bcd6:	eba3 0901 	sub.w	r9, r3, r1
 800bcda:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bcde:	1c7b      	adds	r3, r7, #1
 800bce0:	444b      	add	r3, r9
 800bce2:	106d      	asrs	r5, r5, #1
 800bce4:	429d      	cmp	r5, r3
 800bce6:	bf38      	it	cc
 800bce8:	461d      	movcc	r5, r3
 800bcea:	0553      	lsls	r3, r2, #21
 800bcec:	d527      	bpl.n	800bd3e <__ssputs_r+0x8e>
 800bcee:	4629      	mov	r1, r5
 800bcf0:	f7fd fe04 	bl	80098fc <_malloc_r>
 800bcf4:	4606      	mov	r6, r0
 800bcf6:	b360      	cbz	r0, 800bd52 <__ssputs_r+0xa2>
 800bcf8:	6921      	ldr	r1, [r4, #16]
 800bcfa:	464a      	mov	r2, r9
 800bcfc:	f7fe fdaf 	bl	800a85e <memcpy>
 800bd00:	89a3      	ldrh	r3, [r4, #12]
 800bd02:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800bd06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bd0a:	81a3      	strh	r3, [r4, #12]
 800bd0c:	6126      	str	r6, [r4, #16]
 800bd0e:	6165      	str	r5, [r4, #20]
 800bd10:	444e      	add	r6, r9
 800bd12:	eba5 0509 	sub.w	r5, r5, r9
 800bd16:	6026      	str	r6, [r4, #0]
 800bd18:	60a5      	str	r5, [r4, #8]
 800bd1a:	463e      	mov	r6, r7
 800bd1c:	42be      	cmp	r6, r7
 800bd1e:	d900      	bls.n	800bd22 <__ssputs_r+0x72>
 800bd20:	463e      	mov	r6, r7
 800bd22:	6820      	ldr	r0, [r4, #0]
 800bd24:	4632      	mov	r2, r6
 800bd26:	4641      	mov	r1, r8
 800bd28:	f000 fb6a 	bl	800c400 <memmove>
 800bd2c:	68a3      	ldr	r3, [r4, #8]
 800bd2e:	1b9b      	subs	r3, r3, r6
 800bd30:	60a3      	str	r3, [r4, #8]
 800bd32:	6823      	ldr	r3, [r4, #0]
 800bd34:	4433      	add	r3, r6
 800bd36:	6023      	str	r3, [r4, #0]
 800bd38:	2000      	movs	r0, #0
 800bd3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd3e:	462a      	mov	r2, r5
 800bd40:	f000 fbde 	bl	800c500 <_realloc_r>
 800bd44:	4606      	mov	r6, r0
 800bd46:	2800      	cmp	r0, #0
 800bd48:	d1e0      	bne.n	800bd0c <__ssputs_r+0x5c>
 800bd4a:	6921      	ldr	r1, [r4, #16]
 800bd4c:	4650      	mov	r0, sl
 800bd4e:	f7ff fbe3 	bl	800b518 <_free_r>
 800bd52:	230c      	movs	r3, #12
 800bd54:	f8ca 3000 	str.w	r3, [sl]
 800bd58:	89a3      	ldrh	r3, [r4, #12]
 800bd5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bd5e:	81a3      	strh	r3, [r4, #12]
 800bd60:	f04f 30ff 	mov.w	r0, #4294967295
 800bd64:	e7e9      	b.n	800bd3a <__ssputs_r+0x8a>
	...

0800bd68 <_svfiprintf_r>:
 800bd68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd6c:	4698      	mov	r8, r3
 800bd6e:	898b      	ldrh	r3, [r1, #12]
 800bd70:	061b      	lsls	r3, r3, #24
 800bd72:	b09d      	sub	sp, #116	@ 0x74
 800bd74:	4607      	mov	r7, r0
 800bd76:	460d      	mov	r5, r1
 800bd78:	4614      	mov	r4, r2
 800bd7a:	d510      	bpl.n	800bd9e <_svfiprintf_r+0x36>
 800bd7c:	690b      	ldr	r3, [r1, #16]
 800bd7e:	b973      	cbnz	r3, 800bd9e <_svfiprintf_r+0x36>
 800bd80:	2140      	movs	r1, #64	@ 0x40
 800bd82:	f7fd fdbb 	bl	80098fc <_malloc_r>
 800bd86:	6028      	str	r0, [r5, #0]
 800bd88:	6128      	str	r0, [r5, #16]
 800bd8a:	b930      	cbnz	r0, 800bd9a <_svfiprintf_r+0x32>
 800bd8c:	230c      	movs	r3, #12
 800bd8e:	603b      	str	r3, [r7, #0]
 800bd90:	f04f 30ff 	mov.w	r0, #4294967295
 800bd94:	b01d      	add	sp, #116	@ 0x74
 800bd96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd9a:	2340      	movs	r3, #64	@ 0x40
 800bd9c:	616b      	str	r3, [r5, #20]
 800bd9e:	2300      	movs	r3, #0
 800bda0:	9309      	str	r3, [sp, #36]	@ 0x24
 800bda2:	2320      	movs	r3, #32
 800bda4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bda8:	f8cd 800c 	str.w	r8, [sp, #12]
 800bdac:	2330      	movs	r3, #48	@ 0x30
 800bdae:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800bf4c <_svfiprintf_r+0x1e4>
 800bdb2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bdb6:	f04f 0901 	mov.w	r9, #1
 800bdba:	4623      	mov	r3, r4
 800bdbc:	469a      	mov	sl, r3
 800bdbe:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bdc2:	b10a      	cbz	r2, 800bdc8 <_svfiprintf_r+0x60>
 800bdc4:	2a25      	cmp	r2, #37	@ 0x25
 800bdc6:	d1f9      	bne.n	800bdbc <_svfiprintf_r+0x54>
 800bdc8:	ebba 0b04 	subs.w	fp, sl, r4
 800bdcc:	d00b      	beq.n	800bde6 <_svfiprintf_r+0x7e>
 800bdce:	465b      	mov	r3, fp
 800bdd0:	4622      	mov	r2, r4
 800bdd2:	4629      	mov	r1, r5
 800bdd4:	4638      	mov	r0, r7
 800bdd6:	f7ff ff6b 	bl	800bcb0 <__ssputs_r>
 800bdda:	3001      	adds	r0, #1
 800bddc:	f000 80a7 	beq.w	800bf2e <_svfiprintf_r+0x1c6>
 800bde0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bde2:	445a      	add	r2, fp
 800bde4:	9209      	str	r2, [sp, #36]	@ 0x24
 800bde6:	f89a 3000 	ldrb.w	r3, [sl]
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	f000 809f 	beq.w	800bf2e <_svfiprintf_r+0x1c6>
 800bdf0:	2300      	movs	r3, #0
 800bdf2:	f04f 32ff 	mov.w	r2, #4294967295
 800bdf6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bdfa:	f10a 0a01 	add.w	sl, sl, #1
 800bdfe:	9304      	str	r3, [sp, #16]
 800be00:	9307      	str	r3, [sp, #28]
 800be02:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800be06:	931a      	str	r3, [sp, #104]	@ 0x68
 800be08:	4654      	mov	r4, sl
 800be0a:	2205      	movs	r2, #5
 800be0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be10:	484e      	ldr	r0, [pc, #312]	@ (800bf4c <_svfiprintf_r+0x1e4>)
 800be12:	f7f4 f9dd 	bl	80001d0 <memchr>
 800be16:	9a04      	ldr	r2, [sp, #16]
 800be18:	b9d8      	cbnz	r0, 800be52 <_svfiprintf_r+0xea>
 800be1a:	06d0      	lsls	r0, r2, #27
 800be1c:	bf44      	itt	mi
 800be1e:	2320      	movmi	r3, #32
 800be20:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800be24:	0711      	lsls	r1, r2, #28
 800be26:	bf44      	itt	mi
 800be28:	232b      	movmi	r3, #43	@ 0x2b
 800be2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800be2e:	f89a 3000 	ldrb.w	r3, [sl]
 800be32:	2b2a      	cmp	r3, #42	@ 0x2a
 800be34:	d015      	beq.n	800be62 <_svfiprintf_r+0xfa>
 800be36:	9a07      	ldr	r2, [sp, #28]
 800be38:	4654      	mov	r4, sl
 800be3a:	2000      	movs	r0, #0
 800be3c:	f04f 0c0a 	mov.w	ip, #10
 800be40:	4621      	mov	r1, r4
 800be42:	f811 3b01 	ldrb.w	r3, [r1], #1
 800be46:	3b30      	subs	r3, #48	@ 0x30
 800be48:	2b09      	cmp	r3, #9
 800be4a:	d94b      	bls.n	800bee4 <_svfiprintf_r+0x17c>
 800be4c:	b1b0      	cbz	r0, 800be7c <_svfiprintf_r+0x114>
 800be4e:	9207      	str	r2, [sp, #28]
 800be50:	e014      	b.n	800be7c <_svfiprintf_r+0x114>
 800be52:	eba0 0308 	sub.w	r3, r0, r8
 800be56:	fa09 f303 	lsl.w	r3, r9, r3
 800be5a:	4313      	orrs	r3, r2
 800be5c:	9304      	str	r3, [sp, #16]
 800be5e:	46a2      	mov	sl, r4
 800be60:	e7d2      	b.n	800be08 <_svfiprintf_r+0xa0>
 800be62:	9b03      	ldr	r3, [sp, #12]
 800be64:	1d19      	adds	r1, r3, #4
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	9103      	str	r1, [sp, #12]
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	bfbb      	ittet	lt
 800be6e:	425b      	neglt	r3, r3
 800be70:	f042 0202 	orrlt.w	r2, r2, #2
 800be74:	9307      	strge	r3, [sp, #28]
 800be76:	9307      	strlt	r3, [sp, #28]
 800be78:	bfb8      	it	lt
 800be7a:	9204      	strlt	r2, [sp, #16]
 800be7c:	7823      	ldrb	r3, [r4, #0]
 800be7e:	2b2e      	cmp	r3, #46	@ 0x2e
 800be80:	d10a      	bne.n	800be98 <_svfiprintf_r+0x130>
 800be82:	7863      	ldrb	r3, [r4, #1]
 800be84:	2b2a      	cmp	r3, #42	@ 0x2a
 800be86:	d132      	bne.n	800beee <_svfiprintf_r+0x186>
 800be88:	9b03      	ldr	r3, [sp, #12]
 800be8a:	1d1a      	adds	r2, r3, #4
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	9203      	str	r2, [sp, #12]
 800be90:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800be94:	3402      	adds	r4, #2
 800be96:	9305      	str	r3, [sp, #20]
 800be98:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800bf5c <_svfiprintf_r+0x1f4>
 800be9c:	7821      	ldrb	r1, [r4, #0]
 800be9e:	2203      	movs	r2, #3
 800bea0:	4650      	mov	r0, sl
 800bea2:	f7f4 f995 	bl	80001d0 <memchr>
 800bea6:	b138      	cbz	r0, 800beb8 <_svfiprintf_r+0x150>
 800bea8:	9b04      	ldr	r3, [sp, #16]
 800beaa:	eba0 000a 	sub.w	r0, r0, sl
 800beae:	2240      	movs	r2, #64	@ 0x40
 800beb0:	4082      	lsls	r2, r0
 800beb2:	4313      	orrs	r3, r2
 800beb4:	3401      	adds	r4, #1
 800beb6:	9304      	str	r3, [sp, #16]
 800beb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bebc:	4824      	ldr	r0, [pc, #144]	@ (800bf50 <_svfiprintf_r+0x1e8>)
 800bebe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bec2:	2206      	movs	r2, #6
 800bec4:	f7f4 f984 	bl	80001d0 <memchr>
 800bec8:	2800      	cmp	r0, #0
 800beca:	d036      	beq.n	800bf3a <_svfiprintf_r+0x1d2>
 800becc:	4b21      	ldr	r3, [pc, #132]	@ (800bf54 <_svfiprintf_r+0x1ec>)
 800bece:	bb1b      	cbnz	r3, 800bf18 <_svfiprintf_r+0x1b0>
 800bed0:	9b03      	ldr	r3, [sp, #12]
 800bed2:	3307      	adds	r3, #7
 800bed4:	f023 0307 	bic.w	r3, r3, #7
 800bed8:	3308      	adds	r3, #8
 800beda:	9303      	str	r3, [sp, #12]
 800bedc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bede:	4433      	add	r3, r6
 800bee0:	9309      	str	r3, [sp, #36]	@ 0x24
 800bee2:	e76a      	b.n	800bdba <_svfiprintf_r+0x52>
 800bee4:	fb0c 3202 	mla	r2, ip, r2, r3
 800bee8:	460c      	mov	r4, r1
 800beea:	2001      	movs	r0, #1
 800beec:	e7a8      	b.n	800be40 <_svfiprintf_r+0xd8>
 800beee:	2300      	movs	r3, #0
 800bef0:	3401      	adds	r4, #1
 800bef2:	9305      	str	r3, [sp, #20]
 800bef4:	4619      	mov	r1, r3
 800bef6:	f04f 0c0a 	mov.w	ip, #10
 800befa:	4620      	mov	r0, r4
 800befc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bf00:	3a30      	subs	r2, #48	@ 0x30
 800bf02:	2a09      	cmp	r2, #9
 800bf04:	d903      	bls.n	800bf0e <_svfiprintf_r+0x1a6>
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	d0c6      	beq.n	800be98 <_svfiprintf_r+0x130>
 800bf0a:	9105      	str	r1, [sp, #20]
 800bf0c:	e7c4      	b.n	800be98 <_svfiprintf_r+0x130>
 800bf0e:	fb0c 2101 	mla	r1, ip, r1, r2
 800bf12:	4604      	mov	r4, r0
 800bf14:	2301      	movs	r3, #1
 800bf16:	e7f0      	b.n	800befa <_svfiprintf_r+0x192>
 800bf18:	ab03      	add	r3, sp, #12
 800bf1a:	9300      	str	r3, [sp, #0]
 800bf1c:	462a      	mov	r2, r5
 800bf1e:	4b0e      	ldr	r3, [pc, #56]	@ (800bf58 <_svfiprintf_r+0x1f0>)
 800bf20:	a904      	add	r1, sp, #16
 800bf22:	4638      	mov	r0, r7
 800bf24:	f7fd fe16 	bl	8009b54 <_printf_float>
 800bf28:	1c42      	adds	r2, r0, #1
 800bf2a:	4606      	mov	r6, r0
 800bf2c:	d1d6      	bne.n	800bedc <_svfiprintf_r+0x174>
 800bf2e:	89ab      	ldrh	r3, [r5, #12]
 800bf30:	065b      	lsls	r3, r3, #25
 800bf32:	f53f af2d 	bmi.w	800bd90 <_svfiprintf_r+0x28>
 800bf36:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bf38:	e72c      	b.n	800bd94 <_svfiprintf_r+0x2c>
 800bf3a:	ab03      	add	r3, sp, #12
 800bf3c:	9300      	str	r3, [sp, #0]
 800bf3e:	462a      	mov	r2, r5
 800bf40:	4b05      	ldr	r3, [pc, #20]	@ (800bf58 <_svfiprintf_r+0x1f0>)
 800bf42:	a904      	add	r1, sp, #16
 800bf44:	4638      	mov	r0, r7
 800bf46:	f7fe f89d 	bl	800a084 <_printf_i>
 800bf4a:	e7ed      	b.n	800bf28 <_svfiprintf_r+0x1c0>
 800bf4c:	0800d8a8 	.word	0x0800d8a8
 800bf50:	0800d8b2 	.word	0x0800d8b2
 800bf54:	08009b55 	.word	0x08009b55
 800bf58:	0800bcb1 	.word	0x0800bcb1
 800bf5c:	0800d8ae 	.word	0x0800d8ae

0800bf60 <__sfputc_r>:
 800bf60:	6893      	ldr	r3, [r2, #8]
 800bf62:	3b01      	subs	r3, #1
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	b410      	push	{r4}
 800bf68:	6093      	str	r3, [r2, #8]
 800bf6a:	da08      	bge.n	800bf7e <__sfputc_r+0x1e>
 800bf6c:	6994      	ldr	r4, [r2, #24]
 800bf6e:	42a3      	cmp	r3, r4
 800bf70:	db01      	blt.n	800bf76 <__sfputc_r+0x16>
 800bf72:	290a      	cmp	r1, #10
 800bf74:	d103      	bne.n	800bf7e <__sfputc_r+0x1e>
 800bf76:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bf7a:	f7fe bb4c 	b.w	800a616 <__swbuf_r>
 800bf7e:	6813      	ldr	r3, [r2, #0]
 800bf80:	1c58      	adds	r0, r3, #1
 800bf82:	6010      	str	r0, [r2, #0]
 800bf84:	7019      	strb	r1, [r3, #0]
 800bf86:	4608      	mov	r0, r1
 800bf88:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bf8c:	4770      	bx	lr

0800bf8e <__sfputs_r>:
 800bf8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf90:	4606      	mov	r6, r0
 800bf92:	460f      	mov	r7, r1
 800bf94:	4614      	mov	r4, r2
 800bf96:	18d5      	adds	r5, r2, r3
 800bf98:	42ac      	cmp	r4, r5
 800bf9a:	d101      	bne.n	800bfa0 <__sfputs_r+0x12>
 800bf9c:	2000      	movs	r0, #0
 800bf9e:	e007      	b.n	800bfb0 <__sfputs_r+0x22>
 800bfa0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bfa4:	463a      	mov	r2, r7
 800bfa6:	4630      	mov	r0, r6
 800bfa8:	f7ff ffda 	bl	800bf60 <__sfputc_r>
 800bfac:	1c43      	adds	r3, r0, #1
 800bfae:	d1f3      	bne.n	800bf98 <__sfputs_r+0xa>
 800bfb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bfb4 <_vfiprintf_r>:
 800bfb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfb8:	460d      	mov	r5, r1
 800bfba:	b09d      	sub	sp, #116	@ 0x74
 800bfbc:	4614      	mov	r4, r2
 800bfbe:	4698      	mov	r8, r3
 800bfc0:	4606      	mov	r6, r0
 800bfc2:	b118      	cbz	r0, 800bfcc <_vfiprintf_r+0x18>
 800bfc4:	6a03      	ldr	r3, [r0, #32]
 800bfc6:	b90b      	cbnz	r3, 800bfcc <_vfiprintf_r+0x18>
 800bfc8:	f7fe fa08 	bl	800a3dc <__sinit>
 800bfcc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bfce:	07d9      	lsls	r1, r3, #31
 800bfd0:	d405      	bmi.n	800bfde <_vfiprintf_r+0x2a>
 800bfd2:	89ab      	ldrh	r3, [r5, #12]
 800bfd4:	059a      	lsls	r2, r3, #22
 800bfd6:	d402      	bmi.n	800bfde <_vfiprintf_r+0x2a>
 800bfd8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bfda:	f7fe fc3e 	bl	800a85a <__retarget_lock_acquire_recursive>
 800bfde:	89ab      	ldrh	r3, [r5, #12]
 800bfe0:	071b      	lsls	r3, r3, #28
 800bfe2:	d501      	bpl.n	800bfe8 <_vfiprintf_r+0x34>
 800bfe4:	692b      	ldr	r3, [r5, #16]
 800bfe6:	b99b      	cbnz	r3, 800c010 <_vfiprintf_r+0x5c>
 800bfe8:	4629      	mov	r1, r5
 800bfea:	4630      	mov	r0, r6
 800bfec:	f7fe fb52 	bl	800a694 <__swsetup_r>
 800bff0:	b170      	cbz	r0, 800c010 <_vfiprintf_r+0x5c>
 800bff2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bff4:	07dc      	lsls	r4, r3, #31
 800bff6:	d504      	bpl.n	800c002 <_vfiprintf_r+0x4e>
 800bff8:	f04f 30ff 	mov.w	r0, #4294967295
 800bffc:	b01d      	add	sp, #116	@ 0x74
 800bffe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c002:	89ab      	ldrh	r3, [r5, #12]
 800c004:	0598      	lsls	r0, r3, #22
 800c006:	d4f7      	bmi.n	800bff8 <_vfiprintf_r+0x44>
 800c008:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c00a:	f7fe fc27 	bl	800a85c <__retarget_lock_release_recursive>
 800c00e:	e7f3      	b.n	800bff8 <_vfiprintf_r+0x44>
 800c010:	2300      	movs	r3, #0
 800c012:	9309      	str	r3, [sp, #36]	@ 0x24
 800c014:	2320      	movs	r3, #32
 800c016:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c01a:	f8cd 800c 	str.w	r8, [sp, #12]
 800c01e:	2330      	movs	r3, #48	@ 0x30
 800c020:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c1d0 <_vfiprintf_r+0x21c>
 800c024:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c028:	f04f 0901 	mov.w	r9, #1
 800c02c:	4623      	mov	r3, r4
 800c02e:	469a      	mov	sl, r3
 800c030:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c034:	b10a      	cbz	r2, 800c03a <_vfiprintf_r+0x86>
 800c036:	2a25      	cmp	r2, #37	@ 0x25
 800c038:	d1f9      	bne.n	800c02e <_vfiprintf_r+0x7a>
 800c03a:	ebba 0b04 	subs.w	fp, sl, r4
 800c03e:	d00b      	beq.n	800c058 <_vfiprintf_r+0xa4>
 800c040:	465b      	mov	r3, fp
 800c042:	4622      	mov	r2, r4
 800c044:	4629      	mov	r1, r5
 800c046:	4630      	mov	r0, r6
 800c048:	f7ff ffa1 	bl	800bf8e <__sfputs_r>
 800c04c:	3001      	adds	r0, #1
 800c04e:	f000 80a7 	beq.w	800c1a0 <_vfiprintf_r+0x1ec>
 800c052:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c054:	445a      	add	r2, fp
 800c056:	9209      	str	r2, [sp, #36]	@ 0x24
 800c058:	f89a 3000 	ldrb.w	r3, [sl]
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	f000 809f 	beq.w	800c1a0 <_vfiprintf_r+0x1ec>
 800c062:	2300      	movs	r3, #0
 800c064:	f04f 32ff 	mov.w	r2, #4294967295
 800c068:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c06c:	f10a 0a01 	add.w	sl, sl, #1
 800c070:	9304      	str	r3, [sp, #16]
 800c072:	9307      	str	r3, [sp, #28]
 800c074:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c078:	931a      	str	r3, [sp, #104]	@ 0x68
 800c07a:	4654      	mov	r4, sl
 800c07c:	2205      	movs	r2, #5
 800c07e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c082:	4853      	ldr	r0, [pc, #332]	@ (800c1d0 <_vfiprintf_r+0x21c>)
 800c084:	f7f4 f8a4 	bl	80001d0 <memchr>
 800c088:	9a04      	ldr	r2, [sp, #16]
 800c08a:	b9d8      	cbnz	r0, 800c0c4 <_vfiprintf_r+0x110>
 800c08c:	06d1      	lsls	r1, r2, #27
 800c08e:	bf44      	itt	mi
 800c090:	2320      	movmi	r3, #32
 800c092:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c096:	0713      	lsls	r3, r2, #28
 800c098:	bf44      	itt	mi
 800c09a:	232b      	movmi	r3, #43	@ 0x2b
 800c09c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c0a0:	f89a 3000 	ldrb.w	r3, [sl]
 800c0a4:	2b2a      	cmp	r3, #42	@ 0x2a
 800c0a6:	d015      	beq.n	800c0d4 <_vfiprintf_r+0x120>
 800c0a8:	9a07      	ldr	r2, [sp, #28]
 800c0aa:	4654      	mov	r4, sl
 800c0ac:	2000      	movs	r0, #0
 800c0ae:	f04f 0c0a 	mov.w	ip, #10
 800c0b2:	4621      	mov	r1, r4
 800c0b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c0b8:	3b30      	subs	r3, #48	@ 0x30
 800c0ba:	2b09      	cmp	r3, #9
 800c0bc:	d94b      	bls.n	800c156 <_vfiprintf_r+0x1a2>
 800c0be:	b1b0      	cbz	r0, 800c0ee <_vfiprintf_r+0x13a>
 800c0c0:	9207      	str	r2, [sp, #28]
 800c0c2:	e014      	b.n	800c0ee <_vfiprintf_r+0x13a>
 800c0c4:	eba0 0308 	sub.w	r3, r0, r8
 800c0c8:	fa09 f303 	lsl.w	r3, r9, r3
 800c0cc:	4313      	orrs	r3, r2
 800c0ce:	9304      	str	r3, [sp, #16]
 800c0d0:	46a2      	mov	sl, r4
 800c0d2:	e7d2      	b.n	800c07a <_vfiprintf_r+0xc6>
 800c0d4:	9b03      	ldr	r3, [sp, #12]
 800c0d6:	1d19      	adds	r1, r3, #4
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	9103      	str	r1, [sp, #12]
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	bfbb      	ittet	lt
 800c0e0:	425b      	neglt	r3, r3
 800c0e2:	f042 0202 	orrlt.w	r2, r2, #2
 800c0e6:	9307      	strge	r3, [sp, #28]
 800c0e8:	9307      	strlt	r3, [sp, #28]
 800c0ea:	bfb8      	it	lt
 800c0ec:	9204      	strlt	r2, [sp, #16]
 800c0ee:	7823      	ldrb	r3, [r4, #0]
 800c0f0:	2b2e      	cmp	r3, #46	@ 0x2e
 800c0f2:	d10a      	bne.n	800c10a <_vfiprintf_r+0x156>
 800c0f4:	7863      	ldrb	r3, [r4, #1]
 800c0f6:	2b2a      	cmp	r3, #42	@ 0x2a
 800c0f8:	d132      	bne.n	800c160 <_vfiprintf_r+0x1ac>
 800c0fa:	9b03      	ldr	r3, [sp, #12]
 800c0fc:	1d1a      	adds	r2, r3, #4
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	9203      	str	r2, [sp, #12]
 800c102:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c106:	3402      	adds	r4, #2
 800c108:	9305      	str	r3, [sp, #20]
 800c10a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c1e0 <_vfiprintf_r+0x22c>
 800c10e:	7821      	ldrb	r1, [r4, #0]
 800c110:	2203      	movs	r2, #3
 800c112:	4650      	mov	r0, sl
 800c114:	f7f4 f85c 	bl	80001d0 <memchr>
 800c118:	b138      	cbz	r0, 800c12a <_vfiprintf_r+0x176>
 800c11a:	9b04      	ldr	r3, [sp, #16]
 800c11c:	eba0 000a 	sub.w	r0, r0, sl
 800c120:	2240      	movs	r2, #64	@ 0x40
 800c122:	4082      	lsls	r2, r0
 800c124:	4313      	orrs	r3, r2
 800c126:	3401      	adds	r4, #1
 800c128:	9304      	str	r3, [sp, #16]
 800c12a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c12e:	4829      	ldr	r0, [pc, #164]	@ (800c1d4 <_vfiprintf_r+0x220>)
 800c130:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c134:	2206      	movs	r2, #6
 800c136:	f7f4 f84b 	bl	80001d0 <memchr>
 800c13a:	2800      	cmp	r0, #0
 800c13c:	d03f      	beq.n	800c1be <_vfiprintf_r+0x20a>
 800c13e:	4b26      	ldr	r3, [pc, #152]	@ (800c1d8 <_vfiprintf_r+0x224>)
 800c140:	bb1b      	cbnz	r3, 800c18a <_vfiprintf_r+0x1d6>
 800c142:	9b03      	ldr	r3, [sp, #12]
 800c144:	3307      	adds	r3, #7
 800c146:	f023 0307 	bic.w	r3, r3, #7
 800c14a:	3308      	adds	r3, #8
 800c14c:	9303      	str	r3, [sp, #12]
 800c14e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c150:	443b      	add	r3, r7
 800c152:	9309      	str	r3, [sp, #36]	@ 0x24
 800c154:	e76a      	b.n	800c02c <_vfiprintf_r+0x78>
 800c156:	fb0c 3202 	mla	r2, ip, r2, r3
 800c15a:	460c      	mov	r4, r1
 800c15c:	2001      	movs	r0, #1
 800c15e:	e7a8      	b.n	800c0b2 <_vfiprintf_r+0xfe>
 800c160:	2300      	movs	r3, #0
 800c162:	3401      	adds	r4, #1
 800c164:	9305      	str	r3, [sp, #20]
 800c166:	4619      	mov	r1, r3
 800c168:	f04f 0c0a 	mov.w	ip, #10
 800c16c:	4620      	mov	r0, r4
 800c16e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c172:	3a30      	subs	r2, #48	@ 0x30
 800c174:	2a09      	cmp	r2, #9
 800c176:	d903      	bls.n	800c180 <_vfiprintf_r+0x1cc>
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d0c6      	beq.n	800c10a <_vfiprintf_r+0x156>
 800c17c:	9105      	str	r1, [sp, #20]
 800c17e:	e7c4      	b.n	800c10a <_vfiprintf_r+0x156>
 800c180:	fb0c 2101 	mla	r1, ip, r1, r2
 800c184:	4604      	mov	r4, r0
 800c186:	2301      	movs	r3, #1
 800c188:	e7f0      	b.n	800c16c <_vfiprintf_r+0x1b8>
 800c18a:	ab03      	add	r3, sp, #12
 800c18c:	9300      	str	r3, [sp, #0]
 800c18e:	462a      	mov	r2, r5
 800c190:	4b12      	ldr	r3, [pc, #72]	@ (800c1dc <_vfiprintf_r+0x228>)
 800c192:	a904      	add	r1, sp, #16
 800c194:	4630      	mov	r0, r6
 800c196:	f7fd fcdd 	bl	8009b54 <_printf_float>
 800c19a:	4607      	mov	r7, r0
 800c19c:	1c78      	adds	r0, r7, #1
 800c19e:	d1d6      	bne.n	800c14e <_vfiprintf_r+0x19a>
 800c1a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c1a2:	07d9      	lsls	r1, r3, #31
 800c1a4:	d405      	bmi.n	800c1b2 <_vfiprintf_r+0x1fe>
 800c1a6:	89ab      	ldrh	r3, [r5, #12]
 800c1a8:	059a      	lsls	r2, r3, #22
 800c1aa:	d402      	bmi.n	800c1b2 <_vfiprintf_r+0x1fe>
 800c1ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c1ae:	f7fe fb55 	bl	800a85c <__retarget_lock_release_recursive>
 800c1b2:	89ab      	ldrh	r3, [r5, #12]
 800c1b4:	065b      	lsls	r3, r3, #25
 800c1b6:	f53f af1f 	bmi.w	800bff8 <_vfiprintf_r+0x44>
 800c1ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c1bc:	e71e      	b.n	800bffc <_vfiprintf_r+0x48>
 800c1be:	ab03      	add	r3, sp, #12
 800c1c0:	9300      	str	r3, [sp, #0]
 800c1c2:	462a      	mov	r2, r5
 800c1c4:	4b05      	ldr	r3, [pc, #20]	@ (800c1dc <_vfiprintf_r+0x228>)
 800c1c6:	a904      	add	r1, sp, #16
 800c1c8:	4630      	mov	r0, r6
 800c1ca:	f7fd ff5b 	bl	800a084 <_printf_i>
 800c1ce:	e7e4      	b.n	800c19a <_vfiprintf_r+0x1e6>
 800c1d0:	0800d8a8 	.word	0x0800d8a8
 800c1d4:	0800d8b2 	.word	0x0800d8b2
 800c1d8:	08009b55 	.word	0x08009b55
 800c1dc:	0800bf8f 	.word	0x0800bf8f
 800c1e0:	0800d8ae 	.word	0x0800d8ae

0800c1e4 <__sflush_r>:
 800c1e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c1e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c1ec:	0716      	lsls	r6, r2, #28
 800c1ee:	4605      	mov	r5, r0
 800c1f0:	460c      	mov	r4, r1
 800c1f2:	d454      	bmi.n	800c29e <__sflush_r+0xba>
 800c1f4:	684b      	ldr	r3, [r1, #4]
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	dc02      	bgt.n	800c200 <__sflush_r+0x1c>
 800c1fa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	dd48      	ble.n	800c292 <__sflush_r+0xae>
 800c200:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c202:	2e00      	cmp	r6, #0
 800c204:	d045      	beq.n	800c292 <__sflush_r+0xae>
 800c206:	2300      	movs	r3, #0
 800c208:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c20c:	682f      	ldr	r7, [r5, #0]
 800c20e:	6a21      	ldr	r1, [r4, #32]
 800c210:	602b      	str	r3, [r5, #0]
 800c212:	d030      	beq.n	800c276 <__sflush_r+0x92>
 800c214:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c216:	89a3      	ldrh	r3, [r4, #12]
 800c218:	0759      	lsls	r1, r3, #29
 800c21a:	d505      	bpl.n	800c228 <__sflush_r+0x44>
 800c21c:	6863      	ldr	r3, [r4, #4]
 800c21e:	1ad2      	subs	r2, r2, r3
 800c220:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c222:	b10b      	cbz	r3, 800c228 <__sflush_r+0x44>
 800c224:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c226:	1ad2      	subs	r2, r2, r3
 800c228:	2300      	movs	r3, #0
 800c22a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c22c:	6a21      	ldr	r1, [r4, #32]
 800c22e:	4628      	mov	r0, r5
 800c230:	47b0      	blx	r6
 800c232:	1c43      	adds	r3, r0, #1
 800c234:	89a3      	ldrh	r3, [r4, #12]
 800c236:	d106      	bne.n	800c246 <__sflush_r+0x62>
 800c238:	6829      	ldr	r1, [r5, #0]
 800c23a:	291d      	cmp	r1, #29
 800c23c:	d82b      	bhi.n	800c296 <__sflush_r+0xb2>
 800c23e:	4a2a      	ldr	r2, [pc, #168]	@ (800c2e8 <__sflush_r+0x104>)
 800c240:	410a      	asrs	r2, r1
 800c242:	07d6      	lsls	r6, r2, #31
 800c244:	d427      	bmi.n	800c296 <__sflush_r+0xb2>
 800c246:	2200      	movs	r2, #0
 800c248:	6062      	str	r2, [r4, #4]
 800c24a:	04d9      	lsls	r1, r3, #19
 800c24c:	6922      	ldr	r2, [r4, #16]
 800c24e:	6022      	str	r2, [r4, #0]
 800c250:	d504      	bpl.n	800c25c <__sflush_r+0x78>
 800c252:	1c42      	adds	r2, r0, #1
 800c254:	d101      	bne.n	800c25a <__sflush_r+0x76>
 800c256:	682b      	ldr	r3, [r5, #0]
 800c258:	b903      	cbnz	r3, 800c25c <__sflush_r+0x78>
 800c25a:	6560      	str	r0, [r4, #84]	@ 0x54
 800c25c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c25e:	602f      	str	r7, [r5, #0]
 800c260:	b1b9      	cbz	r1, 800c292 <__sflush_r+0xae>
 800c262:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c266:	4299      	cmp	r1, r3
 800c268:	d002      	beq.n	800c270 <__sflush_r+0x8c>
 800c26a:	4628      	mov	r0, r5
 800c26c:	f7ff f954 	bl	800b518 <_free_r>
 800c270:	2300      	movs	r3, #0
 800c272:	6363      	str	r3, [r4, #52]	@ 0x34
 800c274:	e00d      	b.n	800c292 <__sflush_r+0xae>
 800c276:	2301      	movs	r3, #1
 800c278:	4628      	mov	r0, r5
 800c27a:	47b0      	blx	r6
 800c27c:	4602      	mov	r2, r0
 800c27e:	1c50      	adds	r0, r2, #1
 800c280:	d1c9      	bne.n	800c216 <__sflush_r+0x32>
 800c282:	682b      	ldr	r3, [r5, #0]
 800c284:	2b00      	cmp	r3, #0
 800c286:	d0c6      	beq.n	800c216 <__sflush_r+0x32>
 800c288:	2b1d      	cmp	r3, #29
 800c28a:	d001      	beq.n	800c290 <__sflush_r+0xac>
 800c28c:	2b16      	cmp	r3, #22
 800c28e:	d11e      	bne.n	800c2ce <__sflush_r+0xea>
 800c290:	602f      	str	r7, [r5, #0]
 800c292:	2000      	movs	r0, #0
 800c294:	e022      	b.n	800c2dc <__sflush_r+0xf8>
 800c296:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c29a:	b21b      	sxth	r3, r3
 800c29c:	e01b      	b.n	800c2d6 <__sflush_r+0xf2>
 800c29e:	690f      	ldr	r7, [r1, #16]
 800c2a0:	2f00      	cmp	r7, #0
 800c2a2:	d0f6      	beq.n	800c292 <__sflush_r+0xae>
 800c2a4:	0793      	lsls	r3, r2, #30
 800c2a6:	680e      	ldr	r6, [r1, #0]
 800c2a8:	bf08      	it	eq
 800c2aa:	694b      	ldreq	r3, [r1, #20]
 800c2ac:	600f      	str	r7, [r1, #0]
 800c2ae:	bf18      	it	ne
 800c2b0:	2300      	movne	r3, #0
 800c2b2:	eba6 0807 	sub.w	r8, r6, r7
 800c2b6:	608b      	str	r3, [r1, #8]
 800c2b8:	f1b8 0f00 	cmp.w	r8, #0
 800c2bc:	dde9      	ble.n	800c292 <__sflush_r+0xae>
 800c2be:	6a21      	ldr	r1, [r4, #32]
 800c2c0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c2c2:	4643      	mov	r3, r8
 800c2c4:	463a      	mov	r2, r7
 800c2c6:	4628      	mov	r0, r5
 800c2c8:	47b0      	blx	r6
 800c2ca:	2800      	cmp	r0, #0
 800c2cc:	dc08      	bgt.n	800c2e0 <__sflush_r+0xfc>
 800c2ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c2d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c2d6:	81a3      	strh	r3, [r4, #12]
 800c2d8:	f04f 30ff 	mov.w	r0, #4294967295
 800c2dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c2e0:	4407      	add	r7, r0
 800c2e2:	eba8 0800 	sub.w	r8, r8, r0
 800c2e6:	e7e7      	b.n	800c2b8 <__sflush_r+0xd4>
 800c2e8:	dfbffffe 	.word	0xdfbffffe

0800c2ec <_fflush_r>:
 800c2ec:	b538      	push	{r3, r4, r5, lr}
 800c2ee:	690b      	ldr	r3, [r1, #16]
 800c2f0:	4605      	mov	r5, r0
 800c2f2:	460c      	mov	r4, r1
 800c2f4:	b913      	cbnz	r3, 800c2fc <_fflush_r+0x10>
 800c2f6:	2500      	movs	r5, #0
 800c2f8:	4628      	mov	r0, r5
 800c2fa:	bd38      	pop	{r3, r4, r5, pc}
 800c2fc:	b118      	cbz	r0, 800c306 <_fflush_r+0x1a>
 800c2fe:	6a03      	ldr	r3, [r0, #32]
 800c300:	b90b      	cbnz	r3, 800c306 <_fflush_r+0x1a>
 800c302:	f7fe f86b 	bl	800a3dc <__sinit>
 800c306:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d0f3      	beq.n	800c2f6 <_fflush_r+0xa>
 800c30e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c310:	07d0      	lsls	r0, r2, #31
 800c312:	d404      	bmi.n	800c31e <_fflush_r+0x32>
 800c314:	0599      	lsls	r1, r3, #22
 800c316:	d402      	bmi.n	800c31e <_fflush_r+0x32>
 800c318:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c31a:	f7fe fa9e 	bl	800a85a <__retarget_lock_acquire_recursive>
 800c31e:	4628      	mov	r0, r5
 800c320:	4621      	mov	r1, r4
 800c322:	f7ff ff5f 	bl	800c1e4 <__sflush_r>
 800c326:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c328:	07da      	lsls	r2, r3, #31
 800c32a:	4605      	mov	r5, r0
 800c32c:	d4e4      	bmi.n	800c2f8 <_fflush_r+0xc>
 800c32e:	89a3      	ldrh	r3, [r4, #12]
 800c330:	059b      	lsls	r3, r3, #22
 800c332:	d4e1      	bmi.n	800c2f8 <_fflush_r+0xc>
 800c334:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c336:	f7fe fa91 	bl	800a85c <__retarget_lock_release_recursive>
 800c33a:	e7dd      	b.n	800c2f8 <_fflush_r+0xc>

0800c33c <__swhatbuf_r>:
 800c33c:	b570      	push	{r4, r5, r6, lr}
 800c33e:	460c      	mov	r4, r1
 800c340:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c344:	2900      	cmp	r1, #0
 800c346:	b096      	sub	sp, #88	@ 0x58
 800c348:	4615      	mov	r5, r2
 800c34a:	461e      	mov	r6, r3
 800c34c:	da0d      	bge.n	800c36a <__swhatbuf_r+0x2e>
 800c34e:	89a3      	ldrh	r3, [r4, #12]
 800c350:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c354:	f04f 0100 	mov.w	r1, #0
 800c358:	bf14      	ite	ne
 800c35a:	2340      	movne	r3, #64	@ 0x40
 800c35c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c360:	2000      	movs	r0, #0
 800c362:	6031      	str	r1, [r6, #0]
 800c364:	602b      	str	r3, [r5, #0]
 800c366:	b016      	add	sp, #88	@ 0x58
 800c368:	bd70      	pop	{r4, r5, r6, pc}
 800c36a:	466a      	mov	r2, sp
 800c36c:	f000 f862 	bl	800c434 <_fstat_r>
 800c370:	2800      	cmp	r0, #0
 800c372:	dbec      	blt.n	800c34e <__swhatbuf_r+0x12>
 800c374:	9901      	ldr	r1, [sp, #4]
 800c376:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c37a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c37e:	4259      	negs	r1, r3
 800c380:	4159      	adcs	r1, r3
 800c382:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c386:	e7eb      	b.n	800c360 <__swhatbuf_r+0x24>

0800c388 <__smakebuf_r>:
 800c388:	898b      	ldrh	r3, [r1, #12]
 800c38a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c38c:	079d      	lsls	r5, r3, #30
 800c38e:	4606      	mov	r6, r0
 800c390:	460c      	mov	r4, r1
 800c392:	d507      	bpl.n	800c3a4 <__smakebuf_r+0x1c>
 800c394:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c398:	6023      	str	r3, [r4, #0]
 800c39a:	6123      	str	r3, [r4, #16]
 800c39c:	2301      	movs	r3, #1
 800c39e:	6163      	str	r3, [r4, #20]
 800c3a0:	b003      	add	sp, #12
 800c3a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c3a4:	ab01      	add	r3, sp, #4
 800c3a6:	466a      	mov	r2, sp
 800c3a8:	f7ff ffc8 	bl	800c33c <__swhatbuf_r>
 800c3ac:	9f00      	ldr	r7, [sp, #0]
 800c3ae:	4605      	mov	r5, r0
 800c3b0:	4639      	mov	r1, r7
 800c3b2:	4630      	mov	r0, r6
 800c3b4:	f7fd faa2 	bl	80098fc <_malloc_r>
 800c3b8:	b948      	cbnz	r0, 800c3ce <__smakebuf_r+0x46>
 800c3ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c3be:	059a      	lsls	r2, r3, #22
 800c3c0:	d4ee      	bmi.n	800c3a0 <__smakebuf_r+0x18>
 800c3c2:	f023 0303 	bic.w	r3, r3, #3
 800c3c6:	f043 0302 	orr.w	r3, r3, #2
 800c3ca:	81a3      	strh	r3, [r4, #12]
 800c3cc:	e7e2      	b.n	800c394 <__smakebuf_r+0xc>
 800c3ce:	89a3      	ldrh	r3, [r4, #12]
 800c3d0:	6020      	str	r0, [r4, #0]
 800c3d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c3d6:	81a3      	strh	r3, [r4, #12]
 800c3d8:	9b01      	ldr	r3, [sp, #4]
 800c3da:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c3de:	b15b      	cbz	r3, 800c3f8 <__smakebuf_r+0x70>
 800c3e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c3e4:	4630      	mov	r0, r6
 800c3e6:	f000 f837 	bl	800c458 <_isatty_r>
 800c3ea:	b128      	cbz	r0, 800c3f8 <__smakebuf_r+0x70>
 800c3ec:	89a3      	ldrh	r3, [r4, #12]
 800c3ee:	f023 0303 	bic.w	r3, r3, #3
 800c3f2:	f043 0301 	orr.w	r3, r3, #1
 800c3f6:	81a3      	strh	r3, [r4, #12]
 800c3f8:	89a3      	ldrh	r3, [r4, #12]
 800c3fa:	431d      	orrs	r5, r3
 800c3fc:	81a5      	strh	r5, [r4, #12]
 800c3fe:	e7cf      	b.n	800c3a0 <__smakebuf_r+0x18>

0800c400 <memmove>:
 800c400:	4288      	cmp	r0, r1
 800c402:	b510      	push	{r4, lr}
 800c404:	eb01 0402 	add.w	r4, r1, r2
 800c408:	d902      	bls.n	800c410 <memmove+0x10>
 800c40a:	4284      	cmp	r4, r0
 800c40c:	4623      	mov	r3, r4
 800c40e:	d807      	bhi.n	800c420 <memmove+0x20>
 800c410:	1e43      	subs	r3, r0, #1
 800c412:	42a1      	cmp	r1, r4
 800c414:	d008      	beq.n	800c428 <memmove+0x28>
 800c416:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c41a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c41e:	e7f8      	b.n	800c412 <memmove+0x12>
 800c420:	4402      	add	r2, r0
 800c422:	4601      	mov	r1, r0
 800c424:	428a      	cmp	r2, r1
 800c426:	d100      	bne.n	800c42a <memmove+0x2a>
 800c428:	bd10      	pop	{r4, pc}
 800c42a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c42e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c432:	e7f7      	b.n	800c424 <memmove+0x24>

0800c434 <_fstat_r>:
 800c434:	b538      	push	{r3, r4, r5, lr}
 800c436:	4d07      	ldr	r5, [pc, #28]	@ (800c454 <_fstat_r+0x20>)
 800c438:	2300      	movs	r3, #0
 800c43a:	4604      	mov	r4, r0
 800c43c:	4608      	mov	r0, r1
 800c43e:	4611      	mov	r1, r2
 800c440:	602b      	str	r3, [r5, #0]
 800c442:	f7f7 f9bf 	bl	80037c4 <_fstat>
 800c446:	1c43      	adds	r3, r0, #1
 800c448:	d102      	bne.n	800c450 <_fstat_r+0x1c>
 800c44a:	682b      	ldr	r3, [r5, #0]
 800c44c:	b103      	cbz	r3, 800c450 <_fstat_r+0x1c>
 800c44e:	6023      	str	r3, [r4, #0]
 800c450:	bd38      	pop	{r3, r4, r5, pc}
 800c452:	bf00      	nop
 800c454:	200051e4 	.word	0x200051e4

0800c458 <_isatty_r>:
 800c458:	b538      	push	{r3, r4, r5, lr}
 800c45a:	4d06      	ldr	r5, [pc, #24]	@ (800c474 <_isatty_r+0x1c>)
 800c45c:	2300      	movs	r3, #0
 800c45e:	4604      	mov	r4, r0
 800c460:	4608      	mov	r0, r1
 800c462:	602b      	str	r3, [r5, #0]
 800c464:	f7f7 f9be 	bl	80037e4 <_isatty>
 800c468:	1c43      	adds	r3, r0, #1
 800c46a:	d102      	bne.n	800c472 <_isatty_r+0x1a>
 800c46c:	682b      	ldr	r3, [r5, #0]
 800c46e:	b103      	cbz	r3, 800c472 <_isatty_r+0x1a>
 800c470:	6023      	str	r3, [r4, #0]
 800c472:	bd38      	pop	{r3, r4, r5, pc}
 800c474:	200051e4 	.word	0x200051e4

0800c478 <__assert_func>:
 800c478:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c47a:	4614      	mov	r4, r2
 800c47c:	461a      	mov	r2, r3
 800c47e:	4b09      	ldr	r3, [pc, #36]	@ (800c4a4 <__assert_func+0x2c>)
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	4605      	mov	r5, r0
 800c484:	68d8      	ldr	r0, [r3, #12]
 800c486:	b954      	cbnz	r4, 800c49e <__assert_func+0x26>
 800c488:	4b07      	ldr	r3, [pc, #28]	@ (800c4a8 <__assert_func+0x30>)
 800c48a:	461c      	mov	r4, r3
 800c48c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c490:	9100      	str	r1, [sp, #0]
 800c492:	462b      	mov	r3, r5
 800c494:	4905      	ldr	r1, [pc, #20]	@ (800c4ac <__assert_func+0x34>)
 800c496:	f000 f86f 	bl	800c578 <fiprintf>
 800c49a:	f000 f87f 	bl	800c59c <abort>
 800c49e:	4b04      	ldr	r3, [pc, #16]	@ (800c4b0 <__assert_func+0x38>)
 800c4a0:	e7f4      	b.n	800c48c <__assert_func+0x14>
 800c4a2:	bf00      	nop
 800c4a4:	20000024 	.word	0x20000024
 800c4a8:	0800d8fe 	.word	0x0800d8fe
 800c4ac:	0800d8d0 	.word	0x0800d8d0
 800c4b0:	0800d8c3 	.word	0x0800d8c3

0800c4b4 <_calloc_r>:
 800c4b4:	b570      	push	{r4, r5, r6, lr}
 800c4b6:	fba1 5402 	umull	r5, r4, r1, r2
 800c4ba:	b93c      	cbnz	r4, 800c4cc <_calloc_r+0x18>
 800c4bc:	4629      	mov	r1, r5
 800c4be:	f7fd fa1d 	bl	80098fc <_malloc_r>
 800c4c2:	4606      	mov	r6, r0
 800c4c4:	b928      	cbnz	r0, 800c4d2 <_calloc_r+0x1e>
 800c4c6:	2600      	movs	r6, #0
 800c4c8:	4630      	mov	r0, r6
 800c4ca:	bd70      	pop	{r4, r5, r6, pc}
 800c4cc:	220c      	movs	r2, #12
 800c4ce:	6002      	str	r2, [r0, #0]
 800c4d0:	e7f9      	b.n	800c4c6 <_calloc_r+0x12>
 800c4d2:	462a      	mov	r2, r5
 800c4d4:	4621      	mov	r1, r4
 800c4d6:	f7fe f933 	bl	800a740 <memset>
 800c4da:	e7f5      	b.n	800c4c8 <_calloc_r+0x14>

0800c4dc <__ascii_mbtowc>:
 800c4dc:	b082      	sub	sp, #8
 800c4de:	b901      	cbnz	r1, 800c4e2 <__ascii_mbtowc+0x6>
 800c4e0:	a901      	add	r1, sp, #4
 800c4e2:	b142      	cbz	r2, 800c4f6 <__ascii_mbtowc+0x1a>
 800c4e4:	b14b      	cbz	r3, 800c4fa <__ascii_mbtowc+0x1e>
 800c4e6:	7813      	ldrb	r3, [r2, #0]
 800c4e8:	600b      	str	r3, [r1, #0]
 800c4ea:	7812      	ldrb	r2, [r2, #0]
 800c4ec:	1e10      	subs	r0, r2, #0
 800c4ee:	bf18      	it	ne
 800c4f0:	2001      	movne	r0, #1
 800c4f2:	b002      	add	sp, #8
 800c4f4:	4770      	bx	lr
 800c4f6:	4610      	mov	r0, r2
 800c4f8:	e7fb      	b.n	800c4f2 <__ascii_mbtowc+0x16>
 800c4fa:	f06f 0001 	mvn.w	r0, #1
 800c4fe:	e7f8      	b.n	800c4f2 <__ascii_mbtowc+0x16>

0800c500 <_realloc_r>:
 800c500:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c504:	4680      	mov	r8, r0
 800c506:	4615      	mov	r5, r2
 800c508:	460c      	mov	r4, r1
 800c50a:	b921      	cbnz	r1, 800c516 <_realloc_r+0x16>
 800c50c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c510:	4611      	mov	r1, r2
 800c512:	f7fd b9f3 	b.w	80098fc <_malloc_r>
 800c516:	b92a      	cbnz	r2, 800c524 <_realloc_r+0x24>
 800c518:	f7fe fffe 	bl	800b518 <_free_r>
 800c51c:	2400      	movs	r4, #0
 800c51e:	4620      	mov	r0, r4
 800c520:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c524:	f000 f841 	bl	800c5aa <_malloc_usable_size_r>
 800c528:	4285      	cmp	r5, r0
 800c52a:	4606      	mov	r6, r0
 800c52c:	d802      	bhi.n	800c534 <_realloc_r+0x34>
 800c52e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800c532:	d8f4      	bhi.n	800c51e <_realloc_r+0x1e>
 800c534:	4629      	mov	r1, r5
 800c536:	4640      	mov	r0, r8
 800c538:	f7fd f9e0 	bl	80098fc <_malloc_r>
 800c53c:	4607      	mov	r7, r0
 800c53e:	2800      	cmp	r0, #0
 800c540:	d0ec      	beq.n	800c51c <_realloc_r+0x1c>
 800c542:	42b5      	cmp	r5, r6
 800c544:	462a      	mov	r2, r5
 800c546:	4621      	mov	r1, r4
 800c548:	bf28      	it	cs
 800c54a:	4632      	movcs	r2, r6
 800c54c:	f7fe f987 	bl	800a85e <memcpy>
 800c550:	4621      	mov	r1, r4
 800c552:	4640      	mov	r0, r8
 800c554:	f7fe ffe0 	bl	800b518 <_free_r>
 800c558:	463c      	mov	r4, r7
 800c55a:	e7e0      	b.n	800c51e <_realloc_r+0x1e>

0800c55c <__ascii_wctomb>:
 800c55c:	4603      	mov	r3, r0
 800c55e:	4608      	mov	r0, r1
 800c560:	b141      	cbz	r1, 800c574 <__ascii_wctomb+0x18>
 800c562:	2aff      	cmp	r2, #255	@ 0xff
 800c564:	d904      	bls.n	800c570 <__ascii_wctomb+0x14>
 800c566:	228a      	movs	r2, #138	@ 0x8a
 800c568:	601a      	str	r2, [r3, #0]
 800c56a:	f04f 30ff 	mov.w	r0, #4294967295
 800c56e:	4770      	bx	lr
 800c570:	700a      	strb	r2, [r1, #0]
 800c572:	2001      	movs	r0, #1
 800c574:	4770      	bx	lr
	...

0800c578 <fiprintf>:
 800c578:	b40e      	push	{r1, r2, r3}
 800c57a:	b503      	push	{r0, r1, lr}
 800c57c:	4601      	mov	r1, r0
 800c57e:	ab03      	add	r3, sp, #12
 800c580:	4805      	ldr	r0, [pc, #20]	@ (800c598 <fiprintf+0x20>)
 800c582:	f853 2b04 	ldr.w	r2, [r3], #4
 800c586:	6800      	ldr	r0, [r0, #0]
 800c588:	9301      	str	r3, [sp, #4]
 800c58a:	f7ff fd13 	bl	800bfb4 <_vfiprintf_r>
 800c58e:	b002      	add	sp, #8
 800c590:	f85d eb04 	ldr.w	lr, [sp], #4
 800c594:	b003      	add	sp, #12
 800c596:	4770      	bx	lr
 800c598:	20000024 	.word	0x20000024

0800c59c <abort>:
 800c59c:	b508      	push	{r3, lr}
 800c59e:	2006      	movs	r0, #6
 800c5a0:	f000 f834 	bl	800c60c <raise>
 800c5a4:	2001      	movs	r0, #1
 800c5a6:	f7f7 f8d9 	bl	800375c <_exit>

0800c5aa <_malloc_usable_size_r>:
 800c5aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c5ae:	1f18      	subs	r0, r3, #4
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	bfbc      	itt	lt
 800c5b4:	580b      	ldrlt	r3, [r1, r0]
 800c5b6:	18c0      	addlt	r0, r0, r3
 800c5b8:	4770      	bx	lr

0800c5ba <_raise_r>:
 800c5ba:	291f      	cmp	r1, #31
 800c5bc:	b538      	push	{r3, r4, r5, lr}
 800c5be:	4605      	mov	r5, r0
 800c5c0:	460c      	mov	r4, r1
 800c5c2:	d904      	bls.n	800c5ce <_raise_r+0x14>
 800c5c4:	2316      	movs	r3, #22
 800c5c6:	6003      	str	r3, [r0, #0]
 800c5c8:	f04f 30ff 	mov.w	r0, #4294967295
 800c5cc:	bd38      	pop	{r3, r4, r5, pc}
 800c5ce:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c5d0:	b112      	cbz	r2, 800c5d8 <_raise_r+0x1e>
 800c5d2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c5d6:	b94b      	cbnz	r3, 800c5ec <_raise_r+0x32>
 800c5d8:	4628      	mov	r0, r5
 800c5da:	f000 f831 	bl	800c640 <_getpid_r>
 800c5de:	4622      	mov	r2, r4
 800c5e0:	4601      	mov	r1, r0
 800c5e2:	4628      	mov	r0, r5
 800c5e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c5e8:	f000 b818 	b.w	800c61c <_kill_r>
 800c5ec:	2b01      	cmp	r3, #1
 800c5ee:	d00a      	beq.n	800c606 <_raise_r+0x4c>
 800c5f0:	1c59      	adds	r1, r3, #1
 800c5f2:	d103      	bne.n	800c5fc <_raise_r+0x42>
 800c5f4:	2316      	movs	r3, #22
 800c5f6:	6003      	str	r3, [r0, #0]
 800c5f8:	2001      	movs	r0, #1
 800c5fa:	e7e7      	b.n	800c5cc <_raise_r+0x12>
 800c5fc:	2100      	movs	r1, #0
 800c5fe:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c602:	4620      	mov	r0, r4
 800c604:	4798      	blx	r3
 800c606:	2000      	movs	r0, #0
 800c608:	e7e0      	b.n	800c5cc <_raise_r+0x12>
	...

0800c60c <raise>:
 800c60c:	4b02      	ldr	r3, [pc, #8]	@ (800c618 <raise+0xc>)
 800c60e:	4601      	mov	r1, r0
 800c610:	6818      	ldr	r0, [r3, #0]
 800c612:	f7ff bfd2 	b.w	800c5ba <_raise_r>
 800c616:	bf00      	nop
 800c618:	20000024 	.word	0x20000024

0800c61c <_kill_r>:
 800c61c:	b538      	push	{r3, r4, r5, lr}
 800c61e:	4d07      	ldr	r5, [pc, #28]	@ (800c63c <_kill_r+0x20>)
 800c620:	2300      	movs	r3, #0
 800c622:	4604      	mov	r4, r0
 800c624:	4608      	mov	r0, r1
 800c626:	4611      	mov	r1, r2
 800c628:	602b      	str	r3, [r5, #0]
 800c62a:	f7f7 f887 	bl	800373c <_kill>
 800c62e:	1c43      	adds	r3, r0, #1
 800c630:	d102      	bne.n	800c638 <_kill_r+0x1c>
 800c632:	682b      	ldr	r3, [r5, #0]
 800c634:	b103      	cbz	r3, 800c638 <_kill_r+0x1c>
 800c636:	6023      	str	r3, [r4, #0]
 800c638:	bd38      	pop	{r3, r4, r5, pc}
 800c63a:	bf00      	nop
 800c63c:	200051e4 	.word	0x200051e4

0800c640 <_getpid_r>:
 800c640:	f7f7 b874 	b.w	800372c <_getpid>

0800c644 <_init>:
 800c644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c646:	bf00      	nop
 800c648:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c64a:	bc08      	pop	{r3}
 800c64c:	469e      	mov	lr, r3
 800c64e:	4770      	bx	lr

0800c650 <_fini>:
 800c650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c652:	bf00      	nop
 800c654:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c656:	bc08      	pop	{r3}
 800c658:	469e      	mov	lr, r3
 800c65a:	4770      	bx	lr
