// Seed: 474803006
module module_0 (
    input tri1 id_0,
    output tri1 id_1,
    input supply0 id_2#(
        .id_21(1),
        .id_22(id_21)
    ),
    input supply1 id_3,
    input wor id_4,
    input wire id_5,
    input uwire id_6,
    output supply0 id_7,
    output tri1 id_8,
    input wor id_9,
    input supply0 id_10,
    output tri0 id_11,
    input supply0 id_12,
    input wor id_13
    , id_23,
    output wor id_14,
    input uwire id_15,
    input wor id_16,
    input tri0 id_17,
    input tri0 id_18,
    output wire id_19
);
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    input tri0 id_2,
    output tri id_3,
    output uwire id_4,
    input wire id_5
);
  wire id_7;
  module_0(
      id_0,
      id_1,
      id_5,
      id_2,
      id_5,
      id_0,
      id_5,
      id_1,
      id_1,
      id_5,
      id_0,
      id_4,
      id_2,
      id_0,
      id_1,
      id_5,
      id_2,
      id_5,
      id_2,
      id_3
  );
endmodule
