/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [27:0] _07_;
  wire [4:0] _08_;
  wire [11:0] _09_;
  wire [25:0] _10_;
  reg [3:0] _11_;
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_18z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [13:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire [23:0] celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [16:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [12:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_0z ? celloutsig_0_11z : celloutsig_0_0z;
  assign celloutsig_0_42z = celloutsig_0_25z ? celloutsig_0_26z : celloutsig_0_11z;
  assign celloutsig_1_7z = celloutsig_1_5z ? celloutsig_1_1z : _00_;
  assign celloutsig_1_11z = celloutsig_1_6z ? celloutsig_1_0z : celloutsig_1_2z;
  assign celloutsig_1_13z = celloutsig_1_6z ? celloutsig_1_11z : celloutsig_1_12z[11];
  assign celloutsig_0_12z = _01_ ? celloutsig_0_8z : celloutsig_0_0z;
  assign celloutsig_0_13z = _02_ ? celloutsig_0_9z : celloutsig_0_11z;
  assign celloutsig_0_14z = _03_ ? celloutsig_0_10z[4] : celloutsig_0_11z;
  assign celloutsig_0_2z = celloutsig_0_0z ? celloutsig_0_11z : in_data[34];
  assign celloutsig_0_22z = _01_ ? celloutsig_0_20z : celloutsig_0_14z;
  assign celloutsig_0_24z = celloutsig_0_2z ? celloutsig_0_11z : celloutsig_0_20z;
  assign celloutsig_0_27z = celloutsig_0_21z ? celloutsig_0_12z : _04_;
  assign celloutsig_0_40z = ~_05_;
  assign celloutsig_0_43z = ~celloutsig_0_24z;
  assign celloutsig_1_2z = ~celloutsig_1_0z;
  assign celloutsig_1_10z = ~celloutsig_1_8z;
  assign celloutsig_0_11z = ~celloutsig_0_0z;
  assign celloutsig_0_18z = ~_06_;
  reg [4:0] _30_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _30_ <= 5'h00;
    else _30_ <= { in_data[152:151], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z };
  assign { _08_[4], _00_, _08_[2:0] } = _30_;
  reg [11:0] _31_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _31_ <= 12'h000;
    else _31_ <= in_data[40:29];
  assign { _09_[11], _02_, _09_[9:8], _01_, _09_[6:2], _05_, _06_ } = _31_;
  reg [25:0] _32_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _32_ <= 26'h0000000;
    else _32_ <= { in_data[72:56], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_11z };
  assign { _10_[25:17], _07_[27:23], _03_, _07_[21:16], _10_[4:0] } = _32_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _11_ <= 4'h0;
    else _11_ <= { _01_, _09_[6:4] };
  reg [3:0] _34_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _34_ <= 4'h0;
    else _34_ <= _11_;
  assign { _04_, _07_[10:8] } = _34_;
  assign celloutsig_0_0z = in_data[74:64] || in_data[32:22];
  assign celloutsig_1_0z = in_data[188:173] || in_data[181:166];
  assign celloutsig_0_5z = { in_data[90:88], celloutsig_0_0z } || { celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_1_3z = { in_data[127:108], celloutsig_1_2z } || { in_data[158:139], celloutsig_1_2z };
  assign celloutsig_1_6z = { in_data[107:97], celloutsig_1_0z, _08_[4], _00_, _08_[2:0], celloutsig_1_2z, celloutsig_1_3z } || { in_data[164:159], _08_[4], _00_, _08_[2:0], _08_[4], _00_, _08_[2:0], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_8z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_6z } || { celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_9z = in_data[146:144] || { in_data[154:153], celloutsig_1_5z };
  assign celloutsig_0_20z = in_data[34:29] || { in_data[21:17], celloutsig_0_4z };
  assign celloutsig_0_25z = { celloutsig_0_10z[8:7], celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_11z } || { celloutsig_0_23z[12:0], celloutsig_0_11z };
  assign celloutsig_0_26z = { _04_, _07_[10:8], celloutsig_0_10z } || { in_data[48:37], celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_0_28z = { _10_[19], celloutsig_0_18z, celloutsig_0_5z, _11_ } || { celloutsig_0_23z[9:4], celloutsig_0_11z };
  assign celloutsig_0_50z = { in_data[51:33], celloutsig_0_40z, celloutsig_0_12z, celloutsig_0_30z, celloutsig_0_42z, celloutsig_0_25z } % { 1'h1, celloutsig_0_23z[9:2], celloutsig_0_23z, celloutsig_0_43z };
  assign celloutsig_1_12z = { celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_11z, _08_[4], _00_, _08_[2:0], celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z } % { 1'h1, _08_[2:1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_0z, _08_[4], _00_, _08_[2:0], celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_1_18z = { celloutsig_1_12z[14:5], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_0z } % { 1'h1, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_5z, _08_[4], _00_, _08_[2:0], celloutsig_1_9z, celloutsig_1_6z };
  assign celloutsig_1_19z = { celloutsig_1_18z[5:1], celloutsig_1_13z, celloutsig_1_7z } % { 1'h1, celloutsig_1_15z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_8z };
  assign celloutsig_0_10z = { _09_[9:8], _01_, _09_[6:2], _05_, celloutsig_0_11z } % { 1'h1, _07_[20:16], _10_[4:1] };
  assign celloutsig_0_23z = { _11_, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_4z, _11_, celloutsig_0_0z } % { 1'h1, _11_, celloutsig_0_9z, _11_, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_13z };
  assign celloutsig_0_30z = { celloutsig_0_27z, celloutsig_0_28z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_14z } !== in_data[34:20];
  assign celloutsig_1_1z = { in_data[165:136], celloutsig_1_0z } !== in_data[139:109];
  assign celloutsig_1_5z = { _00_, _08_[2:1], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z } !== { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, _08_[4], _00_, _08_[2:0] };
  assign celloutsig_1_15z = { in_data[180:177], celloutsig_1_8z, celloutsig_1_9z, _08_[4], _00_, _08_[2:0], _08_[4], _00_, _08_[2:1], celloutsig_1_8z } !== { _08_[0], celloutsig_1_7z, celloutsig_1_0z, _08_[4], _00_, _08_[2:0], celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_10z };
  assign celloutsig_0_8z = { in_data[20:17], celloutsig_0_2z, celloutsig_0_4z } !== { _01_, _09_[6:2] };
  assign celloutsig_0_9z = { _10_[25:17], _07_[27:23], _03_, _07_[21:16], _10_[4:2], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z } !== in_data[42:15];
  assign celloutsig_0_21z = { in_data[27:21], celloutsig_0_11z, celloutsig_0_14z } !== { in_data[56:52], _04_, _07_[10:8] };
  assign { _07_[22], _07_[15:11], _07_[7:1] } = { _03_, celloutsig_0_20z, celloutsig_0_25z, celloutsig_0_13z, celloutsig_0_5z, _04_, celloutsig_0_30z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_4z };
  assign _08_[3] = _00_;
  assign { _09_[10], _09_[7], _09_[1:0] } = { _02_, _01_, _05_, _06_ };
  assign _10_[16:5] = { _07_[27:23], _03_, _07_[21:16] };
  assign { out_data[140:128], out_data[102:96], out_data[55:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_0z };
endmodule
