src/ps7_init.o src/ps7_init.o: \
 F:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.sdk/design_1_wrapper_hw_platform_0/ps7_init.c \
 F:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.sdk/design_1_wrapper_hw_platform_0/ps7_init.h \
 ../../fsbl_down_bsp/ps7_cortexa9_0/include/xil_io.h \
 ../../fsbl_down_bsp/ps7_cortexa9_0/include/xil_types.h \
 ../../fsbl_down_bsp/ps7_cortexa9_0/include/xil_printf.h \
 ../../fsbl_down_bsp/ps7_cortexa9_0/include/xparameters.h \
 ../../fsbl_down_bsp/ps7_cortexa9_0/include/xparameters_ps.h \
 ../../fsbl_down_bsp/ps7_cortexa9_0/include/bspconfig.h \
 ../../fsbl_down_bsp/ps7_cortexa9_0/include/xpseudo_asm.h \
 ../../fsbl_down_bsp/ps7_cortexa9_0/include/xreg_cortexa9.h \
 ../../fsbl_down_bsp/ps7_cortexa9_0/include/xpseudo_asm_gcc.h

F:/Awork_space/LF398_Debug/Xilinx/ftir_fpga_design/FTIR_FPGA_V1/FTIR_FPGA_V1.sdk/design_1_wrapper_hw_platform_0/ps7_init.h:

../../fsbl_down_bsp/ps7_cortexa9_0/include/xil_io.h:

../../fsbl_down_bsp/ps7_cortexa9_0/include/xil_types.h:

../../fsbl_down_bsp/ps7_cortexa9_0/include/xil_printf.h:

../../fsbl_down_bsp/ps7_cortexa9_0/include/xparameters.h:

../../fsbl_down_bsp/ps7_cortexa9_0/include/xparameters_ps.h:

../../fsbl_down_bsp/ps7_cortexa9_0/include/bspconfig.h:

../../fsbl_down_bsp/ps7_cortexa9_0/include/xpseudo_asm.h:

../../fsbl_down_bsp/ps7_cortexa9_0/include/xreg_cortexa9.h:

../../fsbl_down_bsp/ps7_cortexa9_0/include/xpseudo_asm_gcc.h:
