{
  "basics": {
    "name": "Francisco Soriano",
    "label": "Incoming Silicon Design Engineer 1 @ AMD",
    "image": "/francisco.jpg",
    "email": "soriano.francisco3@outlook.com",
    "phone": "321-603-9123",
    "url": "https://franciscosportfolio.vercel.app/",
    "summary": "Enthusiastic incoming Silicon Design Engineer 1 with a passion for bridging the gap between Academia & Industry.",
    "theme": "red",
    "location": {
      "address": "",
      "postalCode": "",
      "city": "Orlando",
      "countryCode": "USA",
      "region": "Florida"
    },
    "profiles": [
      {
        "network": "LinkedIn",
        "username": "francisco-e-soriano",
        "url": "https://www.linkedin.com/in/francisco-e-soriano/"
      },
      {
        "network": "GitHub",
        "username": "Francisco-Soriano",
        "url": "https://github.com/Francisco-Soriano"
      }
    ]
  },
  "work": [
    {
      "name": "Advanced Micro Devices",
      "position": "Silicon Design Engineer I",
      "location_type": "On site",
      "location": "Orlando, FL.",
      "url": "https://www.amd.com/en.html",
      "startDate": "2025-01-06",
      "endDate": "",
      "summary": "Power Architecture",
      "responsibilities": [
        "Utilizing AsciiDoc to document/update proposal for Hardware Architecture designed for speed-up."
      ]
    },
    {
      "name": "Advanced Micro Devices",
      "position": "Silicon Design Engineer Intern",
      "location_type": "On site",
      "location": "Orlando, FL.",
      "url": "https://www.amd.com/en.html",
      "startDate": "2024-05-20",
      "endDate": "2024-08-09",
      "summary": "Analyzing current bottleneck in the RDNA Graphics Pipeline & micro-architecture for GPU optimization and collaborating with Engineers regarding potential solutions to reduce latency within it.",
      "responsibilities": [
        "Utilizing AsciiDoc to document/update proposal for Hardware Architecture designed for speed-up.",
        "Tracing & tying ports/signals within RTL datapath via top-down approach between corresponding Verilog files.",
        "Utilizing Verdi to view waveforms & verify existing latency within datapath of Graphics Pipeline using load/drive signals.",
        "Giving intermediate technical presentations depicting RTL signal traces & proposed Architecture for latency optimization.",
        "Designing & implementing a custom RISC-V instruction extension designed for decreasing existing latency.",
        "Designing & modifying RTL to support the new instruction’s functionality, in addition to running specific validation tests.",
        "Creating & modifying Firmware to support instruction integration followed by running tests & strategic debugging.",
        "Analyzing the existing Design Verification Testbench designed for where the instruction extension would be used.",
        "Analyzing the Static Timing Analysis workflow performed, in addition to learning how to architect for speed.",
        "Creating an inaugural Intern Reference Guide for future AMD Orlando Interns containing essential links, commands, and FAQs that will rapidly speed up intern adaptation to the company.",
        "Presenting Summer accomplishments/deliverables to Orlando site & Hardware Architecture Team."
      ]
    },
    {
      "name": "AMD x UCF Undergraduate Research Fellowship",
      "position": "Undergraduate Research Fellow",
      "location_type": "Hybrid",
      "location": "Orlando, FL.",
      "url": "https://www.ece.ucf.edu/amd-undergraduate-research-fellowship/",
      "startDate": "2023-09-15",
      "endDate": "2024-12-13",
      "summary": "Analyzing UPF's role in the design flow, designing and verifying RTL, optimizing multipliers, and presenting technical findings.",
      "responsibilities": [
          "Analyzing how low power design strategies are specified and managed by Unified Power Format (UPF).",
          "Debugging/revising lab colleagues’ Verilog implementations and providing extensive Industry standard feedback.",
          "Designing efficient RTL & testbenches to generate waveform solutions for Digital Systems Lab Curriculum at UCF.",
          "Implementing a parameterized ALU in Verilog of a RISC-V Single Cycle 32 instruction set according to its specifications.",
          "Implementing and pipelining bit-width parameterized RTL modules in Verilog for a Barrett Multiplier & Montgomery Multiplier to increase throughput & reduce latency.",
          "Designing comprehensive testbenches in Verilog to simulate & verify correct module functionality based on expected outputs/generated simulation waveforms.",
          "Delivering technical presentations to Research team and AMD Executives on fellowship findings."
      ]
    },
    {
      "name": "UCF Introduction to Engineering Lab",
      "position": "Undergraduate Lab Instructor",
      "location_type": "On-site",
      "location": "Orlando, FL.",
      "url": "https://www.ucf.edu/college/engineering-computer-science/",
      "startDate": "2023-08-19",
      "endDate": "2023-12-01",
      "summary": "Teaching 3 lab sections for an Introduction to Engineering Lab Course aimed at introducing first year students to a variety of Engineering Discplines through hands on lessons/projects.",
      "responsibilities": [
          "Performing soldering demonstrations, for 40+ students per lab, of circuit components onto Printed Circuit Boards (PCB).",
          "Instructing students on decoding nominal resistor values while providing guidance on circuit theory.",
          "Instructing students on how to conduct proper jumper wire connections between TI-MSP432 boards & Servos",
          "Instructing students using Arduino IDE to demonstrate C++ functions and how to conduct proper adjustments to obtain expected line movement behavior & achieve desired path/distance from a TI-RSLK robot.",
          "Live-coding in MATLAB with emphasis on trigonometric graphical representations & mathematical operations."
      ]
    },
    {
      "name": "UCF Computer Organization Lab",
      "position": "Undergraduate Lab & Lecture Teaching Assistant",
      "location_type": "On-site",
      "location": "Orlando, FL.",
      "url": "https://cal.ucf.edu/eel-3801-computer-organization-and-design/",
      "startDate": "2023-05-13",
      "endDate": "2023-08-08",
      "summary": "Supporting the Professor and Graduate Assistants with lab generation and facilitating lecture quizzes.",
      "responsibilities": [
          "Developing lab projects including designing algebraic expressions & methods for MIPS assembly language computations using loops & branch statements, designing & testing inputs to test for extraneous undefined behavior using MARS IDE, explaining methods of efficient MIPS string manipulation and methods of Energy Optimization & Consumption with regards to Dynamic Instruction Count & Clocks Per Instruction (CPI).",
          "Debugging MIPS assembly code & MARS IDE installation for weekly labs of over 40+ students in person & via Zoom",
          "Creating lecture content quizzes, audio/video lecture assistance and facilitating discussion via Slido software to engage and manage over 100 students."
      ]
    },
    {
      "name": "UCF Math Success Center",
      "position": "Undergraduate Learning Assistant",
      "location_type": "On-site",
      "location": "Orlando, FL.",
      "url": "https://sciences.ucf.edu/math/success-center/",
      "startDate": "2022-05-13",
      "endDate": "2023-08-08",
      "summary": "Assisting students of all majors with understanding and solving Mathematics.",
      "responsibilities": [
          "Coaching undergraduate students with different teaching styles in College Algebra, Pre-Calculus, Trigonometry, Calculus with Analytical Geometry (I,II, & III), & Ordinary Differential Equations."
      ]
    }
  ],
  "volunteer": [
    {
      "startDate": "2024-11-15",
      "position": "AMD x Habitat for Humanity Volunteer",
      "summary": "On behalf of the AMD Service Day partnered with Habitat for Humanity, I joined a hard-working team to assist in the refinement of a local house for a future homeowner."
    },
    {
      "startDate": "2024-10-22",
      "position": "UCF x DRACO Lab Representative for UCF COMPASS",
      "summary": "Providing insight/introducing incoming UCF students to Research endeavors."
    },
    {
      "startDate": "2024-09-06",
      "position": "UCF x AMD ACM GBM Panelist",
      "summary": "Answering questions/giving advice to UCF students on best Academic practices for Industry."
    },
    {
      "startDate": "2024-09-05",
      "position": "UCF x AMD IEEE GBM Panelist",
      "summary": "Answering questions/giving advice to UCF students on best Academic practices for Industry."
    }
  ],
  "education": [
    {
      "institution": "University of Central Florida",
      "url": "https://www.ucf.edu/degree/computer-engineering-mspe/",
      "area": "Masters Engineering",
      "studyType": "M.S.",
      "startDate": "2025-01-06",
      "endDate": "2028-12-13",
      "score": "GPA: 4.0"
    },
    {
      "institution": "University of Central Florida",
      "url": "https://www.ucf.edu/degree/computer-engineering-bscpe/",
      "area": "Computer Engineering",
      "studyType": "B.S.",
      "startDate": "2021-06-28",
      "endDate": "2024-12-13",
      "score": "GPA: 3.8"
    },
    {
      "institution": "Eastern Florida State College",
      "url": "https://www.easternflorida.edu/",
      "area": "General",
      "studyType": "A.A.",
      "startDate": "2018-06-28",
      "endDate": "2021-5-13",
      "score": "GPA: 4.0"
    }
  ],
  "certificates": [
    {
      "name": "Microsoft PowerPoint",
      "date": "2017-03-28",
      "issuer": "Microsoft Office Certified Specialist (2013)",
      "url": "https://www.credly.com/badges/02794c52-9de8-48ee-a62d-2449c1113e3d/public_url"
    },
    {
      "name": "Microsoft Word",
      "date": "2017-02-23",
      "issuer": "Microsoft Office Certified Specialist (2013)",
      "url": "https://www.credly.com/badges/935fcfd3-330a-46e1-8e83-eaac866abc0b/public_url"
    },
    {
      "name": "Microsoft Excel",
      "date": "2016-12-21",
      "issuer": "Microsoft Office Certified Specialist (2013)",
      "url": "https://www.credly.com/badges/f96a6d69-12f4-4de2-ad20-dece3487a067/public_url"
    }
  ],
  "skills": [
    {
      "name": "Verilog"
    },
    {
      "name": "SystemVerilog"
    },
    {
      "name": "Python"
    },
    {
      "name": "C/C++"
    },
    {
      "name": "Java"
    },
    {
      "name": "HTML"
    },
    {
      "name": "CSS"
    },
    {
      "name": "LaTeX"
    },
    {
      "name": "PCB Design/Layout/Routing/Assembly"
    },
    {
      "name": "Soldering"
    },
    {
      "name": "Fusion 360"
    },
    {
      "name": "Digital Multimeter"
    },
    {
      "name": "Verdi"
    },
    {
      "name": "Linux"
    },
    {
      "name": "VSCode"
    },
    {
      "name": "Xilinx-Vivado"
    },
    {
      "name": "BASYS 3 FPGA"
    },
    {
      "name": "Perforce"
    },
    {
      "name": "Git"
    },
    {
      "name": "GitHub"
    },
    {
      "name": "ETX"
    }
  ],
  "languages": [
    {
      "language": "English",
      "fluency": "Fluent (Read, Speak, Write)"
    },
    {
      "language": "Spanish",
      "fluency": "Fluent (Read, Speak, Write)"
    },
    {
      "language": "Portuguese",
      "fluency": "Basic (Read)"
    }
  ],
  "awards": [
    {
      "name": "Cum Laude Graduation Honors - (Fall 2024)",
      "issuer": "University of Central Florida (UCF) - College of Engineering & Computer Science (CECS)"
    },
    {
      "name": "Order of the Engineer - Inductee (Fall 2024)",
      "issuer": "University of Central Florida (UCF) - College of Engineering & Computer Science (CECS)"
    },
    {
      "name": "Senior Design Showcase Semi-Finalist - (Fall 2024)",
      "issuer": "University of Central Florida (UCF) - College of Engineering & Computer Science (CECS)"
    },
    {
      "name": "President's List - (Spring 2024) (Fall 2023) (Fall 2024)",
      "issuer": "University of Central Florida (UCF) - College of Engineering & Computer Science (CECS)"
    },
    {
      "name": "Dean's List - (Fall 2021) (Spring 2022) (Spring 2023)",
      "issuer": "University of Central Florida (UCF) - College of Engineering & Computer Science (CECS)"
    },
    {
      "name": "President's List - (Fall 2018) (Spring 2019) (Fall 2019) (Spring 2020) (Fall 2020) (Spring 2021)",
      "issuer": "Eastern Florida State College - Office of the President"
    },
    {
      "name": "2021 Evelyn Johnson Scholarship - (July 2021)",
      "issuer": "The National Aeronautics and Space Administration (NASA) - Kennedy Space Center (KSC)"
    },
    {
      "name": "31st Annual Community Service-Learning Award - (May 2019)",
      "issuer": "Eastern Florida State College - Office of the President"
    }
  ],
  "interests": [
    {
      "name": "Modern EDA Algorithms in VLSI",
      "keywords": ""
    },
    {
      "name": "Computer Aided Design for VLSI",
      "keywords": ""
    },
    {
      "name": "Verification & Validation of Digital Systems: The Complete Industry Lifecycle",
      "keywords": ""
    }
  ],
  "projects": [
    {
      "name": "GPMS: Generative Projection Mapping System",
      "isActive": true,
      "description": "Accurately projects an AI generated image onto a structure using OpenCV's Library (Canny Edge Detection), by making sure the key parts of the image line up with the features of the surface it is projecting onto.",
      "highlights": [
        "Integrating API data fetching and dynamic image display in the Qt application, improving user interaction by asynchronously displaying fetched images.",
        "Designing an optimal hardware enclosure using CAD meant to house GPMS components and perfoming appropriate adjustments with lab tools.",
        "Designing a PCB with strategic placement/layout/traces using Fusion360 to supply power to a Raspberry Pi 5.",
        "Designing & maintaining a website to showcase Senior Design Group Project using HTML and CSS."
      ],
      "url": "https://maverick.eecs.ucf.edu/seniordesign/sp2024su2024/g17/",
      "github": "https://github.com/thedeclancarter/GPMS"
    },
    {
      "name": "Design of a Multi-Cycle CPU/Processor",
      "isActive": true,
      "description": "Implementing a simplified multi-cycle CPU using Verilog, capable of performing arithmetic, memory, and control instructions, gaining hands-on experience in designing a key component of modern computer systems.",
      "highlights": [
        "Implementing a single-core multicycle stage CPU in Verilog capable of decoding various instructions and accessing memory registers.",
        "Utilizing Verilog features to manage appropriate data sizes and types, ensuring accurate operations per each cycle.",
        "Designing the CPU to perform Instruction Fetch, Instruction Decode, Execute, and Write-Back stages efficiently.",
        "Generating waveforms to view output behavior and verify correct functionality of each CPU sub-module."
      ],
      "url": "",
      "github": "https://github.com/Francisco-Soriano/Multi-Cycle-CPU-Implementation"
    },
    {
      "name": "Verification of a Single-Cycle RISC-V CPU/Processor",
      "isActive": true,
      "description": "Group project aimed at verifying the functionality of a Single-Cycle RISC-V Processor using coverage techniques and constraints to gain full coverage on its various modules.",
      "highlights": [
        "Analyzing the Architecture of a RISC-V CPU Processor, while honing in on the Instruction Fetch, Decode, Execution, Memory Access, and Write-Back stages/behavior of the Processor.",
        "Creating component-level comprehensive verification testbenches, targeting individual modules such as the ALU, decoder, register file, and control logic.",
        "Conducting functional verification using SystemVerilog with randomized input generation, opcode constraints, and weighted distributions in order to achieve 100% functional coverage for the critical opcodes and register addresses.",
        "Enhancing verification methodology by implementing pass/fail logic, accounting for edge cases, and manual checks to ensure expected outputs matched actual results across modules."
      ],
      "url": "",
      "github": "https://github.com/Francisco-Soriano/Verification-of-a-RISC-V-Processor"
    }
  ]
}