$comment
	File created using the following command:
		vcd file memoria_de_instrucoes.msim.vcd -direction
$end
$date
	Wed May 11 10:19:56 2016
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module memoria_de_instrucoes_vlg_vec_tst $end
$var reg 1 ! clock $end
$var reg 26 " pc [25:0] $end
$var wire 1 # instrucao [31] $end
$var wire 1 $ instrucao [30] $end
$var wire 1 % instrucao [29] $end
$var wire 1 & instrucao [28] $end
$var wire 1 ' instrucao [27] $end
$var wire 1 ( instrucao [26] $end
$var wire 1 ) instrucao [25] $end
$var wire 1 * instrucao [24] $end
$var wire 1 + instrucao [23] $end
$var wire 1 , instrucao [22] $end
$var wire 1 - instrucao [21] $end
$var wire 1 . instrucao [20] $end
$var wire 1 / instrucao [19] $end
$var wire 1 0 instrucao [18] $end
$var wire 1 1 instrucao [17] $end
$var wire 1 2 instrucao [16] $end
$var wire 1 3 instrucao [15] $end
$var wire 1 4 instrucao [14] $end
$var wire 1 5 instrucao [13] $end
$var wire 1 6 instrucao [12] $end
$var wire 1 7 instrucao [11] $end
$var wire 1 8 instrucao [10] $end
$var wire 1 9 instrucao [9] $end
$var wire 1 : instrucao [8] $end
$var wire 1 ; instrucao [7] $end
$var wire 1 < instrucao [6] $end
$var wire 1 = instrucao [5] $end
$var wire 1 > instrucao [4] $end
$var wire 1 ? instrucao [3] $end
$var wire 1 @ instrucao [2] $end
$var wire 1 A instrucao [1] $end
$var wire 1 B instrucao [0] $end
$var wire 1 C sampler $end
$scope module i1 $end
$var wire 1 D gnd $end
$var wire 1 E vcc $end
$var wire 1 F unknown $end
$var tri1 1 G devclrn $end
$var tri1 1 H devpor $end
$var tri1 1 I devoe $end
$var wire 1 J pc[8]~input_o $end
$var wire 1 K pc[9]~input_o $end
$var wire 1 L pc[10]~input_o $end
$var wire 1 M pc[11]~input_o $end
$var wire 1 N pc[12]~input_o $end
$var wire 1 O pc[13]~input_o $end
$var wire 1 P pc[14]~input_o $end
$var wire 1 Q pc[15]~input_o $end
$var wire 1 R pc[16]~input_o $end
$var wire 1 S pc[17]~input_o $end
$var wire 1 T pc[18]~input_o $end
$var wire 1 U pc[19]~input_o $end
$var wire 1 V pc[20]~input_o $end
$var wire 1 W pc[21]~input_o $end
$var wire 1 X pc[22]~input_o $end
$var wire 1 Y pc[23]~input_o $end
$var wire 1 Z pc[24]~input_o $end
$var wire 1 [ pc[25]~input_o $end
$var wire 1 \ instrucao[0]~output_o $end
$var wire 1 ] instrucao[1]~output_o $end
$var wire 1 ^ instrucao[2]~output_o $end
$var wire 1 _ instrucao[3]~output_o $end
$var wire 1 ` instrucao[4]~output_o $end
$var wire 1 a instrucao[5]~output_o $end
$var wire 1 b instrucao[6]~output_o $end
$var wire 1 c instrucao[7]~output_o $end
$var wire 1 d instrucao[8]~output_o $end
$var wire 1 e instrucao[9]~output_o $end
$var wire 1 f instrucao[10]~output_o $end
$var wire 1 g instrucao[11]~output_o $end
$var wire 1 h instrucao[12]~output_o $end
$var wire 1 i instrucao[13]~output_o $end
$var wire 1 j instrucao[14]~output_o $end
$var wire 1 k instrucao[15]~output_o $end
$var wire 1 l instrucao[16]~output_o $end
$var wire 1 m instrucao[17]~output_o $end
$var wire 1 n instrucao[18]~output_o $end
$var wire 1 o instrucao[19]~output_o $end
$var wire 1 p instrucao[20]~output_o $end
$var wire 1 q instrucao[21]~output_o $end
$var wire 1 r instrucao[22]~output_o $end
$var wire 1 s instrucao[23]~output_o $end
$var wire 1 t instrucao[24]~output_o $end
$var wire 1 u instrucao[25]~output_o $end
$var wire 1 v instrucao[26]~output_o $end
$var wire 1 w instrucao[27]~output_o $end
$var wire 1 x instrucao[28]~output_o $end
$var wire 1 y instrucao[29]~output_o $end
$var wire 1 z instrucao[30]~output_o $end
$var wire 1 { instrucao[31]~output_o $end
$var wire 1 | clock~input_o $end
$var wire 1 } clock~inputclkctrl_outclk $end
$var wire 1 ~ pc[0]~input_o $end
$var wire 1 !! pc[1]~input_o $end
$var wire 1 "! pc[2]~input_o $end
$var wire 1 #! pc[3]~input_o $end
$var wire 1 $! pc[4]~input_o $end
$var wire 1 %! pc[5]~input_o $end
$var wire 1 &! pc[6]~input_o $end
$var wire 1 '! pc[7]~input_o $end
$var wire 1 (! memoria_instrucoes_rtl_0|auto_generated|ram_block1a0~portadataout $end
$var wire 1 )! memoria_instrucoes_rtl_0|auto_generated|ram_block1a1 $end
$var wire 1 *! memoria_instrucoes_rtl_0|auto_generated|ram_block1a2 $end
$var wire 1 +! memoria_instrucoes_rtl_0|auto_generated|ram_block1a3 $end
$var wire 1 ,! memoria_instrucoes_rtl_0|auto_generated|ram_block1a4 $end
$var wire 1 -! memoria_instrucoes_rtl_0|auto_generated|ram_block1a5 $end
$var wire 1 .! memoria_instrucoes_rtl_0|auto_generated|ram_block1a6 $end
$var wire 1 /! memoria_instrucoes_rtl_0|auto_generated|ram_block1a7 $end
$var wire 1 0! memoria_instrucoes_rtl_0|auto_generated|ram_block1a8 $end
$var wire 1 1! memoria_instrucoes_rtl_0|auto_generated|ram_block1a9 $end
$var wire 1 2! memoria_instrucoes_rtl_0|auto_generated|ram_block1a10 $end
$var wire 1 3! memoria_instrucoes_rtl_0|auto_generated|ram_block1a11 $end
$var wire 1 4! memoria_instrucoes_rtl_0|auto_generated|ram_block1a12 $end
$var wire 1 5! memoria_instrucoes_rtl_0|auto_generated|ram_block1a13 $end
$var wire 1 6! memoria_instrucoes_rtl_0|auto_generated|ram_block1a14 $end
$var wire 1 7! memoria_instrucoes_rtl_0|auto_generated|ram_block1a15 $end
$var wire 1 8! memoria_instrucoes_rtl_0|auto_generated|ram_block1a16 $end
$var wire 1 9! memoria_instrucoes_rtl_0|auto_generated|ram_block1a17 $end
$var wire 1 :! memoria_instrucoes_rtl_0|auto_generated|ram_block1a18 $end
$var wire 1 ;! memoria_instrucoes_rtl_0|auto_generated|ram_block1a19 $end
$var wire 1 <! memoria_instrucoes_rtl_0|auto_generated|ram_block1a20 $end
$var wire 1 =! memoria_instrucoes_rtl_0|auto_generated|ram_block1a21 $end
$var wire 1 >! memoria_instrucoes_rtl_0|auto_generated|ram_block1a22 $end
$var wire 1 ?! memoria_instrucoes_rtl_0|auto_generated|ram_block1a23 $end
$var wire 1 @! memoria_instrucoes_rtl_0|auto_generated|ram_block1a24 $end
$var wire 1 A! memoria_instrucoes_rtl_0|auto_generated|ram_block1a25 $end
$var wire 1 B! memoria_instrucoes_rtl_0|auto_generated|ram_block1a26 $end
$var wire 1 C! memoria_instrucoes_rtl_0|auto_generated|ram_block1a27 $end
$var wire 1 D! memoria_instrucoes_rtl_0|auto_generated|ram_block1a28 $end
$var wire 1 E! memoria_instrucoes_rtl_0|auto_generated|ram_block1a29 $end
$var wire 1 F! memoria_instrucoes_rtl_0|auto_generated|ram_block1a30 $end
$var wire 1 G! memoria_instrucoes_rtl_0|auto_generated|ram_block1a31 $end
$var wire 1 H! memoria_instrucoes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [35] $end
$var wire 1 I! memoria_instrucoes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [34] $end
$var wire 1 J! memoria_instrucoes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [33] $end
$var wire 1 K! memoria_instrucoes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [32] $end
$var wire 1 L! memoria_instrucoes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [31] $end
$var wire 1 M! memoria_instrucoes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [30] $end
$var wire 1 N! memoria_instrucoes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [29] $end
$var wire 1 O! memoria_instrucoes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [28] $end
$var wire 1 P! memoria_instrucoes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [27] $end
$var wire 1 Q! memoria_instrucoes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [26] $end
$var wire 1 R! memoria_instrucoes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [25] $end
$var wire 1 S! memoria_instrucoes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [24] $end
$var wire 1 T! memoria_instrucoes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [23] $end
$var wire 1 U! memoria_instrucoes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [22] $end
$var wire 1 V! memoria_instrucoes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [21] $end
$var wire 1 W! memoria_instrucoes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [20] $end
$var wire 1 X! memoria_instrucoes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [19] $end
$var wire 1 Y! memoria_instrucoes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [18] $end
$var wire 1 Z! memoria_instrucoes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 [! memoria_instrucoes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 \! memoria_instrucoes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 ]! memoria_instrucoes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 ^! memoria_instrucoes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 _! memoria_instrucoes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 `! memoria_instrucoes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 a! memoria_instrucoes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 b! memoria_instrucoes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 c! memoria_instrucoes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 d! memoria_instrucoes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 e! memoria_instrucoes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 f! memoria_instrucoes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 g! memoria_instrucoes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 h! memoria_instrucoes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 i! memoria_instrucoes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 j! memoria_instrucoes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 k! memoria_instrucoes_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
b0 "
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
xC
0D
1E
xF
1G
1H
1I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
1|
1}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
0H!
$end
#100000
0!
0|
0}
0C
#200000
b10000 "
b10100 "
b10110 "
1!
1!!
1"!
1$!
1|
1}
1C
#200001
1j!
1h!
1f!
1d!
1b!
1`!
1^!
1\!
1Z!
1X!
1V!
1T!
1R!
1P!
1N!
1L!
1)!
1+!
1-!
1/!
11!
13!
15!
17!
19!
1;!
1=!
1?!
1A!
1C!
1E!
1G!
1]
1_
1a
1c
1e
1g
1i
1k
1m
1o
1q
1s
1u
1w
1y
1{
1A
1?
1=
1;
19
17
15
13
11
1/
1-
1+
1)
1'
1%
1#
#300000
0!
0|
0}
0C
#400000
b110110 "
b110111 "
b100111 "
b100101 "
1!
1~
0!!
0$!
1%!
1|
1}
1C
#400001
0j!
0h!
0f!
0d!
0b!
0`!
0^!
0\!
1[!
1Y!
1W!
1U!
1S!
1Q!
1O!
1M!
0)!
0+!
0-!
0/!
01!
03!
05!
07!
18!
1:!
1<!
1>!
1@!
1B!
1D!
1F!
0]
0_
0a
0c
0e
0g
0i
0k
1l
1n
1p
1r
1t
1v
1x
1z
0A
0?
0=
0;
09
07
05
03
12
10
1.
1,
1*
1(
1&
1$
#500000
0!
0|
0}
0C
#600000
b1100101 "
b1100100 "
1!
0~
1&!
1|
1}
1C
#600001
1c!
1b!
1a!
1`!
1_!
1^!
1]!
1\!
0Z!
0X!
0V!
0T!
0R!
0P!
0N!
0L!
10!
11!
12!
13!
14!
15!
16!
17!
09!
0;!
0=!
0?!
0A!
0C!
0E!
0G!
1d
1e
1f
1g
1h
1i
1j
1k
0m
0o
0q
0s
0u
0w
0y
0{
1:
19
18
17
16
15
14
13
01
0/
0-
0+
0)
0'
0%
0#
#700000
0!
0|
0}
0C
#800000
b1000100 "
b100 "
1!
0%!
0&!
1|
1}
1C
#800001
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Y!
0W!
0U!
0S!
0Q!
0O!
0M!
00!
01!
02!
03!
04!
05!
06!
07!
08!
0:!
0<!
0>!
0@!
0B!
0D!
0F!
0d
0e
0f
0g
0h
0i
0j
0k
0l
0n
0p
0r
0t
0v
0x
0z
0:
09
08
07
06
05
04
03
02
00
0.
0,
0*
0(
0&
0$
#900000
0!
0|
0}
0C
#1000000
