---
layout: archive
title: "Academic Journey"
permalink: /academicjourney/
author_profile: true
redirect_from:
  - /academicjourney
---

&nbsp;
&nbsp;


Education üéì
======

-------------------------------  

**University of Michigan - Ann Arbor**, May 2025  
*Bachelor of Science in Engineering - Computer Engineering* 
![UM](/images/umich.png){: .align-right width="300px"}  
- ***CGPA: 3.60***, Dean's List, University Honors
- ***Relevant Courses:*** Computer Architecture, Logic Design, Integrated Circuits, GPU Programming, Data Structures & Algorithm, Circuit Analysis
- ***Representation:*** Engineering Honors Program, Michigan Engineering Transfer Student Leader, Computer Engineering Ambassador
- ***Clubs:*** University of Michigan Solar Car Team, IEEE UMich, Michigan Hackers, Tau Epsilon Kappa (Professional Technology Fraternity)
- ***Focused and Specialized Field:*** Computer Architecture & VLSI

&nbsp;
&nbsp; 

     
**Taylor's University**, May 2023  
*American Degree Transfer Program*  
- CGPA: 3.84, Dean's List, Best Engineering Student Honor
- Relevant Courses: Calculus 3, Physics 1 & 2, C++ Programming
- Involvement: Agents of Tech, Taylor's University Student Council, Student Union   

&nbsp;
&nbsp;


Relevant Course Projects üñ•Ô∏è
======

------------------------------- 

* **In Progress - EECS 470: Computer Architecture**
  * Successfully designed a MIPS R10K Style Out of Order Processor 
  * with Early tag Broadcasting, Early Branch Resolution, Advanced Branch Predictor, Load/Store Queue, High Performance Caches, and others.

  &nbsp;
&nbsp;

* **EECS 312: Digital Integrated Circuits**
  * High Speed 8-bit Ripple Carry Adder using Dual-Rail Dynamic Logic Variant Implementation using Cadence Virtuoso
  * Energy Efficient 8-bit Ripple Carry Adder using Pass Transistor Logic and Transmission Gate Logic Hybrid
  * Reports Published: [312 Report](/files/312_report.pdf)
  * Physical Layout of Logic Blocks such as Mux, D Flip-Flop, XOR gate, Latches

| ***Cadence Virtuoso*** | ***Schematic Drawing*** | ***Waveform Generated*** |
|:-----------------------:|:-----------------------:|:-----------------------:|
|  ![vir](/images/312_vir.png){: width="400px"} |  ![sch](/images/312_sch.PNG){: width="400px"}  |  ![wave](/images/312_wave.jpg){: width="400px"}  |

&nbsp;
&nbsp;

* **EECS 270: Logic Design**
  * Four Function Calculator on Altera using RTL Design with Verilog (implemented Booth Multiplier, Carry Lookahead Adder, Quotient Divisor)
  * Sensor-Integrated Traffic Light Controller using Verilog Sequential Design and the concept of Finite States Machine
  * Implemented an UpDown Counter using Sequential Design

| ***Altera FPGA Programming*** üëá |

|  ![FPGA](/images/FPGA.png) |  ![FPGA](/images/FPGA2.png)  |  ![FPGA](/images/FPGA3.png)  |

&nbsp;
&nbsp;

* **EECS 281: Data Structures & Algorithms**
  * Letterman Words Morphing Algorithm using Stacks and Queues
  * Minemap Escape Route Finding Algorithm using Priority Queues
  * SQL Implementation using Hashmaps and Ordered Maps

| ***SQL Implementation*** | ***Mine Escape Route Finder Program*** | ***Letterman Morphing Program*** | 
|:-----------------------:|:-----------------------:|:-----------------------:|
|  ![sql](/images/sql.png){: width="400px"} |  ![ME](/images/mineescape.png){: width="350px"}   |  ![letter](/images/letterman.png){: width="450px"} |

&nbsp;
&nbsp;


* **EECS 215: Circuits Design & Analysis**
  * Waveform Generator to Measure Voltage 
  * RLC Circuits & Op-Amps Circuits
  * Powering Audio Transmitter with Rheostat

| ***Circuits & Waveform Generator*** üëá | 

|  ![circuits](/images/cir1.jpg) |  ![circuits](/images/cir2.jpg)  |  ![circuits](/images/cir3.jpg)  |

&nbsp;
&nbsp;

* **EECS 280: Programming and Intro to Data Structures**
  * Euchre Card Game Program with in-built AI Opponent
  * Posts Classifier Machine Learning Program that takes in training data and predicts post classifications
  * Seam-Carving Algorithm

| ***Euchre Game with AI*** | ***Machine Learning Post Classifier*** | ***Image Resizer Program*** | 
|:-----------------------:|:-----------------------:|:-----------------------:|
|  ![Euch](/images/euchre.png){: width="350px"} |  ![ML](/images/ml.png){: width="400px"}   |  ![CV](/images/cv.png){: width="450px"} |

&nbsp;
&nbsp;

* **EECS 201: Computer Science Pragmatics**
  * Built and customize my own bash shell
  * Pig-Latin Translation Program
  * Created my own python library

| ***Customized Shell*** | ***Customized Shell Functions*** | ***Pig-Latinfy Program*** | 
|:-----------------------:|:-----------------------:|:-----------------------:|
|  ![2011](/images/2012.PNG){: width="450px"} |  ![2012](/images/2011.PNG){: width="375px"}   |  ![2013](/images/2013.png){: width="375px"}   |

&nbsp;
&nbsp;


Honors & Awards üèÖ
======

------------------------------- 

* **University Honors & Dean's List**, Dec 2023
  * Awarded by University of Michigan - Ann Arbor
  * For achieving 3.5 CGPA on an academic semester

* **Best Engineering Student Honoree - Class of 2022**, Dec 2022
  * Awarded by Taylor's University
  * For achieving the best CGPA on a minimum of 50 units of credit in the Engineering major category

* **Dean's List**, Every Semester
  * Awarded by Taylor's University
  * For achieving 3.5 CGPA on an academic semester

* **Taylor's Excellence Award**, Aug 2021
  * Awarded scholarships by Taylor's University
  * For achieving exceptional high school grades

* **Malaysian Student Technology Week 2021 Hackathon - Top 6**, Aug 2021
  * Awarded by Young Malaysian Engineers
  * For finishing the hackathon as a top 6 finalist among 30+ groups for the nationwide MSTW hackathon