# Schuyler Eldridge

Hardware design is just awful.
I'm trying to make it better with new languages and methodologies.
I also like to play with RISC-V microprocessors.

Here's a [CV](schuyler-eldridge-cv.pdf).

## Contact

- [schuyler.eldridge@gmail.com](mailto:schuyler.eldridge@gmail.com)
- [seldridge@GitHub](https://github.com/seldridge)
- seldridge on freenode (#riscv)

## Open Source Activities

#### Maintainer

- [bu-icsg/dana](https://github.com/bu-icsg/dana): A _Dynamically Allocated Neural Network Accelerator_ implemented as a Rocket Custom Coprocessor (RoCC)
- [seldridge/verilog](https://github.com/seldridge/verilog): An early attempt at a Verilog library
- [seldridge/rocket-rocc-examples](https://github.com/seldridge/rocket-rocc-examples): Small programs to test the functionality of example RoCCs
- [ibm/rocc-software](https://github.com/ibm/rocc-software): Helpful headers for communicating with RoCCs (or: "Nothing like trying to write an assembler using pre-processor macros...")
- [imb/hdl-tools](https://github.com/ibm/hdl-tools): A basic set of tools for working with HDLs
- [ibm/firrtl-mode](https://github.com/ibm/firrtl-mode): An Emacs major mode for editing FIRRTL files
- [ibm/chiffre](https://github.com/ibm/chiffre): A fault injection framework using FIRRTL

#### Contributor

- [freechipsproject/firrtl](https://github.com/freechipsproject/firrtl): Flexible Intermediate Representation for RTL ("LLVM for Hardware")
- [freechipsproject/chisel3](https://github.com/freechipsproject/chisel3): Constructing Hardware in a Scala Embedded Language
- [freechipsproject/rocket-chip](https://github.com/freechipsproject/rocket-chip): A Chisel implementation of a RISC-V microprocessor
- [riscv/riscv-fesvr](https://github.com/riscv/riscv-fesvr): Front end server for talking to UC Berkeley projects

## Publications

#### Conference Publications
* Mateja Putic, Swagath Venkataramani, Schuyler Eldridge, Alper Buyuktosunoglu, Pradip Bose, and Mircea Stan, _DyHard-DNN: Even More DNN Acceleration with Dynamic Hardware Reconfiguration_, in: 55th Design Automation Conference (DAC) 2018.

* Schuyler Eldridge, Karthik Swaminathan,,hini,ramoorthy, Alper Buyuktosunoglu, Alec Roelke, Vaibhav Verma, Rajiv Joshi, Mircea Stan, and Pradip Bose, _A Low Voltage RISC-V Heterogeneous System_, in: 1st Workshop on Computer Architecture Research with RISC-V (CARRV) 2017. [[paper](https://carrv.github.io/2017/papers/eldridge-velour-carrv2017.pdf)]

* Leila Delshadtehrani, Jonathan Appavoo, Manuel Egele, Ajay Joshi, and Schuyler Eldridge, _Varanus: An Infrastructure for Programmable Hardware Monitoring Units_, in: Boston Area Architecture Conference (BARC) 2017.

* Ramon Bertran, Pradip Bose, David M. Brooks, Jeff Burns, Alper Buyuktosunoglu, Nandhini Chandramoorthy, Eric Cheng, Martin Cochet, Schuyler Eldridge, Daniel Friedman, Hans M. Jacobson, Rajiv V. Joshi, Subhasish Mitra, Robert K. Montoye, Arun Paidimarri, Pritish Parida, Kevin Skadron, Mircea Stan, Karthik Swaminathan, Augusto Vega, Swagath Venkataramani, Christos Vezyrtzis, Gu-Yeon Wei, John-David Wellman, and Matthew M. Ziegler, _Very Low Voltage (VLV) Design_, in: International Conference on Computer Design (ICCD) 2017. [[paper](https://doi.org/10.1109/ICCD.2017.105)]

* Schuyler Eldridge, Amos Waterland, Margo Seltzer, Jonathan Appavoo, and Ajay Joshi,
_Towards General-Purpose Neural Network Computing_, Parallel Architectures and Compilation Techniques (PACT) 2015.
[[paper](http://people.bu.edu/schuye/files/pact2015-eldridge-paper.pdf)] [[presentation](http://people.bu.edu/schuye/files/pact2015-eldridge-presentation.pdf)]

* Schuyler Eldridge and Ajay Joshi,
_Exploiting Hidden Layer Modular Redundancy for Fault-Tolerance in Neural Network Accelerators_,
Boston Area Architecture Workshop (BARC) 2015. [[paper](http://people.bu.edu/schuye/files/barc2015-eldridge-paper.pdf)] [[presentation](http://people.bu.edu/schuye/files/barc2015-eldridge-presentation.pdf)]

* Schuyler Eldridge, Florian Raudies, David Zou, and Ajay Joshi, _Neural Network-Based Accelerators for Transcendental Function Approximation_, Great Lakes Symposium on VLSI (GLSVLSI) 2014. [[paper](http://people.bu.edu/schuye/files/glsvlsi2014-eldridge.pdf)] [[presentation](http://people.bu.edu/schuye/files/glsvlsi2014-eldridge-presentation.pdf)]

#### Demonstrations

* Alec Roelke, Schuyler Eldridge, and Mircea Stan, VELOUR: Very Low Voltage Operation Under Resilience Constraints, _VELOUR: Very Low Voltage Operation Under Resilience Constraints_, in: 3rd Workshop on Cognitive Architectures (CogArch) 2018.

#### Journal Publications
* Leila Delshadtehrani, Schuyler Eldridge, Sadullah Canakci, Manuel Egele, and, Ajay Joshi, _Nile: A Programmable Monitoring Coprocessor_, Computer Architecture Letters, 2018. [[paper](https://doi.org/10.1109/LCA.2017.2784416)]

* Florian Raudies, Schuyler Eldridge, Ajay Joshi, and Massimiliano Versace,
_Learning to Navigate in a Virtual World Using Optic Flow and Stereo Disparity Signals_,
Artificial Life and Robotics, 19:2 (2014).
[[paper](http://link.springer.com/article/10.1007/s10015-014-0153-1)]

#### Workshop Presentations and Posters
* Schuyler Eldridge, Ramon Bertran, Alper Buyuktosunoglu, and Pradip Bose, _MicroProbe: An Open Source Microbenchmark Generator Ported to the RISC-V ISA_, in: 7th RISC-V Workshop 2017. [[presentation](https://content.riscv.org/wp-content/uploads/2017/12/Tue1424-riscv-microprobe-presentation.pdf)] [[video](https://www.youtube.com/watch?v=avXda-Zjro0)]

* Schuyler Eldridge, Thomas Unger, Marcia Sahaya Louis, Margo Seltzer, Jonathan Appavoo, and Ajay Joshi,
_X-FILES/DANA: RISC-V Hardware/Software for Neural Networks_,
Fourth RISC-V Workshop 2016.
[[poster](http://people.bu.edu/schuye/files/riscv2016-eldridge-poster.pdf)]

* Schuyler Eldridge, Marcia Sahaya Louis, Thomas Unger, Jonathan Appavoo, and Ajay Joshi,
_Learning-on-chip using Fixed Point Arithmetic for Neural Network Accelerators_,
Design Automation Conference (DAC) 2016.
[[poster](http://people.bu.edu/schuye/files/dac2016-eldridge-poster.pdf)]

* Schuyler Eldridge, Thomas Unger, Marcia Sahaya Louis, Margo Seltzer, Jonathan Appavoo, and Ajay Joshi,
_Neural Networks as Function Primitives: Software/Hardware Support with X-FILES/DANA_,
Boston Area Architecture Workshop (BARC) 2016.
[[paper](http://people.bu.edu/schuye/files/barc2016-eldridge-paper.pdf)] [[presentation](http://people.bu.edu/schuye/files/barc2016-eldridge-presentation.pdf)]
[[poster](http://people.bu.edu/schuye/files/barc2016-eldridge-poster.pdf)]

* Jonathan Appavoo, Amos Waterland, Schuyler Eldridge, Katherine Zhao, Ajay Joshi, Steve Homer, and Margo Seltzer,
_Programmable Smart Machines: A Hybrid Neuromorphic Approach to General Purpose Computation_,
Workshop on Neuromorphic Architectures (NeuroArch) at 41st International Symposium on Computer Architecture (ISCA) 2014. [[paper](http://people.bu.edu/schuye/files/appavoo-neuroarch-2014.pdf)]

* Schuyler Eldridge, Florian Raudies, and Ajay Joshi,
_Approximate Computation using Neuralized FPU_,
Brain-Inspired Computing (BIC) Workshop at 40th International Symposium on Computer Architecture (ISCA) 2013. [[paper](http://people.bu.edu/schuye/files/approx-fpu-bic2013.pdf)]

#### Technical Reports

* Florian Raudies, Schuyler Eldridge, Ajay Joshi, and Massimiliano Versace, _Reinforcement Learning of Visual Navigation Using Distances Extracted from Stereo Disparity or Optic Flow_, BU/ECE-2013-1, 2013. [[tech report](http://people.bu.edu/joshi/files/TechReportNo-ECE-2013-1-LearningVisualNavigation.pdf)]

#### Theses

* Schuyler Eldridge, _Neural Network Computing Using On-chip Accelerators, Ph. D. Thesis, Boston University, 2016. [[thesis](https://open.bu.edu/handle/2144/19511)].

#### Patents and Patent Applications
* Vinodh Gopal, James D. Guilford, Schuyler Eldridge, Gilbert M. Wolrich, Erdinc Ozturk, and Wajdi K. Feghali, _Digest generation_, US Patent Application 13/995,236, 2011. [[patent](https://patents.google.com/patent/US9292548B2/en)]
