==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 210.164 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.661 seconds; current allocated memory: 211.488 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 137 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 137 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 136 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 136 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 146 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.107 seconds; current allocated memory: 213.363 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.363 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 217.625 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 218.867 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:30:15) to (lc3.cpp:39:4) in function 'lc3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:41:15) to (lc3.cpp:50:4) in function 'lc3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 240.191 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 240.207 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lc3' ...
WARNING: [SYN 201-107] Renaming port name 'lc3/reg' to 'lc3/reg_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 240.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 240.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/IR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lc3' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'IR', 'PC', 'R0', 'R1', 'R2', 'R3', 'R4', 'R5', 'R6' and 'R7' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lc3'.
INFO: [RTMG 210-278] Implementing memory 'lc3_reg_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lc3_memory_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.356 seconds; current allocated memory: 243.535 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 248.832 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.565 seconds; current allocated memory: 255.129 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lc3.
INFO: [VLOG 209-307] Generating Verilog RTL for lc3.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 9.791 seconds; current allocated memory: 45.430 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -output D:/LVTN/lc3 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output D:/LVTN/lc3 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.324 seconds; current allocated memory: 7.773 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 223.246 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
ERROR: [HLS 207-3715] cannot take the address of an rvalue of type 'int' (lc3.cpp:80:21)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.705 seconds; current allocated memory: 1.215 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 210.469 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.955 seconds; current allocated memory: 212.305 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 204 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 198 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 197 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 197 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 187 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 187 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 187 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 187 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 187 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 187 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 187 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 187 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 187 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 187 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 207 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 208 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.009 seconds; current allocated memory: 214.406 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 214.406 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 218.910 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 220.578 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:33:15) to (lc3.cpp:44:4) in function 'lc3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:46:15) to (lc3.cpp:57:4) in function 'lc3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 241.836 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 241.840 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lc3' ...
WARNING: [SYN 201-107] Renaming port name 'lc3/reg' to 'lc3/reg_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.459 seconds; current allocated memory: 241.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 243.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/IR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lc3' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'PC0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'IR', 'PC', 'R0', 'R1', 'R2', 'R3', 'R4', 'R5', 'R6' and 'R7' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lc3'.
INFO: [RTMG 210-278] Implementing memory 'lc3_reg_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lc3_memory_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 246.715 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.911 seconds; current allocated memory: 252.934 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.49 seconds; current allocated memory: 259.539 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lc3.
INFO: [VLOG 209-307] Generating Verilog RTL for lc3.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 13.288 seconds; current allocated memory: 49.145 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/final
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/final -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output D:/final 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file D:/final/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 32.327 seconds; current allocated memory: 7.383 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/LAPTOP/Desktop/TKVMS
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/LAPTOP/Desktop/TKVMS -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Users/LAPTOP/Desktop/TKVMS 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file C:/Users/LAPTOP/Desktop/TKVMS/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 13.483 seconds; current allocated memory: 6.699 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/LAPTOP/Desktop/TKVMS
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/LAPTOP/Desktop/TKVMS -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.069 seconds; current allocated memory: 210.570 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.665 seconds; current allocated memory: 212.266 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 205 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 199 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 198 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 198 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 208 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 209 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.165 seconds; current allocated memory: 214.332 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 214.332 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 218.934 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 220.801 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:2:60) to (lc3.cpp:44:4) in function 'lc3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:2:60) to (lc3.cpp:58:4) in function 'lc3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 242.160 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 242.168 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lc3' ...
WARNING: [SYN 201-107] Renaming port name 'lc3/reg' to 'lc3/reg_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 242.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 243.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/IR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lc3' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'IR', 'PC', 'R0', 'R1', 'R2', 'R3', 'R4', 'R5', 'R6' and 'R7' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lc3'.
INFO: [RTMG 210-278] Implementing memory 'lc3_reg_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lc3_memory_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 246.941 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 253.445 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.557 seconds; current allocated memory: 259.621 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lc3.
INFO: [VLOG 209-307] Generating Verilog RTL for lc3.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.037 seconds; current allocated memory: 49.137 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3_isa
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3_isa -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output D:/LVTN/lc3_isa 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file D:/LVTN/lc3_isa/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 11.519 seconds; current allocated memory: 7.316 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3_isa
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3_isa -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 210.676 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.624 seconds; current allocated memory: 212.230 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 205 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 199 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 198 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 198 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 208 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 209 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.098 seconds; current allocated memory: 214.391 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 214.391 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 218.934 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 220.434 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:2:60) to (lc3.cpp:44:4) in function 'lc3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:2:60) to (lc3.cpp:58:4) in function 'lc3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 241.820 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 241.824 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lc3' ...
WARNING: [SYN 201-107] Renaming port name 'lc3/reg' to 'lc3/reg_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 241.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 243.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/IR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lc3' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'IR', 'PC', 'R0', 'R1', 'R2', 'R3', 'R4', 'R5', 'R6' and 'R7' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lc3'.
INFO: [RTMG 210-278] Implementing memory 'lc3_reg_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lc3_memory_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.464 seconds; current allocated memory: 246.758 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.742 seconds; current allocated memory: 253.629 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.117 seconds; current allocated memory: 259.723 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lc3.
INFO: [VLOG 209-307] Generating Verilog RTL for lc3.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 11.004 seconds; current allocated memory: 49.422 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output D:/LVTN/lc3 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.381 seconds; current allocated memory: 6.750 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 209.930 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.748 seconds; current allocated memory: 211.699 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 229 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 219 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 219 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 209 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 209 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 209 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 209 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 209 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 209 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 209 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 209 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 209 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 209 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 229 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 230 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.293 seconds; current allocated memory: 213.715 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 213.715 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 218.652 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 219.914 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:34:12) to (lc3.cpp:46:4) in function 'lc3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:48:12) to (lc3.cpp:60:4) in function 'lc3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 241.969 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 241.973 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lc3' ...
WARNING: [SYN 201-107] Renaming port name 'lc3/reg' to 'lc3/reg_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 242.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 243.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/IR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lc3' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'IR', 'PC', 'R0', 'R1', 'R2', 'R3', 'R4', 'R5', 'R6' and 'R7' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lc3'.
INFO: [RTMG 210-278] Implementing memory 'lc3_reg_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lc3_memory_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.519 seconds; current allocated memory: 247.129 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.858 seconds; current allocated memory: 254.164 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.519 seconds; current allocated memory: 260.340 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lc3.
INFO: [VLOG 209-307] Generating Verilog RTL for lc3.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 12.227 seconds; current allocated memory: 50.523 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output D:/LVTN/lc3 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.301 seconds; current allocated memory: 6.344 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 209.551 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.008 seconds; current allocated memory: 211.551 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 209 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 199 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 198 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 198 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 188 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 208 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 209 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.43 seconds; current allocated memory: 213.641 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.641 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 218.090 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 219.691 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:35:15) to (lc3.cpp:46:4) in function 'lc3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:49:15) to (lc3.cpp:60:4) in function 'lc3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 241.027 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 241.035 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lc3' ...
WARNING: [SYN 201-107] Renaming port name 'lc3/reg' to 'lc3/reg_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 241.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 242.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/IR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lc3' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'IR', 'PC', 'R0', 'R1', 'R2', 'R3', 'R4', 'R5', 'R6' and 'R7' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lc3'.
INFO: [RTMG 210-278] Implementing memory 'lc3_reg_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lc3_memory_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 245.758 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 252.500 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 258.758 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lc3.
INFO: [VLOG 209-307] Generating Verilog RTL for lc3.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.763 seconds; current allocated memory: 49.262 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output D:/LVTN/lc3 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.122 seconds; current allocated memory: 7.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 210.273 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.905 seconds; current allocated memory: 212.008 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 201 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 201 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 200 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 200 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 190 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 190 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 190 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 190 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 190 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 190 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 190 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 190 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 190 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 190 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 212 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 213 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.361 seconds; current allocated memory: 214.051 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 214.051 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 218.746 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 220.059 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:36:15) to (lc3.cpp:47:4) in function 'lc3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:50:15) to (lc3.cpp:61:4) in function 'lc3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 241.617 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 241.637 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lc3' ...
WARNING: [SYN 201-107] Renaming port name 'lc3/reg' to 'lc3/reg_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 241.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 243.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/IR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lc3' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'IR', 'PC', 'PC_out', 'R0', 'R1', 'R2', 'R3', 'R4', 'R5', 'R6' and 'R7' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lc3'.
INFO: [RTMG 210-278] Implementing memory 'lc3_reg_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lc3_memory_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 246.676 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.403 seconds; current allocated memory: 252.953 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.608 seconds; current allocated memory: 259.227 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lc3.
INFO: [VLOG 209-307] Generating Verilog RTL for lc3.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.573 seconds; current allocated memory: 49.281 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output D:/LVTN/lc3 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 12.082 seconds; current allocated memory: 6.863 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 210.957 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
ERROR: [HLS 207-1217] expected ';' after break statement (lc3.cpp:125:9)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.743 seconds; current allocated memory: 0.883 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 210.145 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.966 seconds; current allocated memory: 211.711 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 226 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 226 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 221 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 221 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 233 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.649 seconds; current allocated memory: 213.723 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 213.723 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 218.273 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 219.832 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:36:16) to (lc3.cpp:48:4) in function 'lc3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:50:16) to (lc3.cpp:62:4) in function 'lc3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 241.395 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 241.414 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lc3' ...
WARNING: [SYN 201-107] Renaming port name 'lc3/reg' to 'lc3/reg_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.541 seconds; current allocated memory: 241.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 243.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/IR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lc3' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'IR', 'PC', 'PC_out', 'R0', 'R1', 'R2', 'R3', 'R4', 'R5', 'R6' and 'R7' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lc3'.
INFO: [RTMG 210-278] Implementing memory 'lc3_reg_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lc3_memory_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.541 seconds; current allocated memory: 246.582 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.978 seconds; current allocated memory: 253.398 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.706 seconds; current allocated memory: 259.980 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lc3.
INFO: [VLOG 209-307] Generating Verilog RTL for lc3.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 13.343 seconds; current allocated memory: 49.902 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output D:/LVTN/lc3 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.108 seconds; current allocated memory: 7.555 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 210.367 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 211.930 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 226 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 226 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 221 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 221 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 233 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.523 seconds; current allocated memory: 213.758 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 213.758 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 218.484 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 219.871 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:35:16) to (lc3.cpp:47:4) in function 'lc3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:49:16) to (lc3.cpp:61:4) in function 'lc3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.111 seconds; current allocated memory: 241.383 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 241.391 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lc3' ...
WARNING: [SYN 201-107] Renaming port name 'lc3/reg' to 'lc3/reg_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 242.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 243.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/IR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lc3' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'IR', 'PC', 'PC_out', 'R0', 'R1', 'R2', 'R3', 'R4', 'R5', 'R6' and 'R7' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lc3'.
INFO: [RTMG 210-278] Implementing memory 'lc3_reg_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lc3_memory_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 246.453 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.414 seconds; current allocated memory: 253.125 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.608 seconds; current allocated memory: 259.562 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lc3.
INFO: [VLOG 209-307] Generating Verilog RTL for lc3.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.911 seconds; current allocated memory: 49.492 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output D:/LVTN/lc3 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.504 seconds; current allocated memory: 7.094 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 210.691 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.743 seconds; current allocated memory: 212.133 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 226 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 226 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 221 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 221 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 211 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 233 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 234 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.437 seconds; current allocated memory: 214.117 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 214.117 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 218.773 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 220.301 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:35:16) to (lc3.cpp:47:4) in function 'lc3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:49:16) to (lc3.cpp:61:4) in function 'lc3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 242.012 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 242.020 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lc3' ...
WARNING: [SYN 201-107] Renaming port name 'lc3/reg' to 'lc3/reg_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 242.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 243.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/IR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lc3' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'IR', 'PC', 'PC_out', 'R0', 'R1', 'R2', 'R3', 'R4', 'R5', 'R6' and 'R7' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lc3'.
INFO: [RTMG 210-278] Implementing memory 'lc3_reg_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lc3_memory_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 247.078 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.657 seconds; current allocated memory: 253.871 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.224 seconds; current allocated memory: 260.289 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lc3.
INFO: [VLOG 209-307] Generating Verilog RTL for lc3.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 11.576 seconds; current allocated memory: 49.684 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output D:/LVTN/lc3 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.162 seconds; current allocated memory: 7.820 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 210.441 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.822 seconds; current allocated memory: 212.176 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 217 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 217 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 216 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 216 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 206 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 206 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 206 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 206 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 206 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 206 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 206 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 206 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 206 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 206 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 228 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 229 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.391 seconds; current allocated memory: 213.758 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.758 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 218.422 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 220.004 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:35:12) to (lc3.cpp:47:4) in function 'lc3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:49:12) to (lc3.cpp:61:4) in function 'lc3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 241.469 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 241.480 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lc3' ...
WARNING: [SYN 201-107] Renaming port name 'lc3/reg' to 'lc3/reg_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 242.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 243.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/IR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lc3' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'IR', 'PC', 'PC_out', 'R0', 'R1', 'R2', 'R3', 'R4', 'R5', 'R6' and 'R7' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lc3'.
INFO: [RTMG 210-278] Implementing memory 'lc3_reg_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lc3_memory_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 246.664 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 254.102 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.617 seconds; current allocated memory: 260.234 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lc3.
INFO: [VLOG 209-307] Generating Verilog RTL for lc3.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.431 seconds; current allocated memory: 49.855 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output D:/LVTN/lc3 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.157 seconds; current allocated memory: 7.047 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 223.352 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
ERROR: [HLS 207-3430] redefinition of 'PC1' (lc3.cpp:21:6)
INFO: [HLS 207-71] previous definition is here (lc3.cpp:19:6)
ERROR: [HLS 207-3706] expression is not assignable (lc3.cpp:151:25)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.976 seconds; current allocated memory: 1.109 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 209.926 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
ERROR: [HLS 207-3706] expression is not assignable (lc3.cpp:150:25)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 1.047 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.071 seconds; current allocated memory: 210.434 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.96 seconds; current allocated memory: 212.098 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 240 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 240 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 236 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 236 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 226 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 226 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 226 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 226 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 226 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 226 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 226 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 226 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 226 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 226 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 248 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 249 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.722 seconds; current allocated memory: 213.785 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.785 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 218.488 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 220.316 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:37:12) to (lc3.cpp:49:4) in function 'lc3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:51:12) to (lc3.cpp:63:4) in function 'lc3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 241.781 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 241.785 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lc3' ...
WARNING: [SYN 201-107] Renaming port name 'lc3/reg' to 'lc3/reg_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 242.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 244.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/IR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lc3' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'IR', 'PC', 'PC_out', 'R0', 'R1', 'R2', 'R3', 'R4', 'R5', 'R6' and 'R7' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lc3'.
INFO: [RTMG 210-278] Implementing memory 'lc3_reg_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lc3_memory_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 247.887 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 254.969 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.736 seconds; current allocated memory: 261.430 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lc3.
INFO: [VLOG 209-307] Generating Verilog RTL for lc3.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 11.436 seconds; current allocated memory: 51.062 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 210.305 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 212.004 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 242 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 242 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 225 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 225 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 225 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 225 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 225 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 225 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 225 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 225 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 225 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 225 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 247 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 248 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.459 seconds; current allocated memory: 214.109 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 214.109 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 218.562 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 220.078 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:37:12) to (lc3.cpp:49:4) in function 'lc3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:51:12) to (lc3.cpp:63:4) in function 'lc3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 242.000 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 242.008 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lc3' ...
WARNING: [SYN 201-107] Renaming port name 'lc3/reg' to 'lc3/reg_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 242.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 244.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/IR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lc3' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'IR', 'PC', 'PC_out', 'R0', 'R1', 'R2', 'R3', 'R4', 'R5', 'R6' and 'R7' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lc3'.
INFO: [RTMG 210-278] Implementing memory 'lc3_reg_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lc3_memory_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.528 seconds; current allocated memory: 247.723 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.878 seconds; current allocated memory: 254.984 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.508 seconds; current allocated memory: 261.781 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lc3.
INFO: [VLOG 209-307] Generating Verilog RTL for lc3.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 12.299 seconds; current allocated memory: 51.559 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 210.527 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.691 seconds; current allocated memory: 212.176 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 242 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 242 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 225 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 225 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 225 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 225 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 225 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 225 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 225 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 225 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 225 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 225 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 247 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 248 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.188 seconds; current allocated memory: 214.281 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 214.281 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 218.746 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 220.461 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:37:12) to (lc3.cpp:49:4) in function 'lc3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:51:12) to (lc3.cpp:63:4) in function 'lc3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 242.191 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 242.195 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lc3' ...
WARNING: [SYN 201-107] Renaming port name 'lc3/reg' to 'lc3/reg_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 243.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 244.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/IR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lc3' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'IR', 'PC', 'PC_out', 'R0', 'R1', 'R2', 'R3', 'R4', 'R5', 'R6' and 'R7' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lc3'.
INFO: [RTMG 210-278] Implementing memory 'lc3_reg_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lc3_memory_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.535 seconds; current allocated memory: 247.836 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.836 seconds; current allocated memory: 255.234 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.495 seconds; current allocated memory: 261.684 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lc3.
INFO: [VLOG 209-307] Generating Verilog RTL for lc3.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 11.854 seconds; current allocated memory: 51.312 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output D:/LVTN/lc3 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 13.106 seconds; current allocated memory: 6.828 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 210.941 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
WARNING: [HLS 207-4671] '&' within '|' (lc3.cpp:146:10)
INFO: [HLS 207-4428] place parentheses around the '&' expression to silence this warning (lc3.cpp:146:10)
WARNING: [HLS 207-4671] '&' within '|' (lc3.cpp:146:19)
INFO: [HLS 207-4428] place parentheses around the '&' expression to silence this warning (lc3.cpp:146:19)
WARNING: [HLS 207-4671] '&' within '|' (lc3.cpp:146:28)
INFO: [HLS 207-4428] place parentheses around the '&' expression to silence this warning (lc3.cpp:146:28)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.931 seconds; current allocated memory: 212.504 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 275 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 253 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 224 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 224 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 236 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 237 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.318 seconds; current allocated memory: 214.621 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 214.621 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 219.398 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 221.074 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:43:12) to (lc3.cpp:55:4) in function 'lc3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:57:12) to (lc3.cpp:69:4) in function 'lc3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 242.629 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 242.633 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lc3' ...
WARNING: [SYN 201-107] Renaming port name 'lc3/reg' to 'lc3/reg_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 243.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 244.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/IR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lc3' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'IR', 'PC', 'PC_out', 'R0', 'R1', 'R2', 'R3', 'R4', 'R5', 'R6' and 'R7' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lc3'.
INFO: [RTMG 210-278] Implementing memory 'lc3_reg_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lc3_memory_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.391 seconds; current allocated memory: 247.789 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 254.688 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.673 seconds; current allocated memory: 261.730 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lc3.
INFO: [VLOG 209-307] Generating Verilog RTL for lc3.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.732 seconds; current allocated memory: 50.887 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 209.805 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
WARNING: [HLS 207-4671] '&' within '|' (lc3.cpp:147:10)
INFO: [HLS 207-4428] place parentheses around the '&' expression to silence this warning (lc3.cpp:147:10)
WARNING: [HLS 207-4671] '&' within '|' (lc3.cpp:147:19)
INFO: [HLS 207-4428] place parentheses around the '&' expression to silence this warning (lc3.cpp:147:19)
WARNING: [HLS 207-4671] '&' within '|' (lc3.cpp:147:28)
INFO: [HLS 207-4428] place parentheses around the '&' expression to silence this warning (lc3.cpp:147:28)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.952 seconds; current allocated memory: 211.809 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 276 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 253 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 224 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 224 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 236 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 237 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.419 seconds; current allocated memory: 213.840 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 213.840 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.094 seconds; current allocated memory: 218.570 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 220.227 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:43:12) to (lc3.cpp:55:4) in function 'lc3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:57:12) to (lc3.cpp:69:4) in function 'lc3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 241.914 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 241.918 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lc3' ...
WARNING: [SYN 201-107] Renaming port name 'lc3/reg' to 'lc3/reg_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 242.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 244.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/IR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lc3' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'IR', 'PC', 'PC_out', 'R0', 'R1', 'R2', 'R3', 'R4', 'R5', 'R6' and 'R7' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lc3'.
INFO: [RTMG 210-278] Implementing memory 'lc3_reg_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lc3_memory_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 247.199 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.862 seconds; current allocated memory: 254.461 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.489 seconds; current allocated memory: 261.055 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lc3.
INFO: [VLOG 209-307] Generating Verilog RTL for lc3.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 12.465 seconds; current allocated memory: 51.309 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 210.453 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
WARNING: [HLS 207-4671] '&' within '|' (lc3.cpp:147:10)
INFO: [HLS 207-4428] place parentheses around the '&' expression to silence this warning (lc3.cpp:147:10)
WARNING: [HLS 207-4671] '&' within '|' (lc3.cpp:147:19)
INFO: [HLS 207-4428] place parentheses around the '&' expression to silence this warning (lc3.cpp:147:19)
WARNING: [HLS 207-4671] '&' within '|' (lc3.cpp:147:28)
INFO: [HLS 207-4428] place parentheses around the '&' expression to silence this warning (lc3.cpp:147:28)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.734 seconds; current allocated memory: 212.047 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 276 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 253 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 224 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 224 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 236 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 237 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.175 seconds; current allocated memory: 214.027 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 214.027 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 218.473 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 220.023 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:43:12) to (lc3.cpp:55:4) in function 'lc3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:57:12) to (lc3.cpp:69:4) in function 'lc3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.088 seconds; current allocated memory: 242.055 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 242.059 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lc3' ...
WARNING: [SYN 201-107] Renaming port name 'lc3/reg' to 'lc3/reg_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 243.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 244.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/IR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lc3' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'IR', 'PC', 'PC_out', 'R0', 'R1', 'R2', 'R3', 'R4', 'R5', 'R6' and 'R7' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lc3'.
INFO: [RTMG 210-278] Implementing memory 'lc3_reg_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lc3_memory_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 247.711 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 254.656 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.682 seconds; current allocated memory: 261.008 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lc3.
INFO: [VLOG 209-307] Generating Verilog RTL for lc3.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.133 seconds; current allocated memory: 50.840 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output D:/LVTN/lc3 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.31 seconds; current allocated memory: 7.398 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 210.496 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
WARNING: [HLS 207-4671] '&' within '|' (lc3.cpp:147:10)
INFO: [HLS 207-4428] place parentheses around the '&' expression to silence this warning (lc3.cpp:147:10)
WARNING: [HLS 207-4671] '&' within '|' (lc3.cpp:147:19)
INFO: [HLS 207-4428] place parentheses around the '&' expression to silence this warning (lc3.cpp:147:19)
WARNING: [HLS 207-4671] '&' within '|' (lc3.cpp:147:28)
INFO: [HLS 207-4428] place parentheses around the '&' expression to silence this warning (lc3.cpp:147:28)
ERROR: [HLS 207-3706] expression is not assignable (lc3.cpp:147:33)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.585 seconds; current allocated memory: 0.754 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 211.043 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.708 seconds; current allocated memory: 212.496 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 285 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 256 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 224 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 224 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 236 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 237 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.374 seconds; current allocated memory: 214.223 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 214.223 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 218.727 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 220.523 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:43:12) to (lc3.cpp:55:4) in function 'lc3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:57:12) to (lc3.cpp:69:4) in function 'lc3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 242.453 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 242.461 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lc3' ...
WARNING: [SYN 201-107] Renaming port name 'lc3/reg' to 'lc3/reg_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 243.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 244.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/IR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lc3' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'IR', 'PC', 'PC_out', 'R0', 'R1', 'R2', 'R3', 'R4', 'R5', 'R6' and 'R7' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lc3'.
INFO: [RTMG 210-278] Implementing memory 'lc3_reg_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lc3_memory_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 247.945 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.865 seconds; current allocated memory: 254.945 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.523 seconds; current allocated memory: 261.512 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lc3.
INFO: [VLOG 209-307] Generating Verilog RTL for lc3.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 12.32 seconds; current allocated memory: 50.562 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 223.289 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.564 seconds; current allocated memory: 224.836 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 285 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 256 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 224 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 224 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 214 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 236 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 237 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.852 seconds; current allocated memory: 226.539 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 226.539 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 231.574 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 232.883 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:43:12) to (lc3.cpp:55:4) in function 'lc3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:57:12) to (lc3.cpp:69:4) in function 'lc3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 254.645 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 254.816 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lc3' ...
WARNING: [SYN 201-107] Renaming port name 'lc3/reg' to 'lc3/reg_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.507 seconds; current allocated memory: 255.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 256.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/IR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lc3' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'IR', 'PC', 'PC_out', 'R0', 'R1', 'R2', 'R3', 'R4', 'R5', 'R6' and 'R7' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lc3'.
INFO: [RTMG 210-278] Implementing memory 'lc3_reg_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lc3_memory_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.494 seconds; current allocated memory: 260.223 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.046 seconds; current allocated memory: 267.270 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.723 seconds; current allocated memory: 273.832 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lc3.
INFO: [VLOG 209-307] Generating Verilog RTL for lc3.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 14.397 seconds; current allocated memory: 50.602 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output D:/LVTN/lc3 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.497 seconds; current allocated memory: 6.953 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 210.344 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.793 seconds; current allocated memory: 211.855 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 437 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 398 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 361 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 361 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 344 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 344 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 344 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 344 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 344 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 344 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 344 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 344 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 344 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 344 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 372 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 373 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.369 seconds; current allocated memory: 213.984 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 213.984 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 218.973 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 220.609 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:44:12) to (lc3.cpp:56:16) in function 'lc3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:72:12) to (lc3.cpp:84:16) in function 'lc3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 242.766 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 242.770 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lc3' ...
WARNING: [SYN 201-107] Renaming port name 'lc3/reg' to 'lc3/reg_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 245.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 247.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/IR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/n' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/z' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/p' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lc3' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'IR', 'PC', 'PC_out', 'R0', 'R1', 'R2', 'R3', 'R4', 'R5', 'R6', 'R7', 'n', 'z' and 'p' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lc3'.
INFO: [RTMG 210-278] Implementing memory 'lc3_reg_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lc3_memory_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.465 seconds; current allocated memory: 250.754 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 259.496 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.829 seconds; current allocated memory: 266.480 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lc3.
INFO: [VLOG 209-307] Generating Verilog RTL for lc3.
INFO: [HLS 200-789] **** Estimated Fmax: 138.63 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 11.003 seconds; current allocated memory: 56.195 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output D:/LVTN/lc3 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.882 seconds; current allocated memory: 6.906 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 210.406 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
WARNING: [HLS 207-4671] '&' within '|' (lc3.cpp:243:10)
INFO: [HLS 207-4428] place parentheses around the '&' expression to silence this warning (lc3.cpp:243:10)
WARNING: [HLS 207-4671] '&' within '|' (lc3.cpp:243:19)
INFO: [HLS 207-4428] place parentheses around the '&' expression to silence this warning (lc3.cpp:243:19)
WARNING: [HLS 207-4671] '&' within '|' (lc3.cpp:243:28)
INFO: [HLS 207-4428] place parentheses around the '&' expression to silence this warning (lc3.cpp:243:28)
ERROR: [HLS 207-3706] expression is not assignable (lc3.cpp:243:33)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.609 seconds; current allocated memory: 1.113 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 210.469 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
WARNING: [HLS 207-4671] '&' within '|' (lc3.cpp:243:10)
INFO: [HLS 207-4428] place parentheses around the '&' expression to silence this warning (lc3.cpp:243:10)
WARNING: [HLS 207-4671] '&' within '|' (lc3.cpp:243:19)
INFO: [HLS 207-4428] place parentheses around the '&' expression to silence this warning (lc3.cpp:243:19)
WARNING: [HLS 207-5094] & has lower precedence than ==; == will be evaluated first (lc3.cpp:243:28)
INFO: [HLS 207-4428] place parentheses around the '==' expression to silence this warning (lc3.cpp:243:28)
INFO: [HLS 207-4426] place parentheses around the & expression to evaluate it first (lc3.cpp:243:28)
WARNING: [HLS 207-4671] '&' within '|' (lc3.cpp:243:28)
INFO: [HLS 207-4428] place parentheses around the '&' expression to silence this warning (lc3.cpp:243:28)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 212.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 430 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 393 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 358 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 358 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 369 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 370 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.297 seconds; current allocated memory: 214.254 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 214.254 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 219.293 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 221.148 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:44:12) to (lc3.cpp:56:16) in function 'lc3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:72:12) to (lc3.cpp:84:16) in function 'lc3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 243.117 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 243.121 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lc3' ...
WARNING: [SYN 201-107] Renaming port name 'lc3/reg' to 'lc3/reg_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 245.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 246.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/IR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/n' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/z' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/p' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lc3' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'IR', 'PC', 'PC_out', 'R0', 'R1', 'R2', 'R3', 'R4', 'R5', 'R6', 'R7', 'n', 'z' and 'p' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lc3'.
INFO: [RTMG 210-278] Implementing memory 'lc3_reg_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lc3_memory_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 251.113 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.488 seconds; current allocated memory: 259.496 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.857 seconds; current allocated memory: 266.758 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lc3.
INFO: [VLOG 209-307] Generating Verilog RTL for lc3.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.109 seconds; current allocated memory: 56.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 210.395 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
ERROR: [HLS 207-3706] expression is not assignable (lc3.cpp:243:39)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 0.566 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 209.781 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.635 seconds; current allocated memory: 211.348 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 430 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 393 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 358 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 358 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 369 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 370 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.228 seconds; current allocated memory: 213.430 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 213.430 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 218.605 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 220.527 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:44:12) to (lc3.cpp:56:16) in function 'lc3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:72:12) to (lc3.cpp:84:16) in function 'lc3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 242.719 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 242.723 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lc3' ...
WARNING: [SYN 201-107] Renaming port name 'lc3/reg' to 'lc3/reg_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 244.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 246.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/IR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/n' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/z' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/p' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lc3' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'IR', 'PC', 'PC_out', 'R0', 'R1', 'R2', 'R3', 'R4', 'R5', 'R6', 'R7', 'n', 'z' and 'p' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lc3'.
INFO: [RTMG 210-278] Implementing memory 'lc3_reg_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lc3_memory_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.495 seconds; current allocated memory: 250.234 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.476 seconds; current allocated memory: 258.953 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.773 seconds; current allocated memory: 266.086 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lc3.
INFO: [VLOG 209-307] Generating Verilog RTL for lc3.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.513 seconds; current allocated memory: 56.367 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output D:/LVTN/lc3 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.807 seconds; current allocated memory: 7.234 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 223.559 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.126 seconds; current allocated memory: 224.898 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 430 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 393 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 358 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 358 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 369 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 370 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.355 seconds; current allocated memory: 226.965 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 226.965 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 232.234 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 233.699 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:47:12) to (lc3.cpp:59:16) in function 'lc3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:75:12) to (lc3.cpp:87:16) in function 'lc3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 255.965 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 255.969 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lc3' ...
WARNING: [SYN 201-107] Renaming port name 'lc3/reg' to 'lc3/reg_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 258.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 259.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/IR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/n' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/z' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/p' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lc3' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'IR', 'PC', 'PC_out', 'R0', 'R1', 'R2', 'R3', 'R4', 'R5', 'R6', 'R7', 'n', 'z' and 'p' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lc3'.
INFO: [RTMG 210-278] Implementing memory 'lc3_reg_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lc3_memory_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 263.773 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.586 seconds; current allocated memory: 272.078 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.837 seconds; current allocated memory: 279.078 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lc3.
INFO: [VLOG 209-307] Generating Verilog RTL for lc3.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 11.563 seconds; current allocated memory: 55.957 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output D:/LVTN/lc3 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.451 seconds; current allocated memory: 7.469 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 210.238 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.775 seconds; current allocated memory: 211.820 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 431 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 401 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 368 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 368 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 351 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 351 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 351 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 351 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 351 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 351 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 351 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 351 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 351 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 351 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 379 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 380 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 7.455 seconds; current allocated memory: 213.809 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 213.809 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 218.727 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 220.391 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:47:12) to (lc3.cpp:59:16) in function 'lc3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:75:12) to (lc3.cpp:87:16) in function 'lc3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 242.930 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 242.934 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lc3' ...
WARNING: [SYN 201-107] Renaming port name 'lc3/reg' to 'lc3/reg_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.465 seconds; current allocated memory: 245.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 246.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/IR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/n' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/z' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/p' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lc3' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'IR', 'PC', 'PC_out', 'R0', 'R1', 'R2', 'R3', 'R4', 'R5', 'R6', 'R7', 'n', 'z' and 'p' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lc3'.
INFO: [RTMG 210-278] Implementing memory 'lc3_reg_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lc3_memory_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 251.008 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.973 seconds; current allocated memory: 259.754 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.87 seconds; current allocated memory: 267.113 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lc3.
INFO: [VLOG 209-307] Generating Verilog RTL for lc3.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 13.221 seconds; current allocated memory: 57.035 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output D:/LVTN/lc3 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.799 seconds; current allocated memory: 7.473 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 210.211 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.769 seconds; current allocated memory: 211.941 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 432 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 402 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 369 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 369 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 352 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 352 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 352 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 352 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 352 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 352 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 352 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 352 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 352 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 352 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 380 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 381 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.404 seconds; current allocated memory: 213.988 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 213.988 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 219.012 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 220.406 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:47:12) to (lc3.cpp:59:16) in function 'lc3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:75:12) to (lc3.cpp:87:16) in function 'lc3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 243.000 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 243.004 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lc3' ...
WARNING: [SYN 201-107] Renaming port name 'lc3/reg' to 'lc3/reg_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.467 seconds; current allocated memory: 245.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 247.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/IR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/n' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/z' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/p' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lc3' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'IR', 'PC', 'PC_out', 'R0', 'R1', 'R2', 'R3', 'R4', 'R5', 'R6', 'R7', 'n', 'z' and 'p' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lc3'.
INFO: [RTMG 210-278] Implementing memory 'lc3_reg_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lc3_memory_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.686 seconds; current allocated memory: 250.875 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.011 seconds; current allocated memory: 259.809 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.835 seconds; current allocated memory: 266.660 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lc3.
INFO: [VLOG 209-307] Generating Verilog RTL for lc3.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 13.264 seconds; current allocated memory: 56.766 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output D:/LVTN/lc3 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 11.116 seconds; current allocated memory: 7.059 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 210.230 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.662 seconds; current allocated memory: 211.762 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 438 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 405 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 372 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 372 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 355 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 355 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 355 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 355 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 355 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 355 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 355 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 355 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 355 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 355 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 389 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 390 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.215 seconds; current allocated memory: 213.625 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 213.625 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 218.871 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 220.480 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:44:12) to (lc3.cpp:56:16) in function 'lc3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:72:12) to (lc3.cpp:84:16) in function 'lc3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 242.953 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 243.070 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lc3' ...
WARNING: [SYN 201-107] Renaming port name 'lc3/reg' to 'lc3/reg_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.398 seconds; current allocated memory: 245.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 247.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/IR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/n' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/z' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/p' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/N_r_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/Z_r_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/P_r_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lc3' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'IR', 'PC', 'PC_out', 'R0', 'R1', 'R2', 'R3', 'R4', 'R5', 'R6', 'R7', 'n', 'z' and 'p' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lc3'.
INFO: [RTMG 210-278] Implementing memory 'lc3_reg_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lc3_memory_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.657 seconds; current allocated memory: 250.820 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.898 seconds; current allocated memory: 259.859 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.894 seconds; current allocated memory: 266.883 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lc3.
INFO: [VLOG 209-307] Generating Verilog RTL for lc3.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 12.634 seconds; current allocated memory: 56.723 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 210.496 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.638 seconds; current allocated memory: 212.363 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 438 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 405 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 372 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 372 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 355 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 355 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 355 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 355 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 355 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 355 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 355 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 355 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 355 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 355 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 389 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 390 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.034 seconds; current allocated memory: 214.375 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 214.375 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 219.730 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 221.129 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:44:12) to (lc3.cpp:56:16) in function 'lc3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:72:12) to (lc3.cpp:84:16) in function 'lc3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 243.641 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 243.648 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lc3' ...
WARNING: [SYN 201-107] Renaming port name 'lc3/reg' to 'lc3/reg_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 246.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 247.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/IR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/n' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/z' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/p' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/N_r_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/Z_r_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/P_r_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lc3' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'IR', 'PC', 'PC_out', 'R0', 'R1', 'R2', 'R3', 'R4', 'R5', 'R6', 'R7', 'n', 'z' and 'p' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lc3'.
INFO: [RTMG 210-278] Implementing memory 'lc3_reg_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lc3_memory_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 251.367 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 260.672 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.765 seconds; current allocated memory: 267.691 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lc3.
INFO: [VLOG 209-307] Generating Verilog RTL for lc3.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.247 seconds; current allocated memory: 57.258 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output D:/LVTN/lc3 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.779 seconds; current allocated memory: 8.215 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 210.320 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.705 seconds; current allocated memory: 211.734 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 441 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 408 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 375 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 375 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 358 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 358 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 358 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 358 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 358 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 358 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 358 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 358 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 358 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 358 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 392 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 393 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.529 seconds; current allocated memory: 213.805 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 213.805 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 219.023 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 220.648 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:47:12) to (lc3.cpp:59:16) in function 'lc3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:75:12) to (lc3.cpp:87:16) in function 'lc3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 242.609 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 242.703 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lc3' ...
WARNING: [SYN 201-107] Renaming port name 'lc3/reg' to 'lc3/reg_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 245.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 247.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/IR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/n' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/z' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/p' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/N_r_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/Z_r_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/P_r_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lc3' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'IR', 'PC', 'PC_out', 'R0', 'R1', 'R2', 'R3', 'R4', 'R5', 'R6', 'R7', 'n', 'z', 'p', 'N_r_r', 'Z_r_r' and 'P_r_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lc3'.
INFO: [RTMG 210-278] Implementing memory 'lc3_reg_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lc3_memory_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 250.953 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.481 seconds; current allocated memory: 260.117 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 267.152 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lc3.
INFO: [VLOG 209-307] Generating Verilog RTL for lc3.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 11.015 seconds; current allocated memory: 56.902 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output D:/LVTN/lc3 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.073 seconds; current allocated memory: 7.852 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 211.914 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 213.426 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 441 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 408 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 387 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 370 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 370 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 370 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 370 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 370 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 370 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 370 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 370 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 370 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 370 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 405 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.111 seconds; current allocated memory: 214.988 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 214.988 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 220.230 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 221.879 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:44:12) to (lc3.cpp:56:16) in function 'lc3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:72:12) to (lc3.cpp:84:16) in function 'lc3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 244.371 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 244.406 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lc3' ...
WARNING: [SYN 201-107] Renaming port name 'lc3/reg' to 'lc3/reg_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 247.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 248.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/IR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/n' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/z' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/p' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/N_r_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/Z_r_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/P_r_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lc3' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'IR', 'PC', 'PC_out', 'R0', 'R1', 'R2', 'R3', 'R4', 'R5', 'R6', 'R7', 'n', 'z', 'p', 'N_r_r', 'Z_r_r' and 'P_r_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lc3'.
INFO: [RTMG 210-278] Implementing memory 'lc3_reg_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lc3_memory_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 252.773 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.47 seconds; current allocated memory: 261.930 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.893 seconds; current allocated memory: 269.062 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lc3.
INFO: [VLOG 209-307] Generating Verilog RTL for lc3.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 10.495 seconds; current allocated memory: 57.215 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output D:/LVTN/lc3 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 11.201 seconds; current allocated memory: 7.750 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 211.020 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.827 seconds; current allocated memory: 212.773 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 450 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 414 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 393 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 393 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 376 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 376 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 376 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 376 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 376 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 376 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 376 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 376 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 376 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 376 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 416 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 417 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 7.474 seconds; current allocated memory: 214.820 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 214.820 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 220.125 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 221.633 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:45:12) to (lc3.cpp:57:16) in function 'lc3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:73:12) to (lc3.cpp:85:16) in function 'lc3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 243.797 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 243.801 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lc3' ...
WARNING: [SYN 201-107] Renaming port name 'lc3/reg' to 'lc3/reg_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 246.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 248.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/IR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/n' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/z' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/p' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/N_r_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/Z_r_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/P_r_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/n1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/p1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/z1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lc3' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'IR', 'PC', 'PC_out', 'R0', 'R1', 'R2', 'R3', 'R4', 'R5', 'R6', 'R7', 'n', 'z', 'p', 'N_r_r', 'Z_r_r', 'P_r_r', 'n1', 'p1' and 'z1' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lc3'.
INFO: [RTMG 210-278] Implementing memory 'lc3_reg_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lc3_memory_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.777 seconds; current allocated memory: 252.230 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.089 seconds; current allocated memory: 261.141 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.737 seconds; current allocated memory: 268.613 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lc3.
INFO: [VLOG 209-307] Generating Verilog RTL for lc3.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 14.285 seconds; current allocated memory: 57.809 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output D:/LVTN/lc3 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 13.668 seconds; current allocated memory: 7.996 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 210.297 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.333 seconds; current allocated memory: 212.160 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 447 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 414 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 393 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 393 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 376 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 376 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 376 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 376 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 376 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 376 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 376 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 376 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 376 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 376 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 410 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 411 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.681 seconds; current allocated memory: 214.277 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 214.277 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 219.246 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 220.852 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:45:12) to (lc3.cpp:57:16) in function 'lc3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:73:12) to (lc3.cpp:85:16) in function 'lc3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 243.160 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 243.336 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lc3' ...
WARNING: [SYN 201-107] Renaming port name 'lc3/reg' to 'lc3/reg_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lc3/z' to 'lc3/z_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lc3/n' to 'lc3/n_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lc3/p' to 'lc3/p_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 246.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 247.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/IR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/N' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/Z' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/P' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/n1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/p1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/z1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lc3' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'z_r' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'n_r' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_r' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'IR', 'PC', 'PC_out', 'R0', 'R1', 'R2', 'R3', 'R4', 'R5', 'R6', 'R7', 'N', 'Z', 'P', 'n1', 'p1' and 'z1' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lc3'.
INFO: [RTMG 210-278] Implementing memory 'lc3_reg_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lc3_memory_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.895 seconds; current allocated memory: 251.371 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.185 seconds; current allocated memory: 260.148 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.847 seconds; current allocated memory: 267.363 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lc3.
INFO: [VLOG 209-307] Generating Verilog RTL for lc3.
INFO: [HLS 200-789] **** Estimated Fmax: 138.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 15.763 seconds; current allocated memory: 57.273 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output D:/LVTN/lc3 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 12.883 seconds; current allocated memory: 8.023 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 210.352 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.39 seconds; current allocated memory: 211.977 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 493 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 443 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 422 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 422 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 404 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 438 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 439 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.597 seconds; current allocated memory: 214.062 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 214.062 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 219.551 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 221.098 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:45:12) to (lc3.cpp:57:16) in function 'lc3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:73:12) to (lc3.cpp:85:16) in function 'lc3'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.135 seconds; current allocated memory: 243.352 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 243.359 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lc3' ...
WARNING: [SYN 201-107] Renaming port name 'lc3/reg' to 'lc3/reg_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lc3/z' to 'lc3/z_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lc3/n' to 'lc3/n_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lc3/p' to 'lc3/p_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.458 seconds; current allocated memory: 246.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 248.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/IR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/N' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/Z' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/P' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/n1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/p1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/z1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lc3' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'z_r' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'n_r' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_r' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'IR', 'PC', 'PC_out', 'R0', 'R1', 'R2', 'R3', 'R4', 'R5', 'R6', 'R7', 'N', 'Z', 'P', 'n1', 'p1' and 'z1' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lc3'.
INFO: [RTMG 210-278] Implementing memory 'lc3_reg_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lc3_memory_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.585 seconds; current allocated memory: 251.770 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.615 seconds; current allocated memory: 260.816 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.048 seconds; current allocated memory: 267.812 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lc3.
INFO: [VLOG 209-307] Generating Verilog RTL for lc3.
INFO: [HLS 200-789] **** Estimated Fmax: 139.78 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 12.443 seconds; current allocated memory: 57.543 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 210.531 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.773 seconds; current allocated memory: 212.148 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 487 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 437 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 416 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 416 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 398 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 398 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 398 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 398 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 398 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 398 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 398 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 398 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 398 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 398 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 432 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 433 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.497 seconds; current allocated memory: 214.211 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 214.211 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 219.258 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 220.891 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:45:12) to (lc3.cpp:57:16) in function 'lc3'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:73:12) to (lc3.cpp:85:16) in function 'lc3'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.209 seconds; current allocated memory: 243.293 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 243.449 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lc3' ...
WARNING: [SYN 201-107] Renaming port name 'lc3/reg' to 'lc3/reg_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lc3/z' to 'lc3/z_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lc3/n' to 'lc3/n_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lc3/p' to 'lc3/p_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.466 seconds; current allocated memory: 246.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 247.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/IR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/N' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/Z' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/P' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/n1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/p1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/z1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lc3' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'z_r' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'n_r' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_r' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'IR', 'PC', 'PC_out', 'R0', 'R1', 'R2', 'R3', 'R4', 'R5', 'R6', 'R7', 'N', 'Z', 'P', 'n1', 'p1' and 'z1' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lc3'.
INFO: [RTMG 210-278] Implementing memory 'lc3_reg_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lc3_memory_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.776 seconds; current allocated memory: 251.750 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.039 seconds; current allocated memory: 260.605 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.335 seconds; current allocated memory: 267.871 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lc3.
INFO: [VLOG 209-307] Generating Verilog RTL for lc3.
INFO: [HLS 200-789] **** Estimated Fmax: 139.78 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 13.926 seconds; current allocated memory: 57.406 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output D:/LVTN/lc3 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 13.978 seconds; current allocated memory: 7.512 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 210.633 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.791 seconds; current allocated memory: 212.273 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 556 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 490 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 468 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 468 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 450 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 450 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 450 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 450 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 450 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 450 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 450 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 450 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 450 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 450 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 484 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 485 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.199 seconds; current allocated memory: 214.516 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 214.516 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 219.691 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 221.195 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:45:9) to (lc3.cpp:57:16) in function 'lc3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:73:9) to (lc3.cpp:85:16) in function 'lc3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 243.055 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 243.059 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lc3' ...
WARNING: [SYN 201-107] Renaming port name 'lc3/reg' to 'lc3/reg_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lc3/z' to 'lc3/z_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lc3/n' to 'lc3/n_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lc3/p' to 'lc3/p_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.385 seconds; current allocated memory: 246.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 247.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/IR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/N' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/Z' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/P' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/n1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/p1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/z1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lc3' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'z_r' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'n_r' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_r' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'IR', 'PC', 'PC_out', 'R0', 'R1', 'R2', 'R3', 'R4', 'R5', 'R6', 'R7', 'N', 'Z', 'P', 'n1', 'p1' and 'z1' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lc3'.
INFO: [RTMG 210-278] Implementing memory 'lc3_reg_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lc3_memory_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.586 seconds; current allocated memory: 251.211 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.503 seconds; current allocated memory: 259.996 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.018 seconds; current allocated memory: 267.254 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lc3.
INFO: [VLOG 209-307] Generating Verilog RTL for lc3.
INFO: [HLS 200-789] **** Estimated Fmax: 139.78 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 11.251 seconds; current allocated memory: 56.926 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 210.492 MB.
INFO: [HLS 200-10] Analyzing design file 'lc3.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 212.000 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 556 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 490 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 468 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 468 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 450 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 450 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 450 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 450 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 450 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 450 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 450 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 450 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 450 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 450 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 484 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 485 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/LVTN/lc3/lc3_isa/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.18 seconds; current allocated memory: 214.152 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 214.152 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 219.312 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 221.145 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:45:9) to (lc3.cpp:57:16) in function 'lc3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (lc3.cpp:73:9) to (lc3.cpp:85:16) in function 'lc3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.124 seconds; current allocated memory: 243.215 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 243.219 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lc3' ...
WARNING: [SYN 201-107] Renaming port name 'lc3/reg' to 'lc3/reg_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lc3/z' to 'lc3/z_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lc3/n' to 'lc3/n_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'lc3/p' to 'lc3/p_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 246.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 247.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/IR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/PC_out' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R5' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R6' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/R7' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/N' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/Z' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/P' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/n1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/p1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lc3/z1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lc3' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'z_r' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'n_r' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_r' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'IR', 'PC', 'PC_out', 'R0', 'R1', 'R2', 'R3', 'R4', 'R5', 'R6', 'R7', 'N', 'Z', 'P', 'n1', 'p1' and 'z1' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lc3'.
INFO: [RTMG 210-278] Implementing memory 'lc3_reg_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'lc3_memory_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 251.320 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.461 seconds; current allocated memory: 259.801 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.988 seconds; current allocated memory: 266.961 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lc3.
INFO: [VLOG 209-307] Generating Verilog RTL for lc3.
INFO: [HLS 200-789] **** Estimated Fmax: 139.78 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 10.863 seconds; current allocated memory: 56.922 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/LVTN/lc3
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output D:/LVTN/lc3 -rtl verilog 
INFO: [HLS 200-1510] Running: source ./lc3_isa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name lc3 lc3 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output D:/LVTN/lc3 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 11.256 seconds; current allocated memory: 7.668 MB.
