
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2026  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, clang++ 17.0.0 -fPIC -O3)

-- Running command `read_verilog rtl/tmp.v; synth; stat' --

1. Executing Verilog-2005 frontend: rtl/tmp.v
Parsing Verilog input from `rtl/tmp.v' to AST representation.
Generating RTLIL representation for module `\reduce_sum'.
Warning: Replacing memory \acc with list of registers. See rtl/tmp.v:23
Successfully finished Verilog frontend.

2. Executing SYNTH pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$rtl/tmp.v:20$4 in module reduce_sum.
Removed a total of 0 dead cases.

2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 2 assignments to connections.

2.2.4. Executing PROC_INIT pass (extract init attributes).

2.2.5. Executing PROC_ARST pass (detect async resets in processes).

2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~3 debug messages>

2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\reduce_sum.$proc$rtl/tmp.v:20$4'.
     1/10: $3\i[31:0]
     2/10: $3\final_sum[31:0]
     3/10: $2\final_sum[31:0]
     4/10: $2\i[31:0]
     5/10: $1\i[31:0]
     6/10: $1\final_sum[31:0]
     7/10: $0\acc[0][31:0]
     8/10: $0\count[7:0]
     9/10: $0\out_valid[0:0]
    10/10: $0\out_data[31:0]

2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\reduce_sum.\i' using process `\reduce_sum.$proc$rtl/tmp.v:20$4'.
  created $dff cell `$procdff$78' with positive edge clock.
Creating register for signal `\reduce_sum.\out_data' using process `\reduce_sum.$proc$rtl/tmp.v:20$4'.
  created $dff cell `$procdff$79' with positive edge clock.
Creating register for signal `\reduce_sum.\out_valid' using process `\reduce_sum.$proc$rtl/tmp.v:20$4'.
  created $dff cell `$procdff$80' with positive edge clock.
Creating register for signal `\reduce_sum.\count' using process `\reduce_sum.$proc$rtl/tmp.v:20$4'.
  created $dff cell `$procdff$81' with positive edge clock.
Creating register for signal `\reduce_sum.\final_sum' using process `\reduce_sum.$proc$rtl/tmp.v:20$4'.
  created $dff cell `$procdff$82' with positive edge clock.
Creating register for signal `\reduce_sum.\acc[0]' using process `\reduce_sum.$proc$rtl/tmp.v:20$4'.
  created $dff cell `$procdff$83' with positive edge clock.

2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `\reduce_sum.$proc$rtl/tmp.v:20$4'.
Removing empty process `reduce_sum.$proc$rtl/tmp.v:20$4'.
Cleaned up 3 empty switches.

2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module reduce_sum.

2.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module reduce_sum.
<suppressed ~2 debug messages>

2.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \reduce_sum..
Removed 13 unused cells and 49 unused wires.
<suppressed ~18 debug messages>

2.5. Executing CHECK pass (checking for obvious problems).
Checking module reduce_sum...
Found and reported 0 problems.

2.6. Executing OPT pass (performing simple optimizations).

2.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module reduce_sum.

2.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\reduce_sum'.
Computing hashes of 18 cells of `\reduce_sum'.
Finding duplicate cells in `\reduce_sum'.
Removed a total of 0 cells.

2.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \reduce_sum..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

2.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \reduce_sum.
Performed a total of 0 changes.

2.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\reduce_sum'.
Computing hashes of 18 cells of `\reduce_sum'.
Finding duplicate cells in `\reduce_sum'.
Removed a total of 0 cells.

2.6.6. Executing OPT_DFF pass (perform DFF optimizations).

2.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \reduce_sum..

2.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module reduce_sum.

2.6.9. Finished fast OPT passes. (There is nothing left to do.)

2.7. Executing FSM pass (extract and optimize FSM).

2.7.1. Executing FSM_DETECT pass (finding FSMs in design).

2.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

2.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

2.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \reduce_sum..

2.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

2.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

2.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

2.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

2.8. Executing OPT pass (performing simple optimizations).

2.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module reduce_sum.

2.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\reduce_sum'.
Computing hashes of 18 cells of `\reduce_sum'.
Finding duplicate cells in `\reduce_sum'.
Removed a total of 0 cells.

2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \reduce_sum..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \reduce_sum.
Performed a total of 0 changes.

2.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\reduce_sum'.
Computing hashes of 18 cells of `\reduce_sum'.
Finding duplicate cells in `\reduce_sum'.
Removed a total of 0 cells.

2.8.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$83 ($dff) from module reduce_sum (D = $procmux$46_Y, Q = \acc[0], rval = 0).
Adding EN signal on $auto$ff.cc:337:slice$84 ($sdff) from module reduce_sum (D = $add$rtl/tmp.v:29$5_Y, Q = \acc[0]).
Adding SRST signal on $procdff$81 ($dff) from module reduce_sum (D = $procmux$55_Y, Q = \count, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:337:slice$86 ($sdff) from module reduce_sum (D = $procmux$53_Y, Q = \count).
Adding SRST signal on $procdff$80 ($dff) from module reduce_sum (D = $procmux$64_Y, Q = \out_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$88 ($sdff) from module reduce_sum (D = 1'1, Q = \out_valid).
Adding EN signal on $procdff$79 ($dff) from module reduce_sum (D = \acc[0], Q = \out_data).

2.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \reduce_sum..
Removed 10 unused cells and 10 unused wires.
<suppressed ~11 debug messages>

2.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module reduce_sum.

2.8.9. Rerunning OPT passes. (Maybe there is more to do..)

2.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \reduce_sum..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

2.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \reduce_sum.
Performed a total of 0 changes.

2.8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\reduce_sum'.
Computing hashes of 11 cells of `\reduce_sum'.
Finding duplicate cells in `\reduce_sum'.
Removed a total of 0 cells.

2.8.13. Executing OPT_DFF pass (perform DFF optimizations).

2.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \reduce_sum..

2.8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module reduce_sum.

2.8.16. Finished fast OPT passes. (There is nothing left to do.)

2.9. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell reduce_sum.$add$rtl/tmp.v:31$7 ($add).
Removed top 24 bits (of 32) from port Y of cell reduce_sum.$add$rtl/tmp.v:31$7 ($add).
Removed top 24 bits (of 32) from wire reduce_sum.$add$rtl/tmp.v:31$7_Y.

2.10. Executing PEEPOPT pass (run peephole optimizers).

2.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \reduce_sum..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

2.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module reduce_sum:
  creating $macc model for $add$rtl/tmp.v:29$5 ($add).
  creating $macc model for $add$rtl/tmp.v:31$7 ($add).
  creating $alu model for $macc $add$rtl/tmp.v:31$7.
  creating $alu model for $macc $add$rtl/tmp.v:29$5.
  creating $alu cell for $add$rtl/tmp.v:29$5: $auto$alumacc.cc:512:replace_alu$98
  creating $alu cell for $add$rtl/tmp.v:31$7: $auto$alumacc.cc:512:replace_alu$101
  created 2 $alu and 0 $macc cells.

2.13. Executing SHARE pass (SAT-based resource sharing).

2.14. Executing OPT pass (performing simple optimizations).

2.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module reduce_sum.

2.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\reduce_sum'.
Computing hashes of 11 cells of `\reduce_sum'.
Finding duplicate cells in `\reduce_sum'.
Removed a total of 0 cells.

2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \reduce_sum..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \reduce_sum.
Performed a total of 0 changes.

2.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\reduce_sum'.
Computing hashes of 11 cells of `\reduce_sum'.
Finding duplicate cells in `\reduce_sum'.
Removed a total of 0 cells.

2.14.6. Executing OPT_DFF pass (perform DFF optimizations).

2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \reduce_sum..

2.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module reduce_sum.

2.14.9. Finished fast OPT passes. (There is nothing left to do.)

2.15. Executing MEMORY pass.

2.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

2.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

2.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

2.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

2.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

2.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \reduce_sum..

2.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

2.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

2.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \reduce_sum..

2.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \reduce_sum..

2.17. Executing OPT pass (performing simple optimizations).

2.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module reduce_sum.

2.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\reduce_sum'.
Computing hashes of 11 cells of `\reduce_sum'.
Finding duplicate cells in `\reduce_sum'.
Removed a total of 0 cells.

2.17.3. Executing OPT_DFF pass (perform DFF optimizations).

2.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \reduce_sum..

2.17.5. Finished fast OPT passes.

2.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

2.19. Executing OPT pass (performing simple optimizations).

2.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module reduce_sum.

2.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\reduce_sum'.
Computing hashes of 11 cells of `\reduce_sum'.
Finding duplicate cells in `\reduce_sum'.
Removed a total of 0 cells.

2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \reduce_sum..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \reduce_sum.
Performed a total of 0 changes.

2.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\reduce_sum'.
Computing hashes of 11 cells of `\reduce_sum'.
Finding duplicate cells in `\reduce_sum'.
Removed a total of 0 cells.

2.19.6. Executing OPT_SHARE pass.

2.19.7. Executing OPT_DFF pass (perform DFF optimizations).

2.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \reduce_sum..

2.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module reduce_sum.

2.19.10. Finished fast OPT passes. (There is nothing left to do.)

2.20. Executing TECHMAP pass (map to technology primitives).

2.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `$__div_mod_u'.
Generating RTLIL representation for module `$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `$connect'.
Generating RTLIL representation for module `$input_port'.
Successfully finished Verilog frontend.

2.20.2. Continuing TECHMAP pass.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_90_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001000 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000100000 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
No more expansions possible.
<suppressed ~596 debug messages>

2.21. Executing OPT pass (performing simple optimizations).

2.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module reduce_sum.
<suppressed ~215 debug messages>

2.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\reduce_sum'.
Computing hashes of 395 cells of `\reduce_sum'.
Finding duplicate cells in `\reduce_sum'.
Computing hashes of 386 cells of `\reduce_sum'.
Finding duplicate cells in `\reduce_sum'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

2.21.3. Executing OPT_DFF pass (perform DFF optimizations).

2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \reduce_sum..
Removed 50 unused cells and 115 unused wires.
<suppressed ~51 debug messages>

2.21.5. Finished fast OPT passes.

2.22. Executing ABC pass (technology mapping using ABC).

2.22.1. Extracting gate netlist of module `\reduce_sum' to `<abc-temp-dir>/input.blif'..

2.22.1.1. Executed ABC.
Extracted 263 gates and 338 wires to a netlist network with 74 inputs and 42 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/ph/555d504n6hs4gpl_lgngwm280000gn/T/yosys-abc-OUkwEi/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

2.22.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       14
ABC RESULTS:            ANDNOT cells:       59
ABC RESULTS:              NAND cells:       25
ABC RESULTS:               NOR cells:       29
ABC RESULTS:                OR cells:       43
ABC RESULTS:             ORNOT cells:        8
ABC RESULTS:              XNOR cells:       37
ABC RESULTS:               XOR cells:       33
ABC RESULTS:        internal signals:      222
ABC RESULTS:           input signals:       74
ABC RESULTS:          output signals:       42
Removing temp directory.
Removing global temp directory.

2.23. Executing OPT pass (performing simple optimizations).

2.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module reduce_sum.

2.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\reduce_sum'.
Computing hashes of 321 cells of `\reduce_sum'.
Finding duplicate cells in `\reduce_sum'.
Removed a total of 0 cells.

2.23.3. Executing OPT_DFF pass (perform DFF optimizations).

2.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \reduce_sum..
Removed 0 unused cells and 225 unused wires.
<suppressed ~1 debug messages>

2.23.5. Finished fast OPT passes.

2.24. Executing HIERARCHY pass (managing design hierarchy).

2.25. Printing statistics.

=== reduce_sum ===

        +----------Local Count, excluding submodules.
        | 
      226 wires
      388 wire bits
        8 public wires
      108 public wire bits
        6 ports
       68 port bits
      321 cells
       59   $_ANDNOT_
       14   $_AND_
       32   $_DFFE_PP_
       25   $_NAND_
       29   $_NOR_
        8   $_ORNOT_
       43   $_OR_
       41   $_SDFFE_PP0P_
       37   $_XNOR_
       33   $_XOR_

2.26. Executing CHECK pass (checking for obvious problems).
Checking module reduce_sum...
Found and reported 0 problems.

3. Printing statistics.

=== reduce_sum ===

        +----------Local Count, excluding submodules.
        | 
      226 wires
      388 wire bits
        8 public wires
      108 public wire bits
        6 ports
       68 port bits
      321 cells
       59   $_ANDNOT_
       14   $_AND_
       32   $_DFFE_PP_
       25   $_NAND_
       29   $_NOR_
        8   $_ORNOT_
       43   $_OR_
       41   $_SDFFE_PP0P_
       37   $_XNOR_
       33   $_XOR_

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 7a5c252974, CPU: user 0.10s system 0.02s, MEM: 20.86 MB peak
Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, clang++ 17.0.0 -fPIC -O3)
Time spent: 48% 1x abc (0 sec), 11% 1x techmap (0 sec), ...
