Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Tue Oct  9 15:35:42 2018
| Host         : physics-ThinkPad-13-2nd-Gen running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file fibcounter_timing_summary_routed.rpt -rpx fibcounter_timing_summary_routed.rpx
| Design       : fibcounter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.368        0.000                      0                   80        0.237        0.000                      0                   80        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.368        0.000                      0                   80        0.237        0.000                      0                   80        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.368ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.368ns  (required time - arrival time)
  Source:                 firstfib_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secondfib_reg_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 2.244ns (60.522%)  route 1.464ns (39.478%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 9.851 - 5.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.615     5.136    clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  firstfib_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  firstfib_reg_reg[1]/Q
                         net (fo=4, routed)           0.657     6.249    firstfib_reg_reg[1]
    SLICE_X6Y25          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.769 r  secondfib_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.769    secondfib_reg_reg[3]_i_2_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.886 r  secondfib_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.886    secondfib_reg_reg[7]_i_2_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.003 r  secondfib_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.003    secondfib_reg_reg[11]_i_2_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.120 r  secondfib_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.120    secondfib_reg_reg[15]_i_2_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.237 r  secondfib_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.237    secondfib_reg_reg[19]_i_2_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.354 r  secondfib_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.354    secondfib_reg_reg[23]_i_2_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.471 r  secondfib_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.471    secondfib_reg_reg[27]_i_2_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.710 r  secondfib_reg_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.807     8.517    p_1_in[30]
    SLICE_X6Y33          LUT4 (Prop_lut4_I0_O)        0.327     8.844 r  secondfib_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     8.844    firstfib_next[30]
    SLICE_X6Y33          FDRE                                         r  secondfib_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.510     9.851    clk_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  secondfib_reg_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.273    10.124    
                         clock uncertainty           -0.035    10.089    
    SLICE_X6Y33          FDRE (Setup_fdre_C_D)        0.123    10.212    secondfib_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         10.212    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 firstfib_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibcount_reg_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.586ns  (logic 1.688ns (47.066%)  route 1.898ns (52.934%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 9.850 - 5.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  firstfib_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  firstfib_reg_reg[30]/Q
                         net (fo=95, routed)          1.898     7.502    firstfib_reg_reg[30]
    SLICE_X4Y29          LUT4 (Prop_lut4_I1_O)        0.124     7.626 r  led_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     7.626    led_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.158 r  led_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.158    led_OBUF[3]_inst_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.272 r  led_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.272    led_OBUF[7]_inst_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.386 r  led_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.386    led_OBUF[11]_inst_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.734 r  led_OBUF[15]_inst_i_1/O[1]
                         net (fo=2, routed)           0.000     8.734    led_OBUF[13]
    SLICE_X4Y32          FDRE                                         r  fibcount_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509     9.850    clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  fibcount_reg_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.273    10.123    
                         clock uncertainty           -0.035    10.088    
    SLICE_X4Y32          FDRE (Setup_fdre_C_D)        0.054    10.142    fibcount_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         10.142    
                         arrival time                          -8.734    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.427ns  (required time - arrival time)
  Source:                 firstfib_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibcount_reg_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 1.669ns (46.784%)  route 1.898ns (53.216%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 9.850 - 5.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  firstfib_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  firstfib_reg_reg[30]/Q
                         net (fo=95, routed)          1.898     7.502    firstfib_reg_reg[30]
    SLICE_X4Y29          LUT4 (Prop_lut4_I1_O)        0.124     7.626 r  led_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     7.626    led_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.158 r  led_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.158    led_OBUF[3]_inst_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.272 r  led_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.272    led_OBUF[7]_inst_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.386 r  led_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.386    led_OBUF[11]_inst_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.715 r  led_OBUF[15]_inst_i_1/O[3]
                         net (fo=2, routed)           0.000     8.715    led_OBUF[15]
    SLICE_X4Y32          FDRE                                         r  fibcount_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509     9.850    clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  fibcount_reg_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.273    10.123    
                         clock uncertainty           -0.035    10.088    
    SLICE_X4Y32          FDRE (Setup_fdre_C_D)        0.054    10.142    fibcount_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         10.142    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                  1.427    

Slack (MET) :             1.480ns  (required time - arrival time)
  Source:                 firstfib_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secondfib_reg_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.558ns  (logic 2.307ns (64.837%)  route 1.251ns (35.163%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 9.851 - 5.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.615     5.136    clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  firstfib_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  firstfib_reg_reg[1]/Q
                         net (fo=4, routed)           0.657     6.249    firstfib_reg_reg[1]
    SLICE_X6Y25          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.769 r  secondfib_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.769    secondfib_reg_reg[3]_i_2_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.886 r  secondfib_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.886    secondfib_reg_reg[7]_i_2_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.003 r  secondfib_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.003    secondfib_reg_reg[11]_i_2_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.120 r  secondfib_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.120    secondfib_reg_reg[15]_i_2_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.237 r  secondfib_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.237    secondfib_reg_reg[19]_i_2_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.354 r  secondfib_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.354    secondfib_reg_reg[23]_i_2_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.471 r  secondfib_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.471    secondfib_reg_reg[27]_i_2_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.794 r  secondfib_reg_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.594     8.388    p_1_in[29]
    SLICE_X6Y33          LUT4 (Prop_lut4_I0_O)        0.306     8.694 r  secondfib_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     8.694    firstfib_next[29]
    SLICE_X6Y33          FDRE                                         r  secondfib_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.510     9.851    clk_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  secondfib_reg_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.273    10.124    
                         clock uncertainty           -0.035    10.089    
    SLICE_X6Y33          FDRE (Setup_fdre_C_D)        0.086    10.175    secondfib_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         10.175    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 firstfib_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibcount_reg_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 1.596ns (45.673%)  route 1.898ns (54.327%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 9.850 - 5.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  firstfib_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  firstfib_reg_reg[30]/Q
                         net (fo=95, routed)          1.898     7.502    firstfib_reg_reg[30]
    SLICE_X4Y29          LUT4 (Prop_lut4_I1_O)        0.124     7.626 r  led_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     7.626    led_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.158 r  led_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.158    led_OBUF[3]_inst_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.272 r  led_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.272    led_OBUF[7]_inst_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.386 r  led_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.386    led_OBUF[11]_inst_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.642 r  led_OBUF[15]_inst_i_1/O[2]
                         net (fo=2, routed)           0.000     8.642    led_OBUF[14]
    SLICE_X4Y32          FDRE                                         r  fibcount_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509     9.850    clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  fibcount_reg_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.273    10.123    
                         clock uncertainty           -0.035    10.088    
    SLICE_X4Y32          FDRE (Setup_fdre_C_D)        0.054    10.142    fibcount_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         10.142    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.520ns  (required time - arrival time)
  Source:                 firstfib_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibcount_reg_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 1.574ns (45.329%)  route 1.898ns (54.671%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 9.848 - 5.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  firstfib_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  firstfib_reg_reg[30]/Q
                         net (fo=95, routed)          1.898     7.502    firstfib_reg_reg[30]
    SLICE_X4Y29          LUT4 (Prop_lut4_I1_O)        0.124     7.626 r  led_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     7.626    led_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.158 r  led_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.158    led_OBUF[3]_inst_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.272 r  led_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.272    led_OBUF[7]_inst_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.620 r  led_OBUF[11]_inst_i_1/O[1]
                         net (fo=2, routed)           0.000     8.620    led_OBUF[9]
    SLICE_X4Y31          FDRE                                         r  fibcount_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.507     9.848    clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  fibcount_reg_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.273    10.121    
                         clock uncertainty           -0.035    10.086    
    SLICE_X4Y31          FDRE (Setup_fdre_C_D)        0.054    10.140    fibcount_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         10.140    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  1.520    

Slack (MET) :             1.521ns  (required time - arrival time)
  Source:                 firstfib_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibcount_reg_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 1.575ns (45.344%)  route 1.898ns (54.656%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 9.850 - 5.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  firstfib_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  firstfib_reg_reg[30]/Q
                         net (fo=95, routed)          1.898     7.502    firstfib_reg_reg[30]
    SLICE_X4Y29          LUT4 (Prop_lut4_I1_O)        0.124     7.626 r  led_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     7.626    led_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.158 r  led_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.158    led_OBUF[3]_inst_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.272 r  led_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.272    led_OBUF[7]_inst_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.386 r  led_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.386    led_OBUF[11]_inst_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     8.621 r  led_OBUF[15]_inst_i_1/O[0]
                         net (fo=2, routed)           0.000     8.621    led_OBUF[12]
    SLICE_X4Y32          FDRE                                         r  fibcount_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.509     9.850    clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  fibcount_reg_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.273    10.123    
                         clock uncertainty           -0.035    10.088    
    SLICE_X4Y32          FDRE (Setup_fdre_C_D)        0.054    10.142    fibcount_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         10.142    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                  1.521    

Slack (MET) :             1.539ns  (required time - arrival time)
  Source:                 firstfib_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibcount_reg_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 1.555ns (45.028%)  route 1.898ns (54.972%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 9.848 - 5.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  firstfib_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  firstfib_reg_reg[30]/Q
                         net (fo=95, routed)          1.898     7.502    firstfib_reg_reg[30]
    SLICE_X4Y29          LUT4 (Prop_lut4_I1_O)        0.124     7.626 r  led_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     7.626    led_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.158 r  led_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.158    led_OBUF[3]_inst_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.272 r  led_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.272    led_OBUF[7]_inst_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     8.601 r  led_OBUF[11]_inst_i_1/O[3]
                         net (fo=2, routed)           0.000     8.601    led_OBUF[11]
    SLICE_X4Y31          FDRE                                         r  fibcount_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.507     9.848    clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  fibcount_reg_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.273    10.121    
                         clock uncertainty           -0.035    10.086    
    SLICE_X4Y31          FDRE (Setup_fdre_C_D)        0.054    10.140    fibcount_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         10.140    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                  1.539    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 firstfib_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secondfib_reg_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 2.183ns (63.679%)  route 1.245ns (36.321%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 9.848 - 5.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.615     5.136    clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  firstfib_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  firstfib_reg_reg[1]/Q
                         net (fo=4, routed)           0.657     6.249    firstfib_reg_reg[1]
    SLICE_X6Y25          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.769 r  secondfib_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.769    secondfib_reg_reg[3]_i_2_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.886 r  secondfib_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.886    secondfib_reg_reg[7]_i_2_n_0
    SLICE_X6Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.003 r  secondfib_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.003    secondfib_reg_reg[11]_i_2_n_0
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.120 r  secondfib_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.120    secondfib_reg_reg[15]_i_2_n_0
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.237 r  secondfib_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.237    secondfib_reg_reg[19]_i_2_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.354 r  secondfib_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.354    secondfib_reg_reg[23]_i_2_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.669 r  secondfib_reg_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.588     8.257    p_1_in[27]
    SLICE_X5Y31          LUT5 (Prop_lut5_I0_O)        0.307     8.564 r  secondfib_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     8.564    firstfib_next[27]
    SLICE_X5Y31          FDRE                                         r  secondfib_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.507     9.848    clk_IBUF_BUFG
    SLICE_X5Y31          FDRE                                         r  secondfib_reg_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.273    10.121    
                         clock uncertainty           -0.035    10.086    
    SLICE_X5Y31          FDRE (Setup_fdre_C_D)        0.035    10.121    secondfib_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         10.121    
                         arrival time                          -8.564    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.612ns  (required time - arrival time)
  Source:                 firstfib_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibcount_reg_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 1.482ns (43.841%)  route 1.898ns (56.159%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 9.848 - 5.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  firstfib_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  firstfib_reg_reg[30]/Q
                         net (fo=95, routed)          1.898     7.502    firstfib_reg_reg[30]
    SLICE_X4Y29          LUT4 (Prop_lut4_I1_O)        0.124     7.626 r  led_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     7.626    led_OBUF[3]_inst_i_5_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.158 r  led_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.158    led_OBUF[3]_inst_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.272 r  led_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.272    led_OBUF[7]_inst_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.528 r  led_OBUF[11]_inst_i_1/O[2]
                         net (fo=2, routed)           0.000     8.528    led_OBUF[10]
    SLICE_X4Y31          FDRE                                         r  fibcount_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.507     9.848    clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  fibcount_reg_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.273    10.121    
                         clock uncertainty           -0.035    10.086    
    SLICE_X4Y31          FDRE (Setup_fdre_C_D)        0.054    10.140    fibcount_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         10.140    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                  1.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 fibcount_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibcount_reg_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.346ns  (logic 0.270ns (77.936%)  route 0.076ns (22.064%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 6.980 - 5.000 ) 
    Source Clock Delay      (SCD):    1.467ns = ( 6.467 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.584     6.467    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  fibcount_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.146     6.613 r  fibcount_reg_reg[0]/Q
                         net (fo=2, routed)           0.076     6.690    fibcount_reg[0]
    SLICE_X4Y29          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     6.814 r  led_OBUF[3]_inst_i_1/O[1]
                         net (fo=2, routed)           0.000     6.814    led_OBUF[1]
    SLICE_X4Y29          FDRE                                         r  fibcount_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.853     6.980    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  fibcount_reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.467    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.109     6.576    fibcount_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.576    
                         arrival time                           6.814    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 fibcount_reg_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibcount_reg_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.378ns  (logic 0.257ns (67.907%)  route 0.121ns (32.093%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 6.980 - 5.000 ) 
    Source Clock Delay      (SCD):    1.467ns = ( 6.467 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.584     6.467    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  fibcount_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.146     6.613 r  fibcount_reg_reg[2]/Q
                         net (fo=1, routed)           0.121     6.735    fibcount_reg[2]
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     6.846 r  led_OBUF[3]_inst_i_1/O[2]
                         net (fo=2, routed)           0.000     6.846    led_OBUF[2]
    SLICE_X4Y29          FDRE                                         r  fibcount_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.853     6.980    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  fibcount_reg_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.467    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.109     6.576    fibcount_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.576    
                         arrival time                           6.846    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 fibcount_reg_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibcount_reg_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.378ns  (logic 0.257ns (67.907%)  route 0.121ns (32.093%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 6.982 - 5.000 ) 
    Source Clock Delay      (SCD):    1.469ns = ( 6.469 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.586     6.469    clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  fibcount_reg_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.146     6.615 r  fibcount_reg_reg[10]/Q
                         net (fo=1, routed)           0.121     6.737    fibcount_reg[10]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     6.848 r  led_OBUF[11]_inst_i_1/O[2]
                         net (fo=2, routed)           0.000     6.848    led_OBUF[10]
    SLICE_X4Y31          FDRE                                         r  fibcount_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.855     6.982    clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  fibcount_reg_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.469    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.109     6.578    fibcount_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.578    
                         arrival time                           6.848    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 fibcount_reg_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibcount_reg_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.378ns  (logic 0.257ns (67.907%)  route 0.121ns (32.093%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns = ( 6.983 - 5.000 ) 
    Source Clock Delay      (SCD):    1.470ns = ( 6.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.587     6.470    clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  fibcount_reg_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.146     6.616 r  fibcount_reg_reg[14]/Q
                         net (fo=1, routed)           0.121     6.738    fibcount_reg[14]
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     6.849 r  led_OBUF[15]_inst_i_1/O[2]
                         net (fo=2, routed)           0.000     6.849    led_OBUF[14]
    SLICE_X4Y32          FDRE                                         r  fibcount_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.856     6.983    clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  fibcount_reg_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.470    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.109     6.579    fibcount_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.579    
                         arrival time                           6.849    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 fibcount_reg_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibcount_reg_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.378ns  (logic 0.257ns (67.907%)  route 0.121ns (32.093%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 6.981 - 5.000 ) 
    Source Clock Delay      (SCD):    1.468ns = ( 6.468 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.585     6.468    clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  fibcount_reg_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.146     6.614 r  fibcount_reg_reg[6]/Q
                         net (fo=1, routed)           0.121     6.736    fibcount_reg[6]
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     6.847 r  led_OBUF[7]_inst_i_1/O[2]
                         net (fo=2, routed)           0.000     6.847    led_OBUF[6]
    SLICE_X4Y30          FDRE                                         r  fibcount_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.854     6.981    clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  fibcount_reg_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.468    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.109     6.577    fibcount_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.577    
                         arrival time                           6.847    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 fibcount_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibcount_reg_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.399ns  (logic 0.323ns (80.864%)  route 0.076ns (19.136%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 6.980 - 5.000 ) 
    Source Clock Delay      (SCD):    1.467ns = ( 6.467 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.584     6.467    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  fibcount_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.146     6.613 r  fibcount_reg_reg[0]/Q
                         net (fo=2, routed)           0.076     6.690    fibcount_reg[0]
    SLICE_X4Y29          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.177     6.867 r  led_OBUF[3]_inst_i_1/O[3]
                         net (fo=2, routed)           0.000     6.867    led_OBUF[3]
    SLICE_X4Y29          FDRE                                         r  fibcount_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.853     6.980    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  fibcount_reg_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.467    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.109     6.576    fibcount_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.576    
                         arrival time                           6.867    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 fibcount_reg_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibcount_reg_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.411ns  (logic 0.290ns (70.481%)  route 0.121ns (29.519%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns = ( 6.982 - 5.000 ) 
    Source Clock Delay      (SCD):    1.469ns = ( 6.469 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.586     6.469    clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  fibcount_reg_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.146     6.615 r  fibcount_reg_reg[10]/Q
                         net (fo=1, routed)           0.121     6.737    fibcount_reg[10]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     6.881 r  led_OBUF[11]_inst_i_1/O[3]
                         net (fo=2, routed)           0.000     6.881    led_OBUF[11]
    SLICE_X4Y31          FDRE                                         r  fibcount_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.855     6.982    clk_IBUF_BUFG
    SLICE_X4Y31          FDRE                                         r  fibcount_reg_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.469    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.109     6.578    fibcount_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.578    
                         arrival time                           6.881    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 fibcount_reg_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibcount_reg_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.411ns  (logic 0.290ns (70.481%)  route 0.121ns (29.519%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns = ( 6.983 - 5.000 ) 
    Source Clock Delay      (SCD):    1.470ns = ( 6.470 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.587     6.470    clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  fibcount_reg_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.146     6.616 r  fibcount_reg_reg[14]/Q
                         net (fo=1, routed)           0.121     6.738    fibcount_reg[14]
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     6.882 r  led_OBUF[15]_inst_i_1/O[3]
                         net (fo=2, routed)           0.000     6.882    led_OBUF[15]
    SLICE_X4Y32          FDRE                                         r  fibcount_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.856     6.983    clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  fibcount_reg_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.470    
    SLICE_X4Y32          FDRE (Hold_fdre_C_D)         0.109     6.579    fibcount_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.579    
                         arrival time                           6.882    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 fibcount_reg_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibcount_reg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.411ns  (logic 0.290ns (70.481%)  route 0.121ns (29.519%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 6.981 - 5.000 ) 
    Source Clock Delay      (SCD):    1.468ns = ( 6.468 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.585     6.468    clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  fibcount_reg_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.146     6.614 r  fibcount_reg_reg[6]/Q
                         net (fo=1, routed)           0.121     6.736    fibcount_reg[6]
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     6.880 r  led_OBUF[7]_inst_i_1/O[3]
                         net (fo=2, routed)           0.000     6.880    led_OBUF[7]
    SLICE_X4Y30          FDRE                                         r  fibcount_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.854     6.981    clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  fibcount_reg_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.468    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.109     6.577    fibcount_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.577    
                         arrival time                           6.880    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 fibcount_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibcount_reg_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.437ns  (logic 0.361ns (82.526%)  route 0.076ns (17.474%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 6.981 - 5.000 ) 
    Source Clock Delay      (SCD):    1.467ns = ( 6.467 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.584     6.467    clk_IBUF_BUFG
    SLICE_X4Y29          FDRE                                         r  fibcount_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.146     6.613 r  fibcount_reg_reg[0]/Q
                         net (fo=2, routed)           0.076     6.690    fibcount_reg[0]
    SLICE_X4Y29          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     6.851 r  led_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.851    led_OBUF[3]_inst_i_1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     6.905 r  led_OBUF[7]_inst_i_1/O[0]
                         net (fo=2, routed)           0.000     6.905    led_OBUF[4]
    SLICE_X4Y30          FDRE                                         r  fibcount_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.854     6.981    clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  fibcount_reg_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.482    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.109     6.591    fibcount_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.591    
                         arrival time                           6.905    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y29    fibcount_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y31    fibcount_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y31    fibcount_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y32    fibcount_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y32    fibcount_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y32    fibcount_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y32    fibcount_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y29    fibcount_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y29    fibcount_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y33    secondfib_reg_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y33    secondfib_reg_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y33    secondfib_reg_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y33    secondfib_reg_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27    secondfib_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y27    secondfib_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y28    secondfib_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y28    secondfib_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y28    secondfib_reg_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y28    secondfib_reg_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y27    firstfib_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y27    firstfib_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y28    firstfib_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y28    firstfib_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y28    firstfib_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y28    firstfib_reg_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y27    firstfib_reg_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y27    firstfib_reg_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y25    firstfib_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y25    firstfib_reg_reg[0]/C



