# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Project_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/ACADS/BOOKS_AND_LECTURES_SEM3/EE214/PROJECT/Project/slave.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:13 on Oct 23,2024
# vcom -reportprogress 300 -93 -work work D:/ACADS/BOOKS_AND_LECTURES_SEM3/EE214/PROJECT/Project/slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity slave
# -- Compiling architecture logic of slave
# End time: 14:13:13 on Oct 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/ACADS/BOOKS_AND_LECTURES_SEM3/EE214/PROJECT/Project/master.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:13 on Oct 23,2024
# vcom -reportprogress 300 -93 -work work D:/ACADS/BOOKS_AND_LECTURES_SEM3/EE214/PROJECT/Project/master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity master
# -- Compiling architecture logic of master
# End time: 14:13:13 on Oct 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/ACADS/BOOKS_AND_LECTURES_SEM3/EE214/PROJECT/Project/DUT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:13 on Oct 23,2024
# vcom -reportprogress 300 -93 -work work D:/ACADS/BOOKS_AND_LECTURES_SEM3/EE214/PROJECT/Project/DUT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DUT
# -- Compiling architecture structure of DUT
# End time: 14:13:13 on Oct 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/ACADS/BOOKS_AND_LECTURES_SEM3/EE214/PROJECT/Project/Testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:13 on Oct 23,2024
# vcom -reportprogress 300 -93 -work work D:/ACADS/BOOKS_AND_LECTURES_SEM3/EE214/PROJECT/Project/Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Testbench
# -- Compiling architecture test of Testbench
# End time: 14:13:13 on Oct 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  Testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" Testbench 
# Start time: 14:13:14 on Oct 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(test)
# Loading work.dut(structure)
# Loading work.master(logic)
# Loading work.slave(logic)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 14:16:30 on Oct 23,2024, Elapsed time: 0:03:16
# Errors: 0, Warnings: 0
