Startpoint: init_data[0] (input port clocked by clk)
Endpoint: mem (falling edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout       Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------------
                    0.0000    0.0000    0.0000   clock clk (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                              0.5000    0.5000 v input external delay
                    0.5000    0.0000    0.5000 v init_data[0] (in)
     1    0.0069                                 init_data[0] (net)
                    0.5000    0.0000    0.5000 v mem/din0[0] (sram_32_256_sky130A)
                                        0.5000   data arrival time

                    0.0000    0.0000    0.0000   clock clk (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                              0.0000    0.0000   clock reconvergence pessimism
                                        0.0000 ^ mem/clk0 (sram_32_256_sky130A)
                             -0.0560   -0.0560   library hold time
                                       -0.0560   data required time
-------------------------------------------------------------------------------------
                                       -0.0560   data required time
                                       -0.5000   data arrival time
-------------------------------------------------------------------------------------
                                        0.5560   slack (MET)


Startpoint: _21814_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _20146_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout       Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------------
                    0.0000    0.0000    0.0000   clock clk (rise edge)
                              0.0000    0.0000   clock network delay (ideal)
                    0.0000    0.0000    0.0000 ^ _21814_/CLK (sky130_fd_sc_hd__dfxtp_1)
                    6.9176    6.0962    6.0962 ^ _21814_/Q (sky130_fd_sc_hd__dfxtp_1)
   113    0.2474                                 cntlr.core.CPU_reset_a3 (net)
                    6.9176    0.0000    6.0962 ^ _16633_/A (sky130_fd_sc_hd__clkinv_1)
                   16.6062   18.3658   24.4620 v _16633_/Y (sky130_fd_sc_hd__clkinv_1)
   913    1.2761                                 _2052_ (net)
                   16.6062    0.0000   24.4620 v _16638_/B1 (sky130_fd_sc_hd__o21ai_0)
                    2.0981    8.0100   32.4721 ^ _16638_/Y (sky130_fd_sc_hd__o21ai_0)
     1    0.0022                                 _2056_ (net)
                    2.0981    0.0000   32.4721 ^ _16639_/B1 (sky130_fd_sc_hd__a21oi_1)
                    0.6274    0.6804   33.1525 v _16639_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.0014                                 _46_ (net)
                    0.6274    0.0000   33.1525 v _20146_/D (sky130_fd_sc_hd__dfxtp_1)
                                       33.1525   data arrival time

                    0.0000   10.0000   10.0000   clock clk (rise edge)
                              0.0000   10.0000   clock network delay (ideal)
                              0.0000   10.0000   clock reconvergence pessimism
                                       10.0000 ^ _20146_/CLK (sky130_fd_sc_hd__dfxtp_1)
                             -1.0316    8.9684   library setup time
                                        8.9684   data required time
-------------------------------------------------------------------------------------
                                        8.9684   data required time
                                      -33.1525   data arrival time
-------------------------------------------------------------------------------------
                                      -24.1840   slack (VIOLATED)


