
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 493 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_50M'
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc]
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/constrs_1/new/implement1.xdc]
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 129 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 56 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 72 instances

link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1306.281 ; gain = 386.738 ; free physical = 21366 ; free virtual = 58871
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1349.301 ; gain = 35.016 ; free physical = 21363 ; free virtual = 58868
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/project_1/project_1.cache/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_test_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_video_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myipnew_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/node003/work/proj/spiral/dma/ip_repo/axi_fft_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/edatools/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.1", from Vivado IP cache entry "cfcc7bd6a4c84397".
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.0 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.0", from Vivado IP cache entry "70fc0562d4230ba2".
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1863.973 ; gain = 0.000 ; free physical = 20907 ; free virtual = 58427
Phase 1 Generate And Synthesize Debug Cores | Checksum: 142cec7ad

Time (s): cpu = 00:01:22 ; elapsed = 00:01:23 . Memory (MB): peak = 1863.973 ; gain = 57.125 ; free physical = 20907 ; free virtual = 58427
Implement Debug Cores | Checksum: d6f6c6c9
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 55 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1f0b0fc7e

Time (s): cpu = 00:01:26 ; elapsed = 00:01:26 . Memory (MB): peak = 1891.973 ; gain = 85.125 ; free physical = 20893 ; free virtual = 58413

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 8 load pin(s).
INFO: [Opt 31-10] Eliminated 435 cells.
Phase 3 Constant Propagation | Checksum: ca478242

Time (s): cpu = 00:01:28 ; elapsed = 00:01:28 . Memory (MB): peak = 1891.973 ; gain = 85.125 ; free physical = 20889 ; free virtual = 58409

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 1645 unconnected nets.
INFO: [Opt 31-11] Eliminated 663 unconnected cells.
Phase 4 Sweep | Checksum: 128b37485

Time (s): cpu = 00:01:30 ; elapsed = 00:01:30 . Memory (MB): peak = 1891.973 ; gain = 85.125 ; free physical = 20888 ; free virtual = 58408

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1891.973 ; gain = 0.000 ; free physical = 20888 ; free virtual = 58408
Ending Logic Optimization Task | Checksum: 128b37485

Time (s): cpu = 00:01:30 ; elapsed = 00:01:30 . Memory (MB): peak = 1891.973 ; gain = 85.125 ; free physical = 20889 ; free virtual = 58409

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 24
Ending PowerOpt Patch Enables Task | Checksum: 20dd26d46

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20745 ; free virtual = 58265
Ending Power Optimization Task | Checksum: 20dd26d46

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2145.031 ; gain = 253.059 ; free physical = 20745 ; free virtual = 58265
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:54 ; elapsed = 00:01:50 . Memory (MB): peak = 2145.031 ; gain = 838.750 ; free physical = 20745 ; free virtual = 58265
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20741 ; free virtual = 58264
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20734 ; free virtual = 58259
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 4 inverter(s) to 7 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20732 ; free virtual = 58257

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 5b146555

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20732 ; free virtual = 58257
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS18
	FIXED_IO_mio[14] of IOStandard LVCMOS18
	FIXED_IO_mio[13] of IOStandard LVCMOS18
	FIXED_IO_mio[12] of IOStandard LVCMOS18
	FIXED_IO_mio[11] of IOStandard LVCMOS18
	FIXED_IO_mio[10] of IOStandard LVCMOS18
	FIXED_IO_mio[9] of IOStandard LVCMOS18
	FIXED_IO_mio[8] of IOStandard LVCMOS18
	FIXED_IO_mio[7] of IOStandard LVCMOS18
	FIXED_IO_mio[6] of IOStandard LVCMOS18
	FIXED_IO_mio[5] of IOStandard LVCMOS18
	FIXED_IO_mio[4] of IOStandard LVCMOS18
	FIXED_IO_mio[3] of IOStandard LVCMOS18
	FIXED_IO_mio[2] of IOStandard LVCMOS18
	FIXED_IO_mio[1] of IOStandard LVCMOS18
	FIXED_IO_mio[0] of IOStandard LVCMOS18
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 5b146555

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20731 ; free virtual = 58256

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 5b146555

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20730 ; free virtual = 58254

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 21b8695c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20730 ; free virtual = 58254
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b1f25fef

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20730 ; free virtual = 58254

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: d8e06c14

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20726 ; free virtual = 58250
Phase 1.2.1 Place Init Design | Checksum: 124f63a67

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20721 ; free virtual = 58245
Phase 1.2 Build Placer Netlist Model | Checksum: 124f63a67

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20721 ; free virtual = 58245

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 124f63a67

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20721 ; free virtual = 58245
Phase 1.3 Constrain Clocks/Macros | Checksum: 124f63a67

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20721 ; free virtual = 58245
Phase 1 Placer Initialization | Checksum: 124f63a67

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20721 ; free virtual = 58245

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 16216178e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20716 ; free virtual = 58241

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16216178e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20716 ; free virtual = 58241

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19c9f693a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:29 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20716 ; free virtual = 58240

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1be608400

Time (s): cpu = 00:00:48 ; elapsed = 00:00:29 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20716 ; free virtual = 58240

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1be608400

Time (s): cpu = 00:00:48 ; elapsed = 00:00:29 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20716 ; free virtual = 58240

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 13c97c663

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20715 ; free virtual = 58240

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 13c97c663

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20715 ; free virtual = 58240

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 2156923ff

Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20714 ; free virtual = 58238
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 2156923ff

Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20714 ; free virtual = 58238

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 2156923ff

Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20713 ; free virtual = 58238

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 2156923ff

Time (s): cpu = 00:00:54 ; elapsed = 00:00:35 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20712 ; free virtual = 58236
Phase 3.7 Small Shape Detail Placement | Checksum: 2156923ff

Time (s): cpu = 00:00:55 ; elapsed = 00:00:35 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20712 ; free virtual = 58236

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 183b70d82

Time (s): cpu = 00:00:55 ; elapsed = 00:00:36 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20711 ; free virtual = 58236
Phase 3 Detail Placement | Checksum: 183b70d82

Time (s): cpu = 00:00:55 ; elapsed = 00:00:36 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20713 ; free virtual = 58238

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: ba6341da

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20712 ; free virtual = 58236

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: ba6341da

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20712 ; free virtual = 58236

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: ba6341da

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20712 ; free virtual = 58236

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 88c92af4

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20712 ; free virtual = 58236
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 88c92af4

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20712 ; free virtual = 58236
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 88c92af4

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20712 ; free virtual = 58236

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=14.338. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 147bfffe8

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20712 ; free virtual = 58236
Phase 4.1.3 Post Placement Optimization | Checksum: 147bfffe8

Time (s): cpu = 00:01:01 ; elapsed = 00:00:39 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20712 ; free virtual = 58236
Phase 4.1 Post Commit Optimization | Checksum: 147bfffe8

Time (s): cpu = 00:01:01 ; elapsed = 00:00:39 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20712 ; free virtual = 58236

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 147bfffe8

Time (s): cpu = 00:01:01 ; elapsed = 00:00:39 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20712 ; free virtual = 58236

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 147bfffe8

Time (s): cpu = 00:01:01 ; elapsed = 00:00:39 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20712 ; free virtual = 58236

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 147bfffe8

Time (s): cpu = 00:01:01 ; elapsed = 00:00:39 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20712 ; free virtual = 58236
Phase 4.4 Placer Reporting | Checksum: 147bfffe8

Time (s): cpu = 00:01:01 ; elapsed = 00:00:39 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20712 ; free virtual = 58236

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1c447a73f

Time (s): cpu = 00:01:01 ; elapsed = 00:00:39 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20714 ; free virtual = 58239
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c447a73f

Time (s): cpu = 00:01:01 ; elapsed = 00:00:39 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20714 ; free virtual = 58239
Ending Placer Task | Checksum: f72d061a

Time (s): cpu = 00:01:01 ; elapsed = 00:00:39 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20714 ; free virtual = 58239
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:41 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20714 ; free virtual = 58239
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20694 ; free virtual = 58239
report_io: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20707 ; free virtual = 58238
report_utilization: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20707 ; free virtual = 58237
report_control_sets: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2145.031 ; gain = 0.000 ; free physical = 20706 ; free virtual = 58237
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: HSTL_I_18 (FIXED_IO_mio[27], FIXED_IO_mio[26], FIXED_IO_mio[25], FIXED_IO_mio[24], FIXED_IO_mio[23], FIXED_IO_mio[22], FIXED_IO_mio[21], FIXED_IO_mio[20], FIXED_IO_mio[19], FIXED_IO_mio[18], FIXED_IO_mio[17], FIXED_IO_mio[16]); LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 42 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 5860dadd ConstDB: 0 ShapeSum: 9ecc2b3d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 17d6cafde

Time (s): cpu = 00:01:37 ; elapsed = 00:01:13 . Memory (MB): peak = 2217.090 ; gain = 72.059 ; free physical = 20544 ; free virtual = 58074

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 17d6cafde

Time (s): cpu = 00:01:37 ; elapsed = 00:01:13 . Memory (MB): peak = 2219.090 ; gain = 74.059 ; free physical = 20542 ; free virtual = 58073

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 17d6cafde

Time (s): cpu = 00:01:37 ; elapsed = 00:01:13 . Memory (MB): peak = 2240.090 ; gain = 95.059 ; free physical = 20522 ; free virtual = 58052
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 12d426d02

Time (s): cpu = 00:01:48 ; elapsed = 00:01:20 . Memory (MB): peak = 2315.496 ; gain = 170.465 ; free physical = 20445 ; free virtual = 57976
INFO: [Route 35-416] Intermediate Timing Summary | WNS=14.364 | TNS=0.000  | WHS=-0.399 | THS=-1518.045|

Phase 2 Router Initialization | Checksum: 181dcc63c

Time (s): cpu = 00:01:53 ; elapsed = 00:01:22 . Memory (MB): peak = 2315.496 ; gain = 170.465 ; free physical = 20445 ; free virtual = 57976

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13b54803a

Time (s): cpu = 00:01:57 ; elapsed = 00:01:23 . Memory (MB): peak = 2315.496 ; gain = 170.465 ; free physical = 20446 ; free virtual = 57977

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 687
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1743c8b59

Time (s): cpu = 00:02:06 ; elapsed = 00:01:27 . Memory (MB): peak = 2315.496 ; gain = 170.465 ; free physical = 20435 ; free virtual = 57965
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.834 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 24429328a

Time (s): cpu = 00:02:06 ; elapsed = 00:01:27 . Memory (MB): peak = 2315.496 ; gain = 170.465 ; free physical = 20434 ; free virtual = 57965
Phase 4 Rip-up And Reroute | Checksum: 24429328a

Time (s): cpu = 00:02:06 ; elapsed = 00:01:27 . Memory (MB): peak = 2315.496 ; gain = 170.465 ; free physical = 20434 ; free virtual = 57965

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1ec53d2bc

Time (s): cpu = 00:02:07 ; elapsed = 00:01:27 . Memory (MB): peak = 2315.496 ; gain = 170.465 ; free physical = 20436 ; free virtual = 57966
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.877 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1ec53d2bc

Time (s): cpu = 00:02:07 ; elapsed = 00:01:27 . Memory (MB): peak = 2315.496 ; gain = 170.465 ; free physical = 20436 ; free virtual = 57966

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ec53d2bc

Time (s): cpu = 00:02:07 ; elapsed = 00:01:27 . Memory (MB): peak = 2315.496 ; gain = 170.465 ; free physical = 20435 ; free virtual = 57966
Phase 5 Delay and Skew Optimization | Checksum: 1ec53d2bc

Time (s): cpu = 00:02:07 ; elapsed = 00:01:28 . Memory (MB): peak = 2315.496 ; gain = 170.465 ; free physical = 20435 ; free virtual = 57966

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1d5d7a35e

Time (s): cpu = 00:02:09 ; elapsed = 00:01:28 . Memory (MB): peak = 2315.496 ; gain = 170.465 ; free physical = 20433 ; free virtual = 57964
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.877 | TNS=0.000  | WHS=-0.007 | THS=-0.028 |


Phase 6.2 Lut RouteThru Assignment for hold
Phase 6.2 Lut RouteThru Assignment for hold | Checksum: 13c8746f8

Time (s): cpu = 00:02:17 ; elapsed = 00:01:37 . Memory (MB): peak = 2453.488 ; gain = 308.457 ; free physical = 20277 ; free virtual = 57808
Phase 6 Post Hold Fix | Checksum: 13c8746f8

Time (s): cpu = 00:02:17 ; elapsed = 00:01:37 . Memory (MB): peak = 2453.488 ; gain = 308.457 ; free physical = 20277 ; free virtual = 57808

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.574163 %
  Global Horizontal Routing Utilization  = 0.702997 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17f8e6fdf

Time (s): cpu = 00:02:18 ; elapsed = 00:01:37 . Memory (MB): peak = 2453.488 ; gain = 308.457 ; free physical = 20276 ; free virtual = 57807

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17f8e6fdf

Time (s): cpu = 00:02:18 ; elapsed = 00:01:37 . Memory (MB): peak = 2453.488 ; gain = 308.457 ; free physical = 20274 ; free virtual = 57805

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16dc32161

Time (s): cpu = 00:02:19 ; elapsed = 00:01:38 . Memory (MB): peak = 2453.488 ; gain = 308.457 ; free physical = 20283 ; free virtual = 57814

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 12fb8de66

Time (s): cpu = 00:02:21 ; elapsed = 00:01:39 . Memory (MB): peak = 2453.488 ; gain = 308.457 ; free physical = 20282 ; free virtual = 57814
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.877 | TNS=0.000  | WHS=0.053  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 12fb8de66

Time (s): cpu = 00:02:21 ; elapsed = 00:01:39 . Memory (MB): peak = 2453.488 ; gain = 308.457 ; free physical = 20282 ; free virtual = 57814
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:21 ; elapsed = 00:01:39 . Memory (MB): peak = 2453.488 ; gain = 308.457 ; free physical = 20282 ; free virtual = 57814

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:23 ; elapsed = 00:01:41 . Memory (MB): peak = 2453.488 ; gain = 308.457 ; free physical = 20282 ; free virtual = 57814
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2469.496 ; gain = 0.000 ; free physical = 20254 ; free virtual = 57810
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Wed Jun 29 17:42:17 2016...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: open_checkpoint design_1_wrapper_routed.dcp
INFO: [Netlist 29-17] Analyzing 895 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/.Xil/Vivado-11019-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper_early.xdc]
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/.Xil/Vivado-11019-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper_early.xdc]
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/.Xil/Vivado-11019-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/.Xil/Vivado-9343-node003-desktop.andrew.cmu.edu/dbg_hub_CV.0/out/xsdbm.xdc:11]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1808.836 ; gain = 498.562 ; free physical = 20880 ; free virtual = 58432
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/.Xil/Vivado-11019-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper.xdc]
Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/.Xil/Vivado-11019-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper_late.xdc]
Finished Parsing XDC File [/home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/.Xil/Vivado-11019-node003-desktop.andrew.cmu.edu/dcp/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1828.508 ; gain = 9.672 ; free physical = 20858 ; free virtual = 58410
Restored from archive | CPU: 1.270000 secs | Memory: 16.558586 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1828.508 ; gain = 9.672 ; free physical = 20858 ; free virtual = 58410
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 431 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 296 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 62 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 72 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.4 (64-bit) build 1412921
open_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1828.508 ; gain = 914.977 ; free physical = 20885 ; free virtual = 58409
Attempting to get a license for feature 'Implementation' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z045'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/node003/work/proj/spiral/dma/project_1/project_1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Jun 29 17:44:20 2016. For additional details about this file, please refer to the WebTalk help file at /edatools/Xilinx/Vivado/2015.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:01:16 ; elapsed = 00:01:15 . Memory (MB): peak = 2274.109 ; gain = 445.602 ; free physical = 20411 ; free virtual = 57949
INFO: [Common 17-206] Exiting Vivado at Wed Jun 29 17:44:20 2016...
