//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-24330188
// Cuda compilation tools, release 9.2, V9.2.148
// Based on LLVM 3.4svn
//

.version 6.2
.target sm_30
.address_size 64

	// .globl	init
.extern .func __assertfail
(
	.param .b64 __assertfail_param_0,
	.param .b64 __assertfail_param_1,
	.param .b32 __assertfail_param_2,
	.param .b64 __assertfail_param_3,
	.param .b64 __assertfail_param_4
)
;
.const .align 8 .b8 roots[48];
.const .align 8 .b8 coefficients[32];
.const .align 4 .u32 colorMagnifier;
.const .align 1 .u8 VISUALIZE_SAMPLE_COUNT;
.global .align 4 .u32 seed;
.global .align 4 .u32 WARP_SIZE_X = 8;
.global .align 4 .u32 WARP_SIZE_Y = 4;
.global .align 4 .u32 USE_ADAPTIVE_SS_FLAG_MASK = 1;
.global .align 4 .u32 USE_FOVEATION_FLAG_MASK = 4;
.global .align 4 .u32 USE_SAMPLE_REUSE_FLAG_MASK = 8;
.global .align 4 .u32 IS_ZOOMING_FLAG_MASK = 16;
.global .align 4 .u32 ZOOMING_IN_FLAG_MASK = 32;
.global .align 4 .u32 visualityAmplifyCoeff = 10;
.global .align 4 .f32 screenDistance = 0f42700000;
.global .align 16 .b8 $str[34] = {98, 0, 108, 0, 111, 0, 99, 0, 107, 0, 68, 0, 105, 0, 109, 0, 46, 0, 120, 0, 32, 0, 61, 0, 61, 0, 32, 0, 51, 0, 50, 0, 0, 0};
.global .align 16 .b8 $str1[138] = {101, 0, 58, 0, 92, 0, 116, 0, 111, 0, 110, 0, 100, 0, 97, 0, 92, 0, 100, 0, 101, 0, 115, 0, 107, 0, 116, 0, 111, 0, 112, 0, 92, 0, 99, 0, 104, 0, 97, 0, 111, 0, 115, 0, 45, 0, 117, 0, 108, 0, 116, 0, 114, 0, 97, 0, 92, 0, 115, 0, 114, 0, 99, 0, 92, 0, 109, 0, 97, 0, 105, 0, 110, 0, 92, 0, 99, 0, 117, 0, 100, 0, 97, 0, 92, 0, 102, 0, 114, 0, 97, 0, 99, 0, 116, 0, 97, 0, 108, 0, 82, 0, 101, 0, 110, 0, 100, 0, 101, 0, 114, 0, 101, 0, 114, 0, 71, 0, 101, 0, 110, 0, 101, 0, 114, 0, 105, 0, 99, 0, 46, 0, 99, 0, 117, 0, 0, 0};
.global .align 16 .b8 $str2[40] = {112, 0, 79, 0, 117, 0, 116, 0, 112, 0, 117, 0, 116, 0, 45, 0, 62, 0, 119, 0, 101, 0, 105, 0, 103, 0, 104, 0, 116, 0, 32, 0, 62, 0, 32, 0, 48, 0, 0, 0};
.global .align 16 .b8 $str5[34] = {118, 0, 105, 0, 115, 0, 117, 0, 97, 0, 108, 0, 65, 0, 110, 0, 103, 0, 108, 0, 101, 0, 32, 0, 62, 0, 61, 0, 32, 0, 48, 0, 0, 0};
.global .align 16 .b8 $str6[68] = {115, 0, 97, 0, 109, 0, 112, 0, 108, 0, 101, 0, 67, 0, 111, 0, 117, 0, 110, 0, 116, 0, 32, 0, 60, 0, 61, 0, 32, 0, 77, 0, 65, 0, 88, 0, 95, 0, 83, 0, 85, 0, 80, 0, 69, 0, 82, 0, 95, 0, 83, 0, 65, 0, 77, 0, 80, 0, 76, 0, 73, 0, 78, 0, 71, 0, 0, 0};
.global .align 16 .b8 $str7[54] = {112, 0, 97, 0, 108, 0, 101, 0, 116, 0, 116, 0, 101, 0, 73, 0, 100, 0, 120, 0, 32, 0, 60, 0, 32, 0, 112, 0, 97, 0, 108, 0, 101, 0, 116, 0, 116, 0, 101, 0, 76, 0, 101, 0, 110, 0, 103, 0, 116, 0, 104, 0, 0, 0};
.global .align 16 .b8 $str8[146] = {101, 0, 58, 0, 92, 0, 116, 0, 111, 0, 110, 0, 100, 0, 97, 0, 92, 0, 100, 0, 101, 0, 115, 0, 107, 0, 116, 0, 111, 0, 112, 0, 92, 0, 99, 0, 104, 0, 97, 0, 111, 0, 115, 0, 45, 0, 117, 0, 108, 0, 116, 0, 114, 0, 97, 0, 92, 0, 115, 0, 114, 0, 99, 0, 92, 0, 109, 0, 97, 0, 105, 0, 110, 0, 92, 0, 99, 0, 117, 0, 100, 0, 97, 0, 92, 0, 102, 0, 114, 0, 97, 0, 99, 0, 116, 0, 97, 0, 108, 0, 115, 0, 47, 0, 110, 0, 101, 0, 119, 0, 116, 0, 111, 0, 110, 0, 95, 0, 105, 0, 116, 0, 101, 0, 114, 0, 97, 0, 116, 0, 105, 0, 111, 0, 110, 0, 115, 0, 46, 0, 99, 0, 117, 0, 0, 0};

.visible .entry init(

)
{



	ret;
}

	// .globl	fractalRenderMainFloat
.visible .entry fractalRenderMainFloat(
	.param .u64 fractalRenderMainFloat_param_0,
	.param .u32 fractalRenderMainFloat_param_1,
	.param .align 4 .b8 fractalRenderMainFloat_param_2[8],
	.param .align 4 .b8 fractalRenderMainFloat_param_3[16],
	.param .u32 fractalRenderMainFloat_param_4,
	.param .f32 fractalRenderMainFloat_param_5,
	.param .u32 fractalRenderMainFloat_param_6
)
{
	.local .align 8 .b8 	__local_depot1[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<45>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<140>;
	.reg .b32 	%r<109>;
	.reg .f64 	%fd<29>;
	.reg .b64 	%rd<51>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd2, [fractalRenderMainFloat_param_0];
	ld.param.u32 	%r27, [fractalRenderMainFloat_param_1];
	ld.param.u32 	%r29, [fractalRenderMainFloat_param_2+4];
	ld.param.u32 	%r28, [fractalRenderMainFloat_param_2];
	ld.param.f32 	%f43, [fractalRenderMainFloat_param_3+12];
	ld.param.f32 	%f42, [fractalRenderMainFloat_param_3+8];
	ld.param.f32 	%f41, [fractalRenderMainFloat_param_3+4];
	ld.param.f32 	%f40, [fractalRenderMainFloat_param_3];
	ld.param.u32 	%r30, [fractalRenderMainFloat_param_4];
	ld.param.f32 	%f44, [fractalRenderMainFloat_param_5];
	ld.param.u32 	%r31, [fractalRenderMainFloat_param_6];
	mov.u32 	%r1, %ntid.x;
	setp.eq.s32	%p1, %r1, 32;
	@%p1 bra 	BB1_2;

	mov.u64 	%rd3, $str;
	cvta.global.u64 	%rd4, %rd3;
	mov.u64 	%rd5, $str1;
	cvta.global.u64 	%rd6, %rd5;
	mov.u32 	%r32, 59;
	mov.u64 	%rd7, 0;
	mov.u64 	%rd8, 2;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6;
	.param .b32 param2;
	st.param.b32	[param2+0], %r32;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd8;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 0

BB1_2:
	mov.u32 	%r33, %tid.x;
	mov.u32 	%r34, %tid.y;
	mad.lo.s32 	%r35, %r1, %r34, %r33;
	shl.b32 	%r36, %r1, 2;
	and.b32  	%r37, %r35, 15;
	rem.u32 	%r38, %r35, %r36;
	sub.s32 	%r39, %r38, %r37;
	shr.u32 	%r40, %r39, 2;
	and.b32  	%r41, %r35, 3;
	add.s32 	%r42, %r40, %r41;
	div.u32 	%r43, %r35, %r36;
	shl.b32 	%r44, %r43, 2;
	bfe.u32 	%r45, %r35, 2, 2;
	add.s32 	%r46, %r44, %r45;
	mov.u32 	%r47, %ctaid.x;
	mad.lo.s32 	%r4, %r47, %r1, %r42;
	mov.u32 	%r48, %ctaid.y;
	mov.u32 	%r49, %ntid.y;
	mad.lo.s32 	%r5, %r48, %r49, %r46;
	setp.lt.u32	%p2, %r4, %r28;
	setp.lt.u32	%p3, %r5, %r29;
	and.pred  	%p4, %p2, %p3;
	@!%p4 bra 	BB1_39;
	bra.uni 	BB1_3;

BB1_3:
	setp.lt.f32	%p5, %f44, 0f3F800000;
	mov.f32 	%f137, 0f00000000;
	mov.f32 	%f139, %f137;
	@%p5 bra 	BB1_37;

	abs.f32 	%f47, %f44;
	mov.b32 	 %r50, %f44;
	and.b32  	%r51, %r50, -2147483648;
	or.b32  	%r52, %r51, 1056964608;
	mov.b32 	 %f48, %r52;
	add.f32 	%f49, %f48, %f44;
	cvt.rzi.f32.f32	%f50, %f49;
	setp.gt.f32	%p6, %f47, 0f4B000000;
	selp.f32	%f128, %f44, %f50, %p6;
	setp.geu.f32	%p7, %f47, 0f3F000000;
	@%p7 bra 	BB1_6;

	cvt.rzi.f32.f32	%f128, %f44;

BB1_6:
	cvt.rzi.u32.f32	%r106, %f128;
	setp.lt.u32	%p8, %r106, 65;
	@%p8 bra 	BB1_8;

	mov.u64 	%rd9, $str6;
	cvta.global.u64 	%rd10, %rd9;
	mov.u64 	%rd11, $str1;
	cvta.global.u64 	%rd12, %rd11;
	mov.u32 	%r53, 113;
	mov.u64 	%rd13, 0;
	mov.u64 	%rd14, 2;
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd10;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd12;
	.param .b32 param2;
	st.param.b32	[param2+0], %r53;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd13;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd14;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 1

BB1_8:
	setp.eq.s32	%p9, %r106, 0;
	cvt.rn.f32.u32	%f137, %r106;
	mov.u32 	%r107, 0;
	@%p9 bra 	BB1_9;

	cvt.rn.f32.u32	%f7, %r4;
	cvt.rn.f32.u32	%f8, %r5;
	ld.const.f64 	%fd1, [coefficients+8];
	ld.const.f64 	%fd2, [coefficients];
	ld.const.f64 	%fd3, [coefficients+16];
	add.f64 	%fd4, %fd3, %fd3;
	ld.const.f64 	%fd5, [coefficients+24];
	mul.f64 	%fd6, %fd5, 0d4008000000000000;
	ld.const.f64 	%fd7, [roots];
	cvt.rn.f32.f64	%f9, %fd7;
	ld.const.f64 	%fd8, [roots+8];
	cvt.rn.f32.f64	%f10, %fd8;
	ld.const.f64 	%fd9, [roots+16];
	cvt.rn.f32.f64	%f11, %fd9;
	ld.const.f64 	%fd10, [roots+24];
	cvt.rn.f32.f64	%f12, %fd10;
	ld.const.f64 	%fd11, [roots+32];
	cvt.rn.f32.f64	%f13, %fd11;
	ld.const.f64 	%fd12, [roots+40];
	cvt.rn.f32.f64	%f14, %fd12;
	cvt.rn.f32.u32	%f51, %r28;
	sub.f32 	%f52, %f42, %f40;
	div.rn.f32 	%f15, %f52, %f51;
	cvt.rn.f32.u32	%f53, %r29;
	sub.f32 	%f54, %f43, %f41;
	div.rn.f32 	%f16, %f54, %f53;
	mov.u32 	%r57, 0;
	and.b32  	%r60, %r31, 1;
	mov.u32 	%r97, %r57;
	mov.u32 	%r107, %r57;

BB1_11:
	mov.u32 	%r9, %r106;
	mov.u32 	%r7, %r97;
	cvt.rn.f32.u32	%f55, %r7;
	div.rn.f32 	%f56, %f55, %f137;
	add.f32 	%f57, %f7, %f56;
	add.f32 	%f58, %f8, %f56;
	neg.f32 	%f59, %f58;
	fma.rn.f32 	%f131, %f15, %f57, %f40;
	fma.rn.f32 	%f130, %f16, %f59, %f43;
	setp.eq.s32	%p10, %r30, 0;
	mov.u32 	%r101, %r57;
	@%p10 bra 	BB1_19;

BB1_12:
	mul.f32 	%f60, %f130, %f130;
	mul.f32 	%f61, %f131, %f131;
	sub.f32 	%f62, %f61, %f60;
	mul.f32 	%f63, %f131, %f130;
	fma.rn.f32 	%f64, %f131, %f130, %f63;
	mul.f32 	%f65, %f131, %f62;
	mul.f32 	%f66, %f130, %f64;
	sub.f32 	%f67, %f65, %f66;
	mul.f32 	%f68, %f131, %f64;
	fma.rn.f32 	%f69, %f130, %f62, %f68;
	cvt.f64.f32	%fd13, %f131;
	cvt.f64.f32	%fd14, %f130;
	fma.rn.f64 	%fd15, %fd13, %fd1, %fd2;
	cvt.f64.f32	%fd16, %f62;
	cvt.f64.f32	%fd17, %f64;
	mul.f64 	%fd18, %fd17, %fd3;
	fma.rn.f64 	%fd19, %fd16, %fd3, %fd15;
	fma.rn.f64 	%fd20, %fd14, %fd1, %fd18;
	cvt.f64.f32	%fd21, %f67;
	cvt.f64.f32	%fd22, %f69;
	fma.rn.f64 	%fd23, %fd21, %fd5, %fd19;
	fma.rn.f64 	%fd24, %fd22, %fd5, %fd20;
	cvt.rn.f32.f64	%f70, %fd23;
	cvt.rn.f32.f64	%f71, %fd24;
	fma.rn.f64 	%fd25, %fd13, %fd4, %fd1;
	mul.f64 	%fd26, %fd17, %fd6;
	fma.rn.f64 	%fd27, %fd16, %fd6, %fd25;
	fma.rn.f64 	%fd28, %fd14, %fd4, %fd26;
	cvt.rn.f32.f64	%f72, %fd27;
	cvt.rn.f32.f64	%f73, %fd28;
	abs.f32 	%f74, %f72;
	abs.f32 	%f75, %f73;
	add.f32 	%f76, %f74, %f75;
	rcp.rn.f32 	%f77, %f76;
	mul.f32 	%f78, %f70, %f77;
	mul.f32 	%f79, %f71, %f77;
	mul.f32 	%f80, %f77, %f72;
	mul.f32 	%f81, %f77, %f73;
	mul.f32 	%f82, %f81, %f81;
	fma.rn.f32 	%f83, %f80, %f80, %f82;
	rcp.rn.f32 	%f84, %f83;
	mul.f32 	%f85, %f79, %f81;
	fma.rn.f32 	%f86, %f78, %f80, %f85;
	mul.f32 	%f87, %f84, %f86;
	mul.f32 	%f88, %f79, %f80;
	mul.f32 	%f89, %f78, %f81;
	sub.f32 	%f90, %f88, %f89;
	mul.f32 	%f91, %f84, %f90;
	sub.f32 	%f131, %f131, %f87;
	sub.f32 	%f130, %f130, %f91;
	add.s32 	%r101, %r101, 1;
	sub.f32 	%f92, %f131, %f9;
	abs.f32 	%f93, %f92;
	setp.geu.f32	%p11, %f93, 0f38D1B717;
	@%p11 bra 	BB1_14;

	sub.f32 	%f94, %f130, %f10;
	abs.f32 	%f95, %f94;
	setp.lt.f32	%p12, %f95, 0f38D1B717;
	@%p12 bra 	BB1_19;

BB1_14:
	sub.f32 	%f96, %f131, %f11;
	abs.f32 	%f97, %f96;
	setp.geu.f32	%p13, %f97, 0f38D1B717;
	@%p13 bra 	BB1_16;

	sub.f32 	%f98, %f130, %f12;
	abs.f32 	%f99, %f98;
	setp.lt.f32	%p14, %f99, 0f38D1B717;
	@%p14 bra 	BB1_19;

BB1_16:
	sub.f32 	%f100, %f131, %f13;
	abs.f32 	%f101, %f100;
	setp.lt.f32	%p15, %f101, 0f38D1B717;
	@%p15 bra 	BB1_18;
	bra.uni 	BB1_17;

BB1_18:
	setp.lt.u32	%p17, %r101, %r30;
	sub.f32 	%f102, %f130, %f14;
	abs.f32 	%f103, %f102;
	setp.geu.f32	%p18, %f103, 0f38D1B717;
	and.pred  	%p19, %p18, %p17;
	@%p19 bra 	BB1_12;
	bra.uni 	BB1_19;

BB1_17:
	setp.lt.u32	%p16, %r101, %r30;
	@%p16 bra 	BB1_12;

BB1_19:
	cvt.rn.f32.u32	%f104, %r101;
	cvt.rzi.u32.f32	%r13, %f104;
	add.s32 	%r107, %r13, %r107;
	setp.gt.u32	%p20, %r7, 9;
	@%p20 bra 	BB1_21;

	add.u64 	%rd15, %SP, 0;
	cvta.to.local.u64 	%rd16, %rd15;
	mul.wide.u32 	%rd17, %r7, 4;
	add.s64 	%rd18, %rd16, %rd17;
	st.local.u32 	[%rd18], %r13;

BB1_21:
	setp.lt.u32	%p21, %r7, 10;
	setp.eq.b32	%p22, %r60, 1;
	setp.ne.s32	%p23, %r7, 0;
	and.pred  	%p24, %p21, %p23;
	and.pred  	%p25, %p24, %p22;
	shr.u32 	%r61, %r9, 1;
	setp.eq.s32	%p26, %r7, %r61;
	or.pred  	%p27, %p25, %p26;
	add.s32 	%r97, %r7, 1;
	mov.u32 	%r106, %r9;
	@!%p27 bra 	BB1_35;
	bra.uni 	BB1_22;

BB1_22:
	div.u32 	%r62, %r107, %r97;
	cvt.rn.f32.u32	%f24, %r62;
	setp.eq.s32	%p28, %r7, 0;
	mov.f32 	%f136, 0f00000000;
	@%p28 bra 	BB1_31;

	and.b32  	%r64, %r7, 3;
	setp.eq.s32	%p29, %r64, 0;
	mov.f32 	%f136, 0f00000000;
	mov.u32 	%r105, 0;
	@%p29 bra 	BB1_29;

	setp.eq.s32	%p30, %r64, 1;
	mov.f32 	%f133, 0f00000000;
	mov.u32 	%r103, 0;
	@%p30 bra 	BB1_28;

	setp.eq.s32	%p31, %r64, 2;
	mov.f32 	%f132, 0f00000000;
	mov.u32 	%r102, 0;
	@%p31 bra 	BB1_27;

	add.u64 	%rd19, %SP, 0;
	cvta.to.local.u64 	%rd20, %rd19;
	ld.local.u32 	%r70, [%rd20];
	cvt.rn.f32.u32	%f109, %r70;
	sub.f32 	%f110, %f109, %f24;
	fma.rn.f32 	%f132, %f110, %f110, 0f00000000;
	mov.u32 	%r102, 1;

BB1_27:
	add.u64 	%rd21, %SP, 0;
	cvta.to.local.u64 	%rd22, %rd21;
	mul.wide.u32 	%rd23, %r102, 4;
	add.s64 	%rd24, %rd22, %rd23;
	ld.local.u32 	%r71, [%rd24];
	cvt.rn.f32.u32	%f111, %r71;
	sub.f32 	%f112, %f111, %f24;
	fma.rn.f32 	%f133, %f112, %f112, %f132;
	add.s32 	%r103, %r102, 1;

BB1_28:
	add.u64 	%rd25, %SP, 0;
	cvta.to.local.u64 	%rd26, %rd25;
	mul.wide.u32 	%rd27, %r103, 4;
	add.s64 	%rd28, %rd26, %rd27;
	ld.local.u32 	%r72, [%rd28];
	cvt.rn.f32.u32	%f113, %r72;
	sub.f32 	%f114, %f113, %f24;
	fma.rn.f32 	%f136, %f114, %f114, %f133;
	add.s32 	%r105, %r103, 1;

BB1_29:
	add.u64 	%rd29, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd29;
	setp.lt.u32	%p32, %r7, 4;
	@%p32 bra 	BB1_31;

BB1_30:
	mul.wide.u32 	%rd30, %r105, 4;
	add.s64 	%rd31, %rd1, %rd30;
	ld.local.u32 	%r73, [%rd31];
	cvt.rn.f32.u32	%f115, %r73;
	sub.f32 	%f116, %f115, %f24;
	fma.rn.f32 	%f117, %f116, %f116, %f136;
	add.s32 	%r74, %r105, 1;
	mul.wide.u32 	%rd32, %r74, 4;
	add.s64 	%rd33, %rd1, %rd32;
	ld.local.u32 	%r75, [%rd33];
	cvt.rn.f32.u32	%f118, %r75;
	sub.f32 	%f119, %f118, %f24;
	fma.rn.f32 	%f120, %f119, %f119, %f117;
	add.s32 	%r76, %r105, 2;
	mul.wide.u32 	%rd34, %r76, 4;
	add.s64 	%rd35, %rd1, %rd34;
	ld.local.u32 	%r77, [%rd35];
	cvt.rn.f32.u32	%f121, %r77;
	sub.f32 	%f122, %f121, %f24;
	fma.rn.f32 	%f123, %f122, %f122, %f120;
	add.s32 	%r78, %r105, 3;
	mul.wide.u32 	%rd36, %r78, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.local.u32 	%r79, [%rd37];
	cvt.rn.f32.u32	%f124, %r79;
	sub.f32 	%f125, %f124, %f24;
	fma.rn.f32 	%f136, %f125, %f125, %f123;
	add.s32 	%r105, %r105, 4;
	setp.lt.u32	%p33, %r105, %r7;
	@%p33 bra 	BB1_30;

BB1_31:
	add.s32 	%r80, %r7, -1;
	cvt.rn.f32.u32	%f126, %r80;
	div.rn.f32 	%f127, %f136, %f126;
	div.rn.f32 	%f34, %f127, %f24;
	setp.ne.s32	%p34, %r7, 1;
	@%p34 bra 	BB1_33;

	// inline asm
	activemask.b32 %r81;
	// inline asm
	add.u64 	%rd38, %SP, 0;
	cvta.to.local.u64 	%rd39, %rd38;
	ld.local.v2.u32 	{%r83, %r84}, [%rd39];
	setp.eq.s32	%p35, %r83, %r84;
	vote.sync.all.pred 	%p36, %p35, %r81;
	mov.u32 	%r106, 2;
	@%p36 bra 	BB1_35;

BB1_33:
	// inline asm
	activemask.b32 %r88;
	// inline asm
	setp.lt.f32	%p37, %f34, 0f3C23D70A;
	vote.sync.all.pred 	%p38, %p37, %r88;
	mov.u32 	%r106, %r97;
	@%p38 bra 	BB1_35;

	// inline asm
	activemask.b32 %r90;
	// inline asm
	setp.le.f32	%p39, %f34, 0f3F800000;
	vote.sync.all.pred 	%p40, %p39, %r90;
	setp.ge.u32	%p41, %r7, %r61;
	and.pred  	%p42, %p40, %p41;
	selp.b32	%r106, %r97, %r9, %p42;

BB1_35:
	cvt.rn.f32.u32	%f137, %r106;
	setp.lt.u32	%p43, %r97, %r106;
	@%p43 bra 	BB1_11;
	bra.uni 	BB1_36;

BB1_9:
	mov.u32 	%r106, %r107;

BB1_36:
	div.u32 	%r93, %r107, %r106;
	cvt.rn.f32.u32	%f139, %r93;

BB1_37:
	mul.lo.s32 	%r94, %r5, %r27;
	cvt.u64.u32	%rd40, %r94;
	cvta.to.global.u64 	%rd41, %rd2;
	add.s64 	%rd42, %rd41, %rd40;
	mul.wide.u32 	%rd43, %r4, 16;
	add.s64 	%rd44, %rd42, %rd43;
	st.global.f32 	[%rd44], %f139;
	st.global.f32 	[%rd44+4], %f137;
	mov.u32 	%r95, 0;
	st.global.u32 	[%rd44+12], %r95;
	mov.u16 	%rs1, 0;
	st.global.u8 	[%rd44+8], %rs1;
	setp.gt.f32	%p44, %f137, 0f00000000;
	@%p44 bra 	BB1_39;

	mov.u64 	%rd45, $str2;
	cvta.global.u64 	%rd46, %rd45;
	mov.u64 	%rd47, $str1;
	cvta.global.u64 	%rd48, %rd47;
	mov.u32 	%r96, 202;
	mov.u64 	%rd49, 0;
	mov.u64 	%rd50, 2;
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd46;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd48;
	.param .b32 param2;
	st.param.b32	[param2+0], %r96;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd49;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd50;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 2

BB1_39:
	ret;
}

	// .globl	fractalRenderMainDouble
.visible .entry fractalRenderMainDouble(
	.param .u64 fractalRenderMainDouble_param_0,
	.param .u32 fractalRenderMainDouble_param_1,
	.param .align 4 .b8 fractalRenderMainDouble_param_2[8],
	.param .align 8 .b8 fractalRenderMainDouble_param_3[32],
	.param .u32 fractalRenderMainDouble_param_4,
	.param .f32 fractalRenderMainDouble_param_5,
	.param .u32 fractalRenderMainDouble_param_6
)
{
	.local .align 8 .b8 	__local_depot2[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<45>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<19>;
	.reg .b32 	%r<134>;
	.reg .f64 	%fd<132>;
	.reg .b64 	%rd<52>;


	mov.u64 	%SPL, __local_depot2;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r29, [fractalRenderMainDouble_param_2+4];
	ld.param.u32 	%r28, [fractalRenderMainDouble_param_2];
	ld.param.f64 	%fd39, [fractalRenderMainDouble_param_3+24];
	ld.param.f64 	%fd38, [fractalRenderMainDouble_param_3+16];
	ld.param.f64 	%fd37, [fractalRenderMainDouble_param_3+8];
	ld.param.f64 	%fd36, [fractalRenderMainDouble_param_3];
	ld.param.u32 	%r30, [fractalRenderMainDouble_param_4];
	ld.param.f32 	%f8, [fractalRenderMainDouble_param_5];
	ld.param.u32 	%r31, [fractalRenderMainDouble_param_6];
	mov.u32 	%r1, %ntid.x;
	setp.eq.s32	%p1, %r1, 32;
	@%p1 bra 	BB2_2;

	mov.u64 	%rd3, $str;
	cvta.global.u64 	%rd4, %rd3;
	mov.u64 	%rd5, $str1;
	cvta.global.u64 	%rd6, %rd5;
	mov.u32 	%r32, 59;
	mov.u64 	%rd7, 0;
	mov.u64 	%rd8, 2;
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6;
	.param .b32 param2;
	st.param.b32	[param2+0], %r32;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd8;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 3

BB2_2:
	mov.u32 	%r33, %tid.x;
	mov.u32 	%r34, %tid.y;
	mad.lo.s32 	%r35, %r1, %r34, %r33;
	shl.b32 	%r36, %r1, 2;
	and.b32  	%r37, %r35, 15;
	rem.u32 	%r38, %r35, %r36;
	sub.s32 	%r39, %r38, %r37;
	shr.u32 	%r40, %r39, 2;
	and.b32  	%r41, %r35, 3;
	add.s32 	%r42, %r40, %r41;
	div.u32 	%r43, %r35, %r36;
	shl.b32 	%r44, %r43, 2;
	bfe.u32 	%r45, %r35, 2, 2;
	add.s32 	%r46, %r44, %r45;
	mov.u32 	%r47, %ctaid.x;
	mad.lo.s32 	%r4, %r47, %r1, %r42;
	mov.u32 	%r48, %ctaid.y;
	mov.u32 	%r49, %ntid.y;
	mad.lo.s32 	%r5, %r48, %r49, %r46;
	setp.lt.u32	%p2, %r4, %r28;
	setp.lt.u32	%p3, %r5, %r29;
	and.pred  	%p4, %p2, %p3;
	@!%p4 bra 	BB2_38;
	bra.uni 	BB2_3;

BB2_3:
	setp.lt.f32	%p5, %f8, 0f3F800000;
	mov.f32 	%f17, 0f00000000;
	mov.f32 	%f18, %f17;
	@%p5 bra 	BB2_36;

	abs.f32 	%f11, %f8;
	mov.b32 	 %r50, %f8;
	and.b32  	%r51, %r50, -2147483648;
	or.b32  	%r52, %r51, 1056964608;
	mov.b32 	 %f12, %r52;
	add.f32 	%f13, %f12, %f8;
	cvt.rzi.f32.f32	%f14, %f13;
	setp.gt.f32	%p6, %f11, 0f4B000000;
	selp.f32	%f16, %f8, %f14, %p6;
	setp.geu.f32	%p7, %f11, 0f3F000000;
	@%p7 bra 	BB2_6;

	cvt.rzi.f32.f32	%f16, %f8;

BB2_6:
	cvt.rzi.u32.f32	%r6, %f16;
	setp.lt.u32	%p8, %r6, 65;
	@%p8 bra 	BB2_8;

	mov.u64 	%rd9, $str6;
	cvta.global.u64 	%rd10, %rd9;
	mov.u64 	%rd11, $str1;
	cvta.global.u64 	%rd12, %rd11;
	mov.u32 	%r53, 113;
	mov.u64 	%rd13, 0;
	mov.u64 	%rd14, 2;
	// Callseq Start 4
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd10;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd12;
	.param .b32 param2;
	st.param.b32	[param2+0], %r53;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd13;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd14;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 4

BB2_8:
	setp.eq.s32	%p9, %r6, 0;
	mov.u32 	%r132, 0;
	mov.u32 	%r131, %r132;
	@%p9 bra 	BB2_35;

	cvt.rn.f64.u32	%fd3, %r4;
	cvt.rn.f64.u32	%fd4, %r5;
	ld.const.f64 	%fd5, [coefficients+8];
	ld.const.f64 	%fd6, [coefficients];
	ld.const.f64 	%fd7, [coefficients+16];
	add.f64 	%fd8, %fd7, %fd7;
	ld.const.f64 	%fd9, [coefficients+24];
	mul.f64 	%fd10, %fd9, 0d4008000000000000;
	ld.const.f64 	%fd11, [roots];
	ld.const.f64 	%fd12, [roots+8];
	ld.const.f64 	%fd13, [roots+16];
	ld.const.f64 	%fd14, [roots+24];
	ld.const.f64 	%fd15, [roots+32];
	ld.const.f64 	%fd16, [roots+40];
	cvt.rn.f64.u32	%fd40, %r28;
	sub.f64 	%fd41, %fd38, %fd36;
	div.rn.f64 	%fd17, %fd41, %fd40;
	cvt.rn.f64.u32	%fd42, %r29;
	sub.f64 	%fd43, %fd39, %fd37;
	div.rn.f64 	%fd18, %fd43, %fd42;
	mov.u32 	%r57, 0;
	and.b32  	%r60, %r31, 1;
	mov.u32 	%r122, %r57;
	mov.u32 	%r132, %r57;
	mov.u32 	%r131, %r6;

BB2_10:
	mov.u32 	%r9, %r131;
	mov.u32 	%r7, %r122;
	ld.param.f64 	%fd124, [fractalRenderMainDouble_param_3+24];
	ld.param.f64 	%fd123, [fractalRenderMainDouble_param_3];
	cvt.rn.f64.u32	%fd44, %r9;
	cvt.rn.f64.u32	%fd45, %r7;
	div.rn.f64 	%fd46, %fd45, %fd44;
	add.f64 	%fd47, %fd3, %fd46;
	add.f64 	%fd48, %fd4, %fd46;
	neg.f64 	%fd49, %fd48;
	fma.rn.f64 	%fd126, %fd17, %fd47, %fd123;
	fma.rn.f64 	%fd125, %fd18, %fd49, %fd124;
	setp.eq.s32	%p10, %r30, 0;
	mov.u32 	%r125, %r57;
	mov.u32 	%r126, %r57;
	@%p10 bra 	BB2_18;

BB2_11:
	mul.f64 	%fd50, %fd125, %fd125;
	mul.f64 	%fd51, %fd126, %fd126;
	sub.f64 	%fd52, %fd51, %fd50;
	mul.f64 	%fd53, %fd126, %fd125;
	fma.rn.f64 	%fd54, %fd126, %fd125, %fd53;
	mul.f64 	%fd55, %fd126, %fd52;
	mul.f64 	%fd56, %fd125, %fd54;
	sub.f64 	%fd57, %fd55, %fd56;
	mul.f64 	%fd58, %fd126, %fd54;
	fma.rn.f64 	%fd59, %fd125, %fd52, %fd58;
	fma.rn.f64 	%fd60, %fd126, %fd5, %fd6;
	mul.f64 	%fd61, %fd54, %fd7;
	fma.rn.f64 	%fd62, %fd52, %fd7, %fd60;
	fma.rn.f64 	%fd63, %fd125, %fd5, %fd61;
	fma.rn.f64 	%fd64, %fd57, %fd9, %fd62;
	fma.rn.f64 	%fd65, %fd59, %fd9, %fd63;
	fma.rn.f64 	%fd66, %fd126, %fd8, %fd5;
	mul.f64 	%fd67, %fd54, %fd10;
	fma.rn.f64 	%fd68, %fd52, %fd10, %fd66;
	fma.rn.f64 	%fd69, %fd125, %fd8, %fd67;
	abs.f64 	%fd70, %fd68;
	abs.f64 	%fd71, %fd69;
	add.f64 	%fd72, %fd70, %fd71;
	rcp.rn.f64 	%fd73, %fd72;
	mul.f64 	%fd74, %fd64, %fd73;
	mul.f64 	%fd75, %fd65, %fd73;
	mul.f64 	%fd76, %fd68, %fd73;
	mul.f64 	%fd77, %fd69, %fd73;
	mul.f64 	%fd78, %fd77, %fd77;
	fma.rn.f64 	%fd79, %fd76, %fd76, %fd78;
	rcp.rn.f64 	%fd80, %fd79;
	mul.f64 	%fd81, %fd75, %fd77;
	fma.rn.f64 	%fd82, %fd74, %fd76, %fd81;
	mul.f64 	%fd83, %fd80, %fd82;
	mul.f64 	%fd84, %fd75, %fd76;
	mul.f64 	%fd85, %fd74, %fd77;
	sub.f64 	%fd86, %fd84, %fd85;
	mul.f64 	%fd87, %fd80, %fd86;
	sub.f64 	%fd126, %fd126, %fd83;
	sub.f64 	%fd125, %fd125, %fd87;
	sub.f64 	%fd88, %fd126, %fd11;
	abs.f64 	%fd89, %fd88;
	setp.geu.f64	%p11, %fd89, 0d3F1A36E2EB1C432D;
	@%p11 bra 	BB2_13;

	add.s32 	%r126, %r125, 1;
	sub.f64 	%fd90, %fd125, %fd12;
	abs.f64 	%fd91, %fd90;
	setp.lt.f64	%p12, %fd91, 0d3F1A36E2EB1C432D;
	@%p12 bra 	BB2_18;

BB2_13:
	sub.f64 	%fd92, %fd126, %fd13;
	abs.f64 	%fd93, %fd92;
	setp.geu.f64	%p13, %fd93, 0d3F1A36E2EB1C432D;
	@%p13 bra 	BB2_15;

	add.s32 	%r126, %r125, 1;
	sub.f64 	%fd94, %fd125, %fd14;
	abs.f64 	%fd95, %fd94;
	setp.lt.f64	%p14, %fd95, 0d3F1A36E2EB1C432D;
	@%p14 bra 	BB2_18;

BB2_15:
	sub.f64 	%fd96, %fd126, %fd15;
	abs.f64 	%fd97, %fd96;
	add.s32 	%r125, %r125, 1;
	setp.lt.f64	%p15, %fd97, 0d3F1A36E2EB1C432D;
	@%p15 bra 	BB2_17;
	bra.uni 	BB2_16;

BB2_17:
	setp.lt.u32	%p17, %r125, %r30;
	sub.f64 	%fd98, %fd125, %fd16;
	abs.f64 	%fd99, %fd98;
	setp.geu.f64	%p18, %fd99, 0d3F1A36E2EB1C432D;
	and.pred  	%p19, %p18, %p17;
	mov.u32 	%r126, %r125;
	@%p19 bra 	BB2_11;
	bra.uni 	BB2_18;

BB2_16:
	setp.lt.u32	%p16, %r125, %r30;
	mov.u32 	%r126, %r125;
	@%p16 bra 	BB2_11;

BB2_18:
	cvt.rn.f32.u32	%f15, %r126;
	cvt.rzi.u32.f32	%r13, %f15;
	add.s32 	%r132, %r13, %r132;
	setp.gt.u32	%p20, %r7, 9;
	@%p20 bra 	BB2_20;

	add.u64 	%rd15, %SP, 0;
	cvta.to.local.u64 	%rd16, %rd15;
	mul.wide.u32 	%rd17, %r7, 4;
	add.s64 	%rd18, %rd16, %rd17;
	st.local.u32 	[%rd18], %r13;

BB2_20:
	setp.lt.u32	%p21, %r7, 10;
	setp.eq.b32	%p22, %r60, 1;
	setp.ne.s32	%p23, %r7, 0;
	and.pred  	%p24, %p21, %p23;
	and.pred  	%p25, %p24, %p22;
	shr.u32 	%r61, %r9, 1;
	setp.eq.s32	%p26, %r7, %r61;
	or.pred  	%p27, %p25, %p26;
	add.s32 	%r122, %r7, 1;
	mov.u32 	%r131, %r9;
	@!%p27 bra 	BB2_34;
	bra.uni 	BB2_21;

BB2_21:
	div.u32 	%r62, %r132, %r122;
	cvt.rn.f64.u32	%fd25, %r62;
	setp.eq.s32	%p28, %r7, 0;
	mov.f64 	%fd131, 0d0000000000000000;
	@%p28 bra 	BB2_30;

	and.b32  	%r64, %r7, 3;
	setp.eq.s32	%p29, %r64, 0;
	mov.f64 	%fd131, 0d0000000000000000;
	mov.u32 	%r130, 0;
	@%p29 bra 	BB2_28;

	setp.eq.s32	%p30, %r64, 1;
	mov.f64 	%fd128, 0d0000000000000000;
	mov.u32 	%r128, 0;
	@%p30 bra 	BB2_27;

	setp.eq.s32	%p31, %r64, 2;
	mov.f64 	%fd127, 0d0000000000000000;
	mov.u32 	%r127, 0;
	@%p31 bra 	BB2_26;

	add.u64 	%rd19, %SP, 0;
	cvta.to.local.u64 	%rd20, %rd19;
	ld.local.u32 	%r70, [%rd20];
	cvt.rn.f64.u32	%fd104, %r70;
	sub.f64 	%fd105, %fd104, %fd25;
	fma.rn.f64 	%fd127, %fd105, %fd105, 0d0000000000000000;
	mov.u32 	%r127, 1;

BB2_26:
	add.u64 	%rd21, %SP, 0;
	cvta.to.local.u64 	%rd22, %rd21;
	mul.wide.u32 	%rd23, %r127, 4;
	add.s64 	%rd24, %rd22, %rd23;
	ld.local.u32 	%r71, [%rd24];
	cvt.rn.f64.u32	%fd106, %r71;
	sub.f64 	%fd107, %fd106, %fd25;
	fma.rn.f64 	%fd128, %fd107, %fd107, %fd127;
	add.s32 	%r128, %r127, 1;

BB2_27:
	add.u64 	%rd25, %SP, 0;
	cvta.to.local.u64 	%rd26, %rd25;
	mul.wide.u32 	%rd27, %r128, 4;
	add.s64 	%rd28, %rd26, %rd27;
	ld.local.u32 	%r72, [%rd28];
	cvt.rn.f64.u32	%fd108, %r72;
	sub.f64 	%fd109, %fd108, %fd25;
	fma.rn.f64 	%fd131, %fd109, %fd109, %fd128;
	add.s32 	%r130, %r128, 1;

BB2_28:
	add.u64 	%rd29, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd29;
	setp.lt.u32	%p32, %r7, 4;
	@%p32 bra 	BB2_30;

BB2_29:
	mul.wide.u32 	%rd30, %r130, 4;
	add.s64 	%rd31, %rd1, %rd30;
	ld.local.u32 	%r73, [%rd31];
	cvt.rn.f64.u32	%fd110, %r73;
	sub.f64 	%fd111, %fd110, %fd25;
	fma.rn.f64 	%fd112, %fd111, %fd111, %fd131;
	add.s32 	%r74, %r130, 1;
	mul.wide.u32 	%rd32, %r74, 4;
	add.s64 	%rd33, %rd1, %rd32;
	ld.local.u32 	%r75, [%rd33];
	cvt.rn.f64.u32	%fd113, %r75;
	sub.f64 	%fd114, %fd113, %fd25;
	fma.rn.f64 	%fd115, %fd114, %fd114, %fd112;
	add.s32 	%r76, %r130, 2;
	mul.wide.u32 	%rd34, %r76, 4;
	add.s64 	%rd35, %rd1, %rd34;
	ld.local.u32 	%r77, [%rd35];
	cvt.rn.f64.u32	%fd116, %r77;
	sub.f64 	%fd117, %fd116, %fd25;
	fma.rn.f64 	%fd118, %fd117, %fd117, %fd115;
	add.s32 	%r78, %r130, 3;
	mul.wide.u32 	%rd36, %r78, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.local.u32 	%r79, [%rd37];
	cvt.rn.f64.u32	%fd119, %r79;
	sub.f64 	%fd120, %fd119, %fd25;
	fma.rn.f64 	%fd131, %fd120, %fd120, %fd118;
	add.s32 	%r130, %r130, 4;
	setp.lt.u32	%p33, %r130, %r7;
	@%p33 bra 	BB2_29;

BB2_30:
	add.s32 	%r80, %r7, -1;
	cvt.rn.f64.u32	%fd121, %r80;
	div.rn.f64 	%fd122, %fd131, %fd121;
	div.rn.f64 	%fd35, %fd122, %fd25;
	setp.ne.s32	%p34, %r7, 1;
	@%p34 bra 	BB2_32;

	// inline asm
	activemask.b32 %r81;
	// inline asm
	add.u64 	%rd38, %SP, 0;
	cvta.to.local.u64 	%rd39, %rd38;
	ld.local.v2.u32 	{%r83, %r84}, [%rd39];
	setp.eq.s32	%p35, %r83, %r84;
	vote.sync.all.pred 	%p36, %p35, %r81;
	mov.u32 	%r131, 2;
	@%p36 bra 	BB2_34;

BB2_32:
	// inline asm
	activemask.b32 %r88;
	// inline asm
	setp.lt.f64	%p37, %fd35, 0d3F847AE140000000;
	vote.sync.all.pred 	%p38, %p37, %r88;
	mov.u32 	%r131, %r122;
	@%p38 bra 	BB2_34;

	// inline asm
	activemask.b32 %r90;
	// inline asm
	setp.le.f64	%p39, %fd35, 0d3FF0000000000000;
	vote.sync.all.pred 	%p40, %p39, %r90;
	setp.ge.u32	%p41, %r7, %r61;
	and.pred  	%p42, %p40, %p41;
	selp.b32	%r131, %r122, %r9, %p42;

BB2_34:
	setp.lt.u32	%p43, %r122, %r131;
	@%p43 bra 	BB2_10;

BB2_35:
	cvt.rn.f32.u32	%f17, %r131;
	div.u32 	%r93, %r132, %r131;
	cvt.rn.f32.u32	%f18, %r93;

BB2_36:
	ld.param.u64 	%rd51, [fractalRenderMainDouble_param_0];
	mov.u32 	%r117, %tid.y;
	mov.u32 	%r116, %ntid.x;
	mov.u32 	%r115, %tid.x;
	mad.lo.s32 	%r114, %r116, %r117, %r115;
	shl.b32 	%r113, %r116, 2;
	ld.param.u32 	%r112, [fractalRenderMainDouble_param_1];
	div.u32 	%r111, %r114, %r113;
	bfe.u32 	%r110, %r114, 2, 2;
	shl.b32 	%r109, %r111, 2;
	add.s32 	%r108, %r109, %r110;
	mov.u32 	%r107, %ntid.y;
	mov.u32 	%r106, %ctaid.y;
	mad.lo.s32 	%r105, %r106, %r107, %r108;
	and.b32  	%r104, %r114, 15;
	rem.u32 	%r103, %r114, %r113;
	sub.s32 	%r102, %r103, %r104;
	and.b32  	%r101, %r114, 3;
	shr.u32 	%r100, %r102, 2;
	add.s32 	%r99, %r100, %r101;
	mov.u32 	%r98, %ctaid.x;
	mad.lo.s32 	%r97, %r98, %r116, %r99;
	mul.lo.s32 	%r94, %r105, %r112;
	cvt.u64.u32	%rd40, %r94;
	cvta.to.global.u64 	%rd41, %rd51;
	add.s64 	%rd42, %rd41, %rd40;
	mul.wide.u32 	%rd43, %r97, 16;
	add.s64 	%rd44, %rd42, %rd43;
	st.global.f32 	[%rd44], %f18;
	st.global.f32 	[%rd44+4], %f17;
	mov.u32 	%r95, 0;
	st.global.u32 	[%rd44+12], %r95;
	mov.u16 	%rs1, 0;
	st.global.u8 	[%rd44+8], %rs1;
	setp.gt.f32	%p44, %f17, 0f00000000;
	@%p44 bra 	BB2_38;

	mov.u64 	%rd45, $str2;
	cvta.global.u64 	%rd46, %rd45;
	mov.u64 	%rd47, $str1;
	cvta.global.u64 	%rd48, %rd47;
	mov.u32 	%r96, 202;
	mov.u64 	%rd49, 0;
	mov.u64 	%rd50, 2;
	// Callseq Start 5
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd46;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd48;
	.param .b32 param2;
	st.param.b32	[param2+0], %r96;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd49;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd50;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 5

BB2_38:
	ret;
}

	// .globl	fractalRenderAdvancedFloat
.visible .entry fractalRenderAdvancedFloat(
	.param .u64 fractalRenderAdvancedFloat_param_0,
	.param .u32 fractalRenderAdvancedFloat_param_1,
	.param .align 4 .b8 fractalRenderAdvancedFloat_param_2[8],
	.param .align 4 .b8 fractalRenderAdvancedFloat_param_3[16],
	.param .u32 fractalRenderAdvancedFloat_param_4,
	.param .f32 fractalRenderAdvancedFloat_param_5,
	.param .u32 fractalRenderAdvancedFloat_param_6,
	.param .align 4 .b8 fractalRenderAdvancedFloat_param_7[16],
	.param .u64 fractalRenderAdvancedFloat_param_8,
	.param .u32 fractalRenderAdvancedFloat_param_9,
	.param .align 4 .b8 fractalRenderAdvancedFloat_param_10[8]
)
{
	.local .align 8 .b8 	__local_depot3[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<113>;
	.reg .b16 	%rs<11>;
	.reg .f32 	%f<397>;
	.reg .b32 	%r<211>;
	.reg .f64 	%fd<57>;
	.reg .b64 	%rd<95>;


	mov.u64 	%SPL, __local_depot3;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd3, [fractalRenderAdvancedFloat_param_0];
	ld.param.u32 	%r55, [fractalRenderAdvancedFloat_param_2+4];
	ld.param.u32 	%r54, [fractalRenderAdvancedFloat_param_2];
	ld.param.f32 	%f104, [fractalRenderAdvancedFloat_param_3+12];
	ld.param.f32 	%f103, [fractalRenderAdvancedFloat_param_3+8];
	ld.param.f32 	%f102, [fractalRenderAdvancedFloat_param_3+4];
	ld.param.f32 	%f101, [fractalRenderAdvancedFloat_param_3];
	ld.param.u32 	%r56, [fractalRenderAdvancedFloat_param_4];
	ld.param.f32 	%f7, [fractalRenderAdvancedFloat_param_5];
	ld.param.u32 	%r57, [fractalRenderAdvancedFloat_param_6];
	ld.param.f32 	%f109, [fractalRenderAdvancedFloat_param_7+12];
	ld.param.f32 	%f108, [fractalRenderAdvancedFloat_param_7+8];
	ld.param.f32 	%f107, [fractalRenderAdvancedFloat_param_7+4];
	ld.param.f32 	%f106, [fractalRenderAdvancedFloat_param_7];
	ld.param.u64 	%rd4, [fractalRenderAdvancedFloat_param_8];
	ld.param.u32 	%r58, [fractalRenderAdvancedFloat_param_9];
	ld.param.u32 	%r60, [fractalRenderAdvancedFloat_param_10+4];
	ld.param.u32 	%r59, [fractalRenderAdvancedFloat_param_10];
	mov.u32 	%r1, %ntid.x;
	setp.eq.s32	%p2, %r1, 32;
	@%p2 bra 	BB3_2;

	mov.u64 	%rd5, $str;
	cvta.global.u64 	%rd6, %rd5;
	mov.u64 	%rd7, $str1;
	cvta.global.u64 	%rd8, %rd7;
	mov.u32 	%r61, 59;
	mov.u64 	%rd9, 0;
	mov.u64 	%rd10, 2;
	// Callseq Start 6
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8;
	.param .b32 param2;
	st.param.b32	[param2+0], %r61;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd10;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 6

BB3_2:
	mov.u32 	%r62, %tid.x;
	mov.u32 	%r63, %tid.y;
	mad.lo.s32 	%r64, %r1, %r63, %r62;
	shl.b32 	%r65, %r1, 2;
	and.b32  	%r66, %r64, 15;
	rem.u32 	%r67, %r64, %r65;
	sub.s32 	%r68, %r67, %r66;
	shr.u32 	%r69, %r68, 2;
	and.b32  	%r70, %r64, 3;
	add.s32 	%r71, %r69, %r70;
	div.u32 	%r72, %r64, %r65;
	shl.b32 	%r73, %r72, 2;
	bfe.u32 	%r74, %r64, 2, 2;
	add.s32 	%r75, %r73, %r74;
	mov.u32 	%r76, %ctaid.x;
	mad.lo.s32 	%r4, %r76, %r1, %r71;
	mov.u32 	%r77, %ctaid.y;
	mov.u32 	%r78, %ntid.y;
	mad.lo.s32 	%r5, %r77, %r78, %r75;
	setp.lt.u32	%p3, %r4, %r54;
	setp.gt.u32	%p4, %r55, %r5;
	and.pred  	%p5, %p3, %p4;
	@!%p5 bra 	BB3_88;
	bra.uni 	BB3_3;

BB3_3:
	and.b32  	%r79, %r57, 20;
	setp.eq.s32	%p6, %r79, 20;
	setp.ge.f32	%p7, %f7, 0f3F800000;
	and.pred  	%p8, %p6, %p7;
	mov.u16 	%rs9, 0;
	@!%p8 bra 	BB3_9;
	bra.uni 	BB3_4;

BB3_4:
	and.b32  	%r80, %r4, -8;
	cvt.rn.f32.u32	%f110, %r80;
	and.b32  	%r81, %r5, -4;
	cvt.rn.f32.u32	%f111, %r81;
	cvt.rn.f32.u32	%f112, %r59;
	sub.f32 	%f113, %f112, %f110;
	cvt.rn.f32.u32	%f114, %r60;
	sub.f32 	%f115, %f114, %f111;
	mul.f32 	%f116, %f115, %f115;
	fma.rn.f32 	%f117, %f113, %f113, %f116;
	sqrt.rn.f32 	%f118, %f117;
	mul.f32 	%f119, %f118, 0f3CD94079;
	ld.global.f32 	%f120, [screenDistance];
	div.rn.f32 	%f1, %f119, %f120;
	abs.f32 	%f2, %f1;
	setp.leu.f32	%p9, %f2, 0f3F800000;
	mov.f32 	%f367, %f2;
	@%p9 bra 	BB3_6;

	rcp.rn.f32 	%f367, %f2;

BB3_6:
	mul.rn.f32 	%f121, %f367, %f367;
	mov.f32 	%f122, 0fC0B59883;
	mov.f32 	%f123, 0fBF52C7EA;
	fma.rn.f32 	%f124, %f121, %f123, %f122;
	mov.f32 	%f125, 0fC0D21907;
	fma.rn.f32 	%f126, %f124, %f121, %f125;
	mul.f32 	%f127, %f121, %f126;
	mul.f32 	%f128, %f367, %f127;
	add.f32 	%f129, %f121, 0f41355DC0;
	mov.f32 	%f130, 0f41E6BD60;
	fma.rn.f32 	%f131, %f129, %f121, %f130;
	mov.f32 	%f132, 0f419D92C8;
	fma.rn.f32 	%f133, %f131, %f121, %f132;
	rcp.rn.f32 	%f134, %f133;
	fma.rn.f32 	%f135, %f128, %f134, %f367;
	mov.f32 	%f136, 0f3FC90FDB;
	sub.f32 	%f137, %f136, %f135;
	setp.gt.f32	%p10, %f2, 0f3F800000;
	selp.f32	%f138, %f137, %f135, %p10;
	mov.b32 	 %r82, %f138;
	mov.b32 	 %r83, %f1;
	and.b32  	%r84, %r83, -2147483648;
	or.b32  	%r85, %r82, %r84;
	mov.b32 	 %f139, %r85;
	setp.gtu.f32	%p11, %f2, 0f7F800000;
	selp.f32	%f140, %f138, %f139, %p11;
	mul.f32 	%f141, %f140, 0f43340000;
	div.rn.f32 	%f5, %f141, 0f40490FDB;
	setp.ge.f32	%p12, %f5, 0f00000000;
	@%p12 bra 	BB3_8;

	mov.u64 	%rd11, $str5;
	cvta.global.u64 	%rd12, %rd11;
	mov.u64 	%rd13, $str1;
	cvta.global.u64 	%rd14, %rd13;
	mov.u32 	%r86, 245;
	mov.u64 	%rd15, 0;
	mov.u64 	%rd16, 2;
	// Callseq Start 7
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd12;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd14;
	.param .b32 param2;
	st.param.b32	[param2+0], %r86;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd15;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd16;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 7

BB3_8:
	fma.rn.f32 	%f142, %f5, 0fBC964FDA, 0f3F8CEADD;
	setp.gtu.f32	%p13, %f5, 0f40B00000;
	setp.le.f32	%p14, %f5, 0f40B00000;
	selp.u16	%rs9, 1, 0, %p14;
	selp.f32	%f143, %f142, 0f3F800000, %p13;
	mul.f32 	%f7, %f143, %f7;

BB3_9:
	and.b32  	%r87, %r57, 8;
	setp.eq.s32	%p16, %r87, 0;
	mov.pred 	%p112, -1;
	mov.f32 	%f395, 0f00000000;
	@%p16 bra 	BB3_10;

	sub.s32 	%r88, %r55, %r5;
	cvt.rn.f32.u32	%f146, %r88;
	cvt.rn.f32.u32	%f147, %r54;
	cvt.rn.f32.u32	%f148, %r4;
	div.rn.f32 	%f149, %f148, %f147;
	cvt.rn.f32.u32	%f150, %r55;
	div.rn.f32 	%f151, %f146, %f150;
	sub.f32 	%f152, %f103, %f101;
	sub.f32 	%f153, %f104, %f102;
	fma.rn.f32 	%f154, %f152, %f149, %f101;
	fma.rn.f32 	%f155, %f153, %f151, %f102;
	sub.f32 	%f156, %f154, %f106;
	sub.f32 	%f157, %f155, %f107;
	sub.f32 	%f158, %f108, %f106;
	div.rn.f32 	%f159, %f156, %f158;
	sub.f32 	%f160, %f109, %f107;
	div.rn.f32 	%f161, %f157, %f160;
	mul.f32 	%f12, %f147, %f159;
	mul.f32 	%f162, %f150, %f161;
	sub.f32 	%f13, %f150, %f162;
	abs.f32 	%f163, %f12;
	mov.b32 	 %r89, %f12;
	and.b32  	%r90, %r89, -2147483648;
	or.b32  	%r91, %r90, 1056964608;
	mov.b32 	 %f164, %r91;
	add.f32 	%f165, %f12, %f164;
	cvt.rzi.f32.f32	%f166, %f165;
	setp.gt.f32	%p17, %f163, 0f4B000000;
	selp.f32	%f369, %f12, %f166, %p17;
	setp.geu.f32	%p18, %f163, 0f3F000000;
	@%p18 bra 	BB3_13;

	cvt.rzi.f32.f32	%f369, %f12;

BB3_13:
	cvt.rzi.s32.f32	%r6, %f369;
	mov.b32 	 %r92, %f13;
	and.b32  	%r93, %r92, -2147483648;
	or.b32  	%r94, %r93, 1056964608;
	mov.b32 	 %f167, %r94;
	add.f32 	%f168, %f13, %f167;
	cvt.rzi.f32.f32	%f169, %f168;
	abs.f32 	%f170, %f13;
	setp.gt.f32	%p19, %f170, 0f4B000000;
	selp.f32	%f370, %f13, %f169, %p19;
	setp.geu.f32	%p20, %f170, 0f3F000000;
	@%p20 bra 	BB3_15;

	cvt.rzi.f32.f32	%f370, %f13;

BB3_15:
	add.s32 	%r95, %r54, -2;
	setp.lt.u32	%p22, %r6, %r95;
	setp.gt.s32	%p23, %r6, 1;
	and.pred  	%p24, %p23, %p22;
	cvt.rzi.s32.f32	%r96, %f370;
	setp.gt.s32	%p25, %r96, 1;
	and.pred  	%p26, %p24, %p25;
	add.s32 	%r97, %r55, -2;
	setp.lt.u32	%p27, %r96, %r97;
	and.pred  	%p28, %p27, %p26;
	mov.f32 	%f394, %f395;
	@!%p28 bra 	BB3_17;
	bra.uni 	BB3_16;

BB3_16:
	cvt.rmi.f32.f32	%f173, %f12;
	cvt.rzi.u32.f32	%r98, %f173;
	cvt.rmi.f32.f32	%f174, %f13;
	cvt.rzi.u32.f32	%r99, %f174;
	cvt.rn.f32.u32	%f175, %r98;
	sub.f32 	%f176, %f12, %f175;
	cvt.rn.f32.u32	%f177, %r99;
	sub.f32 	%f178, %f13, %f177;
	mul.lo.s32 	%r100, %r99, %r58;
	cvt.u64.u32	%rd17, %r100;
	cvta.to.global.u64 	%rd18, %rd4;
	add.s64 	%rd19, %rd18, %rd17;
	mul.wide.u32 	%rd20, %r98, 16;
	add.s64 	%rd21, %rd19, %rd20;
	add.s32 	%r101, %r98, 1;
	mul.wide.u32 	%rd22, %r101, 16;
	add.s64 	%rd23, %rd19, %rd22;
	add.s32 	%r102, %r99, 1;
	mul.lo.s32 	%r103, %r102, %r58;
	cvt.u64.u32	%rd24, %r103;
	add.s64 	%rd25, %rd18, %rd24;
	add.s64 	%rd26, %rd25, %rd20;
	add.s64 	%rd27, %rd25, %rd22;
	mov.f32 	%f179, 0f3F800000;
	sub.f32 	%f180, %f179, %f176;
	ld.global.f32 	%f181, [%rd21];
	ld.global.f32 	%f182, [%rd23];
	mul.f32 	%f183, %f176, %f182;
	fma.rn.f32 	%f184, %f181, %f180, %f183;
	sub.f32 	%f185, %f179, %f178;
	ld.global.f32 	%f186, [%rd26];
	ld.global.f32 	%f187, [%rd27];
	mul.f32 	%f188, %f176, %f187;
	fma.rn.f32 	%f189, %f180, %f186, %f188;
	mul.f32 	%f190, %f178, %f189;
	fma.rn.f32 	%f395, %f185, %f184, %f190;
	ld.global.f32 	%f191, [%rd21+4];
	ld.global.f32 	%f192, [%rd23+4];
	mul.f32 	%f193, %f176, %f192;
	fma.rn.f32 	%f194, %f180, %f191, %f193;
	ld.global.f32 	%f195, [%rd26+4];
	ld.global.f32 	%f196, [%rd27+4];
	mul.f32 	%f197, %f176, %f196;
	fma.rn.f32 	%f198, %f180, %f195, %f197;
	mul.f32 	%f199, %f178, %f198;
	fma.rn.f32 	%f394, %f185, %f194, %f199;
	mov.pred 	%p112, 0;
	bra.uni 	BB3_17;

BB3_10:
	mov.f32 	%f394, %f395;

BB3_17:
	@%p112 bra 	BB3_54;
	bra.uni 	BB3_18;

BB3_54:
	setp.lt.f32	%p73, %f7, 0f3F800000;
	selp.f32	%f63, 0f3F800000, %f7, %p73;
	abs.f32 	%f286, %f63;
	mov.b32 	 %r145, %f63;
	and.b32  	%r146, %r145, -2147483648;
	or.b32  	%r147, %r146, 1056964608;
	mov.b32 	 %f287, %r147;
	add.f32 	%f288, %f63, %f287;
	cvt.rzi.f32.f32	%f289, %f288;
	setp.gt.f32	%p74, %f286, 0f4B000000;
	selp.f32	%f385, %f63, %f289, %p74;
	setp.geu.f32	%p75, %f286, 0f3F000000;
	@%p75 bra 	BB3_56;

	cvt.rzi.f32.f32	%f385, %f63;

BB3_56:
	cvt.rn.f32.u32	%f290, %r54;
	sub.f32 	%f291, %f103, %f101;
	div.rn.f32 	%f67, %f291, %f290;
	cvt.rn.f32.u32	%f292, %r55;
	sub.f32 	%f293, %f104, %f102;
	div.rn.f32 	%f68, %f293, %f292;
	cvt.rzi.u32.f32	%r208, %f385;
	setp.lt.u32	%p76, %r208, 65;
	@%p76 bra 	BB3_58;

	mov.u64 	%rd59, $str6;
	cvta.global.u64 	%rd60, %rd59;
	mov.u64 	%rd61, $str1;
	cvta.global.u64 	%rd62, %rd61;
	mov.u32 	%r148, 113;
	mov.u64 	%rd63, 0;
	mov.u64 	%rd64, 2;
	// Callseq Start 9
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd60;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd62;
	.param .b32 param2;
	st.param.b32	[param2+0], %r148;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd63;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd64;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 9

BB3_58:
	setp.eq.s32	%p77, %r208, 0;
	cvt.rn.f32.u32	%f394, %r208;
	mov.u32 	%r209, 0;
	@%p77 bra 	BB3_59;

	cvt.rn.f32.u32	%f70, %r4;
	cvt.rn.f32.u32	%f71, %r5;
	ld.const.f64 	%fd7, [coefficients+8];
	ld.const.f64 	%fd8, [coefficients];
	ld.const.f64 	%fd9, [coefficients+16];
	add.f64 	%fd10, %fd9, %fd9;
	ld.const.f64 	%fd11, [coefficients+24];
	mul.f64 	%fd12, %fd11, 0d4008000000000000;
	ld.const.f64 	%fd35, [roots];
	cvt.rn.f32.f64	%f72, %fd35;
	ld.const.f64 	%fd36, [roots+8];
	cvt.rn.f32.f64	%f73, %fd36;
	ld.const.f64 	%fd37, [roots+16];
	cvt.rn.f32.f64	%f74, %fd37;
	ld.const.f64 	%fd38, [roots+24];
	cvt.rn.f32.f64	%f75, %fd38;
	ld.const.f64 	%fd39, [roots+32];
	cvt.rn.f32.f64	%f76, %fd39;
	ld.const.f64 	%fd40, [roots+40];
	cvt.rn.f32.f64	%f77, %fd40;
	mov.u32 	%r152, 0;
	mov.u32 	%r199, %r152;
	mov.u32 	%r209, %r152;

BB3_61:
	mov.u32 	%r33, %r208;
	mov.u32 	%r31, %r199;
	cvt.rn.f32.u32	%f294, %r31;
	div.rn.f32 	%f295, %f294, %f394;
	add.f32 	%f296, %f70, %f295;
	add.f32 	%f297, %f71, %f295;
	neg.f32 	%f298, %f297;
	fma.rn.f32 	%f388, %f67, %f296, %f101;
	fma.rn.f32 	%f387, %f68, %f298, %f104;
	setp.eq.s32	%p78, %r56, 0;
	mov.u32 	%r203, %r152;
	@%p78 bra 	BB3_69;

BB3_62:
	mul.f32 	%f299, %f387, %f387;
	mul.f32 	%f300, %f388, %f388;
	sub.f32 	%f301, %f300, %f299;
	mul.f32 	%f302, %f388, %f387;
	fma.rn.f32 	%f303, %f388, %f387, %f302;
	mul.f32 	%f304, %f388, %f301;
	mul.f32 	%f305, %f387, %f303;
	sub.f32 	%f306, %f304, %f305;
	mul.f32 	%f307, %f388, %f303;
	fma.rn.f32 	%f308, %f387, %f301, %f307;
	cvt.f64.f32	%fd41, %f388;
	cvt.f64.f32	%fd42, %f387;
	fma.rn.f64 	%fd43, %fd41, %fd7, %fd8;
	cvt.f64.f32	%fd44, %f301;
	cvt.f64.f32	%fd45, %f303;
	mul.f64 	%fd46, %fd45, %fd9;
	fma.rn.f64 	%fd47, %fd44, %fd9, %fd43;
	fma.rn.f64 	%fd48, %fd42, %fd7, %fd46;
	cvt.f64.f32	%fd49, %f306;
	cvt.f64.f32	%fd50, %f308;
	fma.rn.f64 	%fd51, %fd49, %fd11, %fd47;
	fma.rn.f64 	%fd52, %fd50, %fd11, %fd48;
	cvt.rn.f32.f64	%f309, %fd51;
	cvt.rn.f32.f64	%f310, %fd52;
	fma.rn.f64 	%fd53, %fd41, %fd10, %fd7;
	mul.f64 	%fd54, %fd45, %fd12;
	fma.rn.f64 	%fd55, %fd44, %fd12, %fd53;
	fma.rn.f64 	%fd56, %fd42, %fd10, %fd54;
	cvt.rn.f32.f64	%f311, %fd55;
	cvt.rn.f32.f64	%f312, %fd56;
	abs.f32 	%f313, %f311;
	abs.f32 	%f314, %f312;
	add.f32 	%f315, %f313, %f314;
	rcp.rn.f32 	%f316, %f315;
	mul.f32 	%f317, %f309, %f316;
	mul.f32 	%f318, %f310, %f316;
	mul.f32 	%f319, %f316, %f311;
	mul.f32 	%f320, %f316, %f312;
	mul.f32 	%f321, %f320, %f320;
	fma.rn.f32 	%f322, %f319, %f319, %f321;
	rcp.rn.f32 	%f323, %f322;
	mul.f32 	%f324, %f318, %f320;
	fma.rn.f32 	%f325, %f317, %f319, %f324;
	mul.f32 	%f326, %f323, %f325;
	mul.f32 	%f327, %f318, %f319;
	mul.f32 	%f328, %f317, %f320;
	sub.f32 	%f329, %f327, %f328;
	mul.f32 	%f330, %f323, %f329;
	sub.f32 	%f388, %f388, %f326;
	sub.f32 	%f387, %f387, %f330;
	add.s32 	%r203, %r203, 1;
	sub.f32 	%f331, %f388, %f72;
	abs.f32 	%f332, %f331;
	setp.geu.f32	%p79, %f332, 0f38D1B717;
	@%p79 bra 	BB3_64;

	sub.f32 	%f333, %f387, %f73;
	abs.f32 	%f334, %f333;
	setp.lt.f32	%p80, %f334, 0f38D1B717;
	@%p80 bra 	BB3_69;

BB3_64:
	sub.f32 	%f335, %f388, %f74;
	abs.f32 	%f336, %f335;
	setp.geu.f32	%p81, %f336, 0f38D1B717;
	@%p81 bra 	BB3_66;

	sub.f32 	%f337, %f387, %f75;
	abs.f32 	%f338, %f337;
	setp.lt.f32	%p82, %f338, 0f38D1B717;
	@%p82 bra 	BB3_69;

BB3_66:
	sub.f32 	%f339, %f388, %f76;
	abs.f32 	%f340, %f339;
	setp.lt.f32	%p83, %f340, 0f38D1B717;
	@%p83 bra 	BB3_68;
	bra.uni 	BB3_67;

BB3_68:
	setp.lt.u32	%p85, %r203, %r56;
	sub.f32 	%f341, %f387, %f77;
	abs.f32 	%f342, %f341;
	setp.geu.f32	%p86, %f342, 0f38D1B717;
	and.pred  	%p87, %p86, %p85;
	@%p87 bra 	BB3_62;
	bra.uni 	BB3_69;

BB3_67:
	setp.lt.u32	%p84, %r203, %r56;
	@%p84 bra 	BB3_62;

BB3_69:
	cvt.rn.f32.u32	%f343, %r203;
	cvt.rzi.u32.f32	%r37, %f343;
	add.s32 	%r209, %r37, %r209;
	setp.gt.u32	%p88, %r31, 9;
	@%p88 bra 	BB3_71;

	add.u64 	%rd65, %SP, 0;
	cvta.to.local.u64 	%rd66, %rd65;
	mul.wide.u32 	%rd67, %r31, 4;
	add.s64 	%rd68, %rd66, %rd67;
	st.local.u32 	[%rd68], %r37;

BB3_71:
	setp.lt.u32	%p89, %r31, 10;
	and.b32  	%r155, %r57, 1;
	setp.eq.b32	%p90, %r155, 1;
	setp.ne.s32	%p91, %r31, 0;
	and.pred  	%p92, %p89, %p91;
	and.pred  	%p93, %p92, %p90;
	shr.u32 	%r39, %r33, 1;
	setp.eq.s32	%p94, %r31, %r39;
	or.pred  	%p95, %p93, %p94;
	add.s32 	%r199, %r31, 1;
	mov.u32 	%r208, %r33;
	@!%p95 bra 	BB3_85;
	bra.uni 	BB3_72;

BB3_72:
	div.u32 	%r156, %r209, %r199;
	cvt.rn.f32.u32	%f85, %r156;
	setp.eq.s32	%p96, %r31, 0;
	mov.f32 	%f393, 0f00000000;
	@%p96 bra 	BB3_81;

	and.b32  	%r41, %r31, 3;
	setp.eq.s32	%p97, %r41, 0;
	mov.f32 	%f393, 0f00000000;
	mov.u32 	%r207, 0;
	@%p97 bra 	BB3_79;

	setp.eq.s32	%p98, %r41, 1;
	mov.f32 	%f390, 0f00000000;
	mov.u32 	%r205, 0;
	@%p98 bra 	BB3_78;

	setp.eq.s32	%p99, %r41, 2;
	mov.f32 	%f389, 0f00000000;
	mov.u32 	%r204, 0;
	@%p99 bra 	BB3_77;

	add.u64 	%rd69, %SP, 0;
	cvta.to.local.u64 	%rd70, %rd69;
	ld.local.u32 	%r161, [%rd70];
	cvt.rn.f32.u32	%f348, %r161;
	sub.f32 	%f349, %f348, %f85;
	fma.rn.f32 	%f389, %f349, %f349, 0f00000000;
	mov.u32 	%r204, 1;

BB3_77:
	add.u64 	%rd71, %SP, 0;
	cvta.to.local.u64 	%rd72, %rd71;
	mul.wide.u32 	%rd73, %r204, 4;
	add.s64 	%rd74, %rd72, %rd73;
	ld.local.u32 	%r162, [%rd74];
	cvt.rn.f32.u32	%f350, %r162;
	sub.f32 	%f351, %f350, %f85;
	fma.rn.f32 	%f390, %f351, %f351, %f389;
	add.s32 	%r205, %r204, 1;

BB3_78:
	add.u64 	%rd75, %SP, 0;
	cvta.to.local.u64 	%rd76, %rd75;
	mul.wide.u32 	%rd77, %r205, 4;
	add.s64 	%rd78, %rd76, %rd77;
	ld.local.u32 	%r163, [%rd78];
	cvt.rn.f32.u32	%f352, %r163;
	sub.f32 	%f353, %f352, %f85;
	fma.rn.f32 	%f393, %f353, %f353, %f390;
	add.s32 	%r207, %r205, 1;

BB3_79:
	add.u64 	%rd79, %SP, 0;
	cvta.to.local.u64 	%rd2, %rd79;
	setp.lt.u32	%p100, %r31, 4;
	@%p100 bra 	BB3_81;

BB3_80:
	mul.wide.u32 	%rd80, %r207, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.local.u32 	%r164, [%rd81];
	cvt.rn.f32.u32	%f354, %r164;
	sub.f32 	%f355, %f354, %f85;
	fma.rn.f32 	%f356, %f355, %f355, %f393;
	add.s32 	%r165, %r207, 1;
	mul.wide.u32 	%rd82, %r165, 4;
	add.s64 	%rd83, %rd2, %rd82;
	ld.local.u32 	%r166, [%rd83];
	cvt.rn.f32.u32	%f357, %r166;
	sub.f32 	%f358, %f357, %f85;
	fma.rn.f32 	%f359, %f358, %f358, %f356;
	add.s32 	%r167, %r207, 2;
	mul.wide.u32 	%rd84, %r167, 4;
	add.s64 	%rd85, %rd2, %rd84;
	ld.local.u32 	%r168, [%rd85];
	cvt.rn.f32.u32	%f360, %r168;
	sub.f32 	%f361, %f360, %f85;
	fma.rn.f32 	%f362, %f361, %f361, %f359;
	add.s32 	%r169, %r207, 3;
	mul.wide.u32 	%rd86, %r169, 4;
	add.s64 	%rd87, %rd2, %rd86;
	ld.local.u32 	%r170, [%rd87];
	cvt.rn.f32.u32	%f363, %r170;
	sub.f32 	%f364, %f363, %f85;
	fma.rn.f32 	%f393, %f364, %f364, %f362;
	add.s32 	%r207, %r207, 4;
	setp.lt.u32	%p101, %r207, %r31;
	@%p101 bra 	BB3_80;

BB3_81:
	add.s32 	%r171, %r31, -1;
	cvt.rn.f32.u32	%f365, %r171;
	div.rn.f32 	%f366, %f393, %f365;
	div.rn.f32 	%f95, %f366, %f85;
	setp.ne.s32	%p102, %r31, 1;
	@%p102 bra 	BB3_83;

	// inline asm
	activemask.b32 %r172;
	// inline asm
	add.u64 	%rd88, %SP, 0;
	cvta.to.local.u64 	%rd89, %rd88;
	ld.local.v2.u32 	{%r174, %r175}, [%rd89];
	setp.eq.s32	%p103, %r174, %r175;
	vote.sync.all.pred 	%p104, %p103, %r172;
	mov.u32 	%r208, 2;
	@%p104 bra 	BB3_85;

BB3_83:
	// inline asm
	activemask.b32 %r179;
	// inline asm
	setp.lt.f32	%p105, %f95, 0f3C23D70A;
	vote.sync.all.pred 	%p106, %p105, %r179;
	mov.u32 	%r208, %r199;
	@%p106 bra 	BB3_85;

	// inline asm
	activemask.b32 %r181;
	// inline asm
	setp.le.f32	%p107, %f95, 0f3F800000;
	vote.sync.all.pred 	%p108, %p107, %r181;
	setp.ge.u32	%p109, %r31, %r39;
	and.pred  	%p110, %p108, %p109;
	selp.b32	%r208, %r199, %r33, %p110;

BB3_85:
	cvt.rn.f32.u32	%f394, %r208;
	setp.lt.u32	%p111, %r199, %r208;
	@%p111 bra 	BB3_61;
	bra.uni 	BB3_86;

BB3_18:
	shr.u32 	%r104, %r57, 5;
	and.b32  	%r105, %r104, 1;
	setp.eq.b32	%p30, %r105, 1;
	not.pred 	%p31, %p30;
	setp.eq.s16	%p32, %rs9, 0;
	mov.u16 	%rs10, 1;
	or.pred  	%p33, %p32, %p31;
	@%p33 bra 	BB3_87;

	setp.lt.f32	%p34, %f7, 0f3F800000;
	mov.f32 	%f382, 0f00000000;
	mov.f32 	%f384, %f382;
	@%p34 bra 	BB3_53;

	abs.f32 	%f202, %f7;
	mov.b32 	 %r106, %f7;
	and.b32  	%r107, %r106, -2147483648;
	or.b32  	%r108, %r107, 1056964608;
	mov.b32 	 %f203, %r108;
	add.f32 	%f204, %f7, %f203;
	cvt.rzi.f32.f32	%f205, %f204;
	setp.gt.f32	%p35, %f202, 0f4B000000;
	selp.f32	%f373, %f7, %f205, %p35;
	setp.geu.f32	%p36, %f202, 0f3F000000;
	@%p36 bra 	BB3_22;

	cvt.rzi.f32.f32	%f373, %f7;

BB3_22:
	cvt.rn.f32.u32	%f206, %r54;
	sub.f32 	%f207, %f103, %f101;
	div.rn.f32 	%f27, %f207, %f206;
	cvt.rn.f32.u32	%f208, %r55;
	sub.f32 	%f209, %f104, %f102;
	div.rn.f32 	%f28, %f209, %f208;
	cvt.rzi.u32.f32	%r196, %f373;
	setp.lt.u32	%p37, %r196, 65;
	@%p37 bra 	BB3_24;

	mov.u64 	%rd28, $str6;
	cvta.global.u64 	%rd29, %rd28;
	mov.u64 	%rd30, $str1;
	cvta.global.u64 	%rd31, %rd30;
	mov.u32 	%r109, 113;
	mov.u64 	%rd32, 0;
	mov.u64 	%rd33, 2;
	// Callseq Start 8
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd29;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd31;
	.param .b32 param2;
	st.param.b32	[param2+0], %r109;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd32;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd33;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 8

BB3_24:
	setp.eq.s32	%p38, %r196, 0;
	cvt.rn.f32.u32	%f382, %r196;
	mov.u32 	%r197, 0;
	@%p38 bra 	BB3_25;

	cvt.rn.f32.u32	%f30, %r4;
	cvt.rn.f32.u32	%f31, %r5;
	ld.const.f64 	%fd1, [coefficients+8];
	ld.const.f64 	%fd2, [coefficients];
	ld.const.f64 	%fd3, [coefficients+16];
	add.f64 	%fd4, %fd3, %fd3;
	ld.const.f64 	%fd5, [coefficients+24];
	mul.f64 	%fd6, %fd5, 0d4008000000000000;
	ld.const.f64 	%fd13, [roots];
	cvt.rn.f32.f64	%f32, %fd13;
	ld.const.f64 	%fd14, [roots+8];
	cvt.rn.f32.f64	%f33, %fd14;
	ld.const.f64 	%fd15, [roots+16];
	cvt.rn.f32.f64	%f34, %fd15;
	ld.const.f64 	%fd16, [roots+24];
	cvt.rn.f32.f64	%f35, %fd16;
	ld.const.f64 	%fd17, [roots+32];
	cvt.rn.f32.f64	%f36, %fd17;
	ld.const.f64 	%fd18, [roots+40];
	cvt.rn.f32.f64	%f37, %fd18;
	mov.u32 	%r113, 0;
	mov.u32 	%r187, %r113;
	mov.u32 	%r197, %r113;

BB3_27:
	mov.u32 	%r10, %r196;
	mov.u32 	%r8, %r187;
	cvt.rn.f32.u32	%f210, %r8;
	div.rn.f32 	%f211, %f210, %f382;
	add.f32 	%f212, %f30, %f211;
	add.f32 	%f213, %f31, %f211;
	neg.f32 	%f214, %f213;
	fma.rn.f32 	%f376, %f27, %f212, %f101;
	fma.rn.f32 	%f375, %f28, %f214, %f104;
	setp.eq.s32	%p39, %r56, 0;
	mov.u32 	%r191, %r113;
	@%p39 bra 	BB3_35;

BB3_28:
	mul.f32 	%f215, %f375, %f375;
	mul.f32 	%f216, %f376, %f376;
	sub.f32 	%f217, %f216, %f215;
	mul.f32 	%f218, %f376, %f375;
	fma.rn.f32 	%f219, %f376, %f375, %f218;
	mul.f32 	%f220, %f376, %f217;
	mul.f32 	%f221, %f375, %f219;
	sub.f32 	%f222, %f220, %f221;
	mul.f32 	%f223, %f376, %f219;
	fma.rn.f32 	%f224, %f375, %f217, %f223;
	cvt.f64.f32	%fd19, %f376;
	cvt.f64.f32	%fd20, %f375;
	fma.rn.f64 	%fd21, %fd19, %fd1, %fd2;
	cvt.f64.f32	%fd22, %f217;
	cvt.f64.f32	%fd23, %f219;
	mul.f64 	%fd24, %fd23, %fd3;
	fma.rn.f64 	%fd25, %fd22, %fd3, %fd21;
	fma.rn.f64 	%fd26, %fd20, %fd1, %fd24;
	cvt.f64.f32	%fd27, %f222;
	cvt.f64.f32	%fd28, %f224;
	fma.rn.f64 	%fd29, %fd27, %fd5, %fd25;
	fma.rn.f64 	%fd30, %fd28, %fd5, %fd26;
	cvt.rn.f32.f64	%f225, %fd29;
	cvt.rn.f32.f64	%f226, %fd30;
	fma.rn.f64 	%fd31, %fd19, %fd4, %fd1;
	mul.f64 	%fd32, %fd23, %fd6;
	fma.rn.f64 	%fd33, %fd22, %fd6, %fd31;
	fma.rn.f64 	%fd34, %fd20, %fd4, %fd32;
	cvt.rn.f32.f64	%f227, %fd33;
	cvt.rn.f32.f64	%f228, %fd34;
	abs.f32 	%f229, %f227;
	abs.f32 	%f230, %f228;
	add.f32 	%f231, %f229, %f230;
	rcp.rn.f32 	%f232, %f231;
	mul.f32 	%f233, %f225, %f232;
	mul.f32 	%f234, %f226, %f232;
	mul.f32 	%f235, %f232, %f227;
	mul.f32 	%f236, %f232, %f228;
	mul.f32 	%f237, %f236, %f236;
	fma.rn.f32 	%f238, %f235, %f235, %f237;
	rcp.rn.f32 	%f239, %f238;
	mul.f32 	%f240, %f234, %f236;
	fma.rn.f32 	%f241, %f233, %f235, %f240;
	mul.f32 	%f242, %f239, %f241;
	mul.f32 	%f243, %f234, %f235;
	mul.f32 	%f244, %f233, %f236;
	sub.f32 	%f245, %f243, %f244;
	mul.f32 	%f246, %f239, %f245;
	sub.f32 	%f376, %f376, %f242;
	sub.f32 	%f375, %f375, %f246;
	add.s32 	%r191, %r191, 1;
	sub.f32 	%f247, %f376, %f32;
	abs.f32 	%f248, %f247;
	setp.geu.f32	%p40, %f248, 0f38D1B717;
	@%p40 bra 	BB3_30;

	sub.f32 	%f249, %f375, %f33;
	abs.f32 	%f250, %f249;
	setp.lt.f32	%p41, %f250, 0f38D1B717;
	@%p41 bra 	BB3_35;

BB3_30:
	sub.f32 	%f251, %f376, %f34;
	abs.f32 	%f252, %f251;
	setp.geu.f32	%p42, %f252, 0f38D1B717;
	@%p42 bra 	BB3_32;

	sub.f32 	%f253, %f375, %f35;
	abs.f32 	%f254, %f253;
	setp.lt.f32	%p43, %f254, 0f38D1B717;
	@%p43 bra 	BB3_35;

BB3_32:
	sub.f32 	%f255, %f376, %f36;
	abs.f32 	%f256, %f255;
	setp.lt.f32	%p44, %f256, 0f38D1B717;
	@%p44 bra 	BB3_34;
	bra.uni 	BB3_33;

BB3_34:
	setp.lt.u32	%p46, %r191, %r56;
	sub.f32 	%f257, %f375, %f37;
	abs.f32 	%f258, %f257;
	setp.geu.f32	%p47, %f258, 0f38D1B717;
	and.pred  	%p48, %p47, %p46;
	@%p48 bra 	BB3_28;
	bra.uni 	BB3_35;

BB3_33:
	setp.lt.u32	%p45, %r191, %r56;
	@%p45 bra 	BB3_28;

BB3_35:
	cvt.rn.f32.u32	%f259, %r191;
	cvt.rzi.u32.f32	%r14, %f259;
	add.s32 	%r197, %r14, %r197;
	setp.gt.u32	%p49, %r8, 9;
	@%p49 bra 	BB3_37;

	add.u64 	%rd34, %SP, 0;
	cvta.to.local.u64 	%rd35, %rd34;
	mul.wide.u32 	%rd36, %r8, 4;
	add.s64 	%rd37, %rd35, %rd36;
	st.local.u32 	[%rd37], %r14;

BB3_37:
	setp.lt.u32	%p50, %r8, 10;
	and.b32  	%r116, %r57, 1;
	setp.eq.b32	%p51, %r116, 1;
	setp.ne.s32	%p52, %r8, 0;
	and.pred  	%p53, %p50, %p52;
	and.pred  	%p54, %p53, %p51;
	shr.u32 	%r16, %r10, 1;
	setp.eq.s32	%p55, %r8, %r16;
	or.pred  	%p56, %p54, %p55;
	add.s32 	%r187, %r8, 1;
	mov.u32 	%r196, %r10;
	@!%p56 bra 	BB3_51;
	bra.uni 	BB3_38;

BB3_38:
	div.u32 	%r117, %r197, %r187;
	cvt.rn.f32.u32	%f45, %r117;
	setp.eq.s32	%p57, %r8, 0;
	mov.f32 	%f381, 0f00000000;
	@%p57 bra 	BB3_47;

	and.b32  	%r18, %r8, 3;
	setp.eq.s32	%p58, %r18, 0;
	mov.f32 	%f381, 0f00000000;
	mov.u32 	%r195, 0;
	@%p58 bra 	BB3_45;

	setp.eq.s32	%p59, %r18, 1;
	mov.f32 	%f378, 0f00000000;
	mov.u32 	%r193, 0;
	@%p59 bra 	BB3_44;

	setp.eq.s32	%p60, %r18, 2;
	mov.f32 	%f377, 0f00000000;
	mov.u32 	%r192, 0;
	@%p60 bra 	BB3_43;

	add.u64 	%rd38, %SP, 0;
	cvta.to.local.u64 	%rd39, %rd38;
	ld.local.u32 	%r122, [%rd39];
	cvt.rn.f32.u32	%f264, %r122;
	sub.f32 	%f265, %f264, %f45;
	fma.rn.f32 	%f377, %f265, %f265, 0f00000000;
	mov.u32 	%r192, 1;

BB3_43:
	add.u64 	%rd40, %SP, 0;
	cvta.to.local.u64 	%rd41, %rd40;
	mul.wide.u32 	%rd42, %r192, 4;
	add.s64 	%rd43, %rd41, %rd42;
	ld.local.u32 	%r123, [%rd43];
	cvt.rn.f32.u32	%f266, %r123;
	sub.f32 	%f267, %f266, %f45;
	fma.rn.f32 	%f378, %f267, %f267, %f377;
	add.s32 	%r193, %r192, 1;

BB3_44:
	add.u64 	%rd44, %SP, 0;
	cvta.to.local.u64 	%rd45, %rd44;
	mul.wide.u32 	%rd46, %r193, 4;
	add.s64 	%rd47, %rd45, %rd46;
	ld.local.u32 	%r124, [%rd47];
	cvt.rn.f32.u32	%f268, %r124;
	sub.f32 	%f269, %f268, %f45;
	fma.rn.f32 	%f381, %f269, %f269, %f378;
	add.s32 	%r195, %r193, 1;

BB3_45:
	add.u64 	%rd48, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd48;
	setp.lt.u32	%p61, %r8, 4;
	@%p61 bra 	BB3_47;

BB3_46:
	mul.wide.u32 	%rd49, %r195, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.local.u32 	%r125, [%rd50];
	cvt.rn.f32.u32	%f270, %r125;
	sub.f32 	%f271, %f270, %f45;
	fma.rn.f32 	%f272, %f271, %f271, %f381;
	add.s32 	%r126, %r195, 1;
	mul.wide.u32 	%rd51, %r126, 4;
	add.s64 	%rd52, %rd1, %rd51;
	ld.local.u32 	%r127, [%rd52];
	cvt.rn.f32.u32	%f273, %r127;
	sub.f32 	%f274, %f273, %f45;
	fma.rn.f32 	%f275, %f274, %f274, %f272;
	add.s32 	%r128, %r195, 2;
	mul.wide.u32 	%rd53, %r128, 4;
	add.s64 	%rd54, %rd1, %rd53;
	ld.local.u32 	%r129, [%rd54];
	cvt.rn.f32.u32	%f276, %r129;
	sub.f32 	%f277, %f276, %f45;
	fma.rn.f32 	%f278, %f277, %f277, %f275;
	add.s32 	%r130, %r195, 3;
	mul.wide.u32 	%rd55, %r130, 4;
	add.s64 	%rd56, %rd1, %rd55;
	ld.local.u32 	%r131, [%rd56];
	cvt.rn.f32.u32	%f279, %r131;
	sub.f32 	%f280, %f279, %f45;
	fma.rn.f32 	%f381, %f280, %f280, %f278;
	add.s32 	%r195, %r195, 4;
	setp.lt.u32	%p62, %r195, %r8;
	@%p62 bra 	BB3_46;

BB3_47:
	add.s32 	%r132, %r8, -1;
	cvt.rn.f32.u32	%f281, %r132;
	div.rn.f32 	%f282, %f381, %f281;
	div.rn.f32 	%f55, %f282, %f45;
	setp.ne.s32	%p63, %r8, 1;
	@%p63 bra 	BB3_49;

	// inline asm
	activemask.b32 %r133;
	// inline asm
	add.u64 	%rd57, %SP, 0;
	cvta.to.local.u64 	%rd58, %rd57;
	ld.local.v2.u32 	{%r135, %r136}, [%rd58];
	setp.eq.s32	%p64, %r135, %r136;
	vote.sync.all.pred 	%p65, %p64, %r133;
	mov.u32 	%r196, 2;
	@%p65 bra 	BB3_51;

BB3_49:
	// inline asm
	activemask.b32 %r140;
	// inline asm
	setp.lt.f32	%p66, %f55, 0f3C23D70A;
	vote.sync.all.pred 	%p67, %p66, %r140;
	mov.u32 	%r196, %r187;
	@%p67 bra 	BB3_51;

	// inline asm
	activemask.b32 %r142;
	// inline asm
	setp.le.f32	%p68, %f55, 0f3F800000;
	vote.sync.all.pred 	%p69, %p68, %r142;
	setp.ge.u32	%p70, %r8, %r16;
	and.pred  	%p71, %p69, %p70;
	selp.b32	%r196, %r187, %r10, %p71;

BB3_51:
	cvt.rn.f32.u32	%f382, %r196;
	setp.lt.u32	%p72, %r187, %r196;
	@%p72 bra 	BB3_27;
	bra.uni 	BB3_52;

BB3_59:
	mov.u32 	%r208, %r209;

BB3_86:
	div.u32 	%r183, %r209, %r208;
	cvt.rn.f32.u32	%f395, %r183;
	mov.u16 	%rs10, 0;
	bra.uni 	BB3_87;

BB3_25:
	mov.u32 	%r196, %r197;

BB3_52:
	div.u32 	%r144, %r197, %r196;
	cvt.rn.f32.u32	%f384, %r144;

BB3_53:
	mov.u16 	%rs10, 1;
	mul.f32 	%f283, %f394, 0f3F400000;
	add.f32 	%f394, %f283, %f382;
	mul.f32 	%f284, %f382, %f384;
	fma.rn.f32 	%f285, %f395, %f283, %f284;
	div.rn.f32 	%f395, %f285, %f394;

BB3_87:
	ld.param.u32 	%r186, [fractalRenderAdvancedFloat_param_1];
	mul.lo.s32 	%r184, %r5, %r186;
	cvt.u64.u32	%rd90, %r184;
	cvta.to.global.u64 	%rd91, %rd3;
	add.s64 	%rd92, %rd91, %rd90;
	mul.wide.u32 	%rd93, %r4, 16;
	add.s64 	%rd94, %rd92, %rd93;
	st.global.f32 	[%rd94], %f395;
	st.global.f32 	[%rd94+4], %f394;
	mov.u32 	%r185, 0;
	st.global.u32 	[%rd94+12], %r185;
	st.global.u8 	[%rd94+8], %rs10;

BB3_88:
	ret;
}

	// .globl	fractalRenderAdvancedDouble
.visible .entry fractalRenderAdvancedDouble(
	.param .u64 fractalRenderAdvancedDouble_param_0,
	.param .u32 fractalRenderAdvancedDouble_param_1,
	.param .align 4 .b8 fractalRenderAdvancedDouble_param_2[8],
	.param .align 8 .b8 fractalRenderAdvancedDouble_param_3[32],
	.param .u32 fractalRenderAdvancedDouble_param_4,
	.param .f32 fractalRenderAdvancedDouble_param_5,
	.param .u32 fractalRenderAdvancedDouble_param_6,
	.param .align 8 .b8 fractalRenderAdvancedDouble_param_7[32],
	.param .u64 fractalRenderAdvancedDouble_param_8,
	.param .u32 fractalRenderAdvancedDouble_param_9,
	.param .align 4 .b8 fractalRenderAdvancedDouble_param_10[8]
)
{
	.local .align 8 .b8 	__local_depot4[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<113>;
	.reg .b16 	%rs<11>;
	.reg .f32 	%f<143>;
	.reg .b32 	%r<241>;
	.reg .f64 	%fd<279>;
	.reg .b64 	%rd<96>;


	mov.u64 	%SPL, __local_depot4;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u32 	%r55, [fractalRenderAdvancedDouble_param_2+4];
	ld.param.u32 	%r54, [fractalRenderAdvancedDouble_param_2];
	ld.param.f64 	%fd74, [fractalRenderAdvancedDouble_param_3+24];
	ld.param.f64 	%fd73, [fractalRenderAdvancedDouble_param_3+16];
	ld.param.f64 	%fd72, [fractalRenderAdvancedDouble_param_3+8];
	ld.param.f64 	%fd71, [fractalRenderAdvancedDouble_param_3];
	ld.param.u32 	%r56, [fractalRenderAdvancedDouble_param_4];
	ld.param.f32 	%f7, [fractalRenderAdvancedDouble_param_5];
	ld.param.u32 	%r57, [fractalRenderAdvancedDouble_param_6];
	ld.param.f64 	%fd78, [fractalRenderAdvancedDouble_param_7+24];
	ld.param.f64 	%fd77, [fractalRenderAdvancedDouble_param_7+16];
	ld.param.f64 	%fd76, [fractalRenderAdvancedDouble_param_7+8];
	ld.param.f64 	%fd75, [fractalRenderAdvancedDouble_param_7];
	ld.param.u64 	%rd4, [fractalRenderAdvancedDouble_param_8];
	ld.param.u32 	%r58, [fractalRenderAdvancedDouble_param_9];
	ld.param.u32 	%r60, [fractalRenderAdvancedDouble_param_10+4];
	ld.param.u32 	%r59, [fractalRenderAdvancedDouble_param_10];
	mov.u32 	%r1, %ntid.x;
	setp.eq.s32	%p2, %r1, 32;
	@%p2 bra 	BB4_2;

	mov.u64 	%rd5, $str;
	cvta.global.u64 	%rd6, %rd5;
	mov.u64 	%rd7, $str1;
	cvta.global.u64 	%rd8, %rd7;
	mov.u32 	%r61, 59;
	mov.u64 	%rd9, 0;
	mov.u64 	%rd10, 2;
	// Callseq Start 10
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd6;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd8;
	.param .b32 param2;
	st.param.b32	[param2+0], %r61;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd9;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd10;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 10

BB4_2:
	mov.u32 	%r62, %tid.x;
	mov.u32 	%r63, %tid.y;
	mad.lo.s32 	%r64, %r1, %r63, %r62;
	shl.b32 	%r65, %r1, 2;
	and.b32  	%r66, %r64, 15;
	rem.u32 	%r67, %r64, %r65;
	sub.s32 	%r68, %r67, %r66;
	shr.u32 	%r69, %r68, 2;
	and.b32  	%r70, %r64, 3;
	add.s32 	%r71, %r69, %r70;
	div.u32 	%r72, %r64, %r65;
	shl.b32 	%r73, %r72, 2;
	bfe.u32 	%r74, %r64, 2, 2;
	add.s32 	%r75, %r73, %r74;
	mov.u32 	%r76, %ctaid.x;
	mad.lo.s32 	%r4, %r76, %r1, %r71;
	mov.u32 	%r77, %ctaid.y;
	mov.u32 	%r78, %ntid.y;
	mad.lo.s32 	%r5, %r77, %r78, %r75;
	setp.lt.u32	%p3, %r4, %r54;
	setp.gt.u32	%p4, %r55, %r5;
	and.pred  	%p5, %p3, %p4;
	@!%p5 bra 	BB4_86;
	bra.uni 	BB4_3;

BB4_3:
	and.b32  	%r79, %r57, 20;
	setp.eq.s32	%p6, %r79, 20;
	setp.ge.f32	%p7, %f7, 0f3F800000;
	and.pred  	%p8, %p6, %p7;
	mov.u16 	%rs9, 0;
	@!%p8 bra 	BB4_9;
	bra.uni 	BB4_4;

BB4_4:
	and.b32  	%r80, %r4, -8;
	cvt.rn.f32.u32	%f38, %r80;
	and.b32  	%r81, %r5, -4;
	cvt.rn.f32.u32	%f39, %r81;
	cvt.rn.f32.u32	%f40, %r59;
	sub.f32 	%f41, %f40, %f38;
	cvt.rn.f32.u32	%f42, %r60;
	sub.f32 	%f43, %f42, %f39;
	mul.f32 	%f44, %f43, %f43;
	fma.rn.f32 	%f45, %f41, %f41, %f44;
	sqrt.rn.f32 	%f46, %f45;
	mul.f32 	%f47, %f46, 0f3CD94079;
	ld.global.f32 	%f48, [screenDistance];
	div.rn.f32 	%f1, %f47, %f48;
	abs.f32 	%f2, %f1;
	setp.leu.f32	%p9, %f2, 0f3F800000;
	mov.f32 	%f131, %f2;
	@%p9 bra 	BB4_6;

	rcp.rn.f32 	%f131, %f2;

BB4_6:
	mul.rn.f32 	%f49, %f131, %f131;
	mov.f32 	%f50, 0fC0B59883;
	mov.f32 	%f51, 0fBF52C7EA;
	fma.rn.f32 	%f52, %f49, %f51, %f50;
	mov.f32 	%f53, 0fC0D21907;
	fma.rn.f32 	%f54, %f52, %f49, %f53;
	mul.f32 	%f55, %f49, %f54;
	mul.f32 	%f56, %f131, %f55;
	add.f32 	%f57, %f49, 0f41355DC0;
	mov.f32 	%f58, 0f41E6BD60;
	fma.rn.f32 	%f59, %f57, %f49, %f58;
	mov.f32 	%f60, 0f419D92C8;
	fma.rn.f32 	%f61, %f59, %f49, %f60;
	rcp.rn.f32 	%f62, %f61;
	fma.rn.f32 	%f63, %f56, %f62, %f131;
	mov.f32 	%f64, 0f3FC90FDB;
	sub.f32 	%f65, %f64, %f63;
	setp.gt.f32	%p10, %f2, 0f3F800000;
	selp.f32	%f66, %f65, %f63, %p10;
	mov.b32 	 %r82, %f66;
	mov.b32 	 %r83, %f1;
	and.b32  	%r84, %r83, -2147483648;
	or.b32  	%r85, %r82, %r84;
	mov.b32 	 %f67, %r85;
	setp.gtu.f32	%p11, %f2, 0f7F800000;
	selp.f32	%f68, %f66, %f67, %p11;
	mul.f32 	%f69, %f68, 0f43340000;
	div.rn.f32 	%f5, %f69, 0f40490FDB;
	setp.ge.f32	%p12, %f5, 0f00000000;
	@%p12 bra 	BB4_8;

	mov.u64 	%rd11, $str5;
	cvta.global.u64 	%rd12, %rd11;
	mov.u64 	%rd13, $str1;
	cvta.global.u64 	%rd14, %rd13;
	mov.u32 	%r86, 245;
	mov.u64 	%rd15, 0;
	mov.u64 	%rd16, 2;
	// Callseq Start 11
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd12;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd14;
	.param .b32 param2;
	st.param.b32	[param2+0], %r86;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd15;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd16;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 11

BB4_8:
	fma.rn.f32 	%f70, %f5, 0fBC964FDA, 0f3F8CEADD;
	setp.gtu.f32	%p13, %f5, 0f40B00000;
	setp.le.f32	%p14, %f5, 0f40B00000;
	selp.u16	%rs9, 1, 0, %p14;
	selp.f32	%f71, %f70, 0f3F800000, %p13;
	mul.f32 	%f7, %f71, %f7;

BB4_9:
	and.b32  	%r87, %r57, 8;
	setp.eq.s32	%p16, %r87, 0;
	mov.pred 	%p112, -1;
	mov.f32 	%f141, 0f00000000;
	@%p16 bra 	BB4_10;

	sub.s32 	%r88, %r55, %r5;
	cvt.rn.f64.u32	%fd79, %r88;
	cvt.rn.f64.u32	%fd80, %r54;
	cvt.rn.f64.u32	%fd81, %r4;
	div.rn.f64 	%fd82, %fd81, %fd80;
	cvt.rn.f64.u32	%fd83, %r55;
	div.rn.f64 	%fd84, %fd79, %fd83;
	sub.f64 	%fd85, %fd73, %fd71;
	sub.f64 	%fd86, %fd74, %fd72;
	fma.rn.f64 	%fd87, %fd85, %fd82, %fd71;
	fma.rn.f64 	%fd88, %fd86, %fd84, %fd72;
	sub.f64 	%fd89, %fd87, %fd75;
	sub.f64 	%fd90, %fd88, %fd76;
	sub.f64 	%fd91, %fd77, %fd75;
	div.rn.f64 	%fd92, %fd89, %fd91;
	sub.f64 	%fd93, %fd78, %fd76;
	div.rn.f64 	%fd94, %fd90, %fd93;
	cvt.rn.f32.f64	%f74, %fd92;
	cvt.rn.f32.f64	%f75, %fd94;
	cvt.rn.f32.u32	%f76, %r54;
	mul.f32 	%f8, %f76, %f74;
	cvt.rn.f32.u32	%f77, %r55;
	mul.f32 	%f78, %f77, %f75;
	sub.f32 	%f9, %f77, %f78;
	abs.f32 	%f79, %f8;
	mov.b32 	 %r89, %f8;
	and.b32  	%r90, %r89, -2147483648;
	or.b32  	%r91, %r90, 1056964608;
	mov.b32 	 %f80, %r91;
	add.f32 	%f81, %f8, %f80;
	cvt.rzi.f32.f32	%f82, %f81;
	setp.gt.f32	%p17, %f79, 0f4B000000;
	selp.f32	%f133, %f8, %f82, %p17;
	setp.geu.f32	%p18, %f79, 0f3F000000;
	@%p18 bra 	BB4_13;

	cvt.rzi.f32.f32	%f133, %f8;

BB4_13:
	cvt.rzi.s32.f32	%r6, %f133;
	mov.b32 	 %r92, %f9;
	and.b32  	%r93, %r92, -2147483648;
	or.b32  	%r94, %r93, 1056964608;
	mov.b32 	 %f83, %r94;
	add.f32 	%f84, %f9, %f83;
	cvt.rzi.f32.f32	%f85, %f84;
	abs.f32 	%f86, %f9;
	setp.gt.f32	%p19, %f86, 0f4B000000;
	selp.f32	%f134, %f9, %f85, %p19;
	setp.geu.f32	%p20, %f86, 0f3F000000;
	@%p20 bra 	BB4_15;

	cvt.rzi.f32.f32	%f134, %f9;

BB4_15:
	add.s32 	%r95, %r54, -2;
	setp.lt.u32	%p22, %r6, %r95;
	setp.gt.s32	%p23, %r6, 1;
	and.pred  	%p24, %p23, %p22;
	cvt.rzi.s32.f32	%r96, %f134;
	setp.gt.s32	%p25, %r96, 1;
	and.pred  	%p26, %p24, %p25;
	add.s32 	%r97, %r55, -2;
	setp.lt.u32	%p27, %r96, %r97;
	and.pred  	%p28, %p27, %p26;
	mov.f32 	%f136, %f141;
	@!%p28 bra 	BB4_17;
	bra.uni 	BB4_16;

BB4_16:
	cvt.rmi.f32.f32	%f89, %f8;
	cvt.rzi.u32.f32	%r98, %f89;
	cvt.rmi.f32.f32	%f90, %f9;
	cvt.rzi.u32.f32	%r99, %f90;
	cvt.rn.f32.u32	%f91, %r98;
	sub.f32 	%f92, %f8, %f91;
	cvt.rn.f32.u32	%f93, %r99;
	sub.f32 	%f94, %f9, %f93;
	mul.lo.s32 	%r100, %r99, %r58;
	cvt.u64.u32	%rd17, %r100;
	cvta.to.global.u64 	%rd18, %rd4;
	add.s64 	%rd19, %rd18, %rd17;
	mul.wide.u32 	%rd20, %r98, 16;
	add.s64 	%rd21, %rd19, %rd20;
	add.s32 	%r101, %r98, 1;
	mul.wide.u32 	%rd22, %r101, 16;
	add.s64 	%rd23, %rd19, %rd22;
	add.s32 	%r102, %r99, 1;
	mul.lo.s32 	%r103, %r102, %r58;
	cvt.u64.u32	%rd24, %r103;
	add.s64 	%rd25, %rd18, %rd24;
	add.s64 	%rd26, %rd25, %rd20;
	add.s64 	%rd27, %rd25, %rd22;
	mov.f32 	%f95, 0f3F800000;
	sub.f32 	%f96, %f95, %f92;
	ld.global.f32 	%f97, [%rd21];
	ld.global.f32 	%f98, [%rd23];
	mul.f32 	%f99, %f92, %f98;
	fma.rn.f32 	%f100, %f97, %f96, %f99;
	sub.f32 	%f101, %f95, %f94;
	ld.global.f32 	%f102, [%rd26];
	ld.global.f32 	%f103, [%rd27];
	mul.f32 	%f104, %f92, %f103;
	fma.rn.f32 	%f105, %f96, %f102, %f104;
	mul.f32 	%f106, %f94, %f105;
	fma.rn.f32 	%f141, %f101, %f100, %f106;
	ld.global.f32 	%f107, [%rd21+4];
	ld.global.f32 	%f108, [%rd23+4];
	mul.f32 	%f109, %f92, %f108;
	fma.rn.f32 	%f110, %f96, %f107, %f109;
	ld.global.f32 	%f111, [%rd26+4];
	ld.global.f32 	%f112, [%rd27+4];
	mul.f32 	%f113, %f92, %f112;
	fma.rn.f32 	%f114, %f96, %f111, %f113;
	mul.f32 	%f115, %f94, %f114;
	fma.rn.f32 	%f136, %f101, %f110, %f115;
	mov.pred 	%p112, 0;
	bra.uni 	BB4_17;

BB4_10:
	mov.f32 	%f136, %f141;

BB4_17:
	@%p112 bra 	BB4_53;
	bra.uni 	BB4_18;

BB4_53:
	setp.lt.f32	%p73, %f7, 0f3F800000;
	selp.f32	%f29, 0f3F800000, %f7, %p73;
	abs.f32 	%f126, %f29;
	mov.b32 	 %r145, %f29;
	and.b32  	%r146, %r145, -2147483648;
	or.b32  	%r147, %r146, 1056964608;
	mov.b32 	 %f127, %r147;
	add.f32 	%f128, %f29, %f127;
	cvt.rzi.f32.f32	%f129, %f128;
	setp.gt.f32	%p74, %f126, 0f4B000000;
	selp.f32	%f140, %f29, %f129, %p74;
	setp.geu.f32	%p75, %f126, 0f3F000000;
	@%p75 bra 	BB4_55;

	cvt.rzi.f32.f32	%f140, %f29;

BB4_55:
	cvt.rn.f64.u32	%fd178, %r54;
	sub.f64 	%fd179, %fd73, %fd71;
	div.rn.f64 	%fd38, %fd179, %fd178;
	cvt.rn.f64.u32	%fd180, %r55;
	sub.f64 	%fd181, %fd74, %fd72;
	div.rn.f64 	%fd39, %fd181, %fd180;
	cvt.rzi.u32.f32	%r30, %f140;
	setp.lt.u32	%p76, %r30, 65;
	@%p76 bra 	BB4_57;

	mov.u64 	%rd59, $str6;
	cvta.global.u64 	%rd60, %rd59;
	mov.u64 	%rd61, $str1;
	cvta.global.u64 	%rd62, %rd61;
	mov.u32 	%r148, 113;
	mov.u64 	%rd63, 0;
	mov.u64 	%rd64, 2;
	// Callseq Start 13
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd60;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd62;
	.param .b32 param2;
	st.param.b32	[param2+0], %r148;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd63;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd64;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 13

BB4_57:
	setp.eq.s32	%p77, %r30, 0;
	mov.u32 	%r239, 0;
	mov.u32 	%r238, %r239;
	@%p77 bra 	BB4_84;

	cvt.rn.f64.u32	%fd40, %r4;
	cvt.rn.f64.u32	%fd41, %r5;
	ld.const.f64 	%fd42, [coefficients+8];
	ld.const.f64 	%fd43, [coefficients];
	ld.const.f64 	%fd44, [coefficients+16];
	add.f64 	%fd45, %fd44, %fd44;
	ld.const.f64 	%fd46, [coefficients+24];
	mul.f64 	%fd47, %fd46, 0d4008000000000000;
	ld.const.f64 	%fd48, [roots];
	ld.const.f64 	%fd49, [roots+8];
	ld.const.f64 	%fd50, [roots+16];
	ld.const.f64 	%fd51, [roots+24];
	ld.const.f64 	%fd52, [roots+32];
	mov.u32 	%r152, 0;
	ld.const.f64 	%fd53, [roots+40];
	mov.u32 	%r229, %r152;
	mov.u32 	%r239, %r152;
	mov.u32 	%r238, %r30;

BB4_59:
	mov.u32 	%r33, %r238;
	mov.u32 	%r31, %r229;
	ld.param.f64 	%fd264, [fractalRenderAdvancedDouble_param_3+24];
	ld.param.f64 	%fd263, [fractalRenderAdvancedDouble_param_3];
	cvt.rn.f64.u32	%fd182, %r33;
	cvt.rn.f64.u32	%fd183, %r31;
	div.rn.f64 	%fd184, %fd183, %fd182;
	add.f64 	%fd185, %fd40, %fd184;
	add.f64 	%fd186, %fd41, %fd184;
	neg.f64 	%fd187, %fd186;
	fma.rn.f64 	%fd273, %fd38, %fd185, %fd263;
	fma.rn.f64 	%fd272, %fd39, %fd187, %fd264;
	setp.eq.s32	%p78, %r56, 0;
	mov.u32 	%r232, %r152;
	mov.u32 	%r233, %r152;
	@%p78 bra 	BB4_67;

BB4_60:
	mul.f64 	%fd188, %fd272, %fd272;
	mul.f64 	%fd189, %fd273, %fd273;
	sub.f64 	%fd190, %fd189, %fd188;
	mul.f64 	%fd191, %fd273, %fd272;
	fma.rn.f64 	%fd192, %fd273, %fd272, %fd191;
	mul.f64 	%fd193, %fd273, %fd190;
	mul.f64 	%fd194, %fd272, %fd192;
	sub.f64 	%fd195, %fd193, %fd194;
	mul.f64 	%fd196, %fd273, %fd192;
	fma.rn.f64 	%fd197, %fd272, %fd190, %fd196;
	fma.rn.f64 	%fd198, %fd273, %fd42, %fd43;
	mul.f64 	%fd199, %fd192, %fd44;
	fma.rn.f64 	%fd200, %fd190, %fd44, %fd198;
	fma.rn.f64 	%fd201, %fd272, %fd42, %fd199;
	fma.rn.f64 	%fd202, %fd195, %fd46, %fd200;
	fma.rn.f64 	%fd203, %fd197, %fd46, %fd201;
	fma.rn.f64 	%fd204, %fd273, %fd45, %fd42;
	mul.f64 	%fd205, %fd192, %fd47;
	fma.rn.f64 	%fd206, %fd190, %fd47, %fd204;
	fma.rn.f64 	%fd207, %fd272, %fd45, %fd205;
	abs.f64 	%fd208, %fd206;
	abs.f64 	%fd209, %fd207;
	add.f64 	%fd210, %fd208, %fd209;
	rcp.rn.f64 	%fd211, %fd210;
	mul.f64 	%fd212, %fd202, %fd211;
	mul.f64 	%fd213, %fd203, %fd211;
	mul.f64 	%fd214, %fd206, %fd211;
	mul.f64 	%fd215, %fd207, %fd211;
	mul.f64 	%fd216, %fd215, %fd215;
	fma.rn.f64 	%fd217, %fd214, %fd214, %fd216;
	rcp.rn.f64 	%fd218, %fd217;
	mul.f64 	%fd219, %fd213, %fd215;
	fma.rn.f64 	%fd220, %fd212, %fd214, %fd219;
	mul.f64 	%fd221, %fd218, %fd220;
	mul.f64 	%fd222, %fd213, %fd214;
	mul.f64 	%fd223, %fd212, %fd215;
	sub.f64 	%fd224, %fd222, %fd223;
	mul.f64 	%fd225, %fd218, %fd224;
	sub.f64 	%fd273, %fd273, %fd221;
	sub.f64 	%fd272, %fd272, %fd225;
	sub.f64 	%fd226, %fd273, %fd48;
	abs.f64 	%fd227, %fd226;
	setp.geu.f64	%p79, %fd227, 0d3F1A36E2EB1C432D;
	@%p79 bra 	BB4_62;

	add.s32 	%r233, %r232, 1;
	sub.f64 	%fd228, %fd272, %fd49;
	abs.f64 	%fd229, %fd228;
	setp.lt.f64	%p80, %fd229, 0d3F1A36E2EB1C432D;
	@%p80 bra 	BB4_67;

BB4_62:
	sub.f64 	%fd230, %fd273, %fd50;
	abs.f64 	%fd231, %fd230;
	setp.geu.f64	%p81, %fd231, 0d3F1A36E2EB1C432D;
	@%p81 bra 	BB4_64;

	add.s32 	%r233, %r232, 1;
	sub.f64 	%fd232, %fd272, %fd51;
	abs.f64 	%fd233, %fd232;
	setp.lt.f64	%p82, %fd233, 0d3F1A36E2EB1C432D;
	@%p82 bra 	BB4_67;

BB4_64:
	sub.f64 	%fd234, %fd273, %fd52;
	abs.f64 	%fd235, %fd234;
	add.s32 	%r232, %r232, 1;
	setp.lt.f64	%p83, %fd235, 0d3F1A36E2EB1C432D;
	@%p83 bra 	BB4_66;
	bra.uni 	BB4_65;

BB4_66:
	setp.lt.u32	%p85, %r232, %r56;
	sub.f64 	%fd236, %fd272, %fd53;
	abs.f64 	%fd237, %fd236;
	setp.geu.f64	%p86, %fd237, 0d3F1A36E2EB1C432D;
	and.pred  	%p87, %p86, %p85;
	mov.u32 	%r233, %r232;
	@%p87 bra 	BB4_60;
	bra.uni 	BB4_67;

BB4_65:
	setp.lt.u32	%p84, %r232, %r56;
	mov.u32 	%r233, %r232;
	@%p84 bra 	BB4_60;

BB4_67:
	cvt.rn.f32.u32	%f130, %r233;
	cvt.rzi.u32.f32	%r37, %f130;
	add.s32 	%r239, %r37, %r239;
	setp.gt.u32	%p88, %r31, 9;
	@%p88 bra 	BB4_69;

	add.u64 	%rd65, %SP, 0;
	cvta.to.local.u64 	%rd66, %rd65;
	mul.wide.u32 	%rd67, %r31, 4;
	add.s64 	%rd68, %rd66, %rd67;
	st.local.u32 	[%rd68], %r37;

BB4_69:
	ld.param.u32 	%r208, [fractalRenderAdvancedDouble_param_6];
	setp.lt.u32	%p89, %r31, 10;
	and.b32  	%r155, %r208, 1;
	setp.eq.b32	%p90, %r155, 1;
	setp.ne.s32	%p91, %r31, 0;
	and.pred  	%p92, %p89, %p91;
	and.pred  	%p93, %p92, %p90;
	shr.u32 	%r39, %r33, 1;
	setp.eq.s32	%p94, %r31, %r39;
	or.pred  	%p95, %p93, %p94;
	add.s32 	%r229, %r31, 1;
	mov.u32 	%r238, %r33;
	@!%p95 bra 	BB4_83;
	bra.uni 	BB4_70;

BB4_70:
	div.u32 	%r156, %r239, %r229;
	cvt.rn.f64.u32	%fd60, %r156;
	setp.eq.s32	%p96, %r31, 0;
	mov.f64 	%fd278, 0d0000000000000000;
	@%p96 bra 	BB4_79;

	and.b32  	%r41, %r31, 3;
	setp.eq.s32	%p97, %r41, 0;
	mov.f64 	%fd278, 0d0000000000000000;
	mov.u32 	%r237, 0;
	@%p97 bra 	BB4_77;

	setp.eq.s32	%p98, %r41, 1;
	mov.f64 	%fd275, 0d0000000000000000;
	mov.u32 	%r235, 0;
	@%p98 bra 	BB4_76;

	setp.eq.s32	%p99, %r41, 2;
	mov.f64 	%fd274, 0d0000000000000000;
	mov.u32 	%r234, 0;
	@%p99 bra 	BB4_75;

	add.u64 	%rd69, %SP, 0;
	cvta.to.local.u64 	%rd70, %rd69;
	ld.local.u32 	%r161, [%rd70];
	cvt.rn.f64.u32	%fd242, %r161;
	sub.f64 	%fd243, %fd242, %fd60;
	fma.rn.f64 	%fd274, %fd243, %fd243, 0d0000000000000000;
	mov.u32 	%r234, 1;

BB4_75:
	add.u64 	%rd71, %SP, 0;
	cvta.to.local.u64 	%rd72, %rd71;
	mul.wide.u32 	%rd73, %r234, 4;
	add.s64 	%rd74, %rd72, %rd73;
	ld.local.u32 	%r162, [%rd74];
	cvt.rn.f64.u32	%fd244, %r162;
	sub.f64 	%fd245, %fd244, %fd60;
	fma.rn.f64 	%fd275, %fd245, %fd245, %fd274;
	add.s32 	%r235, %r234, 1;

BB4_76:
	add.u64 	%rd75, %SP, 0;
	cvta.to.local.u64 	%rd76, %rd75;
	mul.wide.u32 	%rd77, %r235, 4;
	add.s64 	%rd78, %rd76, %rd77;
	ld.local.u32 	%r163, [%rd78];
	cvt.rn.f64.u32	%fd246, %r163;
	sub.f64 	%fd247, %fd246, %fd60;
	fma.rn.f64 	%fd278, %fd247, %fd247, %fd275;
	add.s32 	%r237, %r235, 1;

BB4_77:
	add.u64 	%rd79, %SP, 0;
	cvta.to.local.u64 	%rd2, %rd79;
	setp.lt.u32	%p100, %r31, 4;
	@%p100 bra 	BB4_79;

BB4_78:
	mul.wide.u32 	%rd80, %r237, 4;
	add.s64 	%rd81, %rd2, %rd80;
	ld.local.u32 	%r164, [%rd81];
	cvt.rn.f64.u32	%fd248, %r164;
	sub.f64 	%fd249, %fd248, %fd60;
	fma.rn.f64 	%fd250, %fd249, %fd249, %fd278;
	add.s32 	%r165, %r237, 1;
	mul.wide.u32 	%rd82, %r165, 4;
	add.s64 	%rd83, %rd2, %rd82;
	ld.local.u32 	%r166, [%rd83];
	cvt.rn.f64.u32	%fd251, %r166;
	sub.f64 	%fd252, %fd251, %fd60;
	fma.rn.f64 	%fd253, %fd252, %fd252, %fd250;
	add.s32 	%r167, %r237, 2;
	mul.wide.u32 	%rd84, %r167, 4;
	add.s64 	%rd85, %rd2, %rd84;
	ld.local.u32 	%r168, [%rd85];
	cvt.rn.f64.u32	%fd254, %r168;
	sub.f64 	%fd255, %fd254, %fd60;
	fma.rn.f64 	%fd256, %fd255, %fd255, %fd253;
	add.s32 	%r169, %r237, 3;
	mul.wide.u32 	%rd86, %r169, 4;
	add.s64 	%rd87, %rd2, %rd86;
	ld.local.u32 	%r170, [%rd87];
	cvt.rn.f64.u32	%fd257, %r170;
	sub.f64 	%fd258, %fd257, %fd60;
	fma.rn.f64 	%fd278, %fd258, %fd258, %fd256;
	add.s32 	%r237, %r237, 4;
	setp.lt.u32	%p101, %r237, %r31;
	@%p101 bra 	BB4_78;

BB4_79:
	add.s32 	%r171, %r31, -1;
	cvt.rn.f64.u32	%fd259, %r171;
	div.rn.f64 	%fd260, %fd278, %fd259;
	div.rn.f64 	%fd70, %fd260, %fd60;
	setp.ne.s32	%p102, %r31, 1;
	@%p102 bra 	BB4_81;

	// inline asm
	activemask.b32 %r172;
	// inline asm
	add.u64 	%rd88, %SP, 0;
	cvta.to.local.u64 	%rd89, %rd88;
	ld.local.v2.u32 	{%r174, %r175}, [%rd89];
	setp.eq.s32	%p103, %r174, %r175;
	vote.sync.all.pred 	%p104, %p103, %r172;
	mov.u32 	%r238, 2;
	@%p104 bra 	BB4_83;

BB4_81:
	// inline asm
	activemask.b32 %r179;
	// inline asm
	setp.lt.f64	%p105, %fd70, 0d3F847AE140000000;
	vote.sync.all.pred 	%p106, %p105, %r179;
	mov.u32 	%r238, %r229;
	@%p106 bra 	BB4_83;

	// inline asm
	activemask.b32 %r181;
	// inline asm
	setp.le.f64	%p107, %fd70, 0d3FF0000000000000;
	vote.sync.all.pred 	%p108, %p107, %r181;
	setp.ge.u32	%p109, %r31, %r39;
	and.pred  	%p110, %p108, %p109;
	selp.b32	%r238, %r229, %r33, %p110;

BB4_83:
	setp.lt.u32	%p111, %r229, %r238;
	@%p111 bra 	BB4_59;

BB4_84:
	cvt.rn.f32.u32	%f136, %r238;
	div.u32 	%r183, %r239, %r238;
	cvt.rn.f32.u32	%f141, %r183;
	mov.u16 	%rs10, 0;
	bra.uni 	BB4_85;

BB4_18:
	shr.u32 	%r104, %r57, 5;
	and.b32  	%r105, %r104, 1;
	setp.eq.b32	%p30, %r105, 1;
	not.pred 	%p31, %p30;
	setp.eq.s16	%p32, %rs9, 0;
	mov.u16 	%rs10, 1;
	or.pred  	%p33, %p32, %p31;
	@%p33 bra 	BB4_85;

	setp.lt.f32	%p34, %f7, 0f3F800000;
	mov.f32 	%f138, 0f00000000;
	mov.f32 	%f139, %f138;
	@%p34 bra 	BB4_52;

	abs.f32 	%f118, %f7;
	mov.b32 	 %r106, %f7;
	and.b32  	%r107, %r106, -2147483648;
	or.b32  	%r108, %r107, 1056964608;
	mov.b32 	 %f119, %r108;
	add.f32 	%f120, %f7, %f119;
	cvt.rzi.f32.f32	%f121, %f120;
	setp.gt.f32	%p35, %f118, 0f4B000000;
	selp.f32	%f137, %f7, %f121, %p35;
	setp.geu.f32	%p36, %f118, 0f3F000000;
	@%p36 bra 	BB4_22;

	cvt.rzi.f32.f32	%f137, %f7;

BB4_22:
	cvt.rn.f64.u32	%fd95, %r54;
	sub.f64 	%fd96, %fd73, %fd71;
	div.rn.f64 	%fd5, %fd96, %fd95;
	cvt.rn.f64.u32	%fd97, %r55;
	sub.f64 	%fd98, %fd74, %fd72;
	div.rn.f64 	%fd6, %fd98, %fd97;
	cvt.rzi.u32.f32	%r7, %f137;
	setp.lt.u32	%p37, %r7, 65;
	@%p37 bra 	BB4_24;

	mov.u64 	%rd28, $str6;
	cvta.global.u64 	%rd29, %rd28;
	mov.u64 	%rd30, $str1;
	cvta.global.u64 	%rd31, %rd30;
	mov.u32 	%r109, 113;
	mov.u64 	%rd32, 0;
	mov.u64 	%rd33, 2;
	// Callseq Start 12
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd29;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd31;
	.param .b32 param2;
	st.param.b32	[param2+0], %r109;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd32;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd33;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 12

BB4_24:
	setp.eq.s32	%p38, %r7, 0;
	mov.u32 	%r227, 0;
	mov.u32 	%r226, %r227;
	@%p38 bra 	BB4_51;

	cvt.rn.f64.u32	%fd7, %r4;
	cvt.rn.f64.u32	%fd8, %r5;
	ld.const.f64 	%fd9, [coefficients+8];
	ld.const.f64 	%fd10, [coefficients];
	ld.const.f64 	%fd11, [coefficients+16];
	add.f64 	%fd12, %fd11, %fd11;
	ld.const.f64 	%fd13, [coefficients+24];
	mul.f64 	%fd14, %fd13, 0d4008000000000000;
	ld.const.f64 	%fd15, [roots];
	ld.const.f64 	%fd16, [roots+8];
	ld.const.f64 	%fd17, [roots+16];
	ld.const.f64 	%fd18, [roots+24];
	ld.const.f64 	%fd19, [roots+32];
	mov.u32 	%r113, 0;
	ld.const.f64 	%fd20, [roots+40];
	mov.u32 	%r217, %r113;
	mov.u32 	%r227, %r113;
	mov.u32 	%r226, %r7;

BB4_26:
	mov.u32 	%r10, %r226;
	mov.u32 	%r8, %r217;
	ld.param.f64 	%fd262, [fractalRenderAdvancedDouble_param_3+24];
	ld.param.f64 	%fd261, [fractalRenderAdvancedDouble_param_3];
	cvt.rn.f64.u32	%fd99, %r10;
	cvt.rn.f64.u32	%fd100, %r8;
	div.rn.f64 	%fd101, %fd100, %fd99;
	add.f64 	%fd102, %fd7, %fd101;
	add.f64 	%fd103, %fd8, %fd101;
	neg.f64 	%fd104, %fd103;
	fma.rn.f64 	%fd266, %fd5, %fd102, %fd261;
	fma.rn.f64 	%fd265, %fd6, %fd104, %fd262;
	setp.eq.s32	%p39, %r56, 0;
	mov.u32 	%r220, %r113;
	mov.u32 	%r221, %r113;
	@%p39 bra 	BB4_34;

BB4_27:
	mul.f64 	%fd105, %fd265, %fd265;
	mul.f64 	%fd106, %fd266, %fd266;
	sub.f64 	%fd107, %fd106, %fd105;
	mul.f64 	%fd108, %fd266, %fd265;
	fma.rn.f64 	%fd109, %fd266, %fd265, %fd108;
	mul.f64 	%fd110, %fd266, %fd107;
	mul.f64 	%fd111, %fd265, %fd109;
	sub.f64 	%fd112, %fd110, %fd111;
	mul.f64 	%fd113, %fd266, %fd109;
	fma.rn.f64 	%fd114, %fd265, %fd107, %fd113;
	fma.rn.f64 	%fd115, %fd266, %fd9, %fd10;
	mul.f64 	%fd116, %fd109, %fd11;
	fma.rn.f64 	%fd117, %fd107, %fd11, %fd115;
	fma.rn.f64 	%fd118, %fd265, %fd9, %fd116;
	fma.rn.f64 	%fd119, %fd112, %fd13, %fd117;
	fma.rn.f64 	%fd120, %fd114, %fd13, %fd118;
	fma.rn.f64 	%fd121, %fd266, %fd12, %fd9;
	mul.f64 	%fd122, %fd109, %fd14;
	fma.rn.f64 	%fd123, %fd107, %fd14, %fd121;
	fma.rn.f64 	%fd124, %fd265, %fd12, %fd122;
	abs.f64 	%fd125, %fd123;
	abs.f64 	%fd126, %fd124;
	add.f64 	%fd127, %fd125, %fd126;
	rcp.rn.f64 	%fd128, %fd127;
	mul.f64 	%fd129, %fd119, %fd128;
	mul.f64 	%fd130, %fd120, %fd128;
	mul.f64 	%fd131, %fd123, %fd128;
	mul.f64 	%fd132, %fd124, %fd128;
	mul.f64 	%fd133, %fd132, %fd132;
	fma.rn.f64 	%fd134, %fd131, %fd131, %fd133;
	rcp.rn.f64 	%fd135, %fd134;
	mul.f64 	%fd136, %fd130, %fd132;
	fma.rn.f64 	%fd137, %fd129, %fd131, %fd136;
	mul.f64 	%fd138, %fd135, %fd137;
	mul.f64 	%fd139, %fd130, %fd131;
	mul.f64 	%fd140, %fd129, %fd132;
	sub.f64 	%fd141, %fd139, %fd140;
	mul.f64 	%fd142, %fd135, %fd141;
	sub.f64 	%fd266, %fd266, %fd138;
	sub.f64 	%fd265, %fd265, %fd142;
	sub.f64 	%fd143, %fd266, %fd15;
	abs.f64 	%fd144, %fd143;
	setp.geu.f64	%p40, %fd144, 0d3F1A36E2EB1C432D;
	@%p40 bra 	BB4_29;

	add.s32 	%r221, %r220, 1;
	sub.f64 	%fd145, %fd265, %fd16;
	abs.f64 	%fd146, %fd145;
	setp.lt.f64	%p41, %fd146, 0d3F1A36E2EB1C432D;
	@%p41 bra 	BB4_34;

BB4_29:
	sub.f64 	%fd147, %fd266, %fd17;
	abs.f64 	%fd148, %fd147;
	setp.geu.f64	%p42, %fd148, 0d3F1A36E2EB1C432D;
	@%p42 bra 	BB4_31;

	add.s32 	%r221, %r220, 1;
	sub.f64 	%fd149, %fd265, %fd18;
	abs.f64 	%fd150, %fd149;
	setp.lt.f64	%p43, %fd150, 0d3F1A36E2EB1C432D;
	@%p43 bra 	BB4_34;

BB4_31:
	sub.f64 	%fd151, %fd266, %fd19;
	abs.f64 	%fd152, %fd151;
	add.s32 	%r220, %r220, 1;
	setp.lt.f64	%p44, %fd152, 0d3F1A36E2EB1C432D;
	@%p44 bra 	BB4_33;
	bra.uni 	BB4_32;

BB4_33:
	setp.lt.u32	%p46, %r220, %r56;
	sub.f64 	%fd153, %fd265, %fd20;
	abs.f64 	%fd154, %fd153;
	setp.geu.f64	%p47, %fd154, 0d3F1A36E2EB1C432D;
	and.pred  	%p48, %p47, %p46;
	mov.u32 	%r221, %r220;
	@%p48 bra 	BB4_27;
	bra.uni 	BB4_34;

BB4_32:
	setp.lt.u32	%p45, %r220, %r56;
	mov.u32 	%r221, %r220;
	@%p45 bra 	BB4_27;

BB4_34:
	cvt.rn.f32.u32	%f122, %r221;
	cvt.rzi.u32.f32	%r14, %f122;
	add.s32 	%r227, %r14, %r227;
	setp.gt.u32	%p49, %r8, 9;
	@%p49 bra 	BB4_36;

	add.u64 	%rd34, %SP, 0;
	cvta.to.local.u64 	%rd35, %rd34;
	mul.wide.u32 	%rd36, %r8, 4;
	add.s64 	%rd37, %rd35, %rd36;
	st.local.u32 	[%rd37], %r14;

BB4_36:
	ld.param.u32 	%r186, [fractalRenderAdvancedDouble_param_6];
	setp.lt.u32	%p50, %r8, 10;
	and.b32  	%r116, %r186, 1;
	setp.eq.b32	%p51, %r116, 1;
	setp.ne.s32	%p52, %r8, 0;
	and.pred  	%p53, %p50, %p52;
	and.pred  	%p54, %p53, %p51;
	shr.u32 	%r16, %r10, 1;
	setp.eq.s32	%p55, %r8, %r16;
	or.pred  	%p56, %p54, %p55;
	add.s32 	%r217, %r8, 1;
	mov.u32 	%r226, %r10;
	@!%p56 bra 	BB4_50;
	bra.uni 	BB4_37;

BB4_37:
	div.u32 	%r117, %r227, %r217;
	cvt.rn.f64.u32	%fd27, %r117;
	setp.eq.s32	%p57, %r8, 0;
	mov.f64 	%fd271, 0d0000000000000000;
	@%p57 bra 	BB4_46;

	and.b32  	%r18, %r8, 3;
	setp.eq.s32	%p58, %r18, 0;
	mov.f64 	%fd271, 0d0000000000000000;
	mov.u32 	%r225, 0;
	@%p58 bra 	BB4_44;

	setp.eq.s32	%p59, %r18, 1;
	mov.f64 	%fd268, 0d0000000000000000;
	mov.u32 	%r223, 0;
	@%p59 bra 	BB4_43;

	setp.eq.s32	%p60, %r18, 2;
	mov.f64 	%fd267, 0d0000000000000000;
	mov.u32 	%r222, 0;
	@%p60 bra 	BB4_42;

	add.u64 	%rd38, %SP, 0;
	cvta.to.local.u64 	%rd39, %rd38;
	ld.local.u32 	%r122, [%rd39];
	cvt.rn.f64.u32	%fd159, %r122;
	sub.f64 	%fd160, %fd159, %fd27;
	fma.rn.f64 	%fd267, %fd160, %fd160, 0d0000000000000000;
	mov.u32 	%r222, 1;

BB4_42:
	add.u64 	%rd40, %SP, 0;
	cvta.to.local.u64 	%rd41, %rd40;
	mul.wide.u32 	%rd42, %r222, 4;
	add.s64 	%rd43, %rd41, %rd42;
	ld.local.u32 	%r123, [%rd43];
	cvt.rn.f64.u32	%fd161, %r123;
	sub.f64 	%fd162, %fd161, %fd27;
	fma.rn.f64 	%fd268, %fd162, %fd162, %fd267;
	add.s32 	%r223, %r222, 1;

BB4_43:
	add.u64 	%rd44, %SP, 0;
	cvta.to.local.u64 	%rd45, %rd44;
	mul.wide.u32 	%rd46, %r223, 4;
	add.s64 	%rd47, %rd45, %rd46;
	ld.local.u32 	%r124, [%rd47];
	cvt.rn.f64.u32	%fd163, %r124;
	sub.f64 	%fd164, %fd163, %fd27;
	fma.rn.f64 	%fd271, %fd164, %fd164, %fd268;
	add.s32 	%r225, %r223, 1;

BB4_44:
	add.u64 	%rd48, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd48;
	setp.lt.u32	%p61, %r8, 4;
	@%p61 bra 	BB4_46;

BB4_45:
	mul.wide.u32 	%rd49, %r225, 4;
	add.s64 	%rd50, %rd1, %rd49;
	ld.local.u32 	%r125, [%rd50];
	cvt.rn.f64.u32	%fd165, %r125;
	sub.f64 	%fd166, %fd165, %fd27;
	fma.rn.f64 	%fd167, %fd166, %fd166, %fd271;
	add.s32 	%r126, %r225, 1;
	mul.wide.u32 	%rd51, %r126, 4;
	add.s64 	%rd52, %rd1, %rd51;
	ld.local.u32 	%r127, [%rd52];
	cvt.rn.f64.u32	%fd168, %r127;
	sub.f64 	%fd169, %fd168, %fd27;
	fma.rn.f64 	%fd170, %fd169, %fd169, %fd167;
	add.s32 	%r128, %r225, 2;
	mul.wide.u32 	%rd53, %r128, 4;
	add.s64 	%rd54, %rd1, %rd53;
	ld.local.u32 	%r129, [%rd54];
	cvt.rn.f64.u32	%fd171, %r129;
	sub.f64 	%fd172, %fd171, %fd27;
	fma.rn.f64 	%fd173, %fd172, %fd172, %fd170;
	add.s32 	%r130, %r225, 3;
	mul.wide.u32 	%rd55, %r130, 4;
	add.s64 	%rd56, %rd1, %rd55;
	ld.local.u32 	%r131, [%rd56];
	cvt.rn.f64.u32	%fd174, %r131;
	sub.f64 	%fd175, %fd174, %fd27;
	fma.rn.f64 	%fd271, %fd175, %fd175, %fd173;
	add.s32 	%r225, %r225, 4;
	setp.lt.u32	%p62, %r225, %r8;
	@%p62 bra 	BB4_45;

BB4_46:
	add.s32 	%r132, %r8, -1;
	cvt.rn.f64.u32	%fd176, %r132;
	div.rn.f64 	%fd177, %fd271, %fd176;
	div.rn.f64 	%fd37, %fd177, %fd27;
	setp.ne.s32	%p63, %r8, 1;
	@%p63 bra 	BB4_48;

	// inline asm
	activemask.b32 %r133;
	// inline asm
	add.u64 	%rd57, %SP, 0;
	cvta.to.local.u64 	%rd58, %rd57;
	ld.local.v2.u32 	{%r135, %r136}, [%rd58];
	setp.eq.s32	%p64, %r135, %r136;
	vote.sync.all.pred 	%p65, %p64, %r133;
	mov.u32 	%r226, 2;
	@%p65 bra 	BB4_50;

BB4_48:
	// inline asm
	activemask.b32 %r140;
	// inline asm
	setp.lt.f64	%p66, %fd37, 0d3F847AE140000000;
	vote.sync.all.pred 	%p67, %p66, %r140;
	mov.u32 	%r226, %r217;
	@%p67 bra 	BB4_50;

	// inline asm
	activemask.b32 %r142;
	// inline asm
	setp.le.f64	%p68, %fd37, 0d3FF0000000000000;
	vote.sync.all.pred 	%p69, %p68, %r142;
	setp.ge.u32	%p70, %r8, %r16;
	and.pred  	%p71, %p69, %p70;
	selp.b32	%r226, %r217, %r10, %p71;

BB4_50:
	setp.lt.u32	%p72, %r217, %r226;
	@%p72 bra 	BB4_26;

BB4_51:
	cvt.rn.f32.u32	%f138, %r226;
	div.u32 	%r144, %r227, %r226;
	cvt.rn.f32.u32	%f139, %r144;

BB4_52:
	mov.u16 	%rs10, 1;
	mul.f32 	%f123, %f136, 0f3F400000;
	add.f32 	%f136, %f123, %f138;
	mul.f32 	%f124, %f138, %f139;
	fma.rn.f32 	%f125, %f141, %f123, %f124;
	div.rn.f32 	%f141, %f125, %f136;

BB4_85:
	ld.param.u64 	%rd95, [fractalRenderAdvancedDouble_param_0];
	mov.u32 	%r207, %tid.y;
	mov.u32 	%r206, %ntid.x;
	mov.u32 	%r205, %tid.x;
	mad.lo.s32 	%r204, %r206, %r207, %r205;
	shl.b32 	%r203, %r206, 2;
	ld.param.u32 	%r202, [fractalRenderAdvancedDouble_param_1];
	div.u32 	%r201, %r204, %r203;
	bfe.u32 	%r200, %r204, 2, 2;
	shl.b32 	%r199, %r201, 2;
	add.s32 	%r198, %r199, %r200;
	mov.u32 	%r197, %ntid.y;
	mov.u32 	%r196, %ctaid.y;
	mad.lo.s32 	%r195, %r196, %r197, %r198;
	and.b32  	%r194, %r204, 15;
	rem.u32 	%r193, %r204, %r203;
	sub.s32 	%r192, %r193, %r194;
	and.b32  	%r191, %r204, 3;
	shr.u32 	%r190, %r192, 2;
	add.s32 	%r189, %r190, %r191;
	mov.u32 	%r188, %ctaid.x;
	mad.lo.s32 	%r187, %r188, %r206, %r189;
	mul.lo.s32 	%r184, %r195, %r202;
	cvt.u64.u32	%rd90, %r184;
	cvta.to.global.u64 	%rd91, %rd95;
	add.s64 	%rd92, %rd91, %rd90;
	mul.wide.u32 	%rd93, %r187, 16;
	add.s64 	%rd94, %rd92, %rd93;
	st.global.f32 	[%rd94], %f141;
	st.global.f32 	[%rd94+4], %f136;
	mov.u32 	%r185, 0;
	st.global.u32 	[%rd94+12], %r185;
	st.global.u8 	[%rd94+8], %rs10;

BB4_86:
	ret;
}

	// .globl	compose
.visible .entry compose(
	.param .u64 compose_param_0,
	.param .u32 compose_param_1,
	.param .u64 compose_param_2,
	.param .u32 compose_param_3,
	.param .u64 compose_param_4,
	.param .u32 compose_param_5,
	.param .u32 compose_param_6,
	.param .u64 compose_param_7,
	.param .u32 compose_param_8,
	.param .f32 compose_param_9
)
{
	.reg .pred 	%p<9>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<16>;
	.reg .b32 	%r<39>;
	.reg .b64 	%rd<15>;


	ld.param.u64 	%rd2, [compose_param_0];
	ld.param.u32 	%r7, [compose_param_1];
	ld.param.u64 	%rd3, [compose_param_4];
	ld.param.u32 	%r9, [compose_param_5];
	ld.param.u32 	%r10, [compose_param_6];
	ld.param.u64 	%rd4, [compose_param_7];
	ld.param.u32 	%r8, [compose_param_8];
	ld.param.f32 	%f5, [compose_param_9];
	mov.u32 	%r11, %ntid.x;
	mov.u32 	%r12, %ctaid.x;
	mov.u32 	%r13, %tid.x;
	mad.lo.s32 	%r1, %r12, %r11, %r13;
	mov.u32 	%r14, %ctaid.y;
	mov.u32 	%r15, %ntid.y;
	mov.u32 	%r16, %tid.y;
	mad.lo.s32 	%r2, %r14, %r15, %r16;
	setp.ge.u32	%p1, %r2, %r10;
	setp.ge.u32	%p2, %r1, %r9;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB5_9;

	cvta.to.global.u64 	%rd5, %rd2;
	mul.lo.s32 	%r17, %r2, %r7;
	cvt.u64.u32	%rd6, %r17;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r1, 16;
	add.s64 	%rd1, %rd7, %rd8;
	ld.const.u8 	%rs1, [VISUALIZE_SAMPLE_COUNT];
	setp.eq.s16	%p4, %rs1, 0;
	@%p4 bra 	BB5_3;

	ld.global.f32 	%f6, [%rd1+4];
	cvt.rzi.u32.f32	%r18, %f6;
	cvt.rzi.u32.f32	%r19, %f5;
	min.u32 	%r20, %r18, %r19;
	cvt.rn.f32.u32	%f7, %r20;
	cvt.rn.f32.u32	%f8, %r19;
	div.rn.f32 	%f9, %f7, %f8;
	mul.f32 	%f10, %f9, 0f437F0000;
	cvt.rzi.s32.f32	%r21, %f10;
	and.b32  	%r22, %r21, 255;
	prmt.b32 	%r23, %r22, %r22, 30212;
	prmt.b32 	%r24, %r22, %r23, 28756;
	or.b32  	%r25, %r24, -16777216;
	ld.global.u8 	%rs2, [%rd1+8];
	setp.eq.s16	%p5, %rs2, 0;
	selp.b32	%r38, %r25, -16777216, %p5;
	bra.uni 	BB5_8;

BB5_3:
	ld.global.f32 	%f1, [%rd1];
	abs.f32 	%f11, %f1;
	mov.b32 	 %r26, %f1;
	and.b32  	%r27, %r26, -2147483648;
	or.b32  	%r28, %r27, 1056964608;
	mov.b32 	 %f12, %r28;
	add.f32 	%f13, %f1, %f12;
	cvt.rzi.f32.f32	%f14, %f13;
	setp.gt.f32	%p6, %f11, 0f4B000000;
	selp.f32	%f15, %f1, %f14, %p6;
	setp.geu.f32	%p7, %f11, 0f3F000000;
	@%p7 bra 	BB5_5;

	cvt.rzi.f32.f32	%f15, %f1;

BB5_5:
	ld.const.u32 	%r29, [colorMagnifier];
	cvt.rzi.u32.f32	%r30, %f15;
	mul.lo.s32 	%r31, %r29, %r30;
	rem.u32 	%r32, %r31, %r8;
	sub.s32 	%r33, %r8, %r32;
	add.s32 	%r4, %r33, -1;
	setp.lt.u32	%p8, %r4, %r8;
	@%p8 bra 	BB5_7;

	mov.u64 	%rd9, $str7;
	cvta.global.u64 	%rd10, %rd9;
	mov.u64 	%rd11, $str8;
	cvta.global.u64 	%rd12, %rd11;
	mov.u32 	%r34, 74;
	mov.u64 	%rd13, 0;
	mov.u64 	%rd14, 2;
	// Callseq Start 14
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd10;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd12;
	.param .b32 param2;
	st.param.b32	[param2+0], %r34;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd13;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd14;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 14

BB5_7:
	shl.b32 	%r35, %r4, 2;
	mov.u32 	%r36, 0;
	suld.b.2d.b32.trap {%r38}, [%rd4, {%r35, %r36}];

BB5_8:
	shl.b32 	%r37, %r1, 2;
	sust.b.2d.b32.trap 	[%rd3, {%r37, %r2}], {%r38};

BB5_9:
	ret;
}

	// .globl	fractalRenderUnderSampled
.visible .entry fractalRenderUnderSampled(
	.param .u64 fractalRenderUnderSampled_param_0,
	.param .u32 fractalRenderUnderSampled_param_1,
	.param .u32 fractalRenderUnderSampled_param_2,
	.param .u32 fractalRenderUnderSampled_param_3,
	.param .f32 fractalRenderUnderSampled_param_4,
	.param .f32 fractalRenderUnderSampled_param_5,
	.param .f32 fractalRenderUnderSampled_param_6,
	.param .f32 fractalRenderUnderSampled_param_7,
	.param .u32 fractalRenderUnderSampled_param_8,
	.param .u32 fractalRenderUnderSampled_param_9
)
{
	.reg .pred 	%p<20>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<79>;
	.reg .b32 	%r<53>;
	.reg .f64 	%fd<29>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd2, [fractalRenderUnderSampled_param_0];
	ld.param.u32 	%r11, [fractalRenderUnderSampled_param_1];
	ld.param.u32 	%r12, [fractalRenderUnderSampled_param_2];
	ld.param.u32 	%r13, [fractalRenderUnderSampled_param_3];
	ld.param.f32 	%f17, [fractalRenderUnderSampled_param_4];
	ld.param.f32 	%f18, [fractalRenderUnderSampled_param_5];
	ld.param.f32 	%f19, [fractalRenderUnderSampled_param_6];
	ld.param.f32 	%f20, [fractalRenderUnderSampled_param_7];
	ld.param.u32 	%r14, [fractalRenderUnderSampled_param_8];
	ld.param.u32 	%r15, [fractalRenderUnderSampled_param_9];
	mov.u32 	%r16, %ntid.x;
	mov.u32 	%r17, %ctaid.x;
	mov.u32 	%r18, %tid.x;
	mad.lo.s32 	%r19, %r17, %r16, %r18;
	mul.lo.s32 	%r1, %r19, %r15;
	mov.u32 	%r20, %ctaid.y;
	mov.u32 	%r21, %ntid.y;
	mov.u32 	%r22, %tid.y;
	mad.lo.s32 	%r23, %r20, %r21, %r22;
	mul.lo.s32 	%r2, %r23, %r15;
	sub.s32 	%r24, %r13, %r15;
	setp.ge.u32	%p1, %r2, %r24;
	sub.s32 	%r25, %r12, %r15;
	setp.ge.u32	%p2, %r1, %r25;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB6_20;

	sub.f32 	%f22, %f19, %f17;
	cvt.rn.f32.u32	%f23, %r12;
	div.rn.f32 	%f24, %f22, %f23;
	cvt.rn.f32.u32	%f25, %r1;
	fma.rn.f32 	%f77, %f25, %f24, %f17;
	setp.eq.s32	%p4, %r14, 0;
	mov.f32 	%f78, 0f00000000;
	@%p4 bra 	BB6_11;

	ld.const.f64 	%fd1, [coefficients+8];
	ld.const.f64 	%fd2, [coefficients];
	ld.const.f64 	%fd3, [coefficients+16];
	add.f64 	%fd4, %fd3, %fd3;
	ld.const.f64 	%fd5, [coefficients+24];
	mul.f64 	%fd6, %fd5, 0d4008000000000000;
	ld.const.f64 	%fd7, [roots];
	cvt.rn.f32.f64	%f2, %fd7;
	ld.const.f64 	%fd8, [roots+8];
	cvt.rn.f32.f64	%f3, %fd8;
	ld.const.f64 	%fd9, [roots+16];
	cvt.rn.f32.f64	%f4, %fd9;
	ld.const.f64 	%fd10, [roots+24];
	cvt.rn.f32.f64	%f5, %fd10;
	ld.const.f64 	%fd11, [roots+32];
	cvt.rn.f32.f64	%f6, %fd11;
	ld.const.f64 	%fd12, [roots+40];
	cvt.rn.f32.f64	%f7, %fd12;
	cvt.rn.f32.u32	%f26, %r2;
	sub.f32 	%f27, %f20, %f18;
	cvt.rn.f32.u32	%f28, %r13;
	div.rn.f32 	%f29, %f27, %f28;
	mul.f32 	%f30, %f26, %f29;
	sub.f32 	%f76, %f20, %f30;
	mov.u32 	%r48, 0;

BB6_3:
	mul.f32 	%f31, %f76, %f76;
	mul.f32 	%f32, %f77, %f77;
	sub.f32 	%f33, %f32, %f31;
	mul.f32 	%f34, %f77, %f76;
	fma.rn.f32 	%f35, %f77, %f76, %f34;
	mul.f32 	%f36, %f77, %f33;
	mul.f32 	%f37, %f76, %f35;
	sub.f32 	%f38, %f36, %f37;
	mul.f32 	%f39, %f77, %f35;
	fma.rn.f32 	%f40, %f76, %f33, %f39;
	cvt.f64.f32	%fd13, %f77;
	cvt.f64.f32	%fd14, %f76;
	fma.rn.f64 	%fd15, %fd13, %fd1, %fd2;
	cvt.f64.f32	%fd16, %f33;
	cvt.f64.f32	%fd17, %f35;
	mul.f64 	%fd18, %fd17, %fd3;
	fma.rn.f64 	%fd19, %fd16, %fd3, %fd15;
	fma.rn.f64 	%fd20, %fd14, %fd1, %fd18;
	cvt.f64.f32	%fd21, %f38;
	cvt.f64.f32	%fd22, %f40;
	fma.rn.f64 	%fd23, %fd21, %fd5, %fd19;
	fma.rn.f64 	%fd24, %fd22, %fd5, %fd20;
	cvt.rn.f32.f64	%f41, %fd23;
	cvt.rn.f32.f64	%f42, %fd24;
	fma.rn.f64 	%fd25, %fd13, %fd4, %fd1;
	mul.f64 	%fd26, %fd17, %fd6;
	fma.rn.f64 	%fd27, %fd16, %fd6, %fd25;
	fma.rn.f64 	%fd28, %fd14, %fd4, %fd26;
	cvt.rn.f32.f64	%f43, %fd27;
	cvt.rn.f32.f64	%f44, %fd28;
	abs.f32 	%f45, %f43;
	abs.f32 	%f46, %f44;
	add.f32 	%f47, %f45, %f46;
	rcp.rn.f32 	%f48, %f47;
	mul.f32 	%f49, %f41, %f48;
	mul.f32 	%f50, %f42, %f48;
	mul.f32 	%f51, %f48, %f43;
	mul.f32 	%f52, %f48, %f44;
	mul.f32 	%f53, %f52, %f52;
	fma.rn.f32 	%f54, %f51, %f51, %f53;
	rcp.rn.f32 	%f55, %f54;
	mul.f32 	%f56, %f50, %f52;
	fma.rn.f32 	%f57, %f49, %f51, %f56;
	mul.f32 	%f58, %f55, %f57;
	mul.f32 	%f59, %f50, %f51;
	mul.f32 	%f60, %f49, %f52;
	sub.f32 	%f61, %f59, %f60;
	mul.f32 	%f62, %f55, %f61;
	sub.f32 	%f77, %f77, %f58;
	sub.f32 	%f76, %f76, %f62;
	add.s32 	%r48, %r48, 1;
	sub.f32 	%f63, %f77, %f2;
	abs.f32 	%f64, %f63;
	setp.geu.f32	%p5, %f64, 0f38D1B717;
	@%p5 bra 	BB6_5;

	sub.f32 	%f65, %f76, %f3;
	abs.f32 	%f66, %f65;
	setp.lt.f32	%p6, %f66, 0f38D1B717;
	@%p6 bra 	BB6_10;

BB6_5:
	sub.f32 	%f67, %f77, %f4;
	abs.f32 	%f68, %f67;
	setp.geu.f32	%p7, %f68, 0f38D1B717;
	@%p7 bra 	BB6_7;

	sub.f32 	%f69, %f76, %f5;
	abs.f32 	%f70, %f69;
	setp.lt.f32	%p8, %f70, 0f38D1B717;
	@%p8 bra 	BB6_10;

BB6_7:
	sub.f32 	%f71, %f77, %f6;
	abs.f32 	%f72, %f71;
	setp.lt.f32	%p9, %f72, 0f38D1B717;
	@%p9 bra 	BB6_9;
	bra.uni 	BB6_8;

BB6_9:
	setp.lt.u32	%p11, %r48, %r14;
	sub.f32 	%f73, %f76, %f7;
	abs.f32 	%f74, %f73;
	setp.geu.f32	%p12, %f74, 0f38D1B717;
	and.pred  	%p13, %p12, %p11;
	@%p13 bra 	BB6_3;
	bra.uni 	BB6_10;

BB6_8:
	setp.lt.u32	%p10, %r48, %r14;
	@%p10 bra 	BB6_3;

BB6_10:
	cvt.rn.f32.u32	%f78, %r48;

BB6_11:
	setp.eq.s32	%p14, %r15, 0;
	@%p14 bra 	BB6_20;

	cvt.rzi.u32.f32	%r31, %f78;
	mul.lo.s32 	%r37, %r2, %r11;
	cvt.u64.u32	%rd3, %r37;
	cvta.to.global.u64 	%rd4, %rd2;
	add.s64 	%rd5, %rd4, %rd3;
	cvt.rn.f32.u32	%f75, %r15;
	rcp.rn.f32 	%f15, %f75;
	cvt.rn.f32.u32	%f16, %r31;
	mul.wide.u32 	%rd6, %r1, 16;
	add.s64 	%rd1, %rd5, %rd6;
	and.b32  	%r30, %r15, 3;
	mov.u32 	%r49, 1;
	mov.u32 	%r52, 0;
	setp.eq.s32	%p15, %r30, 0;
	@%p15 bra 	BB6_18;

	setp.eq.s32	%p16, %r30, 1;
	mov.u32 	%r50, %r52;
	@%p16 bra 	BB6_17;

	setp.eq.s32	%p17, %r30, 2;
	@%p17 bra 	BB6_16;

	st.global.f32 	[%rd1], %f16;
	st.global.f32 	[%rd1+4], %f15;
	mov.u32 	%r44, 0;
	st.global.u32 	[%rd1+12], %r44;
	mov.u16 	%rs1, 0;
	st.global.u8 	[%rd1+8], %rs1;
	mov.u32 	%r49, 2;

BB6_16:
	st.global.f32 	[%rd1], %f16;
	st.global.f32 	[%rd1+4], %f15;
	mov.u32 	%r45, 0;
	st.global.u32 	[%rd1+12], %r45;
	mov.u16 	%rs2, 0;
	st.global.u8 	[%rd1+8], %rs2;
	mov.u32 	%r50, %r49;

BB6_17:
	st.global.f32 	[%rd1], %f16;
	st.global.f32 	[%rd1+4], %f15;
	st.global.u32 	[%rd1+12], %r52;
	mov.u16 	%rs3, 0;
	st.global.u8 	[%rd1+8], %rs3;
	add.s32 	%r52, %r50, 1;

BB6_18:
	setp.lt.u32	%p18, %r15, 4;
	@%p18 bra 	BB6_20;

BB6_19:
	st.global.f32 	[%rd1], %f16;
	st.global.f32 	[%rd1+4], %f15;
	mov.u32 	%r47, 0;
	st.global.u32 	[%rd1+12], %r47;
	mov.u16 	%rs4, 0;
	st.global.u8 	[%rd1+8], %rs4;
	add.s32 	%r52, %r52, 4;
	setp.lt.u32	%p19, %r52, %r15;
	@%p19 bra 	BB6_19;

BB6_20:
	ret;
}

	// .globl	debug
.visible .entry debug(

)
{



	ret;
}


