// Seed: 2079375532
`define pp_12 0
module module_0 (
    output logic id_0,
    input logic id_1,
    output id_2,
    input logic id_3,
    input logic id_4,
    output logic id_5,
    output id_6,
    output logic id_7,
    output id_8,
    input id_9,
    input logic id_10,
    output logic id_11
);
  assign id_2 = 1 >= id_1;
  logic id_12;
  logic id_13 = id_1;
  assign id_5 = id_10;
  logic id_14 = 1;
  type_27(
      1, id_1 + 1, 1
  );
  logic id_15;
  assign id_0  = id_4;
  assign id_11 = 1'd0;
endmodule
