
Chain_Angle.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08002000  08002000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000051e8  080020c0  080020c0  000010c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  080072a8  080072a8  000062a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007394  08007394  00007124  2**0
                  CONTENTS
  4 .ARM          00000000  08007394  08007394  00007124  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007394  08007394  00007124  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007394  08007394  00006394  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007398  08007398  00006398  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  200000c0  0800739c  000070c0  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  9 .bss          00000d04  20000124  08007400  00007124  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000e28  08007400  00007e28  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00007124  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016638  00000000  00000000  0000714c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000441f  00000000  00000000  0001d784  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00006259  00000000  00000000  00021ba3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c90  00000000  00000000  00027e00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a66  00000000  00000000  00028a90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00005bfd  00000000  00000000  000294f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016e0b  00000000  00000000  0002f0f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009b133  00000000  00000000  00045efe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000e1031  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001e80  00000000  00000000  000e1074  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000061  00000000  00000000  000e2ef4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080020c0 <__do_global_dtors_aux>:
 80020c0:	b510      	push	{r4, lr}
 80020c2:	4c06      	ldr	r4, [pc, #24]	@ (80020dc <__do_global_dtors_aux+0x1c>)
 80020c4:	7823      	ldrb	r3, [r4, #0]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d107      	bne.n	80020da <__do_global_dtors_aux+0x1a>
 80020ca:	4b05      	ldr	r3, [pc, #20]	@ (80020e0 <__do_global_dtors_aux+0x20>)
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d002      	beq.n	80020d6 <__do_global_dtors_aux+0x16>
 80020d0:	4804      	ldr	r0, [pc, #16]	@ (80020e4 <__do_global_dtors_aux+0x24>)
 80020d2:	e000      	b.n	80020d6 <__do_global_dtors_aux+0x16>
 80020d4:	bf00      	nop
 80020d6:	2301      	movs	r3, #1
 80020d8:	7023      	strb	r3, [r4, #0]
 80020da:	bd10      	pop	{r4, pc}
 80020dc:	20000124 	.word	0x20000124
 80020e0:	00000000 	.word	0x00000000
 80020e4:	0800727c 	.word	0x0800727c

080020e8 <frame_dummy>:
 80020e8:	4b04      	ldr	r3, [pc, #16]	@ (80020fc <frame_dummy+0x14>)
 80020ea:	b510      	push	{r4, lr}
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d003      	beq.n	80020f8 <frame_dummy+0x10>
 80020f0:	4903      	ldr	r1, [pc, #12]	@ (8002100 <frame_dummy+0x18>)
 80020f2:	4804      	ldr	r0, [pc, #16]	@ (8002104 <frame_dummy+0x1c>)
 80020f4:	e000      	b.n	80020f8 <frame_dummy+0x10>
 80020f6:	bf00      	nop
 80020f8:	bd10      	pop	{r4, pc}
 80020fa:	46c0      	nop			@ (mov r8, r8)
 80020fc:	00000000 	.word	0x00000000
 8002100:	20000128 	.word	0x20000128
 8002104:	0800727c 	.word	0x0800727c

08002108 <__udivsi3>:
 8002108:	2200      	movs	r2, #0
 800210a:	0843      	lsrs	r3, r0, #1
 800210c:	428b      	cmp	r3, r1
 800210e:	d374      	bcc.n	80021fa <__udivsi3+0xf2>
 8002110:	0903      	lsrs	r3, r0, #4
 8002112:	428b      	cmp	r3, r1
 8002114:	d35f      	bcc.n	80021d6 <__udivsi3+0xce>
 8002116:	0a03      	lsrs	r3, r0, #8
 8002118:	428b      	cmp	r3, r1
 800211a:	d344      	bcc.n	80021a6 <__udivsi3+0x9e>
 800211c:	0b03      	lsrs	r3, r0, #12
 800211e:	428b      	cmp	r3, r1
 8002120:	d328      	bcc.n	8002174 <__udivsi3+0x6c>
 8002122:	0c03      	lsrs	r3, r0, #16
 8002124:	428b      	cmp	r3, r1
 8002126:	d30d      	bcc.n	8002144 <__udivsi3+0x3c>
 8002128:	22ff      	movs	r2, #255	@ 0xff
 800212a:	0209      	lsls	r1, r1, #8
 800212c:	ba12      	rev	r2, r2
 800212e:	0c03      	lsrs	r3, r0, #16
 8002130:	428b      	cmp	r3, r1
 8002132:	d302      	bcc.n	800213a <__udivsi3+0x32>
 8002134:	1212      	asrs	r2, r2, #8
 8002136:	0209      	lsls	r1, r1, #8
 8002138:	d065      	beq.n	8002206 <__udivsi3+0xfe>
 800213a:	0b03      	lsrs	r3, r0, #12
 800213c:	428b      	cmp	r3, r1
 800213e:	d319      	bcc.n	8002174 <__udivsi3+0x6c>
 8002140:	e000      	b.n	8002144 <__udivsi3+0x3c>
 8002142:	0a09      	lsrs	r1, r1, #8
 8002144:	0bc3      	lsrs	r3, r0, #15
 8002146:	428b      	cmp	r3, r1
 8002148:	d301      	bcc.n	800214e <__udivsi3+0x46>
 800214a:	03cb      	lsls	r3, r1, #15
 800214c:	1ac0      	subs	r0, r0, r3
 800214e:	4152      	adcs	r2, r2
 8002150:	0b83      	lsrs	r3, r0, #14
 8002152:	428b      	cmp	r3, r1
 8002154:	d301      	bcc.n	800215a <__udivsi3+0x52>
 8002156:	038b      	lsls	r3, r1, #14
 8002158:	1ac0      	subs	r0, r0, r3
 800215a:	4152      	adcs	r2, r2
 800215c:	0b43      	lsrs	r3, r0, #13
 800215e:	428b      	cmp	r3, r1
 8002160:	d301      	bcc.n	8002166 <__udivsi3+0x5e>
 8002162:	034b      	lsls	r3, r1, #13
 8002164:	1ac0      	subs	r0, r0, r3
 8002166:	4152      	adcs	r2, r2
 8002168:	0b03      	lsrs	r3, r0, #12
 800216a:	428b      	cmp	r3, r1
 800216c:	d301      	bcc.n	8002172 <__udivsi3+0x6a>
 800216e:	030b      	lsls	r3, r1, #12
 8002170:	1ac0      	subs	r0, r0, r3
 8002172:	4152      	adcs	r2, r2
 8002174:	0ac3      	lsrs	r3, r0, #11
 8002176:	428b      	cmp	r3, r1
 8002178:	d301      	bcc.n	800217e <__udivsi3+0x76>
 800217a:	02cb      	lsls	r3, r1, #11
 800217c:	1ac0      	subs	r0, r0, r3
 800217e:	4152      	adcs	r2, r2
 8002180:	0a83      	lsrs	r3, r0, #10
 8002182:	428b      	cmp	r3, r1
 8002184:	d301      	bcc.n	800218a <__udivsi3+0x82>
 8002186:	028b      	lsls	r3, r1, #10
 8002188:	1ac0      	subs	r0, r0, r3
 800218a:	4152      	adcs	r2, r2
 800218c:	0a43      	lsrs	r3, r0, #9
 800218e:	428b      	cmp	r3, r1
 8002190:	d301      	bcc.n	8002196 <__udivsi3+0x8e>
 8002192:	024b      	lsls	r3, r1, #9
 8002194:	1ac0      	subs	r0, r0, r3
 8002196:	4152      	adcs	r2, r2
 8002198:	0a03      	lsrs	r3, r0, #8
 800219a:	428b      	cmp	r3, r1
 800219c:	d301      	bcc.n	80021a2 <__udivsi3+0x9a>
 800219e:	020b      	lsls	r3, r1, #8
 80021a0:	1ac0      	subs	r0, r0, r3
 80021a2:	4152      	adcs	r2, r2
 80021a4:	d2cd      	bcs.n	8002142 <__udivsi3+0x3a>
 80021a6:	09c3      	lsrs	r3, r0, #7
 80021a8:	428b      	cmp	r3, r1
 80021aa:	d301      	bcc.n	80021b0 <__udivsi3+0xa8>
 80021ac:	01cb      	lsls	r3, r1, #7
 80021ae:	1ac0      	subs	r0, r0, r3
 80021b0:	4152      	adcs	r2, r2
 80021b2:	0983      	lsrs	r3, r0, #6
 80021b4:	428b      	cmp	r3, r1
 80021b6:	d301      	bcc.n	80021bc <__udivsi3+0xb4>
 80021b8:	018b      	lsls	r3, r1, #6
 80021ba:	1ac0      	subs	r0, r0, r3
 80021bc:	4152      	adcs	r2, r2
 80021be:	0943      	lsrs	r3, r0, #5
 80021c0:	428b      	cmp	r3, r1
 80021c2:	d301      	bcc.n	80021c8 <__udivsi3+0xc0>
 80021c4:	014b      	lsls	r3, r1, #5
 80021c6:	1ac0      	subs	r0, r0, r3
 80021c8:	4152      	adcs	r2, r2
 80021ca:	0903      	lsrs	r3, r0, #4
 80021cc:	428b      	cmp	r3, r1
 80021ce:	d301      	bcc.n	80021d4 <__udivsi3+0xcc>
 80021d0:	010b      	lsls	r3, r1, #4
 80021d2:	1ac0      	subs	r0, r0, r3
 80021d4:	4152      	adcs	r2, r2
 80021d6:	08c3      	lsrs	r3, r0, #3
 80021d8:	428b      	cmp	r3, r1
 80021da:	d301      	bcc.n	80021e0 <__udivsi3+0xd8>
 80021dc:	00cb      	lsls	r3, r1, #3
 80021de:	1ac0      	subs	r0, r0, r3
 80021e0:	4152      	adcs	r2, r2
 80021e2:	0883      	lsrs	r3, r0, #2
 80021e4:	428b      	cmp	r3, r1
 80021e6:	d301      	bcc.n	80021ec <__udivsi3+0xe4>
 80021e8:	008b      	lsls	r3, r1, #2
 80021ea:	1ac0      	subs	r0, r0, r3
 80021ec:	4152      	adcs	r2, r2
 80021ee:	0843      	lsrs	r3, r0, #1
 80021f0:	428b      	cmp	r3, r1
 80021f2:	d301      	bcc.n	80021f8 <__udivsi3+0xf0>
 80021f4:	004b      	lsls	r3, r1, #1
 80021f6:	1ac0      	subs	r0, r0, r3
 80021f8:	4152      	adcs	r2, r2
 80021fa:	1a41      	subs	r1, r0, r1
 80021fc:	d200      	bcs.n	8002200 <__udivsi3+0xf8>
 80021fe:	4601      	mov	r1, r0
 8002200:	4152      	adcs	r2, r2
 8002202:	4610      	mov	r0, r2
 8002204:	4770      	bx	lr
 8002206:	e7ff      	b.n	8002208 <__udivsi3+0x100>
 8002208:	b501      	push	{r0, lr}
 800220a:	2000      	movs	r0, #0
 800220c:	f000 f8f0 	bl	80023f0 <__aeabi_idiv0>
 8002210:	bd02      	pop	{r1, pc}
 8002212:	46c0      	nop			@ (mov r8, r8)

08002214 <__aeabi_uidivmod>:
 8002214:	2900      	cmp	r1, #0
 8002216:	d0f7      	beq.n	8002208 <__udivsi3+0x100>
 8002218:	e776      	b.n	8002108 <__udivsi3>
 800221a:	4770      	bx	lr

0800221c <__divsi3>:
 800221c:	4603      	mov	r3, r0
 800221e:	430b      	orrs	r3, r1
 8002220:	d47f      	bmi.n	8002322 <__divsi3+0x106>
 8002222:	2200      	movs	r2, #0
 8002224:	0843      	lsrs	r3, r0, #1
 8002226:	428b      	cmp	r3, r1
 8002228:	d374      	bcc.n	8002314 <__divsi3+0xf8>
 800222a:	0903      	lsrs	r3, r0, #4
 800222c:	428b      	cmp	r3, r1
 800222e:	d35f      	bcc.n	80022f0 <__divsi3+0xd4>
 8002230:	0a03      	lsrs	r3, r0, #8
 8002232:	428b      	cmp	r3, r1
 8002234:	d344      	bcc.n	80022c0 <__divsi3+0xa4>
 8002236:	0b03      	lsrs	r3, r0, #12
 8002238:	428b      	cmp	r3, r1
 800223a:	d328      	bcc.n	800228e <__divsi3+0x72>
 800223c:	0c03      	lsrs	r3, r0, #16
 800223e:	428b      	cmp	r3, r1
 8002240:	d30d      	bcc.n	800225e <__divsi3+0x42>
 8002242:	22ff      	movs	r2, #255	@ 0xff
 8002244:	0209      	lsls	r1, r1, #8
 8002246:	ba12      	rev	r2, r2
 8002248:	0c03      	lsrs	r3, r0, #16
 800224a:	428b      	cmp	r3, r1
 800224c:	d302      	bcc.n	8002254 <__divsi3+0x38>
 800224e:	1212      	asrs	r2, r2, #8
 8002250:	0209      	lsls	r1, r1, #8
 8002252:	d065      	beq.n	8002320 <__divsi3+0x104>
 8002254:	0b03      	lsrs	r3, r0, #12
 8002256:	428b      	cmp	r3, r1
 8002258:	d319      	bcc.n	800228e <__divsi3+0x72>
 800225a:	e000      	b.n	800225e <__divsi3+0x42>
 800225c:	0a09      	lsrs	r1, r1, #8
 800225e:	0bc3      	lsrs	r3, r0, #15
 8002260:	428b      	cmp	r3, r1
 8002262:	d301      	bcc.n	8002268 <__divsi3+0x4c>
 8002264:	03cb      	lsls	r3, r1, #15
 8002266:	1ac0      	subs	r0, r0, r3
 8002268:	4152      	adcs	r2, r2
 800226a:	0b83      	lsrs	r3, r0, #14
 800226c:	428b      	cmp	r3, r1
 800226e:	d301      	bcc.n	8002274 <__divsi3+0x58>
 8002270:	038b      	lsls	r3, r1, #14
 8002272:	1ac0      	subs	r0, r0, r3
 8002274:	4152      	adcs	r2, r2
 8002276:	0b43      	lsrs	r3, r0, #13
 8002278:	428b      	cmp	r3, r1
 800227a:	d301      	bcc.n	8002280 <__divsi3+0x64>
 800227c:	034b      	lsls	r3, r1, #13
 800227e:	1ac0      	subs	r0, r0, r3
 8002280:	4152      	adcs	r2, r2
 8002282:	0b03      	lsrs	r3, r0, #12
 8002284:	428b      	cmp	r3, r1
 8002286:	d301      	bcc.n	800228c <__divsi3+0x70>
 8002288:	030b      	lsls	r3, r1, #12
 800228a:	1ac0      	subs	r0, r0, r3
 800228c:	4152      	adcs	r2, r2
 800228e:	0ac3      	lsrs	r3, r0, #11
 8002290:	428b      	cmp	r3, r1
 8002292:	d301      	bcc.n	8002298 <__divsi3+0x7c>
 8002294:	02cb      	lsls	r3, r1, #11
 8002296:	1ac0      	subs	r0, r0, r3
 8002298:	4152      	adcs	r2, r2
 800229a:	0a83      	lsrs	r3, r0, #10
 800229c:	428b      	cmp	r3, r1
 800229e:	d301      	bcc.n	80022a4 <__divsi3+0x88>
 80022a0:	028b      	lsls	r3, r1, #10
 80022a2:	1ac0      	subs	r0, r0, r3
 80022a4:	4152      	adcs	r2, r2
 80022a6:	0a43      	lsrs	r3, r0, #9
 80022a8:	428b      	cmp	r3, r1
 80022aa:	d301      	bcc.n	80022b0 <__divsi3+0x94>
 80022ac:	024b      	lsls	r3, r1, #9
 80022ae:	1ac0      	subs	r0, r0, r3
 80022b0:	4152      	adcs	r2, r2
 80022b2:	0a03      	lsrs	r3, r0, #8
 80022b4:	428b      	cmp	r3, r1
 80022b6:	d301      	bcc.n	80022bc <__divsi3+0xa0>
 80022b8:	020b      	lsls	r3, r1, #8
 80022ba:	1ac0      	subs	r0, r0, r3
 80022bc:	4152      	adcs	r2, r2
 80022be:	d2cd      	bcs.n	800225c <__divsi3+0x40>
 80022c0:	09c3      	lsrs	r3, r0, #7
 80022c2:	428b      	cmp	r3, r1
 80022c4:	d301      	bcc.n	80022ca <__divsi3+0xae>
 80022c6:	01cb      	lsls	r3, r1, #7
 80022c8:	1ac0      	subs	r0, r0, r3
 80022ca:	4152      	adcs	r2, r2
 80022cc:	0983      	lsrs	r3, r0, #6
 80022ce:	428b      	cmp	r3, r1
 80022d0:	d301      	bcc.n	80022d6 <__divsi3+0xba>
 80022d2:	018b      	lsls	r3, r1, #6
 80022d4:	1ac0      	subs	r0, r0, r3
 80022d6:	4152      	adcs	r2, r2
 80022d8:	0943      	lsrs	r3, r0, #5
 80022da:	428b      	cmp	r3, r1
 80022dc:	d301      	bcc.n	80022e2 <__divsi3+0xc6>
 80022de:	014b      	lsls	r3, r1, #5
 80022e0:	1ac0      	subs	r0, r0, r3
 80022e2:	4152      	adcs	r2, r2
 80022e4:	0903      	lsrs	r3, r0, #4
 80022e6:	428b      	cmp	r3, r1
 80022e8:	d301      	bcc.n	80022ee <__divsi3+0xd2>
 80022ea:	010b      	lsls	r3, r1, #4
 80022ec:	1ac0      	subs	r0, r0, r3
 80022ee:	4152      	adcs	r2, r2
 80022f0:	08c3      	lsrs	r3, r0, #3
 80022f2:	428b      	cmp	r3, r1
 80022f4:	d301      	bcc.n	80022fa <__divsi3+0xde>
 80022f6:	00cb      	lsls	r3, r1, #3
 80022f8:	1ac0      	subs	r0, r0, r3
 80022fa:	4152      	adcs	r2, r2
 80022fc:	0883      	lsrs	r3, r0, #2
 80022fe:	428b      	cmp	r3, r1
 8002300:	d301      	bcc.n	8002306 <__divsi3+0xea>
 8002302:	008b      	lsls	r3, r1, #2
 8002304:	1ac0      	subs	r0, r0, r3
 8002306:	4152      	adcs	r2, r2
 8002308:	0843      	lsrs	r3, r0, #1
 800230a:	428b      	cmp	r3, r1
 800230c:	d301      	bcc.n	8002312 <__divsi3+0xf6>
 800230e:	004b      	lsls	r3, r1, #1
 8002310:	1ac0      	subs	r0, r0, r3
 8002312:	4152      	adcs	r2, r2
 8002314:	1a41      	subs	r1, r0, r1
 8002316:	d200      	bcs.n	800231a <__divsi3+0xfe>
 8002318:	4601      	mov	r1, r0
 800231a:	4152      	adcs	r2, r2
 800231c:	4610      	mov	r0, r2
 800231e:	4770      	bx	lr
 8002320:	e05d      	b.n	80023de <__divsi3+0x1c2>
 8002322:	0fca      	lsrs	r2, r1, #31
 8002324:	d000      	beq.n	8002328 <__divsi3+0x10c>
 8002326:	4249      	negs	r1, r1
 8002328:	1003      	asrs	r3, r0, #32
 800232a:	d300      	bcc.n	800232e <__divsi3+0x112>
 800232c:	4240      	negs	r0, r0
 800232e:	4053      	eors	r3, r2
 8002330:	2200      	movs	r2, #0
 8002332:	469c      	mov	ip, r3
 8002334:	0903      	lsrs	r3, r0, #4
 8002336:	428b      	cmp	r3, r1
 8002338:	d32d      	bcc.n	8002396 <__divsi3+0x17a>
 800233a:	0a03      	lsrs	r3, r0, #8
 800233c:	428b      	cmp	r3, r1
 800233e:	d312      	bcc.n	8002366 <__divsi3+0x14a>
 8002340:	22fc      	movs	r2, #252	@ 0xfc
 8002342:	0189      	lsls	r1, r1, #6
 8002344:	ba12      	rev	r2, r2
 8002346:	0a03      	lsrs	r3, r0, #8
 8002348:	428b      	cmp	r3, r1
 800234a:	d30c      	bcc.n	8002366 <__divsi3+0x14a>
 800234c:	0189      	lsls	r1, r1, #6
 800234e:	1192      	asrs	r2, r2, #6
 8002350:	428b      	cmp	r3, r1
 8002352:	d308      	bcc.n	8002366 <__divsi3+0x14a>
 8002354:	0189      	lsls	r1, r1, #6
 8002356:	1192      	asrs	r2, r2, #6
 8002358:	428b      	cmp	r3, r1
 800235a:	d304      	bcc.n	8002366 <__divsi3+0x14a>
 800235c:	0189      	lsls	r1, r1, #6
 800235e:	d03a      	beq.n	80023d6 <__divsi3+0x1ba>
 8002360:	1192      	asrs	r2, r2, #6
 8002362:	e000      	b.n	8002366 <__divsi3+0x14a>
 8002364:	0989      	lsrs	r1, r1, #6
 8002366:	09c3      	lsrs	r3, r0, #7
 8002368:	428b      	cmp	r3, r1
 800236a:	d301      	bcc.n	8002370 <__divsi3+0x154>
 800236c:	01cb      	lsls	r3, r1, #7
 800236e:	1ac0      	subs	r0, r0, r3
 8002370:	4152      	adcs	r2, r2
 8002372:	0983      	lsrs	r3, r0, #6
 8002374:	428b      	cmp	r3, r1
 8002376:	d301      	bcc.n	800237c <__divsi3+0x160>
 8002378:	018b      	lsls	r3, r1, #6
 800237a:	1ac0      	subs	r0, r0, r3
 800237c:	4152      	adcs	r2, r2
 800237e:	0943      	lsrs	r3, r0, #5
 8002380:	428b      	cmp	r3, r1
 8002382:	d301      	bcc.n	8002388 <__divsi3+0x16c>
 8002384:	014b      	lsls	r3, r1, #5
 8002386:	1ac0      	subs	r0, r0, r3
 8002388:	4152      	adcs	r2, r2
 800238a:	0903      	lsrs	r3, r0, #4
 800238c:	428b      	cmp	r3, r1
 800238e:	d301      	bcc.n	8002394 <__divsi3+0x178>
 8002390:	010b      	lsls	r3, r1, #4
 8002392:	1ac0      	subs	r0, r0, r3
 8002394:	4152      	adcs	r2, r2
 8002396:	08c3      	lsrs	r3, r0, #3
 8002398:	428b      	cmp	r3, r1
 800239a:	d301      	bcc.n	80023a0 <__divsi3+0x184>
 800239c:	00cb      	lsls	r3, r1, #3
 800239e:	1ac0      	subs	r0, r0, r3
 80023a0:	4152      	adcs	r2, r2
 80023a2:	0883      	lsrs	r3, r0, #2
 80023a4:	428b      	cmp	r3, r1
 80023a6:	d301      	bcc.n	80023ac <__divsi3+0x190>
 80023a8:	008b      	lsls	r3, r1, #2
 80023aa:	1ac0      	subs	r0, r0, r3
 80023ac:	4152      	adcs	r2, r2
 80023ae:	d2d9      	bcs.n	8002364 <__divsi3+0x148>
 80023b0:	0843      	lsrs	r3, r0, #1
 80023b2:	428b      	cmp	r3, r1
 80023b4:	d301      	bcc.n	80023ba <__divsi3+0x19e>
 80023b6:	004b      	lsls	r3, r1, #1
 80023b8:	1ac0      	subs	r0, r0, r3
 80023ba:	4152      	adcs	r2, r2
 80023bc:	1a41      	subs	r1, r0, r1
 80023be:	d200      	bcs.n	80023c2 <__divsi3+0x1a6>
 80023c0:	4601      	mov	r1, r0
 80023c2:	4663      	mov	r3, ip
 80023c4:	4152      	adcs	r2, r2
 80023c6:	105b      	asrs	r3, r3, #1
 80023c8:	4610      	mov	r0, r2
 80023ca:	d301      	bcc.n	80023d0 <__divsi3+0x1b4>
 80023cc:	4240      	negs	r0, r0
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d500      	bpl.n	80023d4 <__divsi3+0x1b8>
 80023d2:	4249      	negs	r1, r1
 80023d4:	4770      	bx	lr
 80023d6:	4663      	mov	r3, ip
 80023d8:	105b      	asrs	r3, r3, #1
 80023da:	d300      	bcc.n	80023de <__divsi3+0x1c2>
 80023dc:	4240      	negs	r0, r0
 80023de:	b501      	push	{r0, lr}
 80023e0:	2000      	movs	r0, #0
 80023e2:	f000 f805 	bl	80023f0 <__aeabi_idiv0>
 80023e6:	bd02      	pop	{r1, pc}

080023e8 <__aeabi_idivmod>:
 80023e8:	2900      	cmp	r1, #0
 80023ea:	d0f8      	beq.n	80023de <__divsi3+0x1c2>
 80023ec:	e716      	b.n	800221c <__divsi3>
 80023ee:	4770      	bx	lr

080023f0 <__aeabi_idiv0>:
 80023f0:	4770      	bx	lr
 80023f2:	46c0      	nop			@ (mov r8, r8)

080023f4 <__aeabi_d2uiz>:
 80023f4:	b570      	push	{r4, r5, r6, lr}
 80023f6:	2200      	movs	r2, #0
 80023f8:	4b0c      	ldr	r3, [pc, #48]	@ (800242c <__aeabi_d2uiz+0x38>)
 80023fa:	0004      	movs	r4, r0
 80023fc:	000d      	movs	r5, r1
 80023fe:	f001 fa33 	bl	8003868 <__aeabi_dcmpge>
 8002402:	2800      	cmp	r0, #0
 8002404:	d104      	bne.n	8002410 <__aeabi_d2uiz+0x1c>
 8002406:	0020      	movs	r0, r4
 8002408:	0029      	movs	r1, r5
 800240a:	f001 f98f 	bl	800372c <__aeabi_d2iz>
 800240e:	bd70      	pop	{r4, r5, r6, pc}
 8002410:	4b06      	ldr	r3, [pc, #24]	@ (800242c <__aeabi_d2uiz+0x38>)
 8002412:	2200      	movs	r2, #0
 8002414:	0020      	movs	r0, r4
 8002416:	0029      	movs	r1, r5
 8002418:	f000 fdec 	bl	8002ff4 <__aeabi_dsub>
 800241c:	f001 f986 	bl	800372c <__aeabi_d2iz>
 8002420:	2380      	movs	r3, #128	@ 0x80
 8002422:	061b      	lsls	r3, r3, #24
 8002424:	469c      	mov	ip, r3
 8002426:	4460      	add	r0, ip
 8002428:	e7f1      	b.n	800240e <__aeabi_d2uiz+0x1a>
 800242a:	46c0      	nop			@ (mov r8, r8)
 800242c:	41e00000 	.word	0x41e00000

08002430 <__aeabi_ddiv>:
 8002430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002432:	46de      	mov	lr, fp
 8002434:	4645      	mov	r5, r8
 8002436:	4657      	mov	r7, sl
 8002438:	464e      	mov	r6, r9
 800243a:	b5e0      	push	{r5, r6, r7, lr}
 800243c:	b087      	sub	sp, #28
 800243e:	9200      	str	r2, [sp, #0]
 8002440:	9301      	str	r3, [sp, #4]
 8002442:	030b      	lsls	r3, r1, #12
 8002444:	0b1b      	lsrs	r3, r3, #12
 8002446:	469b      	mov	fp, r3
 8002448:	0fca      	lsrs	r2, r1, #31
 800244a:	004b      	lsls	r3, r1, #1
 800244c:	0004      	movs	r4, r0
 800244e:	4680      	mov	r8, r0
 8002450:	0d5b      	lsrs	r3, r3, #21
 8002452:	9202      	str	r2, [sp, #8]
 8002454:	d100      	bne.n	8002458 <__aeabi_ddiv+0x28>
 8002456:	e16a      	b.n	800272e <__aeabi_ddiv+0x2fe>
 8002458:	4ad4      	ldr	r2, [pc, #848]	@ (80027ac <__aeabi_ddiv+0x37c>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d100      	bne.n	8002460 <__aeabi_ddiv+0x30>
 800245e:	e18c      	b.n	800277a <__aeabi_ddiv+0x34a>
 8002460:	4659      	mov	r1, fp
 8002462:	0f42      	lsrs	r2, r0, #29
 8002464:	00c9      	lsls	r1, r1, #3
 8002466:	430a      	orrs	r2, r1
 8002468:	2180      	movs	r1, #128	@ 0x80
 800246a:	0409      	lsls	r1, r1, #16
 800246c:	4311      	orrs	r1, r2
 800246e:	00c2      	lsls	r2, r0, #3
 8002470:	4690      	mov	r8, r2
 8002472:	4acf      	ldr	r2, [pc, #828]	@ (80027b0 <__aeabi_ddiv+0x380>)
 8002474:	4689      	mov	r9, r1
 8002476:	4692      	mov	sl, r2
 8002478:	449a      	add	sl, r3
 800247a:	2300      	movs	r3, #0
 800247c:	2400      	movs	r4, #0
 800247e:	9303      	str	r3, [sp, #12]
 8002480:	9e00      	ldr	r6, [sp, #0]
 8002482:	9f01      	ldr	r7, [sp, #4]
 8002484:	033b      	lsls	r3, r7, #12
 8002486:	0b1b      	lsrs	r3, r3, #12
 8002488:	469b      	mov	fp, r3
 800248a:	007b      	lsls	r3, r7, #1
 800248c:	0030      	movs	r0, r6
 800248e:	0d5b      	lsrs	r3, r3, #21
 8002490:	0ffd      	lsrs	r5, r7, #31
 8002492:	2b00      	cmp	r3, #0
 8002494:	d100      	bne.n	8002498 <__aeabi_ddiv+0x68>
 8002496:	e128      	b.n	80026ea <__aeabi_ddiv+0x2ba>
 8002498:	4ac4      	ldr	r2, [pc, #784]	@ (80027ac <__aeabi_ddiv+0x37c>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d100      	bne.n	80024a0 <__aeabi_ddiv+0x70>
 800249e:	e177      	b.n	8002790 <__aeabi_ddiv+0x360>
 80024a0:	4659      	mov	r1, fp
 80024a2:	0f72      	lsrs	r2, r6, #29
 80024a4:	00c9      	lsls	r1, r1, #3
 80024a6:	430a      	orrs	r2, r1
 80024a8:	2180      	movs	r1, #128	@ 0x80
 80024aa:	0409      	lsls	r1, r1, #16
 80024ac:	4311      	orrs	r1, r2
 80024ae:	468b      	mov	fp, r1
 80024b0:	49bf      	ldr	r1, [pc, #764]	@ (80027b0 <__aeabi_ddiv+0x380>)
 80024b2:	00f2      	lsls	r2, r6, #3
 80024b4:	468c      	mov	ip, r1
 80024b6:	4651      	mov	r1, sl
 80024b8:	4463      	add	r3, ip
 80024ba:	1acb      	subs	r3, r1, r3
 80024bc:	469a      	mov	sl, r3
 80024be:	2300      	movs	r3, #0
 80024c0:	9e02      	ldr	r6, [sp, #8]
 80024c2:	406e      	eors	r6, r5
 80024c4:	2c0f      	cmp	r4, #15
 80024c6:	d827      	bhi.n	8002518 <__aeabi_ddiv+0xe8>
 80024c8:	49ba      	ldr	r1, [pc, #744]	@ (80027b4 <__aeabi_ddiv+0x384>)
 80024ca:	00a4      	lsls	r4, r4, #2
 80024cc:	5909      	ldr	r1, [r1, r4]
 80024ce:	468f      	mov	pc, r1
 80024d0:	46cb      	mov	fp, r9
 80024d2:	4642      	mov	r2, r8
 80024d4:	9e02      	ldr	r6, [sp, #8]
 80024d6:	9b03      	ldr	r3, [sp, #12]
 80024d8:	2b02      	cmp	r3, #2
 80024da:	d016      	beq.n	800250a <__aeabi_ddiv+0xda>
 80024dc:	2b03      	cmp	r3, #3
 80024de:	d100      	bne.n	80024e2 <__aeabi_ddiv+0xb2>
 80024e0:	e2a6      	b.n	8002a30 <__aeabi_ddiv+0x600>
 80024e2:	2b01      	cmp	r3, #1
 80024e4:	d000      	beq.n	80024e8 <__aeabi_ddiv+0xb8>
 80024e6:	e0df      	b.n	80026a8 <__aeabi_ddiv+0x278>
 80024e8:	2200      	movs	r2, #0
 80024ea:	2300      	movs	r3, #0
 80024ec:	2400      	movs	r4, #0
 80024ee:	4690      	mov	r8, r2
 80024f0:	051b      	lsls	r3, r3, #20
 80024f2:	4323      	orrs	r3, r4
 80024f4:	07f6      	lsls	r6, r6, #31
 80024f6:	4333      	orrs	r3, r6
 80024f8:	4640      	mov	r0, r8
 80024fa:	0019      	movs	r1, r3
 80024fc:	b007      	add	sp, #28
 80024fe:	bcf0      	pop	{r4, r5, r6, r7}
 8002500:	46bb      	mov	fp, r7
 8002502:	46b2      	mov	sl, r6
 8002504:	46a9      	mov	r9, r5
 8002506:	46a0      	mov	r8, r4
 8002508:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800250a:	2200      	movs	r2, #0
 800250c:	2400      	movs	r4, #0
 800250e:	4690      	mov	r8, r2
 8002510:	4ba6      	ldr	r3, [pc, #664]	@ (80027ac <__aeabi_ddiv+0x37c>)
 8002512:	e7ed      	b.n	80024f0 <__aeabi_ddiv+0xc0>
 8002514:	002e      	movs	r6, r5
 8002516:	e7df      	b.n	80024d8 <__aeabi_ddiv+0xa8>
 8002518:	45cb      	cmp	fp, r9
 800251a:	d200      	bcs.n	800251e <__aeabi_ddiv+0xee>
 800251c:	e1d4      	b.n	80028c8 <__aeabi_ddiv+0x498>
 800251e:	d100      	bne.n	8002522 <__aeabi_ddiv+0xf2>
 8002520:	e1cf      	b.n	80028c2 <__aeabi_ddiv+0x492>
 8002522:	2301      	movs	r3, #1
 8002524:	425b      	negs	r3, r3
 8002526:	469c      	mov	ip, r3
 8002528:	4644      	mov	r4, r8
 800252a:	4648      	mov	r0, r9
 800252c:	2700      	movs	r7, #0
 800252e:	44e2      	add	sl, ip
 8002530:	465b      	mov	r3, fp
 8002532:	0e15      	lsrs	r5, r2, #24
 8002534:	021b      	lsls	r3, r3, #8
 8002536:	431d      	orrs	r5, r3
 8002538:	0c19      	lsrs	r1, r3, #16
 800253a:	042b      	lsls	r3, r5, #16
 800253c:	0212      	lsls	r2, r2, #8
 800253e:	9500      	str	r5, [sp, #0]
 8002540:	0c1d      	lsrs	r5, r3, #16
 8002542:	4691      	mov	r9, r2
 8002544:	9102      	str	r1, [sp, #8]
 8002546:	9503      	str	r5, [sp, #12]
 8002548:	f7ff fe64 	bl	8002214 <__aeabi_uidivmod>
 800254c:	0002      	movs	r2, r0
 800254e:	436a      	muls	r2, r5
 8002550:	040b      	lsls	r3, r1, #16
 8002552:	0c21      	lsrs	r1, r4, #16
 8002554:	4680      	mov	r8, r0
 8002556:	4319      	orrs	r1, r3
 8002558:	428a      	cmp	r2, r1
 800255a:	d909      	bls.n	8002570 <__aeabi_ddiv+0x140>
 800255c:	9d00      	ldr	r5, [sp, #0]
 800255e:	2301      	movs	r3, #1
 8002560:	46ac      	mov	ip, r5
 8002562:	425b      	negs	r3, r3
 8002564:	4461      	add	r1, ip
 8002566:	469c      	mov	ip, r3
 8002568:	44e0      	add	r8, ip
 800256a:	428d      	cmp	r5, r1
 800256c:	d800      	bhi.n	8002570 <__aeabi_ddiv+0x140>
 800256e:	e1fb      	b.n	8002968 <__aeabi_ddiv+0x538>
 8002570:	1a88      	subs	r0, r1, r2
 8002572:	9902      	ldr	r1, [sp, #8]
 8002574:	f7ff fe4e 	bl	8002214 <__aeabi_uidivmod>
 8002578:	9a03      	ldr	r2, [sp, #12]
 800257a:	0424      	lsls	r4, r4, #16
 800257c:	4342      	muls	r2, r0
 800257e:	0409      	lsls	r1, r1, #16
 8002580:	0c24      	lsrs	r4, r4, #16
 8002582:	0003      	movs	r3, r0
 8002584:	430c      	orrs	r4, r1
 8002586:	42a2      	cmp	r2, r4
 8002588:	d906      	bls.n	8002598 <__aeabi_ddiv+0x168>
 800258a:	9900      	ldr	r1, [sp, #0]
 800258c:	3b01      	subs	r3, #1
 800258e:	468c      	mov	ip, r1
 8002590:	4464      	add	r4, ip
 8002592:	42a1      	cmp	r1, r4
 8002594:	d800      	bhi.n	8002598 <__aeabi_ddiv+0x168>
 8002596:	e1e1      	b.n	800295c <__aeabi_ddiv+0x52c>
 8002598:	1aa0      	subs	r0, r4, r2
 800259a:	4642      	mov	r2, r8
 800259c:	0412      	lsls	r2, r2, #16
 800259e:	431a      	orrs	r2, r3
 80025a0:	4693      	mov	fp, r2
 80025a2:	464b      	mov	r3, r9
 80025a4:	4659      	mov	r1, fp
 80025a6:	0c1b      	lsrs	r3, r3, #16
 80025a8:	001d      	movs	r5, r3
 80025aa:	9304      	str	r3, [sp, #16]
 80025ac:	040b      	lsls	r3, r1, #16
 80025ae:	4649      	mov	r1, r9
 80025b0:	0409      	lsls	r1, r1, #16
 80025b2:	0c09      	lsrs	r1, r1, #16
 80025b4:	000c      	movs	r4, r1
 80025b6:	0c1b      	lsrs	r3, r3, #16
 80025b8:	435c      	muls	r4, r3
 80025ba:	0c12      	lsrs	r2, r2, #16
 80025bc:	436b      	muls	r3, r5
 80025be:	4688      	mov	r8, r1
 80025c0:	4351      	muls	r1, r2
 80025c2:	436a      	muls	r2, r5
 80025c4:	0c25      	lsrs	r5, r4, #16
 80025c6:	46ac      	mov	ip, r5
 80025c8:	185b      	adds	r3, r3, r1
 80025ca:	4463      	add	r3, ip
 80025cc:	4299      	cmp	r1, r3
 80025ce:	d903      	bls.n	80025d8 <__aeabi_ddiv+0x1a8>
 80025d0:	2180      	movs	r1, #128	@ 0x80
 80025d2:	0249      	lsls	r1, r1, #9
 80025d4:	468c      	mov	ip, r1
 80025d6:	4462      	add	r2, ip
 80025d8:	0c19      	lsrs	r1, r3, #16
 80025da:	0424      	lsls	r4, r4, #16
 80025dc:	041b      	lsls	r3, r3, #16
 80025de:	0c24      	lsrs	r4, r4, #16
 80025e0:	188a      	adds	r2, r1, r2
 80025e2:	191c      	adds	r4, r3, r4
 80025e4:	4290      	cmp	r0, r2
 80025e6:	d302      	bcc.n	80025ee <__aeabi_ddiv+0x1be>
 80025e8:	d116      	bne.n	8002618 <__aeabi_ddiv+0x1e8>
 80025ea:	42a7      	cmp	r7, r4
 80025ec:	d214      	bcs.n	8002618 <__aeabi_ddiv+0x1e8>
 80025ee:	465b      	mov	r3, fp
 80025f0:	9d00      	ldr	r5, [sp, #0]
 80025f2:	3b01      	subs	r3, #1
 80025f4:	444f      	add	r7, r9
 80025f6:	9305      	str	r3, [sp, #20]
 80025f8:	454f      	cmp	r7, r9
 80025fa:	419b      	sbcs	r3, r3
 80025fc:	46ac      	mov	ip, r5
 80025fe:	425b      	negs	r3, r3
 8002600:	4463      	add	r3, ip
 8002602:	18c0      	adds	r0, r0, r3
 8002604:	4285      	cmp	r5, r0
 8002606:	d300      	bcc.n	800260a <__aeabi_ddiv+0x1da>
 8002608:	e1a1      	b.n	800294e <__aeabi_ddiv+0x51e>
 800260a:	4282      	cmp	r2, r0
 800260c:	d900      	bls.n	8002610 <__aeabi_ddiv+0x1e0>
 800260e:	e1f6      	b.n	80029fe <__aeabi_ddiv+0x5ce>
 8002610:	d100      	bne.n	8002614 <__aeabi_ddiv+0x1e4>
 8002612:	e1f1      	b.n	80029f8 <__aeabi_ddiv+0x5c8>
 8002614:	9b05      	ldr	r3, [sp, #20]
 8002616:	469b      	mov	fp, r3
 8002618:	1b3c      	subs	r4, r7, r4
 800261a:	42a7      	cmp	r7, r4
 800261c:	41bf      	sbcs	r7, r7
 800261e:	9d00      	ldr	r5, [sp, #0]
 8002620:	1a80      	subs	r0, r0, r2
 8002622:	427f      	negs	r7, r7
 8002624:	1bc0      	subs	r0, r0, r7
 8002626:	4285      	cmp	r5, r0
 8002628:	d100      	bne.n	800262c <__aeabi_ddiv+0x1fc>
 800262a:	e1d0      	b.n	80029ce <__aeabi_ddiv+0x59e>
 800262c:	9902      	ldr	r1, [sp, #8]
 800262e:	f7ff fdf1 	bl	8002214 <__aeabi_uidivmod>
 8002632:	9a03      	ldr	r2, [sp, #12]
 8002634:	040b      	lsls	r3, r1, #16
 8002636:	4342      	muls	r2, r0
 8002638:	0c21      	lsrs	r1, r4, #16
 800263a:	0007      	movs	r7, r0
 800263c:	4319      	orrs	r1, r3
 800263e:	428a      	cmp	r2, r1
 8002640:	d900      	bls.n	8002644 <__aeabi_ddiv+0x214>
 8002642:	e178      	b.n	8002936 <__aeabi_ddiv+0x506>
 8002644:	1a88      	subs	r0, r1, r2
 8002646:	9902      	ldr	r1, [sp, #8]
 8002648:	f7ff fde4 	bl	8002214 <__aeabi_uidivmod>
 800264c:	9a03      	ldr	r2, [sp, #12]
 800264e:	0424      	lsls	r4, r4, #16
 8002650:	4342      	muls	r2, r0
 8002652:	0409      	lsls	r1, r1, #16
 8002654:	0c24      	lsrs	r4, r4, #16
 8002656:	0003      	movs	r3, r0
 8002658:	430c      	orrs	r4, r1
 800265a:	42a2      	cmp	r2, r4
 800265c:	d900      	bls.n	8002660 <__aeabi_ddiv+0x230>
 800265e:	e15d      	b.n	800291c <__aeabi_ddiv+0x4ec>
 8002660:	4641      	mov	r1, r8
 8002662:	1aa4      	subs	r4, r4, r2
 8002664:	043a      	lsls	r2, r7, #16
 8002666:	431a      	orrs	r2, r3
 8002668:	9d04      	ldr	r5, [sp, #16]
 800266a:	0413      	lsls	r3, r2, #16
 800266c:	0c1b      	lsrs	r3, r3, #16
 800266e:	4359      	muls	r1, r3
 8002670:	4647      	mov	r7, r8
 8002672:	436b      	muls	r3, r5
 8002674:	469c      	mov	ip, r3
 8002676:	0c10      	lsrs	r0, r2, #16
 8002678:	4347      	muls	r7, r0
 800267a:	0c0b      	lsrs	r3, r1, #16
 800267c:	44bc      	add	ip, r7
 800267e:	4463      	add	r3, ip
 8002680:	4368      	muls	r0, r5
 8002682:	429f      	cmp	r7, r3
 8002684:	d903      	bls.n	800268e <__aeabi_ddiv+0x25e>
 8002686:	2580      	movs	r5, #128	@ 0x80
 8002688:	026d      	lsls	r5, r5, #9
 800268a:	46ac      	mov	ip, r5
 800268c:	4460      	add	r0, ip
 800268e:	0c1f      	lsrs	r7, r3, #16
 8002690:	0409      	lsls	r1, r1, #16
 8002692:	041b      	lsls	r3, r3, #16
 8002694:	0c09      	lsrs	r1, r1, #16
 8002696:	183f      	adds	r7, r7, r0
 8002698:	185b      	adds	r3, r3, r1
 800269a:	42bc      	cmp	r4, r7
 800269c:	d200      	bcs.n	80026a0 <__aeabi_ddiv+0x270>
 800269e:	e102      	b.n	80028a6 <__aeabi_ddiv+0x476>
 80026a0:	d100      	bne.n	80026a4 <__aeabi_ddiv+0x274>
 80026a2:	e0fd      	b.n	80028a0 <__aeabi_ddiv+0x470>
 80026a4:	2301      	movs	r3, #1
 80026a6:	431a      	orrs	r2, r3
 80026a8:	4b43      	ldr	r3, [pc, #268]	@ (80027b8 <__aeabi_ddiv+0x388>)
 80026aa:	4453      	add	r3, sl
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	dc00      	bgt.n	80026b2 <__aeabi_ddiv+0x282>
 80026b0:	e0ae      	b.n	8002810 <__aeabi_ddiv+0x3e0>
 80026b2:	0751      	lsls	r1, r2, #29
 80026b4:	d000      	beq.n	80026b8 <__aeabi_ddiv+0x288>
 80026b6:	e198      	b.n	80029ea <__aeabi_ddiv+0x5ba>
 80026b8:	4659      	mov	r1, fp
 80026ba:	01c9      	lsls	r1, r1, #7
 80026bc:	d506      	bpl.n	80026cc <__aeabi_ddiv+0x29c>
 80026be:	4659      	mov	r1, fp
 80026c0:	4b3e      	ldr	r3, [pc, #248]	@ (80027bc <__aeabi_ddiv+0x38c>)
 80026c2:	4019      	ands	r1, r3
 80026c4:	2380      	movs	r3, #128	@ 0x80
 80026c6:	468b      	mov	fp, r1
 80026c8:	00db      	lsls	r3, r3, #3
 80026ca:	4453      	add	r3, sl
 80026cc:	493c      	ldr	r1, [pc, #240]	@ (80027c0 <__aeabi_ddiv+0x390>)
 80026ce:	428b      	cmp	r3, r1
 80026d0:	dd00      	ble.n	80026d4 <__aeabi_ddiv+0x2a4>
 80026d2:	e71a      	b.n	800250a <__aeabi_ddiv+0xda>
 80026d4:	4659      	mov	r1, fp
 80026d6:	08d2      	lsrs	r2, r2, #3
 80026d8:	0749      	lsls	r1, r1, #29
 80026da:	4311      	orrs	r1, r2
 80026dc:	465a      	mov	r2, fp
 80026de:	055b      	lsls	r3, r3, #21
 80026e0:	0254      	lsls	r4, r2, #9
 80026e2:	4688      	mov	r8, r1
 80026e4:	0b24      	lsrs	r4, r4, #12
 80026e6:	0d5b      	lsrs	r3, r3, #21
 80026e8:	e702      	b.n	80024f0 <__aeabi_ddiv+0xc0>
 80026ea:	465a      	mov	r2, fp
 80026ec:	9b00      	ldr	r3, [sp, #0]
 80026ee:	431a      	orrs	r2, r3
 80026f0:	d100      	bne.n	80026f4 <__aeabi_ddiv+0x2c4>
 80026f2:	e07e      	b.n	80027f2 <__aeabi_ddiv+0x3c2>
 80026f4:	465b      	mov	r3, fp
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d100      	bne.n	80026fc <__aeabi_ddiv+0x2cc>
 80026fa:	e100      	b.n	80028fe <__aeabi_ddiv+0x4ce>
 80026fc:	4658      	mov	r0, fp
 80026fe:	f001 f8bd 	bl	800387c <__clzsi2>
 8002702:	0002      	movs	r2, r0
 8002704:	0003      	movs	r3, r0
 8002706:	3a0b      	subs	r2, #11
 8002708:	271d      	movs	r7, #29
 800270a:	9e00      	ldr	r6, [sp, #0]
 800270c:	1aba      	subs	r2, r7, r2
 800270e:	0019      	movs	r1, r3
 8002710:	4658      	mov	r0, fp
 8002712:	40d6      	lsrs	r6, r2
 8002714:	3908      	subs	r1, #8
 8002716:	4088      	lsls	r0, r1
 8002718:	0032      	movs	r2, r6
 800271a:	4302      	orrs	r2, r0
 800271c:	4693      	mov	fp, r2
 800271e:	9a00      	ldr	r2, [sp, #0]
 8002720:	408a      	lsls	r2, r1
 8002722:	4928      	ldr	r1, [pc, #160]	@ (80027c4 <__aeabi_ddiv+0x394>)
 8002724:	4453      	add	r3, sl
 8002726:	468a      	mov	sl, r1
 8002728:	449a      	add	sl, r3
 800272a:	2300      	movs	r3, #0
 800272c:	e6c8      	b.n	80024c0 <__aeabi_ddiv+0x90>
 800272e:	465b      	mov	r3, fp
 8002730:	4303      	orrs	r3, r0
 8002732:	4699      	mov	r9, r3
 8002734:	d056      	beq.n	80027e4 <__aeabi_ddiv+0x3b4>
 8002736:	465b      	mov	r3, fp
 8002738:	2b00      	cmp	r3, #0
 800273a:	d100      	bne.n	800273e <__aeabi_ddiv+0x30e>
 800273c:	e0cd      	b.n	80028da <__aeabi_ddiv+0x4aa>
 800273e:	4658      	mov	r0, fp
 8002740:	f001 f89c 	bl	800387c <__clzsi2>
 8002744:	230b      	movs	r3, #11
 8002746:	425b      	negs	r3, r3
 8002748:	469c      	mov	ip, r3
 800274a:	0002      	movs	r2, r0
 800274c:	4484      	add	ip, r0
 800274e:	4666      	mov	r6, ip
 8002750:	231d      	movs	r3, #29
 8002752:	1b9b      	subs	r3, r3, r6
 8002754:	0026      	movs	r6, r4
 8002756:	0011      	movs	r1, r2
 8002758:	4658      	mov	r0, fp
 800275a:	40de      	lsrs	r6, r3
 800275c:	3908      	subs	r1, #8
 800275e:	4088      	lsls	r0, r1
 8002760:	0033      	movs	r3, r6
 8002762:	4303      	orrs	r3, r0
 8002764:	4699      	mov	r9, r3
 8002766:	0023      	movs	r3, r4
 8002768:	408b      	lsls	r3, r1
 800276a:	4698      	mov	r8, r3
 800276c:	4b16      	ldr	r3, [pc, #88]	@ (80027c8 <__aeabi_ddiv+0x398>)
 800276e:	2400      	movs	r4, #0
 8002770:	1a9b      	subs	r3, r3, r2
 8002772:	469a      	mov	sl, r3
 8002774:	2300      	movs	r3, #0
 8002776:	9303      	str	r3, [sp, #12]
 8002778:	e682      	b.n	8002480 <__aeabi_ddiv+0x50>
 800277a:	465a      	mov	r2, fp
 800277c:	4302      	orrs	r2, r0
 800277e:	4691      	mov	r9, r2
 8002780:	d12a      	bne.n	80027d8 <__aeabi_ddiv+0x3a8>
 8002782:	2200      	movs	r2, #0
 8002784:	469a      	mov	sl, r3
 8002786:	2302      	movs	r3, #2
 8002788:	4690      	mov	r8, r2
 800278a:	2408      	movs	r4, #8
 800278c:	9303      	str	r3, [sp, #12]
 800278e:	e677      	b.n	8002480 <__aeabi_ddiv+0x50>
 8002790:	465a      	mov	r2, fp
 8002792:	9b00      	ldr	r3, [sp, #0]
 8002794:	431a      	orrs	r2, r3
 8002796:	4b0d      	ldr	r3, [pc, #52]	@ (80027cc <__aeabi_ddiv+0x39c>)
 8002798:	469c      	mov	ip, r3
 800279a:	44e2      	add	sl, ip
 800279c:	2a00      	cmp	r2, #0
 800279e:	d117      	bne.n	80027d0 <__aeabi_ddiv+0x3a0>
 80027a0:	2302      	movs	r3, #2
 80027a2:	431c      	orrs	r4, r3
 80027a4:	2300      	movs	r3, #0
 80027a6:	469b      	mov	fp, r3
 80027a8:	3302      	adds	r3, #2
 80027aa:	e689      	b.n	80024c0 <__aeabi_ddiv+0x90>
 80027ac:	000007ff 	.word	0x000007ff
 80027b0:	fffffc01 	.word	0xfffffc01
 80027b4:	080072a8 	.word	0x080072a8
 80027b8:	000003ff 	.word	0x000003ff
 80027bc:	feffffff 	.word	0xfeffffff
 80027c0:	000007fe 	.word	0x000007fe
 80027c4:	000003f3 	.word	0x000003f3
 80027c8:	fffffc0d 	.word	0xfffffc0d
 80027cc:	fffff801 	.word	0xfffff801
 80027d0:	2303      	movs	r3, #3
 80027d2:	0032      	movs	r2, r6
 80027d4:	431c      	orrs	r4, r3
 80027d6:	e673      	b.n	80024c0 <__aeabi_ddiv+0x90>
 80027d8:	469a      	mov	sl, r3
 80027da:	2303      	movs	r3, #3
 80027dc:	46d9      	mov	r9, fp
 80027de:	240c      	movs	r4, #12
 80027e0:	9303      	str	r3, [sp, #12]
 80027e2:	e64d      	b.n	8002480 <__aeabi_ddiv+0x50>
 80027e4:	2300      	movs	r3, #0
 80027e6:	4698      	mov	r8, r3
 80027e8:	469a      	mov	sl, r3
 80027ea:	3301      	adds	r3, #1
 80027ec:	2404      	movs	r4, #4
 80027ee:	9303      	str	r3, [sp, #12]
 80027f0:	e646      	b.n	8002480 <__aeabi_ddiv+0x50>
 80027f2:	2301      	movs	r3, #1
 80027f4:	431c      	orrs	r4, r3
 80027f6:	2300      	movs	r3, #0
 80027f8:	469b      	mov	fp, r3
 80027fa:	3301      	adds	r3, #1
 80027fc:	e660      	b.n	80024c0 <__aeabi_ddiv+0x90>
 80027fe:	2300      	movs	r3, #0
 8002800:	2480      	movs	r4, #128	@ 0x80
 8002802:	4698      	mov	r8, r3
 8002804:	2600      	movs	r6, #0
 8002806:	4b92      	ldr	r3, [pc, #584]	@ (8002a50 <__aeabi_ddiv+0x620>)
 8002808:	0324      	lsls	r4, r4, #12
 800280a:	e671      	b.n	80024f0 <__aeabi_ddiv+0xc0>
 800280c:	2201      	movs	r2, #1
 800280e:	4252      	negs	r2, r2
 8002810:	2101      	movs	r1, #1
 8002812:	1ac9      	subs	r1, r1, r3
 8002814:	2938      	cmp	r1, #56	@ 0x38
 8002816:	dd00      	ble.n	800281a <__aeabi_ddiv+0x3ea>
 8002818:	e666      	b.n	80024e8 <__aeabi_ddiv+0xb8>
 800281a:	291f      	cmp	r1, #31
 800281c:	dc00      	bgt.n	8002820 <__aeabi_ddiv+0x3f0>
 800281e:	e0ab      	b.n	8002978 <__aeabi_ddiv+0x548>
 8002820:	201f      	movs	r0, #31
 8002822:	4240      	negs	r0, r0
 8002824:	1ac3      	subs	r3, r0, r3
 8002826:	4658      	mov	r0, fp
 8002828:	40d8      	lsrs	r0, r3
 800282a:	0003      	movs	r3, r0
 800282c:	2920      	cmp	r1, #32
 800282e:	d004      	beq.n	800283a <__aeabi_ddiv+0x40a>
 8002830:	4658      	mov	r0, fp
 8002832:	4988      	ldr	r1, [pc, #544]	@ (8002a54 <__aeabi_ddiv+0x624>)
 8002834:	4451      	add	r1, sl
 8002836:	4088      	lsls	r0, r1
 8002838:	4302      	orrs	r2, r0
 800283a:	1e51      	subs	r1, r2, #1
 800283c:	418a      	sbcs	r2, r1
 800283e:	431a      	orrs	r2, r3
 8002840:	2307      	movs	r3, #7
 8002842:	0019      	movs	r1, r3
 8002844:	2400      	movs	r4, #0
 8002846:	4011      	ands	r1, r2
 8002848:	4213      	tst	r3, r2
 800284a:	d00c      	beq.n	8002866 <__aeabi_ddiv+0x436>
 800284c:	230f      	movs	r3, #15
 800284e:	4013      	ands	r3, r2
 8002850:	2b04      	cmp	r3, #4
 8002852:	d100      	bne.n	8002856 <__aeabi_ddiv+0x426>
 8002854:	e0f9      	b.n	8002a4a <__aeabi_ddiv+0x61a>
 8002856:	1d11      	adds	r1, r2, #4
 8002858:	4291      	cmp	r1, r2
 800285a:	419b      	sbcs	r3, r3
 800285c:	000a      	movs	r2, r1
 800285e:	425b      	negs	r3, r3
 8002860:	0759      	lsls	r1, r3, #29
 8002862:	025b      	lsls	r3, r3, #9
 8002864:	0b1c      	lsrs	r4, r3, #12
 8002866:	08d2      	lsrs	r2, r2, #3
 8002868:	430a      	orrs	r2, r1
 800286a:	4690      	mov	r8, r2
 800286c:	2300      	movs	r3, #0
 800286e:	e63f      	b.n	80024f0 <__aeabi_ddiv+0xc0>
 8002870:	2480      	movs	r4, #128	@ 0x80
 8002872:	464b      	mov	r3, r9
 8002874:	0324      	lsls	r4, r4, #12
 8002876:	4223      	tst	r3, r4
 8002878:	d009      	beq.n	800288e <__aeabi_ddiv+0x45e>
 800287a:	465b      	mov	r3, fp
 800287c:	4223      	tst	r3, r4
 800287e:	d106      	bne.n	800288e <__aeabi_ddiv+0x45e>
 8002880:	431c      	orrs	r4, r3
 8002882:	0324      	lsls	r4, r4, #12
 8002884:	002e      	movs	r6, r5
 8002886:	4690      	mov	r8, r2
 8002888:	4b71      	ldr	r3, [pc, #452]	@ (8002a50 <__aeabi_ddiv+0x620>)
 800288a:	0b24      	lsrs	r4, r4, #12
 800288c:	e630      	b.n	80024f0 <__aeabi_ddiv+0xc0>
 800288e:	2480      	movs	r4, #128	@ 0x80
 8002890:	464b      	mov	r3, r9
 8002892:	0324      	lsls	r4, r4, #12
 8002894:	431c      	orrs	r4, r3
 8002896:	0324      	lsls	r4, r4, #12
 8002898:	9e02      	ldr	r6, [sp, #8]
 800289a:	4b6d      	ldr	r3, [pc, #436]	@ (8002a50 <__aeabi_ddiv+0x620>)
 800289c:	0b24      	lsrs	r4, r4, #12
 800289e:	e627      	b.n	80024f0 <__aeabi_ddiv+0xc0>
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d100      	bne.n	80028a6 <__aeabi_ddiv+0x476>
 80028a4:	e700      	b.n	80026a8 <__aeabi_ddiv+0x278>
 80028a6:	9800      	ldr	r0, [sp, #0]
 80028a8:	1e51      	subs	r1, r2, #1
 80028aa:	4684      	mov	ip, r0
 80028ac:	4464      	add	r4, ip
 80028ae:	4284      	cmp	r4, r0
 80028b0:	d200      	bcs.n	80028b4 <__aeabi_ddiv+0x484>
 80028b2:	e084      	b.n	80029be <__aeabi_ddiv+0x58e>
 80028b4:	42bc      	cmp	r4, r7
 80028b6:	d200      	bcs.n	80028ba <__aeabi_ddiv+0x48a>
 80028b8:	e0ae      	b.n	8002a18 <__aeabi_ddiv+0x5e8>
 80028ba:	d100      	bne.n	80028be <__aeabi_ddiv+0x48e>
 80028bc:	e0c1      	b.n	8002a42 <__aeabi_ddiv+0x612>
 80028be:	000a      	movs	r2, r1
 80028c0:	e6f0      	b.n	80026a4 <__aeabi_ddiv+0x274>
 80028c2:	4542      	cmp	r2, r8
 80028c4:	d900      	bls.n	80028c8 <__aeabi_ddiv+0x498>
 80028c6:	e62c      	b.n	8002522 <__aeabi_ddiv+0xf2>
 80028c8:	464b      	mov	r3, r9
 80028ca:	07dc      	lsls	r4, r3, #31
 80028cc:	0858      	lsrs	r0, r3, #1
 80028ce:	4643      	mov	r3, r8
 80028d0:	085b      	lsrs	r3, r3, #1
 80028d2:	431c      	orrs	r4, r3
 80028d4:	4643      	mov	r3, r8
 80028d6:	07df      	lsls	r7, r3, #31
 80028d8:	e62a      	b.n	8002530 <__aeabi_ddiv+0x100>
 80028da:	f000 ffcf 	bl	800387c <__clzsi2>
 80028de:	2315      	movs	r3, #21
 80028e0:	469c      	mov	ip, r3
 80028e2:	4484      	add	ip, r0
 80028e4:	0002      	movs	r2, r0
 80028e6:	4663      	mov	r3, ip
 80028e8:	3220      	adds	r2, #32
 80028ea:	2b1c      	cmp	r3, #28
 80028ec:	dc00      	bgt.n	80028f0 <__aeabi_ddiv+0x4c0>
 80028ee:	e72e      	b.n	800274e <__aeabi_ddiv+0x31e>
 80028f0:	0023      	movs	r3, r4
 80028f2:	3808      	subs	r0, #8
 80028f4:	4083      	lsls	r3, r0
 80028f6:	4699      	mov	r9, r3
 80028f8:	2300      	movs	r3, #0
 80028fa:	4698      	mov	r8, r3
 80028fc:	e736      	b.n	800276c <__aeabi_ddiv+0x33c>
 80028fe:	f000 ffbd 	bl	800387c <__clzsi2>
 8002902:	0002      	movs	r2, r0
 8002904:	0003      	movs	r3, r0
 8002906:	3215      	adds	r2, #21
 8002908:	3320      	adds	r3, #32
 800290a:	2a1c      	cmp	r2, #28
 800290c:	dc00      	bgt.n	8002910 <__aeabi_ddiv+0x4e0>
 800290e:	e6fb      	b.n	8002708 <__aeabi_ddiv+0x2d8>
 8002910:	9900      	ldr	r1, [sp, #0]
 8002912:	3808      	subs	r0, #8
 8002914:	4081      	lsls	r1, r0
 8002916:	2200      	movs	r2, #0
 8002918:	468b      	mov	fp, r1
 800291a:	e702      	b.n	8002722 <__aeabi_ddiv+0x2f2>
 800291c:	9900      	ldr	r1, [sp, #0]
 800291e:	3b01      	subs	r3, #1
 8002920:	468c      	mov	ip, r1
 8002922:	4464      	add	r4, ip
 8002924:	42a1      	cmp	r1, r4
 8002926:	d900      	bls.n	800292a <__aeabi_ddiv+0x4fa>
 8002928:	e69a      	b.n	8002660 <__aeabi_ddiv+0x230>
 800292a:	42a2      	cmp	r2, r4
 800292c:	d800      	bhi.n	8002930 <__aeabi_ddiv+0x500>
 800292e:	e697      	b.n	8002660 <__aeabi_ddiv+0x230>
 8002930:	1e83      	subs	r3, r0, #2
 8002932:	4464      	add	r4, ip
 8002934:	e694      	b.n	8002660 <__aeabi_ddiv+0x230>
 8002936:	46ac      	mov	ip, r5
 8002938:	4461      	add	r1, ip
 800293a:	3f01      	subs	r7, #1
 800293c:	428d      	cmp	r5, r1
 800293e:	d900      	bls.n	8002942 <__aeabi_ddiv+0x512>
 8002940:	e680      	b.n	8002644 <__aeabi_ddiv+0x214>
 8002942:	428a      	cmp	r2, r1
 8002944:	d800      	bhi.n	8002948 <__aeabi_ddiv+0x518>
 8002946:	e67d      	b.n	8002644 <__aeabi_ddiv+0x214>
 8002948:	1e87      	subs	r7, r0, #2
 800294a:	4461      	add	r1, ip
 800294c:	e67a      	b.n	8002644 <__aeabi_ddiv+0x214>
 800294e:	4285      	cmp	r5, r0
 8002950:	d000      	beq.n	8002954 <__aeabi_ddiv+0x524>
 8002952:	e65f      	b.n	8002614 <__aeabi_ddiv+0x1e4>
 8002954:	45b9      	cmp	r9, r7
 8002956:	d900      	bls.n	800295a <__aeabi_ddiv+0x52a>
 8002958:	e65c      	b.n	8002614 <__aeabi_ddiv+0x1e4>
 800295a:	e656      	b.n	800260a <__aeabi_ddiv+0x1da>
 800295c:	42a2      	cmp	r2, r4
 800295e:	d800      	bhi.n	8002962 <__aeabi_ddiv+0x532>
 8002960:	e61a      	b.n	8002598 <__aeabi_ddiv+0x168>
 8002962:	1e83      	subs	r3, r0, #2
 8002964:	4464      	add	r4, ip
 8002966:	e617      	b.n	8002598 <__aeabi_ddiv+0x168>
 8002968:	428a      	cmp	r2, r1
 800296a:	d800      	bhi.n	800296e <__aeabi_ddiv+0x53e>
 800296c:	e600      	b.n	8002570 <__aeabi_ddiv+0x140>
 800296e:	46ac      	mov	ip, r5
 8002970:	1e83      	subs	r3, r0, #2
 8002972:	4698      	mov	r8, r3
 8002974:	4461      	add	r1, ip
 8002976:	e5fb      	b.n	8002570 <__aeabi_ddiv+0x140>
 8002978:	4837      	ldr	r0, [pc, #220]	@ (8002a58 <__aeabi_ddiv+0x628>)
 800297a:	0014      	movs	r4, r2
 800297c:	4450      	add	r0, sl
 800297e:	4082      	lsls	r2, r0
 8002980:	465b      	mov	r3, fp
 8002982:	0017      	movs	r7, r2
 8002984:	4083      	lsls	r3, r0
 8002986:	40cc      	lsrs	r4, r1
 8002988:	1e7a      	subs	r2, r7, #1
 800298a:	4197      	sbcs	r7, r2
 800298c:	4323      	orrs	r3, r4
 800298e:	433b      	orrs	r3, r7
 8002990:	001a      	movs	r2, r3
 8002992:	465b      	mov	r3, fp
 8002994:	40cb      	lsrs	r3, r1
 8002996:	0751      	lsls	r1, r2, #29
 8002998:	d009      	beq.n	80029ae <__aeabi_ddiv+0x57e>
 800299a:	210f      	movs	r1, #15
 800299c:	4011      	ands	r1, r2
 800299e:	2904      	cmp	r1, #4
 80029a0:	d005      	beq.n	80029ae <__aeabi_ddiv+0x57e>
 80029a2:	1d11      	adds	r1, r2, #4
 80029a4:	4291      	cmp	r1, r2
 80029a6:	4192      	sbcs	r2, r2
 80029a8:	4252      	negs	r2, r2
 80029aa:	189b      	adds	r3, r3, r2
 80029ac:	000a      	movs	r2, r1
 80029ae:	0219      	lsls	r1, r3, #8
 80029b0:	d400      	bmi.n	80029b4 <__aeabi_ddiv+0x584>
 80029b2:	e755      	b.n	8002860 <__aeabi_ddiv+0x430>
 80029b4:	2200      	movs	r2, #0
 80029b6:	2301      	movs	r3, #1
 80029b8:	2400      	movs	r4, #0
 80029ba:	4690      	mov	r8, r2
 80029bc:	e598      	b.n	80024f0 <__aeabi_ddiv+0xc0>
 80029be:	000a      	movs	r2, r1
 80029c0:	42bc      	cmp	r4, r7
 80029c2:	d000      	beq.n	80029c6 <__aeabi_ddiv+0x596>
 80029c4:	e66e      	b.n	80026a4 <__aeabi_ddiv+0x274>
 80029c6:	454b      	cmp	r3, r9
 80029c8:	d000      	beq.n	80029cc <__aeabi_ddiv+0x59c>
 80029ca:	e66b      	b.n	80026a4 <__aeabi_ddiv+0x274>
 80029cc:	e66c      	b.n	80026a8 <__aeabi_ddiv+0x278>
 80029ce:	4b23      	ldr	r3, [pc, #140]	@ (8002a5c <__aeabi_ddiv+0x62c>)
 80029d0:	4a23      	ldr	r2, [pc, #140]	@ (8002a60 <__aeabi_ddiv+0x630>)
 80029d2:	4453      	add	r3, sl
 80029d4:	4592      	cmp	sl, r2
 80029d6:	da00      	bge.n	80029da <__aeabi_ddiv+0x5aa>
 80029d8:	e718      	b.n	800280c <__aeabi_ddiv+0x3dc>
 80029da:	2101      	movs	r1, #1
 80029dc:	4249      	negs	r1, r1
 80029de:	1d0a      	adds	r2, r1, #4
 80029e0:	428a      	cmp	r2, r1
 80029e2:	4189      	sbcs	r1, r1
 80029e4:	4249      	negs	r1, r1
 80029e6:	448b      	add	fp, r1
 80029e8:	e666      	b.n	80026b8 <__aeabi_ddiv+0x288>
 80029ea:	210f      	movs	r1, #15
 80029ec:	4011      	ands	r1, r2
 80029ee:	2904      	cmp	r1, #4
 80029f0:	d100      	bne.n	80029f4 <__aeabi_ddiv+0x5c4>
 80029f2:	e661      	b.n	80026b8 <__aeabi_ddiv+0x288>
 80029f4:	0011      	movs	r1, r2
 80029f6:	e7f2      	b.n	80029de <__aeabi_ddiv+0x5ae>
 80029f8:	42bc      	cmp	r4, r7
 80029fa:	d800      	bhi.n	80029fe <__aeabi_ddiv+0x5ce>
 80029fc:	e60a      	b.n	8002614 <__aeabi_ddiv+0x1e4>
 80029fe:	2302      	movs	r3, #2
 8002a00:	425b      	negs	r3, r3
 8002a02:	469c      	mov	ip, r3
 8002a04:	9900      	ldr	r1, [sp, #0]
 8002a06:	444f      	add	r7, r9
 8002a08:	454f      	cmp	r7, r9
 8002a0a:	419b      	sbcs	r3, r3
 8002a0c:	44e3      	add	fp, ip
 8002a0e:	468c      	mov	ip, r1
 8002a10:	425b      	negs	r3, r3
 8002a12:	4463      	add	r3, ip
 8002a14:	18c0      	adds	r0, r0, r3
 8002a16:	e5ff      	b.n	8002618 <__aeabi_ddiv+0x1e8>
 8002a18:	4649      	mov	r1, r9
 8002a1a:	9d00      	ldr	r5, [sp, #0]
 8002a1c:	0048      	lsls	r0, r1, #1
 8002a1e:	4548      	cmp	r0, r9
 8002a20:	4189      	sbcs	r1, r1
 8002a22:	46ac      	mov	ip, r5
 8002a24:	4249      	negs	r1, r1
 8002a26:	4461      	add	r1, ip
 8002a28:	4681      	mov	r9, r0
 8002a2a:	3a02      	subs	r2, #2
 8002a2c:	1864      	adds	r4, r4, r1
 8002a2e:	e7c7      	b.n	80029c0 <__aeabi_ddiv+0x590>
 8002a30:	2480      	movs	r4, #128	@ 0x80
 8002a32:	465b      	mov	r3, fp
 8002a34:	0324      	lsls	r4, r4, #12
 8002a36:	431c      	orrs	r4, r3
 8002a38:	0324      	lsls	r4, r4, #12
 8002a3a:	4690      	mov	r8, r2
 8002a3c:	4b04      	ldr	r3, [pc, #16]	@ (8002a50 <__aeabi_ddiv+0x620>)
 8002a3e:	0b24      	lsrs	r4, r4, #12
 8002a40:	e556      	b.n	80024f0 <__aeabi_ddiv+0xc0>
 8002a42:	4599      	cmp	r9, r3
 8002a44:	d3e8      	bcc.n	8002a18 <__aeabi_ddiv+0x5e8>
 8002a46:	000a      	movs	r2, r1
 8002a48:	e7bd      	b.n	80029c6 <__aeabi_ddiv+0x596>
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	e708      	b.n	8002860 <__aeabi_ddiv+0x430>
 8002a4e:	46c0      	nop			@ (mov r8, r8)
 8002a50:	000007ff 	.word	0x000007ff
 8002a54:	0000043e 	.word	0x0000043e
 8002a58:	0000041e 	.word	0x0000041e
 8002a5c:	000003ff 	.word	0x000003ff
 8002a60:	fffffc02 	.word	0xfffffc02

08002a64 <__aeabi_dmul>:
 8002a64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a66:	4657      	mov	r7, sl
 8002a68:	46de      	mov	lr, fp
 8002a6a:	464e      	mov	r6, r9
 8002a6c:	4645      	mov	r5, r8
 8002a6e:	b5e0      	push	{r5, r6, r7, lr}
 8002a70:	001f      	movs	r7, r3
 8002a72:	030b      	lsls	r3, r1, #12
 8002a74:	0b1b      	lsrs	r3, r3, #12
 8002a76:	0016      	movs	r6, r2
 8002a78:	469a      	mov	sl, r3
 8002a7a:	0fca      	lsrs	r2, r1, #31
 8002a7c:	004b      	lsls	r3, r1, #1
 8002a7e:	0004      	movs	r4, r0
 8002a80:	4693      	mov	fp, r2
 8002a82:	b087      	sub	sp, #28
 8002a84:	0d5b      	lsrs	r3, r3, #21
 8002a86:	d100      	bne.n	8002a8a <__aeabi_dmul+0x26>
 8002a88:	e0d5      	b.n	8002c36 <__aeabi_dmul+0x1d2>
 8002a8a:	4abb      	ldr	r2, [pc, #748]	@ (8002d78 <__aeabi_dmul+0x314>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d100      	bne.n	8002a92 <__aeabi_dmul+0x2e>
 8002a90:	e0f8      	b.n	8002c84 <__aeabi_dmul+0x220>
 8002a92:	4651      	mov	r1, sl
 8002a94:	0f42      	lsrs	r2, r0, #29
 8002a96:	00c9      	lsls	r1, r1, #3
 8002a98:	430a      	orrs	r2, r1
 8002a9a:	2180      	movs	r1, #128	@ 0x80
 8002a9c:	0409      	lsls	r1, r1, #16
 8002a9e:	4311      	orrs	r1, r2
 8002aa0:	00c2      	lsls	r2, r0, #3
 8002aa2:	4691      	mov	r9, r2
 8002aa4:	4ab5      	ldr	r2, [pc, #724]	@ (8002d7c <__aeabi_dmul+0x318>)
 8002aa6:	468a      	mov	sl, r1
 8002aa8:	189d      	adds	r5, r3, r2
 8002aaa:	2300      	movs	r3, #0
 8002aac:	4698      	mov	r8, r3
 8002aae:	9302      	str	r3, [sp, #8]
 8002ab0:	033c      	lsls	r4, r7, #12
 8002ab2:	007b      	lsls	r3, r7, #1
 8002ab4:	0ffa      	lsrs	r2, r7, #31
 8002ab6:	0030      	movs	r0, r6
 8002ab8:	0b24      	lsrs	r4, r4, #12
 8002aba:	0d5b      	lsrs	r3, r3, #21
 8002abc:	9200      	str	r2, [sp, #0]
 8002abe:	d100      	bne.n	8002ac2 <__aeabi_dmul+0x5e>
 8002ac0:	e096      	b.n	8002bf0 <__aeabi_dmul+0x18c>
 8002ac2:	4aad      	ldr	r2, [pc, #692]	@ (8002d78 <__aeabi_dmul+0x314>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d031      	beq.n	8002b2c <__aeabi_dmul+0xc8>
 8002ac8:	0f72      	lsrs	r2, r6, #29
 8002aca:	00e4      	lsls	r4, r4, #3
 8002acc:	4322      	orrs	r2, r4
 8002ace:	2480      	movs	r4, #128	@ 0x80
 8002ad0:	0424      	lsls	r4, r4, #16
 8002ad2:	4314      	orrs	r4, r2
 8002ad4:	4aa9      	ldr	r2, [pc, #676]	@ (8002d7c <__aeabi_dmul+0x318>)
 8002ad6:	00f0      	lsls	r0, r6, #3
 8002ad8:	4694      	mov	ip, r2
 8002ada:	4463      	add	r3, ip
 8002adc:	195b      	adds	r3, r3, r5
 8002ade:	1c5a      	adds	r2, r3, #1
 8002ae0:	9201      	str	r2, [sp, #4]
 8002ae2:	4642      	mov	r2, r8
 8002ae4:	2600      	movs	r6, #0
 8002ae6:	2a0a      	cmp	r2, #10
 8002ae8:	dc42      	bgt.n	8002b70 <__aeabi_dmul+0x10c>
 8002aea:	465a      	mov	r2, fp
 8002aec:	9900      	ldr	r1, [sp, #0]
 8002aee:	404a      	eors	r2, r1
 8002af0:	4693      	mov	fp, r2
 8002af2:	4642      	mov	r2, r8
 8002af4:	2a02      	cmp	r2, #2
 8002af6:	dc32      	bgt.n	8002b5e <__aeabi_dmul+0xfa>
 8002af8:	3a01      	subs	r2, #1
 8002afa:	2a01      	cmp	r2, #1
 8002afc:	d900      	bls.n	8002b00 <__aeabi_dmul+0x9c>
 8002afe:	e149      	b.n	8002d94 <__aeabi_dmul+0x330>
 8002b00:	2e02      	cmp	r6, #2
 8002b02:	d100      	bne.n	8002b06 <__aeabi_dmul+0xa2>
 8002b04:	e0ca      	b.n	8002c9c <__aeabi_dmul+0x238>
 8002b06:	2e01      	cmp	r6, #1
 8002b08:	d13d      	bne.n	8002b86 <__aeabi_dmul+0x122>
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	2400      	movs	r4, #0
 8002b0e:	2200      	movs	r2, #0
 8002b10:	0010      	movs	r0, r2
 8002b12:	465a      	mov	r2, fp
 8002b14:	051b      	lsls	r3, r3, #20
 8002b16:	4323      	orrs	r3, r4
 8002b18:	07d2      	lsls	r2, r2, #31
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	0019      	movs	r1, r3
 8002b1e:	b007      	add	sp, #28
 8002b20:	bcf0      	pop	{r4, r5, r6, r7}
 8002b22:	46bb      	mov	fp, r7
 8002b24:	46b2      	mov	sl, r6
 8002b26:	46a9      	mov	r9, r5
 8002b28:	46a0      	mov	r8, r4
 8002b2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b2c:	4b92      	ldr	r3, [pc, #584]	@ (8002d78 <__aeabi_dmul+0x314>)
 8002b2e:	4326      	orrs	r6, r4
 8002b30:	18eb      	adds	r3, r5, r3
 8002b32:	2e00      	cmp	r6, #0
 8002b34:	d100      	bne.n	8002b38 <__aeabi_dmul+0xd4>
 8002b36:	e0bb      	b.n	8002cb0 <__aeabi_dmul+0x24c>
 8002b38:	2203      	movs	r2, #3
 8002b3a:	4641      	mov	r1, r8
 8002b3c:	4311      	orrs	r1, r2
 8002b3e:	465a      	mov	r2, fp
 8002b40:	4688      	mov	r8, r1
 8002b42:	9900      	ldr	r1, [sp, #0]
 8002b44:	404a      	eors	r2, r1
 8002b46:	2180      	movs	r1, #128	@ 0x80
 8002b48:	0109      	lsls	r1, r1, #4
 8002b4a:	468c      	mov	ip, r1
 8002b4c:	0029      	movs	r1, r5
 8002b4e:	4461      	add	r1, ip
 8002b50:	9101      	str	r1, [sp, #4]
 8002b52:	4641      	mov	r1, r8
 8002b54:	290a      	cmp	r1, #10
 8002b56:	dd00      	ble.n	8002b5a <__aeabi_dmul+0xf6>
 8002b58:	e233      	b.n	8002fc2 <__aeabi_dmul+0x55e>
 8002b5a:	4693      	mov	fp, r2
 8002b5c:	2603      	movs	r6, #3
 8002b5e:	4642      	mov	r2, r8
 8002b60:	2701      	movs	r7, #1
 8002b62:	4097      	lsls	r7, r2
 8002b64:	21a6      	movs	r1, #166	@ 0xa6
 8002b66:	003a      	movs	r2, r7
 8002b68:	00c9      	lsls	r1, r1, #3
 8002b6a:	400a      	ands	r2, r1
 8002b6c:	420f      	tst	r7, r1
 8002b6e:	d031      	beq.n	8002bd4 <__aeabi_dmul+0x170>
 8002b70:	9e02      	ldr	r6, [sp, #8]
 8002b72:	2e02      	cmp	r6, #2
 8002b74:	d100      	bne.n	8002b78 <__aeabi_dmul+0x114>
 8002b76:	e235      	b.n	8002fe4 <__aeabi_dmul+0x580>
 8002b78:	2e03      	cmp	r6, #3
 8002b7a:	d100      	bne.n	8002b7e <__aeabi_dmul+0x11a>
 8002b7c:	e1d2      	b.n	8002f24 <__aeabi_dmul+0x4c0>
 8002b7e:	4654      	mov	r4, sl
 8002b80:	4648      	mov	r0, r9
 8002b82:	2e01      	cmp	r6, #1
 8002b84:	d0c1      	beq.n	8002b0a <__aeabi_dmul+0xa6>
 8002b86:	9a01      	ldr	r2, [sp, #4]
 8002b88:	4b7d      	ldr	r3, [pc, #500]	@ (8002d80 <__aeabi_dmul+0x31c>)
 8002b8a:	4694      	mov	ip, r2
 8002b8c:	4463      	add	r3, ip
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	dc00      	bgt.n	8002b94 <__aeabi_dmul+0x130>
 8002b92:	e0c0      	b.n	8002d16 <__aeabi_dmul+0x2b2>
 8002b94:	0742      	lsls	r2, r0, #29
 8002b96:	d009      	beq.n	8002bac <__aeabi_dmul+0x148>
 8002b98:	220f      	movs	r2, #15
 8002b9a:	4002      	ands	r2, r0
 8002b9c:	2a04      	cmp	r2, #4
 8002b9e:	d005      	beq.n	8002bac <__aeabi_dmul+0x148>
 8002ba0:	1d02      	adds	r2, r0, #4
 8002ba2:	4282      	cmp	r2, r0
 8002ba4:	4180      	sbcs	r0, r0
 8002ba6:	4240      	negs	r0, r0
 8002ba8:	1824      	adds	r4, r4, r0
 8002baa:	0010      	movs	r0, r2
 8002bac:	01e2      	lsls	r2, r4, #7
 8002bae:	d506      	bpl.n	8002bbe <__aeabi_dmul+0x15a>
 8002bb0:	4b74      	ldr	r3, [pc, #464]	@ (8002d84 <__aeabi_dmul+0x320>)
 8002bb2:	9a01      	ldr	r2, [sp, #4]
 8002bb4:	401c      	ands	r4, r3
 8002bb6:	2380      	movs	r3, #128	@ 0x80
 8002bb8:	4694      	mov	ip, r2
 8002bba:	00db      	lsls	r3, r3, #3
 8002bbc:	4463      	add	r3, ip
 8002bbe:	4a72      	ldr	r2, [pc, #456]	@ (8002d88 <__aeabi_dmul+0x324>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	dc6b      	bgt.n	8002c9c <__aeabi_dmul+0x238>
 8002bc4:	0762      	lsls	r2, r4, #29
 8002bc6:	08c0      	lsrs	r0, r0, #3
 8002bc8:	0264      	lsls	r4, r4, #9
 8002bca:	055b      	lsls	r3, r3, #21
 8002bcc:	4302      	orrs	r2, r0
 8002bce:	0b24      	lsrs	r4, r4, #12
 8002bd0:	0d5b      	lsrs	r3, r3, #21
 8002bd2:	e79d      	b.n	8002b10 <__aeabi_dmul+0xac>
 8002bd4:	2190      	movs	r1, #144	@ 0x90
 8002bd6:	0089      	lsls	r1, r1, #2
 8002bd8:	420f      	tst	r7, r1
 8002bda:	d163      	bne.n	8002ca4 <__aeabi_dmul+0x240>
 8002bdc:	2288      	movs	r2, #136	@ 0x88
 8002bde:	423a      	tst	r2, r7
 8002be0:	d100      	bne.n	8002be4 <__aeabi_dmul+0x180>
 8002be2:	e0d7      	b.n	8002d94 <__aeabi_dmul+0x330>
 8002be4:	9b00      	ldr	r3, [sp, #0]
 8002be6:	46a2      	mov	sl, r4
 8002be8:	469b      	mov	fp, r3
 8002bea:	4681      	mov	r9, r0
 8002bec:	9602      	str	r6, [sp, #8]
 8002bee:	e7bf      	b.n	8002b70 <__aeabi_dmul+0x10c>
 8002bf0:	0023      	movs	r3, r4
 8002bf2:	4333      	orrs	r3, r6
 8002bf4:	d100      	bne.n	8002bf8 <__aeabi_dmul+0x194>
 8002bf6:	e07f      	b.n	8002cf8 <__aeabi_dmul+0x294>
 8002bf8:	2c00      	cmp	r4, #0
 8002bfa:	d100      	bne.n	8002bfe <__aeabi_dmul+0x19a>
 8002bfc:	e1ad      	b.n	8002f5a <__aeabi_dmul+0x4f6>
 8002bfe:	0020      	movs	r0, r4
 8002c00:	f000 fe3c 	bl	800387c <__clzsi2>
 8002c04:	0002      	movs	r2, r0
 8002c06:	0003      	movs	r3, r0
 8002c08:	3a0b      	subs	r2, #11
 8002c0a:	201d      	movs	r0, #29
 8002c0c:	0019      	movs	r1, r3
 8002c0e:	1a82      	subs	r2, r0, r2
 8002c10:	0030      	movs	r0, r6
 8002c12:	3908      	subs	r1, #8
 8002c14:	40d0      	lsrs	r0, r2
 8002c16:	408c      	lsls	r4, r1
 8002c18:	4304      	orrs	r4, r0
 8002c1a:	0030      	movs	r0, r6
 8002c1c:	4088      	lsls	r0, r1
 8002c1e:	4a5b      	ldr	r2, [pc, #364]	@ (8002d8c <__aeabi_dmul+0x328>)
 8002c20:	1aeb      	subs	r3, r5, r3
 8002c22:	4694      	mov	ip, r2
 8002c24:	4463      	add	r3, ip
 8002c26:	1c5a      	adds	r2, r3, #1
 8002c28:	9201      	str	r2, [sp, #4]
 8002c2a:	4642      	mov	r2, r8
 8002c2c:	2600      	movs	r6, #0
 8002c2e:	2a0a      	cmp	r2, #10
 8002c30:	dc00      	bgt.n	8002c34 <__aeabi_dmul+0x1d0>
 8002c32:	e75a      	b.n	8002aea <__aeabi_dmul+0x86>
 8002c34:	e79c      	b.n	8002b70 <__aeabi_dmul+0x10c>
 8002c36:	4653      	mov	r3, sl
 8002c38:	4303      	orrs	r3, r0
 8002c3a:	4699      	mov	r9, r3
 8002c3c:	d054      	beq.n	8002ce8 <__aeabi_dmul+0x284>
 8002c3e:	4653      	mov	r3, sl
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d100      	bne.n	8002c46 <__aeabi_dmul+0x1e2>
 8002c44:	e177      	b.n	8002f36 <__aeabi_dmul+0x4d2>
 8002c46:	4650      	mov	r0, sl
 8002c48:	f000 fe18 	bl	800387c <__clzsi2>
 8002c4c:	230b      	movs	r3, #11
 8002c4e:	425b      	negs	r3, r3
 8002c50:	469c      	mov	ip, r3
 8002c52:	0002      	movs	r2, r0
 8002c54:	4484      	add	ip, r0
 8002c56:	0011      	movs	r1, r2
 8002c58:	4650      	mov	r0, sl
 8002c5a:	3908      	subs	r1, #8
 8002c5c:	4088      	lsls	r0, r1
 8002c5e:	231d      	movs	r3, #29
 8002c60:	4680      	mov	r8, r0
 8002c62:	4660      	mov	r0, ip
 8002c64:	1a1b      	subs	r3, r3, r0
 8002c66:	0020      	movs	r0, r4
 8002c68:	40d8      	lsrs	r0, r3
 8002c6a:	0003      	movs	r3, r0
 8002c6c:	4640      	mov	r0, r8
 8002c6e:	4303      	orrs	r3, r0
 8002c70:	469a      	mov	sl, r3
 8002c72:	0023      	movs	r3, r4
 8002c74:	408b      	lsls	r3, r1
 8002c76:	4699      	mov	r9, r3
 8002c78:	2300      	movs	r3, #0
 8002c7a:	4d44      	ldr	r5, [pc, #272]	@ (8002d8c <__aeabi_dmul+0x328>)
 8002c7c:	4698      	mov	r8, r3
 8002c7e:	1aad      	subs	r5, r5, r2
 8002c80:	9302      	str	r3, [sp, #8]
 8002c82:	e715      	b.n	8002ab0 <__aeabi_dmul+0x4c>
 8002c84:	4652      	mov	r2, sl
 8002c86:	4302      	orrs	r2, r0
 8002c88:	4691      	mov	r9, r2
 8002c8a:	d126      	bne.n	8002cda <__aeabi_dmul+0x276>
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	001d      	movs	r5, r3
 8002c90:	2302      	movs	r3, #2
 8002c92:	4692      	mov	sl, r2
 8002c94:	3208      	adds	r2, #8
 8002c96:	4690      	mov	r8, r2
 8002c98:	9302      	str	r3, [sp, #8]
 8002c9a:	e709      	b.n	8002ab0 <__aeabi_dmul+0x4c>
 8002c9c:	2400      	movs	r4, #0
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	4b35      	ldr	r3, [pc, #212]	@ (8002d78 <__aeabi_dmul+0x314>)
 8002ca2:	e735      	b.n	8002b10 <__aeabi_dmul+0xac>
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	2480      	movs	r4, #128	@ 0x80
 8002ca8:	469b      	mov	fp, r3
 8002caa:	0324      	lsls	r4, r4, #12
 8002cac:	4b32      	ldr	r3, [pc, #200]	@ (8002d78 <__aeabi_dmul+0x314>)
 8002cae:	e72f      	b.n	8002b10 <__aeabi_dmul+0xac>
 8002cb0:	2202      	movs	r2, #2
 8002cb2:	4641      	mov	r1, r8
 8002cb4:	4311      	orrs	r1, r2
 8002cb6:	2280      	movs	r2, #128	@ 0x80
 8002cb8:	0112      	lsls	r2, r2, #4
 8002cba:	4694      	mov	ip, r2
 8002cbc:	002a      	movs	r2, r5
 8002cbe:	4462      	add	r2, ip
 8002cc0:	4688      	mov	r8, r1
 8002cc2:	9201      	str	r2, [sp, #4]
 8002cc4:	290a      	cmp	r1, #10
 8002cc6:	dd00      	ble.n	8002cca <__aeabi_dmul+0x266>
 8002cc8:	e752      	b.n	8002b70 <__aeabi_dmul+0x10c>
 8002cca:	465a      	mov	r2, fp
 8002ccc:	2000      	movs	r0, #0
 8002cce:	9900      	ldr	r1, [sp, #0]
 8002cd0:	0004      	movs	r4, r0
 8002cd2:	404a      	eors	r2, r1
 8002cd4:	4693      	mov	fp, r2
 8002cd6:	2602      	movs	r6, #2
 8002cd8:	e70b      	b.n	8002af2 <__aeabi_dmul+0x8e>
 8002cda:	220c      	movs	r2, #12
 8002cdc:	001d      	movs	r5, r3
 8002cde:	2303      	movs	r3, #3
 8002ce0:	4681      	mov	r9, r0
 8002ce2:	4690      	mov	r8, r2
 8002ce4:	9302      	str	r3, [sp, #8]
 8002ce6:	e6e3      	b.n	8002ab0 <__aeabi_dmul+0x4c>
 8002ce8:	2300      	movs	r3, #0
 8002cea:	469a      	mov	sl, r3
 8002cec:	3304      	adds	r3, #4
 8002cee:	4698      	mov	r8, r3
 8002cf0:	3b03      	subs	r3, #3
 8002cf2:	2500      	movs	r5, #0
 8002cf4:	9302      	str	r3, [sp, #8]
 8002cf6:	e6db      	b.n	8002ab0 <__aeabi_dmul+0x4c>
 8002cf8:	4642      	mov	r2, r8
 8002cfa:	3301      	adds	r3, #1
 8002cfc:	431a      	orrs	r2, r3
 8002cfe:	002b      	movs	r3, r5
 8002d00:	4690      	mov	r8, r2
 8002d02:	1c5a      	adds	r2, r3, #1
 8002d04:	9201      	str	r2, [sp, #4]
 8002d06:	4642      	mov	r2, r8
 8002d08:	2400      	movs	r4, #0
 8002d0a:	2000      	movs	r0, #0
 8002d0c:	2601      	movs	r6, #1
 8002d0e:	2a0a      	cmp	r2, #10
 8002d10:	dc00      	bgt.n	8002d14 <__aeabi_dmul+0x2b0>
 8002d12:	e6ea      	b.n	8002aea <__aeabi_dmul+0x86>
 8002d14:	e72c      	b.n	8002b70 <__aeabi_dmul+0x10c>
 8002d16:	2201      	movs	r2, #1
 8002d18:	1ad2      	subs	r2, r2, r3
 8002d1a:	2a38      	cmp	r2, #56	@ 0x38
 8002d1c:	dd00      	ble.n	8002d20 <__aeabi_dmul+0x2bc>
 8002d1e:	e6f4      	b.n	8002b0a <__aeabi_dmul+0xa6>
 8002d20:	2a1f      	cmp	r2, #31
 8002d22:	dc00      	bgt.n	8002d26 <__aeabi_dmul+0x2c2>
 8002d24:	e12a      	b.n	8002f7c <__aeabi_dmul+0x518>
 8002d26:	211f      	movs	r1, #31
 8002d28:	4249      	negs	r1, r1
 8002d2a:	1acb      	subs	r3, r1, r3
 8002d2c:	0021      	movs	r1, r4
 8002d2e:	40d9      	lsrs	r1, r3
 8002d30:	000b      	movs	r3, r1
 8002d32:	2a20      	cmp	r2, #32
 8002d34:	d005      	beq.n	8002d42 <__aeabi_dmul+0x2de>
 8002d36:	4a16      	ldr	r2, [pc, #88]	@ (8002d90 <__aeabi_dmul+0x32c>)
 8002d38:	9d01      	ldr	r5, [sp, #4]
 8002d3a:	4694      	mov	ip, r2
 8002d3c:	4465      	add	r5, ip
 8002d3e:	40ac      	lsls	r4, r5
 8002d40:	4320      	orrs	r0, r4
 8002d42:	1e42      	subs	r2, r0, #1
 8002d44:	4190      	sbcs	r0, r2
 8002d46:	4318      	orrs	r0, r3
 8002d48:	2307      	movs	r3, #7
 8002d4a:	0019      	movs	r1, r3
 8002d4c:	2400      	movs	r4, #0
 8002d4e:	4001      	ands	r1, r0
 8002d50:	4203      	tst	r3, r0
 8002d52:	d00c      	beq.n	8002d6e <__aeabi_dmul+0x30a>
 8002d54:	230f      	movs	r3, #15
 8002d56:	4003      	ands	r3, r0
 8002d58:	2b04      	cmp	r3, #4
 8002d5a:	d100      	bne.n	8002d5e <__aeabi_dmul+0x2fa>
 8002d5c:	e140      	b.n	8002fe0 <__aeabi_dmul+0x57c>
 8002d5e:	1d03      	adds	r3, r0, #4
 8002d60:	4283      	cmp	r3, r0
 8002d62:	41a4      	sbcs	r4, r4
 8002d64:	0018      	movs	r0, r3
 8002d66:	4264      	negs	r4, r4
 8002d68:	0761      	lsls	r1, r4, #29
 8002d6a:	0264      	lsls	r4, r4, #9
 8002d6c:	0b24      	lsrs	r4, r4, #12
 8002d6e:	08c2      	lsrs	r2, r0, #3
 8002d70:	2300      	movs	r3, #0
 8002d72:	430a      	orrs	r2, r1
 8002d74:	e6cc      	b.n	8002b10 <__aeabi_dmul+0xac>
 8002d76:	46c0      	nop			@ (mov r8, r8)
 8002d78:	000007ff 	.word	0x000007ff
 8002d7c:	fffffc01 	.word	0xfffffc01
 8002d80:	000003ff 	.word	0x000003ff
 8002d84:	feffffff 	.word	0xfeffffff
 8002d88:	000007fe 	.word	0x000007fe
 8002d8c:	fffffc0d 	.word	0xfffffc0d
 8002d90:	0000043e 	.word	0x0000043e
 8002d94:	4649      	mov	r1, r9
 8002d96:	464a      	mov	r2, r9
 8002d98:	0409      	lsls	r1, r1, #16
 8002d9a:	0c09      	lsrs	r1, r1, #16
 8002d9c:	000d      	movs	r5, r1
 8002d9e:	0c16      	lsrs	r6, r2, #16
 8002da0:	0c02      	lsrs	r2, r0, #16
 8002da2:	0400      	lsls	r0, r0, #16
 8002da4:	0c00      	lsrs	r0, r0, #16
 8002da6:	4345      	muls	r5, r0
 8002da8:	46ac      	mov	ip, r5
 8002daa:	0005      	movs	r5, r0
 8002dac:	4375      	muls	r5, r6
 8002dae:	46a8      	mov	r8, r5
 8002db0:	0015      	movs	r5, r2
 8002db2:	000f      	movs	r7, r1
 8002db4:	4375      	muls	r5, r6
 8002db6:	9200      	str	r2, [sp, #0]
 8002db8:	9502      	str	r5, [sp, #8]
 8002dba:	002a      	movs	r2, r5
 8002dbc:	9d00      	ldr	r5, [sp, #0]
 8002dbe:	436f      	muls	r7, r5
 8002dc0:	4665      	mov	r5, ip
 8002dc2:	0c2d      	lsrs	r5, r5, #16
 8002dc4:	46a9      	mov	r9, r5
 8002dc6:	4447      	add	r7, r8
 8002dc8:	444f      	add	r7, r9
 8002dca:	45b8      	cmp	r8, r7
 8002dcc:	d905      	bls.n	8002dda <__aeabi_dmul+0x376>
 8002dce:	0015      	movs	r5, r2
 8002dd0:	2280      	movs	r2, #128	@ 0x80
 8002dd2:	0252      	lsls	r2, r2, #9
 8002dd4:	4690      	mov	r8, r2
 8002dd6:	4445      	add	r5, r8
 8002dd8:	9502      	str	r5, [sp, #8]
 8002dda:	0c3d      	lsrs	r5, r7, #16
 8002ddc:	9503      	str	r5, [sp, #12]
 8002dde:	4665      	mov	r5, ip
 8002de0:	042d      	lsls	r5, r5, #16
 8002de2:	043f      	lsls	r7, r7, #16
 8002de4:	0c2d      	lsrs	r5, r5, #16
 8002de6:	46ac      	mov	ip, r5
 8002de8:	003d      	movs	r5, r7
 8002dea:	4465      	add	r5, ip
 8002dec:	9504      	str	r5, [sp, #16]
 8002dee:	0c25      	lsrs	r5, r4, #16
 8002df0:	0424      	lsls	r4, r4, #16
 8002df2:	0c24      	lsrs	r4, r4, #16
 8002df4:	46ac      	mov	ip, r5
 8002df6:	0025      	movs	r5, r4
 8002df8:	4375      	muls	r5, r6
 8002dfa:	46a8      	mov	r8, r5
 8002dfc:	4665      	mov	r5, ip
 8002dfe:	000f      	movs	r7, r1
 8002e00:	4369      	muls	r1, r5
 8002e02:	4441      	add	r1, r8
 8002e04:	4689      	mov	r9, r1
 8002e06:	4367      	muls	r7, r4
 8002e08:	0c39      	lsrs	r1, r7, #16
 8002e0a:	4449      	add	r1, r9
 8002e0c:	436e      	muls	r6, r5
 8002e0e:	4588      	cmp	r8, r1
 8002e10:	d903      	bls.n	8002e1a <__aeabi_dmul+0x3b6>
 8002e12:	2280      	movs	r2, #128	@ 0x80
 8002e14:	0252      	lsls	r2, r2, #9
 8002e16:	4690      	mov	r8, r2
 8002e18:	4446      	add	r6, r8
 8002e1a:	0c0d      	lsrs	r5, r1, #16
 8002e1c:	46a8      	mov	r8, r5
 8002e1e:	0035      	movs	r5, r6
 8002e20:	4445      	add	r5, r8
 8002e22:	9505      	str	r5, [sp, #20]
 8002e24:	9d03      	ldr	r5, [sp, #12]
 8002e26:	043f      	lsls	r7, r7, #16
 8002e28:	46a8      	mov	r8, r5
 8002e2a:	0c3f      	lsrs	r7, r7, #16
 8002e2c:	0409      	lsls	r1, r1, #16
 8002e2e:	19c9      	adds	r1, r1, r7
 8002e30:	4488      	add	r8, r1
 8002e32:	4645      	mov	r5, r8
 8002e34:	9503      	str	r5, [sp, #12]
 8002e36:	4655      	mov	r5, sl
 8002e38:	042e      	lsls	r6, r5, #16
 8002e3a:	0c36      	lsrs	r6, r6, #16
 8002e3c:	0c2f      	lsrs	r7, r5, #16
 8002e3e:	0035      	movs	r5, r6
 8002e40:	4345      	muls	r5, r0
 8002e42:	4378      	muls	r0, r7
 8002e44:	4681      	mov	r9, r0
 8002e46:	0038      	movs	r0, r7
 8002e48:	46a8      	mov	r8, r5
 8002e4a:	0c2d      	lsrs	r5, r5, #16
 8002e4c:	46aa      	mov	sl, r5
 8002e4e:	9a00      	ldr	r2, [sp, #0]
 8002e50:	4350      	muls	r0, r2
 8002e52:	4372      	muls	r2, r6
 8002e54:	444a      	add	r2, r9
 8002e56:	4452      	add	r2, sl
 8002e58:	4591      	cmp	r9, r2
 8002e5a:	d903      	bls.n	8002e64 <__aeabi_dmul+0x400>
 8002e5c:	2580      	movs	r5, #128	@ 0x80
 8002e5e:	026d      	lsls	r5, r5, #9
 8002e60:	46a9      	mov	r9, r5
 8002e62:	4448      	add	r0, r9
 8002e64:	0c15      	lsrs	r5, r2, #16
 8002e66:	46a9      	mov	r9, r5
 8002e68:	4645      	mov	r5, r8
 8002e6a:	042d      	lsls	r5, r5, #16
 8002e6c:	0c2d      	lsrs	r5, r5, #16
 8002e6e:	46a8      	mov	r8, r5
 8002e70:	4665      	mov	r5, ip
 8002e72:	437d      	muls	r5, r7
 8002e74:	0412      	lsls	r2, r2, #16
 8002e76:	4448      	add	r0, r9
 8002e78:	4490      	add	r8, r2
 8002e7a:	46a9      	mov	r9, r5
 8002e7c:	0032      	movs	r2, r6
 8002e7e:	4665      	mov	r5, ip
 8002e80:	4362      	muls	r2, r4
 8002e82:	436e      	muls	r6, r5
 8002e84:	437c      	muls	r4, r7
 8002e86:	0c17      	lsrs	r7, r2, #16
 8002e88:	1936      	adds	r6, r6, r4
 8002e8a:	19bf      	adds	r7, r7, r6
 8002e8c:	42bc      	cmp	r4, r7
 8002e8e:	d903      	bls.n	8002e98 <__aeabi_dmul+0x434>
 8002e90:	2480      	movs	r4, #128	@ 0x80
 8002e92:	0264      	lsls	r4, r4, #9
 8002e94:	46a4      	mov	ip, r4
 8002e96:	44e1      	add	r9, ip
 8002e98:	9c02      	ldr	r4, [sp, #8]
 8002e9a:	9e03      	ldr	r6, [sp, #12]
 8002e9c:	46a4      	mov	ip, r4
 8002e9e:	9d05      	ldr	r5, [sp, #20]
 8002ea0:	4466      	add	r6, ip
 8002ea2:	428e      	cmp	r6, r1
 8002ea4:	4189      	sbcs	r1, r1
 8002ea6:	46ac      	mov	ip, r5
 8002ea8:	0412      	lsls	r2, r2, #16
 8002eaa:	043c      	lsls	r4, r7, #16
 8002eac:	0c12      	lsrs	r2, r2, #16
 8002eae:	18a2      	adds	r2, r4, r2
 8002eb0:	4462      	add	r2, ip
 8002eb2:	4249      	negs	r1, r1
 8002eb4:	1854      	adds	r4, r2, r1
 8002eb6:	4446      	add	r6, r8
 8002eb8:	46a4      	mov	ip, r4
 8002eba:	4546      	cmp	r6, r8
 8002ebc:	41a4      	sbcs	r4, r4
 8002ebe:	4682      	mov	sl, r0
 8002ec0:	4264      	negs	r4, r4
 8002ec2:	46a0      	mov	r8, r4
 8002ec4:	42aa      	cmp	r2, r5
 8002ec6:	4192      	sbcs	r2, r2
 8002ec8:	458c      	cmp	ip, r1
 8002eca:	4189      	sbcs	r1, r1
 8002ecc:	44e2      	add	sl, ip
 8002ece:	44d0      	add	r8, sl
 8002ed0:	4249      	negs	r1, r1
 8002ed2:	4252      	negs	r2, r2
 8002ed4:	430a      	orrs	r2, r1
 8002ed6:	45a0      	cmp	r8, r4
 8002ed8:	41a4      	sbcs	r4, r4
 8002eda:	4582      	cmp	sl, r0
 8002edc:	4189      	sbcs	r1, r1
 8002ede:	4264      	negs	r4, r4
 8002ee0:	4249      	negs	r1, r1
 8002ee2:	430c      	orrs	r4, r1
 8002ee4:	4641      	mov	r1, r8
 8002ee6:	0c3f      	lsrs	r7, r7, #16
 8002ee8:	19d2      	adds	r2, r2, r7
 8002eea:	1912      	adds	r2, r2, r4
 8002eec:	0dcc      	lsrs	r4, r1, #23
 8002eee:	9904      	ldr	r1, [sp, #16]
 8002ef0:	0270      	lsls	r0, r6, #9
 8002ef2:	4308      	orrs	r0, r1
 8002ef4:	1e41      	subs	r1, r0, #1
 8002ef6:	4188      	sbcs	r0, r1
 8002ef8:	4641      	mov	r1, r8
 8002efa:	444a      	add	r2, r9
 8002efc:	0df6      	lsrs	r6, r6, #23
 8002efe:	0252      	lsls	r2, r2, #9
 8002f00:	4330      	orrs	r0, r6
 8002f02:	0249      	lsls	r1, r1, #9
 8002f04:	4314      	orrs	r4, r2
 8002f06:	4308      	orrs	r0, r1
 8002f08:	01d2      	lsls	r2, r2, #7
 8002f0a:	d535      	bpl.n	8002f78 <__aeabi_dmul+0x514>
 8002f0c:	2201      	movs	r2, #1
 8002f0e:	0843      	lsrs	r3, r0, #1
 8002f10:	4002      	ands	r2, r0
 8002f12:	4313      	orrs	r3, r2
 8002f14:	07e0      	lsls	r0, r4, #31
 8002f16:	4318      	orrs	r0, r3
 8002f18:	0864      	lsrs	r4, r4, #1
 8002f1a:	e634      	b.n	8002b86 <__aeabi_dmul+0x122>
 8002f1c:	9b00      	ldr	r3, [sp, #0]
 8002f1e:	46a2      	mov	sl, r4
 8002f20:	469b      	mov	fp, r3
 8002f22:	4681      	mov	r9, r0
 8002f24:	2480      	movs	r4, #128	@ 0x80
 8002f26:	4653      	mov	r3, sl
 8002f28:	0324      	lsls	r4, r4, #12
 8002f2a:	431c      	orrs	r4, r3
 8002f2c:	0324      	lsls	r4, r4, #12
 8002f2e:	464a      	mov	r2, r9
 8002f30:	4b2e      	ldr	r3, [pc, #184]	@ (8002fec <__aeabi_dmul+0x588>)
 8002f32:	0b24      	lsrs	r4, r4, #12
 8002f34:	e5ec      	b.n	8002b10 <__aeabi_dmul+0xac>
 8002f36:	f000 fca1 	bl	800387c <__clzsi2>
 8002f3a:	2315      	movs	r3, #21
 8002f3c:	469c      	mov	ip, r3
 8002f3e:	4484      	add	ip, r0
 8002f40:	0002      	movs	r2, r0
 8002f42:	4663      	mov	r3, ip
 8002f44:	3220      	adds	r2, #32
 8002f46:	2b1c      	cmp	r3, #28
 8002f48:	dc00      	bgt.n	8002f4c <__aeabi_dmul+0x4e8>
 8002f4a:	e684      	b.n	8002c56 <__aeabi_dmul+0x1f2>
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	4699      	mov	r9, r3
 8002f50:	0023      	movs	r3, r4
 8002f52:	3808      	subs	r0, #8
 8002f54:	4083      	lsls	r3, r0
 8002f56:	469a      	mov	sl, r3
 8002f58:	e68e      	b.n	8002c78 <__aeabi_dmul+0x214>
 8002f5a:	f000 fc8f 	bl	800387c <__clzsi2>
 8002f5e:	0002      	movs	r2, r0
 8002f60:	0003      	movs	r3, r0
 8002f62:	3215      	adds	r2, #21
 8002f64:	3320      	adds	r3, #32
 8002f66:	2a1c      	cmp	r2, #28
 8002f68:	dc00      	bgt.n	8002f6c <__aeabi_dmul+0x508>
 8002f6a:	e64e      	b.n	8002c0a <__aeabi_dmul+0x1a6>
 8002f6c:	0002      	movs	r2, r0
 8002f6e:	0034      	movs	r4, r6
 8002f70:	3a08      	subs	r2, #8
 8002f72:	2000      	movs	r0, #0
 8002f74:	4094      	lsls	r4, r2
 8002f76:	e652      	b.n	8002c1e <__aeabi_dmul+0x1ba>
 8002f78:	9301      	str	r3, [sp, #4]
 8002f7a:	e604      	b.n	8002b86 <__aeabi_dmul+0x122>
 8002f7c:	4b1c      	ldr	r3, [pc, #112]	@ (8002ff0 <__aeabi_dmul+0x58c>)
 8002f7e:	0021      	movs	r1, r4
 8002f80:	469c      	mov	ip, r3
 8002f82:	0003      	movs	r3, r0
 8002f84:	9d01      	ldr	r5, [sp, #4]
 8002f86:	40d3      	lsrs	r3, r2
 8002f88:	4465      	add	r5, ip
 8002f8a:	40a9      	lsls	r1, r5
 8002f8c:	4319      	orrs	r1, r3
 8002f8e:	0003      	movs	r3, r0
 8002f90:	40ab      	lsls	r3, r5
 8002f92:	1e58      	subs	r0, r3, #1
 8002f94:	4183      	sbcs	r3, r0
 8002f96:	4319      	orrs	r1, r3
 8002f98:	0008      	movs	r0, r1
 8002f9a:	40d4      	lsrs	r4, r2
 8002f9c:	074b      	lsls	r3, r1, #29
 8002f9e:	d009      	beq.n	8002fb4 <__aeabi_dmul+0x550>
 8002fa0:	230f      	movs	r3, #15
 8002fa2:	400b      	ands	r3, r1
 8002fa4:	2b04      	cmp	r3, #4
 8002fa6:	d005      	beq.n	8002fb4 <__aeabi_dmul+0x550>
 8002fa8:	1d0b      	adds	r3, r1, #4
 8002faa:	428b      	cmp	r3, r1
 8002fac:	4180      	sbcs	r0, r0
 8002fae:	4240      	negs	r0, r0
 8002fb0:	1824      	adds	r4, r4, r0
 8002fb2:	0018      	movs	r0, r3
 8002fb4:	0223      	lsls	r3, r4, #8
 8002fb6:	d400      	bmi.n	8002fba <__aeabi_dmul+0x556>
 8002fb8:	e6d6      	b.n	8002d68 <__aeabi_dmul+0x304>
 8002fba:	2301      	movs	r3, #1
 8002fbc:	2400      	movs	r4, #0
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	e5a6      	b.n	8002b10 <__aeabi_dmul+0xac>
 8002fc2:	290f      	cmp	r1, #15
 8002fc4:	d1aa      	bne.n	8002f1c <__aeabi_dmul+0x4b8>
 8002fc6:	2380      	movs	r3, #128	@ 0x80
 8002fc8:	4652      	mov	r2, sl
 8002fca:	031b      	lsls	r3, r3, #12
 8002fcc:	421a      	tst	r2, r3
 8002fce:	d0a9      	beq.n	8002f24 <__aeabi_dmul+0x4c0>
 8002fd0:	421c      	tst	r4, r3
 8002fd2:	d1a7      	bne.n	8002f24 <__aeabi_dmul+0x4c0>
 8002fd4:	431c      	orrs	r4, r3
 8002fd6:	9b00      	ldr	r3, [sp, #0]
 8002fd8:	0002      	movs	r2, r0
 8002fda:	469b      	mov	fp, r3
 8002fdc:	4b03      	ldr	r3, [pc, #12]	@ (8002fec <__aeabi_dmul+0x588>)
 8002fde:	e597      	b.n	8002b10 <__aeabi_dmul+0xac>
 8002fe0:	2400      	movs	r4, #0
 8002fe2:	e6c1      	b.n	8002d68 <__aeabi_dmul+0x304>
 8002fe4:	2400      	movs	r4, #0
 8002fe6:	4b01      	ldr	r3, [pc, #4]	@ (8002fec <__aeabi_dmul+0x588>)
 8002fe8:	0022      	movs	r2, r4
 8002fea:	e591      	b.n	8002b10 <__aeabi_dmul+0xac>
 8002fec:	000007ff 	.word	0x000007ff
 8002ff0:	0000041e 	.word	0x0000041e

08002ff4 <__aeabi_dsub>:
 8002ff4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ff6:	464e      	mov	r6, r9
 8002ff8:	4645      	mov	r5, r8
 8002ffa:	46de      	mov	lr, fp
 8002ffc:	4657      	mov	r7, sl
 8002ffe:	b5e0      	push	{r5, r6, r7, lr}
 8003000:	b085      	sub	sp, #20
 8003002:	9000      	str	r0, [sp, #0]
 8003004:	9101      	str	r1, [sp, #4]
 8003006:	030c      	lsls	r4, r1, #12
 8003008:	004f      	lsls	r7, r1, #1
 800300a:	0fce      	lsrs	r6, r1, #31
 800300c:	0a61      	lsrs	r1, r4, #9
 800300e:	9c00      	ldr	r4, [sp, #0]
 8003010:	46b0      	mov	r8, r6
 8003012:	0f64      	lsrs	r4, r4, #29
 8003014:	430c      	orrs	r4, r1
 8003016:	9900      	ldr	r1, [sp, #0]
 8003018:	0d7f      	lsrs	r7, r7, #21
 800301a:	00c8      	lsls	r0, r1, #3
 800301c:	0011      	movs	r1, r2
 800301e:	001a      	movs	r2, r3
 8003020:	031b      	lsls	r3, r3, #12
 8003022:	469c      	mov	ip, r3
 8003024:	9100      	str	r1, [sp, #0]
 8003026:	9201      	str	r2, [sp, #4]
 8003028:	0051      	lsls	r1, r2, #1
 800302a:	0d4b      	lsrs	r3, r1, #21
 800302c:	4699      	mov	r9, r3
 800302e:	9b01      	ldr	r3, [sp, #4]
 8003030:	9d00      	ldr	r5, [sp, #0]
 8003032:	0fd9      	lsrs	r1, r3, #31
 8003034:	4663      	mov	r3, ip
 8003036:	0f6a      	lsrs	r2, r5, #29
 8003038:	0a5b      	lsrs	r3, r3, #9
 800303a:	4313      	orrs	r3, r2
 800303c:	00ea      	lsls	r2, r5, #3
 800303e:	4694      	mov	ip, r2
 8003040:	4693      	mov	fp, r2
 8003042:	4ac1      	ldr	r2, [pc, #772]	@ (8003348 <__aeabi_dsub+0x354>)
 8003044:	9003      	str	r0, [sp, #12]
 8003046:	9302      	str	r3, [sp, #8]
 8003048:	4591      	cmp	r9, r2
 800304a:	d100      	bne.n	800304e <__aeabi_dsub+0x5a>
 800304c:	e0cd      	b.n	80031ea <__aeabi_dsub+0x1f6>
 800304e:	2501      	movs	r5, #1
 8003050:	4069      	eors	r1, r5
 8003052:	464d      	mov	r5, r9
 8003054:	1b7d      	subs	r5, r7, r5
 8003056:	46aa      	mov	sl, r5
 8003058:	428e      	cmp	r6, r1
 800305a:	d100      	bne.n	800305e <__aeabi_dsub+0x6a>
 800305c:	e080      	b.n	8003160 <__aeabi_dsub+0x16c>
 800305e:	2d00      	cmp	r5, #0
 8003060:	dc00      	bgt.n	8003064 <__aeabi_dsub+0x70>
 8003062:	e335      	b.n	80036d0 <__aeabi_dsub+0x6dc>
 8003064:	4649      	mov	r1, r9
 8003066:	2900      	cmp	r1, #0
 8003068:	d100      	bne.n	800306c <__aeabi_dsub+0x78>
 800306a:	e0df      	b.n	800322c <__aeabi_dsub+0x238>
 800306c:	4297      	cmp	r7, r2
 800306e:	d100      	bne.n	8003072 <__aeabi_dsub+0x7e>
 8003070:	e194      	b.n	800339c <__aeabi_dsub+0x3a8>
 8003072:	4652      	mov	r2, sl
 8003074:	2501      	movs	r5, #1
 8003076:	2a38      	cmp	r2, #56	@ 0x38
 8003078:	dc19      	bgt.n	80030ae <__aeabi_dsub+0xba>
 800307a:	2280      	movs	r2, #128	@ 0x80
 800307c:	9b02      	ldr	r3, [sp, #8]
 800307e:	0412      	lsls	r2, r2, #16
 8003080:	4313      	orrs	r3, r2
 8003082:	9302      	str	r3, [sp, #8]
 8003084:	4652      	mov	r2, sl
 8003086:	2a1f      	cmp	r2, #31
 8003088:	dd00      	ble.n	800308c <__aeabi_dsub+0x98>
 800308a:	e1e3      	b.n	8003454 <__aeabi_dsub+0x460>
 800308c:	4653      	mov	r3, sl
 800308e:	2220      	movs	r2, #32
 8003090:	4661      	mov	r1, ip
 8003092:	9d02      	ldr	r5, [sp, #8]
 8003094:	1ad2      	subs	r2, r2, r3
 8003096:	4095      	lsls	r5, r2
 8003098:	40d9      	lsrs	r1, r3
 800309a:	430d      	orrs	r5, r1
 800309c:	4661      	mov	r1, ip
 800309e:	4091      	lsls	r1, r2
 80030a0:	000a      	movs	r2, r1
 80030a2:	1e51      	subs	r1, r2, #1
 80030a4:	418a      	sbcs	r2, r1
 80030a6:	4315      	orrs	r5, r2
 80030a8:	9a02      	ldr	r2, [sp, #8]
 80030aa:	40da      	lsrs	r2, r3
 80030ac:	1aa4      	subs	r4, r4, r2
 80030ae:	1b45      	subs	r5, r0, r5
 80030b0:	42a8      	cmp	r0, r5
 80030b2:	4180      	sbcs	r0, r0
 80030b4:	4240      	negs	r0, r0
 80030b6:	1a24      	subs	r4, r4, r0
 80030b8:	0223      	lsls	r3, r4, #8
 80030ba:	d400      	bmi.n	80030be <__aeabi_dsub+0xca>
 80030bc:	e13d      	b.n	800333a <__aeabi_dsub+0x346>
 80030be:	0264      	lsls	r4, r4, #9
 80030c0:	0a64      	lsrs	r4, r4, #9
 80030c2:	2c00      	cmp	r4, #0
 80030c4:	d100      	bne.n	80030c8 <__aeabi_dsub+0xd4>
 80030c6:	e147      	b.n	8003358 <__aeabi_dsub+0x364>
 80030c8:	0020      	movs	r0, r4
 80030ca:	f000 fbd7 	bl	800387c <__clzsi2>
 80030ce:	0003      	movs	r3, r0
 80030d0:	3b08      	subs	r3, #8
 80030d2:	2120      	movs	r1, #32
 80030d4:	0028      	movs	r0, r5
 80030d6:	1aca      	subs	r2, r1, r3
 80030d8:	40d0      	lsrs	r0, r2
 80030da:	409c      	lsls	r4, r3
 80030dc:	0002      	movs	r2, r0
 80030de:	409d      	lsls	r5, r3
 80030e0:	4322      	orrs	r2, r4
 80030e2:	429f      	cmp	r7, r3
 80030e4:	dd00      	ble.n	80030e8 <__aeabi_dsub+0xf4>
 80030e6:	e177      	b.n	80033d8 <__aeabi_dsub+0x3e4>
 80030e8:	1bd8      	subs	r0, r3, r7
 80030ea:	3001      	adds	r0, #1
 80030ec:	1a09      	subs	r1, r1, r0
 80030ee:	002c      	movs	r4, r5
 80030f0:	408d      	lsls	r5, r1
 80030f2:	40c4      	lsrs	r4, r0
 80030f4:	1e6b      	subs	r3, r5, #1
 80030f6:	419d      	sbcs	r5, r3
 80030f8:	0013      	movs	r3, r2
 80030fa:	40c2      	lsrs	r2, r0
 80030fc:	408b      	lsls	r3, r1
 80030fe:	4325      	orrs	r5, r4
 8003100:	2700      	movs	r7, #0
 8003102:	0014      	movs	r4, r2
 8003104:	431d      	orrs	r5, r3
 8003106:	076b      	lsls	r3, r5, #29
 8003108:	d009      	beq.n	800311e <__aeabi_dsub+0x12a>
 800310a:	230f      	movs	r3, #15
 800310c:	402b      	ands	r3, r5
 800310e:	2b04      	cmp	r3, #4
 8003110:	d005      	beq.n	800311e <__aeabi_dsub+0x12a>
 8003112:	1d2b      	adds	r3, r5, #4
 8003114:	42ab      	cmp	r3, r5
 8003116:	41ad      	sbcs	r5, r5
 8003118:	426d      	negs	r5, r5
 800311a:	1964      	adds	r4, r4, r5
 800311c:	001d      	movs	r5, r3
 800311e:	0223      	lsls	r3, r4, #8
 8003120:	d400      	bmi.n	8003124 <__aeabi_dsub+0x130>
 8003122:	e140      	b.n	80033a6 <__aeabi_dsub+0x3b2>
 8003124:	4a88      	ldr	r2, [pc, #544]	@ (8003348 <__aeabi_dsub+0x354>)
 8003126:	3701      	adds	r7, #1
 8003128:	4297      	cmp	r7, r2
 800312a:	d100      	bne.n	800312e <__aeabi_dsub+0x13a>
 800312c:	e101      	b.n	8003332 <__aeabi_dsub+0x33e>
 800312e:	2601      	movs	r6, #1
 8003130:	4643      	mov	r3, r8
 8003132:	4986      	ldr	r1, [pc, #536]	@ (800334c <__aeabi_dsub+0x358>)
 8003134:	08ed      	lsrs	r5, r5, #3
 8003136:	4021      	ands	r1, r4
 8003138:	074a      	lsls	r2, r1, #29
 800313a:	432a      	orrs	r2, r5
 800313c:	057c      	lsls	r4, r7, #21
 800313e:	024d      	lsls	r5, r1, #9
 8003140:	0b2d      	lsrs	r5, r5, #12
 8003142:	0d64      	lsrs	r4, r4, #21
 8003144:	401e      	ands	r6, r3
 8003146:	0524      	lsls	r4, r4, #20
 8003148:	432c      	orrs	r4, r5
 800314a:	07f6      	lsls	r6, r6, #31
 800314c:	4334      	orrs	r4, r6
 800314e:	0010      	movs	r0, r2
 8003150:	0021      	movs	r1, r4
 8003152:	b005      	add	sp, #20
 8003154:	bcf0      	pop	{r4, r5, r6, r7}
 8003156:	46bb      	mov	fp, r7
 8003158:	46b2      	mov	sl, r6
 800315a:	46a9      	mov	r9, r5
 800315c:	46a0      	mov	r8, r4
 800315e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003160:	2d00      	cmp	r5, #0
 8003162:	dc00      	bgt.n	8003166 <__aeabi_dsub+0x172>
 8003164:	e2d0      	b.n	8003708 <__aeabi_dsub+0x714>
 8003166:	4649      	mov	r1, r9
 8003168:	2900      	cmp	r1, #0
 800316a:	d000      	beq.n	800316e <__aeabi_dsub+0x17a>
 800316c:	e0d4      	b.n	8003318 <__aeabi_dsub+0x324>
 800316e:	4661      	mov	r1, ip
 8003170:	9b02      	ldr	r3, [sp, #8]
 8003172:	4319      	orrs	r1, r3
 8003174:	d100      	bne.n	8003178 <__aeabi_dsub+0x184>
 8003176:	e12b      	b.n	80033d0 <__aeabi_dsub+0x3dc>
 8003178:	1e69      	subs	r1, r5, #1
 800317a:	2d01      	cmp	r5, #1
 800317c:	d100      	bne.n	8003180 <__aeabi_dsub+0x18c>
 800317e:	e1d9      	b.n	8003534 <__aeabi_dsub+0x540>
 8003180:	4295      	cmp	r5, r2
 8003182:	d100      	bne.n	8003186 <__aeabi_dsub+0x192>
 8003184:	e10a      	b.n	800339c <__aeabi_dsub+0x3a8>
 8003186:	2501      	movs	r5, #1
 8003188:	2938      	cmp	r1, #56	@ 0x38
 800318a:	dc17      	bgt.n	80031bc <__aeabi_dsub+0x1c8>
 800318c:	468a      	mov	sl, r1
 800318e:	4653      	mov	r3, sl
 8003190:	2b1f      	cmp	r3, #31
 8003192:	dd00      	ble.n	8003196 <__aeabi_dsub+0x1a2>
 8003194:	e1e7      	b.n	8003566 <__aeabi_dsub+0x572>
 8003196:	2220      	movs	r2, #32
 8003198:	1ad2      	subs	r2, r2, r3
 800319a:	9b02      	ldr	r3, [sp, #8]
 800319c:	4661      	mov	r1, ip
 800319e:	4093      	lsls	r3, r2
 80031a0:	001d      	movs	r5, r3
 80031a2:	4653      	mov	r3, sl
 80031a4:	40d9      	lsrs	r1, r3
 80031a6:	4663      	mov	r3, ip
 80031a8:	4093      	lsls	r3, r2
 80031aa:	001a      	movs	r2, r3
 80031ac:	430d      	orrs	r5, r1
 80031ae:	1e51      	subs	r1, r2, #1
 80031b0:	418a      	sbcs	r2, r1
 80031b2:	4653      	mov	r3, sl
 80031b4:	4315      	orrs	r5, r2
 80031b6:	9a02      	ldr	r2, [sp, #8]
 80031b8:	40da      	lsrs	r2, r3
 80031ba:	18a4      	adds	r4, r4, r2
 80031bc:	182d      	adds	r5, r5, r0
 80031be:	4285      	cmp	r5, r0
 80031c0:	4180      	sbcs	r0, r0
 80031c2:	4240      	negs	r0, r0
 80031c4:	1824      	adds	r4, r4, r0
 80031c6:	0223      	lsls	r3, r4, #8
 80031c8:	d400      	bmi.n	80031cc <__aeabi_dsub+0x1d8>
 80031ca:	e0b6      	b.n	800333a <__aeabi_dsub+0x346>
 80031cc:	4b5e      	ldr	r3, [pc, #376]	@ (8003348 <__aeabi_dsub+0x354>)
 80031ce:	3701      	adds	r7, #1
 80031d0:	429f      	cmp	r7, r3
 80031d2:	d100      	bne.n	80031d6 <__aeabi_dsub+0x1e2>
 80031d4:	e0ad      	b.n	8003332 <__aeabi_dsub+0x33e>
 80031d6:	2101      	movs	r1, #1
 80031d8:	4b5c      	ldr	r3, [pc, #368]	@ (800334c <__aeabi_dsub+0x358>)
 80031da:	086a      	lsrs	r2, r5, #1
 80031dc:	401c      	ands	r4, r3
 80031de:	4029      	ands	r1, r5
 80031e0:	430a      	orrs	r2, r1
 80031e2:	07e5      	lsls	r5, r4, #31
 80031e4:	4315      	orrs	r5, r2
 80031e6:	0864      	lsrs	r4, r4, #1
 80031e8:	e78d      	b.n	8003106 <__aeabi_dsub+0x112>
 80031ea:	4a59      	ldr	r2, [pc, #356]	@ (8003350 <__aeabi_dsub+0x35c>)
 80031ec:	9b02      	ldr	r3, [sp, #8]
 80031ee:	4692      	mov	sl, r2
 80031f0:	4662      	mov	r2, ip
 80031f2:	44ba      	add	sl, r7
 80031f4:	431a      	orrs	r2, r3
 80031f6:	d02c      	beq.n	8003252 <__aeabi_dsub+0x25e>
 80031f8:	428e      	cmp	r6, r1
 80031fa:	d02e      	beq.n	800325a <__aeabi_dsub+0x266>
 80031fc:	4652      	mov	r2, sl
 80031fe:	2a00      	cmp	r2, #0
 8003200:	d060      	beq.n	80032c4 <__aeabi_dsub+0x2d0>
 8003202:	2f00      	cmp	r7, #0
 8003204:	d100      	bne.n	8003208 <__aeabi_dsub+0x214>
 8003206:	e0db      	b.n	80033c0 <__aeabi_dsub+0x3cc>
 8003208:	4663      	mov	r3, ip
 800320a:	000e      	movs	r6, r1
 800320c:	9c02      	ldr	r4, [sp, #8]
 800320e:	08d8      	lsrs	r0, r3, #3
 8003210:	0762      	lsls	r2, r4, #29
 8003212:	4302      	orrs	r2, r0
 8003214:	08e4      	lsrs	r4, r4, #3
 8003216:	0013      	movs	r3, r2
 8003218:	4323      	orrs	r3, r4
 800321a:	d100      	bne.n	800321e <__aeabi_dsub+0x22a>
 800321c:	e254      	b.n	80036c8 <__aeabi_dsub+0x6d4>
 800321e:	2580      	movs	r5, #128	@ 0x80
 8003220:	032d      	lsls	r5, r5, #12
 8003222:	4325      	orrs	r5, r4
 8003224:	032d      	lsls	r5, r5, #12
 8003226:	4c48      	ldr	r4, [pc, #288]	@ (8003348 <__aeabi_dsub+0x354>)
 8003228:	0b2d      	lsrs	r5, r5, #12
 800322a:	e78c      	b.n	8003146 <__aeabi_dsub+0x152>
 800322c:	4661      	mov	r1, ip
 800322e:	9b02      	ldr	r3, [sp, #8]
 8003230:	4319      	orrs	r1, r3
 8003232:	d100      	bne.n	8003236 <__aeabi_dsub+0x242>
 8003234:	e0cc      	b.n	80033d0 <__aeabi_dsub+0x3dc>
 8003236:	0029      	movs	r1, r5
 8003238:	3901      	subs	r1, #1
 800323a:	2d01      	cmp	r5, #1
 800323c:	d100      	bne.n	8003240 <__aeabi_dsub+0x24c>
 800323e:	e188      	b.n	8003552 <__aeabi_dsub+0x55e>
 8003240:	4295      	cmp	r5, r2
 8003242:	d100      	bne.n	8003246 <__aeabi_dsub+0x252>
 8003244:	e0aa      	b.n	800339c <__aeabi_dsub+0x3a8>
 8003246:	2501      	movs	r5, #1
 8003248:	2938      	cmp	r1, #56	@ 0x38
 800324a:	dd00      	ble.n	800324e <__aeabi_dsub+0x25a>
 800324c:	e72f      	b.n	80030ae <__aeabi_dsub+0xba>
 800324e:	468a      	mov	sl, r1
 8003250:	e718      	b.n	8003084 <__aeabi_dsub+0x90>
 8003252:	2201      	movs	r2, #1
 8003254:	4051      	eors	r1, r2
 8003256:	428e      	cmp	r6, r1
 8003258:	d1d0      	bne.n	80031fc <__aeabi_dsub+0x208>
 800325a:	4653      	mov	r3, sl
 800325c:	2b00      	cmp	r3, #0
 800325e:	d100      	bne.n	8003262 <__aeabi_dsub+0x26e>
 8003260:	e0be      	b.n	80033e0 <__aeabi_dsub+0x3ec>
 8003262:	2f00      	cmp	r7, #0
 8003264:	d000      	beq.n	8003268 <__aeabi_dsub+0x274>
 8003266:	e138      	b.n	80034da <__aeabi_dsub+0x4e6>
 8003268:	46ca      	mov	sl, r9
 800326a:	0022      	movs	r2, r4
 800326c:	4302      	orrs	r2, r0
 800326e:	d100      	bne.n	8003272 <__aeabi_dsub+0x27e>
 8003270:	e1e2      	b.n	8003638 <__aeabi_dsub+0x644>
 8003272:	4653      	mov	r3, sl
 8003274:	1e59      	subs	r1, r3, #1
 8003276:	2b01      	cmp	r3, #1
 8003278:	d100      	bne.n	800327c <__aeabi_dsub+0x288>
 800327a:	e20d      	b.n	8003698 <__aeabi_dsub+0x6a4>
 800327c:	4a32      	ldr	r2, [pc, #200]	@ (8003348 <__aeabi_dsub+0x354>)
 800327e:	4592      	cmp	sl, r2
 8003280:	d100      	bne.n	8003284 <__aeabi_dsub+0x290>
 8003282:	e1d2      	b.n	800362a <__aeabi_dsub+0x636>
 8003284:	2701      	movs	r7, #1
 8003286:	2938      	cmp	r1, #56	@ 0x38
 8003288:	dc13      	bgt.n	80032b2 <__aeabi_dsub+0x2be>
 800328a:	291f      	cmp	r1, #31
 800328c:	dd00      	ble.n	8003290 <__aeabi_dsub+0x29c>
 800328e:	e1ee      	b.n	800366e <__aeabi_dsub+0x67a>
 8003290:	2220      	movs	r2, #32
 8003292:	9b02      	ldr	r3, [sp, #8]
 8003294:	1a52      	subs	r2, r2, r1
 8003296:	0025      	movs	r5, r4
 8003298:	0007      	movs	r7, r0
 800329a:	469a      	mov	sl, r3
 800329c:	40cc      	lsrs	r4, r1
 800329e:	4090      	lsls	r0, r2
 80032a0:	4095      	lsls	r5, r2
 80032a2:	40cf      	lsrs	r7, r1
 80032a4:	44a2      	add	sl, r4
 80032a6:	1e42      	subs	r2, r0, #1
 80032a8:	4190      	sbcs	r0, r2
 80032aa:	4653      	mov	r3, sl
 80032ac:	432f      	orrs	r7, r5
 80032ae:	4307      	orrs	r7, r0
 80032b0:	9302      	str	r3, [sp, #8]
 80032b2:	003d      	movs	r5, r7
 80032b4:	4465      	add	r5, ip
 80032b6:	4565      	cmp	r5, ip
 80032b8:	4192      	sbcs	r2, r2
 80032ba:	9b02      	ldr	r3, [sp, #8]
 80032bc:	4252      	negs	r2, r2
 80032be:	464f      	mov	r7, r9
 80032c0:	18d4      	adds	r4, r2, r3
 80032c2:	e780      	b.n	80031c6 <__aeabi_dsub+0x1d2>
 80032c4:	4a23      	ldr	r2, [pc, #140]	@ (8003354 <__aeabi_dsub+0x360>)
 80032c6:	1c7d      	adds	r5, r7, #1
 80032c8:	4215      	tst	r5, r2
 80032ca:	d000      	beq.n	80032ce <__aeabi_dsub+0x2da>
 80032cc:	e0aa      	b.n	8003424 <__aeabi_dsub+0x430>
 80032ce:	4662      	mov	r2, ip
 80032d0:	0025      	movs	r5, r4
 80032d2:	9b02      	ldr	r3, [sp, #8]
 80032d4:	4305      	orrs	r5, r0
 80032d6:	431a      	orrs	r2, r3
 80032d8:	2f00      	cmp	r7, #0
 80032da:	d000      	beq.n	80032de <__aeabi_dsub+0x2ea>
 80032dc:	e0f5      	b.n	80034ca <__aeabi_dsub+0x4d6>
 80032de:	2d00      	cmp	r5, #0
 80032e0:	d100      	bne.n	80032e4 <__aeabi_dsub+0x2f0>
 80032e2:	e16b      	b.n	80035bc <__aeabi_dsub+0x5c8>
 80032e4:	2a00      	cmp	r2, #0
 80032e6:	d100      	bne.n	80032ea <__aeabi_dsub+0x2f6>
 80032e8:	e152      	b.n	8003590 <__aeabi_dsub+0x59c>
 80032ea:	4663      	mov	r3, ip
 80032ec:	1ac5      	subs	r5, r0, r3
 80032ee:	9b02      	ldr	r3, [sp, #8]
 80032f0:	1ae2      	subs	r2, r4, r3
 80032f2:	42a8      	cmp	r0, r5
 80032f4:	419b      	sbcs	r3, r3
 80032f6:	425b      	negs	r3, r3
 80032f8:	1ad3      	subs	r3, r2, r3
 80032fa:	021a      	lsls	r2, r3, #8
 80032fc:	d400      	bmi.n	8003300 <__aeabi_dsub+0x30c>
 80032fe:	e1d5      	b.n	80036ac <__aeabi_dsub+0x6b8>
 8003300:	4663      	mov	r3, ip
 8003302:	1a1d      	subs	r5, r3, r0
 8003304:	45ac      	cmp	ip, r5
 8003306:	4192      	sbcs	r2, r2
 8003308:	2601      	movs	r6, #1
 800330a:	9b02      	ldr	r3, [sp, #8]
 800330c:	4252      	negs	r2, r2
 800330e:	1b1c      	subs	r4, r3, r4
 8003310:	4688      	mov	r8, r1
 8003312:	1aa4      	subs	r4, r4, r2
 8003314:	400e      	ands	r6, r1
 8003316:	e6f6      	b.n	8003106 <__aeabi_dsub+0x112>
 8003318:	4297      	cmp	r7, r2
 800331a:	d03f      	beq.n	800339c <__aeabi_dsub+0x3a8>
 800331c:	4652      	mov	r2, sl
 800331e:	2501      	movs	r5, #1
 8003320:	2a38      	cmp	r2, #56	@ 0x38
 8003322:	dd00      	ble.n	8003326 <__aeabi_dsub+0x332>
 8003324:	e74a      	b.n	80031bc <__aeabi_dsub+0x1c8>
 8003326:	2280      	movs	r2, #128	@ 0x80
 8003328:	9b02      	ldr	r3, [sp, #8]
 800332a:	0412      	lsls	r2, r2, #16
 800332c:	4313      	orrs	r3, r2
 800332e:	9302      	str	r3, [sp, #8]
 8003330:	e72d      	b.n	800318e <__aeabi_dsub+0x19a>
 8003332:	003c      	movs	r4, r7
 8003334:	2500      	movs	r5, #0
 8003336:	2200      	movs	r2, #0
 8003338:	e705      	b.n	8003146 <__aeabi_dsub+0x152>
 800333a:	2307      	movs	r3, #7
 800333c:	402b      	ands	r3, r5
 800333e:	2b00      	cmp	r3, #0
 8003340:	d000      	beq.n	8003344 <__aeabi_dsub+0x350>
 8003342:	e6e2      	b.n	800310a <__aeabi_dsub+0x116>
 8003344:	e06b      	b.n	800341e <__aeabi_dsub+0x42a>
 8003346:	46c0      	nop			@ (mov r8, r8)
 8003348:	000007ff 	.word	0x000007ff
 800334c:	ff7fffff 	.word	0xff7fffff
 8003350:	fffff801 	.word	0xfffff801
 8003354:	000007fe 	.word	0x000007fe
 8003358:	0028      	movs	r0, r5
 800335a:	f000 fa8f 	bl	800387c <__clzsi2>
 800335e:	0003      	movs	r3, r0
 8003360:	3318      	adds	r3, #24
 8003362:	2b1f      	cmp	r3, #31
 8003364:	dc00      	bgt.n	8003368 <__aeabi_dsub+0x374>
 8003366:	e6b4      	b.n	80030d2 <__aeabi_dsub+0xde>
 8003368:	002a      	movs	r2, r5
 800336a:	3808      	subs	r0, #8
 800336c:	4082      	lsls	r2, r0
 800336e:	429f      	cmp	r7, r3
 8003370:	dd00      	ble.n	8003374 <__aeabi_dsub+0x380>
 8003372:	e0b9      	b.n	80034e8 <__aeabi_dsub+0x4f4>
 8003374:	1bdb      	subs	r3, r3, r7
 8003376:	1c58      	adds	r0, r3, #1
 8003378:	281f      	cmp	r0, #31
 800337a:	dc00      	bgt.n	800337e <__aeabi_dsub+0x38a>
 800337c:	e1a0      	b.n	80036c0 <__aeabi_dsub+0x6cc>
 800337e:	0015      	movs	r5, r2
 8003380:	3b1f      	subs	r3, #31
 8003382:	40dd      	lsrs	r5, r3
 8003384:	2820      	cmp	r0, #32
 8003386:	d005      	beq.n	8003394 <__aeabi_dsub+0x3a0>
 8003388:	2340      	movs	r3, #64	@ 0x40
 800338a:	1a1b      	subs	r3, r3, r0
 800338c:	409a      	lsls	r2, r3
 800338e:	1e53      	subs	r3, r2, #1
 8003390:	419a      	sbcs	r2, r3
 8003392:	4315      	orrs	r5, r2
 8003394:	2307      	movs	r3, #7
 8003396:	2700      	movs	r7, #0
 8003398:	402b      	ands	r3, r5
 800339a:	e7d0      	b.n	800333e <__aeabi_dsub+0x34a>
 800339c:	08c0      	lsrs	r0, r0, #3
 800339e:	0762      	lsls	r2, r4, #29
 80033a0:	4302      	orrs	r2, r0
 80033a2:	08e4      	lsrs	r4, r4, #3
 80033a4:	e737      	b.n	8003216 <__aeabi_dsub+0x222>
 80033a6:	08ea      	lsrs	r2, r5, #3
 80033a8:	0763      	lsls	r3, r4, #29
 80033aa:	431a      	orrs	r2, r3
 80033ac:	4bd3      	ldr	r3, [pc, #844]	@ (80036fc <__aeabi_dsub+0x708>)
 80033ae:	08e4      	lsrs	r4, r4, #3
 80033b0:	429f      	cmp	r7, r3
 80033b2:	d100      	bne.n	80033b6 <__aeabi_dsub+0x3c2>
 80033b4:	e72f      	b.n	8003216 <__aeabi_dsub+0x222>
 80033b6:	0324      	lsls	r4, r4, #12
 80033b8:	0b25      	lsrs	r5, r4, #12
 80033ba:	057c      	lsls	r4, r7, #21
 80033bc:	0d64      	lsrs	r4, r4, #21
 80033be:	e6c2      	b.n	8003146 <__aeabi_dsub+0x152>
 80033c0:	46ca      	mov	sl, r9
 80033c2:	0022      	movs	r2, r4
 80033c4:	4302      	orrs	r2, r0
 80033c6:	d158      	bne.n	800347a <__aeabi_dsub+0x486>
 80033c8:	4663      	mov	r3, ip
 80033ca:	000e      	movs	r6, r1
 80033cc:	9c02      	ldr	r4, [sp, #8]
 80033ce:	9303      	str	r3, [sp, #12]
 80033d0:	9b03      	ldr	r3, [sp, #12]
 80033d2:	4657      	mov	r7, sl
 80033d4:	08da      	lsrs	r2, r3, #3
 80033d6:	e7e7      	b.n	80033a8 <__aeabi_dsub+0x3b4>
 80033d8:	4cc9      	ldr	r4, [pc, #804]	@ (8003700 <__aeabi_dsub+0x70c>)
 80033da:	1aff      	subs	r7, r7, r3
 80033dc:	4014      	ands	r4, r2
 80033de:	e692      	b.n	8003106 <__aeabi_dsub+0x112>
 80033e0:	4dc8      	ldr	r5, [pc, #800]	@ (8003704 <__aeabi_dsub+0x710>)
 80033e2:	1c7a      	adds	r2, r7, #1
 80033e4:	422a      	tst	r2, r5
 80033e6:	d000      	beq.n	80033ea <__aeabi_dsub+0x3f6>
 80033e8:	e084      	b.n	80034f4 <__aeabi_dsub+0x500>
 80033ea:	0022      	movs	r2, r4
 80033ec:	4302      	orrs	r2, r0
 80033ee:	2f00      	cmp	r7, #0
 80033f0:	d000      	beq.n	80033f4 <__aeabi_dsub+0x400>
 80033f2:	e0ef      	b.n	80035d4 <__aeabi_dsub+0x5e0>
 80033f4:	2a00      	cmp	r2, #0
 80033f6:	d100      	bne.n	80033fa <__aeabi_dsub+0x406>
 80033f8:	e0e5      	b.n	80035c6 <__aeabi_dsub+0x5d2>
 80033fa:	4662      	mov	r2, ip
 80033fc:	9902      	ldr	r1, [sp, #8]
 80033fe:	430a      	orrs	r2, r1
 8003400:	d100      	bne.n	8003404 <__aeabi_dsub+0x410>
 8003402:	e0c5      	b.n	8003590 <__aeabi_dsub+0x59c>
 8003404:	4663      	mov	r3, ip
 8003406:	18c5      	adds	r5, r0, r3
 8003408:	468c      	mov	ip, r1
 800340a:	4285      	cmp	r5, r0
 800340c:	4180      	sbcs	r0, r0
 800340e:	4464      	add	r4, ip
 8003410:	4240      	negs	r0, r0
 8003412:	1824      	adds	r4, r4, r0
 8003414:	0223      	lsls	r3, r4, #8
 8003416:	d502      	bpl.n	800341e <__aeabi_dsub+0x42a>
 8003418:	4bb9      	ldr	r3, [pc, #740]	@ (8003700 <__aeabi_dsub+0x70c>)
 800341a:	3701      	adds	r7, #1
 800341c:	401c      	ands	r4, r3
 800341e:	46ba      	mov	sl, r7
 8003420:	9503      	str	r5, [sp, #12]
 8003422:	e7d5      	b.n	80033d0 <__aeabi_dsub+0x3dc>
 8003424:	4662      	mov	r2, ip
 8003426:	1a85      	subs	r5, r0, r2
 8003428:	42a8      	cmp	r0, r5
 800342a:	4192      	sbcs	r2, r2
 800342c:	4252      	negs	r2, r2
 800342e:	4691      	mov	r9, r2
 8003430:	9b02      	ldr	r3, [sp, #8]
 8003432:	1ae3      	subs	r3, r4, r3
 8003434:	001a      	movs	r2, r3
 8003436:	464b      	mov	r3, r9
 8003438:	1ad2      	subs	r2, r2, r3
 800343a:	0013      	movs	r3, r2
 800343c:	4691      	mov	r9, r2
 800343e:	021a      	lsls	r2, r3, #8
 8003440:	d46c      	bmi.n	800351c <__aeabi_dsub+0x528>
 8003442:	464a      	mov	r2, r9
 8003444:	464c      	mov	r4, r9
 8003446:	432a      	orrs	r2, r5
 8003448:	d000      	beq.n	800344c <__aeabi_dsub+0x458>
 800344a:	e63a      	b.n	80030c2 <__aeabi_dsub+0xce>
 800344c:	2600      	movs	r6, #0
 800344e:	2400      	movs	r4, #0
 8003450:	2500      	movs	r5, #0
 8003452:	e678      	b.n	8003146 <__aeabi_dsub+0x152>
 8003454:	9902      	ldr	r1, [sp, #8]
 8003456:	4653      	mov	r3, sl
 8003458:	000d      	movs	r5, r1
 800345a:	3a20      	subs	r2, #32
 800345c:	40d5      	lsrs	r5, r2
 800345e:	2b20      	cmp	r3, #32
 8003460:	d006      	beq.n	8003470 <__aeabi_dsub+0x47c>
 8003462:	2240      	movs	r2, #64	@ 0x40
 8003464:	1ad2      	subs	r2, r2, r3
 8003466:	000b      	movs	r3, r1
 8003468:	4093      	lsls	r3, r2
 800346a:	4662      	mov	r2, ip
 800346c:	431a      	orrs	r2, r3
 800346e:	4693      	mov	fp, r2
 8003470:	465b      	mov	r3, fp
 8003472:	1e5a      	subs	r2, r3, #1
 8003474:	4193      	sbcs	r3, r2
 8003476:	431d      	orrs	r5, r3
 8003478:	e619      	b.n	80030ae <__aeabi_dsub+0xba>
 800347a:	4653      	mov	r3, sl
 800347c:	1e5a      	subs	r2, r3, #1
 800347e:	2b01      	cmp	r3, #1
 8003480:	d100      	bne.n	8003484 <__aeabi_dsub+0x490>
 8003482:	e0c6      	b.n	8003612 <__aeabi_dsub+0x61e>
 8003484:	4e9d      	ldr	r6, [pc, #628]	@ (80036fc <__aeabi_dsub+0x708>)
 8003486:	45b2      	cmp	sl, r6
 8003488:	d100      	bne.n	800348c <__aeabi_dsub+0x498>
 800348a:	e6bd      	b.n	8003208 <__aeabi_dsub+0x214>
 800348c:	4688      	mov	r8, r1
 800348e:	000e      	movs	r6, r1
 8003490:	2501      	movs	r5, #1
 8003492:	2a38      	cmp	r2, #56	@ 0x38
 8003494:	dc10      	bgt.n	80034b8 <__aeabi_dsub+0x4c4>
 8003496:	2a1f      	cmp	r2, #31
 8003498:	dc7f      	bgt.n	800359a <__aeabi_dsub+0x5a6>
 800349a:	2120      	movs	r1, #32
 800349c:	0025      	movs	r5, r4
 800349e:	1a89      	subs	r1, r1, r2
 80034a0:	0007      	movs	r7, r0
 80034a2:	4088      	lsls	r0, r1
 80034a4:	408d      	lsls	r5, r1
 80034a6:	40d7      	lsrs	r7, r2
 80034a8:	40d4      	lsrs	r4, r2
 80034aa:	1e41      	subs	r1, r0, #1
 80034ac:	4188      	sbcs	r0, r1
 80034ae:	9b02      	ldr	r3, [sp, #8]
 80034b0:	433d      	orrs	r5, r7
 80034b2:	1b1b      	subs	r3, r3, r4
 80034b4:	4305      	orrs	r5, r0
 80034b6:	9302      	str	r3, [sp, #8]
 80034b8:	4662      	mov	r2, ip
 80034ba:	1b55      	subs	r5, r2, r5
 80034bc:	45ac      	cmp	ip, r5
 80034be:	4192      	sbcs	r2, r2
 80034c0:	9b02      	ldr	r3, [sp, #8]
 80034c2:	4252      	negs	r2, r2
 80034c4:	464f      	mov	r7, r9
 80034c6:	1a9c      	subs	r4, r3, r2
 80034c8:	e5f6      	b.n	80030b8 <__aeabi_dsub+0xc4>
 80034ca:	2d00      	cmp	r5, #0
 80034cc:	d000      	beq.n	80034d0 <__aeabi_dsub+0x4dc>
 80034ce:	e0b7      	b.n	8003640 <__aeabi_dsub+0x64c>
 80034d0:	2a00      	cmp	r2, #0
 80034d2:	d100      	bne.n	80034d6 <__aeabi_dsub+0x4e2>
 80034d4:	e0f0      	b.n	80036b8 <__aeabi_dsub+0x6c4>
 80034d6:	2601      	movs	r6, #1
 80034d8:	400e      	ands	r6, r1
 80034da:	4663      	mov	r3, ip
 80034dc:	9802      	ldr	r0, [sp, #8]
 80034de:	08d9      	lsrs	r1, r3, #3
 80034e0:	0742      	lsls	r2, r0, #29
 80034e2:	430a      	orrs	r2, r1
 80034e4:	08c4      	lsrs	r4, r0, #3
 80034e6:	e696      	b.n	8003216 <__aeabi_dsub+0x222>
 80034e8:	4c85      	ldr	r4, [pc, #532]	@ (8003700 <__aeabi_dsub+0x70c>)
 80034ea:	1aff      	subs	r7, r7, r3
 80034ec:	4014      	ands	r4, r2
 80034ee:	0762      	lsls	r2, r4, #29
 80034f0:	08e4      	lsrs	r4, r4, #3
 80034f2:	e760      	b.n	80033b6 <__aeabi_dsub+0x3c2>
 80034f4:	4981      	ldr	r1, [pc, #516]	@ (80036fc <__aeabi_dsub+0x708>)
 80034f6:	428a      	cmp	r2, r1
 80034f8:	d100      	bne.n	80034fc <__aeabi_dsub+0x508>
 80034fa:	e0c9      	b.n	8003690 <__aeabi_dsub+0x69c>
 80034fc:	4663      	mov	r3, ip
 80034fe:	18c1      	adds	r1, r0, r3
 8003500:	4281      	cmp	r1, r0
 8003502:	4180      	sbcs	r0, r0
 8003504:	9b02      	ldr	r3, [sp, #8]
 8003506:	4240      	negs	r0, r0
 8003508:	18e3      	adds	r3, r4, r3
 800350a:	181b      	adds	r3, r3, r0
 800350c:	07dd      	lsls	r5, r3, #31
 800350e:	085c      	lsrs	r4, r3, #1
 8003510:	2307      	movs	r3, #7
 8003512:	0849      	lsrs	r1, r1, #1
 8003514:	430d      	orrs	r5, r1
 8003516:	0017      	movs	r7, r2
 8003518:	402b      	ands	r3, r5
 800351a:	e710      	b.n	800333e <__aeabi_dsub+0x34a>
 800351c:	4663      	mov	r3, ip
 800351e:	1a1d      	subs	r5, r3, r0
 8003520:	45ac      	cmp	ip, r5
 8003522:	4192      	sbcs	r2, r2
 8003524:	2601      	movs	r6, #1
 8003526:	9b02      	ldr	r3, [sp, #8]
 8003528:	4252      	negs	r2, r2
 800352a:	1b1c      	subs	r4, r3, r4
 800352c:	4688      	mov	r8, r1
 800352e:	1aa4      	subs	r4, r4, r2
 8003530:	400e      	ands	r6, r1
 8003532:	e5c6      	b.n	80030c2 <__aeabi_dsub+0xce>
 8003534:	4663      	mov	r3, ip
 8003536:	18c5      	adds	r5, r0, r3
 8003538:	9b02      	ldr	r3, [sp, #8]
 800353a:	4285      	cmp	r5, r0
 800353c:	4180      	sbcs	r0, r0
 800353e:	469c      	mov	ip, r3
 8003540:	4240      	negs	r0, r0
 8003542:	4464      	add	r4, ip
 8003544:	1824      	adds	r4, r4, r0
 8003546:	2701      	movs	r7, #1
 8003548:	0223      	lsls	r3, r4, #8
 800354a:	d400      	bmi.n	800354e <__aeabi_dsub+0x55a>
 800354c:	e6f5      	b.n	800333a <__aeabi_dsub+0x346>
 800354e:	2702      	movs	r7, #2
 8003550:	e641      	b.n	80031d6 <__aeabi_dsub+0x1e2>
 8003552:	4663      	mov	r3, ip
 8003554:	1ac5      	subs	r5, r0, r3
 8003556:	42a8      	cmp	r0, r5
 8003558:	4180      	sbcs	r0, r0
 800355a:	9b02      	ldr	r3, [sp, #8]
 800355c:	4240      	negs	r0, r0
 800355e:	1ae4      	subs	r4, r4, r3
 8003560:	2701      	movs	r7, #1
 8003562:	1a24      	subs	r4, r4, r0
 8003564:	e5a8      	b.n	80030b8 <__aeabi_dsub+0xc4>
 8003566:	9d02      	ldr	r5, [sp, #8]
 8003568:	4652      	mov	r2, sl
 800356a:	002b      	movs	r3, r5
 800356c:	3a20      	subs	r2, #32
 800356e:	40d3      	lsrs	r3, r2
 8003570:	0019      	movs	r1, r3
 8003572:	4653      	mov	r3, sl
 8003574:	2b20      	cmp	r3, #32
 8003576:	d006      	beq.n	8003586 <__aeabi_dsub+0x592>
 8003578:	2240      	movs	r2, #64	@ 0x40
 800357a:	1ad2      	subs	r2, r2, r3
 800357c:	002b      	movs	r3, r5
 800357e:	4093      	lsls	r3, r2
 8003580:	4662      	mov	r2, ip
 8003582:	431a      	orrs	r2, r3
 8003584:	4693      	mov	fp, r2
 8003586:	465d      	mov	r5, fp
 8003588:	1e6b      	subs	r3, r5, #1
 800358a:	419d      	sbcs	r5, r3
 800358c:	430d      	orrs	r5, r1
 800358e:	e615      	b.n	80031bc <__aeabi_dsub+0x1c8>
 8003590:	0762      	lsls	r2, r4, #29
 8003592:	08c0      	lsrs	r0, r0, #3
 8003594:	4302      	orrs	r2, r0
 8003596:	08e4      	lsrs	r4, r4, #3
 8003598:	e70d      	b.n	80033b6 <__aeabi_dsub+0x3c2>
 800359a:	0011      	movs	r1, r2
 800359c:	0027      	movs	r7, r4
 800359e:	3920      	subs	r1, #32
 80035a0:	40cf      	lsrs	r7, r1
 80035a2:	2a20      	cmp	r2, #32
 80035a4:	d005      	beq.n	80035b2 <__aeabi_dsub+0x5be>
 80035a6:	2140      	movs	r1, #64	@ 0x40
 80035a8:	1a8a      	subs	r2, r1, r2
 80035aa:	4094      	lsls	r4, r2
 80035ac:	0025      	movs	r5, r4
 80035ae:	4305      	orrs	r5, r0
 80035b0:	9503      	str	r5, [sp, #12]
 80035b2:	9d03      	ldr	r5, [sp, #12]
 80035b4:	1e6a      	subs	r2, r5, #1
 80035b6:	4195      	sbcs	r5, r2
 80035b8:	433d      	orrs	r5, r7
 80035ba:	e77d      	b.n	80034b8 <__aeabi_dsub+0x4c4>
 80035bc:	2a00      	cmp	r2, #0
 80035be:	d100      	bne.n	80035c2 <__aeabi_dsub+0x5ce>
 80035c0:	e744      	b.n	800344c <__aeabi_dsub+0x458>
 80035c2:	2601      	movs	r6, #1
 80035c4:	400e      	ands	r6, r1
 80035c6:	4663      	mov	r3, ip
 80035c8:	08d9      	lsrs	r1, r3, #3
 80035ca:	9b02      	ldr	r3, [sp, #8]
 80035cc:	075a      	lsls	r2, r3, #29
 80035ce:	430a      	orrs	r2, r1
 80035d0:	08dc      	lsrs	r4, r3, #3
 80035d2:	e6f0      	b.n	80033b6 <__aeabi_dsub+0x3c2>
 80035d4:	2a00      	cmp	r2, #0
 80035d6:	d028      	beq.n	800362a <__aeabi_dsub+0x636>
 80035d8:	4662      	mov	r2, ip
 80035da:	9f02      	ldr	r7, [sp, #8]
 80035dc:	08c0      	lsrs	r0, r0, #3
 80035de:	433a      	orrs	r2, r7
 80035e0:	d100      	bne.n	80035e4 <__aeabi_dsub+0x5f0>
 80035e2:	e6dc      	b.n	800339e <__aeabi_dsub+0x3aa>
 80035e4:	0762      	lsls	r2, r4, #29
 80035e6:	4310      	orrs	r0, r2
 80035e8:	2280      	movs	r2, #128	@ 0x80
 80035ea:	08e4      	lsrs	r4, r4, #3
 80035ec:	0312      	lsls	r2, r2, #12
 80035ee:	4214      	tst	r4, r2
 80035f0:	d009      	beq.n	8003606 <__aeabi_dsub+0x612>
 80035f2:	08fd      	lsrs	r5, r7, #3
 80035f4:	4215      	tst	r5, r2
 80035f6:	d106      	bne.n	8003606 <__aeabi_dsub+0x612>
 80035f8:	4663      	mov	r3, ip
 80035fa:	2601      	movs	r6, #1
 80035fc:	002c      	movs	r4, r5
 80035fe:	08d8      	lsrs	r0, r3, #3
 8003600:	077b      	lsls	r3, r7, #29
 8003602:	4318      	orrs	r0, r3
 8003604:	400e      	ands	r6, r1
 8003606:	0f42      	lsrs	r2, r0, #29
 8003608:	00c0      	lsls	r0, r0, #3
 800360a:	08c0      	lsrs	r0, r0, #3
 800360c:	0752      	lsls	r2, r2, #29
 800360e:	4302      	orrs	r2, r0
 8003610:	e601      	b.n	8003216 <__aeabi_dsub+0x222>
 8003612:	4663      	mov	r3, ip
 8003614:	1a1d      	subs	r5, r3, r0
 8003616:	45ac      	cmp	ip, r5
 8003618:	4192      	sbcs	r2, r2
 800361a:	9b02      	ldr	r3, [sp, #8]
 800361c:	4252      	negs	r2, r2
 800361e:	1b1c      	subs	r4, r3, r4
 8003620:	000e      	movs	r6, r1
 8003622:	4688      	mov	r8, r1
 8003624:	2701      	movs	r7, #1
 8003626:	1aa4      	subs	r4, r4, r2
 8003628:	e546      	b.n	80030b8 <__aeabi_dsub+0xc4>
 800362a:	4663      	mov	r3, ip
 800362c:	08d9      	lsrs	r1, r3, #3
 800362e:	9b02      	ldr	r3, [sp, #8]
 8003630:	075a      	lsls	r2, r3, #29
 8003632:	430a      	orrs	r2, r1
 8003634:	08dc      	lsrs	r4, r3, #3
 8003636:	e5ee      	b.n	8003216 <__aeabi_dsub+0x222>
 8003638:	4663      	mov	r3, ip
 800363a:	9c02      	ldr	r4, [sp, #8]
 800363c:	9303      	str	r3, [sp, #12]
 800363e:	e6c7      	b.n	80033d0 <__aeabi_dsub+0x3dc>
 8003640:	08c0      	lsrs	r0, r0, #3
 8003642:	2a00      	cmp	r2, #0
 8003644:	d100      	bne.n	8003648 <__aeabi_dsub+0x654>
 8003646:	e6aa      	b.n	800339e <__aeabi_dsub+0x3aa>
 8003648:	0762      	lsls	r2, r4, #29
 800364a:	4310      	orrs	r0, r2
 800364c:	2280      	movs	r2, #128	@ 0x80
 800364e:	08e4      	lsrs	r4, r4, #3
 8003650:	0312      	lsls	r2, r2, #12
 8003652:	4214      	tst	r4, r2
 8003654:	d0d7      	beq.n	8003606 <__aeabi_dsub+0x612>
 8003656:	9f02      	ldr	r7, [sp, #8]
 8003658:	08fd      	lsrs	r5, r7, #3
 800365a:	4215      	tst	r5, r2
 800365c:	d1d3      	bne.n	8003606 <__aeabi_dsub+0x612>
 800365e:	4663      	mov	r3, ip
 8003660:	2601      	movs	r6, #1
 8003662:	08d8      	lsrs	r0, r3, #3
 8003664:	077b      	lsls	r3, r7, #29
 8003666:	002c      	movs	r4, r5
 8003668:	4318      	orrs	r0, r3
 800366a:	400e      	ands	r6, r1
 800366c:	e7cb      	b.n	8003606 <__aeabi_dsub+0x612>
 800366e:	000a      	movs	r2, r1
 8003670:	0027      	movs	r7, r4
 8003672:	3a20      	subs	r2, #32
 8003674:	40d7      	lsrs	r7, r2
 8003676:	2920      	cmp	r1, #32
 8003678:	d005      	beq.n	8003686 <__aeabi_dsub+0x692>
 800367a:	2240      	movs	r2, #64	@ 0x40
 800367c:	1a52      	subs	r2, r2, r1
 800367e:	4094      	lsls	r4, r2
 8003680:	0025      	movs	r5, r4
 8003682:	4305      	orrs	r5, r0
 8003684:	9503      	str	r5, [sp, #12]
 8003686:	9d03      	ldr	r5, [sp, #12]
 8003688:	1e6a      	subs	r2, r5, #1
 800368a:	4195      	sbcs	r5, r2
 800368c:	432f      	orrs	r7, r5
 800368e:	e610      	b.n	80032b2 <__aeabi_dsub+0x2be>
 8003690:	0014      	movs	r4, r2
 8003692:	2500      	movs	r5, #0
 8003694:	2200      	movs	r2, #0
 8003696:	e556      	b.n	8003146 <__aeabi_dsub+0x152>
 8003698:	9b02      	ldr	r3, [sp, #8]
 800369a:	4460      	add	r0, ip
 800369c:	4699      	mov	r9, r3
 800369e:	4560      	cmp	r0, ip
 80036a0:	4192      	sbcs	r2, r2
 80036a2:	444c      	add	r4, r9
 80036a4:	4252      	negs	r2, r2
 80036a6:	0005      	movs	r5, r0
 80036a8:	18a4      	adds	r4, r4, r2
 80036aa:	e74c      	b.n	8003546 <__aeabi_dsub+0x552>
 80036ac:	001a      	movs	r2, r3
 80036ae:	001c      	movs	r4, r3
 80036b0:	432a      	orrs	r2, r5
 80036b2:	d000      	beq.n	80036b6 <__aeabi_dsub+0x6c2>
 80036b4:	e6b3      	b.n	800341e <__aeabi_dsub+0x42a>
 80036b6:	e6c9      	b.n	800344c <__aeabi_dsub+0x458>
 80036b8:	2480      	movs	r4, #128	@ 0x80
 80036ba:	2600      	movs	r6, #0
 80036bc:	0324      	lsls	r4, r4, #12
 80036be:	e5ae      	b.n	800321e <__aeabi_dsub+0x22a>
 80036c0:	2120      	movs	r1, #32
 80036c2:	2500      	movs	r5, #0
 80036c4:	1a09      	subs	r1, r1, r0
 80036c6:	e517      	b.n	80030f8 <__aeabi_dsub+0x104>
 80036c8:	2200      	movs	r2, #0
 80036ca:	2500      	movs	r5, #0
 80036cc:	4c0b      	ldr	r4, [pc, #44]	@ (80036fc <__aeabi_dsub+0x708>)
 80036ce:	e53a      	b.n	8003146 <__aeabi_dsub+0x152>
 80036d0:	2d00      	cmp	r5, #0
 80036d2:	d100      	bne.n	80036d6 <__aeabi_dsub+0x6e2>
 80036d4:	e5f6      	b.n	80032c4 <__aeabi_dsub+0x2d0>
 80036d6:	464b      	mov	r3, r9
 80036d8:	1bda      	subs	r2, r3, r7
 80036da:	4692      	mov	sl, r2
 80036dc:	2f00      	cmp	r7, #0
 80036de:	d100      	bne.n	80036e2 <__aeabi_dsub+0x6ee>
 80036e0:	e66f      	b.n	80033c2 <__aeabi_dsub+0x3ce>
 80036e2:	2a38      	cmp	r2, #56	@ 0x38
 80036e4:	dc05      	bgt.n	80036f2 <__aeabi_dsub+0x6fe>
 80036e6:	2680      	movs	r6, #128	@ 0x80
 80036e8:	0436      	lsls	r6, r6, #16
 80036ea:	4334      	orrs	r4, r6
 80036ec:	4688      	mov	r8, r1
 80036ee:	000e      	movs	r6, r1
 80036f0:	e6d1      	b.n	8003496 <__aeabi_dsub+0x4a2>
 80036f2:	4688      	mov	r8, r1
 80036f4:	000e      	movs	r6, r1
 80036f6:	2501      	movs	r5, #1
 80036f8:	e6de      	b.n	80034b8 <__aeabi_dsub+0x4c4>
 80036fa:	46c0      	nop			@ (mov r8, r8)
 80036fc:	000007ff 	.word	0x000007ff
 8003700:	ff7fffff 	.word	0xff7fffff
 8003704:	000007fe 	.word	0x000007fe
 8003708:	2d00      	cmp	r5, #0
 800370a:	d100      	bne.n	800370e <__aeabi_dsub+0x71a>
 800370c:	e668      	b.n	80033e0 <__aeabi_dsub+0x3ec>
 800370e:	464b      	mov	r3, r9
 8003710:	1bd9      	subs	r1, r3, r7
 8003712:	2f00      	cmp	r7, #0
 8003714:	d101      	bne.n	800371a <__aeabi_dsub+0x726>
 8003716:	468a      	mov	sl, r1
 8003718:	e5a7      	b.n	800326a <__aeabi_dsub+0x276>
 800371a:	2701      	movs	r7, #1
 800371c:	2938      	cmp	r1, #56	@ 0x38
 800371e:	dd00      	ble.n	8003722 <__aeabi_dsub+0x72e>
 8003720:	e5c7      	b.n	80032b2 <__aeabi_dsub+0x2be>
 8003722:	2280      	movs	r2, #128	@ 0x80
 8003724:	0412      	lsls	r2, r2, #16
 8003726:	4314      	orrs	r4, r2
 8003728:	e5af      	b.n	800328a <__aeabi_dsub+0x296>
 800372a:	46c0      	nop			@ (mov r8, r8)

0800372c <__aeabi_d2iz>:
 800372c:	000b      	movs	r3, r1
 800372e:	0002      	movs	r2, r0
 8003730:	b570      	push	{r4, r5, r6, lr}
 8003732:	4d16      	ldr	r5, [pc, #88]	@ (800378c <__aeabi_d2iz+0x60>)
 8003734:	030c      	lsls	r4, r1, #12
 8003736:	b082      	sub	sp, #8
 8003738:	0049      	lsls	r1, r1, #1
 800373a:	2000      	movs	r0, #0
 800373c:	9200      	str	r2, [sp, #0]
 800373e:	9301      	str	r3, [sp, #4]
 8003740:	0b24      	lsrs	r4, r4, #12
 8003742:	0d49      	lsrs	r1, r1, #21
 8003744:	0fde      	lsrs	r6, r3, #31
 8003746:	42a9      	cmp	r1, r5
 8003748:	dd04      	ble.n	8003754 <__aeabi_d2iz+0x28>
 800374a:	4811      	ldr	r0, [pc, #68]	@ (8003790 <__aeabi_d2iz+0x64>)
 800374c:	4281      	cmp	r1, r0
 800374e:	dd03      	ble.n	8003758 <__aeabi_d2iz+0x2c>
 8003750:	4b10      	ldr	r3, [pc, #64]	@ (8003794 <__aeabi_d2iz+0x68>)
 8003752:	18f0      	adds	r0, r6, r3
 8003754:	b002      	add	sp, #8
 8003756:	bd70      	pop	{r4, r5, r6, pc}
 8003758:	2080      	movs	r0, #128	@ 0x80
 800375a:	0340      	lsls	r0, r0, #13
 800375c:	4320      	orrs	r0, r4
 800375e:	4c0e      	ldr	r4, [pc, #56]	@ (8003798 <__aeabi_d2iz+0x6c>)
 8003760:	1a64      	subs	r4, r4, r1
 8003762:	2c1f      	cmp	r4, #31
 8003764:	dd08      	ble.n	8003778 <__aeabi_d2iz+0x4c>
 8003766:	4b0d      	ldr	r3, [pc, #52]	@ (800379c <__aeabi_d2iz+0x70>)
 8003768:	1a5b      	subs	r3, r3, r1
 800376a:	40d8      	lsrs	r0, r3
 800376c:	0003      	movs	r3, r0
 800376e:	4258      	negs	r0, r3
 8003770:	2e00      	cmp	r6, #0
 8003772:	d1ef      	bne.n	8003754 <__aeabi_d2iz+0x28>
 8003774:	0018      	movs	r0, r3
 8003776:	e7ed      	b.n	8003754 <__aeabi_d2iz+0x28>
 8003778:	4b09      	ldr	r3, [pc, #36]	@ (80037a0 <__aeabi_d2iz+0x74>)
 800377a:	9a00      	ldr	r2, [sp, #0]
 800377c:	469c      	mov	ip, r3
 800377e:	0003      	movs	r3, r0
 8003780:	4461      	add	r1, ip
 8003782:	408b      	lsls	r3, r1
 8003784:	40e2      	lsrs	r2, r4
 8003786:	4313      	orrs	r3, r2
 8003788:	e7f1      	b.n	800376e <__aeabi_d2iz+0x42>
 800378a:	46c0      	nop			@ (mov r8, r8)
 800378c:	000003fe 	.word	0x000003fe
 8003790:	0000041d 	.word	0x0000041d
 8003794:	7fffffff 	.word	0x7fffffff
 8003798:	00000433 	.word	0x00000433
 800379c:	00000413 	.word	0x00000413
 80037a0:	fffffbed 	.word	0xfffffbed

080037a4 <__aeabi_i2d>:
 80037a4:	b570      	push	{r4, r5, r6, lr}
 80037a6:	2800      	cmp	r0, #0
 80037a8:	d016      	beq.n	80037d8 <__aeabi_i2d+0x34>
 80037aa:	17c3      	asrs	r3, r0, #31
 80037ac:	18c5      	adds	r5, r0, r3
 80037ae:	405d      	eors	r5, r3
 80037b0:	0fc4      	lsrs	r4, r0, #31
 80037b2:	0028      	movs	r0, r5
 80037b4:	f000 f862 	bl	800387c <__clzsi2>
 80037b8:	4b10      	ldr	r3, [pc, #64]	@ (80037fc <__aeabi_i2d+0x58>)
 80037ba:	1a1b      	subs	r3, r3, r0
 80037bc:	055b      	lsls	r3, r3, #21
 80037be:	0d5b      	lsrs	r3, r3, #21
 80037c0:	280a      	cmp	r0, #10
 80037c2:	dc14      	bgt.n	80037ee <__aeabi_i2d+0x4a>
 80037c4:	0002      	movs	r2, r0
 80037c6:	002e      	movs	r6, r5
 80037c8:	3215      	adds	r2, #21
 80037ca:	4096      	lsls	r6, r2
 80037cc:	220b      	movs	r2, #11
 80037ce:	1a12      	subs	r2, r2, r0
 80037d0:	40d5      	lsrs	r5, r2
 80037d2:	032d      	lsls	r5, r5, #12
 80037d4:	0b2d      	lsrs	r5, r5, #12
 80037d6:	e003      	b.n	80037e0 <__aeabi_i2d+0x3c>
 80037d8:	2400      	movs	r4, #0
 80037da:	2300      	movs	r3, #0
 80037dc:	2500      	movs	r5, #0
 80037de:	2600      	movs	r6, #0
 80037e0:	051b      	lsls	r3, r3, #20
 80037e2:	432b      	orrs	r3, r5
 80037e4:	07e4      	lsls	r4, r4, #31
 80037e6:	4323      	orrs	r3, r4
 80037e8:	0030      	movs	r0, r6
 80037ea:	0019      	movs	r1, r3
 80037ec:	bd70      	pop	{r4, r5, r6, pc}
 80037ee:	380b      	subs	r0, #11
 80037f0:	4085      	lsls	r5, r0
 80037f2:	032d      	lsls	r5, r5, #12
 80037f4:	2600      	movs	r6, #0
 80037f6:	0b2d      	lsrs	r5, r5, #12
 80037f8:	e7f2      	b.n	80037e0 <__aeabi_i2d+0x3c>
 80037fa:	46c0      	nop			@ (mov r8, r8)
 80037fc:	0000041e 	.word	0x0000041e

08003800 <__aeabi_cdrcmple>:
 8003800:	4684      	mov	ip, r0
 8003802:	0010      	movs	r0, r2
 8003804:	4662      	mov	r2, ip
 8003806:	468c      	mov	ip, r1
 8003808:	0019      	movs	r1, r3
 800380a:	4663      	mov	r3, ip
 800380c:	e000      	b.n	8003810 <__aeabi_cdcmpeq>
 800380e:	46c0      	nop			@ (mov r8, r8)

08003810 <__aeabi_cdcmpeq>:
 8003810:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003812:	f000 f909 	bl	8003a28 <__ledf2>
 8003816:	2800      	cmp	r0, #0
 8003818:	d401      	bmi.n	800381e <__aeabi_cdcmpeq+0xe>
 800381a:	2100      	movs	r1, #0
 800381c:	42c8      	cmn	r0, r1
 800381e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08003820 <__aeabi_dcmpeq>:
 8003820:	b510      	push	{r4, lr}
 8003822:	f000 f849 	bl	80038b8 <__eqdf2>
 8003826:	4240      	negs	r0, r0
 8003828:	3001      	adds	r0, #1
 800382a:	bd10      	pop	{r4, pc}

0800382c <__aeabi_dcmplt>:
 800382c:	b510      	push	{r4, lr}
 800382e:	f000 f8fb 	bl	8003a28 <__ledf2>
 8003832:	2800      	cmp	r0, #0
 8003834:	db01      	blt.n	800383a <__aeabi_dcmplt+0xe>
 8003836:	2000      	movs	r0, #0
 8003838:	bd10      	pop	{r4, pc}
 800383a:	2001      	movs	r0, #1
 800383c:	bd10      	pop	{r4, pc}
 800383e:	46c0      	nop			@ (mov r8, r8)

08003840 <__aeabi_dcmple>:
 8003840:	b510      	push	{r4, lr}
 8003842:	f000 f8f1 	bl	8003a28 <__ledf2>
 8003846:	2800      	cmp	r0, #0
 8003848:	dd01      	ble.n	800384e <__aeabi_dcmple+0xe>
 800384a:	2000      	movs	r0, #0
 800384c:	bd10      	pop	{r4, pc}
 800384e:	2001      	movs	r0, #1
 8003850:	bd10      	pop	{r4, pc}
 8003852:	46c0      	nop			@ (mov r8, r8)

08003854 <__aeabi_dcmpgt>:
 8003854:	b510      	push	{r4, lr}
 8003856:	f000 f873 	bl	8003940 <__gedf2>
 800385a:	2800      	cmp	r0, #0
 800385c:	dc01      	bgt.n	8003862 <__aeabi_dcmpgt+0xe>
 800385e:	2000      	movs	r0, #0
 8003860:	bd10      	pop	{r4, pc}
 8003862:	2001      	movs	r0, #1
 8003864:	bd10      	pop	{r4, pc}
 8003866:	46c0      	nop			@ (mov r8, r8)

08003868 <__aeabi_dcmpge>:
 8003868:	b510      	push	{r4, lr}
 800386a:	f000 f869 	bl	8003940 <__gedf2>
 800386e:	2800      	cmp	r0, #0
 8003870:	da01      	bge.n	8003876 <__aeabi_dcmpge+0xe>
 8003872:	2000      	movs	r0, #0
 8003874:	bd10      	pop	{r4, pc}
 8003876:	2001      	movs	r0, #1
 8003878:	bd10      	pop	{r4, pc}
 800387a:	46c0      	nop			@ (mov r8, r8)

0800387c <__clzsi2>:
 800387c:	211c      	movs	r1, #28
 800387e:	2301      	movs	r3, #1
 8003880:	041b      	lsls	r3, r3, #16
 8003882:	4298      	cmp	r0, r3
 8003884:	d301      	bcc.n	800388a <__clzsi2+0xe>
 8003886:	0c00      	lsrs	r0, r0, #16
 8003888:	3910      	subs	r1, #16
 800388a:	0a1b      	lsrs	r3, r3, #8
 800388c:	4298      	cmp	r0, r3
 800388e:	d301      	bcc.n	8003894 <__clzsi2+0x18>
 8003890:	0a00      	lsrs	r0, r0, #8
 8003892:	3908      	subs	r1, #8
 8003894:	091b      	lsrs	r3, r3, #4
 8003896:	4298      	cmp	r0, r3
 8003898:	d301      	bcc.n	800389e <__clzsi2+0x22>
 800389a:	0900      	lsrs	r0, r0, #4
 800389c:	3904      	subs	r1, #4
 800389e:	a202      	add	r2, pc, #8	@ (adr r2, 80038a8 <__clzsi2+0x2c>)
 80038a0:	5c10      	ldrb	r0, [r2, r0]
 80038a2:	1840      	adds	r0, r0, r1
 80038a4:	4770      	bx	lr
 80038a6:	46c0      	nop			@ (mov r8, r8)
 80038a8:	02020304 	.word	0x02020304
 80038ac:	01010101 	.word	0x01010101
	...

080038b8 <__eqdf2>:
 80038b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038ba:	4657      	mov	r7, sl
 80038bc:	46de      	mov	lr, fp
 80038be:	464e      	mov	r6, r9
 80038c0:	4645      	mov	r5, r8
 80038c2:	b5e0      	push	{r5, r6, r7, lr}
 80038c4:	000d      	movs	r5, r1
 80038c6:	0004      	movs	r4, r0
 80038c8:	0fe8      	lsrs	r0, r5, #31
 80038ca:	4683      	mov	fp, r0
 80038cc:	0309      	lsls	r1, r1, #12
 80038ce:	0fd8      	lsrs	r0, r3, #31
 80038d0:	0b09      	lsrs	r1, r1, #12
 80038d2:	4682      	mov	sl, r0
 80038d4:	4819      	ldr	r0, [pc, #100]	@ (800393c <__eqdf2+0x84>)
 80038d6:	468c      	mov	ip, r1
 80038d8:	031f      	lsls	r7, r3, #12
 80038da:	0069      	lsls	r1, r5, #1
 80038dc:	005e      	lsls	r6, r3, #1
 80038de:	0d49      	lsrs	r1, r1, #21
 80038e0:	0b3f      	lsrs	r7, r7, #12
 80038e2:	0d76      	lsrs	r6, r6, #21
 80038e4:	4281      	cmp	r1, r0
 80038e6:	d018      	beq.n	800391a <__eqdf2+0x62>
 80038e8:	4286      	cmp	r6, r0
 80038ea:	d00f      	beq.n	800390c <__eqdf2+0x54>
 80038ec:	2001      	movs	r0, #1
 80038ee:	42b1      	cmp	r1, r6
 80038f0:	d10d      	bne.n	800390e <__eqdf2+0x56>
 80038f2:	45bc      	cmp	ip, r7
 80038f4:	d10b      	bne.n	800390e <__eqdf2+0x56>
 80038f6:	4294      	cmp	r4, r2
 80038f8:	d109      	bne.n	800390e <__eqdf2+0x56>
 80038fa:	45d3      	cmp	fp, sl
 80038fc:	d01c      	beq.n	8003938 <__eqdf2+0x80>
 80038fe:	2900      	cmp	r1, #0
 8003900:	d105      	bne.n	800390e <__eqdf2+0x56>
 8003902:	4660      	mov	r0, ip
 8003904:	4320      	orrs	r0, r4
 8003906:	1e43      	subs	r3, r0, #1
 8003908:	4198      	sbcs	r0, r3
 800390a:	e000      	b.n	800390e <__eqdf2+0x56>
 800390c:	2001      	movs	r0, #1
 800390e:	bcf0      	pop	{r4, r5, r6, r7}
 8003910:	46bb      	mov	fp, r7
 8003912:	46b2      	mov	sl, r6
 8003914:	46a9      	mov	r9, r5
 8003916:	46a0      	mov	r8, r4
 8003918:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800391a:	2001      	movs	r0, #1
 800391c:	428e      	cmp	r6, r1
 800391e:	d1f6      	bne.n	800390e <__eqdf2+0x56>
 8003920:	4661      	mov	r1, ip
 8003922:	4339      	orrs	r1, r7
 8003924:	000f      	movs	r7, r1
 8003926:	4317      	orrs	r7, r2
 8003928:	4327      	orrs	r7, r4
 800392a:	d1f0      	bne.n	800390e <__eqdf2+0x56>
 800392c:	465b      	mov	r3, fp
 800392e:	4652      	mov	r2, sl
 8003930:	1a98      	subs	r0, r3, r2
 8003932:	1e43      	subs	r3, r0, #1
 8003934:	4198      	sbcs	r0, r3
 8003936:	e7ea      	b.n	800390e <__eqdf2+0x56>
 8003938:	2000      	movs	r0, #0
 800393a:	e7e8      	b.n	800390e <__eqdf2+0x56>
 800393c:	000007ff 	.word	0x000007ff

08003940 <__gedf2>:
 8003940:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003942:	4657      	mov	r7, sl
 8003944:	464e      	mov	r6, r9
 8003946:	4645      	mov	r5, r8
 8003948:	46de      	mov	lr, fp
 800394a:	b5e0      	push	{r5, r6, r7, lr}
 800394c:	000d      	movs	r5, r1
 800394e:	030f      	lsls	r7, r1, #12
 8003950:	0b39      	lsrs	r1, r7, #12
 8003952:	b083      	sub	sp, #12
 8003954:	0004      	movs	r4, r0
 8003956:	4680      	mov	r8, r0
 8003958:	9101      	str	r1, [sp, #4]
 800395a:	0058      	lsls	r0, r3, #1
 800395c:	0fe9      	lsrs	r1, r5, #31
 800395e:	4f31      	ldr	r7, [pc, #196]	@ (8003a24 <__gedf2+0xe4>)
 8003960:	0d40      	lsrs	r0, r0, #21
 8003962:	468c      	mov	ip, r1
 8003964:	006e      	lsls	r6, r5, #1
 8003966:	0319      	lsls	r1, r3, #12
 8003968:	4682      	mov	sl, r0
 800396a:	4691      	mov	r9, r2
 800396c:	0d76      	lsrs	r6, r6, #21
 800396e:	0b09      	lsrs	r1, r1, #12
 8003970:	0fd8      	lsrs	r0, r3, #31
 8003972:	42be      	cmp	r6, r7
 8003974:	d01f      	beq.n	80039b6 <__gedf2+0x76>
 8003976:	45ba      	cmp	sl, r7
 8003978:	d00f      	beq.n	800399a <__gedf2+0x5a>
 800397a:	2e00      	cmp	r6, #0
 800397c:	d12f      	bne.n	80039de <__gedf2+0x9e>
 800397e:	4655      	mov	r5, sl
 8003980:	9e01      	ldr	r6, [sp, #4]
 8003982:	4334      	orrs	r4, r6
 8003984:	2d00      	cmp	r5, #0
 8003986:	d127      	bne.n	80039d8 <__gedf2+0x98>
 8003988:	430a      	orrs	r2, r1
 800398a:	d03a      	beq.n	8003a02 <__gedf2+0xc2>
 800398c:	2c00      	cmp	r4, #0
 800398e:	d145      	bne.n	8003a1c <__gedf2+0xdc>
 8003990:	2800      	cmp	r0, #0
 8003992:	d11a      	bne.n	80039ca <__gedf2+0x8a>
 8003994:	2001      	movs	r0, #1
 8003996:	4240      	negs	r0, r0
 8003998:	e017      	b.n	80039ca <__gedf2+0x8a>
 800399a:	4311      	orrs	r1, r2
 800399c:	d13b      	bne.n	8003a16 <__gedf2+0xd6>
 800399e:	2e00      	cmp	r6, #0
 80039a0:	d102      	bne.n	80039a8 <__gedf2+0x68>
 80039a2:	9f01      	ldr	r7, [sp, #4]
 80039a4:	4327      	orrs	r7, r4
 80039a6:	d0f3      	beq.n	8003990 <__gedf2+0x50>
 80039a8:	4584      	cmp	ip, r0
 80039aa:	d109      	bne.n	80039c0 <__gedf2+0x80>
 80039ac:	4663      	mov	r3, ip
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d0f0      	beq.n	8003994 <__gedf2+0x54>
 80039b2:	4660      	mov	r0, ip
 80039b4:	e009      	b.n	80039ca <__gedf2+0x8a>
 80039b6:	9f01      	ldr	r7, [sp, #4]
 80039b8:	4327      	orrs	r7, r4
 80039ba:	d12c      	bne.n	8003a16 <__gedf2+0xd6>
 80039bc:	45b2      	cmp	sl, r6
 80039be:	d024      	beq.n	8003a0a <__gedf2+0xca>
 80039c0:	4663      	mov	r3, ip
 80039c2:	2002      	movs	r0, #2
 80039c4:	3b01      	subs	r3, #1
 80039c6:	4018      	ands	r0, r3
 80039c8:	3801      	subs	r0, #1
 80039ca:	b003      	add	sp, #12
 80039cc:	bcf0      	pop	{r4, r5, r6, r7}
 80039ce:	46bb      	mov	fp, r7
 80039d0:	46b2      	mov	sl, r6
 80039d2:	46a9      	mov	r9, r5
 80039d4:	46a0      	mov	r8, r4
 80039d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80039d8:	2c00      	cmp	r4, #0
 80039da:	d0d9      	beq.n	8003990 <__gedf2+0x50>
 80039dc:	e7e4      	b.n	80039a8 <__gedf2+0x68>
 80039de:	4654      	mov	r4, sl
 80039e0:	2c00      	cmp	r4, #0
 80039e2:	d0ed      	beq.n	80039c0 <__gedf2+0x80>
 80039e4:	4584      	cmp	ip, r0
 80039e6:	d1eb      	bne.n	80039c0 <__gedf2+0x80>
 80039e8:	4556      	cmp	r6, sl
 80039ea:	dce9      	bgt.n	80039c0 <__gedf2+0x80>
 80039ec:	dbde      	blt.n	80039ac <__gedf2+0x6c>
 80039ee:	9b01      	ldr	r3, [sp, #4]
 80039f0:	428b      	cmp	r3, r1
 80039f2:	d8e5      	bhi.n	80039c0 <__gedf2+0x80>
 80039f4:	d1da      	bne.n	80039ac <__gedf2+0x6c>
 80039f6:	45c8      	cmp	r8, r9
 80039f8:	d8e2      	bhi.n	80039c0 <__gedf2+0x80>
 80039fa:	2000      	movs	r0, #0
 80039fc:	45c8      	cmp	r8, r9
 80039fe:	d2e4      	bcs.n	80039ca <__gedf2+0x8a>
 8003a00:	e7d4      	b.n	80039ac <__gedf2+0x6c>
 8003a02:	2000      	movs	r0, #0
 8003a04:	2c00      	cmp	r4, #0
 8003a06:	d0e0      	beq.n	80039ca <__gedf2+0x8a>
 8003a08:	e7da      	b.n	80039c0 <__gedf2+0x80>
 8003a0a:	4311      	orrs	r1, r2
 8003a0c:	d103      	bne.n	8003a16 <__gedf2+0xd6>
 8003a0e:	4584      	cmp	ip, r0
 8003a10:	d1d6      	bne.n	80039c0 <__gedf2+0x80>
 8003a12:	2000      	movs	r0, #0
 8003a14:	e7d9      	b.n	80039ca <__gedf2+0x8a>
 8003a16:	2002      	movs	r0, #2
 8003a18:	4240      	negs	r0, r0
 8003a1a:	e7d6      	b.n	80039ca <__gedf2+0x8a>
 8003a1c:	4584      	cmp	ip, r0
 8003a1e:	d0e6      	beq.n	80039ee <__gedf2+0xae>
 8003a20:	e7ce      	b.n	80039c0 <__gedf2+0x80>
 8003a22:	46c0      	nop			@ (mov r8, r8)
 8003a24:	000007ff 	.word	0x000007ff

08003a28 <__ledf2>:
 8003a28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a2a:	4657      	mov	r7, sl
 8003a2c:	464e      	mov	r6, r9
 8003a2e:	4645      	mov	r5, r8
 8003a30:	46de      	mov	lr, fp
 8003a32:	b5e0      	push	{r5, r6, r7, lr}
 8003a34:	000d      	movs	r5, r1
 8003a36:	030f      	lsls	r7, r1, #12
 8003a38:	0004      	movs	r4, r0
 8003a3a:	4680      	mov	r8, r0
 8003a3c:	0fe8      	lsrs	r0, r5, #31
 8003a3e:	0b39      	lsrs	r1, r7, #12
 8003a40:	4684      	mov	ip, r0
 8003a42:	b083      	sub	sp, #12
 8003a44:	0058      	lsls	r0, r3, #1
 8003a46:	4f30      	ldr	r7, [pc, #192]	@ (8003b08 <__ledf2+0xe0>)
 8003a48:	0d40      	lsrs	r0, r0, #21
 8003a4a:	9101      	str	r1, [sp, #4]
 8003a4c:	031e      	lsls	r6, r3, #12
 8003a4e:	0069      	lsls	r1, r5, #1
 8003a50:	4682      	mov	sl, r0
 8003a52:	4691      	mov	r9, r2
 8003a54:	0d49      	lsrs	r1, r1, #21
 8003a56:	0b36      	lsrs	r6, r6, #12
 8003a58:	0fd8      	lsrs	r0, r3, #31
 8003a5a:	42b9      	cmp	r1, r7
 8003a5c:	d020      	beq.n	8003aa0 <__ledf2+0x78>
 8003a5e:	45ba      	cmp	sl, r7
 8003a60:	d00f      	beq.n	8003a82 <__ledf2+0x5a>
 8003a62:	2900      	cmp	r1, #0
 8003a64:	d12b      	bne.n	8003abe <__ledf2+0x96>
 8003a66:	9901      	ldr	r1, [sp, #4]
 8003a68:	430c      	orrs	r4, r1
 8003a6a:	4651      	mov	r1, sl
 8003a6c:	2900      	cmp	r1, #0
 8003a6e:	d137      	bne.n	8003ae0 <__ledf2+0xb8>
 8003a70:	4332      	orrs	r2, r6
 8003a72:	d038      	beq.n	8003ae6 <__ledf2+0xbe>
 8003a74:	2c00      	cmp	r4, #0
 8003a76:	d144      	bne.n	8003b02 <__ledf2+0xda>
 8003a78:	2800      	cmp	r0, #0
 8003a7a:	d119      	bne.n	8003ab0 <__ledf2+0x88>
 8003a7c:	2001      	movs	r0, #1
 8003a7e:	4240      	negs	r0, r0
 8003a80:	e016      	b.n	8003ab0 <__ledf2+0x88>
 8003a82:	4316      	orrs	r6, r2
 8003a84:	d113      	bne.n	8003aae <__ledf2+0x86>
 8003a86:	2900      	cmp	r1, #0
 8003a88:	d102      	bne.n	8003a90 <__ledf2+0x68>
 8003a8a:	9f01      	ldr	r7, [sp, #4]
 8003a8c:	4327      	orrs	r7, r4
 8003a8e:	d0f3      	beq.n	8003a78 <__ledf2+0x50>
 8003a90:	4584      	cmp	ip, r0
 8003a92:	d020      	beq.n	8003ad6 <__ledf2+0xae>
 8003a94:	4663      	mov	r3, ip
 8003a96:	2002      	movs	r0, #2
 8003a98:	3b01      	subs	r3, #1
 8003a9a:	4018      	ands	r0, r3
 8003a9c:	3801      	subs	r0, #1
 8003a9e:	e007      	b.n	8003ab0 <__ledf2+0x88>
 8003aa0:	9f01      	ldr	r7, [sp, #4]
 8003aa2:	4327      	orrs	r7, r4
 8003aa4:	d103      	bne.n	8003aae <__ledf2+0x86>
 8003aa6:	458a      	cmp	sl, r1
 8003aa8:	d1f4      	bne.n	8003a94 <__ledf2+0x6c>
 8003aaa:	4316      	orrs	r6, r2
 8003aac:	d01f      	beq.n	8003aee <__ledf2+0xc6>
 8003aae:	2002      	movs	r0, #2
 8003ab0:	b003      	add	sp, #12
 8003ab2:	bcf0      	pop	{r4, r5, r6, r7}
 8003ab4:	46bb      	mov	fp, r7
 8003ab6:	46b2      	mov	sl, r6
 8003ab8:	46a9      	mov	r9, r5
 8003aba:	46a0      	mov	r8, r4
 8003abc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003abe:	4654      	mov	r4, sl
 8003ac0:	2c00      	cmp	r4, #0
 8003ac2:	d0e7      	beq.n	8003a94 <__ledf2+0x6c>
 8003ac4:	4584      	cmp	ip, r0
 8003ac6:	d1e5      	bne.n	8003a94 <__ledf2+0x6c>
 8003ac8:	4551      	cmp	r1, sl
 8003aca:	dce3      	bgt.n	8003a94 <__ledf2+0x6c>
 8003acc:	db03      	blt.n	8003ad6 <__ledf2+0xae>
 8003ace:	9b01      	ldr	r3, [sp, #4]
 8003ad0:	42b3      	cmp	r3, r6
 8003ad2:	d8df      	bhi.n	8003a94 <__ledf2+0x6c>
 8003ad4:	d00f      	beq.n	8003af6 <__ledf2+0xce>
 8003ad6:	4663      	mov	r3, ip
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d0cf      	beq.n	8003a7c <__ledf2+0x54>
 8003adc:	4660      	mov	r0, ip
 8003ade:	e7e7      	b.n	8003ab0 <__ledf2+0x88>
 8003ae0:	2c00      	cmp	r4, #0
 8003ae2:	d0c9      	beq.n	8003a78 <__ledf2+0x50>
 8003ae4:	e7d4      	b.n	8003a90 <__ledf2+0x68>
 8003ae6:	2000      	movs	r0, #0
 8003ae8:	2c00      	cmp	r4, #0
 8003aea:	d0e1      	beq.n	8003ab0 <__ledf2+0x88>
 8003aec:	e7d2      	b.n	8003a94 <__ledf2+0x6c>
 8003aee:	4584      	cmp	ip, r0
 8003af0:	d1d0      	bne.n	8003a94 <__ledf2+0x6c>
 8003af2:	2000      	movs	r0, #0
 8003af4:	e7dc      	b.n	8003ab0 <__ledf2+0x88>
 8003af6:	45c8      	cmp	r8, r9
 8003af8:	d8cc      	bhi.n	8003a94 <__ledf2+0x6c>
 8003afa:	2000      	movs	r0, #0
 8003afc:	45c8      	cmp	r8, r9
 8003afe:	d2d7      	bcs.n	8003ab0 <__ledf2+0x88>
 8003b00:	e7e9      	b.n	8003ad6 <__ledf2+0xae>
 8003b02:	4584      	cmp	ip, r0
 8003b04:	d0e3      	beq.n	8003ace <__ledf2+0xa6>
 8003b06:	e7c5      	b.n	8003a94 <__ledf2+0x6c>
 8003b08:	000007ff 	.word	0x000007ff

08003b0c <__NVIC_SystemReset>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003b0c:	f3bf 8f4f 	dsb	sy
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b10:	4b03      	ldr	r3, [pc, #12]	@ (8003b20 <__NVIC_SystemReset+0x14>)
 8003b12:	4a04      	ldr	r2, [pc, #16]	@ (8003b24 <__NVIC_SystemReset+0x18>)
 8003b14:	60da      	str	r2, [r3, #12]
 8003b16:	f3bf 8f4f 	dsb	sy
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003b1a:	46c0      	nop			@ (mov r8, r8)
  for(;;)                                                           /* wait until reset */
 8003b1c:	e7fd      	b.n	8003b1a <__NVIC_SystemReset+0xe>
 8003b1e:	46c0      	nop			@ (mov r8, r8)
 8003b20:	e000ed00 	.word	0xe000ed00
 8003b24:	05fa0004 	.word	0x05fa0004

08003b28 <iap_gpio_init>:
/**
 * @brief  gpio
 * @param  
 * @retval 
 */
static void iap_gpio_init(void) {
 8003b28:	b500      	push	{lr}
 8003b2a:	b087      	sub	sp, #28
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8003b2c:	2214      	movs	r2, #20
 8003b2e:	2100      	movs	r1, #0
 8003b30:	a801      	add	r0, sp, #4
 8003b32:	f003 fb77 	bl	8007224 <memset>
	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8003b36:	4a09      	ldr	r2, [pc, #36]	@ (8003b5c <iap_gpio_init+0x34>)
 8003b38:	6b51      	ldr	r1, [r2, #52]	@ 0x34
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	4319      	orrs	r1, r3
 8003b3e:	6351      	str	r1, [r2, #52]	@ 0x34
 8003b40:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003b42:	401a      	ands	r2, r3
 8003b44:	9200      	str	r2, [sp, #0]
 8003b46:	9a00      	ldr	r2, [sp, #0]

	/*Configure GPIO pins : PB7 PB3 */
	GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 8003b48:	22c0      	movs	r2, #192	@ 0xc0
 8003b4a:	9201      	str	r2, [sp, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003b4c:	9303      	str	r3, [sp, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b4e:	a901      	add	r1, sp, #4
 8003b50:	4803      	ldr	r0, [pc, #12]	@ (8003b60 <iap_gpio_init+0x38>)
 8003b52:	f002 fa01 	bl	8005f58 <HAL_GPIO_Init>
}
 8003b56:	b007      	add	sp, #28
 8003b58:	bd00      	pop	{pc}
 8003b5a:	46c0      	nop			@ (mov r8, r8)
 8003b5c:	40021000 	.word	0x40021000
 8003b60:	50000400 	.word	0x50000400

08003b64 <add_pack_head>:
void add_pack_head(void) {
 8003b64:	b510      	push	{r4, lr}
	s_send_buf[s_send_len++] = PACK_HEAD_HIGH;
 8003b66:	4806      	ldr	r0, [pc, #24]	@ (8003b80 <add_pack_head+0x1c>)
 8003b68:	7803      	ldrb	r3, [r0, #0]
 8003b6a:	1c5a      	adds	r2, r3, #1
 8003b6c:	b2d2      	uxtb	r2, r2
 8003b6e:	7002      	strb	r2, [r0, #0]
 8003b70:	4904      	ldr	r1, [pc, #16]	@ (8003b84 <add_pack_head+0x20>)
 8003b72:	24aa      	movs	r4, #170	@ 0xaa
 8003b74:	54cc      	strb	r4, [r1, r3]
	s_send_buf[s_send_len++] = PACK_HEAD_LOW;
 8003b76:	3302      	adds	r3, #2
 8003b78:	7003      	strb	r3, [r0, #0]
 8003b7a:	2355      	movs	r3, #85	@ 0x55
 8003b7c:	548b      	strb	r3, [r1, r2]
}
 8003b7e:	bd10      	pop	{r4, pc}
 8003b80:	20000140 	.word	0x20000140
 8003b84:	20000144 	.word	0x20000144

08003b88 <add_pack_end>:
void add_pack_end(void) {
 8003b88:	b510      	push	{r4, lr}
	s_send_buf[s_send_len++] = PACK_END_HIGH;
 8003b8a:	4806      	ldr	r0, [pc, #24]	@ (8003ba4 <add_pack_end+0x1c>)
 8003b8c:	7803      	ldrb	r3, [r0, #0]
 8003b8e:	1c5a      	adds	r2, r3, #1
 8003b90:	b2d2      	uxtb	r2, r2
 8003b92:	7002      	strb	r2, [r0, #0]
 8003b94:	4904      	ldr	r1, [pc, #16]	@ (8003ba8 <add_pack_end+0x20>)
 8003b96:	2455      	movs	r4, #85	@ 0x55
 8003b98:	54cc      	strb	r4, [r1, r3]
	s_send_buf[s_send_len++] = PACK_END_LOW;
 8003b9a:	3302      	adds	r3, #2
 8003b9c:	7003      	strb	r3, [r0, #0]
 8003b9e:	23aa      	movs	r3, #170	@ 0xaa
 8003ba0:	548b      	strb	r3, [r1, r2]
}
 8003ba2:	bd10      	pop	{r4, pc}
 8003ba4:	20000140 	.word	0x20000140
 8003ba8:	20000144 	.word	0x20000144

08003bac <head_end_check>:
	if (buffer[0] == PACK_HEAD_HIGH && buffer[1] == PACK_HEAD_LOW
 8003bac:	7803      	ldrb	r3, [r0, #0]
 8003bae:	2baa      	cmp	r3, #170	@ 0xaa
 8003bb0:	d001      	beq.n	8003bb6 <head_end_check+0xa>
	return CHECK_ERROR;
 8003bb2:	2000      	movs	r0, #0
}
 8003bb4:	4770      	bx	lr
	if (buffer[0] == PACK_HEAD_HIGH && buffer[1] == PACK_HEAD_LOW
 8003bb6:	7843      	ldrb	r3, [r0, #1]
 8003bb8:	2b55      	cmp	r3, #85	@ 0x55
 8003bba:	d001      	beq.n	8003bc0 <head_end_check+0x14>
	return CHECK_ERROR;
 8003bbc:	2000      	movs	r0, #0
 8003bbe:	e7f9      	b.n	8003bb4 <head_end_check+0x8>
			&& buffer[size - 1] == PACK_END_LOW
 8003bc0:	1843      	adds	r3, r0, r1
 8003bc2:	3b01      	subs	r3, #1
 8003bc4:	781b      	ldrb	r3, [r3, #0]
 8003bc6:	2baa      	cmp	r3, #170	@ 0xaa
 8003bc8:	d001      	beq.n	8003bce <head_end_check+0x22>
	return CHECK_ERROR;
 8003bca:	2000      	movs	r0, #0
 8003bcc:	e7f2      	b.n	8003bb4 <head_end_check+0x8>
			&& buffer[size - 2] == PACK_END_HIGH) {
 8003bce:	1840      	adds	r0, r0, r1
 8003bd0:	3802      	subs	r0, #2
 8003bd2:	7803      	ldrb	r3, [r0, #0]
 8003bd4:	2b55      	cmp	r3, #85	@ 0x55
 8003bd6:	d001      	beq.n	8003bdc <head_end_check+0x30>
	return CHECK_ERROR;
 8003bd8:	2000      	movs	r0, #0
 8003bda:	e7eb      	b.n	8003bb4 <head_end_check+0x8>
		return CHECK_PASS;
 8003bdc:	2001      	movs	r0, #1
 8003bde:	e7e9      	b.n	8003bb4 <head_end_check+0x8>

08003be0 <crc_check>:
uint8_t crc_check(uint8_t *buffer, uint16_t size) {
 8003be0:	b530      	push	{r4, r5, lr}
	uint8_t crc = buffer[size - 3]; //
 8003be2:	3903      	subs	r1, #3
 8003be4:	5c45      	ldrb	r5, [r0, r1]
	for (uint16_t i = 0; i < (((buffer[3] << 8) | buffer[2]) - 1); i++) {
 8003be6:	2200      	movs	r2, #0
	uint8_t temp = 0;
 8003be8:	2100      	movs	r1, #0
	for (uint16_t i = 0; i < (((buffer[3] << 8) | buffer[2]) - 1); i++) {
 8003bea:	e005      	b.n	8003bf8 <crc_check+0x18>
		temp += buffer[i + 4];
 8003bec:	1883      	adds	r3, r0, r2
 8003bee:	791b      	ldrb	r3, [r3, #4]
 8003bf0:	1859      	adds	r1, r3, r1
 8003bf2:	b2c9      	uxtb	r1, r1
	for (uint16_t i = 0; i < (((buffer[3] << 8) | buffer[2]) - 1); i++) {
 8003bf4:	3201      	adds	r2, #1
 8003bf6:	b292      	uxth	r2, r2
 8003bf8:	78c3      	ldrb	r3, [r0, #3]
 8003bfa:	021b      	lsls	r3, r3, #8
 8003bfc:	7884      	ldrb	r4, [r0, #2]
 8003bfe:	4323      	orrs	r3, r4
 8003c00:	3b01      	subs	r3, #1
 8003c02:	429a      	cmp	r2, r3
 8003c04:	dbf2      	blt.n	8003bec <crc_check+0xc>
	if (crc == temp) {
 8003c06:	42a9      	cmp	r1, r5
 8003c08:	d001      	beq.n	8003c0e <crc_check+0x2e>
	return CHECK_ERROR;
 8003c0a:	2000      	movs	r0, #0
}
 8003c0c:	bd30      	pop	{r4, r5, pc}
		return CHECK_PASS;
 8003c0e:	2001      	movs	r0, #1
 8003c10:	e7fc      	b.n	8003c0c <crc_check+0x2c>

08003c12 <pack_check>:
uint8_t pack_check(uint8_t *buffer, uint16_t size) {
 8003c12:	b570      	push	{r4, r5, r6, lr}
 8003c14:	0005      	movs	r5, r0
 8003c16:	000c      	movs	r4, r1
	if (size <= 4) {
 8003c18:	2904      	cmp	r1, #4
 8003c1a:	d90d      	bls.n	8003c38 <pack_check+0x26>
	if (head_end_check(buffer, size) == CHECK_PASS
 8003c1c:	f7ff ffc6 	bl	8003bac <head_end_check>
 8003c20:	2801      	cmp	r0, #1
 8003c22:	d001      	beq.n	8003c28 <pack_check+0x16>
	return CHECK_ERROR;
 8003c24:	2000      	movs	r0, #0
}
 8003c26:	bd70      	pop	{r4, r5, r6, pc}
			&& crc_check(buffer, size) == CHECK_PASS) {
 8003c28:	0021      	movs	r1, r4
 8003c2a:	0028      	movs	r0, r5
 8003c2c:	f7ff ffd8 	bl	8003be0 <crc_check>
 8003c30:	2801      	cmp	r0, #1
 8003c32:	d0f8      	beq.n	8003c26 <pack_check+0x14>
	return CHECK_ERROR;
 8003c34:	2000      	movs	r0, #0
 8003c36:	e7f6      	b.n	8003c26 <pack_check+0x14>
		return CHECK_ERROR;
 8003c38:	2000      	movs	r0, #0
 8003c3a:	e7f4      	b.n	8003c26 <pack_check+0x14>

08003c3c <crc_construct>:
uint8_t crc_construct(uint8_t *buffer, uint16_t size) {
 8003c3c:	b510      	push	{r4, lr}
 8003c3e:	0004      	movs	r4, r0
	for (uint16_t i = 0; i < size; i++) {
 8003c40:	2300      	movs	r3, #0
	uint8_t temp = 0;
 8003c42:	2000      	movs	r0, #0
	for (uint16_t i = 0; i < size; i++) {
 8003c44:	e004      	b.n	8003c50 <crc_construct+0x14>
		temp += buffer[i];
 8003c46:	5ce2      	ldrb	r2, [r4, r3]
 8003c48:	1810      	adds	r0, r2, r0
 8003c4a:	b2c0      	uxtb	r0, r0
	for (uint16_t i = 0; i < size; i++) {
 8003c4c:	3301      	adds	r3, #1
 8003c4e:	b29b      	uxth	r3, r3
 8003c50:	428b      	cmp	r3, r1
 8003c52:	d3f8      	bcc.n	8003c46 <crc_construct+0xa>
}
 8003c54:	bd10      	pop	{r4, pc}

08003c56 <uart_in_send>:
void uart_in_send(uint8_t *buffer, uint16_t size) {
 8003c56:	b510      	push	{r4, lr}
	usart1_transmit_dma(buffer, size);
 8003c58:	f001 fafa 	bl	8005250 <usart1_transmit_dma>
}
 8003c5c:	bd10      	pop	{r4, pc}

08003c5e <uart_out_send>:
void uart_out_send(uint8_t *buffer, uint16_t size) {
 8003c5e:	b510      	push	{r4, lr}
	usart2_transmit_dma(buffer, size);
 8003c60:	f001 fb0e 	bl	8005280 <usart2_transmit_dma>
}
 8003c64:	bd10      	pop	{r4, pc}
	...

08003c68 <chain_enum_handle>:
void chain_enum_handle(uint8_t *buffer, uint16_t size) {
 8003c68:	b510      	push	{r4, lr}
	buffer[6]++;
 8003c6a:	7983      	ldrb	r3, [r0, #6]
 8003c6c:	3301      	adds	r3, #1
 8003c6e:	7183      	strb	r3, [r0, #6]
	buffer[7]++;
 8003c70:	79c3      	ldrb	r3, [r0, #7]
 8003c72:	3301      	adds	r3, #1
 8003c74:	71c3      	strb	r3, [r0, #7]
	if (g_tail_status == CHAIN_TAIL_DEVICE) { // 
 8003c76:	4b05      	ldr	r3, [pc, #20]	@ (8003c8c <chain_enum_handle+0x24>)
 8003c78:	781b      	ldrb	r3, [r3, #0]
 8003c7a:	2b01      	cmp	r3, #1
 8003c7c:	d002      	beq.n	8003c84 <chain_enum_handle+0x1c>
		uart_out_send(buffer, size);
 8003c7e:	f7ff ffee 	bl	8003c5e <uart_out_send>
}
 8003c82:	bd10      	pop	{r4, pc}
		uart_in_send(buffer, size);
 8003c84:	f7ff ffe7 	bl	8003c56 <uart_in_send>
 8003c88:	e7fb      	b.n	8003c82 <chain_enum_handle+0x1a>
 8003c8a:	46c0      	nop			@ (mov r8, r8)
 8003c8c:	200000c3 	.word	0x200000c3

08003c90 <chain_enum_return_handle>:
void chain_enum_return_handle(uint8_t *buffer, uint16_t size) {
 8003c90:	b510      	push	{r4, lr}
	uart_in_send(buffer, size);
 8003c92:	f7ff ffe0 	bl	8003c56 <uart_in_send>
}
 8003c96:	bd10      	pop	{r4, pc}

08003c98 <chain_enum_please_handle>:
void chain_enum_please_handle(uint8_t *buffer, uint16_t size) {
 8003c98:	b510      	push	{r4, lr}
	uart_in_send(buffer, size);
 8003c9a:	f7ff ffdc 	bl	8003c56 <uart_in_send>
}
 8003c9e:	bd10      	pop	{r4, pc}

08003ca0 <chain_heartbeat_in_receive_handle>:
void chain_heartbeat_in_receive_handle(void) {
 8003ca0:	b510      	push	{r4, lr}
	uart_in_send(g_heartbeat_data_pack_buf, sizeof(g_heartbeat_data_pack_buf));
 8003ca2:	4802      	ldr	r0, [pc, #8]	@ (8003cac <chain_heartbeat_in_receive_handle+0xc>)
 8003ca4:	2109      	movs	r1, #9
 8003ca6:	f7ff ffd6 	bl	8003c56 <uart_in_send>
}
 8003caa:	bd10      	pop	{r4, pc}
 8003cac:	200000c8 	.word	0x200000c8

08003cb0 <chain_heartbeat_out_receive_handle>:
void chain_heartbeat_out_receive_handle(void) {
 8003cb0:	b510      	push	{r4, lr}
	g_heartbeat_reply_status_buf[(g_reply_index + 2) % 3] = 1;
 8003cb2:	4b05      	ldr	r3, [pc, #20]	@ (8003cc8 <chain_heartbeat_out_receive_handle+0x18>)
 8003cb4:	7818      	ldrb	r0, [r3, #0]
 8003cb6:	3002      	adds	r0, #2
 8003cb8:	2103      	movs	r1, #3
 8003cba:	f7fe fb95 	bl	80023e8 <__aeabi_idivmod>
 8003cbe:	4b03      	ldr	r3, [pc, #12]	@ (8003ccc <chain_heartbeat_out_receive_handle+0x1c>)
 8003cc0:	2201      	movs	r2, #1
 8003cc2:	545a      	strb	r2, [r3, r1]
}
 8003cc4:	bd10      	pop	{r4, pc}
 8003cc6:	46c0      	nop			@ (mov r8, r8)
 8003cc8:	20000dfc 	.word	0x20000dfc
 8003ccc:	20000e00 	.word	0x20000e00

08003cd0 <chain_deal_data_packet_handle>:
void chain_deal_data_packet_handle(uint8_t *buffer, uint16_t size) {
 8003cd0:	b510      	push	{r4, lr}
	if (g_cmd_status == CMD_SPACE_IDLE_STATUS) {
 8003cd2:	4b10      	ldr	r3, [pc, #64]	@ (8003d14 <chain_deal_data_packet_handle+0x44>)
 8003cd4:	781b      	ldrb	r3, [r3, #0]
 8003cd6:	b2da      	uxtb	r2, r3
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d119      	bne.n	8003d10 <chain_deal_data_packet_handle+0x40>
		g_cmd_size = 0;
 8003cdc:	4b0e      	ldr	r3, [pc, #56]	@ (8003d18 <chain_deal_data_packet_handle+0x48>)
 8003cde:	2100      	movs	r1, #0
 8003ce0:	7019      	strb	r1, [r3, #0]
		g_cmd_status = CMD_SPACE_BUSY_STATUS;
 8003ce2:	4b0c      	ldr	r3, [pc, #48]	@ (8003d14 <chain_deal_data_packet_handle+0x44>)
 8003ce4:	3101      	adds	r1, #1
 8003ce6:	7019      	strb	r1, [r3, #0]
		for (uint8_t i = 0; i < (((buffer[3] << 8) | buffer[2]) - 2); i++) {
 8003ce8:	e00b      	b.n	8003d02 <chain_deal_data_packet_handle+0x32>
			g_cmd_buf[g_cmd_size++] = buffer[i + 5];
 8003cea:	490b      	ldr	r1, [pc, #44]	@ (8003d18 <chain_deal_data_packet_handle+0x48>)
 8003cec:	780b      	ldrb	r3, [r1, #0]
 8003cee:	b2dc      	uxtb	r4, r3
 8003cf0:	3301      	adds	r3, #1
 8003cf2:	b2db      	uxtb	r3, r3
 8003cf4:	700b      	strb	r3, [r1, #0]
 8003cf6:	1883      	adds	r3, r0, r2
 8003cf8:	7959      	ldrb	r1, [r3, #5]
 8003cfa:	4b08      	ldr	r3, [pc, #32]	@ (8003d1c <chain_deal_data_packet_handle+0x4c>)
 8003cfc:	5519      	strb	r1, [r3, r4]
		for (uint8_t i = 0; i < (((buffer[3] << 8) | buffer[2]) - 2); i++) {
 8003cfe:	3201      	adds	r2, #1
 8003d00:	b2d2      	uxtb	r2, r2
 8003d02:	78c3      	ldrb	r3, [r0, #3]
 8003d04:	021b      	lsls	r3, r3, #8
 8003d06:	7881      	ldrb	r1, [r0, #2]
 8003d08:	430b      	orrs	r3, r1
 8003d0a:	3b02      	subs	r3, #2
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	dbec      	blt.n	8003cea <chain_deal_data_packet_handle+0x1a>
}
 8003d10:	bd10      	pop	{r4, pc}
 8003d12:	46c0      	nop			@ (mov r8, r8)
 8003d14:	200003f6 	.word	0x200003f6
 8003d18:	200003f7 	.word	0x200003f7
 8003d1c:	200003f8 	.word	0x200003f8

08003d20 <chain_out_relay_handle>:
void chain_out_relay_handle(uint8_t *buffer, uint16_t size) {
 8003d20:	b510      	push	{r4, lr}
	buffer[4]--;    			 // 
 8003d22:	7903      	ldrb	r3, [r0, #4]
 8003d24:	3b01      	subs	r3, #1
 8003d26:	7103      	strb	r3, [r0, #4]
	buffer[size - 3]--; 		 // CRC
 8003d28:	1eca      	subs	r2, r1, #3
 8003d2a:	5c83      	ldrb	r3, [r0, r2]
 8003d2c:	3b01      	subs	r3, #1
 8003d2e:	5483      	strb	r3, [r0, r2]
	uart_out_send(buffer, size); // 
 8003d30:	f7ff ff95 	bl	8003c5e <uart_out_send>
}
 8003d34:	bd10      	pop	{r4, pc}

08003d36 <chain_in_relay_handle>:
void chain_in_relay_handle(uint8_t *buffer, uint16_t size) {
 8003d36:	b510      	push	{r4, lr}
	buffer[4]++;      			// 
 8003d38:	7903      	ldrb	r3, [r0, #4]
 8003d3a:	3301      	adds	r3, #1
 8003d3c:	7103      	strb	r3, [r0, #4]
	buffer[size - 3]++; 		// CRC
 8003d3e:	1eca      	subs	r2, r1, #3
 8003d40:	5c83      	ldrb	r3, [r0, r2]
 8003d42:	3301      	adds	r3, #1
 8003d44:	5483      	strb	r3, [r0, r2]
	uart_in_send(buffer, size); // 
 8003d46:	f7ff ff86 	bl	8003c56 <uart_in_send>
}
 8003d4a:	bd10      	pop	{r4, pc}

08003d4c <chain_command_complete_return>:
void chain_command_complete_return(uint8_t cmd, uint8_t *buffer, uint16_t size) {
 8003d4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d4e:	46c6      	mov	lr, r8
 8003d50:	b500      	push	{lr}
 8003d52:	4680      	mov	r8, r0
 8003d54:	000f      	movs	r7, r1
 8003d56:	0016      	movs	r6, r2
	s_send_len = 0;
 8003d58:	4c1e      	ldr	r4, [pc, #120]	@ (8003dd4 <chain_command_complete_return+0x88>)
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	7023      	strb	r3, [r4, #0]
	uint16_t len = size + 3;
 8003d5e:	1cd5      	adds	r5, r2, #3
 8003d60:	b2ad      	uxth	r5, r5
	add_pack_head();
 8003d62:	f7ff feff 	bl	8003b64 <add_pack_head>
	s_send_buf[s_send_len++] = (uint8_t) (len & 0xFF);
 8003d66:	7823      	ldrb	r3, [r4, #0]
 8003d68:	1c5a      	adds	r2, r3, #1
 8003d6a:	b2d2      	uxtb	r2, r2
 8003d6c:	7022      	strb	r2, [r4, #0]
 8003d6e:	491a      	ldr	r1, [pc, #104]	@ (8003dd8 <chain_command_complete_return+0x8c>)
 8003d70:	54cd      	strb	r5, [r1, r3]
	s_send_buf[s_send_len++] = (uint8_t) ((len >> 8) & 0xFF);
 8003d72:	1c98      	adds	r0, r3, #2
 8003d74:	b2c0      	uxtb	r0, r0
 8003d76:	7020      	strb	r0, [r4, #0]
 8003d78:	0a2d      	lsrs	r5, r5, #8
 8003d7a:	548d      	strb	r5, [r1, r2]
	s_send_buf[s_send_len++] = DEFAULT_INDEX;
 8003d7c:	1cda      	adds	r2, r3, #3
 8003d7e:	b2d2      	uxtb	r2, r2
 8003d80:	7022      	strb	r2, [r4, #0]
 8003d82:	2501      	movs	r5, #1
 8003d84:	540d      	strb	r5, [r1, r0]
	s_send_buf[s_send_len++] = cmd;
 8003d86:	3304      	adds	r3, #4
 8003d88:	7023      	strb	r3, [r4, #0]
 8003d8a:	4643      	mov	r3, r8
 8003d8c:	548b      	strb	r3, [r1, r2]
	for (uint8_t i = 0; i < size; i++) {
 8003d8e:	2300      	movs	r3, #0
 8003d90:	e008      	b.n	8003da4 <chain_command_complete_return+0x58>
		s_send_buf[s_send_len++] = buffer[i];
 8003d92:	4c10      	ldr	r4, [pc, #64]	@ (8003dd4 <chain_command_complete_return+0x88>)
 8003d94:	7820      	ldrb	r0, [r4, #0]
 8003d96:	1c42      	adds	r2, r0, #1
 8003d98:	7022      	strb	r2, [r4, #0]
 8003d9a:	5cfd      	ldrb	r5, [r7, r3]
 8003d9c:	4c0e      	ldr	r4, [pc, #56]	@ (8003dd8 <chain_command_complete_return+0x8c>)
 8003d9e:	5425      	strb	r5, [r4, r0]
	for (uint8_t i = 0; i < size; i++) {
 8003da0:	3301      	adds	r3, #1
 8003da2:	b2db      	uxtb	r3, r3
 8003da4:	42b3      	cmp	r3, r6
 8003da6:	d3f4      	bcc.n	8003d92 <chain_command_complete_return+0x46>
	s_send_buf[s_send_len] = crc_construct((uint8_t*) (s_send_buf + 4),
 8003da8:	4e0a      	ldr	r6, [pc, #40]	@ (8003dd4 <chain_command_complete_return+0x88>)
 8003daa:	7835      	ldrb	r5, [r6, #0]
 8003dac:	1f29      	subs	r1, r5, #4
 8003dae:	b289      	uxth	r1, r1
 8003db0:	4c0a      	ldr	r4, [pc, #40]	@ (8003ddc <chain_command_complete_return+0x90>)
 8003db2:	0020      	movs	r0, r4
 8003db4:	f7ff ff42 	bl	8003c3c <crc_construct>
 8003db8:	3c04      	subs	r4, #4
 8003dba:	5560      	strb	r0, [r4, r5]
	s_send_len++;
 8003dbc:	3501      	adds	r5, #1
 8003dbe:	7035      	strb	r5, [r6, #0]
	add_pack_end();
 8003dc0:	f7ff fee2 	bl	8003b88 <add_pack_end>
	uart_in_send(s_send_buf, s_send_len);
 8003dc4:	7831      	ldrb	r1, [r6, #0]
 8003dc6:	0020      	movs	r0, r4
 8003dc8:	f7ff ff45 	bl	8003c56 <uart_in_send>
}
 8003dcc:	bc80      	pop	{r7}
 8003dce:	46b8      	mov	r8, r7
 8003dd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003dd2:	46c0      	nop			@ (mov r8, r8)
 8003dd4:	20000140 	.word	0x20000140
 8003dd8:	20000144 	.word	0x20000144
 8003ddc:	20000148 	.word	0x20000148

08003de0 <chain_get_bootloader_version_hanle>:
void chain_get_bootloader_version_hanle(void) {
 8003de0:	b510      	push	{r4, lr}
	chain_command_complete_return(CHAIN_GET_BOOTLOADER_VERSION,
 8003de2:	4903      	ldr	r1, [pc, #12]	@ (8003df0 <chain_get_bootloader_version_hanle+0x10>)
 8003de4:	2201      	movs	r2, #1
 8003de6:	20f9      	movs	r0, #249	@ 0xf9
 8003de8:	f7ff ffb0 	bl	8003d4c <chain_command_complete_return>
}
 8003dec:	bd10      	pop	{r4, pc}
 8003dee:	46c0      	nop			@ (mov r8, r8)
 8003df0:	200003f5 	.word	0x200003f5

08003df4 <chain_get_firmware_version_handle>:
void chain_get_firmware_version_handle(void) {
 8003df4:	b510      	push	{r4, lr}
	chain_command_complete_return(CHAIN_GET_VERSION_DEVICE,
 8003df6:	4903      	ldr	r1, [pc, #12]	@ (8003e04 <chain_get_firmware_version_handle+0x10>)
 8003df8:	2201      	movs	r2, #1
 8003dfa:	20fa      	movs	r0, #250	@ 0xfa
 8003dfc:	f7ff ffa6 	bl	8003d4c <chain_command_complete_return>
}
 8003e00:	bd10      	pop	{r4, pc}
 8003e02:	46c0      	nop			@ (mov r8, r8)
 8003e04:	200000c2 	.word	0x200000c2

08003e08 <chain_get_device_type_handle>:
void chain_get_device_type_handle(void) {
 8003e08:	b510      	push	{r4, lr}
	chain_command_complete_return(CHAIN_GET_DEVICE_TYPE,
 8003e0a:	4903      	ldr	r1, [pc, #12]	@ (8003e18 <chain_get_device_type_handle+0x10>)
 8003e0c:	2202      	movs	r2, #2
 8003e0e:	20fb      	movs	r0, #251	@ 0xfb
 8003e10:	f7ff ff9c 	bl	8003d4c <chain_command_complete_return>
}
 8003e14:	bd10      	pop	{r4, pc}
 8003e16:	46c0      	nop			@ (mov r8, r8)
 8003e18:	200000c0 	.word	0x200000c0

08003e1c <chain_iap_update_handle>:
/**
 * @brief  
 * @param  data 
 * @retval 
 */
void chain_iap_update_handle(uint8_t data) {
 8003e1c:	b530      	push	{r4, r5, lr}
 8003e1e:	b083      	sub	sp, #12
 8003e20:	466b      	mov	r3, sp
 8003e22:	1ddd      	adds	r5, r3, #7
 8003e24:	71d8      	strb	r0, [r3, #7]
	uint32_t reset_wait_start = HAL_GetTick();
 8003e26:	f001 fb45 	bl	80054b4 <HAL_GetTick>
 8003e2a:	0004      	movs	r4, r0
	if (data == 0x86) {
 8003e2c:	782b      	ldrb	r3, [r5, #0]
 8003e2e:	2b86      	cmp	r3, #134	@ 0x86
 8003e30:	d001      	beq.n	8003e36 <chain_iap_update_handle+0x1a>
		} else {
			NVIC_SystemReset(); // 
		}
		NVIC_SystemReset(); // 
	}
}
 8003e32:	b003      	add	sp, #12
 8003e34:	bd30      	pop	{r4, r5, pc}
		chain_command_complete_return(CHAIN_IAP_UPDATE,
 8003e36:	2201      	movs	r2, #1
 8003e38:	0029      	movs	r1, r5
 8003e3a:	20ff      	movs	r0, #255	@ 0xff
 8003e3c:	f7ff ff86 	bl	8003d4c <chain_command_complete_return>
		HAL_Delay(10);
 8003e40:	200a      	movs	r0, #10
 8003e42:	f001 fb3d 	bl	80054c0 <HAL_Delay>
		LL_USART_DeInit(USART1);
 8003e46:	4d1a      	ldr	r5, [pc, #104]	@ (8003eb0 <chain_iap_update_handle+0x94>)
 8003e48:	0028      	movs	r0, r5
 8003e4a:	f003 f96b 	bl	8007124 <LL_USART_DeInit>
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Disable(USART_TypeDef *USARTx)
{
  CLEAR_BIT(USARTx->CR1, USART_CR1_UE);
 8003e4e:	682b      	ldr	r3, [r5, #0]
 8003e50:	2201      	movs	r2, #1
 8003e52:	4393      	bics	r3, r2
 8003e54:	602b      	str	r3, [r5, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e56:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e5a:	f382 8810 	msr	PRIMASK, r2
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_RXNE_RXFNE(USART_TypeDef *USARTx)
{
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8003e5e:	682b      	ldr	r3, [r5, #0]
 8003e60:	321f      	adds	r2, #31
 8003e62:	4393      	bics	r3, r2
 8003e64:	602b      	str	r3, [r5, #0]
 8003e66:	f381 8810 	msr	PRIMASK, r1
		iap_gpio_init();
 8003e6a:	f7ff fe5d 	bl	8003b28 <iap_gpio_init>
		while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6)
 8003e6e:	e006      	b.n	8003e7e <chain_iap_update_handle+0x62>
			if (HAL_GetTick() - reset_wait_start > 1000) {
 8003e70:	f001 fb20 	bl	80054b4 <HAL_GetTick>
 8003e74:	1b00      	subs	r0, r0, r4
 8003e76:	22fa      	movs	r2, #250	@ 0xfa
 8003e78:	0092      	lsls	r2, r2, #2
 8003e7a:	4290      	cmp	r0, r2
 8003e7c:	d80b      	bhi.n	8003e96 <chain_iap_update_handle+0x7a>
		while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6)
 8003e7e:	2140      	movs	r1, #64	@ 0x40
 8003e80:	480c      	ldr	r0, [pc, #48]	@ (8003eb4 <chain_iap_update_handle+0x98>)
 8003e82:	f002 f923 	bl	80060cc <HAL_GPIO_ReadPin>
				|| HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_7)) {
 8003e86:	2800      	cmp	r0, #0
 8003e88:	d1f2      	bne.n	8003e70 <chain_iap_update_handle+0x54>
 8003e8a:	2180      	movs	r1, #128	@ 0x80
 8003e8c:	4809      	ldr	r0, [pc, #36]	@ (8003eb4 <chain_iap_update_handle+0x98>)
 8003e8e:	f002 f91d 	bl	80060cc <HAL_GPIO_ReadPin>
 8003e92:	2800      	cmp	r0, #0
 8003e94:	d1ec      	bne.n	8003e70 <chain_iap_update_handle+0x54>
		if (HAL_GetTick() - reset_wait_start > 1000) {
 8003e96:	f001 fb0d 	bl	80054b4 <HAL_GetTick>
 8003e9a:	1b00      	subs	r0, r0, r4
 8003e9c:	23fa      	movs	r3, #250	@ 0xfa
 8003e9e:	009b      	lsls	r3, r3, #2
 8003ea0:	4298      	cmp	r0, r3
 8003ea2:	d903      	bls.n	8003eac <chain_iap_update_handle+0x90>
			MX_USART1_UART_Init();
 8003ea4:	f000 ff98 	bl	8004dd8 <MX_USART1_UART_Init>
		NVIC_SystemReset(); // 
 8003ea8:	f7ff fe30 	bl	8003b0c <__NVIC_SystemReset>
			NVIC_SystemReset(); // 
 8003eac:	f7ff fe2e 	bl	8003b0c <__NVIC_SystemReset>
 8003eb0:	40013800 	.word	0x40013800
 8003eb4:	50000400 	.word	0x50000400

08003eb8 <activate_tim1_dma>:
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 8003eb8:	4a14      	ldr	r2, [pc, #80]	@ (8003f0c <activate_tim1_dma+0x54>)
 8003eba:	6853      	ldr	r3, [r2, #4]
 8003ebc:	0c1b      	lsrs	r3, r3, #16
 8003ebe:	041b      	lsls	r3, r3, #16
 8003ec0:	2130      	movs	r1, #48	@ 0x30
 8003ec2:	430b      	orrs	r3, r1
 8003ec4:	6053      	str	r3, [r2, #4]
 * @param  
 * @retval 
 */
static void activate_tim1_dma(void) {
	LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_5, (RGB_NUM + 1) * 24); // dma/
	LL_DMA_SetMemoryAddress(DMA1, LL_DMA_CHANNEL_5, (uint32_t) s_rgb_buf); // buffer
 8003ec6:	4b12      	ldr	r3, [pc, #72]	@ (8003f10 <activate_tim1_dma+0x58>)
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryAddress(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 8003ec8:	60d3      	str	r3, [r2, #12]
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, PeriphAddress);
 8003eca:	4b12      	ldr	r3, [pc, #72]	@ (8003f14 <activate_tim1_dma+0x5c>)
 8003ecc:	6093      	str	r3, [r2, #8]
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_GI5(DMA_TypeDef *DMAx)
{
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF5);
 8003ece:	4b12      	ldr	r3, [pc, #72]	@ (8003f18 <activate_tim1_dma+0x60>)
 8003ed0:	2180      	movs	r1, #128	@ 0x80
 8003ed2:	0249      	lsls	r1, r1, #9
 8003ed4:	6059      	str	r1, [r3, #4]
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC5(DMA_TypeDef *DMAx)
{
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF5);
 8003ed6:	2180      	movs	r1, #128	@ 0x80
 8003ed8:	0289      	lsls	r1, r1, #10
 8003eda:	6059      	str	r1, [r3, #4]
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(const DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TCIE);
 8003edc:	6813      	ldr	r3, [r2, #0]
 8003ede:	2102      	movs	r1, #2
 8003ee0:	430b      	orrs	r3, r1
 8003ee2:	6013      	str	r3, [r2, #0]
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableDMAReq_CC1(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->DIER, TIM_DIER_CC1DE);
 8003ee4:	4b0d      	ldr	r3, [pc, #52]	@ (8003f1c <activate_tim1_dma+0x64>)
 8003ee6:	68d9      	ldr	r1, [r3, #12]
 8003ee8:	2280      	movs	r2, #128	@ 0x80
 8003eea:	0092      	lsls	r2, r2, #2
 8003eec:	430a      	orrs	r2, r1
 8003eee:	60da      	str	r2, [r3, #12]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8003ef0:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8003ef2:	2280      	movs	r2, #128	@ 0x80
 8003ef4:	0212      	lsls	r2, r2, #8
 8003ef6:	430a      	orrs	r2, r1
 8003ef8:	645a      	str	r2, [r3, #68]	@ 0x44
  MODIFY_REG(TIMx->CR2, TIM_CR2_CCDS, DMAReqTrigger);
 8003efa:	685a      	ldr	r2, [r3, #4]
 8003efc:	2108      	movs	r1, #8
 8003efe:	438a      	bics	r2, r1
 8003f00:	605a      	str	r2, [r3, #4]
  SET_BIT(TIMx->CCER, Channels);
 8003f02:	6a1a      	ldr	r2, [r3, #32]
 8003f04:	3907      	subs	r1, #7
 8003f06:	430a      	orrs	r2, r1
 8003f08:	621a      	str	r2, [r3, #32]
	LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_5); // 
	LL_TIM_EnableDMAReq_CC1(TIM1);
	LL_TIM_EnableAllOutputs(TIM1);		        // TIM
	LL_TIM_CC_SetDMAReqTrigger(TIM1, LL_TIM_CCDMAREQUEST_CC); // TIM1 DMA
	LL_TIM_CC_EnableChannel(TIM1, LL_TIM_CHANNEL_CH1);        // TIM11
}
 8003f0a:	4770      	bx	lr
 8003f0c:	40020058 	.word	0x40020058
 8003f10:	2000035c 	.word	0x2000035c
 8003f14:	40012c34 	.word	0x40012c34
 8003f18:	40020000 	.word	0x40020000
 8003f1c:	40012c00 	.word	0x40012c00

08003f20 <rgb_setcolor>:
 * @brief  RGB LEDRGB24BIT01
 * @param  led_id LED
 * @param  color 
 * @retval 
 */
static void rgb_setcolor(uint8_t led_id, RGB_Color_TypeDef color) {
 8003f20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f22:	46d6      	mov	lr, sl
 8003f24:	464f      	mov	r7, r9
 8003f26:	4646      	mov	r6, r8
 8003f28:	b5c0      	push	{r6, r7, lr}
 8003f2a:	b084      	sub	sp, #16
 8003f2c:	0005      	movs	r5, r0
 8003f2e:	ac03      	add	r4, sp, #12
 8003f30:	9103      	str	r1, [sp, #12]
	color.R = color.R * (g_light / 100.0);
 8003f32:	7823      	ldrb	r3, [r4, #0]
 8003f34:	4698      	mov	r8, r3
 8003f36:	4b48      	ldr	r3, [pc, #288]	@ (8004058 <rgb_setcolor+0x138>)
 8003f38:	469a      	mov	sl, r3
 8003f3a:	7818      	ldrb	r0, [r3, #0]
 8003f3c:	b2c0      	uxtb	r0, r0
 8003f3e:	f7ff fc31 	bl	80037a4 <__aeabi_i2d>
 8003f42:	2200      	movs	r2, #0
 8003f44:	4b45      	ldr	r3, [pc, #276]	@ (800405c <rgb_setcolor+0x13c>)
 8003f46:	f7fe fa73 	bl	8002430 <__aeabi_ddiv>
 8003f4a:	0006      	movs	r6, r0
 8003f4c:	000f      	movs	r7, r1
 8003f4e:	4640      	mov	r0, r8
 8003f50:	f7ff fc28 	bl	80037a4 <__aeabi_i2d>
 8003f54:	0032      	movs	r2, r6
 8003f56:	003b      	movs	r3, r7
 8003f58:	f7fe fd84 	bl	8002a64 <__aeabi_dmul>
 8003f5c:	f7fe fa4a 	bl	80023f4 <__aeabi_d2uiz>
 8003f60:	b2c7      	uxtb	r7, r0
 8003f62:	7027      	strb	r7, [r4, #0]
	color.G = color.G * (g_light / 100.0);
 8003f64:	7866      	ldrb	r6, [r4, #1]
 8003f66:	4653      	mov	r3, sl
 8003f68:	7818      	ldrb	r0, [r3, #0]
 8003f6a:	b2c0      	uxtb	r0, r0
 8003f6c:	f7ff fc1a 	bl	80037a4 <__aeabi_i2d>
 8003f70:	2200      	movs	r2, #0
 8003f72:	4b3a      	ldr	r3, [pc, #232]	@ (800405c <rgb_setcolor+0x13c>)
 8003f74:	f7fe fa5c 	bl	8002430 <__aeabi_ddiv>
 8003f78:	9000      	str	r0, [sp, #0]
 8003f7a:	9101      	str	r1, [sp, #4]
 8003f7c:	0030      	movs	r0, r6
 8003f7e:	f7ff fc11 	bl	80037a4 <__aeabi_i2d>
 8003f82:	9a00      	ldr	r2, [sp, #0]
 8003f84:	9b01      	ldr	r3, [sp, #4]
 8003f86:	f7fe fd6d 	bl	8002a64 <__aeabi_dmul>
 8003f8a:	f7fe fa33 	bl	80023f4 <__aeabi_d2uiz>
 8003f8e:	b2c3      	uxtb	r3, r0
 8003f90:	4699      	mov	r9, r3
 8003f92:	7063      	strb	r3, [r4, #1]
	color.B = color.B * (g_light / 100.0);
 8003f94:	78a6      	ldrb	r6, [r4, #2]
 8003f96:	4653      	mov	r3, sl
 8003f98:	7818      	ldrb	r0, [r3, #0]
 8003f9a:	b2c0      	uxtb	r0, r0
 8003f9c:	f7ff fc02 	bl	80037a4 <__aeabi_i2d>
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	4b2e      	ldr	r3, [pc, #184]	@ (800405c <rgb_setcolor+0x13c>)
 8003fa4:	f7fe fa44 	bl	8002430 <__aeabi_ddiv>
 8003fa8:	9000      	str	r0, [sp, #0]
 8003faa:	9101      	str	r1, [sp, #4]
 8003fac:	0030      	movs	r0, r6
 8003fae:	f7ff fbf9 	bl	80037a4 <__aeabi_i2d>
 8003fb2:	9a00      	ldr	r2, [sp, #0]
 8003fb4:	9b01      	ldr	r3, [sp, #4]
 8003fb6:	f7fe fd55 	bl	8002a64 <__aeabi_dmul>
 8003fba:	f7fe fa1b 	bl	80023f4 <__aeabi_d2uiz>
 8003fbe:	b2c0      	uxtb	r0, r0
 8003fc0:	70a0      	strb	r0, [r4, #2]
	for (uint8_t i = 0; i < 8; i++) {
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	e008      	b.n	8003fd8 <rgb_setcolor+0xb8>
		s_rgb_buf[led_id][i] = ((color.G & (1 << (7 - i))) ? (CODE_1) : CODE_0); // 0~7G
 8003fc6:	2619      	movs	r6, #25
 8003fc8:	4a25      	ldr	r2, [pc, #148]	@ (8004060 <rgb_setcolor+0x140>)
 8003fca:	0069      	lsls	r1, r5, #1
 8003fcc:	1949      	adds	r1, r1, r5
 8003fce:	00c9      	lsls	r1, r1, #3
 8003fd0:	1852      	adds	r2, r2, r1
 8003fd2:	5516      	strb	r6, [r2, r4]
	for (uint8_t i = 0; i < 8; i++) {
 8003fd4:	3301      	adds	r3, #1
 8003fd6:	b2db      	uxtb	r3, r3
 8003fd8:	2b07      	cmp	r3, #7
 8003fda:	d809      	bhi.n	8003ff0 <rgb_setcolor+0xd0>
		s_rgb_buf[led_id][i] = ((color.G & (1 << (7 - i))) ? (CODE_1) : CODE_0); // 0~7G
 8003fdc:	001c      	movs	r4, r3
 8003fde:	2207      	movs	r2, #7
 8003fe0:	1ad2      	subs	r2, r2, r3
 8003fe2:	4649      	mov	r1, r9
 8003fe4:	4111      	asrs	r1, r2
 8003fe6:	000a      	movs	r2, r1
 8003fe8:	07d2      	lsls	r2, r2, #31
 8003fea:	d5ec      	bpl.n	8003fc6 <rgb_setcolor+0xa6>
 8003fec:	2634      	movs	r6, #52	@ 0x34
 8003fee:	e7eb      	b.n	8003fc8 <rgb_setcolor+0xa8>
	}
	for (uint8_t i = 8; i < 16; i++) {
 8003ff0:	2308      	movs	r3, #8
 8003ff2:	e008      	b.n	8004006 <rgb_setcolor+0xe6>
		s_rgb_buf[led_id][i] = ((color.R & (1 << (15 - i))) ? (CODE_1) : CODE_0); // 8~15R
 8003ff4:	2619      	movs	r6, #25
 8003ff6:	4a1a      	ldr	r2, [pc, #104]	@ (8004060 <rgb_setcolor+0x140>)
 8003ff8:	0069      	lsls	r1, r5, #1
 8003ffa:	1949      	adds	r1, r1, r5
 8003ffc:	00c9      	lsls	r1, r1, #3
 8003ffe:	1852      	adds	r2, r2, r1
 8004000:	5516      	strb	r6, [r2, r4]
	for (uint8_t i = 8; i < 16; i++) {
 8004002:	3301      	adds	r3, #1
 8004004:	b2db      	uxtb	r3, r3
 8004006:	2b0f      	cmp	r3, #15
 8004008:	d809      	bhi.n	800401e <rgb_setcolor+0xfe>
		s_rgb_buf[led_id][i] = ((color.R & (1 << (15 - i))) ? (CODE_1) : CODE_0); // 8~15R
 800400a:	001c      	movs	r4, r3
 800400c:	220f      	movs	r2, #15
 800400e:	1ad2      	subs	r2, r2, r3
 8004010:	0039      	movs	r1, r7
 8004012:	4111      	asrs	r1, r2
 8004014:	000a      	movs	r2, r1
 8004016:	07d2      	lsls	r2, r2, #31
 8004018:	d5ec      	bpl.n	8003ff4 <rgb_setcolor+0xd4>
 800401a:	2634      	movs	r6, #52	@ 0x34
 800401c:	e7eb      	b.n	8003ff6 <rgb_setcolor+0xd6>
	}
	for (uint8_t i = 16; i < 24; i++) {
 800401e:	2310      	movs	r3, #16
 8004020:	e008      	b.n	8004034 <rgb_setcolor+0x114>
		s_rgb_buf[led_id][i] = ((color.B & (1 << (23 - i))) ? (CODE_1) : CODE_0); // 16~23B
 8004022:	2619      	movs	r6, #25
 8004024:	4a0e      	ldr	r2, [pc, #56]	@ (8004060 <rgb_setcolor+0x140>)
 8004026:	0069      	lsls	r1, r5, #1
 8004028:	1949      	adds	r1, r1, r5
 800402a:	00c9      	lsls	r1, r1, #3
 800402c:	1852      	adds	r2, r2, r1
 800402e:	5516      	strb	r6, [r2, r4]
	for (uint8_t i = 16; i < 24; i++) {
 8004030:	3301      	adds	r3, #1
 8004032:	b2db      	uxtb	r3, r3
 8004034:	2b17      	cmp	r3, #23
 8004036:	d809      	bhi.n	800404c <rgb_setcolor+0x12c>
		s_rgb_buf[led_id][i] = ((color.B & (1 << (23 - i))) ? (CODE_1) : CODE_0); // 16~23B
 8004038:	001c      	movs	r4, r3
 800403a:	2217      	movs	r2, #23
 800403c:	1ad2      	subs	r2, r2, r3
 800403e:	0001      	movs	r1, r0
 8004040:	4111      	asrs	r1, r2
 8004042:	000a      	movs	r2, r1
 8004044:	07d2      	lsls	r2, r2, #31
 8004046:	d5ec      	bpl.n	8004022 <rgb_setcolor+0x102>
 8004048:	2634      	movs	r6, #52	@ 0x34
 800404a:	e7eb      	b.n	8004024 <rgb_setcolor+0x104>
	}
}
 800404c:	b004      	add	sp, #16
 800404e:	bce0      	pop	{r5, r6, r7}
 8004050:	46ba      	mov	sl, r7
 8004052:	46b1      	mov	r9, r6
 8004054:	46a8      	mov	r8, r5
 8004056:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004058:	200003f4 	.word	0x200003f4
 800405c:	40590000 	.word	0x40590000
 8004060:	2000035c 	.word	0x2000035c

08004064 <reset_load>:
 * @param  
 * @retval 
 */
static void reset_load(void) {
	uint8_t i;
	for (i = 0; i < 24; i++) {
 8004064:	2300      	movs	r3, #0
 8004066:	e005      	b.n	8004074 <reset_load+0x10>
		s_rgb_buf[RGB_NUM][i] = 0;
 8004068:	4a04      	ldr	r2, [pc, #16]	@ (800407c <reset_load+0x18>)
 800406a:	18d2      	adds	r2, r2, r3
 800406c:	2100      	movs	r1, #0
 800406e:	7611      	strb	r1, [r2, #24]
	for (i = 0; i < 24; i++) {
 8004070:	3301      	adds	r3, #1
 8004072:	b2db      	uxtb	r3, r3
 8004074:	2b17      	cmp	r3, #23
 8004076:	d9f7      	bls.n	8004068 <reset_load+0x4>
	}
}
 8004078:	4770      	bx	lr
 800407a:	46c0      	nop			@ (mov r8, r8)
 800407c:	2000035c 	.word	0x2000035c

08004080 <rgb_send_array>:
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 8004080:	4a07      	ldr	r2, [pc, #28]	@ (80040a0 <rgb_send_array+0x20>)
 8004082:	6853      	ldr	r3, [r2, #4]
 8004084:	0c1b      	lsrs	r3, r3, #16
 8004086:	041b      	lsls	r3, r3, #16
 8004088:	2130      	movs	r1, #48	@ 0x30
 800408a:	430b      	orrs	r3, r1
 800408c:	6053      	str	r3, [r2, #4]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 800408e:	6813      	ldr	r3, [r2, #0]
 8004090:	392f      	subs	r1, #47	@ 0x2f
 8004092:	430b      	orrs	r3, r1
 8004094:	6013      	str	r3, [r2, #0]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8004096:	4a03      	ldr	r2, [pc, #12]	@ (80040a4 <rgb_send_array+0x24>)
 8004098:	6813      	ldr	r3, [r2, #0]
 800409a:	430b      	orrs	r3, r1
 800409c:	6013      	str	r3, [r2, #0]
 */
static void rgb_send_array(void) {
	LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_5, (RGB_NUM + 1) * 24);
	LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_5);
	LL_TIM_EnableCounter(TIM1);
}
 800409e:	4770      	bx	lr
 80040a0:	40020058 	.word	0x40020058
 80040a4:	40012c00 	.word	0x40012c00

080040a8 <turn_off_all_handle>:
/**
 * @brief  RGB
 * @param  
 * @retval 
 */
static void turn_off_all_handle(void) {
 80040a8:	b510      	push	{r4, lr}
	rgb_setcolor(0, BLACK);
 80040aa:	4b05      	ldr	r3, [pc, #20]	@ (80040c0 <turn_off_all_handle+0x18>)
 80040ac:	6819      	ldr	r1, [r3, #0]
 80040ae:	2000      	movs	r0, #0
 80040b0:	f7ff ff36 	bl	8003f20 <rgb_setcolor>
	reset_load();
 80040b4:	f7ff ffd6 	bl	8004064 <reset_load>
	rgb_send_array();
 80040b8:	f7ff ffe2 	bl	8004080 <rgb_send_array>
}
 80040bc:	bd10      	pop	{r4, pc}
 80040be:	46c0      	nop			@ (mov r8, r8)
 80040c0:	080072e8 	.word	0x080072e8

080040c4 <rgb_init>:
/**
 * @brief  RGB
 * @param  
 * @retval 
 */
void rgb_init(void) {
 80040c4:	b510      	push	{r4, lr}
	activate_tim1_dma();
 80040c6:	f7ff fef7 	bl	8003eb8 <activate_tim1_dma>
	turn_off_all_handle();
 80040ca:	f7ff ffed 	bl	80040a8 <turn_off_all_handle>
	HAL_Delay(1);
 80040ce:	2001      	movs	r0, #1
 80040d0:	f001 f9f6 	bl	80054c0 <HAL_Delay>
}
 80040d4:	bd10      	pop	{r4, pc}
	...

080040d8 <chain_set_rgb_value>:
 * @brief  rgb
 * @param  buffer RGB
 * @param  size RGB
 * @retval 
 */
void chain_set_rgb_value(uint8_t *buffer, uint16_t size) {
 80040d8:	b510      	push	{r4, lr}
	if (size == 3) {
 80040da:	2903      	cmp	r1, #3
 80040dc:	d00b      	beq.n	80040f6 <chain_set_rgb_value+0x1e>
		s_ret_buf_size = 0;
		s_ret_buf[s_ret_buf_size++] = RGB_OPERATION_SUCCESS;
		chain_command_complete_return(CHAIN_SET_RGB_VALUE, s_ret_buf,
				s_ret_buf_size);
	} else {
		s_ret_buf_size = 0;
 80040de:	4b13      	ldr	r3, [pc, #76]	@ (800412c <chain_set_rgb_value+0x54>)
 80040e0:	2200      	movs	r2, #0
 80040e2:	701a      	strb	r2, [r3, #0]
		s_ret_buf[s_ret_buf_size++] = RGB_OPERATION_FAIL;
 80040e4:	2101      	movs	r1, #1
 80040e6:	7019      	strb	r1, [r3, #0]
 80040e8:	4911      	ldr	r1, [pc, #68]	@ (8004130 <chain_set_rgb_value+0x58>)
 80040ea:	700a      	strb	r2, [r1, #0]
		chain_command_complete_return(CHAIN_SET_RGB_VALUE, s_ret_buf,
 80040ec:	3201      	adds	r2, #1
 80040ee:	2020      	movs	r0, #32
 80040f0:	f7ff fe2c 	bl	8003d4c <chain_command_complete_return>
				s_ret_buf_size);
	}

}
 80040f4:	bd10      	pop	{r4, pc}
		color.R = buffer[0];
 80040f6:	7802      	ldrb	r2, [r0, #0]
 80040f8:	4b0e      	ldr	r3, [pc, #56]	@ (8004134 <chain_set_rgb_value+0x5c>)
 80040fa:	701a      	strb	r2, [r3, #0]
		color.G = buffer[1];
 80040fc:	7842      	ldrb	r2, [r0, #1]
 80040fe:	705a      	strb	r2, [r3, #1]
		color.B = buffer[2];
 8004100:	7882      	ldrb	r2, [r0, #2]
 8004102:	709a      	strb	r2, [r3, #2]
		rgb_setcolor(0, color);
 8004104:	6819      	ldr	r1, [r3, #0]
 8004106:	2000      	movs	r0, #0
 8004108:	f7ff ff0a 	bl	8003f20 <rgb_setcolor>
		reset_load();
 800410c:	f7ff ffaa 	bl	8004064 <reset_load>
		rgb_send_array();
 8004110:	f7ff ffb6 	bl	8004080 <rgb_send_array>
		s_ret_buf_size = 0;
 8004114:	4b05      	ldr	r3, [pc, #20]	@ (800412c <chain_set_rgb_value+0x54>)
 8004116:	2200      	movs	r2, #0
 8004118:	701a      	strb	r2, [r3, #0]
		s_ret_buf[s_ret_buf_size++] = RGB_OPERATION_SUCCESS;
 800411a:	3201      	adds	r2, #1
 800411c:	701a      	strb	r2, [r3, #0]
 800411e:	4904      	ldr	r1, [pc, #16]	@ (8004130 <chain_set_rgb_value+0x58>)
 8004120:	700a      	strb	r2, [r1, #0]
		chain_command_complete_return(CHAIN_SET_RGB_VALUE, s_ret_buf,
 8004122:	2020      	movs	r0, #32
 8004124:	f7ff fe12 	bl	8003d4c <chain_command_complete_return>
 8004128:	e7e4      	b.n	80040f4 <chain_set_rgb_value+0x1c>
 800412a:	46c0      	nop			@ (mov r8, r8)
 800412c:	20000344 	.word	0x20000344
 8004130:	20000348 	.word	0x20000348
 8004134:	2000038c 	.word	0x2000038c

08004138 <chain_get_rgb_value>:
/**
 * @brief  rgb
 * @param  
 * @retval 
 */
void chain_get_rgb_value(void) {
 8004138:	b510      	push	{r4, lr}
	s_ret_buf_size = 0;
 800413a:	4b0b      	ldr	r3, [pc, #44]	@ (8004168 <chain_get_rgb_value+0x30>)
 800413c:	2200      	movs	r2, #0
 800413e:	701a      	strb	r2, [r3, #0]
	s_ret_buf[s_ret_buf_size++] = color.R;
 8004140:	3201      	adds	r2, #1
 8004142:	701a      	strb	r2, [r3, #0]
 8004144:	4a09      	ldr	r2, [pc, #36]	@ (800416c <chain_get_rgb_value+0x34>)
 8004146:	7810      	ldrb	r0, [r2, #0]
 8004148:	4909      	ldr	r1, [pc, #36]	@ (8004170 <chain_get_rgb_value+0x38>)
 800414a:	7008      	strb	r0, [r1, #0]
	s_ret_buf[s_ret_buf_size++] = color.G;
 800414c:	2002      	movs	r0, #2
 800414e:	7018      	strb	r0, [r3, #0]
 8004150:	7850      	ldrb	r0, [r2, #1]
 8004152:	7048      	strb	r0, [r1, #1]
	s_ret_buf[s_ret_buf_size++] = color.B;
 8004154:	2003      	movs	r0, #3
 8004156:	7018      	strb	r0, [r3, #0]
 8004158:	7893      	ldrb	r3, [r2, #2]
 800415a:	708b      	strb	r3, [r1, #2]
	chain_command_complete_return(CHAIN_GET_RGB_VALUE, s_ret_buf, s_ret_buf_size);
 800415c:	2203      	movs	r2, #3
 800415e:	301e      	adds	r0, #30
 8004160:	f7ff fdf4 	bl	8003d4c <chain_command_complete_return>
}
 8004164:	bd10      	pop	{r4, pc}
 8004166:	46c0      	nop			@ (mov r8, r8)
 8004168:	20000344 	.word	0x20000344
 800416c:	2000038c 	.word	0x2000038c
 8004170:	20000348 	.word	0x20000348

08004174 <chain_set_light_value>:
/**
 * @brief  rgb
 * @param  
 * @retval 
 */
void chain_set_light_value(uint8_t g_light_value) {
 8004174:	b510      	push	{r4, lr}
	if (g_light <= 100) {
 8004176:	4b15      	ldr	r3, [pc, #84]	@ (80041cc <chain_set_light_value+0x58>)
 8004178:	781b      	ldrb	r3, [r3, #0]
 800417a:	b2db      	uxtb	r3, r3
 800417c:	2b64      	cmp	r3, #100	@ 0x64
 800417e:	d819      	bhi.n	80041b4 <chain_set_light_value+0x40>
		g_light = g_light_value;
 8004180:	4b12      	ldr	r3, [pc, #72]	@ (80041cc <chain_set_light_value+0x58>)
 8004182:	7018      	strb	r0, [r3, #0]
		set_rgb_light(g_light);
 8004184:	7818      	ldrb	r0, [r3, #0]
 8004186:	b2c0      	uxtb	r0, r0
 8004188:	f001 f920 	bl	80053cc <set_rgb_light>
		rgb_setcolor(0, color);
 800418c:	4b10      	ldr	r3, [pc, #64]	@ (80041d0 <chain_set_light_value+0x5c>)
 800418e:	6819      	ldr	r1, [r3, #0]
 8004190:	2000      	movs	r0, #0
 8004192:	f7ff fec5 	bl	8003f20 <rgb_setcolor>
		reset_load();
 8004196:	f7ff ff65 	bl	8004064 <reset_load>
		rgb_send_array();
 800419a:	f7ff ff71 	bl	8004080 <rgb_send_array>
		s_ret_buf_size = 0;
 800419e:	4b0d      	ldr	r3, [pc, #52]	@ (80041d4 <chain_set_light_value+0x60>)
 80041a0:	2200      	movs	r2, #0
 80041a2:	701a      	strb	r2, [r3, #0]
		s_ret_buf[s_ret_buf_size++] = RGB_OPERATION_SUCCESS;
 80041a4:	3201      	adds	r2, #1
 80041a6:	701a      	strb	r2, [r3, #0]
 80041a8:	490b      	ldr	r1, [pc, #44]	@ (80041d8 <chain_set_light_value+0x64>)
 80041aa:	700a      	strb	r2, [r1, #0]
		chain_command_complete_return(CHAIN_SET_RGB_LIGHT, s_ret_buf,
 80041ac:	2022      	movs	r0, #34	@ 0x22
 80041ae:	f7ff fdcd 	bl	8003d4c <chain_command_complete_return>
		s_ret_buf_size = 0;
		s_ret_buf[s_ret_buf_size++] = RGB_OPERATION_FAIL;
		chain_command_complete_return(CHAIN_SET_RGB_LIGHT, s_ret_buf,
				s_ret_buf_size);
	}
}
 80041b2:	bd10      	pop	{r4, pc}
		s_ret_buf_size = 0;
 80041b4:	4b07      	ldr	r3, [pc, #28]	@ (80041d4 <chain_set_light_value+0x60>)
 80041b6:	2200      	movs	r2, #0
 80041b8:	701a      	strb	r2, [r3, #0]
		s_ret_buf[s_ret_buf_size++] = RGB_OPERATION_FAIL;
 80041ba:	2101      	movs	r1, #1
 80041bc:	7019      	strb	r1, [r3, #0]
 80041be:	4906      	ldr	r1, [pc, #24]	@ (80041d8 <chain_set_light_value+0x64>)
 80041c0:	700a      	strb	r2, [r1, #0]
		chain_command_complete_return(CHAIN_SET_RGB_LIGHT, s_ret_buf,
 80041c2:	3201      	adds	r2, #1
 80041c4:	2022      	movs	r0, #34	@ 0x22
 80041c6:	f7ff fdc1 	bl	8003d4c <chain_command_complete_return>
}
 80041ca:	e7f2      	b.n	80041b2 <chain_set_light_value+0x3e>
 80041cc:	200003f4 	.word	0x200003f4
 80041d0:	2000038c 	.word	0x2000038c
 80041d4:	20000344 	.word	0x20000344
 80041d8:	20000348 	.word	0x20000348

080041dc <chain_get_light_value>:
/**
 * @brief  rgb
 * @param  
 * @retval 
 */
void chain_get_light_value(void) {
 80041dc:	b510      	push	{r4, lr}
	s_ret_buf_size = 0;
 80041de:	4b06      	ldr	r3, [pc, #24]	@ (80041f8 <chain_get_light_value+0x1c>)
 80041e0:	2200      	movs	r2, #0
 80041e2:	701a      	strb	r2, [r3, #0]
	s_ret_buf[s_ret_buf_size++] = g_light;
 80041e4:	3201      	adds	r2, #1
 80041e6:	701a      	strb	r2, [r3, #0]
 80041e8:	4b04      	ldr	r3, [pc, #16]	@ (80041fc <chain_get_light_value+0x20>)
 80041ea:	781b      	ldrb	r3, [r3, #0]
 80041ec:	4904      	ldr	r1, [pc, #16]	@ (8004200 <chain_get_light_value+0x24>)
 80041ee:	700b      	strb	r3, [r1, #0]
	chain_command_complete_return(CHAIN_GET_RGB_LIGHT, s_ret_buf, s_ret_buf_size);
 80041f0:	2023      	movs	r0, #35	@ 0x23
 80041f2:	f7ff fdab 	bl	8003d4c <chain_command_complete_return>
}
 80041f6:	bd10      	pop	{r4, pc}
 80041f8:	20000344 	.word	0x20000344
 80041fc:	200003f4 	.word	0x200003f4
 8004200:	20000348 	.word	0x20000348

08004204 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8004204:	b500      	push	{lr}
 8004206:	b085      	sub	sp, #20

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8004208:	220c      	movs	r2, #12
 800420a:	2100      	movs	r1, #0
 800420c:	a801      	add	r0, sp, #4
 800420e:	f003 f809 	bl	8007224 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8004212:	4819      	ldr	r0, [pc, #100]	@ (8004278 <MX_ADC1_Init+0x74>)
 8004214:	4b19      	ldr	r3, [pc, #100]	@ (800427c <MX_ADC1_Init+0x78>)
 8004216:	6003      	str	r3, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8004218:	2380      	movs	r3, #128	@ 0x80
 800421a:	05db      	lsls	r3, r3, #23
 800421c:	6043      	str	r3, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800421e:	2300      	movs	r3, #0
 8004220:	6083      	str	r3, [r0, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004222:	60c3      	str	r3, [r0, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004224:	6103      	str	r3, [r0, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004226:	2204      	movs	r2, #4
 8004228:	6142      	str	r2, [r0, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800422a:	7603      	strb	r3, [r0, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 800422c:	7643      	strb	r3, [r0, #25]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800422e:	3a03      	subs	r2, #3
 8004230:	7682      	strb	r2, [r0, #26]
  hadc1.Init.NbrOfConversion = 1;
 8004232:	61c2      	str	r2, [r0, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004234:	6243      	str	r3, [r0, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004236:	6283      	str	r3, [r0, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8004238:	322b      	adds	r2, #43	@ 0x2b
 800423a:	5483      	strb	r3, [r0, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800423c:	6303      	str	r3, [r0, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_39CYCLES_5;
 800423e:	3a27      	subs	r2, #39	@ 0x27
 8004240:	6342      	str	r2, [r0, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_39CYCLES_5;
 8004242:	6382      	str	r2, [r0, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8004244:	3237      	adds	r2, #55	@ 0x37
 8004246:	5483      	strb	r3, [r0, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8004248:	64c3      	str	r3, [r0, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800424a:	f001 f94b 	bl	80054e4 <HAL_ADC_Init>
 800424e:	2800      	cmp	r0, #0
 8004250:	d10c      	bne.n	800426c <MX_ADC1_Init+0x68>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8004252:	4b0b      	ldr	r3, [pc, #44]	@ (8004280 <MX_ADC1_Init+0x7c>)
 8004254:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004256:	2300      	movs	r3, #0
 8004258:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800425a:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800425c:	4806      	ldr	r0, [pc, #24]	@ (8004278 <MX_ADC1_Init+0x74>)
 800425e:	a901      	add	r1, sp, #4
 8004260:	f001 fa62 	bl	8005728 <HAL_ADC_ConfigChannel>
 8004264:	2800      	cmp	r0, #0
 8004266:	d104      	bne.n	8004272 <MX_ADC1_Init+0x6e>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004268:	b005      	add	sp, #20
 800426a:	bd00      	pop	{pc}
    Error_Handler();
 800426c:	f000 f8e6 	bl	800443c <Error_Handler>
 8004270:	e7ef      	b.n	8004252 <MX_ADC1_Init+0x4e>
    Error_Handler();
 8004272:	f000 f8e3 	bl	800443c <Error_Handler>
}
 8004276:	e7f7      	b.n	8004268 <MX_ADC1_Init+0x64>
 8004278:	20000390 	.word	0x20000390
 800427c:	40012400 	.word	0x40012400
 8004280:	20000100 	.word	0x20000100

08004284 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8004284:	b510      	push	{r4, lr}
 8004286:	b088      	sub	sp, #32
 8004288:	0004      	movs	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800428a:	2214      	movs	r2, #20
 800428c:	2100      	movs	r1, #0
 800428e:	a803      	add	r0, sp, #12
 8004290:	f002 ffc8 	bl	8007224 <memset>
  if(adcHandle->Instance==ADC1)
 8004294:	6822      	ldr	r2, [r4, #0]
 8004296:	4b10      	ldr	r3, [pc, #64]	@ (80042d8 <HAL_ADC_MspInit+0x54>)
 8004298:	429a      	cmp	r2, r3
 800429a:	d001      	beq.n	80042a0 <HAL_ADC_MspInit+0x1c>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800429c:	b008      	add	sp, #32
 800429e:	bd10      	pop	{r4, pc}
    __HAL_RCC_ADC_CLK_ENABLE();
 80042a0:	4b0e      	ldr	r3, [pc, #56]	@ (80042dc <HAL_ADC_MspInit+0x58>)
 80042a2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80042a4:	2180      	movs	r1, #128	@ 0x80
 80042a6:	0349      	lsls	r1, r1, #13
 80042a8:	430a      	orrs	r2, r1
 80042aa:	641a      	str	r2, [r3, #64]	@ 0x40
 80042ac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80042ae:	400a      	ands	r2, r1
 80042b0:	9201      	str	r2, [sp, #4]
 80042b2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80042b4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80042b6:	2202      	movs	r2, #2
 80042b8:	4311      	orrs	r1, r2
 80042ba:	6359      	str	r1, [r3, #52]	@ 0x34
 80042bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042be:	401a      	ands	r2, r3
 80042c0:	9202      	str	r2, [sp, #8]
 80042c2:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80042c4:	2301      	movs	r3, #1
 80042c6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80042c8:	3302      	adds	r3, #2
 80042ca:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042cc:	a903      	add	r1, sp, #12
 80042ce:	4804      	ldr	r0, [pc, #16]	@ (80042e0 <HAL_ADC_MspInit+0x5c>)
 80042d0:	f001 fe42 	bl	8005f58 <HAL_GPIO_Init>
}
 80042d4:	e7e2      	b.n	800429c <HAL_ADC_MspInit+0x18>
 80042d6:	46c0      	nop			@ (mov r8, r8)
 80042d8:	40012400 	.word	0x40012400
 80042dc:	40021000 	.word	0x40021000
 80042e0:	50000400 	.word	0x50000400

080042e4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80042e4:	b500      	push	{lr}
 80042e6:	b083      	sub	sp, #12

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80042e8:	4a14      	ldr	r2, [pc, #80]	@ (800433c <MX_DMA_Init+0x58>)
 80042ea:	6b91      	ldr	r1, [r2, #56]	@ 0x38
 80042ec:	2301      	movs	r3, #1
 80042ee:	4319      	orrs	r1, r3
 80042f0:	6391      	str	r1, [r2, #56]	@ 0x38
 80042f2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80042f4:	4013      	ands	r3, r2
 80042f6:	9301      	str	r3, [sp, #4]
 80042f8:	9b01      	ldr	r3, [sp, #4]
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80042fa:	4b11      	ldr	r3, [pc, #68]	@ (8004340 <MX_DMA_Init+0x5c>)
 80042fc:	22c2      	movs	r2, #194	@ 0xc2
 80042fe:	0092      	lsls	r2, r2, #2
 8004300:	5898      	ldr	r0, [r3, r2]
 8004302:	4910      	ldr	r1, [pc, #64]	@ (8004344 <MX_DMA_Init+0x60>)
 8004304:	4008      	ands	r0, r1
 8004306:	2180      	movs	r1, #128	@ 0x80
 8004308:	01c9      	lsls	r1, r1, #7
 800430a:	4301      	orrs	r1, r0
 800430c:	5099      	str	r1, [r3, r2]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800430e:	2180      	movs	r1, #128	@ 0x80
 8004310:	0089      	lsls	r1, r1, #2
 8004312:	6019      	str	r1, [r3, #0]
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004314:	5898      	ldr	r0, [r3, r2]
 8004316:	490c      	ldr	r1, [pc, #48]	@ (8004348 <MX_DMA_Init+0x64>)
 8004318:	4008      	ands	r0, r1
 800431a:	2180      	movs	r1, #128	@ 0x80
 800431c:	03c9      	lsls	r1, r1, #15
 800431e:	4301      	orrs	r1, r0
 8004320:	5099      	str	r1, [r3, r2]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004322:	32f8      	adds	r2, #248	@ 0xf8
 8004324:	601a      	str	r2, [r3, #0]
  NVIC_EnableIRQ(DMA1_Channel1_IRQn);
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel2_3_IRQn, 1);
  NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
  /* DMA1_Ch4_5_DMAMUX1_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Ch4_5_DMAMUX1_OVR_IRQn, 1, 0);
 8004326:	2200      	movs	r2, #0
 8004328:	2101      	movs	r1, #1
 800432a:	200b      	movs	r0, #11
 800432c:	f001 fc9e 	bl	8005c6c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Ch4_5_DMAMUX1_OVR_IRQn);
 8004330:	200b      	movs	r0, #11
 8004332:	f001 fc9f 	bl	8005c74 <HAL_NVIC_EnableIRQ>

}
 8004336:	b003      	add	sp, #12
 8004338:	bd00      	pop	{pc}
 800433a:	46c0      	nop			@ (mov r8, r8)
 800433c:	40021000 	.word	0x40021000
 8004340:	e000e100 	.word	0xe000e100
 8004344:	ffff00ff 	.word	0xffff00ff
 8004348:	ff00ffff 	.word	0xff00ffff

0800434c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 800434c:	b082      	sub	sp, #8

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800434e:	4b09      	ldr	r3, [pc, #36]	@ (8004374 <MX_GPIO_Init+0x28>)
 8004350:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004352:	2201      	movs	r2, #1
 8004354:	4311      	orrs	r1, r2
 8004356:	6359      	str	r1, [r3, #52]	@ 0x34
 8004358:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800435a:	400a      	ands	r2, r1
 800435c:	9200      	str	r2, [sp, #0]
 800435e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004360:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004362:	2202      	movs	r2, #2
 8004364:	4311      	orrs	r1, r2
 8004366:	6359      	str	r1, [r3, #52]	@ 0x34
 8004368:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800436a:	401a      	ands	r2, r3
 800436c:	9201      	str	r2, [sp, #4]
 800436e:	9b01      	ldr	r3, [sp, #4]

}
 8004370:	b002      	add	sp, #8
 8004372:	4770      	bx	lr
 8004374:	40021000 	.word	0x40021000

08004378 <MX_IWDG_Init>:
  * @param  IWDGx IWDG Instance
  * @retval None
  */
__STATIC_INLINE void LL_IWDG_Enable(IWDG_TypeDef *IWDGx)
{
  WRITE_REG(IWDGx->KR, LL_IWDG_KEY_ENABLE);
 8004378:	4b0b      	ldr	r3, [pc, #44]	@ (80043a8 <MX_IWDG_Init+0x30>)
 800437a:	4a0c      	ldr	r2, [pc, #48]	@ (80043ac <MX_IWDG_Init+0x34>)
 800437c:	601a      	str	r2, [r3, #0]
  * @param  IWDGx IWDG Instance
  * @retval None
  */
__STATIC_INLINE void LL_IWDG_EnableWriteAccess(IWDG_TypeDef *IWDGx)
{
  WRITE_REG(IWDGx->KR, LL_IWDG_KEY_WR_ACCESS_ENABLE);
 800437e:	4a0c      	ldr	r2, [pc, #48]	@ (80043b0 <MX_IWDG_Init+0x38>)
 8004380:	601a      	str	r2, [r3, #0]
  *         @arg @ref LL_IWDG_PRESCALER_256
  * @retval None
  */
__STATIC_INLINE void LL_IWDG_SetPrescaler(IWDG_TypeDef *IWDGx, uint32_t Prescaler)
{
  WRITE_REG(IWDGx->PR, IWDG_PR_PR & Prescaler);
 8004382:	2202      	movs	r2, #2
 8004384:	605a      	str	r2, [r3, #4]
  * @param  Counter Value between Min_Data=0 and Max_Data=0x0FFF
  * @retval None
  */
__STATIC_INLINE void LL_IWDG_SetReloadCounter(IWDG_TypeDef *IWDGx, uint32_t Counter)
{
  WRITE_REG(IWDGx->RLR, IWDG_RLR_RL & Counter);
 8004386:	4a0b      	ldr	r2, [pc, #44]	@ (80043b4 <MX_IWDG_Init+0x3c>)
 8004388:	609a      	str	r2, [r3, #8]
}
 800438a:	e002      	b.n	8004392 <MX_IWDG_Init+0x1a>
  * @param  IWDGx IWDG Instance
  * @retval State of bits (1 or 0).
  */
__STATIC_INLINE uint32_t LL_IWDG_IsReady(IWDG_TypeDef *IWDGx)
{
  return ((READ_BIT(IWDGx->SR, IWDG_SR_PVU | IWDG_SR_RVU | IWDG_SR_WVU) == 0U) ? 1UL : 0UL);
 800438c:	2300      	movs	r3, #0
  /* USER CODE END IWDG_Init 1 */
  LL_IWDG_Enable(IWDG);
  LL_IWDG_EnableWriteAccess(IWDG);
  LL_IWDG_SetPrescaler(IWDG, LL_IWDG_PRESCALER_16);
  LL_IWDG_SetReloadCounter(IWDG, 4095);
  while (LL_IWDG_IsReady(IWDG) != 1)
 800438e:	2b01      	cmp	r3, #1
 8004390:	d005      	beq.n	800439e <MX_IWDG_Init+0x26>
 8004392:	4b05      	ldr	r3, [pc, #20]	@ (80043a8 <MX_IWDG_Init+0x30>)
 8004394:	68db      	ldr	r3, [r3, #12]
 8004396:	075b      	lsls	r3, r3, #29
 8004398:	d1f8      	bne.n	800438c <MX_IWDG_Init+0x14>
 800439a:	2301      	movs	r3, #1
 800439c:	e7f7      	b.n	800438e <MX_IWDG_Init+0x16>
  WRITE_REG(IWDGx->KR, LL_IWDG_KEY_RELOAD);
 800439e:	4b02      	ldr	r3, [pc, #8]	@ (80043a8 <MX_IWDG_Init+0x30>)
 80043a0:	4a05      	ldr	r2, [pc, #20]	@ (80043b8 <MX_IWDG_Init+0x40>)
 80043a2:	601a      	str	r2, [r3, #0]
  LL_IWDG_ReloadCounter(IWDG);
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 80043a4:	4770      	bx	lr
 80043a6:	46c0      	nop			@ (mov r8, r8)
 80043a8:	40003000 	.word	0x40003000
 80043ac:	0000cccc 	.word	0x0000cccc
 80043b0:	00005555 	.word	0x00005555
 80043b4:	00000fff 	.word	0x00000fff
 80043b8:	0000aaaa 	.word	0x0000aaaa

080043bc <iap_set>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void iap_set() {
 80043bc:	b082      	sub	sp, #8
	uint8_t i;
	uint32_t *pVecTab = (uint32_t*) (0x20000000);
 80043be:	2280      	movs	r2, #128	@ 0x80
 80043c0:	0592      	lsls	r2, r2, #22
	for (i = 0; i < 48; i++) {
 80043c2:	2300      	movs	r3, #0
 80043c4:	e007      	b.n	80043d6 <iap_set+0x1a>
		*(pVecTab++) = *(__IO uint32_t*) (APPLICATION_ADDRESS + (i << 2));
 80043c6:	0099      	lsls	r1, r3, #2
 80043c8:	480c      	ldr	r0, [pc, #48]	@ (80043fc <iap_set+0x40>)
 80043ca:	4684      	mov	ip, r0
 80043cc:	4461      	add	r1, ip
 80043ce:	6809      	ldr	r1, [r1, #0]
 80043d0:	c202      	stmia	r2!, {r1}
	for (i = 0; i < 48; i++) {
 80043d2:	3301      	adds	r3, #1
 80043d4:	b2db      	uxtb	r3, r3
 80043d6:	2b2f      	cmp	r3, #47	@ 0x2f
 80043d8:	d9f5      	bls.n	80043c6 <iap_set+0xa>
	}
	/* Enable the SYSCFG peripheral clock*/
	__HAL_RCC_SYSCFG_CLK_ENABLE();
 80043da:	4a09      	ldr	r2, [pc, #36]	@ (8004400 <iap_set+0x44>)
 80043dc:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 80043de:	2301      	movs	r3, #1
 80043e0:	4319      	orrs	r1, r3
 80043e2:	6411      	str	r1, [r2, #64]	@ 0x40
 80043e4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80043e6:	4013      	ands	r3, r2
 80043e8:	9301      	str	r3, [sp, #4]
 80043ea:	9b01      	ldr	r3, [sp, #4]
	__HAL_SYSCFG_REMAPMEMORY_SRAM();
 80043ec:	4a05      	ldr	r2, [pc, #20]	@ (8004404 <iap_set+0x48>)
 80043ee:	6813      	ldr	r3, [r2, #0]
 80043f0:	2103      	movs	r1, #3
 80043f2:	430b      	orrs	r3, r1
 80043f4:	6013      	str	r3, [r2, #0]

}
 80043f6:	b002      	add	sp, #8
 80043f8:	4770      	bx	lr
 80043fa:	46c0      	nop			@ (mov r8, r8)
 80043fc:	08002000 	.word	0x08002000
 8004400:	40021000 	.word	0x40021000
 8004404:	40010000 	.word	0x40010000

08004408 <chain_encoder_init>:

void chain_encoder_init(void) {
 8004408:	b510      	push	{r4, lr}
	// bootloader
	g_bootloader_version = get_bootloader_version();
 800440a:	f001 f801 	bl	8005410 <get_bootloader_version>
 800440e:	4b09      	ldr	r3, [pc, #36]	@ (8004434 <chain_encoder_init+0x2c>)
 8004410:	7018      	strb	r0, [r3, #0]
	if (get_rgb_light() == 0xFF) {
 8004412:	f000 ffd5 	bl	80053c0 <get_rgb_light>
 8004416:	28ff      	cmp	r0, #255	@ 0xff
 8004418:	d004      	beq.n	8004424 <chain_encoder_init+0x1c>
		g_light = RGB_LIGHT_BASE;
		set_rgb_light(g_light);
	} else {
		g_light = get_rgb_light();
 800441a:	f000 ffd1 	bl	80053c0 <get_rgb_light>
 800441e:	4b06      	ldr	r3, [pc, #24]	@ (8004438 <chain_encoder_init+0x30>)
 8004420:	7018      	strb	r0, [r3, #0]
	}

}
 8004422:	bd10      	pop	{r4, pc}
		g_light = RGB_LIGHT_BASE;
 8004424:	4b04      	ldr	r3, [pc, #16]	@ (8004438 <chain_encoder_init+0x30>)
 8004426:	220a      	movs	r2, #10
 8004428:	701a      	strb	r2, [r3, #0]
		set_rgb_light(g_light);
 800442a:	7818      	ldrb	r0, [r3, #0]
 800442c:	b2c0      	uxtb	r0, r0
 800442e:	f000 ffcd 	bl	80053cc <set_rgb_light>
 8004432:	e7f6      	b.n	8004422 <chain_encoder_init+0x1a>
 8004434:	200003f5 	.word	0x200003f5
 8004438:	200003f4 	.word	0x200003f4

0800443c <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 800443c:	b672      	cpsid	i
 */
void Error_Handler(void) {
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800443e:	e7fe      	b.n	800443e <Error_Handler+0x2>

08004440 <SystemClock_Config>:
void SystemClock_Config(void) {
 8004440:	b500      	push	{lr}
 8004442:	b093      	sub	sp, #76	@ 0x4c
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8004444:	2238      	movs	r2, #56	@ 0x38
 8004446:	2100      	movs	r1, #0
 8004448:	a804      	add	r0, sp, #16
 800444a:	f002 feeb 	bl	8007224 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800444e:	2210      	movs	r2, #16
 8004450:	2100      	movs	r1, #0
 8004452:	4668      	mov	r0, sp
 8004454:	f002 fee6 	bl	8007224 <memset>
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004458:	2080      	movs	r0, #128	@ 0x80
 800445a:	0080      	lsls	r0, r0, #2
 800445c:	f001 fe3e 	bl	80060dc <HAL_PWREx_ControlVoltageScaling>
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI
 8004460:	230a      	movs	r3, #10
 8004462:	9304      	str	r3, [sp, #16]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004464:	33f6      	adds	r3, #246	@ 0xf6
 8004466:	9307      	str	r3, [sp, #28]
	RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8004468:	2300      	movs	r3, #0
 800446a:	9308      	str	r3, [sp, #32]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800446c:	2240      	movs	r2, #64	@ 0x40
 800446e:	9209      	str	r2, [sp, #36]	@ 0x24
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8004470:	3a3f      	subs	r2, #63	@ 0x3f
 8004472:	920a      	str	r2, [sp, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004474:	3201      	adds	r2, #1
 8004476:	920b      	str	r2, [sp, #44]	@ 0x2c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004478:	920c      	str	r2, [sp, #48]	@ 0x30
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800447a:	930d      	str	r3, [sp, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLN = 8;
 800447c:	3308      	adds	r3, #8
 800447e:	930e      	str	r3, [sp, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004480:	2380      	movs	r3, #128	@ 0x80
 8004482:	029b      	lsls	r3, r3, #10
 8004484:	930f      	str	r3, [sp, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8004486:	23c0      	movs	r3, #192	@ 0xc0
 8004488:	04db      	lsls	r3, r3, #19
 800448a:	9310      	str	r3, [sp, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800448c:	2380      	movs	r3, #128	@ 0x80
 800448e:	059b      	lsls	r3, r3, #22
 8004490:	9311      	str	r3, [sp, #68]	@ 0x44
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8004492:	a804      	add	r0, sp, #16
 8004494:	f001 fe4c 	bl	8006130 <HAL_RCC_OscConfig>
 8004498:	2800      	cmp	r0, #0
 800449a:	d10e      	bne.n	80044ba <SystemClock_Config+0x7a>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800449c:	2307      	movs	r3, #7
 800449e:	9300      	str	r3, [sp, #0]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80044a0:	3b05      	subs	r3, #5
 80044a2:	9301      	str	r3, [sp, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80044a4:	2300      	movs	r3, #0
 80044a6:	9302      	str	r3, [sp, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80044a8:	9303      	str	r3, [sp, #12]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80044aa:	2102      	movs	r1, #2
 80044ac:	4668      	mov	r0, sp
 80044ae:	f002 f8f7 	bl	80066a0 <HAL_RCC_ClockConfig>
 80044b2:	2800      	cmp	r0, #0
 80044b4:	d103      	bne.n	80044be <SystemClock_Config+0x7e>
}
 80044b6:	b013      	add	sp, #76	@ 0x4c
 80044b8:	bd00      	pop	{pc}
		Error_Handler();
 80044ba:	f7ff ffbf 	bl	800443c <Error_Handler>
		Error_Handler();
 80044be:	f7ff ffbd 	bl	800443c <Error_Handler>
	...

080044c4 <main>:
int main(void) {
 80044c4:	b510      	push	{r4, lr}
	iap_set();
 80044c6:	f7ff ff79 	bl	80043bc <iap_set>
	chain_encoder_init();
 80044ca:	f7ff ff9d 	bl	8004408 <chain_encoder_init>
	HAL_Init();
 80044ce:	f000 ffd1 	bl	8005474 <HAL_Init>
	SystemClock_Config();
 80044d2:	f7ff ffb5 	bl	8004440 <SystemClock_Config>
	MX_GPIO_Init();
 80044d6:	f7ff ff39 	bl	800434c <MX_GPIO_Init>
	MX_DMA_Init();
 80044da:	f7ff ff03 	bl	80042e4 <MX_DMA_Init>
	MX_USART1_UART_Init();
 80044de:	f000 fc7b 	bl	8004dd8 <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 80044e2:	f000 fddd 	bl	80050a0 <MX_USART2_UART_Init>
	MX_IWDG_Init();
 80044e6:	f7ff ff47 	bl	8004378 <MX_IWDG_Init>
	MX_TIM14_Init();
 80044ea:	f000 fb9d 	bl	8004c28 <MX_TIM14_Init>
	MX_TIM1_Init();
 80044ee:	f000 fabd 	bl	8004a6c <MX_TIM1_Init>
	MX_TIM16_Init();
 80044f2:	f000 fbd5 	bl	8004ca0 <MX_TIM16_Init>
	MX_ADC1_Init();
 80044f6:	f7ff fe85 	bl	8004204 <MX_ADC1_Init>
	rgb_init();				       			// RGB
 80044fa:	f7ff fde3 	bl	80040c4 <rgb_init>
	HAL_ADCEx_Calibration_Start(&hadc1);    //AD
 80044fe:	4826      	ldr	r0, [pc, #152]	@ (8004598 <main+0xd4>)
 8004500:	f001 faac 	bl	8005a5c <HAL_ADCEx_Calibration_Start>
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8004504:	4b25      	ldr	r3, [pc, #148]	@ (800459c <main+0xd8>)
 8004506:	68da      	ldr	r2, [r3, #12]
 8004508:	2101      	movs	r1, #1
 800450a:	430a      	orrs	r2, r1
 800450c:	60da      	str	r2, [r3, #12]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 800450e:	681a      	ldr	r2, [r3, #0]
 8004510:	430a      	orrs	r2, r1
 8004512:	601a      	str	r2, [r3, #0]
}
 8004514:	e022      	b.n	800455c <main+0x98>
			switch (g_cmd_buf[0]) {
 8004516:	2b20      	cmp	r3, #32
 8004518:	d013      	beq.n	8004542 <main+0x7e>
 800451a:	2b21      	cmp	r3, #33	@ 0x21
 800451c:	d118      	bne.n	8004550 <main+0x8c>
				chain_get_rgb_value();
 800451e:	f7ff fe0b 	bl	8004138 <chain_get_rgb_value>
				break;
 8004522:	e015      	b.n	8004550 <main+0x8c>
			switch (g_cmd_buf[0]) {
 8004524:	2bfb      	cmp	r3, #251	@ 0xfb
 8004526:	d034      	beq.n	8004592 <main+0xce>
 8004528:	2bff      	cmp	r3, #255	@ 0xff
 800452a:	d105      	bne.n	8004538 <main+0x74>
				chain_iap_update_handle(g_cmd_buf[1]);
 800452c:	4b1c      	ldr	r3, [pc, #112]	@ (80045a0 <main+0xdc>)
 800452e:	7858      	ldrb	r0, [r3, #1]
 8004530:	b2c0      	uxtb	r0, r0
 8004532:	f7ff fc73 	bl	8003e1c <chain_iap_update_handle>
				break;
 8004536:	e00b      	b.n	8004550 <main+0x8c>
			switch (g_cmd_buf[0]) {
 8004538:	2bfa      	cmp	r3, #250	@ 0xfa
 800453a:	d109      	bne.n	8004550 <main+0x8c>
				chain_get_firmware_version_handle();
 800453c:	f7ff fc5a 	bl	8003df4 <chain_get_firmware_version_handle>
				break;
 8004540:	e006      	b.n	8004550 <main+0x8c>
				chain_set_rgb_value((uint8_t*) (g_cmd_buf + 1),
 8004542:	4b18      	ldr	r3, [pc, #96]	@ (80045a4 <main+0xe0>)
 8004544:	7819      	ldrb	r1, [r3, #0]
 8004546:	3901      	subs	r1, #1
 8004548:	b289      	uxth	r1, r1
 800454a:	4817      	ldr	r0, [pc, #92]	@ (80045a8 <main+0xe4>)
 800454c:	f7ff fdc4 	bl	80040d8 <chain_set_rgb_value>
			g_cmd_status = CMD_SPACE_IDLE_STATUS;
 8004550:	4b16      	ldr	r3, [pc, #88]	@ (80045ac <main+0xe8>)
 8004552:	2200      	movs	r2, #0
 8004554:	701a      	strb	r2, [r3, #0]
 8004556:	4b16      	ldr	r3, [pc, #88]	@ (80045b0 <main+0xec>)
 8004558:	4a16      	ldr	r2, [pc, #88]	@ (80045b4 <main+0xf0>)
 800455a:	601a      	str	r2, [r3, #0]
		if (g_cmd_status == CMD_SPACE_BUSY_STATUS) {
 800455c:	4b13      	ldr	r3, [pc, #76]	@ (80045ac <main+0xe8>)
 800455e:	781b      	ldrb	r3, [r3, #0]
 8004560:	2b01      	cmp	r3, #1
 8004562:	d1f8      	bne.n	8004556 <main+0x92>
			switch (g_cmd_buf[0]) {
 8004564:	4b0e      	ldr	r3, [pc, #56]	@ (80045a0 <main+0xdc>)
 8004566:	781b      	ldrb	r3, [r3, #0]
 8004568:	b2db      	uxtb	r3, r3
 800456a:	2bf9      	cmp	r3, #249	@ 0xf9
 800456c:	d00e      	beq.n	800458c <main+0xc8>
 800456e:	d8d9      	bhi.n	8004524 <main+0x60>
 8004570:	2b22      	cmp	r3, #34	@ 0x22
 8004572:	d005      	beq.n	8004580 <main+0xbc>
 8004574:	d9cf      	bls.n	8004516 <main+0x52>
 8004576:	2b23      	cmp	r3, #35	@ 0x23
 8004578:	d1ea      	bne.n	8004550 <main+0x8c>
				chain_get_light_value();
 800457a:	f7ff fe2f 	bl	80041dc <chain_get_light_value>
				break;
 800457e:	e7e7      	b.n	8004550 <main+0x8c>
				chain_set_light_value(g_cmd_buf[1]);
 8004580:	4b07      	ldr	r3, [pc, #28]	@ (80045a0 <main+0xdc>)
 8004582:	7858      	ldrb	r0, [r3, #1]
 8004584:	b2c0      	uxtb	r0, r0
 8004586:	f7ff fdf5 	bl	8004174 <chain_set_light_value>
				break;
 800458a:	e7e1      	b.n	8004550 <main+0x8c>
				chain_get_bootloader_version_hanle();
 800458c:	f7ff fc28 	bl	8003de0 <chain_get_bootloader_version_hanle>
				break;
 8004590:	e7de      	b.n	8004550 <main+0x8c>
				chain_get_device_type_handle();
 8004592:	f7ff fc39 	bl	8003e08 <chain_get_device_type_handle>
				break;
 8004596:	e7db      	b.n	8004550 <main+0x8c>
 8004598:	20000390 	.word	0x20000390
 800459c:	40002000 	.word	0x40002000
 80045a0:	200003f8 	.word	0x200003f8
 80045a4:	200003f7 	.word	0x200003f7
 80045a8:	200003f9 	.word	0x200003f9
 80045ac:	200003f6 	.word	0x200003f6
 80045b0:	40003000 	.word	0x40003000
 80045b4:	0000aaaa 	.word	0x0000aaaa

080045b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80045b8:	b500      	push	{lr}
 80045ba:	b083      	sub	sp, #12

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045bc:	4b0d      	ldr	r3, [pc, #52]	@ (80045f4 <HAL_MspInit+0x3c>)
 80045be:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80045c0:	2201      	movs	r2, #1
 80045c2:	4311      	orrs	r1, r2
 80045c4:	6419      	str	r1, [r3, #64]	@ 0x40
 80045c6:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80045c8:	400a      	ands	r2, r1
 80045ca:	9200      	str	r2, [sp, #0]
 80045cc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80045ce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80045d0:	2180      	movs	r1, #128	@ 0x80
 80045d2:	0549      	lsls	r1, r1, #21
 80045d4:	430a      	orrs	r2, r1
 80045d6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80045d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045da:	400b      	ands	r3, r1
 80045dc:	9301      	str	r3, [sp, #4]
 80045de:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 1, 0);
 80045e0:	2200      	movs	r2, #0
 80045e2:	2101      	movs	r1, #1
 80045e4:	2003      	movs	r0, #3
 80045e6:	f001 fb41 	bl	8005c6c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 80045ea:	2003      	movs	r0, #3
 80045ec:	f001 fb42 	bl	8005c74 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80045f0:	b003      	add	sp, #12
 80045f2:	bd00      	pop	{pc}
 80045f4:	40021000 	.word	0x40021000

080045f8 <uart_in_data_pack_type>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// uart_in
uint8_t uart_in_data_pack_type(uint8_t *buffer, uint16_t size) {
 80045f8:	b510      	push	{r4, lr}
 80045fa:	0004      	movs	r4, r0
	if (pack_check(buffer, size) == CHECK_PASS) {
 80045fc:	f7ff fb09 	bl	8003c12 <pack_check>
 8004600:	2801      	cmp	r0, #1
 8004602:	d001      	beq.n	8004608 <uart_in_data_pack_type+0x10>
			return CHAIN_TRANSMIT_DATA_PACK;
		} else if (buffer[4] == 1) {
			return CHAIN_HANDLE_DATA_PACK;
		}
	}
	return ERROR_DATA_PACK; // 
 8004604:	2000      	movs	r0, #0
}
 8004606:	bd10      	pop	{r4, pc}
		if (buffer[5] == CHAIN_ENUM) {
 8004608:	7963      	ldrb	r3, [r4, #5]
 800460a:	2bfe      	cmp	r3, #254	@ 0xfe
 800460c:	d006      	beq.n	800461c <uart_in_data_pack_type+0x24>
		} else if (buffer[5] == CHAIN_HEARTBEAT) {
 800460e:	2bfd      	cmp	r3, #253	@ 0xfd
 8004610:	d0f9      	beq.n	8004606 <uart_in_data_pack_type+0xe>
		} else if (buffer[4] != 1) {
 8004612:	7923      	ldrb	r3, [r4, #4]
 8004614:	2b01      	cmp	r3, #1
 8004616:	d003      	beq.n	8004620 <uart_in_data_pack_type+0x28>
			return CHAIN_TRANSMIT_DATA_PACK;
 8004618:	3003      	adds	r0, #3
 800461a:	e7f4      	b.n	8004606 <uart_in_data_pack_type+0xe>
			return CHAIN_ENUM_DATA_PACK;
 800461c:	2002      	movs	r0, #2
 800461e:	e7f2      	b.n	8004606 <uart_in_data_pack_type+0xe>
			return CHAIN_HANDLE_DATA_PACK;
 8004620:	2005      	movs	r0, #5
 8004622:	e7f0      	b.n	8004606 <uart_in_data_pack_type+0xe>

08004624 <uart_out_data_pack_type>:

// uart_out
uint8_t uart_out_data_pack_type(uint8_t *buffer, uint16_t size) {
 8004624:	b510      	push	{r4, lr}
 8004626:	0004      	movs	r4, r0
	if (pack_check(buffer, size) == CHECK_PASS) {
 8004628:	f7ff faf3 	bl	8003c12 <pack_check>
 800462c:	2801      	cmp	r0, #1
 800462e:	d001      	beq.n	8004634 <uart_out_data_pack_type+0x10>
			return CHAIN_ENUM_PLEASE_DATA_PACK;
		} else {
			return CHAIN_TRANSMIT_DATA_PACK;
		}
	}
	return ERROR_DATA_PACK; // 
 8004630:	2000      	movs	r0, #0
}
 8004632:	bd10      	pop	{r4, pc}
		if (buffer[5] == CHAIN_HEARTBEAT) {
 8004634:	7963      	ldrb	r3, [r4, #5]
 8004636:	2bfd      	cmp	r3, #253	@ 0xfd
 8004638:	d0fb      	beq.n	8004632 <uart_out_data_pack_type+0xe>
		} else if (buffer[5] == CHAIN_ENUM) {
 800463a:	2bfe      	cmp	r3, #254	@ 0xfe
 800463c:	d005      	beq.n	800464a <uart_out_data_pack_type+0x26>
		} else if (buffer[5] == CHAIN_ENUM_PLEASE) {
 800463e:	2bfc      	cmp	r3, #252	@ 0xfc
 8004640:	d001      	beq.n	8004646 <uart_out_data_pack_type+0x22>
			return CHAIN_TRANSMIT_DATA_PACK;
 8004642:	2004      	movs	r0, #4
 8004644:	e7f5      	b.n	8004632 <uart_out_data_pack_type+0xe>
			return CHAIN_ENUM_PLEASE_DATA_PACK;
 8004646:	3005      	adds	r0, #5
 8004648:	e7f3      	b.n	8004632 <uart_out_data_pack_type+0xe>
			return CHAIN_ENUM_RETURN_DATA_PACK;
 800464a:	2003      	movs	r0, #3
 800464c:	e7f1      	b.n	8004632 <uart_out_data_pack_type+0xe>

0800464e <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 800464e:	e7fe      	b.n	800464e <NMI_Handler>

08004650 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004650:	e7fe      	b.n	8004650 <HardFault_Handler>

08004652 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8004652:	4770      	bx	lr

08004654 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004654:	4770      	bx	lr

08004656 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004656:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004658:	f000 ff20 	bl	800549c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800465c:	bd10      	pop	{r4, pc}

0800465e <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 800465e:	b510      	push	{r4, lr}
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 8004660:	f001 fb28 	bl	8005cb4 <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 8004664:	bd10      	pop	{r4, pc}

08004666 <DMA1_Channel1_IRQHandler>:
  /* USER CODE END DMA1_Channel1_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004666:	4770      	bx	lr

08004668 <DMA1_Channel2_3_IRQHandler>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF2) == (DMA_ISR_TCIF2)) ? 1UL : 0UL);
 8004668:	4b07      	ldr	r3, [pc, #28]	@ (8004688 <DMA1_Channel2_3_IRQHandler+0x20>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	069b      	lsls	r3, r3, #26
 800466e:	d509      	bpl.n	8004684 <DMA1_Channel2_3_IRQHandler+0x1c>
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF2);
 8004670:	4b05      	ldr	r3, [pc, #20]	@ (8004688 <DMA1_Channel2_3_IRQHandler+0x20>)
 8004672:	2220      	movs	r2, #32
 8004674:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 8004676:	4905      	ldr	r1, [pc, #20]	@ (800468c <DMA1_Channel2_3_IRQHandler+0x24>)
 8004678:	680b      	ldr	r3, [r1, #0]
 800467a:	3a1f      	subs	r2, #31
 800467c:	4393      	bics	r3, r2
 800467e:	600b      	str	r3, [r1, #0]
{
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */
	if (LL_DMA_IsActiveFlag_TC2(DMA1)) {
		LL_DMA_ClearFlag_TC2(DMA1);
		LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_2);
		g_uart_in_transmit_commplete = 1;
 8004680:	4b03      	ldr	r3, [pc, #12]	@ (8004690 <DMA1_Channel2_3_IRQHandler+0x28>)
 8004682:	701a      	strb	r2, [r3, #0]
  /* USER CODE END DMA1_Channel2_3_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8004684:	4770      	bx	lr
 8004686:	46c0      	nop			@ (mov r8, r8)
 8004688:	40020000 	.word	0x40020000
 800468c:	4002001c 	.word	0x4002001c
 8004690:	200000c5 	.word	0x200000c5

08004694 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>:
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF4) == (DMA_ISR_TCIF4)) ? 1UL : 0UL);
 8004694:	4b11      	ldr	r3, [pc, #68]	@ (80046dc <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler+0x48>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	049b      	lsls	r3, r3, #18
 800469a:	d50a      	bpl.n	80046b2 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler+0x1e>
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF4);
 800469c:	4b0f      	ldr	r3, [pc, #60]	@ (80046dc <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler+0x48>)
 800469e:	2280      	movs	r2, #128	@ 0x80
 80046a0:	0192      	lsls	r2, r2, #6
 80046a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 80046a4:	490e      	ldr	r1, [pc, #56]	@ (80046e0 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler+0x4c>)
 80046a6:	680b      	ldr	r3, [r1, #0]
 80046a8:	2201      	movs	r2, #1
 80046aa:	4393      	bics	r3, r2
 80046ac:	600b      	str	r3, [r1, #0]
{
  /* USER CODE BEGIN DMA1_Ch4_5_DMAMUX1_OVR_IRQn 0 */
	if (LL_DMA_IsActiveFlag_TC4(DMA1)) {
		LL_DMA_ClearFlag_TC4(DMA1);
		LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_4);
		g_uart_out_transmit_commplete = 1;
 80046ae:	4b0d      	ldr	r3, [pc, #52]	@ (80046e4 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler+0x50>)
 80046b0:	701a      	strb	r2, [r3, #0]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF5) == (DMA_ISR_TCIF5)) ? 1UL : 0UL);
 80046b2:	4b0a      	ldr	r3, [pc, #40]	@ (80046dc <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler+0x48>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	039b      	lsls	r3, r3, #14
 80046b8:	d50f      	bpl.n	80046da <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler+0x46>
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF5);
 80046ba:	4b08      	ldr	r3, [pc, #32]	@ (80046dc <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler+0x48>)
 80046bc:	2280      	movs	r2, #128	@ 0x80
 80046be:	0252      	lsls	r2, r2, #9
 80046c0:	605a      	str	r2, [r3, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF5);
 80046c2:	2280      	movs	r2, #128	@ 0x80
 80046c4:	0292      	lsls	r2, r2, #10
 80046c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 80046c8:	4a07      	ldr	r2, [pc, #28]	@ (80046e8 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler+0x54>)
 80046ca:	6813      	ldr	r3, [r2, #0]
 80046cc:	2101      	movs	r1, #1
 80046ce:	438b      	bics	r3, r1
 80046d0:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 80046d2:	4a06      	ldr	r2, [pc, #24]	@ (80046ec <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler+0x58>)
 80046d4:	6813      	ldr	r3, [r2, #0]
 80046d6:	438b      	bics	r3, r1
 80046d8:	6013      	str	r3, [r2, #0]
  /* USER CODE END DMA1_Ch4_5_DMAMUX1_OVR_IRQn 0 */

  /* USER CODE BEGIN DMA1_Ch4_5_DMAMUX1_OVR_IRQn 1 */

  /* USER CODE END DMA1_Ch4_5_DMAMUX1_OVR_IRQn 1 */
}
 80046da:	4770      	bx	lr
 80046dc:	40020000 	.word	0x40020000
 80046e0:	40020044 	.word	0x40020044
 80046e4:	200000c4 	.word	0x200000c4
 80046e8:	40020058 	.word	0x40020058
 80046ec:	40012c00 	.word	0x40012c00

080046f0 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 80046f0:	b510      	push	{r4, lr}
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80046f2:	4b13      	ldr	r3, [pc, #76]	@ (8004740 <TIM14_IRQHandler+0x50>)
 80046f4:	691b      	ldr	r3, [r3, #16]
 80046f6:	07db      	lsls	r3, r3, #31
 80046f8:	d520      	bpl.n	800473c <TIM14_IRQHandler+0x4c>
  /* USER CODE BEGIN TIM14_IRQn 0 */
	if (LL_TIM_IsActiveFlag_UPDATE(TIM14) == SET) {
		s_enum_please_nums--;
 80046fa:	4c12      	ldr	r4, [pc, #72]	@ (8004744 <TIM14_IRQHandler+0x54>)
 80046fc:	7823      	ldrb	r3, [r4, #0]
 80046fe:	3b01      	subs	r3, #1
 8004700:	7023      	strb	r3, [r4, #0]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8004702:	4b0f      	ldr	r3, [pc, #60]	@ (8004740 <TIM14_IRQHandler+0x50>)
 8004704:	2202      	movs	r2, #2
 8004706:	4252      	negs	r2, r2
 8004708:	611a      	str	r2, [r3, #16]
		LL_TIM_ClearFlag_UPDATE(TIM14);
		usart1_transmit_dma(s_enum_please_data_packet_buf,
 800470a:	480f      	ldr	r0, [pc, #60]	@ (8004748 <TIM14_IRQHandler+0x58>)
 800470c:	2109      	movs	r1, #9
 800470e:	f000 fd9f 	bl	8005250 <usart1_transmit_dma>
				sizeof(s_enum_please_data_packet_buf));
		if (s_enum_please_nums == 0) {
 8004712:	7823      	ldrb	r3, [r4, #0]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d111      	bne.n	800473c <TIM14_IRQHandler+0x4c>
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 8004718:	4b09      	ldr	r3, [pc, #36]	@ (8004740 <TIM14_IRQHandler+0x50>)
 800471a:	68d9      	ldr	r1, [r3, #12]
 800471c:	2201      	movs	r2, #1
 800471e:	4391      	bics	r1, r2
 8004720:	60d9      	str	r1, [r3, #12]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8004722:	6819      	ldr	r1, [r3, #0]
 8004724:	4391      	bics	r1, r2
 8004726:	6019      	str	r1, [r3, #0]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8004728:	4b08      	ldr	r3, [pc, #32]	@ (800474c <TIM14_IRQHandler+0x5c>)
 800472a:	2102      	movs	r1, #2
 800472c:	4249      	negs	r1, r1
 800472e:	6119      	str	r1, [r3, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8004730:	68d9      	ldr	r1, [r3, #12]
 8004732:	4311      	orrs	r1, r2
 8004734:	60d9      	str	r1, [r3, #12]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8004736:	6819      	ldr	r1, [r3, #0]
 8004738:	430a      	orrs	r2, r1
 800473a:	601a      	str	r2, [r3, #0]
	}
  /* USER CODE END TIM14_IRQn 0 */
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 800473c:	bd10      	pop	{r4, pc}
 800473e:	46c0      	nop			@ (mov r8, r8)
 8004740:	40002000 	.word	0x40002000
 8004744:	200000dd 	.word	0x200000dd
 8004748:	200000d4 	.word	0x200000d4
 800474c:	40014400 	.word	0x40014400

08004750 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8004750:	b570      	push	{r4, r5, r6, lr}
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8004752:	4b1c      	ldr	r3, [pc, #112]	@ (80047c4 <TIM16_IRQHandler+0x74>)
 8004754:	691b      	ldr	r3, [r3, #16]
 8004756:	07db      	lsls	r3, r3, #31
 8004758:	d532      	bpl.n	80047c0 <TIM16_IRQHandler+0x70>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800475a:	4b1a      	ldr	r3, [pc, #104]	@ (80047c4 <TIM16_IRQHandler+0x74>)
 800475c:	2202      	movs	r2, #2
 800475e:	4252      	negs	r2, r2
 8004760:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN TIM16_IRQn 0 */
	if (LL_TIM_IsActiveFlag_UPDATE(TIM16) == SET) {
		LL_TIM_ClearFlag_UPDATE(TIM16);
		usart2_transmit_dma(g_heartbeat_data_pack_buf, sizeof(g_heartbeat_data_pack_buf));
 8004762:	4819      	ldr	r0, [pc, #100]	@ (80047c8 <TIM16_IRQHandler+0x78>)
 8004764:	2109      	movs	r1, #9
 8004766:	f000 fd8b 	bl	8005280 <usart2_transmit_dma>
		g_heartbeat_reply_status_buf[g_reply_index] = 0;
 800476a:	4d18      	ldr	r5, [pc, #96]	@ (80047cc <TIM16_IRQHandler+0x7c>)
 800476c:	7828      	ldrb	r0, [r5, #0]
 800476e:	4c18      	ldr	r4, [pc, #96]	@ (80047d0 <TIM16_IRQHandler+0x80>)
 8004770:	2300      	movs	r3, #0
 8004772:	5423      	strb	r3, [r4, r0]
		g_reply_index = (++g_reply_index) % 3;
 8004774:	3001      	adds	r0, #1
 8004776:	b2c0      	uxtb	r0, r0
 8004778:	7028      	strb	r0, [r5, #0]
 800477a:	2103      	movs	r1, #3
 800477c:	f7fd fd4a 	bl	8002214 <__aeabi_uidivmod>
 8004780:	7029      	strb	r1, [r5, #0]
		if (g_heartbeat_reply_status_buf[0] == 0
 8004782:	7823      	ldrb	r3, [r4, #0]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d118      	bne.n	80047ba <TIM16_IRQHandler+0x6a>
				&& g_heartbeat_reply_status_buf[1] == 0
 8004788:	7863      	ldrb	r3, [r4, #1]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d115      	bne.n	80047ba <TIM16_IRQHandler+0x6a>
				&& g_heartbeat_reply_status_buf[2] == 0) {
 800478e:	78a3      	ldrb	r3, [r4, #2]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d112      	bne.n	80047ba <TIM16_IRQHandler+0x6a>
			if (g_tail_status == CHAIN_NON_TAIL_DEVICE) { //Tail01
 8004794:	4b0f      	ldr	r3, [pc, #60]	@ (80047d4 <TIM16_IRQHandler+0x84>)
 8004796:	781b      	ldrb	r3, [r3, #0]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d10a      	bne.n	80047b2 <TIM16_IRQHandler+0x62>
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800479c:	4b0e      	ldr	r3, [pc, #56]	@ (80047d8 <TIM16_IRQHandler+0x88>)
 800479e:	68da      	ldr	r2, [r3, #12]
 80047a0:	2101      	movs	r1, #1
 80047a2:	430a      	orrs	r2, r1
 80047a4:	60da      	str	r2, [r3, #12]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80047a6:	681a      	ldr	r2, [r3, #0]
 80047a8:	430a      	orrs	r2, r1
 80047aa:	601a      	str	r2, [r3, #0]
				LL_TIM_EnableIT_UPDATE(TIM14); // ENABLE TIM14
				LL_TIM_EnableCounter(TIM14);   // ENABLE TIM14
				s_enum_please_nums = ENUM_PLEASE_NUM;
 80047ac:	4b0b      	ldr	r3, [pc, #44]	@ (80047dc <TIM16_IRQHandler+0x8c>)
 80047ae:	2203      	movs	r2, #3
 80047b0:	701a      	strb	r2, [r3, #0]
			}
			g_tail_status = CHAIN_TAIL_DEVICE;
 80047b2:	4b08      	ldr	r3, [pc, #32]	@ (80047d4 <TIM16_IRQHandler+0x84>)
 80047b4:	2201      	movs	r2, #1
 80047b6:	701a      	strb	r2, [r3, #0]
 80047b8:	e002      	b.n	80047c0 <TIM16_IRQHandler+0x70>
		} else {
			g_tail_status = CHAIN_NON_TAIL_DEVICE;
 80047ba:	4b06      	ldr	r3, [pc, #24]	@ (80047d4 <TIM16_IRQHandler+0x84>)
 80047bc:	2200      	movs	r2, #0
 80047be:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END TIM16_IRQn 0 */
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 80047c0:	bd70      	pop	{r4, r5, r6, pc}
 80047c2:	46c0      	nop			@ (mov r8, r8)
 80047c4:	40014400 	.word	0x40014400
 80047c8:	200000c8 	.word	0x200000c8
 80047cc:	20000dfc 	.word	0x20000dfc
 80047d0:	20000e00 	.word	0x20000e00
 80047d4:	200000c3 	.word	0x200000c3
 80047d8:	40002000 	.word	0x40002000
 80047dc:	200000dd 	.word	0x200000dd

080047e0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 80047e0:	b570      	push	{r4, r5, r6, lr}
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 80047e2:	4b3a      	ldr	r3, [pc, #232]	@ (80048cc <USART1_IRQHandler+0xec>)
 80047e4:	69db      	ldr	r3, [r3, #28]
 80047e6:	06db      	lsls	r3, r3, #27
 80047e8:	d533      	bpl.n	8004852 <USART1_IRQHandler+0x72>
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_IDLE(const USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 80047ea:	4b38      	ldr	r3, [pc, #224]	@ (80048cc <USART1_IRQHandler+0xec>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	06db      	lsls	r3, r3, #27
 80047f0:	d52f      	bpl.n	8004852 <USART1_IRQHandler+0x72>
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 80047f2:	4936      	ldr	r1, [pc, #216]	@ (80048cc <USART1_IRQHandler+0xec>)
 80047f4:	2310      	movs	r3, #16
 80047f6:	620b      	str	r3, [r1, #32]
 80047f8:	4b35      	ldr	r3, [pc, #212]	@ (80048d0 <USART1_IRQHandler+0xf0>)
 80047fa:	681a      	ldr	r2, [r3, #0]
 80047fc:	2001      	movs	r0, #1
 80047fe:	4382      	bics	r2, r0
 8004800:	601a      	str	r2, [r3, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 8004802:	685a      	ldr	r2, [r3, #4]
 8004804:	0412      	lsls	r2, r2, #16
 8004806:	0c12      	lsrs	r2, r2, #16
	if (LL_USART_IsActiveFlag_IDLE(USART1)
			&& LL_USART_IsEnabledIT_IDLE(USART1)) {
		// 
		LL_USART_ClearFlag_IDLE(USART1);
		LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_1);
		s_len = BUFFER_SIZE - LL_DMA_GetDataLength(DMA1, LL_DMA_CHANNEL_1);
 8004808:	4252      	negs	r2, r2
 800480a:	4c32      	ldr	r4, [pc, #200]	@ (80048d4 <USART1_IRQHandler+0xf4>)
 800480c:	7022      	strb	r2, [r4, #0]
		// DMA
		g_uart_in_tx_status = 1 - g_uart_in_tx_status;
 800480e:	4d32      	ldr	r5, [pc, #200]	@ (80048d8 <USART1_IRQHandler+0xf8>)
 8004810:	782e      	ldrb	r6, [r5, #0]
 8004812:	2201      	movs	r2, #1
 8004814:	1b92      	subs	r2, r2, r6
 8004816:	b2d2      	uxtb	r2, r2
 8004818:	702a      	strb	r2, [r5, #0]
		LL_DMA_SetMemoryAddress(DMA1, LL_DMA_CHANNEL_1,
				(uint32_t) g_uart_in_rx_buf[g_uart_in_tx_status]);
 800481a:	782a      	ldrb	r2, [r5, #0]
 800481c:	0252      	lsls	r2, r2, #9
 800481e:	4d2f      	ldr	r5, [pc, #188]	@ (80048dc <USART1_IRQHandler+0xfc>)
 8004820:	1952      	adds	r2, r2, r5
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 8004822:	60da      	str	r2, [r3, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 8004824:	685a      	ldr	r2, [r3, #4]
 8004826:	0c12      	lsrs	r2, r2, #16
 8004828:	0412      	lsls	r2, r2, #16
 800482a:	2580      	movs	r5, #128	@ 0x80
 800482c:	00ad      	lsls	r5, r5, #2
 800482e:	432a      	orrs	r2, r5
 8004830:	605a      	str	r2, [r3, #4]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 8004832:	681a      	ldr	r2, [r3, #0]
 8004834:	4302      	orrs	r2, r0
 8004836:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004838:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800483c:	f380 8810 	msr	PRIMASK, r0
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
{
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8004840:	688b      	ldr	r3, [r1, #8]
 8004842:	303f      	adds	r0, #63	@ 0x3f
 8004844:	4303      	orrs	r3, r0
 8004846:	608b      	str	r3, [r1, #8]
 8004848:	f382 8810 	msr	PRIMASK, r2
		LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_1, BUFFER_SIZE);
		LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_1);
		LL_USART_EnableDMAReq_RX(USART1);
		if (s_len > 0) {
 800484c:	7821      	ldrb	r1, [r4, #0]
 800484e:	2900      	cmp	r1, #0
 8004850:	d100      	bne.n	8004854 <USART1_IRQHandler+0x74>
	}
  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004852:	bd70      	pop	{r4, r5, r6, pc}
					(uint8_t*) g_uart_in_rx_buf[1 - g_uart_in_tx_status], s_len);
 8004854:	4b20      	ldr	r3, [pc, #128]	@ (80048d8 <USART1_IRQHandler+0xf8>)
 8004856:	781b      	ldrb	r3, [r3, #0]
 8004858:	383f      	subs	r0, #63	@ 0x3f
 800485a:	1ac0      	subs	r0, r0, r3
 800485c:	0240      	lsls	r0, r0, #9
 800485e:	4b1f      	ldr	r3, [pc, #124]	@ (80048dc <USART1_IRQHandler+0xfc>)
 8004860:	18c0      	adds	r0, r0, r3
			s_data_pack_type = uart_in_data_pack_type(
 8004862:	f7ff fec9 	bl	80045f8 <uart_in_data_pack_type>
 8004866:	4a1e      	ldr	r2, [pc, #120]	@ (80048e0 <USART1_IRQHandler+0x100>)
 8004868:	7010      	strb	r0, [r2, #0]
			switch (s_data_pack_type) {
 800486a:	2804      	cmp	r0, #4
 800486c:	d021      	beq.n	80048b2 <USART1_IRQHandler+0xd2>
 800486e:	d80f      	bhi.n	8004890 <USART1_IRQHandler+0xb0>
 8004870:	2801      	cmp	r0, #1
 8004872:	d01b      	beq.n	80048ac <USART1_IRQHandler+0xcc>
 8004874:	2802      	cmp	r0, #2
 8004876:	d1ec      	bne.n	8004852 <USART1_IRQHandler+0x72>
				chain_enum_handle((uint8_t*) g_uart_in_rx_buf[1 - g_uart_in_tx_status],
 8004878:	4b17      	ldr	r3, [pc, #92]	@ (80048d8 <USART1_IRQHandler+0xf8>)
 800487a:	781b      	ldrb	r3, [r3, #0]
 800487c:	2001      	movs	r0, #1
 800487e:	1ac0      	subs	r0, r0, r3
 8004880:	0240      	lsls	r0, r0, #9
 8004882:	4b16      	ldr	r3, [pc, #88]	@ (80048dc <USART1_IRQHandler+0xfc>)
 8004884:	18c0      	adds	r0, r0, r3
 8004886:	4b13      	ldr	r3, [pc, #76]	@ (80048d4 <USART1_IRQHandler+0xf4>)
 8004888:	7819      	ldrb	r1, [r3, #0]
 800488a:	f7ff f9ed 	bl	8003c68 <chain_enum_handle>
				break;
 800488e:	e7e0      	b.n	8004852 <USART1_IRQHandler+0x72>
			switch (s_data_pack_type) {
 8004890:	2805      	cmp	r0, #5
 8004892:	d1de      	bne.n	8004852 <USART1_IRQHandler+0x72>
						(uint8_t*) g_uart_in_rx_buf[1 - g_uart_in_tx_status], s_len);
 8004894:	4b10      	ldr	r3, [pc, #64]	@ (80048d8 <USART1_IRQHandler+0xf8>)
 8004896:	781b      	ldrb	r3, [r3, #0]
 8004898:	2001      	movs	r0, #1
 800489a:	1ac0      	subs	r0, r0, r3
 800489c:	0240      	lsls	r0, r0, #9
 800489e:	4b0f      	ldr	r3, [pc, #60]	@ (80048dc <USART1_IRQHandler+0xfc>)
 80048a0:	18c0      	adds	r0, r0, r3
				chain_deal_data_packet_handle(
 80048a2:	4b0c      	ldr	r3, [pc, #48]	@ (80048d4 <USART1_IRQHandler+0xf4>)
 80048a4:	7819      	ldrb	r1, [r3, #0]
 80048a6:	f7ff fa13 	bl	8003cd0 <chain_deal_data_packet_handle>
}
 80048aa:	e7d2      	b.n	8004852 <USART1_IRQHandler+0x72>
				chain_heartbeat_in_receive_handle();
 80048ac:	f7ff f9f8 	bl	8003ca0 <chain_heartbeat_in_receive_handle>
				break;
 80048b0:	e7cf      	b.n	8004852 <USART1_IRQHandler+0x72>
						(uint8_t*) g_uart_in_rx_buf[1 - g_uart_in_tx_status], s_len);
 80048b2:	4b09      	ldr	r3, [pc, #36]	@ (80048d8 <USART1_IRQHandler+0xf8>)
 80048b4:	781b      	ldrb	r3, [r3, #0]
 80048b6:	2001      	movs	r0, #1
 80048b8:	1ac0      	subs	r0, r0, r3
 80048ba:	0240      	lsls	r0, r0, #9
 80048bc:	4b07      	ldr	r3, [pc, #28]	@ (80048dc <USART1_IRQHandler+0xfc>)
 80048be:	18c0      	adds	r0, r0, r3
				chain_out_relay_handle(
 80048c0:	4b04      	ldr	r3, [pc, #16]	@ (80048d4 <USART1_IRQHandler+0xf4>)
 80048c2:	7819      	ldrb	r1, [r3, #0]
 80048c4:	f7ff fa2c 	bl	8003d20 <chain_out_relay_handle>
				break;
 80048c8:	e7c3      	b.n	8004852 <USART1_IRQHandler+0x72>
 80048ca:	46c0      	nop			@ (mov r8, r8)
 80048cc:	40013800 	.word	0x40013800
 80048d0:	40020008 	.word	0x40020008
 80048d4:	20000e04 	.word	0x20000e04
 80048d8:	200005f9 	.word	0x200005f9
 80048dc:	200009fc 	.word	0x200009fc
 80048e0:	20000e03 	.word	0x20000e03

080048e4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80048e4:	b570      	push	{r4, r5, r6, lr}
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 80048e6:	4b3a      	ldr	r3, [pc, #232]	@ (80049d0 <USART2_IRQHandler+0xec>)
 80048e8:	69db      	ldr	r3, [r3, #28]
 80048ea:	06db      	lsls	r3, r3, #27
 80048ec:	d533      	bpl.n	8004956 <USART2_IRQHandler+0x72>
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 80048ee:	4b38      	ldr	r3, [pc, #224]	@ (80049d0 <USART2_IRQHandler+0xec>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	06db      	lsls	r3, r3, #27
 80048f4:	d52f      	bpl.n	8004956 <USART2_IRQHandler+0x72>
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 80048f6:	4936      	ldr	r1, [pc, #216]	@ (80049d0 <USART2_IRQHandler+0xec>)
 80048f8:	2310      	movs	r3, #16
 80048fa:	620b      	str	r3, [r1, #32]
  CLEAR_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 80048fc:	4b35      	ldr	r3, [pc, #212]	@ (80049d4 <USART2_IRQHandler+0xf0>)
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	2001      	movs	r0, #1
 8004902:	4382      	bics	r2, r0
 8004904:	601a      	str	r2, [r3, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 8004906:	685a      	ldr	r2, [r3, #4]
 8004908:	0412      	lsls	r2, r2, #16
 800490a:	0c12      	lsrs	r2, r2, #16
	if (LL_USART_IsActiveFlag_IDLE(USART2)
			&& LL_USART_IsEnabledIT_IDLE(USART2)) {
		// 
		LL_USART_ClearFlag_IDLE(USART2);
		LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_3);
		s_len = BUFFER_SIZE - LL_DMA_GetDataLength(DMA1, LL_DMA_CHANNEL_3);
 800490c:	4252      	negs	r2, r2
 800490e:	4c32      	ldr	r4, [pc, #200]	@ (80049d8 <USART2_IRQHandler+0xf4>)
 8004910:	7022      	strb	r2, [r4, #0]

		// DMA
		g_uart_out_tx_status = 1 - g_uart_out_tx_status;
 8004912:	4d32      	ldr	r5, [pc, #200]	@ (80049dc <USART2_IRQHandler+0xf8>)
 8004914:	782e      	ldrb	r6, [r5, #0]
 8004916:	2201      	movs	r2, #1
 8004918:	1b92      	subs	r2, r2, r6
 800491a:	b2d2      	uxtb	r2, r2
 800491c:	702a      	strb	r2, [r5, #0]
		LL_DMA_SetMemoryAddress(DMA1, LL_DMA_CHANNEL_3,
				(uint32_t) g_uart_out_rx_buf[g_uart_out_tx_status]);
 800491e:	782a      	ldrb	r2, [r5, #0]
 8004920:	0252      	lsls	r2, r2, #9
 8004922:	4d2f      	ldr	r5, [pc, #188]	@ (80049e0 <USART2_IRQHandler+0xfc>)
 8004924:	1952      	adds	r2, r2, r5
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 8004926:	60da      	str	r2, [r3, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 8004928:	685a      	ldr	r2, [r3, #4]
 800492a:	0c12      	lsrs	r2, r2, #16
 800492c:	0412      	lsls	r2, r2, #16
 800492e:	2580      	movs	r5, #128	@ 0x80
 8004930:	00ad      	lsls	r5, r5, #2
 8004932:	432a      	orrs	r2, r5
 8004934:	605a      	str	r2, [r3, #4]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	4302      	orrs	r2, r0
 800493a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800493c:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004940:	f380 8810 	msr	PRIMASK, r0
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8004944:	688b      	ldr	r3, [r1, #8]
 8004946:	303f      	adds	r0, #63	@ 0x3f
 8004948:	4303      	orrs	r3, r0
 800494a:	608b      	str	r3, [r1, #8]
 800494c:	f382 8810 	msr	PRIMASK, r2
		LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_3, BUFFER_SIZE);
		LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_3);
		LL_USART_EnableDMAReq_RX(USART2);
		if (s_len > 0) {
 8004950:	7821      	ldrb	r1, [r4, #0]
 8004952:	2900      	cmp	r1, #0
 8004954:	d100      	bne.n	8004958 <USART2_IRQHandler+0x74>
	}
  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004956:	bd70      	pop	{r4, r5, r6, pc}
					(uint8_t*) g_uart_out_rx_buf[1 - g_uart_out_tx_status], s_len);
 8004958:	4b20      	ldr	r3, [pc, #128]	@ (80049dc <USART2_IRQHandler+0xf8>)
 800495a:	781b      	ldrb	r3, [r3, #0]
 800495c:	383f      	subs	r0, #63	@ 0x3f
 800495e:	1ac0      	subs	r0, r0, r3
 8004960:	0240      	lsls	r0, r0, #9
 8004962:	4b1f      	ldr	r3, [pc, #124]	@ (80049e0 <USART2_IRQHandler+0xfc>)
 8004964:	18c0      	adds	r0, r0, r3
			s_data_pack_type = uart_out_data_pack_type(
 8004966:	f7ff fe5d 	bl	8004624 <uart_out_data_pack_type>
 800496a:	4a1e      	ldr	r2, [pc, #120]	@ (80049e4 <USART2_IRQHandler+0x100>)
 800496c:	7010      	strb	r0, [r2, #0]
			switch (s_data_pack_type) {
 800496e:	2804      	cmp	r0, #4
 8004970:	d021      	beq.n	80049b6 <USART2_IRQHandler+0xd2>
 8004972:	d80f      	bhi.n	8004994 <USART2_IRQHandler+0xb0>
 8004974:	2801      	cmp	r0, #1
 8004976:	d01b      	beq.n	80049b0 <USART2_IRQHandler+0xcc>
 8004978:	2803      	cmp	r0, #3
 800497a:	d1ec      	bne.n	8004956 <USART2_IRQHandler+0x72>
						(uint8_t*) g_uart_out_rx_buf[1 - g_uart_out_tx_status], s_len);
 800497c:	4b17      	ldr	r3, [pc, #92]	@ (80049dc <USART2_IRQHandler+0xf8>)
 800497e:	781b      	ldrb	r3, [r3, #0]
 8004980:	2001      	movs	r0, #1
 8004982:	1ac0      	subs	r0, r0, r3
 8004984:	0240      	lsls	r0, r0, #9
 8004986:	4b16      	ldr	r3, [pc, #88]	@ (80049e0 <USART2_IRQHandler+0xfc>)
 8004988:	18c0      	adds	r0, r0, r3
				chain_enum_return_handle(
 800498a:	4b13      	ldr	r3, [pc, #76]	@ (80049d8 <USART2_IRQHandler+0xf4>)
 800498c:	7819      	ldrb	r1, [r3, #0]
 800498e:	f7ff f97f 	bl	8003c90 <chain_enum_return_handle>
				break;
 8004992:	e7e0      	b.n	8004956 <USART2_IRQHandler+0x72>
			switch (s_data_pack_type) {
 8004994:	2806      	cmp	r0, #6
 8004996:	d1de      	bne.n	8004956 <USART2_IRQHandler+0x72>
						(uint8_t*) g_uart_out_rx_buf[1 - g_uart_out_tx_status], s_len);
 8004998:	4b10      	ldr	r3, [pc, #64]	@ (80049dc <USART2_IRQHandler+0xf8>)
 800499a:	781b      	ldrb	r3, [r3, #0]
 800499c:	2001      	movs	r0, #1
 800499e:	1ac0      	subs	r0, r0, r3
 80049a0:	0240      	lsls	r0, r0, #9
 80049a2:	4b0f      	ldr	r3, [pc, #60]	@ (80049e0 <USART2_IRQHandler+0xfc>)
 80049a4:	18c0      	adds	r0, r0, r3
				chain_enum_please_handle(
 80049a6:	4b0c      	ldr	r3, [pc, #48]	@ (80049d8 <USART2_IRQHandler+0xf4>)
 80049a8:	7819      	ldrb	r1, [r3, #0]
 80049aa:	f7ff f975 	bl	8003c98 <chain_enum_please_handle>
				break;
 80049ae:	e7d2      	b.n	8004956 <USART2_IRQHandler+0x72>
				chain_heartbeat_out_receive_handle();
 80049b0:	f7ff f97e 	bl	8003cb0 <chain_heartbeat_out_receive_handle>
				break;
 80049b4:	e7cf      	b.n	8004956 <USART2_IRQHandler+0x72>
						(uint8_t*) g_uart_out_rx_buf[1 - g_uart_out_tx_status], s_len);
 80049b6:	4b09      	ldr	r3, [pc, #36]	@ (80049dc <USART2_IRQHandler+0xf8>)
 80049b8:	781b      	ldrb	r3, [r3, #0]
 80049ba:	2001      	movs	r0, #1
 80049bc:	1ac0      	subs	r0, r0, r3
 80049be:	0240      	lsls	r0, r0, #9
 80049c0:	4b07      	ldr	r3, [pc, #28]	@ (80049e0 <USART2_IRQHandler+0xfc>)
 80049c2:	18c0      	adds	r0, r0, r3
				chain_in_relay_handle(
 80049c4:	4b04      	ldr	r3, [pc, #16]	@ (80049d8 <USART2_IRQHandler+0xf4>)
 80049c6:	7819      	ldrb	r1, [r3, #0]
 80049c8:	f7ff f9b5 	bl	8003d36 <chain_in_relay_handle>
}
 80049cc:	e7c3      	b.n	8004956 <USART2_IRQHandler+0x72>
 80049ce:	46c0      	nop			@ (mov r8, r8)
 80049d0:	40004400 	.word	0x40004400
 80049d4:	40020030 	.word	0x40020030
 80049d8:	20000e04 	.word	0x20000e04
 80049dc:	200005f8 	.word	0x200005f8
 80049e0:	200005fc 	.word	0x200005fc
 80049e4:	20000e03 	.word	0x20000e03

080049e8 <SystemInit>:
{
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80049e8:	4770      	bx	lr
	...

080049ec <LL_TIM_OC_DisableFast>:
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80049ec:	2380      	movs	r3, #128	@ 0x80
 80049ee:	005b      	lsls	r3, r3, #1
 80049f0:	4299      	cmp	r1, r3
 80049f2:	d028      	beq.n	8004a46 <LL_TIM_OC_DisableFast+0x5a>
 80049f4:	d817      	bhi.n	8004a26 <LL_TIM_OC_DisableFast+0x3a>
 80049f6:	2910      	cmp	r1, #16
 80049f8:	d027      	beq.n	8004a4a <LL_TIM_OC_DisableFast+0x5e>
 80049fa:	d903      	bls.n	8004a04 <LL_TIM_OC_DisableFast+0x18>
 80049fc:	2940      	cmp	r1, #64	@ 0x40
 80049fe:	d12a      	bne.n	8004a56 <LL_TIM_OC_DisableFast+0x6a>
{
 8004a00:	2303      	movs	r3, #3
 8004a02:	e004      	b.n	8004a0e <LL_TIM_OC_DisableFast+0x22>
 8004a04:	2901      	cmp	r1, #1
 8004a06:	d022      	beq.n	8004a4e <LL_TIM_OC_DisableFast+0x62>
 8004a08:	2904      	cmp	r1, #4
 8004a0a:	d122      	bne.n	8004a52 <LL_TIM_OC_DisableFast+0x66>
 8004a0c:	3bff      	subs	r3, #255	@ 0xff
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8004a0e:	3018      	adds	r0, #24
 8004a10:	4a14      	ldr	r2, [pc, #80]	@ (8004a64 <LL_TIM_OC_DisableFast+0x78>)
 8004a12:	5cd2      	ldrb	r2, [r2, r3]
 8004a14:	1880      	adds	r0, r0, r2
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8004a16:	6802      	ldr	r2, [r0, #0]
 8004a18:	4913      	ldr	r1, [pc, #76]	@ (8004a68 <LL_TIM_OC_DisableFast+0x7c>)
 8004a1a:	5cc9      	ldrb	r1, [r1, r3]
 8004a1c:	2304      	movs	r3, #4
 8004a1e:	408b      	lsls	r3, r1
 8004a20:	439a      	bics	r2, r3
 8004a22:	6002      	str	r2, [r0, #0]
}
 8004a24:	4770      	bx	lr
 8004a26:	2380      	movs	r3, #128	@ 0x80
 8004a28:	015b      	lsls	r3, r3, #5
 8004a2a:	4299      	cmp	r1, r3
 8004a2c:	d015      	beq.n	8004a5a <LL_TIM_OC_DisableFast+0x6e>
 8004a2e:	2380      	movs	r3, #128	@ 0x80
 8004a30:	025b      	lsls	r3, r3, #9
 8004a32:	4299      	cmp	r1, r3
 8004a34:	d101      	bne.n	8004a3a <LL_TIM_OC_DisableFast+0x4e>
{
 8004a36:	2307      	movs	r3, #7
 8004a38:	e7e9      	b.n	8004a0e <LL_TIM_OC_DisableFast+0x22>
 8004a3a:	2380      	movs	r3, #128	@ 0x80
 8004a3c:	00db      	lsls	r3, r3, #3
 8004a3e:	4299      	cmp	r1, r3
 8004a40:	d10d      	bne.n	8004a5e <LL_TIM_OC_DisableFast+0x72>
 8004a42:	2305      	movs	r3, #5
 8004a44:	e7e3      	b.n	8004a0e <LL_TIM_OC_DisableFast+0x22>
 8004a46:	2304      	movs	r3, #4
 8004a48:	e7e1      	b.n	8004a0e <LL_TIM_OC_DisableFast+0x22>
 8004a4a:	2302      	movs	r3, #2
 8004a4c:	e7df      	b.n	8004a0e <LL_TIM_OC_DisableFast+0x22>
 8004a4e:	2300      	movs	r3, #0
 8004a50:	e7dd      	b.n	8004a0e <LL_TIM_OC_DisableFast+0x22>
 8004a52:	2308      	movs	r3, #8
 8004a54:	e7db      	b.n	8004a0e <LL_TIM_OC_DisableFast+0x22>
 8004a56:	2308      	movs	r3, #8
 8004a58:	e7d9      	b.n	8004a0e <LL_TIM_OC_DisableFast+0x22>
 8004a5a:	2306      	movs	r3, #6
 8004a5c:	e7d7      	b.n	8004a0e <LL_TIM_OC_DisableFast+0x22>
 8004a5e:	2308      	movs	r3, #8
 8004a60:	e7d5      	b.n	8004a0e <LL_TIM_OC_DisableFast+0x22>
 8004a62:	46c0      	nop			@ (mov r8, r8)
 8004a64:	08007358 	.word	0x08007358
 8004a68:	0800734c 	.word	0x0800734c

08004a6c <MX_TIM1_Init>:

/* USER CODE END 0 */

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8004a6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a6e:	46c6      	mov	lr, r8
 8004a70:	b500      	push	{lr}
 8004a72:	b0ac      	sub	sp, #176	@ 0xb0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8004a74:	2214      	movs	r2, #20
 8004a76:	2100      	movs	r1, #0
 8004a78:	a827      	add	r0, sp, #156	@ 0x9c
 8004a7a:	f002 fbd3 	bl	8007224 <memset>
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8004a7e:	2220      	movs	r2, #32
 8004a80:	2100      	movs	r1, #0
 8004a82:	a81f      	add	r0, sp, #124	@ 0x7c
 8004a84:	f002 fbce 	bl	8007224 <memset>
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 8004a88:	2230      	movs	r2, #48	@ 0x30
 8004a8a:	2100      	movs	r1, #0
 8004a8c:	a813      	add	r0, sp, #76	@ 0x4c
 8004a8e:	f002 fbc9 	bl	8007224 <memset>

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004a92:	2228      	movs	r2, #40	@ 0x28
 8004a94:	2100      	movs	r1, #0
 8004a96:	a809      	add	r0, sp, #36	@ 0x24
 8004a98:	f002 fbc4 	bl	8007224 <memset>

  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8004a9c:	2380      	movs	r3, #128	@ 0x80
 8004a9e:	039b      	lsls	r3, r3, #14
 8004aa0:	9309      	str	r3, [sp, #36]	@ 0x24
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PCLK1;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004aa2:	a809      	add	r0, sp, #36	@ 0x24
 8004aa4:	f001 fec2 	bl	800682c <HAL_RCCEx_PeriphCLKConfig>
 8004aa8:	2800      	cmp	r0, #0
 8004aaa:	d000      	beq.n	8004aae <MX_TIM1_Init+0x42>
 8004aac:	e0a3      	b.n	8004bf6 <MX_TIM1_Init+0x18a>
  {
    Error_Handler();
  }

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004aae:	2218      	movs	r2, #24
 8004ab0:	2100      	movs	r1, #0
 8004ab2:	a803      	add	r0, sp, #12
 8004ab4:	f002 fbb6 	bl	8007224 <memset>
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APBENR2, Periphs);
 8004ab8:	4e50      	ldr	r6, [pc, #320]	@ (8004bfc <MX_TIM1_Init+0x190>)
 8004aba:	6c33      	ldr	r3, [r6, #64]	@ 0x40
 8004abc:	2280      	movs	r2, #128	@ 0x80
 8004abe:	0112      	lsls	r2, r2, #4
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	6433      	str	r3, [r6, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 8004ac4:	6c33      	ldr	r3, [r6, #64]	@ 0x40
 8004ac6:	4013      	ands	r3, r2
 8004ac8:	9302      	str	r3, [sp, #8]
  (void)tmpreg;
 8004aca:	9b02      	ldr	r3, [sp, #8]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 8004acc:	4a4c      	ldr	r2, [pc, #304]	@ (8004c00 <MX_TIM1_Init+0x194>)
 8004ace:	6813      	ldr	r3, [r2, #0]
 8004ad0:	213f      	movs	r1, #63	@ 0x3f
 8004ad2:	438b      	bics	r3, r1
 8004ad4:	392b      	subs	r1, #43	@ 0x2b
 8004ad6:	430b      	orrs	r3, r1
 8004ad8:	6013      	str	r3, [r2, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 8004ada:	4b4a      	ldr	r3, [pc, #296]	@ (8004c04 <MX_TIM1_Init+0x198>)
 8004adc:	681a      	ldr	r2, [r3, #0]
 8004ade:	494a      	ldr	r1, [pc, #296]	@ (8004c08 <MX_TIM1_Init+0x19c>)
 8004ae0:	400a      	ands	r2, r1
 8004ae2:	2110      	movs	r1, #16
 8004ae4:	430a      	orrs	r2, r1
 8004ae6:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PL,
 8004ae8:	681a      	ldr	r2, [r3, #0]
 8004aea:	4948      	ldr	r1, [pc, #288]	@ (8004c0c <MX_TIM1_Init+0x1a0>)
 8004aec:	400a      	ands	r2, r1
 8004aee:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_CIRC,
 8004af0:	681a      	ldr	r2, [r3, #0]
 8004af2:	2120      	movs	r1, #32
 8004af4:	438a      	bics	r2, r1
 8004af6:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PINC,
 8004af8:	681a      	ldr	r2, [r3, #0]
 8004afa:	3120      	adds	r1, #32
 8004afc:	438a      	bics	r2, r1
 8004afe:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MINC,
 8004b00:	681a      	ldr	r2, [r3, #0]
 8004b02:	2780      	movs	r7, #128	@ 0x80
 8004b04:	43ba      	bics	r2, r7
 8004b06:	433a      	orrs	r2, r7
 8004b08:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PSIZE,
 8004b0a:	681a      	ldr	r2, [r3, #0]
 8004b0c:	4940      	ldr	r1, [pc, #256]	@ (8004c10 <MX_TIM1_Init+0x1a4>)
 8004b0e:	400a      	ands	r2, r1
 8004b10:	2180      	movs	r1, #128	@ 0x80
 8004b12:	0049      	lsls	r1, r1, #1
 8004b14:	4688      	mov	r8, r1
 8004b16:	430a      	orrs	r2, r1
 8004b18:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MSIZE,
 8004b1a:	681a      	ldr	r2, [r3, #0]
 8004b1c:	493d      	ldr	r1, [pc, #244]	@ (8004c14 <MX_TIM1_Init+0x1a8>)
 8004b1e:	400a      	ands	r2, r1
 8004b20:	601a      	str	r2, [r3, #0]
  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_5, LL_DMA_MDATAALIGN_BYTE);

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8004b22:	a927      	add	r1, sp, #156	@ 0x9c
 8004b24:	2400      	movs	r4, #0
 8004b26:	800c      	strh	r4, [r1, #0]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004b28:	604c      	str	r4, [r1, #4]
  TIM_InitStruct.Autoreload = 79;
 8004b2a:	234f      	movs	r3, #79	@ 0x4f
 8004b2c:	608b      	str	r3, [r1, #8]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8004b2e:	60cc      	str	r4, [r1, #12]
  TIM_InitStruct.RepetitionCounter = 0;
 8004b30:	610c      	str	r4, [r1, #16]
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 8004b32:	4d39      	ldr	r5, [pc, #228]	@ (8004c18 <MX_TIM1_Init+0x1ac>)
 8004b34:	0028      	movs	r0, r5
 8004b36:	f002 f9f9 	bl	8006f2c <LL_TIM_Init>
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8004b3a:	682b      	ldr	r3, [r5, #0]
 8004b3c:	43bb      	bics	r3, r7
 8004b3e:	602b      	str	r3, [r5, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8004b40:	68ab      	ldr	r3, [r5, #8]
 8004b42:	4a36      	ldr	r2, [pc, #216]	@ (8004c1c <MX_TIM1_Init+0x1b0>)
 8004b44:	4013      	ands	r3, r2
 8004b46:	60ab      	str	r3, [r5, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8004b48:	4a35      	ldr	r2, [pc, #212]	@ (8004c20 <MX_TIM1_Init+0x1b4>)
 8004b4a:	6813      	ldr	r3, [r2, #0]
 8004b4c:	2108      	movs	r1, #8
 8004b4e:	430b      	orrs	r3, r1
 8004b50:	6013      	str	r3, [r2, #0]
  LL_TIM_DisableARRPreload(TIM1);
  LL_TIM_SetClockSource(TIM1, LL_TIM_CLOCKSOURCE_INTERNAL);
  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH1);
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8004b52:	2360      	movs	r3, #96	@ 0x60
 8004b54:	931f      	str	r3, [sp, #124]	@ 0x7c
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8004b56:	9420      	str	r4, [sp, #128]	@ 0x80
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8004b58:	9421      	str	r4, [sp, #132]	@ 0x84
  TIM_OC_InitStruct.CompareValue = 0;
 8004b5a:	9422      	str	r4, [sp, #136]	@ 0x88
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8004b5c:	9423      	str	r4, [sp, #140]	@ 0x8c
  TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;
 8004b5e:	9424      	str	r4, [sp, #144]	@ 0x90
  TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 8004b60:	9425      	str	r4, [sp, #148]	@ 0x94
  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 8004b62:	9426      	str	r4, [sp, #152]	@ 0x98
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8004b64:	aa1f      	add	r2, sp, #124	@ 0x7c
 8004b66:	3907      	subs	r1, #7
 8004b68:	0028      	movs	r0, r5
 8004b6a:	f002 fa27 	bl	8006fbc <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH1);
 8004b6e:	2101      	movs	r1, #1
 8004b70:	0028      	movs	r0, r5
 8004b72:	f7ff ff3b 	bl	80049ec <LL_TIM_OC_DisableFast>
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8004b76:	686b      	ldr	r3, [r5, #4]
 8004b78:	2270      	movs	r2, #112	@ 0x70
 8004b7a:	4393      	bics	r3, r2
 8004b7c:	606b      	str	r3, [r5, #4]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS2, ADCSynchronization);
 8004b7e:	686b      	ldr	r3, [r5, #4]
 8004b80:	4a28      	ldr	r2, [pc, #160]	@ (8004c24 <MX_TIM1_Init+0x1b8>)
 8004b82:	4013      	ands	r3, r2
 8004b84:	606b      	str	r3, [r5, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8004b86:	68ab      	ldr	r3, [r5, #8]
 8004b88:	43bb      	bics	r3, r7
 8004b8a:	60ab      	str	r3, [r5, #8]
  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_RESET);
  LL_TIM_SetTriggerOutput2(TIM1, LL_TIM_TRGO2_RESET);
  LL_TIM_DisableMasterSlaveMode(TIM1);
  TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
 8004b8c:	9413      	str	r4, [sp, #76]	@ 0x4c
  TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_DISABLE;
 8004b8e:	9414      	str	r4, [sp, #80]	@ 0x50
  TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 8004b90:	9415      	str	r4, [sp, #84]	@ 0x54
  TIM_BDTRInitStruct.DeadTime = 0;
 8004b92:	2300      	movs	r3, #0
 8004b94:	466a      	mov	r2, sp
 8004b96:	2158      	movs	r1, #88	@ 0x58
 8004b98:	1852      	adds	r2, r2, r1
 8004b9a:	7013      	strb	r3, [r2, #0]
  TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 8004b9c:	466b      	mov	r3, sp
 8004b9e:	225a      	movs	r2, #90	@ 0x5a
 8004ba0:	189b      	adds	r3, r3, r2
 8004ba2:	801c      	strh	r4, [r3, #0]
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 8004ba4:	2380      	movs	r3, #128	@ 0x80
 8004ba6:	019b      	lsls	r3, r3, #6
 8004ba8:	9317      	str	r3, [sp, #92]	@ 0x5c
  TIM_BDTRInitStruct.BreakFilter = LL_TIM_BREAK_FILTER_FDIV1;
 8004baa:	9418      	str	r4, [sp, #96]	@ 0x60
  TIM_BDTRInitStruct.BreakAFMode = LL_TIM_BREAK_AFMODE_INPUT;
 8004bac:	9419      	str	r4, [sp, #100]	@ 0x64
  TIM_BDTRInitStruct.Break2State = LL_TIM_BREAK2_DISABLE;
 8004bae:	941a      	str	r4, [sp, #104]	@ 0x68
  TIM_BDTRInitStruct.Break2Polarity = LL_TIM_BREAK2_POLARITY_HIGH;
 8004bb0:	2380      	movs	r3, #128	@ 0x80
 8004bb2:	049b      	lsls	r3, r3, #18
 8004bb4:	931b      	str	r3, [sp, #108]	@ 0x6c
  TIM_BDTRInitStruct.Break2Filter = LL_TIM_BREAK2_FILTER_FDIV1;
 8004bb6:	941c      	str	r4, [sp, #112]	@ 0x70
  TIM_BDTRInitStruct.Break2AFMode = LL_TIM_BREAK_AFMODE_INPUT;
 8004bb8:	941d      	str	r4, [sp, #116]	@ 0x74
  TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 8004bba:	941e      	str	r4, [sp, #120]	@ 0x78
  LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
 8004bbc:	a913      	add	r1, sp, #76	@ 0x4c
 8004bbe:	0028      	movs	r0, r5
 8004bc0:	f002 fa2a 	bl	8007018 <LL_TIM_BDTR_Init>
  * @retval None
  */
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 8004bc4:	6b72      	ldr	r2, [r6, #52]	@ 0x34
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	431a      	orrs	r2, r3
 8004bca:	6372      	str	r2, [r6, #52]	@ 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8004bcc:	6b72      	ldr	r2, [r6, #52]	@ 0x34
 8004bce:	4013      	ands	r3, r2
 8004bd0:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8004bd2:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE END TIM1_Init 2 */
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8004bd4:	4643      	mov	r3, r8
 8004bd6:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004bd8:	3bfe      	subs	r3, #254	@ 0xfe
 8004bda:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8004bdc:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004bde:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004be0:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8004be2:	9308      	str	r3, [sp, #32]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004be4:	20a0      	movs	r0, #160	@ 0xa0
 8004be6:	a903      	add	r1, sp, #12
 8004be8:	05c0      	lsls	r0, r0, #23
 8004bea:	f001 ff19 	bl	8006a20 <LL_GPIO_Init>

}
 8004bee:	b02c      	add	sp, #176	@ 0xb0
 8004bf0:	bc80      	pop	{r7}
 8004bf2:	46b8      	mov	r8, r7
 8004bf4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    Error_Handler();
 8004bf6:	f7ff fc21 	bl	800443c <Error_Handler>
 8004bfa:	e758      	b.n	8004aae <MX_TIM1_Init+0x42>
 8004bfc:	40021000 	.word	0x40021000
 8004c00:	40020810 	.word	0x40020810
 8004c04:	40020058 	.word	0x40020058
 8004c08:	ffffbfef 	.word	0xffffbfef
 8004c0c:	ffffcfff 	.word	0xffffcfff
 8004c10:	fffffcff 	.word	0xfffffcff
 8004c14:	fffff3ff 	.word	0xfffff3ff
 8004c18:	40012c00 	.word	0x40012c00
 8004c1c:	fffebff8 	.word	0xfffebff8
 8004c20:	40012c18 	.word	0x40012c18
 8004c24:	ff0fffff 	.word	0xff0fffff

08004c28 <MX_TIM14_Init>:
/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8004c28:	b530      	push	{r4, r5, lr}
 8004c2a:	b087      	sub	sp, #28

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8004c2c:	ac01      	add	r4, sp, #4
 8004c2e:	2214      	movs	r2, #20
 8004c30:	2100      	movs	r1, #0
 8004c32:	0020      	movs	r0, r4
 8004c34:	f002 faf6 	bl	8007224 <memset>
  SET_BIT(RCC->APBENR2, Periphs);
 8004c38:	4b14      	ldr	r3, [pc, #80]	@ (8004c8c <MX_TIM14_Init+0x64>)
 8004c3a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004c3c:	2180      	movs	r1, #128	@ 0x80
 8004c3e:	0209      	lsls	r1, r1, #8
 8004c40:	430a      	orrs	r2, r1
 8004c42:	641a      	str	r2, [r3, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 8004c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c46:	400b      	ands	r3, r1
 8004c48:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8004c4a:	9b00      	ldr	r3, [sp, #0]
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004c4c:	4a10      	ldr	r2, [pc, #64]	@ (8004c90 <MX_TIM14_Init+0x68>)
 8004c4e:	20c4      	movs	r0, #196	@ 0xc4
 8004c50:	0080      	lsls	r0, r0, #2
 8004c52:	5813      	ldr	r3, [r2, r0]
 8004c54:	021b      	lsls	r3, r3, #8
 8004c56:	0a1b      	lsrs	r3, r3, #8
 8004c58:	2180      	movs	r1, #128	@ 0x80
 8004c5a:	05c9      	lsls	r1, r1, #23
 8004c5c:	430b      	orrs	r3, r1
 8004c5e:	5013      	str	r3, [r2, r0]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004c60:	2380      	movs	r3, #128	@ 0x80
 8004c62:	031b      	lsls	r3, r3, #12
 8004c64:	6013      	str	r3, [r2, #0]
  NVIC_EnableIRQ(TIM14_IRQn);

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  TIM_InitStruct.Prescaler = 6399;
 8004c66:	4b0b      	ldr	r3, [pc, #44]	@ (8004c94 <MX_TIM14_Init+0x6c>)
 8004c68:	8023      	strh	r3, [r4, #0]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	6063      	str	r3, [r4, #4]
  TIM_InitStruct.Autoreload = 1699;
 8004c6e:	4a0a      	ldr	r2, [pc, #40]	@ (8004c98 <MX_TIM14_Init+0x70>)
 8004c70:	60a2      	str	r2, [r4, #8]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8004c72:	60e3      	str	r3, [r4, #12]
  LL_TIM_Init(TIM14, &TIM_InitStruct);
 8004c74:	4d09      	ldr	r5, [pc, #36]	@ (8004c9c <MX_TIM14_Init+0x74>)
 8004c76:	0021      	movs	r1, r4
 8004c78:	0028      	movs	r0, r5
 8004c7a:	f002 f957 	bl	8006f2c <LL_TIM_Init>
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8004c7e:	682b      	ldr	r3, [r5, #0]
 8004c80:	2280      	movs	r2, #128	@ 0x80
 8004c82:	4313      	orrs	r3, r2
 8004c84:	602b      	str	r3, [r5, #0]
  LL_TIM_EnableARRPreload(TIM14);
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8004c86:	b007      	add	sp, #28
 8004c88:	bd30      	pop	{r4, r5, pc}
 8004c8a:	46c0      	nop			@ (mov r8, r8)
 8004c8c:	40021000 	.word	0x40021000
 8004c90:	e000e100 	.word	0xe000e100
 8004c94:	000018ff 	.word	0x000018ff
 8004c98:	000006a3 	.word	0x000006a3
 8004c9c:	40002000 	.word	0x40002000

08004ca0 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8004ca0:	b530      	push	{r4, r5, lr}
 8004ca2:	b087      	sub	sp, #28

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8004ca4:	ac01      	add	r4, sp, #4
 8004ca6:	2214      	movs	r2, #20
 8004ca8:	2100      	movs	r1, #0
 8004caa:	0020      	movs	r0, r4
 8004cac:	f002 faba 	bl	8007224 <memset>
  SET_BIT(RCC->APBENR2, Periphs);
 8004cb0:	4b14      	ldr	r3, [pc, #80]	@ (8004d04 <MX_TIM16_Init+0x64>)
 8004cb2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004cb4:	2180      	movs	r1, #128	@ 0x80
 8004cb6:	0289      	lsls	r1, r1, #10
 8004cb8:	430a      	orrs	r2, r1
 8004cba:	641a      	str	r2, [r3, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 8004cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cbe:	400b      	ands	r3, r1
 8004cc0:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8004cc2:	9b00      	ldr	r3, [sp, #0]
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004cc4:	4b10      	ldr	r3, [pc, #64]	@ (8004d08 <MX_TIM16_Init+0x68>)
 8004cc6:	20c5      	movs	r0, #197	@ 0xc5
 8004cc8:	0080      	lsls	r0, r0, #2
 8004cca:	5819      	ldr	r1, [r3, r0]
 8004ccc:	4a0f      	ldr	r2, [pc, #60]	@ (8004d0c <MX_TIM16_Init+0x6c>)
 8004cce:	4011      	ands	r1, r2
 8004cd0:	2280      	movs	r2, #128	@ 0x80
 8004cd2:	01d2      	lsls	r2, r2, #7
 8004cd4:	430a      	orrs	r2, r1
 8004cd6:	501a      	str	r2, [r3, r0]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004cd8:	2280      	movs	r2, #128	@ 0x80
 8004cda:	0392      	lsls	r2, r2, #14
 8004cdc:	601a      	str	r2, [r3, #0]
  NVIC_EnableIRQ(TIM16_IRQn);

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  TIM_InitStruct.Prescaler = 6399;
 8004cde:	4b0c      	ldr	r3, [pc, #48]	@ (8004d10 <MX_TIM16_Init+0x70>)
 8004ce0:	8023      	strh	r3, [r4, #0]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	6063      	str	r3, [r4, #4]
  TIM_InitStruct.Autoreload = 9999;
 8004ce6:	4a0b      	ldr	r2, [pc, #44]	@ (8004d14 <MX_TIM16_Init+0x74>)
 8004ce8:	60a2      	str	r2, [r4, #8]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8004cea:	60e3      	str	r3, [r4, #12]
  TIM_InitStruct.RepetitionCounter = 0;
 8004cec:	6123      	str	r3, [r4, #16]
  LL_TIM_Init(TIM16, &TIM_InitStruct);
 8004cee:	4d0a      	ldr	r5, [pc, #40]	@ (8004d18 <MX_TIM16_Init+0x78>)
 8004cf0:	0021      	movs	r1, r4
 8004cf2:	0028      	movs	r0, r5
 8004cf4:	f002 f91a 	bl	8006f2c <LL_TIM_Init>
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8004cf8:	682b      	ldr	r3, [r5, #0]
 8004cfa:	2280      	movs	r2, #128	@ 0x80
 8004cfc:	4393      	bics	r3, r2
 8004cfe:	602b      	str	r3, [r5, #0]
  LL_TIM_DisableARRPreload(TIM16);
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8004d00:	b007      	add	sp, #28
 8004d02:	bd30      	pop	{r4, r5, pc}
 8004d04:	40021000 	.word	0x40021000
 8004d08:	e000e100 	.word	0xe000e100
 8004d0c:	ffff00ff 	.word	0xffff00ff
 8004d10:	000018ff 	.word	0x000018ff
 8004d14:	0000270f 	.word	0x0000270f
 8004d18:	40014400 	.word	0x40014400

08004d1c <usart1_hart_init>:
  /* USER CODE END USART2_Init 2 */

}

/* USER CODE BEGIN 1 */
void usart1_hart_init(void) {
 8004d1c:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d1e:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d22:	2101      	movs	r1, #1
 8004d24:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_MODIFY_REG(USARTx->CR1, USART_CR1_RE | USART_CR1_TE, TransferDirection);
 8004d28:	4a24      	ldr	r2, [pc, #144]	@ (8004dbc <usart1_hart_init+0xa0>)
 8004d2a:	6813      	ldr	r3, [r2, #0]
 8004d2c:	200c      	movs	r0, #12
 8004d2e:	4383      	bics	r3, r0
 8004d30:	4303      	orrs	r3, r0
 8004d32:	6013      	str	r3, [r2, #0]
 8004d34:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d38:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d3c:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8004d40:	6813      	ldr	r3, [r2, #0]
 8004d42:	2410      	movs	r4, #16
 8004d44:	4323      	orrs	r3, r4
 8004d46:	6013      	str	r3, [r2, #0]
 8004d48:	f380 8810 	msr	PRIMASK, r0
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, PeriphAddress);
 8004d4c:	4b1c      	ldr	r3, [pc, #112]	@ (8004dc0 <usart1_hart_init+0xa4>)
 8004d4e:	481d      	ldr	r0, [pc, #116]	@ (8004dc4 <usart1_hart_init+0xa8>)
 8004d50:	6098      	str	r0, [r3, #8]
	LL_USART_EnableIT_IDLE(USART1);
	LL_DMA_SetPeriphAddress(
	DMA1, LL_DMA_CHANNEL_1,
			LL_USART_DMA_GetRegAddr(USART1, LL_USART_DMA_REG_DATA_RECEIVE));
	LL_DMA_SetMemoryAddress(DMA1, LL_DMA_CHANNEL_1,
			(uint32_t) g_uart_in_rx_buf[g_uart_in_tx_status]);
 8004d52:	481d      	ldr	r0, [pc, #116]	@ (8004dc8 <usart1_hart_init+0xac>)
 8004d54:	7800      	ldrb	r0, [r0, #0]
 8004d56:	0240      	lsls	r0, r0, #9
 8004d58:	4d1c      	ldr	r5, [pc, #112]	@ (8004dcc <usart1_hart_init+0xb0>)
 8004d5a:	1940      	adds	r0, r0, r5
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 8004d5c:	60d8      	str	r0, [r3, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 8004d5e:	6858      	ldr	r0, [r3, #4]
 8004d60:	0c00      	lsrs	r0, r0, #16
 8004d62:	0400      	lsls	r0, r0, #16
 8004d64:	2580      	movs	r5, #128	@ 0x80
 8004d66:	00ad      	lsls	r5, r5, #2
 8004d68:	4328      	orrs	r0, r5
 8004d6a:	6058      	str	r0, [r3, #4]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TCIE);
 8004d6c:	6818      	ldr	r0, [r3, #0]
 8004d6e:	3dff      	subs	r5, #255	@ 0xff
 8004d70:	3dff      	subs	r5, #255	@ 0xff
 8004d72:	4328      	orrs	r0, r5
 8004d74:	6018      	str	r0, [r3, #0]
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TE(const DMA_TypeDef *DMAx, uint32_t Channel)
{
  uint32_t dma_base_addr = (uint32_t)DMAx;
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TEIE);
 8004d76:	6818      	ldr	r0, [r3, #0]
 8004d78:	2608      	movs	r6, #8
 8004d7a:	4330      	orrs	r0, r6
 8004d7c:	6018      	str	r0, [r3, #0]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 8004d7e:	6818      	ldr	r0, [r3, #0]
 8004d80:	4308      	orrs	r0, r1
 8004d82:	6018      	str	r0, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d84:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d88:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8004d8c:	6893      	ldr	r3, [r2, #8]
 8004d8e:	3638      	adds	r6, #56	@ 0x38
 8004d90:	4333      	orrs	r3, r6
 8004d92:	6093      	str	r3, [r2, #8]
 8004d94:	f380 8810 	msr	PRIMASK, r0
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8004d98:	6214      	str	r4, [r2, #32]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, PeriphAddress);
 8004d9a:	4b0d      	ldr	r3, [pc, #52]	@ (8004dd0 <usart1_hart_init+0xb4>)
 8004d9c:	480d      	ldr	r0, [pc, #52]	@ (8004dd4 <usart1_hart_init+0xb8>)
 8004d9e:	6098      	str	r0, [r3, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004da0:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004da4:	f381 8810 	msr	PRIMASK, r1
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
{
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8004da8:	6891      	ldr	r1, [r2, #8]
 8004daa:	3470      	adds	r4, #112	@ 0x70
 8004dac:	4321      	orrs	r1, r4
 8004dae:	6091      	str	r1, [r2, #8]
 8004db0:	f380 8810 	msr	PRIMASK, r0
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TCIE);
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	432a      	orrs	r2, r5
 8004db8:	601a      	str	r2, [r3, #0]
	//DMA
	LL_USART_EnableDMAReq_TX(USART1);
	//DMA2
	LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_2);

}
 8004dba:	bd70      	pop	{r4, r5, r6, pc}
 8004dbc:	40013800 	.word	0x40013800
 8004dc0:	40020008 	.word	0x40020008
 8004dc4:	40013824 	.word	0x40013824
 8004dc8:	200005f9 	.word	0x200005f9
 8004dcc:	200009fc 	.word	0x200009fc
 8004dd0:	4002001c 	.word	0x4002001c
 8004dd4:	40013828 	.word	0x40013828

08004dd8 <MX_USART1_UART_Init>:
{
 8004dd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004dda:	46de      	mov	lr, fp
 8004ddc:	4657      	mov	r7, sl
 8004dde:	464e      	mov	r6, r9
 8004de0:	4645      	mov	r5, r8
 8004de2:	b5e0      	push	{r5, r6, r7, lr}
 8004de4:	b09b      	sub	sp, #108	@ 0x6c
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8004de6:	2220      	movs	r2, #32
 8004de8:	2100      	movs	r1, #0
 8004dea:	a812      	add	r0, sp, #72	@ 0x48
 8004dec:	f002 fa1a 	bl	8007224 <memset>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004df0:	2218      	movs	r2, #24
 8004df2:	2100      	movs	r1, #0
 8004df4:	a80c      	add	r0, sp, #48	@ 0x30
 8004df6:	f002 fa15 	bl	8007224 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004dfa:	2228      	movs	r2, #40	@ 0x28
 8004dfc:	2100      	movs	r1, #0
 8004dfe:	a802      	add	r0, sp, #8
 8004e00:	f002 fa10 	bl	8007224 <memset>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004e04:	2301      	movs	r3, #1
 8004e06:	9302      	str	r3, [sp, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004e08:	a802      	add	r0, sp, #8
 8004e0a:	f001 fd0f 	bl	800682c <HAL_RCCEx_PeriphCLKConfig>
 8004e0e:	2800      	cmp	r0, #0
 8004e10:	d000      	beq.n	8004e14 <MX_USART1_UART_Init+0x3c>
 8004e12:	e0c6      	b.n	8004fa2 <MX_USART1_UART_Init+0x1ca>
  SET_BIT(RCC->APBENR2, Periphs);
 8004e14:	4b64      	ldr	r3, [pc, #400]	@ (8004fa8 <MX_USART1_UART_Init+0x1d0>)
 8004e16:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004e18:	2180      	movs	r1, #128	@ 0x80
 8004e1a:	01c9      	lsls	r1, r1, #7
 8004e1c:	430a      	orrs	r2, r1
 8004e1e:	641a      	str	r2, [r3, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 8004e20:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004e22:	400a      	ands	r2, r1
 8004e24:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 8004e26:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->IOPENR, Periphs);
 8004e28:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004e2a:	2502      	movs	r5, #2
 8004e2c:	432a      	orrs	r2, r5
 8004e2e:	635a      	str	r2, [r3, #52]	@ 0x34
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8004e30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e32:	402b      	ands	r3, r5
 8004e34:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8004e36:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8004e38:	2340      	movs	r3, #64	@ 0x40
 8004e3a:	4698      	mov	r8, r3
 8004e3c:	930c      	str	r3, [sp, #48]	@ 0x30
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004e3e:	950d      	str	r5, [sp, #52]	@ 0x34
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8004e40:	950e      	str	r5, [sp, #56]	@ 0x38
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004e42:	2400      	movs	r4, #0
 8004e44:	940f      	str	r4, [sp, #60]	@ 0x3c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8004e46:	2601      	movs	r6, #1
 8004e48:	9610      	str	r6, [sp, #64]	@ 0x40
  GPIO_InitStruct.Alternate = LL_GPIO_AF_0;
 8004e4a:	9411      	str	r4, [sp, #68]	@ 0x44
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e4c:	4b57      	ldr	r3, [pc, #348]	@ (8004fac <MX_USART1_UART_Init+0x1d4>)
 8004e4e:	4699      	mov	r9, r3
 8004e50:	a90c      	add	r1, sp, #48	@ 0x30
 8004e52:	0018      	movs	r0, r3
 8004e54:	f001 fde4 	bl	8006a20 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 8004e58:	2780      	movs	r7, #128	@ 0x80
 8004e5a:	970c      	str	r7, [sp, #48]	@ 0x30
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004e5c:	950d      	str	r5, [sp, #52]	@ 0x34
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8004e5e:	950e      	str	r5, [sp, #56]	@ 0x38
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004e60:	940f      	str	r4, [sp, #60]	@ 0x3c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8004e62:	9610      	str	r6, [sp, #64]	@ 0x40
  GPIO_InitStruct.Alternate = LL_GPIO_AF_0;
 8004e64:	9411      	str	r4, [sp, #68]	@ 0x44
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004e66:	a90c      	add	r1, sp, #48	@ 0x30
 8004e68:	4648      	mov	r0, r9
 8004e6a:	f001 fdd9 	bl	8006a20 <LL_GPIO_Init>
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 8004e6e:	4a50      	ldr	r2, [pc, #320]	@ (8004fb0 <MX_USART1_UART_Init+0x1d8>)
 8004e70:	6813      	ldr	r3, [r2, #0]
 8004e72:	213f      	movs	r1, #63	@ 0x3f
 8004e74:	468a      	mov	sl, r1
 8004e76:	438b      	bics	r3, r1
 8004e78:	390d      	subs	r1, #13
 8004e7a:	430b      	orrs	r3, r1
 8004e7c:	6013      	str	r3, [r2, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 8004e7e:	4b4d      	ldr	r3, [pc, #308]	@ (8004fb4 <MX_USART1_UART_Init+0x1dc>)
 8004e80:	681a      	ldr	r2, [r3, #0]
 8004e82:	494d      	ldr	r1, [pc, #308]	@ (8004fb8 <MX_USART1_UART_Init+0x1e0>)
 8004e84:	4689      	mov	r9, r1
 8004e86:	400a      	ands	r2, r1
 8004e88:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PL,
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	494b      	ldr	r1, [pc, #300]	@ (8004fbc <MX_USART1_UART_Init+0x1e4>)
 8004e8e:	468c      	mov	ip, r1
 8004e90:	400a      	ands	r2, r1
 8004e92:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_CIRC,
 8004e94:	681a      	ldr	r2, [r3, #0]
 8004e96:	351e      	adds	r5, #30
 8004e98:	43aa      	bics	r2, r5
 8004e9a:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PINC,
 8004e9c:	681a      	ldr	r2, [r3, #0]
 8004e9e:	4641      	mov	r1, r8
 8004ea0:	438a      	bics	r2, r1
 8004ea2:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MINC,
 8004ea4:	681a      	ldr	r2, [r3, #0]
 8004ea6:	43ba      	bics	r2, r7
 8004ea8:	433a      	orrs	r2, r7
 8004eaa:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PSIZE,
 8004eac:	681a      	ldr	r2, [r3, #0]
 8004eae:	4844      	ldr	r0, [pc, #272]	@ (8004fc0 <MX_USART1_UART_Init+0x1e8>)
 8004eb0:	4002      	ands	r2, r0
 8004eb2:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MSIZE,
 8004eb4:	681a      	ldr	r2, [r3, #0]
 8004eb6:	4943      	ldr	r1, [pc, #268]	@ (8004fc4 <MX_USART1_UART_Init+0x1ec>)
 8004eb8:	468b      	mov	fp, r1
 8004eba:	400a      	ands	r2, r1
 8004ebc:	601a      	str	r2, [r3, #0]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 8004ebe:	4a42      	ldr	r2, [pc, #264]	@ (8004fc8 <MX_USART1_UART_Init+0x1f0>)
 8004ec0:	6813      	ldr	r3, [r2, #0]
 8004ec2:	4651      	mov	r1, sl
 8004ec4:	438b      	bics	r3, r1
 8004ec6:	390c      	subs	r1, #12
 8004ec8:	430b      	orrs	r3, r1
 8004eca:	6013      	str	r3, [r2, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 8004ecc:	4b3f      	ldr	r3, [pc, #252]	@ (8004fcc <MX_USART1_UART_Init+0x1f4>)
 8004ece:	681a      	ldr	r2, [r3, #0]
 8004ed0:	4649      	mov	r1, r9
 8004ed2:	400a      	ands	r2, r1
 8004ed4:	2110      	movs	r1, #16
 8004ed6:	430a      	orrs	r2, r1
 8004ed8:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PL,
 8004eda:	681a      	ldr	r2, [r3, #0]
 8004edc:	4661      	mov	r1, ip
 8004ede:	400a      	ands	r2, r1
 8004ee0:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_CIRC,
 8004ee2:	681a      	ldr	r2, [r3, #0]
 8004ee4:	43aa      	bics	r2, r5
 8004ee6:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PINC,
 8004ee8:	681a      	ldr	r2, [r3, #0]
 8004eea:	4641      	mov	r1, r8
 8004eec:	438a      	bics	r2, r1
 8004eee:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MINC,
 8004ef0:	681a      	ldr	r2, [r3, #0]
 8004ef2:	43ba      	bics	r2, r7
 8004ef4:	433a      	orrs	r2, r7
 8004ef6:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PSIZE,
 8004ef8:	681a      	ldr	r2, [r3, #0]
 8004efa:	4002      	ands	r2, r0
 8004efc:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MSIZE,
 8004efe:	681a      	ldr	r2, [r3, #0]
 8004f00:	4659      	mov	r1, fp
 8004f02:	400a      	ands	r2, r1
 8004f04:	601a      	str	r2, [r3, #0]
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004f06:	4a32      	ldr	r2, [pc, #200]	@ (8004fd0 <MX_USART1_UART_Init+0x1f8>)
 8004f08:	21c6      	movs	r1, #198	@ 0xc6
 8004f0a:	0089      	lsls	r1, r1, #2
 8004f0c:	5853      	ldr	r3, [r2, r1]
 8004f0e:	021b      	lsls	r3, r3, #8
 8004f10:	0a1b      	lsrs	r3, r3, #8
 8004f12:	5053      	str	r3, [r2, r1]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004f14:	2380      	movs	r3, #128	@ 0x80
 8004f16:	051b      	lsls	r3, r3, #20
 8004f18:	6013      	str	r3, [r2, #0]
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8004f1a:	9412      	str	r4, [sp, #72]	@ 0x48
  USART_InitStruct.BaudRate = 115200;
 8004f1c:	23e1      	movs	r3, #225	@ 0xe1
 8004f1e:	025b      	lsls	r3, r3, #9
 8004f20:	9313      	str	r3, [sp, #76]	@ 0x4c
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8004f22:	9414      	str	r4, [sp, #80]	@ 0x50
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8004f24:	9415      	str	r4, [sp, #84]	@ 0x54
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8004f26:	9416      	str	r4, [sp, #88]	@ 0x58
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8004f28:	230c      	movs	r3, #12
 8004f2a:	9317      	str	r3, [sp, #92]	@ 0x5c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8004f2c:	9418      	str	r4, [sp, #96]	@ 0x60
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8004f2e:	9419      	str	r4, [sp, #100]	@ 0x64
  LL_USART_Init(USART1, &USART_InitStruct);
 8004f30:	4c28      	ldr	r4, [pc, #160]	@ (8004fd4 <MX_USART1_UART_Init+0x1fc>)
 8004f32:	a912      	add	r1, sp, #72	@ 0x48
 8004f34:	0020      	movs	r0, r4
 8004f36:	f002 f91f 	bl	8007178 <LL_USART_Init>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f3a:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f3e:	f386 8810 	msr	PRIMASK, r6
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 8004f42:	68a3      	ldr	r3, [r4, #8]
 8004f44:	00db      	lsls	r3, r3, #3
 8004f46:	08db      	lsrs	r3, r3, #3
 8004f48:	60a3      	str	r3, [r4, #8]
 8004f4a:	f382 8810 	msr	PRIMASK, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f4e:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f52:	f386 8810 	msr	PRIMASK, r6
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 8004f56:	68a3      	ldr	r3, [r4, #8]
 8004f58:	491f      	ldr	r1, [pc, #124]	@ (8004fd8 <MX_USART1_UART_Init+0x200>)
 8004f5a:	400b      	ands	r3, r1
 8004f5c:	60a3      	str	r3, [r4, #8]
 8004f5e:	f382 8810 	msr	PRIMASK, r2
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 8004f62:	6823      	ldr	r3, [r4, #0]
 8004f64:	4a1d      	ldr	r2, [pc, #116]	@ (8004fdc <MX_USART1_UART_Init+0x204>)
 8004f66:	4013      	ands	r3, r2
 8004f68:	6023      	str	r3, [r4, #0]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f6a:	6863      	ldr	r3, [r4, #4]
 8004f6c:	4a1c      	ldr	r2, [pc, #112]	@ (8004fe0 <MX_USART1_UART_Init+0x208>)
 8004f6e:	4013      	ands	r3, r2
 8004f70:	6063      	str	r3, [r4, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8004f72:	68a3      	ldr	r3, [r4, #8]
 8004f74:	222a      	movs	r2, #42	@ 0x2a
 8004f76:	4393      	bics	r3, r2
 8004f78:	60a3      	str	r3, [r4, #8]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8004f7a:	6823      	ldr	r3, [r4, #0]
 8004f7c:	4333      	orrs	r3, r6
 8004f7e:	6023      	str	r3, [r4, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8004f80:	4b14      	ldr	r3, [pc, #80]	@ (8004fd4 <MX_USART1_UART_Init+0x1fc>)
 8004f82:	69db      	ldr	r3, [r3, #28]
 8004f84:	029b      	lsls	r3, r3, #10
 8004f86:	d5fb      	bpl.n	8004f80 <MX_USART1_UART_Init+0x1a8>
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8004f88:	4b12      	ldr	r3, [pc, #72]	@ (8004fd4 <MX_USART1_UART_Init+0x1fc>)
 8004f8a:	69db      	ldr	r3, [r3, #28]
 8004f8c:	025b      	lsls	r3, r3, #9
 8004f8e:	d5f7      	bpl.n	8004f80 <MX_USART1_UART_Init+0x1a8>
	usart1_hart_init();
 8004f90:	f7ff fec4 	bl	8004d1c <usart1_hart_init>
}
 8004f94:	b01b      	add	sp, #108	@ 0x6c
 8004f96:	bcf0      	pop	{r4, r5, r6, r7}
 8004f98:	46bb      	mov	fp, r7
 8004f9a:	46b2      	mov	sl, r6
 8004f9c:	46a9      	mov	r9, r5
 8004f9e:	46a0      	mov	r8, r4
 8004fa0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    Error_Handler();
 8004fa2:	f7ff fa4b 	bl	800443c <Error_Handler>
 8004fa6:	e735      	b.n	8004e14 <MX_USART1_UART_Init+0x3c>
 8004fa8:	40021000 	.word	0x40021000
 8004fac:	50000400 	.word	0x50000400
 8004fb0:	40020800 	.word	0x40020800
 8004fb4:	40020008 	.word	0x40020008
 8004fb8:	ffffbfef 	.word	0xffffbfef
 8004fbc:	ffffcfff 	.word	0xffffcfff
 8004fc0:	fffffcff 	.word	0xfffffcff
 8004fc4:	fffff3ff 	.word	0xfffff3ff
 8004fc8:	40020804 	.word	0x40020804
 8004fcc:	4002001c 	.word	0x4002001c
 8004fd0:	e000e100 	.word	0xe000e100
 8004fd4:	40013800 	.word	0x40013800
 8004fd8:	f1ffffff 	.word	0xf1ffffff
 8004fdc:	dfffffff 	.word	0xdfffffff
 8004fe0:	ffffb7ff 	.word	0xffffb7ff

08004fe4 <usart2_hart_init>:

void usart2_hart_init(void) {
 8004fe4:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004fe6:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fea:	2101      	movs	r1, #1
 8004fec:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_MODIFY_REG(USARTx->CR1, USART_CR1_RE | USART_CR1_TE, TransferDirection);
 8004ff0:	4a24      	ldr	r2, [pc, #144]	@ (8005084 <usart2_hart_init+0xa0>)
 8004ff2:	6813      	ldr	r3, [r2, #0]
 8004ff4:	200c      	movs	r0, #12
 8004ff6:	4383      	bics	r3, r0
 8004ff8:	4303      	orrs	r3, r0
 8004ffa:	6013      	str	r3, [r2, #0]
 8004ffc:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005000:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005004:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8005008:	6813      	ldr	r3, [r2, #0]
 800500a:	2410      	movs	r4, #16
 800500c:	4323      	orrs	r3, r4
 800500e:	6013      	str	r3, [r2, #0]
 8005010:	f380 8810 	msr	PRIMASK, r0
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, PeriphAddress);
 8005014:	4b1c      	ldr	r3, [pc, #112]	@ (8005088 <usart2_hart_init+0xa4>)
 8005016:	481d      	ldr	r0, [pc, #116]	@ (800508c <usart2_hart_init+0xa8>)
 8005018:	6098      	str	r0, [r3, #8]
	LL_USART_EnableIT_IDLE(USART2);
	LL_DMA_SetPeriphAddress(
	DMA1, LL_DMA_CHANNEL_3,
			LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_RECEIVE));
	LL_DMA_SetMemoryAddress(DMA1, LL_DMA_CHANNEL_3,
			(uint32_t) g_uart_out_rx_buf[g_uart_out_tx_status]);
 800501a:	481d      	ldr	r0, [pc, #116]	@ (8005090 <usart2_hart_init+0xac>)
 800501c:	7800      	ldrb	r0, [r0, #0]
 800501e:	0240      	lsls	r0, r0, #9
 8005020:	4d1c      	ldr	r5, [pc, #112]	@ (8005094 <usart2_hart_init+0xb0>)
 8005022:	1940      	adds	r0, r0, r5
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 8005024:	60d8      	str	r0, [r3, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 8005026:	6858      	ldr	r0, [r3, #4]
 8005028:	0c00      	lsrs	r0, r0, #16
 800502a:	0400      	lsls	r0, r0, #16
 800502c:	2580      	movs	r5, #128	@ 0x80
 800502e:	00ad      	lsls	r5, r5, #2
 8005030:	4328      	orrs	r0, r5
 8005032:	6058      	str	r0, [r3, #4]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TCIE);
 8005034:	6818      	ldr	r0, [r3, #0]
 8005036:	3dff      	subs	r5, #255	@ 0xff
 8005038:	3dff      	subs	r5, #255	@ 0xff
 800503a:	4328      	orrs	r0, r5
 800503c:	6018      	str	r0, [r3, #0]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TEIE);
 800503e:	6818      	ldr	r0, [r3, #0]
 8005040:	2608      	movs	r6, #8
 8005042:	4330      	orrs	r0, r6
 8005044:	6018      	str	r0, [r3, #0]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 8005046:	6818      	ldr	r0, [r3, #0]
 8005048:	4308      	orrs	r0, r1
 800504a:	6018      	str	r0, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800504c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005050:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8005054:	6893      	ldr	r3, [r2, #8]
 8005056:	3638      	adds	r6, #56	@ 0x38
 8005058:	4333      	orrs	r3, r6
 800505a:	6093      	str	r3, [r2, #8]
 800505c:	f380 8810 	msr	PRIMASK, r0
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8005060:	6214      	str	r4, [r2, #32]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, PeriphAddress);
 8005062:	4b0d      	ldr	r3, [pc, #52]	@ (8005098 <usart2_hart_init+0xb4>)
 8005064:	480d      	ldr	r0, [pc, #52]	@ (800509c <usart2_hart_init+0xb8>)
 8005066:	6098      	str	r0, [r3, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005068:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800506c:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8005070:	6891      	ldr	r1, [r2, #8]
 8005072:	3470      	adds	r4, #112	@ 0x70
 8005074:	4321      	orrs	r1, r4
 8005076:	6091      	str	r1, [r2, #8]
 8005078:	f380 8810 	msr	PRIMASK, r0
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_TCIE);
 800507c:	681a      	ldr	r2, [r3, #0]
 800507e:	432a      	orrs	r2, r5
 8005080:	601a      	str	r2, [r3, #0]
			LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_TRANSMIT));
	//DMA
	LL_USART_EnableDMAReq_TX(USART2);
	//DMA2
	LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_4);
}
 8005082:	bd70      	pop	{r4, r5, r6, pc}
 8005084:	40004400 	.word	0x40004400
 8005088:	40020030 	.word	0x40020030
 800508c:	40004424 	.word	0x40004424
 8005090:	200005f8 	.word	0x200005f8
 8005094:	200005fc 	.word	0x200005fc
 8005098:	40020044 	.word	0x40020044
 800509c:	40004428 	.word	0x40004428

080050a0 <MX_USART2_UART_Init>:
{
 80050a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80050a2:	46de      	mov	lr, fp
 80050a4:	4657      	mov	r7, sl
 80050a6:	464e      	mov	r6, r9
 80050a8:	4645      	mov	r5, r8
 80050aa:	b5e0      	push	{r5, r6, r7, lr}
 80050ac:	b091      	sub	sp, #68	@ 0x44
  LL_USART_InitTypeDef USART_InitStruct = {0};
 80050ae:	2620      	movs	r6, #32
 80050b0:	2220      	movs	r2, #32
 80050b2:	2100      	movs	r1, #0
 80050b4:	a808      	add	r0, sp, #32
 80050b6:	f002 f8b5 	bl	8007224 <memset>
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050ba:	2218      	movs	r2, #24
 80050bc:	2100      	movs	r1, #0
 80050be:	a802      	add	r0, sp, #8
 80050c0:	f002 f8b0 	bl	8007224 <memset>
  SET_BIT(RCC->APBENR1, Periphs);
 80050c4:	4b56      	ldr	r3, [pc, #344]	@ (8005220 <MX_USART2_UART_Init+0x180>)
 80050c6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80050c8:	2180      	movs	r1, #128	@ 0x80
 80050ca:	0289      	lsls	r1, r1, #10
 80050cc:	430a      	orrs	r2, r1
 80050ce:	63da      	str	r2, [r3, #60]	@ 0x3c
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 80050d0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80050d2:	400a      	ands	r2, r1
 80050d4:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 80050d6:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->IOPENR, Periphs);
 80050d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80050da:	2501      	movs	r5, #1
 80050dc:	432a      	orrs	r2, r5
 80050de:	635a      	str	r2, [r3, #52]	@ 0x34
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 80050e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050e2:	402b      	ands	r3, r5
 80050e4:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 80050e6:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 80050e8:	2304      	movs	r3, #4
 80050ea:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80050ec:	2402      	movs	r4, #2
 80050ee:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80050f0:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80050f2:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 80050f4:	9507      	str	r5, [sp, #28]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80050f6:	27a0      	movs	r7, #160	@ 0xa0
 80050f8:	05ff      	lsls	r7, r7, #23
 80050fa:	a902      	add	r1, sp, #8
 80050fc:	0038      	movs	r0, r7
 80050fe:	f001 fc8f 	bl	8006a20 <LL_GPIO_Init>
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8005102:	2308      	movs	r3, #8
 8005104:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8005106:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8005108:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800510a:	2400      	movs	r4, #0
 800510c:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800510e:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8005110:	9507      	str	r5, [sp, #28]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005112:	a902      	add	r1, sp, #8
 8005114:	0038      	movs	r0, r7
 8005116:	f001 fc83 	bl	8006a20 <LL_GPIO_Init>
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 800511a:	4a42      	ldr	r2, [pc, #264]	@ (8005224 <MX_USART2_UART_Init+0x184>)
 800511c:	6813      	ldr	r3, [r2, #0]
 800511e:	213f      	movs	r1, #63	@ 0x3f
 8005120:	468a      	mov	sl, r1
 8005122:	438b      	bics	r3, r1
 8005124:	390b      	subs	r1, #11
 8005126:	430b      	orrs	r3, r1
 8005128:	6013      	str	r3, [r2, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 800512a:	4b3f      	ldr	r3, [pc, #252]	@ (8005228 <MX_USART2_UART_Init+0x188>)
 800512c:	681a      	ldr	r2, [r3, #0]
 800512e:	493f      	ldr	r1, [pc, #252]	@ (800522c <MX_USART2_UART_Init+0x18c>)
 8005130:	4689      	mov	r9, r1
 8005132:	400a      	ands	r2, r1
 8005134:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PL,
 8005136:	681a      	ldr	r2, [r3, #0]
 8005138:	493d      	ldr	r1, [pc, #244]	@ (8005230 <MX_USART2_UART_Init+0x190>)
 800513a:	4688      	mov	r8, r1
 800513c:	400a      	ands	r2, r1
 800513e:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_CIRC,
 8005140:	681a      	ldr	r2, [r3, #0]
 8005142:	43b2      	bics	r2, r6
 8005144:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PINC,
 8005146:	681a      	ldr	r2, [r3, #0]
 8005148:	2140      	movs	r1, #64	@ 0x40
 800514a:	468c      	mov	ip, r1
 800514c:	438a      	bics	r2, r1
 800514e:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MINC,
 8005150:	681a      	ldr	r2, [r3, #0]
 8005152:	2780      	movs	r7, #128	@ 0x80
 8005154:	43ba      	bics	r2, r7
 8005156:	433a      	orrs	r2, r7
 8005158:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PSIZE,
 800515a:	681a      	ldr	r2, [r3, #0]
 800515c:	4835      	ldr	r0, [pc, #212]	@ (8005234 <MX_USART2_UART_Init+0x194>)
 800515e:	4002      	ands	r2, r0
 8005160:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MSIZE,
 8005162:	681a      	ldr	r2, [r3, #0]
 8005164:	4934      	ldr	r1, [pc, #208]	@ (8005238 <MX_USART2_UART_Init+0x198>)
 8005166:	468b      	mov	fp, r1
 8005168:	400a      	ands	r2, r1
 800516a:	601a      	str	r2, [r3, #0]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 800516c:	4a33      	ldr	r2, [pc, #204]	@ (800523c <MX_USART2_UART_Init+0x19c>)
 800516e:	6813      	ldr	r3, [r2, #0]
 8005170:	4651      	mov	r1, sl
 8005172:	438b      	bics	r3, r1
 8005174:	390a      	subs	r1, #10
 8005176:	430b      	orrs	r3, r1
 8005178:	6013      	str	r3, [r2, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 800517a:	4b31      	ldr	r3, [pc, #196]	@ (8005240 <MX_USART2_UART_Init+0x1a0>)
 800517c:	681a      	ldr	r2, [r3, #0]
 800517e:	4649      	mov	r1, r9
 8005180:	400a      	ands	r2, r1
 8005182:	2110      	movs	r1, #16
 8005184:	430a      	orrs	r2, r1
 8005186:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PL,
 8005188:	681a      	ldr	r2, [r3, #0]
 800518a:	4641      	mov	r1, r8
 800518c:	400a      	ands	r2, r1
 800518e:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_CIRC,
 8005190:	681a      	ldr	r2, [r3, #0]
 8005192:	43b2      	bics	r2, r6
 8005194:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PINC,
 8005196:	681a      	ldr	r2, [r3, #0]
 8005198:	4661      	mov	r1, ip
 800519a:	438a      	bics	r2, r1
 800519c:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MINC,
 800519e:	681a      	ldr	r2, [r3, #0]
 80051a0:	43ba      	bics	r2, r7
 80051a2:	433a      	orrs	r2, r7
 80051a4:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PSIZE,
 80051a6:	681a      	ldr	r2, [r3, #0]
 80051a8:	4002      	ands	r2, r0
 80051aa:	601a      	str	r2, [r3, #0]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MSIZE,
 80051ac:	681a      	ldr	r2, [r3, #0]
 80051ae:	4659      	mov	r1, fp
 80051b0:	400a      	ands	r2, r1
 80051b2:	601a      	str	r2, [r3, #0]
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80051b4:	4b23      	ldr	r3, [pc, #140]	@ (8005244 <MX_USART2_UART_Init+0x1a4>)
 80051b6:	21c7      	movs	r1, #199	@ 0xc7
 80051b8:	0089      	lsls	r1, r1, #2
 80051ba:	585a      	ldr	r2, [r3, r1]
 80051bc:	20ff      	movs	r0, #255	@ 0xff
 80051be:	4382      	bics	r2, r0
 80051c0:	505a      	str	r2, [r3, r1]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80051c2:	2280      	movs	r2, #128	@ 0x80
 80051c4:	0552      	lsls	r2, r2, #21
 80051c6:	601a      	str	r2, [r3, #0]
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 80051c8:	9408      	str	r4, [sp, #32]
  USART_InitStruct.BaudRate = 115200;
 80051ca:	23e1      	movs	r3, #225	@ 0xe1
 80051cc:	025b      	lsls	r3, r3, #9
 80051ce:	9309      	str	r3, [sp, #36]	@ 0x24
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80051d0:	940a      	str	r4, [sp, #40]	@ 0x28
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80051d2:	940b      	str	r4, [sp, #44]	@ 0x2c
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80051d4:	940c      	str	r4, [sp, #48]	@ 0x30
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80051d6:	230c      	movs	r3, #12
 80051d8:	930d      	str	r3, [sp, #52]	@ 0x34
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80051da:	940e      	str	r4, [sp, #56]	@ 0x38
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80051dc:	940f      	str	r4, [sp, #60]	@ 0x3c
  LL_USART_Init(USART2, &USART_InitStruct);
 80051de:	4c1a      	ldr	r4, [pc, #104]	@ (8005248 <MX_USART2_UART_Init+0x1a8>)
 80051e0:	a908      	add	r1, sp, #32
 80051e2:	0020      	movs	r0, r4
 80051e4:	f001 ffc8 	bl	8007178 <LL_USART_Init>
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80051e8:	6863      	ldr	r3, [r4, #4]
 80051ea:	4a18      	ldr	r2, [pc, #96]	@ (800524c <MX_USART2_UART_Init+0x1ac>)
 80051ec:	4013      	ands	r3, r2
 80051ee:	6063      	str	r3, [r4, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80051f0:	68a3      	ldr	r3, [r4, #8]
 80051f2:	222a      	movs	r2, #42	@ 0x2a
 80051f4:	4393      	bics	r3, r2
 80051f6:	60a3      	str	r3, [r4, #8]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80051f8:	6823      	ldr	r3, [r4, #0]
 80051fa:	432b      	orrs	r3, r5
 80051fc:	6023      	str	r3, [r4, #0]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 80051fe:	4b12      	ldr	r3, [pc, #72]	@ (8005248 <MX_USART2_UART_Init+0x1a8>)
 8005200:	69db      	ldr	r3, [r3, #28]
 8005202:	029b      	lsls	r3, r3, #10
 8005204:	d5fb      	bpl.n	80051fe <MX_USART2_UART_Init+0x15e>
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8005206:	4b10      	ldr	r3, [pc, #64]	@ (8005248 <MX_USART2_UART_Init+0x1a8>)
 8005208:	69db      	ldr	r3, [r3, #28]
 800520a:	025b      	lsls	r3, r3, #9
 800520c:	d5f7      	bpl.n	80051fe <MX_USART2_UART_Init+0x15e>
	usart2_hart_init();
 800520e:	f7ff fee9 	bl	8004fe4 <usart2_hart_init>
}
 8005212:	b011      	add	sp, #68	@ 0x44
 8005214:	bcf0      	pop	{r4, r5, r6, r7}
 8005216:	46bb      	mov	fp, r7
 8005218:	46b2      	mov	sl, r6
 800521a:	46a9      	mov	r9, r5
 800521c:	46a0      	mov	r8, r4
 800521e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005220:	40021000 	.word	0x40021000
 8005224:	40020808 	.word	0x40020808
 8005228:	40020030 	.word	0x40020030
 800522c:	ffffbfef 	.word	0xffffbfef
 8005230:	ffffcfff 	.word	0xffffcfff
 8005234:	fffffcff 	.word	0xfffffcff
 8005238:	fffff3ff 	.word	0xfffff3ff
 800523c:	4002080c 	.word	0x4002080c
 8005240:	40020044 	.word	0x40020044
 8005244:	e000e100 	.word	0xe000e100
 8005248:	40004400 	.word	0x40004400
 800524c:	ffffb7ff 	.word	0xffffb7ff

08005250 <usart1_transmit_dma>:

void usart1_transmit_dma(uint8_t *buf, uint16_t size) {
	if (g_uart_in_transmit_commplete == 1) {
 8005250:	4b09      	ldr	r3, [pc, #36]	@ (8005278 <usart1_transmit_dma+0x28>)
 8005252:	781b      	ldrb	r3, [r3, #0]
 8005254:	2b01      	cmp	r3, #1
 8005256:	d000      	beq.n	800525a <usart1_transmit_dma+0xa>
		LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_2, size);
		//  DMA 
		LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_2);
	}

}
 8005258:	4770      	bx	lr
		g_uart_in_transmit_commplete = 0;
 800525a:	4b07      	ldr	r3, [pc, #28]	@ (8005278 <usart1_transmit_dma+0x28>)
 800525c:	2200      	movs	r2, #0
 800525e:	701a      	strb	r2, [r3, #0]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 8005260:	4b06      	ldr	r3, [pc, #24]	@ (800527c <usart1_transmit_dma+0x2c>)
 8005262:	60d8      	str	r0, [r3, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 8005264:	685a      	ldr	r2, [r3, #4]
 8005266:	0c12      	lsrs	r2, r2, #16
 8005268:	0412      	lsls	r2, r2, #16
 800526a:	4311      	orrs	r1, r2
 800526c:	6059      	str	r1, [r3, #4]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	2101      	movs	r1, #1
 8005272:	430a      	orrs	r2, r1
 8005274:	601a      	str	r2, [r3, #0]
}
 8005276:	e7ef      	b.n	8005258 <usart1_transmit_dma+0x8>
 8005278:	200000c5 	.word	0x200000c5
 800527c:	4002001c 	.word	0x4002001c

08005280 <usart2_transmit_dma>:

void usart2_transmit_dma(uint8_t *buf, uint16_t size) {
	if (g_uart_out_transmit_commplete == 1) {
 8005280:	4b09      	ldr	r3, [pc, #36]	@ (80052a8 <usart2_transmit_dma+0x28>)
 8005282:	781b      	ldrb	r3, [r3, #0]
 8005284:	2b01      	cmp	r3, #1
 8005286:	d000      	beq.n	800528a <usart2_transmit_dma+0xa>
		LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_4, size);
		//  DMA 
		LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_4);
	}

}
 8005288:	4770      	bx	lr
		g_uart_out_transmit_commplete = 0;
 800528a:	4b07      	ldr	r3, [pc, #28]	@ (80052a8 <usart2_transmit_dma+0x28>)
 800528c:	2200      	movs	r2, #0
 800528e:	701a      	strb	r2, [r3, #0]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 8005290:	4b06      	ldr	r3, [pc, #24]	@ (80052ac <usart2_transmit_dma+0x2c>)
 8005292:	60d8      	str	r0, [r3, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 8005294:	685a      	ldr	r2, [r3, #4]
 8005296:	0c12      	lsrs	r2, r2, #16
 8005298:	0412      	lsls	r2, r2, #16
 800529a:	4311      	orrs	r1, r2
 800529c:	6059      	str	r1, [r3, #4]
  SET_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_EN);
 800529e:	681a      	ldr	r2, [r3, #0]
 80052a0:	2101      	movs	r1, #1
 80052a2:	430a      	orrs	r2, r1
 80052a4:	601a      	str	r2, [r3, #0]
}
 80052a6:	e7ef      	b.n	8005288 <usart2_transmit_dma+0x8>
 80052a8:	200000c4 	.word	0x200000c4
 80052ac:	40020044 	.word	0x40020044

080052b0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80052b0:	480d      	ldr	r0, [pc, #52]	@ (80052e8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80052b2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80052b4:	f7ff fb98 	bl	80049e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80052b8:	480c      	ldr	r0, [pc, #48]	@ (80052ec <LoopForever+0x6>)
  ldr r1, =_edata
 80052ba:	490d      	ldr	r1, [pc, #52]	@ (80052f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80052bc:	4a0d      	ldr	r2, [pc, #52]	@ (80052f4 <LoopForever+0xe>)
  movs r3, #0
 80052be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80052c0:	e002      	b.n	80052c8 <LoopCopyDataInit>

080052c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80052c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80052c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80052c6:	3304      	adds	r3, #4

080052c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80052c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80052ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80052cc:	d3f9      	bcc.n	80052c2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80052ce:	4a0a      	ldr	r2, [pc, #40]	@ (80052f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80052d0:	4c0a      	ldr	r4, [pc, #40]	@ (80052fc <LoopForever+0x16>)
  movs r3, #0
 80052d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80052d4:	e001      	b.n	80052da <LoopFillZerobss>

080052d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80052d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80052d8:	3204      	adds	r2, #4

080052da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80052da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80052dc:	d3fb      	bcc.n	80052d6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80052de:	f001 ffa9 	bl	8007234 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80052e2:	f7ff f8ef 	bl	80044c4 <main>

080052e6 <LoopForever>:

LoopForever:
  b LoopForever
 80052e6:	e7fe      	b.n	80052e6 <LoopForever>
  ldr   r0, =_estack
 80052e8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80052ec:	200000c0 	.word	0x200000c0
  ldr r1, =_edata
 80052f0:	20000124 	.word	0x20000124
  ldr r2, =_sidata
 80052f4:	0800739c 	.word	0x0800739c
  ldr r2, =_sbss
 80052f8:	20000124 	.word	0x20000124
  ldr r4, =_ebss
 80052fc:	20000e28 	.word	0x20000e28

08005300 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005300:	e7fe      	b.n	8005300 <ADC1_IRQHandler>

08005302 <GetPage>:
 * @brief  
 * @param  addr 
 * @retval 
 */
static uint32_t GetPage(uint32_t addr) {
	return (addr - STM32G0xx_FLASH_PAGE0_STARTADDR) / FLASH_PAGE_SIZE;
 8005302:	23f8      	movs	r3, #248	@ 0xf8
 8005304:	061b      	lsls	r3, r3, #24
 8005306:	469c      	mov	ip, r3
 8005308:	4460      	add	r0, ip
 800530a:	0ac0      	lsrs	r0, r0, #11
}
 800530c:	4770      	bx	lr

0800530e <set_byte_in_uint64>:
 * @param  byte_index 
 * @param  new_value 
 * @retval 
 */
static void set_byte_in_uint64(uint64_t *data, uint8_t byte_index,
		uint8_t new_value) {
 800530e:	b570      	push	{r4, r5, r6, lr}
	*data &= ~((uint64_t) (0xFF) << (byte_index * 8));
 8005310:	6804      	ldr	r4, [r0, #0]
 8005312:	6843      	ldr	r3, [r0, #4]
 8005314:	00c9      	lsls	r1, r1, #3
 8005316:	000e      	movs	r6, r1
 8005318:	3e20      	subs	r6, #32
 800531a:	d413      	bmi.n	8005344 <set_byte_in_uint64+0x36>
 800531c:	25ff      	movs	r5, #255	@ 0xff
 800531e:	40b5      	lsls	r5, r6
 8005320:	26ff      	movs	r6, #255	@ 0xff
 8005322:	408e      	lsls	r6, r1
 8005324:	43b4      	bics	r4, r6
 8005326:	43ab      	bics	r3, r5
 8005328:	6004      	str	r4, [r0, #0]
 800532a:	6043      	str	r3, [r0, #4]
	// 
	*data |= (uint64_t) new_value << (byte_index * 8);
 800532c:	000d      	movs	r5, r1
 800532e:	3d20      	subs	r5, #32
 8005330:	d40d      	bmi.n	800534e <set_byte_in_uint64+0x40>
 8005332:	0016      	movs	r6, r2
 8005334:	40ae      	lsls	r6, r5
 8005336:	0035      	movs	r5, r6
 8005338:	408a      	lsls	r2, r1
 800533a:	4314      	orrs	r4, r2
 800533c:	6004      	str	r4, [r0, #0]
 800533e:	432b      	orrs	r3, r5
 8005340:	6043      	str	r3, [r0, #4]
}
 8005342:	bd70      	pop	{r4, r5, r6, pc}
	*data &= ~((uint64_t) (0xFF) << (byte_index * 8));
 8005344:	2620      	movs	r6, #32
 8005346:	1a76      	subs	r6, r6, r1
 8005348:	25ff      	movs	r5, #255	@ 0xff
 800534a:	40f5      	lsrs	r5, r6
 800534c:	e7e8      	b.n	8005320 <set_byte_in_uint64+0x12>
	*data |= (uint64_t) new_value << (byte_index * 8);
 800534e:	2520      	movs	r5, #32
 8005350:	1a6d      	subs	r5, r5, r1
 8005352:	0016      	movs	r6, r2
 8005354:	40ee      	lsrs	r6, r5
 8005356:	0035      	movs	r5, r6
 8005358:	e7ee      	b.n	8005338 <set_byte_in_uint64+0x2a>

0800535a <my_flash_read_double_word>:
 * @brief  
 * @param  address 
 * @retval 
 */
static uint64_t my_flash_read_double_word(uint32_t address) {
	return *((__IO uint64_t*) (address));
 800535a:	6841      	ldr	r1, [r0, #4]
 800535c:	6800      	ldr	r0, [r0, #0]
}
 800535e:	4770      	bx	lr

08005360 <my_flash_earse_pages>:
/**
 * @brief  
 * @param  address 
 * @retval 
 */
static bool my_flash_earse_pages(uint32_t page_address) {
 8005360:	b510      	push	{r4, lr}
 8005362:	b086      	sub	sp, #24
	uint32_t page_error = 0;           // Page_error,FLASH
 8005364:	2300      	movs	r3, #0
 8005366:	9305      	str	r3, [sp, #20]
	FLASH_EraseInitTypeDef my_flash;            // 
	my_flash.TypeErase = FLASH_TYPEERASE_PAGES; // Flash
 8005368:	3302      	adds	r3, #2
 800536a:	9301      	str	r3, [sp, #4]
	my_flash.Page = GetPage(page_address);
 800536c:	f7ff ffc9 	bl	8005302 <GetPage>
 8005370:	9003      	str	r0, [sp, #12]
	my_flash.NbPages = 1; // 
 8005372:	2301      	movs	r3, #1
 8005374:	9304      	str	r3, [sp, #16]
	HAL_FLASH_Unlock();
 8005376:	f000 fcfd 	bl	8005d74 <HAL_FLASH_Unlock>
	HAL_StatusTypeDef status = HAL_FLASHEx_Erase(&my_flash, &page_error);
 800537a:	a905      	add	r1, sp, #20
 800537c:	a801      	add	r0, sp, #4
 800537e:	f000 fda7 	bl	8005ed0 <HAL_FLASHEx_Erase>
 8005382:	0004      	movs	r4, r0
	HAL_FLASH_Lock();
 8005384:	f000 fd76 	bl	8005e74 <HAL_FLASH_Lock>
	if (status == HAL_OK) {
 8005388:	2c00      	cmp	r4, #0
 800538a:	d002      	beq.n	8005392 <my_flash_earse_pages+0x32>
		return true;
	}
	return false;
 800538c:	2000      	movs	r0, #0
}
 800538e:	b006      	add	sp, #24
 8005390:	bd10      	pop	{r4, pc}
		return true;
 8005392:	2001      	movs	r0, #1
 8005394:	e7fb      	b.n	800538e <my_flash_earse_pages+0x2e>

08005396 <my_flash_write_double_word>:
 * @brief  
 * @param  address 
 * @param  data 
 * @retval 
 */
static bool my_flash_write_double_word(uint32_t address, uint64_t data) {
 8005396:	b570      	push	{r4, r5, r6, lr}
 8005398:	0004      	movs	r4, r0
 800539a:	0016      	movs	r6, r2
 800539c:	001d      	movs	r5, r3
	HAL_FLASH_Unlock();
 800539e:	f000 fce9 	bl	8005d74 <HAL_FLASH_Unlock>
	HAL_StatusTypeDef status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,
 80053a2:	0032      	movs	r2, r6
 80053a4:	002b      	movs	r3, r5
 80053a6:	0021      	movs	r1, r4
 80053a8:	2001      	movs	r0, #1
 80053aa:	f000 fd31 	bl	8005e10 <HAL_FLASH_Program>
 80053ae:	0004      	movs	r4, r0
			address, data);
	HAL_FLASH_Lock();
 80053b0:	f000 fd60 	bl	8005e74 <HAL_FLASH_Lock>
	if (status == HAL_OK) {
 80053b4:	2c00      	cmp	r4, #0
 80053b6:	d001      	beq.n	80053bc <my_flash_write_double_word+0x26>
		return true;
	}
	return false;
 80053b8:	2000      	movs	r0, #0
}
 80053ba:	bd70      	pop	{r4, r5, r6, pc}
		return true;
 80053bc:	2001      	movs	r0, #1
 80053be:	e7fc      	b.n	80053ba <my_flash_write_double_word+0x24>

080053c0 <get_rgb_light>:
 * @brief  rgb
 * @param  
 * @retval 
 */
uint8_t get_rgb_light(void) {
	return *((__IO uint8_t*) (RGB_LIGHT_ADDR));
 80053c0:	4b01      	ldr	r3, [pc, #4]	@ (80053c8 <get_rgb_light+0x8>)
 80053c2:	7818      	ldrb	r0, [r3, #0]
 80053c4:	b2c0      	uxtb	r0, r0
}
 80053c6:	4770      	bx	lr
 80053c8:	0800c001 	.word	0x0800c001

080053cc <set_rgb_light>:
bool set_rgb_light(uint8_t data) {
 80053cc:	b530      	push	{r4, r5, lr}
 80053ce:	b083      	sub	sp, #12
 80053d0:	0005      	movs	r5, r0
	uint64_t temp = my_flash_read_double_word(STM32G0xx_FLASH_PAGE24_STARTADDR);
 80053d2:	4c0e      	ldr	r4, [pc, #56]	@ (800540c <set_rgb_light+0x40>)
 80053d4:	0020      	movs	r0, r4
 80053d6:	f7ff ffc0 	bl	800535a <my_flash_read_double_word>
 80053da:	9000      	str	r0, [sp, #0]
 80053dc:	9101      	str	r1, [sp, #4]
	set_byte_in_uint64(&temp, 1, data);
 80053de:	002a      	movs	r2, r5
 80053e0:	2101      	movs	r1, #1
 80053e2:	4668      	mov	r0, sp
 80053e4:	f7ff ff93 	bl	800530e <set_byte_in_uint64>
	my_flash_earse_pages(STM32G0xx_FLASH_PAGE24_STARTADDR);
 80053e8:	0020      	movs	r0, r4
 80053ea:	f7ff ffb9 	bl	8005360 <my_flash_earse_pages>
	while (my_flash_write_double_word(STM32G0xx_FLASH_PAGE24_STARTADDR, temp)
 80053ee:	9a00      	ldr	r2, [sp, #0]
 80053f0:	9b01      	ldr	r3, [sp, #4]
 80053f2:	4806      	ldr	r0, [pc, #24]	@ (800540c <set_rgb_light+0x40>)
 80053f4:	f7ff ffcf 	bl	8005396 <my_flash_write_double_word>
 80053f8:	1e04      	subs	r4, r0, #0
			!= true) {
 80053fa:	d0f8      	beq.n	80053ee <set_rgb_light+0x22>
	uint8_t dat = get_rgb_light();
 80053fc:	f7ff ffe0 	bl	80053c0 <get_rgb_light>
	if (dat == data) {
 8005400:	4285      	cmp	r5, r0
 8005402:	d000      	beq.n	8005406 <set_rgb_light+0x3a>
	return false;
 8005404:	2400      	movs	r4, #0
}
 8005406:	0020      	movs	r0, r4
 8005408:	b003      	add	sp, #12
 800540a:	bd30      	pop	{r4, r5, pc}
 800540c:	0800c000 	.word	0x0800c000

08005410 <get_bootloader_version>:
 * @brief  bootloader
 * @param  
 * @retval 
 */
uint8_t get_bootloader_version(void) {
	return *((__IO uint8_t*) (BOOTLOADER_VERSION_ADDR));
 8005410:	4b01      	ldr	r3, [pc, #4]	@ (8005418 <get_bootloader_version+0x8>)
 8005412:	7818      	ldrb	r0, [r3, #0]
 8005414:	b2c0      	uxtb	r0, r0
}
 8005416:	4770      	bx	lr
 8005418:	08001fff 	.word	0x08001fff

0800541c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800541c:	b510      	push	{r4, lr}
 800541e:	0004      	movs	r4, r0
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8005420:	4b11      	ldr	r3, [pc, #68]	@ (8005468 <HAL_InitTick+0x4c>)
 8005422:	7819      	ldrb	r1, [r3, #0]
 8005424:	2900      	cmp	r1, #0
 8005426:	d101      	bne.n	800542c <HAL_InitTick+0x10>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8005428:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 800542a:	bd10      	pop	{r4, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 800542c:	20fa      	movs	r0, #250	@ 0xfa
 800542e:	0080      	lsls	r0, r0, #2
 8005430:	f7fc fe6a 	bl	8002108 <__udivsi3>
 8005434:	0001      	movs	r1, r0
 8005436:	4b0d      	ldr	r3, [pc, #52]	@ (800546c <HAL_InitTick+0x50>)
 8005438:	6818      	ldr	r0, [r3, #0]
 800543a:	f7fc fe65 	bl	8002108 <__udivsi3>
 800543e:	f000 fc25 	bl	8005c8c <HAL_SYSTICK_Config>
 8005442:	2800      	cmp	r0, #0
 8005444:	d10d      	bne.n	8005462 <HAL_InitTick+0x46>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005446:	2c03      	cmp	r4, #3
 8005448:	d901      	bls.n	800544e <HAL_InitTick+0x32>
        status = HAL_ERROR;
 800544a:	2001      	movs	r0, #1
 800544c:	e7ed      	b.n	800542a <HAL_InitTick+0xe>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800544e:	3001      	adds	r0, #1
 8005450:	2200      	movs	r2, #0
 8005452:	0021      	movs	r1, r4
 8005454:	4240      	negs	r0, r0
 8005456:	f000 fc09 	bl	8005c6c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800545a:	4b05      	ldr	r3, [pc, #20]	@ (8005470 <HAL_InitTick+0x54>)
 800545c:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 800545e:	2000      	movs	r0, #0
 8005460:	e7e3      	b.n	800542a <HAL_InitTick+0xe>
      status = HAL_ERROR;
 8005462:	2001      	movs	r0, #1
 8005464:	e7e1      	b.n	800542a <HAL_InitTick+0xe>
 8005466:	46c0      	nop			@ (mov r8, r8)
 8005468:	200000e4 	.word	0x200000e4
 800546c:	200000e0 	.word	0x200000e0
 8005470:	200000e8 	.word	0x200000e8

08005474 <HAL_Init>:
{
 8005474:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005476:	4a08      	ldr	r2, [pc, #32]	@ (8005498 <HAL_Init+0x24>)
 8005478:	6811      	ldr	r1, [r2, #0]
 800547a:	2380      	movs	r3, #128	@ 0x80
 800547c:	005b      	lsls	r3, r3, #1
 800547e:	430b      	orrs	r3, r1
 8005480:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005482:	2003      	movs	r0, #3
 8005484:	f7ff ffca 	bl	800541c <HAL_InitTick>
 8005488:	1e04      	subs	r4, r0, #0
 800548a:	d002      	beq.n	8005492 <HAL_Init+0x1e>
    status = HAL_ERROR;
 800548c:	2401      	movs	r4, #1
}
 800548e:	0020      	movs	r0, r4
 8005490:	bd10      	pop	{r4, pc}
  HAL_MspInit();
 8005492:	f7ff f891 	bl	80045b8 <HAL_MspInit>
 8005496:	e7fa      	b.n	800548e <HAL_Init+0x1a>
 8005498:	40022000 	.word	0x40022000

0800549c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 800549c:	4b03      	ldr	r3, [pc, #12]	@ (80054ac <HAL_IncTick+0x10>)
 800549e:	781b      	ldrb	r3, [r3, #0]
 80054a0:	4a03      	ldr	r2, [pc, #12]	@ (80054b0 <HAL_IncTick+0x14>)
 80054a2:	6811      	ldr	r1, [r2, #0]
 80054a4:	185b      	adds	r3, r3, r1
 80054a6:	6013      	str	r3, [r2, #0]
}
 80054a8:	4770      	bx	lr
 80054aa:	46c0      	nop			@ (mov r8, r8)
 80054ac:	200000e4 	.word	0x200000e4
 80054b0:	20000e08 	.word	0x20000e08

080054b4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80054b4:	4b01      	ldr	r3, [pc, #4]	@ (80054bc <HAL_GetTick+0x8>)
 80054b6:	6818      	ldr	r0, [r3, #0]
}
 80054b8:	4770      	bx	lr
 80054ba:	46c0      	nop			@ (mov r8, r8)
 80054bc:	20000e08 	.word	0x20000e08

080054c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80054c0:	b570      	push	{r4, r5, r6, lr}
 80054c2:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80054c4:	f7ff fff6 	bl	80054b4 <HAL_GetTick>
 80054c8:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80054ca:	1c63      	adds	r3, r4, #1
 80054cc:	d002      	beq.n	80054d4 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80054ce:	4b04      	ldr	r3, [pc, #16]	@ (80054e0 <HAL_Delay+0x20>)
 80054d0:	781b      	ldrb	r3, [r3, #0]
 80054d2:	18e4      	adds	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80054d4:	f7ff ffee 	bl	80054b4 <HAL_GetTick>
 80054d8:	1b40      	subs	r0, r0, r5
 80054da:	42a0      	cmp	r0, r4
 80054dc:	d3fa      	bcc.n	80054d4 <HAL_Delay+0x14>
  {
  }
}
 80054de:	bd70      	pop	{r4, r5, r6, pc}
 80054e0:	200000e4 	.word	0x200000e4

080054e4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80054e4:	b530      	push	{r4, r5, lr}
 80054e6:	b083      	sub	sp, #12
 80054e8:	0004      	movs	r4, r0
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cfgr1 = 0UL;
  uint32_t tmp_cfgr2 = 0UL;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80054ea:	2300      	movs	r3, #0
 80054ec:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 80054ee:	2800      	cmp	r0, #0
 80054f0:	d100      	bne.n	80054f4 <HAL_ADC_Init+0x10>
 80054f2:	e106      	b.n	8005702 <HAL_ADC_Init+0x21e>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80054f4:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d013      	beq.n	8005522 <HAL_ADC_Init+0x3e>

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80054fa:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80054fc:	689a      	ldr	r2, [r3, #8]
 80054fe:	00d2      	lsls	r2, r2, #3
 8005500:	d41c      	bmi.n	800553c <HAL_ADC_Init+0x58>
  MODIFY_REG(ADCx->CR,
 8005502:	6899      	ldr	r1, [r3, #8]
 8005504:	4a80      	ldr	r2, [pc, #512]	@ (8005708 <HAL_ADC_Init+0x224>)
 8005506:	4011      	ands	r1, r2
 8005508:	2280      	movs	r2, #128	@ 0x80
 800550a:	0552      	lsls	r2, r2, #21
 800550c:	430a      	orrs	r2, r1
 800550e:	609a      	str	r2, [r3, #8]
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005510:	4b7e      	ldr	r3, [pc, #504]	@ (800570c <HAL_ADC_Init+0x228>)
 8005512:	6818      	ldr	r0, [r3, #0]
 8005514:	497e      	ldr	r1, [pc, #504]	@ (8005710 <HAL_ADC_Init+0x22c>)
 8005516:	f7fc fdf7 	bl	8002108 <__udivsi3>
 800551a:	3001      	adds	r0, #1
 800551c:	0040      	lsls	r0, r0, #1
 800551e:	9001      	str	r0, [sp, #4]
    while (wait_loop_index != 0UL)
 8005520:	e009      	b.n	8005536 <HAL_ADC_Init+0x52>
    HAL_ADC_MspInit(hadc);
 8005522:	f7fe feaf 	bl	8004284 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8005526:	2300      	movs	r3, #0
 8005528:	65e3      	str	r3, [r4, #92]	@ 0x5c
    hadc->Lock = HAL_UNLOCKED;
 800552a:	2254      	movs	r2, #84	@ 0x54
 800552c:	54a3      	strb	r3, [r4, r2]
 800552e:	e7e4      	b.n	80054fa <HAL_ADC_Init+0x16>
    {
      wait_loop_index--;
 8005530:	9b01      	ldr	r3, [sp, #4]
 8005532:	3b01      	subs	r3, #1
 8005534:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8005536:	9b01      	ldr	r3, [sp, #4]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d1f9      	bne.n	8005530 <HAL_ADC_Init+0x4c>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800553c:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800553e:	689a      	ldr	r2, [r3, #8]
 8005540:	00d2      	lsls	r2, r2, #3
 8005542:	d500      	bpl.n	8005546 <HAL_ADC_Init+0x62>
 8005544:	e09d      	b.n	8005682 <HAL_ADC_Init+0x19e>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005546:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8005548:	2110      	movs	r1, #16
 800554a:	430a      	orrs	r2, r1
 800554c:	65a2      	str	r2, [r4, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800554e:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8005550:	390f      	subs	r1, #15
 8005552:	430a      	orrs	r2, r1
 8005554:	65e2      	str	r2, [r4, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005556:	2001      	movs	r0, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005558:	689a      	ldr	r2, [r3, #8]
 800555a:	2104      	movs	r1, #4
 800555c:	000d      	movs	r5, r1
 800555e:	4015      	ands	r5, r2
 8005560:	4211      	tst	r1, r2
 8005562:	d000      	beq.n	8005566 <HAL_ADC_Init+0x82>
 8005564:	2501      	movs	r5, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005566:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8005568:	06d2      	lsls	r2, r2, #27
 800556a:	d500      	bpl.n	800556e <HAL_ADC_Init+0x8a>
 800556c:	e0c2      	b.n	80056f4 <HAL_ADC_Init+0x210>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800556e:	2d00      	cmp	r5, #0
 8005570:	d000      	beq.n	8005574 <HAL_ADC_Init+0x90>
 8005572:	e0bf      	b.n	80056f4 <HAL_ADC_Init+0x210>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005574:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8005576:	4967      	ldr	r1, [pc, #412]	@ (8005714 <HAL_ADC_Init+0x230>)
 8005578:	400a      	ands	r2, r1
 800557a:	3106      	adds	r1, #6
 800557c:	31ff      	adds	r1, #255	@ 0xff
 800557e:	430a      	orrs	r2, r1
 8005580:	65a2      	str	r2, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005582:	689a      	ldr	r2, [r3, #8]
 8005584:	07d2      	lsls	r2, r2, #31
 8005586:	d452      	bmi.n	800562e <HAL_ADC_Init+0x14a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8005588:	68a2      	ldr	r2, [r4, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800558a:	7e21      	ldrb	r1, [r4, #24]
 800558c:	0389      	lsls	r1, r1, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800558e:	430a      	orrs	r2, r1
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8005590:	7e61      	ldrb	r1, [r4, #25]
 8005592:	03c9      	lsls	r1, r1, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8005594:	430a      	orrs	r2, r1
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8005596:	7ea5      	ldrb	r5, [r4, #26]
 8005598:	0369      	lsls	r1, r5, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800559a:	430a      	orrs	r2, r1
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800559c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800559e:	2900      	cmp	r1, #0
 80055a0:	d001      	beq.n	80055a6 <HAL_ADC_Init+0xc2>
 80055a2:	2180      	movs	r1, #128	@ 0x80
 80055a4:	0149      	lsls	r1, r1, #5
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80055a6:	430a      	orrs	r2, r1
                    hadc->Init.DataAlign                                           |
 80055a8:	68e1      	ldr	r1, [r4, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80055aa:	430a      	orrs	r2, r1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80055ac:	6921      	ldr	r1, [r4, #16]
 80055ae:	2900      	cmp	r1, #0
 80055b0:	db69      	blt.n	8005686 <HAL_ADC_Init+0x1a2>
 80055b2:	2180      	movs	r1, #128	@ 0x80
 80055b4:	0389      	lsls	r1, r1, #14
                    hadc->Init.DataAlign                                           |
 80055b6:	430a      	orrs	r2, r1
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80055b8:	212c      	movs	r1, #44	@ 0x2c
 80055ba:	5c61      	ldrb	r1, [r4, r1]
 80055bc:	0049      	lsls	r1, r1, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80055be:	430a      	orrs	r2, r1

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80055c0:	2120      	movs	r1, #32
 80055c2:	5c61      	ldrb	r1, [r4, r1]
 80055c4:	2901      	cmp	r1, #1
 80055c6:	d061      	beq.n	800568c <HAL_ADC_Init+0x1a8>
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80055c8:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80055ca:	2900      	cmp	r1, #0
 80055cc:	d005      	beq.n	80055da <HAL_ADC_Init+0xf6>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80055ce:	25e0      	movs	r5, #224	@ 0xe0
 80055d0:	006d      	lsls	r5, r5, #1
 80055d2:	4029      	ands	r1, r5
                      hadc->Init.ExternalTrigConvEdge);
 80055d4:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80055d6:	4329      	orrs	r1, r5
 80055d8:	430a      	orrs	r2, r1
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80055da:	68d9      	ldr	r1, [r3, #12]
 80055dc:	4d4e      	ldr	r5, [pc, #312]	@ (8005718 <HAL_ADC_Init+0x234>)
 80055de:	4029      	ands	r1, r5
 80055e0:	430a      	orrs	r2, r1
 80055e2:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80055e4:	6863      	ldr	r3, [r4, #4]
 80055e6:	0f9b      	lsrs	r3, r3, #30
 80055e8:	079b      	lsls	r3, r3, #30
                    hadc->Init.TriggerFrequencyMode
 80055ea:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80055ec:	431a      	orrs	r2, r3
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 80055ee:	213c      	movs	r1, #60	@ 0x3c
 80055f0:	5c61      	ldrb	r1, [r4, r1]
 80055f2:	2901      	cmp	r1, #1
 80055f4:	d059      	beq.n	80056aa <HAL_ADC_Init+0x1c6>
                      hadc->Init.Oversampling.RightBitShift |
                      hadc->Init.Oversampling.TriggeredMode
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 80055f6:	6821      	ldr	r1, [r4, #0]
 80055f8:	690b      	ldr	r3, [r1, #16]
 80055fa:	4d48      	ldr	r5, [pc, #288]	@ (800571c <HAL_ADC_Init+0x238>)
 80055fc:	402b      	ands	r3, r5
 80055fe:	4313      	orrs	r3, r2
 8005600:	610b      	str	r3, [r1, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8005602:	6863      	ldr	r3, [r4, #4]
 8005604:	22c0      	movs	r2, #192	@ 0xc0
 8005606:	0612      	lsls	r2, r2, #24
 8005608:	4293      	cmp	r3, r2
 800560a:	d010      	beq.n	800562e <HAL_ADC_Init+0x14a>
 800560c:	2280      	movs	r2, #128	@ 0x80
 800560e:	05d2      	lsls	r2, r2, #23
 8005610:	4293      	cmp	r3, r2
 8005612:	d00c      	beq.n	800562e <HAL_ADC_Init+0x14a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8005614:	2280      	movs	r2, #128	@ 0x80
 8005616:	0612      	lsls	r2, r2, #24
 8005618:	4293      	cmp	r3, r2
 800561a:	d008      	beq.n	800562e <HAL_ADC_Init+0x14a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 800561c:	4940      	ldr	r1, [pc, #256]	@ (8005720 <HAL_ADC_Init+0x23c>)
 800561e:	680a      	ldr	r2, [r1, #0]
 8005620:	4d40      	ldr	r5, [pc, #256]	@ (8005724 <HAL_ADC_Init+0x240>)
 8005622:	402a      	ands	r2, r5
 8005624:	25f0      	movs	r5, #240	@ 0xf0
 8005626:	03ad      	lsls	r5, r5, #14
 8005628:	402b      	ands	r3, r5
 800562a:	4313      	orrs	r3, r2
 800562c:	600b      	str	r3, [r1, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800562e:	6821      	ldr	r1, [r4, #0]
 8005630:	6b63      	ldr	r3, [r4, #52]	@ 0x34
  MODIFY_REG(ADCx->SMPR,
 8005632:	694a      	ldr	r2, [r1, #20]
 8005634:	2507      	movs	r5, #7
 8005636:	43aa      	bics	r2, r5
 8005638:	4313      	orrs	r3, r2
 800563a:	614b      	str	r3, [r1, #20]
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 800563c:	6821      	ldr	r1, [r4, #0]
 800563e:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8005640:	694b      	ldr	r3, [r1, #20]
 8005642:	3569      	adds	r5, #105	@ 0x69
 8005644:	43ab      	bics	r3, r5
 8005646:	0112      	lsls	r2, r2, #4
 8005648:	4313      	orrs	r3, r2
 800564a:	614b      	str	r3, [r1, #20]
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800564c:	6923      	ldr	r3, [r4, #16]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d135      	bne.n	80056be <HAL_ADC_Init+0x1da>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8005652:	6822      	ldr	r2, [r4, #0]
 8005654:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8005656:	3b10      	subs	r3, #16
 8005658:	430b      	orrs	r3, r1
 800565a:	6293      	str	r3, [r2, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800565c:	6823      	ldr	r3, [r4, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800565e:	695a      	ldr	r2, [r3, #20]
 8005660:	2307      	movs	r3, #7
 8005662:	4013      	ands	r3, r2
        == hadc->Init.SamplingTimeCommon1)
 8005664:	6b62      	ldr	r2, [r4, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8005666:	429a      	cmp	r2, r3
 8005668:	d03b      	beq.n	80056e2 <HAL_ADC_Init+0x1fe>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800566a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800566c:	2212      	movs	r2, #18
 800566e:	4393      	bics	r3, r2
 8005670:	3a02      	subs	r2, #2
 8005672:	4313      	orrs	r3, r2
 8005674:	65a3      	str	r3, [r4, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005676:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005678:	3a0f      	subs	r2, #15
 800567a:	4313      	orrs	r3, r2
 800567c:	65e3      	str	r3, [r4, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 800567e:	2001      	movs	r0, #1
 8005680:	e03d      	b.n	80056fe <HAL_ADC_Init+0x21a>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005682:	2000      	movs	r0, #0
 8005684:	e768      	b.n	8005558 <HAL_ADC_Init+0x74>
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8005686:	0049      	lsls	r1, r1, #1
 8005688:	0849      	lsrs	r1, r1, #1
 800568a:	e794      	b.n	80055b6 <HAL_ADC_Init+0xd2>
        if (hadc->Init.ContinuousConvMode == DISABLE)
 800568c:	2d00      	cmp	r5, #0
 800568e:	d103      	bne.n	8005698 <HAL_ADC_Init+0x1b4>
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8005690:	2180      	movs	r1, #128	@ 0x80
 8005692:	0249      	lsls	r1, r1, #9
 8005694:	430a      	orrs	r2, r1
 8005696:	e797      	b.n	80055c8 <HAL_ADC_Init+0xe4>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005698:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 800569a:	2520      	movs	r5, #32
 800569c:	4329      	orrs	r1, r5
 800569e:	65a1      	str	r1, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80056a0:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 80056a2:	3d1f      	subs	r5, #31
 80056a4:	4329      	orrs	r1, r5
 80056a6:	65e1      	str	r1, [r4, #92]	@ 0x5c
 80056a8:	e78e      	b.n	80055c8 <HAL_ADC_Init+0xe4>
                      hadc->Init.Oversampling.Ratio         |
 80056aa:	6c21      	ldr	r1, [r4, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80056ac:	430b      	orrs	r3, r1
                      hadc->Init.Oversampling.RightBitShift |
 80056ae:	6c61      	ldr	r1, [r4, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 80056b0:	430b      	orrs	r3, r1
                      hadc->Init.Oversampling.TriggeredMode
 80056b2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 80056b4:	430b      	orrs	r3, r1
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 80056b6:	4313      	orrs	r3, r2
 80056b8:	2201      	movs	r2, #1
 80056ba:	431a      	orrs	r2, r3
 80056bc:	e79b      	b.n	80055f6 <HAL_ADC_Init+0x112>
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80056be:	2280      	movs	r2, #128	@ 0x80
 80056c0:	0392      	lsls	r2, r2, #14
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d1ca      	bne.n	800565c <HAL_ADC_Init+0x178>
      MODIFY_REG(hadc->Instance->CHSELR,
 80056c6:	6821      	ldr	r1, [r4, #0]
 80056c8:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 80056ca:	69e3      	ldr	r3, [r4, #28]
 80056cc:	3b01      	subs	r3, #1
 80056ce:	009b      	lsls	r3, r3, #2
 80056d0:	221c      	movs	r2, #28
 80056d2:	401a      	ands	r2, r3
 80056d4:	2310      	movs	r3, #16
 80056d6:	425b      	negs	r3, r3
 80056d8:	4093      	lsls	r3, r2
 80056da:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 80056dc:	4313      	orrs	r3, r2
 80056de:	628b      	str	r3, [r1, #40]	@ 0x28
 80056e0:	e7bc      	b.n	800565c <HAL_ADC_Init+0x178>
      ADC_CLEAR_ERRORCODE(hadc);
 80056e2:	2300      	movs	r3, #0
 80056e4:	65e3      	str	r3, [r4, #92]	@ 0x5c
      ADC_STATE_CLR_SET(hadc->State,
 80056e6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80056e8:	2203      	movs	r2, #3
 80056ea:	4393      	bics	r3, r2
 80056ec:	3a02      	subs	r2, #2
 80056ee:	4313      	orrs	r3, r2
 80056f0:	65a3      	str	r3, [r4, #88]	@ 0x58
 80056f2:	e004      	b.n	80056fe <HAL_ADC_Init+0x21a>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80056f4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80056f6:	2210      	movs	r2, #16
 80056f8:	4313      	orrs	r3, r2
 80056fa:	65a3      	str	r3, [r4, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80056fc:	2001      	movs	r0, #1
  }

  return tmp_hal_status;
}
 80056fe:	b003      	add	sp, #12
 8005700:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8005702:	2001      	movs	r0, #1
 8005704:	e7fb      	b.n	80056fe <HAL_ADC_Init+0x21a>
 8005706:	46c0      	nop			@ (mov r8, r8)
 8005708:	6fffffe8 	.word	0x6fffffe8
 800570c:	200000e0 	.word	0x200000e0
 8005710:	00030d40 	.word	0x00030d40
 8005714:	fffffefd 	.word	0xfffffefd
 8005718:	ffde0201 	.word	0xffde0201
 800571c:	1ffffc02 	.word	0x1ffffc02
 8005720:	40012708 	.word	0x40012708
 8005724:	ffc3ffff 	.word	0xffc3ffff

08005728 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8005728:	b5f0      	push	{r4, r5, r6, r7, lr}
 800572a:	b083      	sub	sp, #12
 800572c:	0004      	movs	r4, r0
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800572e:	2300      	movs	r3, #0
 8005730:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(pConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(pConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8005732:	6905      	ldr	r5, [r0, #16]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8005734:	3354      	adds	r3, #84	@ 0x54
 8005736:	5cc3      	ldrb	r3, [r0, r3]
 8005738:	2b01      	cmp	r3, #1
 800573a:	d100      	bne.n	800573e <HAL_ADC_ConfigChannel+0x16>
 800573c:	e12f      	b.n	800599e <HAL_ADC_ConfigChannel+0x276>
 800573e:	2354      	movs	r3, #84	@ 0x54
 8005740:	2201      	movs	r2, #1
 8005742:	54c2      	strb	r2, [r0, r3]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005744:	6800      	ldr	r0, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005746:	6883      	ldr	r3, [r0, #8]
 8005748:	3203      	adds	r2, #3
 800574a:	0016      	movs	r6, r2
 800574c:	401e      	ands	r6, r3
 800574e:	421a      	tst	r2, r3
 8005750:	d009      	beq.n	8005766 <HAL_ADC_ConfigChannel+0x3e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005752:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005754:	321c      	adds	r2, #28
 8005756:	4313      	orrs	r3, r2
 8005758:	65a3      	str	r3, [r4, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800575a:	2001      	movs	r0, #1
  }

  __HAL_UNLOCK(hadc);
 800575c:	2354      	movs	r3, #84	@ 0x54
 800575e:	2200      	movs	r2, #0
 8005760:	54e2      	strb	r2, [r4, r3]

  return tmp_hal_status;
}
 8005762:	b003      	add	sp, #12
 8005764:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (pConfig->Rank != ADC_RANK_NONE)
 8005766:	684b      	ldr	r3, [r1, #4]
 8005768:	2b02      	cmp	r3, #2
 800576a:	d100      	bne.n	800576e <HAL_ADC_ConfigChannel+0x46>
 800576c:	e0d5      	b.n	800591a <HAL_ADC_ConfigChannel+0x1f2>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800576e:	2280      	movs	r2, #128	@ 0x80
 8005770:	0612      	lsls	r2, r2, #24
 8005772:	4295      	cmp	r5, r2
 8005774:	d025      	beq.n	80057c2 <HAL_ADC_ConfigChannel+0x9a>
 8005776:	4a8b      	ldr	r2, [pc, #556]	@ (80059a4 <HAL_ADC_ConfigChannel+0x27c>)
 8005778:	4295      	cmp	r5, r2
 800577a:	d022      	beq.n	80057c2 <HAL_ADC_ConfigChannel+0x9a>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800577c:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 800577e:	271f      	movs	r7, #31
 8005780:	401f      	ands	r7, r3
 8005782:	250f      	movs	r5, #15
 8005784:	40bd      	lsls	r5, r7
 8005786:	43aa      	bics	r2, r5
 8005788:	680b      	ldr	r3, [r1, #0]
 800578a:	035d      	lsls	r5, r3, #13
 800578c:	d12f      	bne.n	80057ee <HAL_ADC_ConfigChannel+0xc6>
 800578e:	0e9b      	lsrs	r3, r3, #26
 8005790:	261f      	movs	r6, #31
 8005792:	401e      	ands	r6, r3
 8005794:	40be      	lsls	r6, r7
 8005796:	4332      	orrs	r2, r6
 8005798:	6622      	str	r2, [r4, #96]	@ 0x60
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 800579a:	684d      	ldr	r5, [r1, #4]
 800579c:	08ab      	lsrs	r3, r5, #2
 800579e:	3301      	adds	r3, #1
 80057a0:	69e2      	ldr	r2, [r4, #28]
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d813      	bhi.n	80057ce <HAL_ADC_ConfigChannel+0xa6>
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80057a6:	680e      	ldr	r6, [r1, #0]
  MODIFY_REG(ADCx->CHSELR,
 80057a8:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 80057aa:	231f      	movs	r3, #31
 80057ac:	401d      	ands	r5, r3
 80057ae:	3b10      	subs	r3, #16
 80057b0:	001f      	movs	r7, r3
 80057b2:	40af      	lsls	r7, r5
 80057b4:	43ba      	bics	r2, r7
 80057b6:	0eb6      	lsrs	r6, r6, #26
 80057b8:	4033      	ands	r3, r6
 80057ba:	40ab      	lsls	r3, r5
 80057bc:	4313      	orrs	r3, r2
 80057be:	6283      	str	r3, [r0, #40]	@ 0x28
}
 80057c0:	e005      	b.n	80057ce <HAL_ADC_ConfigChannel+0xa6>
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 80057c2:	680b      	ldr	r3, [r1, #0]
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80057c4:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 80057c6:	035b      	lsls	r3, r3, #13
 80057c8:	0b5b      	lsrs	r3, r3, #13
 80057ca:	4313      	orrs	r3, r2
 80057cc:	6283      	str	r3, [r0, #40]	@ 0x28
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80057ce:	6820      	ldr	r0, [r4, #0]
 80057d0:	680b      	ldr	r3, [r1, #0]
 80057d2:	688d      	ldr	r5, [r1, #8]
  MODIFY_REG(ADCx->SMPR,
 80057d4:	6942      	ldr	r2, [r0, #20]
 80057d6:	021b      	lsls	r3, r3, #8
 80057d8:	439a      	bics	r2, r3
 80057da:	402b      	ands	r3, r5
 80057dc:	4d72      	ldr	r5, [pc, #456]	@ (80059a8 <HAL_ADC_ConfigChannel+0x280>)
 80057de:	402b      	ands	r3, r5
 80057e0:	4313      	orrs	r3, r2
 80057e2:	6143      	str	r3, [r0, #20]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80057e4:	680b      	ldr	r3, [r1, #0]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	db4f      	blt.n	800588a <HAL_ADC_ConfigChannel+0x162>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80057ea:	2000      	movs	r0, #0
 80057ec:	e7b6      	b.n	800575c <HAL_ADC_ConfigChannel+0x34>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80057ee:	07dd      	lsls	r5, r3, #31
 80057f0:	d4d0      	bmi.n	8005794 <HAL_ADC_ConfigChannel+0x6c>
 80057f2:	079d      	lsls	r5, r3, #30
 80057f4:	d427      	bmi.n	8005846 <HAL_ADC_ConfigChannel+0x11e>
 80057f6:	075d      	lsls	r5, r3, #29
 80057f8:	d427      	bmi.n	800584a <HAL_ADC_ConfigChannel+0x122>
 80057fa:	071d      	lsls	r5, r3, #28
 80057fc:	d427      	bmi.n	800584e <HAL_ADC_ConfigChannel+0x126>
 80057fe:	06dd      	lsls	r5, r3, #27
 8005800:	d427      	bmi.n	8005852 <HAL_ADC_ConfigChannel+0x12a>
 8005802:	069d      	lsls	r5, r3, #26
 8005804:	d427      	bmi.n	8005856 <HAL_ADC_ConfigChannel+0x12e>
 8005806:	065d      	lsls	r5, r3, #25
 8005808:	d427      	bmi.n	800585a <HAL_ADC_ConfigChannel+0x132>
 800580a:	061d      	lsls	r5, r3, #24
 800580c:	d427      	bmi.n	800585e <HAL_ADC_ConfigChannel+0x136>
 800580e:	05dd      	lsls	r5, r3, #23
 8005810:	d427      	bmi.n	8005862 <HAL_ADC_ConfigChannel+0x13a>
 8005812:	059d      	lsls	r5, r3, #22
 8005814:	d427      	bmi.n	8005866 <HAL_ADC_ConfigChannel+0x13e>
 8005816:	055d      	lsls	r5, r3, #21
 8005818:	d427      	bmi.n	800586a <HAL_ADC_ConfigChannel+0x142>
 800581a:	051d      	lsls	r5, r3, #20
 800581c:	d427      	bmi.n	800586e <HAL_ADC_ConfigChannel+0x146>
 800581e:	04dd      	lsls	r5, r3, #19
 8005820:	d427      	bmi.n	8005872 <HAL_ADC_ConfigChannel+0x14a>
 8005822:	049d      	lsls	r5, r3, #18
 8005824:	d427      	bmi.n	8005876 <HAL_ADC_ConfigChannel+0x14e>
 8005826:	045d      	lsls	r5, r3, #17
 8005828:	d427      	bmi.n	800587a <HAL_ADC_ConfigChannel+0x152>
 800582a:	041d      	lsls	r5, r3, #16
 800582c:	d427      	bmi.n	800587e <HAL_ADC_ConfigChannel+0x156>
 800582e:	03dd      	lsls	r5, r3, #15
 8005830:	d427      	bmi.n	8005882 <HAL_ADC_ConfigChannel+0x15a>
 8005832:	039d      	lsls	r5, r3, #14
 8005834:	d427      	bmi.n	8005886 <HAL_ADC_ConfigChannel+0x15e>
 8005836:	2580      	movs	r5, #128	@ 0x80
 8005838:	02ed      	lsls	r5, r5, #11
 800583a:	001e      	movs	r6, r3
 800583c:	402e      	ands	r6, r5
 800583e:	422b      	tst	r3, r5
 8005840:	d0a8      	beq.n	8005794 <HAL_ADC_ConfigChannel+0x6c>
 8005842:	2612      	movs	r6, #18
 8005844:	e7a6      	b.n	8005794 <HAL_ADC_ConfigChannel+0x6c>
 8005846:	2601      	movs	r6, #1
 8005848:	e7a4      	b.n	8005794 <HAL_ADC_ConfigChannel+0x6c>
 800584a:	2602      	movs	r6, #2
 800584c:	e7a2      	b.n	8005794 <HAL_ADC_ConfigChannel+0x6c>
 800584e:	2603      	movs	r6, #3
 8005850:	e7a0      	b.n	8005794 <HAL_ADC_ConfigChannel+0x6c>
 8005852:	2604      	movs	r6, #4
 8005854:	e79e      	b.n	8005794 <HAL_ADC_ConfigChannel+0x6c>
 8005856:	2605      	movs	r6, #5
 8005858:	e79c      	b.n	8005794 <HAL_ADC_ConfigChannel+0x6c>
 800585a:	2606      	movs	r6, #6
 800585c:	e79a      	b.n	8005794 <HAL_ADC_ConfigChannel+0x6c>
 800585e:	2607      	movs	r6, #7
 8005860:	e798      	b.n	8005794 <HAL_ADC_ConfigChannel+0x6c>
 8005862:	2608      	movs	r6, #8
 8005864:	e796      	b.n	8005794 <HAL_ADC_ConfigChannel+0x6c>
 8005866:	2609      	movs	r6, #9
 8005868:	e794      	b.n	8005794 <HAL_ADC_ConfigChannel+0x6c>
 800586a:	260a      	movs	r6, #10
 800586c:	e792      	b.n	8005794 <HAL_ADC_ConfigChannel+0x6c>
 800586e:	260b      	movs	r6, #11
 8005870:	e790      	b.n	8005794 <HAL_ADC_ConfigChannel+0x6c>
 8005872:	260c      	movs	r6, #12
 8005874:	e78e      	b.n	8005794 <HAL_ADC_ConfigChannel+0x6c>
 8005876:	260d      	movs	r6, #13
 8005878:	e78c      	b.n	8005794 <HAL_ADC_ConfigChannel+0x6c>
 800587a:	260e      	movs	r6, #14
 800587c:	e78a      	b.n	8005794 <HAL_ADC_ConfigChannel+0x6c>
 800587e:	260f      	movs	r6, #15
 8005880:	e788      	b.n	8005794 <HAL_ADC_ConfigChannel+0x6c>
 8005882:	2610      	movs	r6, #16
 8005884:	e786      	b.n	8005794 <HAL_ADC_ConfigChannel+0x6c>
 8005886:	2611      	movs	r6, #17
 8005888:	e784      	b.n	8005794 <HAL_ADC_ConfigChannel+0x6c>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800588a:	4a48      	ldr	r2, [pc, #288]	@ (80059ac <HAL_ADC_ConfigChannel+0x284>)
 800588c:	6811      	ldr	r1, [r2, #0]
 800588e:	22e0      	movs	r2, #224	@ 0xe0
 8005890:	0452      	lsls	r2, r2, #17
 8005892:	400a      	ands	r2, r1
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8005894:	4846      	ldr	r0, [pc, #280]	@ (80059b0 <HAL_ADC_ConfigChannel+0x288>)
 8005896:	4283      	cmp	r3, r0
 8005898:	d007      	beq.n	80058aa <HAL_ADC_ConfigChannel+0x182>
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800589a:	4846      	ldr	r0, [pc, #280]	@ (80059b4 <HAL_ADC_ConfigChannel+0x28c>)
 800589c:	4283      	cmp	r3, r0
 800589e:	d022      	beq.n	80058e6 <HAL_ADC_ConfigChannel+0x1be>
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80058a0:	4845      	ldr	r0, [pc, #276]	@ (80059b8 <HAL_ADC_ConfigChannel+0x290>)
 80058a2:	4283      	cmp	r3, r0
 80058a4:	d02c      	beq.n	8005900 <HAL_ADC_ConfigChannel+0x1d8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80058a6:	2000      	movs	r0, #0
 80058a8:	e758      	b.n	800575c <HAL_ADC_ConfigChannel+0x34>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80058aa:	0208      	lsls	r0, r1, #8
 80058ac:	d4f5      	bmi.n	800589a <HAL_ADC_ConfigChannel+0x172>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80058ae:	2380      	movs	r3, #128	@ 0x80
 80058b0:	041b      	lsls	r3, r3, #16
 80058b2:	4313      	orrs	r3, r2
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80058b4:	493d      	ldr	r1, [pc, #244]	@ (80059ac <HAL_ADC_ConfigChannel+0x284>)
 80058b6:	680a      	ldr	r2, [r1, #0]
 80058b8:	4840      	ldr	r0, [pc, #256]	@ (80059bc <HAL_ADC_ConfigChannel+0x294>)
 80058ba:	4002      	ands	r2, r0
 80058bc:	4313      	orrs	r3, r2
 80058be:	600b      	str	r3, [r1, #0]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80058c0:	4b3f      	ldr	r3, [pc, #252]	@ (80059c0 <HAL_ADC_ConfigChannel+0x298>)
 80058c2:	6818      	ldr	r0, [r3, #0]
 80058c4:	493f      	ldr	r1, [pc, #252]	@ (80059c4 <HAL_ADC_ConfigChannel+0x29c>)
 80058c6:	f7fc fc1f 	bl	8002108 <__udivsi3>
 80058ca:	3001      	adds	r0, #1
 80058cc:	0043      	lsls	r3, r0, #1
 80058ce:	181b      	adds	r3, r3, r0
 80058d0:	009b      	lsls	r3, r3, #2
 80058d2:	9301      	str	r3, [sp, #4]
          while (wait_loop_index != 0UL)
 80058d4:	e002      	b.n	80058dc <HAL_ADC_ConfigChannel+0x1b4>
            wait_loop_index--;
 80058d6:	9b01      	ldr	r3, [sp, #4]
 80058d8:	3b01      	subs	r3, #1
 80058da:	9301      	str	r3, [sp, #4]
          while (wait_loop_index != 0UL)
 80058dc:	9b01      	ldr	r3, [sp, #4]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d1f9      	bne.n	80058d6 <HAL_ADC_ConfigChannel+0x1ae>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80058e2:	2000      	movs	r0, #0
 80058e4:	e73a      	b.n	800575c <HAL_ADC_ConfigChannel+0x34>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80058e6:	01c8      	lsls	r0, r1, #7
 80058e8:	d4da      	bmi.n	80058a0 <HAL_ADC_ConfigChannel+0x178>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80058ea:	2380      	movs	r3, #128	@ 0x80
 80058ec:	045b      	lsls	r3, r3, #17
 80058ee:	4313      	orrs	r3, r2
 80058f0:	492e      	ldr	r1, [pc, #184]	@ (80059ac <HAL_ADC_ConfigChannel+0x284>)
 80058f2:	680a      	ldr	r2, [r1, #0]
 80058f4:	4831      	ldr	r0, [pc, #196]	@ (80059bc <HAL_ADC_ConfigChannel+0x294>)
 80058f6:	4002      	ands	r2, r0
 80058f8:	4313      	orrs	r3, r2
 80058fa:	600b      	str	r3, [r1, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80058fc:	2000      	movs	r0, #0
}
 80058fe:	e72d      	b.n	800575c <HAL_ADC_ConfigChannel+0x34>
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8005900:	0249      	lsls	r1, r1, #9
 8005902:	d44a      	bmi.n	800599a <HAL_ADC_ConfigChannel+0x272>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005904:	2380      	movs	r3, #128	@ 0x80
 8005906:	03db      	lsls	r3, r3, #15
 8005908:	4313      	orrs	r3, r2
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800590a:	4928      	ldr	r1, [pc, #160]	@ (80059ac <HAL_ADC_ConfigChannel+0x284>)
 800590c:	680a      	ldr	r2, [r1, #0]
 800590e:	482b      	ldr	r0, [pc, #172]	@ (80059bc <HAL_ADC_ConfigChannel+0x294>)
 8005910:	4002      	ands	r2, r0
 8005912:	4313      	orrs	r3, r2
 8005914:	600b      	str	r3, [r1, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005916:	2000      	movs	r0, #0
}
 8005918:	e720      	b.n	800575c <HAL_ADC_ConfigChannel+0x34>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800591a:	2380      	movs	r3, #128	@ 0x80
 800591c:	061b      	lsls	r3, r3, #24
 800591e:	429d      	cmp	r5, r3
 8005920:	d002      	beq.n	8005928 <HAL_ADC_ConfigChannel+0x200>
 8005922:	4b20      	ldr	r3, [pc, #128]	@ (80059a4 <HAL_ADC_ConfigChannel+0x27c>)
 8005924:	429d      	cmp	r5, r3
 8005926:	d105      	bne.n	8005934 <HAL_ADC_ConfigChannel+0x20c>
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8005928:	680b      	ldr	r3, [r1, #0]
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800592a:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 800592c:	035b      	lsls	r3, r3, #13
 800592e:	0b5b      	lsrs	r3, r3, #13
 8005930:	439a      	bics	r2, r3
 8005932:	6282      	str	r2, [r0, #40]	@ 0x28
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005934:	680b      	ldr	r3, [r1, #0]
 8005936:	2b00      	cmp	r3, #0
 8005938:	db01      	blt.n	800593e <HAL_ADC_ConfigChannel+0x216>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800593a:	2000      	movs	r0, #0
 800593c:	e70e      	b.n	800575c <HAL_ADC_ConfigChannel+0x34>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800593e:	4a1b      	ldr	r2, [pc, #108]	@ (80059ac <HAL_ADC_ConfigChannel+0x284>)
 8005940:	6812      	ldr	r2, [r2, #0]
        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005942:	491b      	ldr	r1, [pc, #108]	@ (80059b0 <HAL_ADC_ConfigChannel+0x288>)
 8005944:	428b      	cmp	r3, r1
 8005946:	d007      	beq.n	8005958 <HAL_ADC_ConfigChannel+0x230>
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8005948:	491a      	ldr	r1, [pc, #104]	@ (80059b4 <HAL_ADC_ConfigChannel+0x28c>)
 800594a:	428b      	cmp	r3, r1
 800594c:	d00f      	beq.n	800596e <HAL_ADC_ConfigChannel+0x246>
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 800594e:	491a      	ldr	r1, [pc, #104]	@ (80059b8 <HAL_ADC_ConfigChannel+0x290>)
 8005950:	428b      	cmp	r3, r1
 8005952:	d017      	beq.n	8005984 <HAL_ADC_ConfigChannel+0x25c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005954:	2000      	movs	r0, #0
 8005956:	e701      	b.n	800575c <HAL_ADC_ConfigChannel+0x34>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005958:	23a0      	movs	r3, #160	@ 0xa0
 800595a:	045b      	lsls	r3, r3, #17
 800595c:	401a      	ands	r2, r3
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800595e:	4913      	ldr	r1, [pc, #76]	@ (80059ac <HAL_ADC_ConfigChannel+0x284>)
 8005960:	680b      	ldr	r3, [r1, #0]
 8005962:	4816      	ldr	r0, [pc, #88]	@ (80059bc <HAL_ADC_ConfigChannel+0x294>)
 8005964:	4003      	ands	r3, r0
 8005966:	431a      	orrs	r2, r3
 8005968:	600a      	str	r2, [r1, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800596a:	2000      	movs	r0, #0
}
 800596c:	e6f6      	b.n	800575c <HAL_ADC_ConfigChannel+0x34>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800596e:	23c0      	movs	r3, #192	@ 0xc0
 8005970:	041b      	lsls	r3, r3, #16
 8005972:	401a      	ands	r2, r3
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8005974:	490d      	ldr	r1, [pc, #52]	@ (80059ac <HAL_ADC_ConfigChannel+0x284>)
 8005976:	680b      	ldr	r3, [r1, #0]
 8005978:	4810      	ldr	r0, [pc, #64]	@ (80059bc <HAL_ADC_ConfigChannel+0x294>)
 800597a:	4003      	ands	r3, r0
 800597c:	431a      	orrs	r2, r3
 800597e:	600a      	str	r2, [r1, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005980:	2000      	movs	r0, #0
}
 8005982:	e6eb      	b.n	800575c <HAL_ADC_ConfigChannel+0x34>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005984:	23c0      	movs	r3, #192	@ 0xc0
 8005986:	045b      	lsls	r3, r3, #17
 8005988:	401a      	ands	r2, r3
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800598a:	4908      	ldr	r1, [pc, #32]	@ (80059ac <HAL_ADC_ConfigChannel+0x284>)
 800598c:	680b      	ldr	r3, [r1, #0]
 800598e:	480b      	ldr	r0, [pc, #44]	@ (80059bc <HAL_ADC_ConfigChannel+0x294>)
 8005990:	4003      	ands	r3, r0
 8005992:	431a      	orrs	r2, r3
 8005994:	600a      	str	r2, [r1, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005996:	2000      	movs	r0, #0
}
 8005998:	e6e0      	b.n	800575c <HAL_ADC_ConfigChannel+0x34>
 800599a:	2000      	movs	r0, #0
 800599c:	e6de      	b.n	800575c <HAL_ADC_ConfigChannel+0x34>
  __HAL_LOCK(hadc);
 800599e:	2002      	movs	r0, #2
 80059a0:	e6df      	b.n	8005762 <HAL_ADC_ConfigChannel+0x3a>
 80059a2:	46c0      	nop			@ (mov r8, r8)
 80059a4:	80000004 	.word	0x80000004
 80059a8:	07ffff00 	.word	0x07ffff00
 80059ac:	40012708 	.word	0x40012708
 80059b0:	b0001000 	.word	0xb0001000
 80059b4:	b8004000 	.word	0xb8004000
 80059b8:	b4002000 	.word	0xb4002000
 80059bc:	fe3fffff 	.word	0xfe3fffff
 80059c0:	200000e0 	.word	0x200000e0
 80059c4:	00030d40 	.word	0x00030d40

080059c8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80059c8:	b570      	push	{r4, r5, r6, lr}
 80059ca:	0004      	movs	r4, r0
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80059cc:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80059ce:	689a      	ldr	r2, [r3, #8]
 80059d0:	2102      	movs	r1, #2
 80059d2:	0008      	movs	r0, r1
 80059d4:	4010      	ands	r0, r2
 80059d6:	4211      	tst	r1, r2
 80059d8:	d000      	beq.n	80059dc <ADC_Disable+0x14>
 80059da:	2001      	movs	r0, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80059dc:	689a      	ldr	r2, [r3, #8]
 80059de:	07d2      	lsls	r2, r2, #31
 80059e0:	d535      	bpl.n	8005a4e <ADC_Disable+0x86>

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
      && (tmp_adc_is_disable_on_going == 0UL)
 80059e2:	2800      	cmp	r0, #0
 80059e4:	d135      	bne.n	8005a52 <ADC_Disable+0x8a>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80059e6:	6899      	ldr	r1, [r3, #8]
 80059e8:	2205      	movs	r2, #5
 80059ea:	400a      	ands	r2, r1
 80059ec:	2a01      	cmp	r2, #1
 80059ee:	d009      	beq.n	8005a04 <ADC_Disable+0x3c>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80059f0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80059f2:	2210      	movs	r2, #16
 80059f4:	4313      	orrs	r3, r2
 80059f6:	65a3      	str	r3, [r4, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80059f8:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80059fa:	3a0f      	subs	r2, #15
 80059fc:	4313      	orrs	r3, r2
 80059fe:	65e3      	str	r3, [r4, #92]	@ 0x5c

      return HAL_ERROR;
 8005a00:	2001      	movs	r0, #1
 8005a02:	e025      	b.n	8005a50 <ADC_Disable+0x88>
  MODIFY_REG(ADCx->CR,
 8005a04:	689a      	ldr	r2, [r3, #8]
 8005a06:	4914      	ldr	r1, [pc, #80]	@ (8005a58 <ADC_Disable+0x90>)
 8005a08:	400a      	ands	r2, r1
 8005a0a:	2102      	movs	r1, #2
 8005a0c:	430a      	orrs	r2, r1
 8005a0e:	609a      	str	r2, [r3, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8005a10:	6823      	ldr	r3, [r4, #0]
 8005a12:	2203      	movs	r2, #3
 8005a14:	601a      	str	r2, [r3, #0]
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005a16:	f7ff fd4d 	bl	80054b4 <HAL_GetTick>
 8005a1a:	0005      	movs	r5, r0

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005a1c:	6823      	ldr	r3, [r4, #0]
 8005a1e:	689b      	ldr	r3, [r3, #8]
 8005a20:	07db      	lsls	r3, r3, #31
 8005a22:	d512      	bpl.n	8005a4a <ADC_Disable+0x82>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005a24:	f7ff fd46 	bl	80054b4 <HAL_GetTick>
 8005a28:	1b40      	subs	r0, r0, r5
 8005a2a:	2802      	cmp	r0, #2
 8005a2c:	d9f6      	bls.n	8005a1c <ADC_Disable+0x54>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005a2e:	6823      	ldr	r3, [r4, #0]
 8005a30:	689b      	ldr	r3, [r3, #8]
 8005a32:	07db      	lsls	r3, r3, #31
 8005a34:	d5f2      	bpl.n	8005a1c <ADC_Disable+0x54>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005a36:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005a38:	2210      	movs	r2, #16
 8005a3a:	4313      	orrs	r3, r2
 8005a3c:	65a3      	str	r3, [r4, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005a3e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005a40:	3a0f      	subs	r2, #15
 8005a42:	4313      	orrs	r3, r2
 8005a44:	65e3      	str	r3, [r4, #92]	@ 0x5c

          return HAL_ERROR;
 8005a46:	2001      	movs	r0, #1
 8005a48:	e002      	b.n	8005a50 <ADC_Disable+0x88>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005a4a:	2000      	movs	r0, #0
 8005a4c:	e000      	b.n	8005a50 <ADC_Disable+0x88>
 8005a4e:	2000      	movs	r0, #0
}
 8005a50:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8005a52:	2000      	movs	r0, #0
 8005a54:	e7fc      	b.n	8005a50 <ADC_Disable+0x88>
 8005a56:	46c0      	nop			@ (mov r8, r8)
 8005a58:	7fffffe8 	.word	0x7fffffe8

08005a5c <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8005a5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a5e:	b083      	sub	sp, #12
 8005a60:	0004      	movs	r4, r0
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8005a62:	2300      	movs	r3, #0
 8005a64:	9301      	str	r3, [sp, #4]
  __IO uint32_t delay_cpu_cycles;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8005a66:	3354      	adds	r3, #84	@ 0x54
 8005a68:	5cc3      	ldrb	r3, [r0, r3]
 8005a6a:	2b01      	cmp	r3, #1
 8005a6c:	d100      	bne.n	8005a70 <HAL_ADCEx_Calibration_Start+0x14>
 8005a6e:	e0a2      	b.n	8005bb6 <HAL_ADCEx_Calibration_Start+0x15a>
 8005a70:	2601      	movs	r6, #1
 8005a72:	2354      	movs	r3, #84	@ 0x54
 8005a74:	54c6      	strb	r6, [r0, r3]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8005a76:	f7ff ffa7 	bl	80059c8 <ADC_Disable>
 8005a7a:	0005      	movs	r5, r0

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005a7c:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005a7e:	689a      	ldr	r2, [r3, #8]
 8005a80:	0031      	movs	r1, r6
 8005a82:	4011      	ands	r1, r2
 8005a84:	4216      	tst	r6, r2
 8005a86:	d009      	beq.n	8005a9c <HAL_ADCEx_Calibration_Start+0x40>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005a88:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005a8a:	2210      	movs	r2, #16
 8005a8c:	4313      	orrs	r3, r2
 8005a8e:	65a3      	str	r3, [r4, #88]	@ 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 8005a90:	2354      	movs	r3, #84	@ 0x54
 8005a92:	2200      	movs	r2, #0
 8005a94:	54e2      	strb	r2, [r4, r3]

  return tmp_hal_status;
}
 8005a96:	0028      	movs	r0, r5
 8005a98:	b003      	add	sp, #12
 8005a9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ADC_STATE_CLR_SET(hadc->State,
 8005a9c:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8005a9e:	4847      	ldr	r0, [pc, #284]	@ (8005bbc <HAL_ADCEx_Calibration_Start+0x160>)
 8005aa0:	4002      	ands	r2, r0
 8005aa2:	3006      	adds	r0, #6
 8005aa4:	30ff      	adds	r0, #255	@ 0xff
 8005aa6:	4302      	orrs	r2, r0
 8005aa8:	65a2      	str	r2, [r4, #88]	@ 0x58
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8005aaa:	68de      	ldr	r6, [r3, #12]
 8005aac:	4a44      	ldr	r2, [pc, #272]	@ (8005bc0 <HAL_ADCEx_Calibration_Start+0x164>)
 8005aae:	4016      	ands	r6, r2
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8005ab0:	68da      	ldr	r2, [r3, #12]
 8005ab2:	4844      	ldr	r0, [pc, #272]	@ (8005bc4 <HAL_ADCEx_Calibration_Start+0x168>)
 8005ab4:	4002      	ands	r2, r0
 8005ab6:	60da      	str	r2, [r3, #12]
  uint32_t calibration_factor_accumulated = 0;
 8005ab8:	0008      	movs	r0, r1
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8005aba:	e005      	b.n	8005ac8 <HAL_ADCEx_Calibration_Start+0x6c>
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 8005abc:	22b4      	movs	r2, #180	@ 0xb4
 8005abe:	589a      	ldr	r2, [r3, r2]
 8005ac0:	237f      	movs	r3, #127	@ 0x7f
 8005ac2:	4013      	ands	r3, r2
      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 8005ac4:	18c0      	adds	r0, r0, r3
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8005ac6:	3101      	adds	r1, #1
 8005ac8:	2907      	cmp	r1, #7
 8005aca:	d81c      	bhi.n	8005b06 <HAL_ADCEx_Calibration_Start+0xaa>
      LL_ADC_StartCalibration(hadc->Instance);
 8005acc:	6827      	ldr	r7, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8005ace:	68ba      	ldr	r2, [r7, #8]
 8005ad0:	4b3d      	ldr	r3, [pc, #244]	@ (8005bc8 <HAL_ADCEx_Calibration_Start+0x16c>)
 8005ad2:	401a      	ands	r2, r3
 8005ad4:	3318      	adds	r3, #24
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	60bb      	str	r3, [r7, #8]
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005ada:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8005adc:	689a      	ldr	r2, [r3, #8]
 8005ade:	2a00      	cmp	r2, #0
 8005ae0:	daec      	bge.n	8005abc <HAL_ADCEx_Calibration_Start+0x60>
        wait_loop_index++;
 8005ae2:	9b01      	ldr	r3, [sp, #4]
 8005ae4:	3301      	adds	r3, #1
 8005ae6:	9301      	str	r3, [sp, #4]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005ae8:	9a01      	ldr	r2, [sp, #4]
 8005aea:	4b38      	ldr	r3, [pc, #224]	@ (8005bcc <HAL_ADCEx_Calibration_Start+0x170>)
 8005aec:	429a      	cmp	r2, r3
 8005aee:	d9f4      	bls.n	8005ada <HAL_ADCEx_Calibration_Start+0x7e>
          ADC_STATE_CLR_SET(hadc->State,
 8005af0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005af2:	2212      	movs	r2, #18
 8005af4:	4393      	bics	r3, r2
 8005af6:	3a02      	subs	r2, #2
 8005af8:	4313      	orrs	r3, r2
 8005afa:	65a3      	str	r3, [r4, #88]	@ 0x58
          __HAL_UNLOCK(hadc);
 8005afc:	2354      	movs	r3, #84	@ 0x54
 8005afe:	2200      	movs	r2, #0
 8005b00:	54e2      	strb	r2, [r4, r3]
          return HAL_ERROR;
 8005b02:	2501      	movs	r5, #1
 8005b04:	e7c7      	b.n	8005a96 <HAL_ADCEx_Calibration_Start+0x3a>
    calibration_factor_accumulated /= calibration_index;
 8005b06:	f7fc faff 	bl	8002108 <__udivsi3>
    LL_ADC_Enable(hadc->Instance);
 8005b0a:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8005b0c:	6893      	ldr	r3, [r2, #8]
 8005b0e:	492e      	ldr	r1, [pc, #184]	@ (8005bc8 <HAL_ADCEx_Calibration_Start+0x16c>)
 8005b10:	400b      	ands	r3, r1
 8005b12:	2101      	movs	r1, #1
 8005b14:	430b      	orrs	r3, r1
 8005b16:	6093      	str	r3, [r2, #8]
    if (LL_ADC_GetClock(hadc->Instance) == LL_ADC_CLOCK_ASYNC)
 8005b18:	6822      	ldr	r2, [r4, #0]
  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_CKMODE));
 8005b1a:	6911      	ldr	r1, [r2, #16]
 8005b1c:	2380      	movs	r3, #128	@ 0x80
 8005b1e:	05db      	lsls	r3, r3, #23
 8005b20:	4299      	cmp	r1, r3
 8005b22:	d217      	bcs.n	8005b54 <HAL_ADCEx_Calibration_Start+0xf8>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_PRESC));
 8005b24:	4b2a      	ldr	r3, [pc, #168]	@ (8005bd0 <HAL_ADCEx_Calibration_Start+0x174>)
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	21f0      	movs	r1, #240	@ 0xf0
 8005b2a:	0389      	lsls	r1, r1, #14
 8005b2c:	400b      	ands	r3, r1
      if (adc_clk_async_presc >= LL_ADC_CLOCK_ASYNC_DIV16)
 8005b2e:	21e0      	movs	r1, #224	@ 0xe0
 8005b30:	0349      	lsls	r1, r1, #13
 8005b32:	428b      	cmp	r3, r1
 8005b34:	d30e      	bcc.n	8005b54 <HAL_ADCEx_Calibration_Start+0xf8>
        delay_cpu_cycles = (1UL << ((adc_clk_async_presc >> ADC_CCR_PRESC_Pos) - 3UL));
 8005b36:	0c9b      	lsrs	r3, r3, #18
 8005b38:	3b03      	subs	r3, #3
 8005b3a:	2101      	movs	r1, #1
 8005b3c:	4099      	lsls	r1, r3
 8005b3e:	9100      	str	r1, [sp, #0]
        delay_cpu_cycles >>= 1UL;
 8005b40:	9b00      	ldr	r3, [sp, #0]
 8005b42:	085b      	lsrs	r3, r3, #1
 8005b44:	9300      	str	r3, [sp, #0]
        while (delay_cpu_cycles != 0UL)
 8005b46:	e002      	b.n	8005b4e <HAL_ADCEx_Calibration_Start+0xf2>
          delay_cpu_cycles--;
 8005b48:	9b00      	ldr	r3, [sp, #0]
 8005b4a:	3b01      	subs	r3, #1
 8005b4c:	9300      	str	r3, [sp, #0]
        while (delay_cpu_cycles != 0UL)
 8005b4e:	9b00      	ldr	r3, [sp, #0]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d1f9      	bne.n	8005b48 <HAL_ADCEx_Calibration_Start+0xec>
  MODIFY_REG(ADCx->CALFACT,
 8005b54:	21b4      	movs	r1, #180	@ 0xb4
 8005b56:	5853      	ldr	r3, [r2, r1]
 8005b58:	277f      	movs	r7, #127	@ 0x7f
 8005b5a:	43bb      	bics	r3, r7
 8005b5c:	4318      	orrs	r0, r3
 8005b5e:	5050      	str	r0, [r2, r1]
    LL_ADC_Disable(hadc->Instance);
 8005b60:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8005b62:	6893      	ldr	r3, [r2, #8]
 8005b64:	4918      	ldr	r1, [pc, #96]	@ (8005bc8 <HAL_ADCEx_Calibration_Start+0x16c>)
 8005b66:	400b      	ands	r3, r1
 8005b68:	2102      	movs	r1, #2
 8005b6a:	430b      	orrs	r3, r1
 8005b6c:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8005b6e:	f7ff fca1 	bl	80054b4 <HAL_GetTick>
 8005b72:	0007      	movs	r7, r0
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005b74:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005b76:	689a      	ldr	r2, [r3, #8]
 8005b78:	07d2      	lsls	r2, r2, #31
 8005b7a:	d409      	bmi.n	8005b90 <HAL_ADCEx_Calibration_Start+0x134>
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8005b7c:	68da      	ldr	r2, [r3, #12]
 8005b7e:	4332      	orrs	r2, r6
 8005b80:	60da      	str	r2, [r3, #12]
    ADC_STATE_CLR_SET(hadc->State,
 8005b82:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005b84:	2203      	movs	r2, #3
 8005b86:	4393      	bics	r3, r2
 8005b88:	3a02      	subs	r2, #2
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	65a3      	str	r3, [r4, #88]	@ 0x58
 8005b8e:	e77f      	b.n	8005a90 <HAL_ADCEx_Calibration_Start+0x34>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005b90:	f7ff fc90 	bl	80054b4 <HAL_GetTick>
 8005b94:	1bc0      	subs	r0, r0, r7
 8005b96:	2802      	cmp	r0, #2
 8005b98:	d9ec      	bls.n	8005b74 <HAL_ADCEx_Calibration_Start+0x118>
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005b9a:	6823      	ldr	r3, [r4, #0]
 8005b9c:	689b      	ldr	r3, [r3, #8]
 8005b9e:	07db      	lsls	r3, r3, #31
 8005ba0:	d5e8      	bpl.n	8005b74 <HAL_ADCEx_Calibration_Start+0x118>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005ba2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005ba4:	2210      	movs	r2, #16
 8005ba6:	4313      	orrs	r3, r2
 8005ba8:	65a3      	str	r3, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005baa:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8005bac:	3a0f      	subs	r2, #15
 8005bae:	4313      	orrs	r3, r2
 8005bb0:	65e3      	str	r3, [r4, #92]	@ 0x5c
          return HAL_ERROR;
 8005bb2:	2501      	movs	r5, #1
 8005bb4:	e76f      	b.n	8005a96 <HAL_ADCEx_Calibration_Start+0x3a>
  __HAL_LOCK(hadc);
 8005bb6:	2502      	movs	r5, #2
 8005bb8:	e76d      	b.n	8005a96 <HAL_ADCEx_Calibration_Start+0x3a>
 8005bba:	46c0      	nop			@ (mov r8, r8)
 8005bbc:	fffffefd 	.word	0xfffffefd
 8005bc0:	00008003 	.word	0x00008003
 8005bc4:	ffff7ffc 	.word	0xffff7ffc
 8005bc8:	7fffffe8 	.word	0x7fffffe8
 8005bcc:	0002f1ff 	.word	0x0002f1ff
 8005bd0:	40012708 	.word	0x40012708

08005bd4 <__NVIC_SetPriority>:
{
 8005bd4:	b570      	push	{r4, r5, r6, lr}
  if ((int32_t)(IRQn) >= 0)
 8005bd6:	2800      	cmp	r0, #0
 8005bd8:	db11      	blt.n	8005bfe <__NVIC_SetPriority+0x2a>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005bda:	0883      	lsrs	r3, r0, #2
 8005bdc:	4d13      	ldr	r5, [pc, #76]	@ (8005c2c <__NVIC_SetPriority+0x58>)
 8005bde:	33c0      	adds	r3, #192	@ 0xc0
 8005be0:	009b      	lsls	r3, r3, #2
 8005be2:	595c      	ldr	r4, [r3, r5]
 8005be4:	2203      	movs	r2, #3
 8005be6:	4010      	ands	r0, r2
 8005be8:	00c0      	lsls	r0, r0, #3
 8005bea:	32fc      	adds	r2, #252	@ 0xfc
 8005bec:	0016      	movs	r6, r2
 8005bee:	4086      	lsls	r6, r0
 8005bf0:	43b4      	bics	r4, r6
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005bf2:	0189      	lsls	r1, r1, #6
 8005bf4:	400a      	ands	r2, r1
 8005bf6:	4082      	lsls	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005bf8:	4322      	orrs	r2, r4
 8005bfa:	515a      	str	r2, [r3, r5]
}
 8005bfc:	bd70      	pop	{r4, r5, r6, pc}
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005bfe:	230f      	movs	r3, #15
 8005c00:	4003      	ands	r3, r0
 8005c02:	3b08      	subs	r3, #8
 8005c04:	089b      	lsrs	r3, r3, #2
 8005c06:	3306      	adds	r3, #6
 8005c08:	009b      	lsls	r3, r3, #2
 8005c0a:	4a09      	ldr	r2, [pc, #36]	@ (8005c30 <__NVIC_SetPriority+0x5c>)
 8005c0c:	4694      	mov	ip, r2
 8005c0e:	4463      	add	r3, ip
 8005c10:	685c      	ldr	r4, [r3, #4]
 8005c12:	2203      	movs	r2, #3
 8005c14:	4010      	ands	r0, r2
 8005c16:	00c0      	lsls	r0, r0, #3
 8005c18:	32fc      	adds	r2, #252	@ 0xfc
 8005c1a:	0015      	movs	r5, r2
 8005c1c:	4085      	lsls	r5, r0
 8005c1e:	43ac      	bics	r4, r5
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005c20:	0189      	lsls	r1, r1, #6
 8005c22:	400a      	ands	r2, r1
 8005c24:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005c26:	4322      	orrs	r2, r4
 8005c28:	605a      	str	r2, [r3, #4]
}
 8005c2a:	e7e7      	b.n	8005bfc <__NVIC_SetPriority+0x28>
 8005c2c:	e000e100 	.word	0xe000e100
 8005c30:	e000ed00 	.word	0xe000ed00

08005c34 <SysTick_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005c34:	3801      	subs	r0, #1
 8005c36:	2380      	movs	r3, #128	@ 0x80
 8005c38:	045b      	lsls	r3, r3, #17
 8005c3a:	4298      	cmp	r0, r3
 8005c3c:	d20f      	bcs.n	8005c5e <SysTick_Config+0x2a>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005c3e:	4a09      	ldr	r2, [pc, #36]	@ (8005c64 <SysTick_Config+0x30>)
 8005c40:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005c42:	4809      	ldr	r0, [pc, #36]	@ (8005c68 <SysTick_Config+0x34>)
 8005c44:	6a03      	ldr	r3, [r0, #32]
 8005c46:	021b      	lsls	r3, r3, #8
 8005c48:	0a1b      	lsrs	r3, r3, #8
 8005c4a:	21c0      	movs	r1, #192	@ 0xc0
 8005c4c:	0609      	lsls	r1, r1, #24
 8005c4e:	430b      	orrs	r3, r1
 8005c50:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005c52:	2300      	movs	r3, #0
 8005c54:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005c56:	3307      	adds	r3, #7
 8005c58:	6013      	str	r3, [r2, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005c5a:	2000      	movs	r0, #0
}
 8005c5c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8005c5e:	2001      	movs	r0, #1
 8005c60:	e7fc      	b.n	8005c5c <SysTick_Config+0x28>
 8005c62:	46c0      	nop			@ (mov r8, r8)
 8005c64:	e000e010 	.word	0xe000e010
 8005c68:	e000ed00 	.word	0xe000ed00

08005c6c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005c6c:	b510      	push	{r4, lr}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8005c6e:	f7ff ffb1 	bl	8005bd4 <__NVIC_SetPriority>
}
 8005c72:	bd10      	pop	{r4, pc}

08005c74 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8005c74:	2800      	cmp	r0, #0
 8005c76:	db05      	blt.n	8005c84 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005c78:	221f      	movs	r2, #31
 8005c7a:	4002      	ands	r2, r0
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	4093      	lsls	r3, r2
 8005c80:	4a01      	ldr	r2, [pc, #4]	@ (8005c88 <HAL_NVIC_EnableIRQ+0x14>)
 8005c82:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8005c84:	4770      	bx	lr
 8005c86:	46c0      	nop			@ (mov r8, r8)
 8005c88:	e000e100 	.word	0xe000e100

08005c8c <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005c8c:	b510      	push	{r4, lr}
  return SysTick_Config(TicksNumb);
 8005c8e:	f7ff ffd1 	bl	8005c34 <SysTick_Config>
}
 8005c92:	bd10      	pop	{r4, pc}

08005c94 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8005c94:	b530      	push	{r4, r5, lr}
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8005c96:	4c05      	ldr	r4, [pc, #20]	@ (8005cac <FLASH_Program_DoubleWord+0x18>)
 8005c98:	6961      	ldr	r1, [r4, #20]
 8005c9a:	2501      	movs	r5, #1
 8005c9c:	4329      	orrs	r1, r5
 8005c9e:	6161      	str	r1, [r4, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8005ca0:	6002      	str	r2, [r0, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8005ca2:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8005ca6:	6043      	str	r3, [r0, #4]
}
 8005ca8:	bd30      	pop	{r4, r5, pc}
 8005caa:	46c0      	nop			@ (mov r8, r8)
 8005cac:	40022000 	.word	0x40022000

08005cb0 <HAL_FLASH_EndOfOperationCallback>:
}
 8005cb0:	4770      	bx	lr

08005cb2 <HAL_FLASH_OperationErrorCallback>:
}
 8005cb2:	4770      	bx	lr

08005cb4 <HAL_FLASH_IRQHandler>:
{
 8005cb4:	b510      	push	{r4, lr}
  error = (FLASH->SR & FLASH_SR_ERRORS);
 8005cb6:	4b2a      	ldr	r3, [pc, #168]	@ (8005d60 <HAL_FLASH_IRQHandler+0xac>)
 8005cb8:	691b      	ldr	r3, [r3, #16]
 8005cba:	4a2a      	ldr	r2, [pc, #168]	@ (8005d64 <HAL_FLASH_IRQHandler+0xb0>)
 8005cbc:	4013      	ands	r3, r2
  if ((pFlash.ProcedureOnGoing & FLASH_TYPEERASE_MASS) != 0x00U)
 8005cbe:	4a2a      	ldr	r2, [pc, #168]	@ (8005d68 <HAL_FLASH_IRQHandler+0xb4>)
 8005cc0:	6892      	ldr	r2, [r2, #8]
 8005cc2:	0751      	lsls	r1, r2, #29
 8005cc4:	d521      	bpl.n	8005d0a <HAL_FLASH_IRQHandler+0x56>
    param = pFlash.Banks;
 8005cc6:	4a28      	ldr	r2, [pc, #160]	@ (8005d68 <HAL_FLASH_IRQHandler+0xb4>)
 8005cc8:	6914      	ldr	r4, [r2, #16]
  if (error != 0x00U)
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d12a      	bne.n	8005d24 <HAL_FLASH_IRQHandler+0x70>
  if ((FLASH->SR & FLASH_SR_EOP) != 0x00U)
 8005cce:	4b24      	ldr	r3, [pc, #144]	@ (8005d60 <HAL_FLASH_IRQHandler+0xac>)
 8005cd0:	691b      	ldr	r3, [r3, #16]
 8005cd2:	07db      	lsls	r3, r3, #31
 8005cd4:	d50c      	bpl.n	8005cf0 <HAL_FLASH_IRQHandler+0x3c>
    FLASH->SR = FLASH_SR_EOP;
 8005cd6:	4b22      	ldr	r3, [pc, #136]	@ (8005d60 <HAL_FLASH_IRQHandler+0xac>)
 8005cd8:	2201      	movs	r2, #1
 8005cda:	611a      	str	r2, [r3, #16]
    if (pFlash.ProcedureOnGoing == FLASH_TYPEERASE_PAGES)
 8005cdc:	4b22      	ldr	r3, [pc, #136]	@ (8005d68 <HAL_FLASH_IRQHandler+0xb4>)
 8005cde:	689b      	ldr	r3, [r3, #8]
 8005ce0:	2b02      	cmp	r3, #2
 8005ce2:	d02c      	beq.n	8005d3e <HAL_FLASH_IRQHandler+0x8a>
      pFlash.ProcedureOnGoing = FLASH_TYPENONE;
 8005ce4:	4b20      	ldr	r3, [pc, #128]	@ (8005d68 <HAL_FLASH_IRQHandler+0xb4>)
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	609a      	str	r2, [r3, #8]
    HAL_FLASH_EndOfOperationCallback(param);
 8005cea:	0020      	movs	r0, r4
 8005cec:	f7ff ffe0 	bl	8005cb0 <HAL_FLASH_EndOfOperationCallback>
  if (pFlash.ProcedureOnGoing == FLASH_TYPENONE)
 8005cf0:	4b1d      	ldr	r3, [pc, #116]	@ (8005d68 <HAL_FLASH_IRQHandler+0xb4>)
 8005cf2:	689b      	ldr	r3, [r3, #8]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d107      	bne.n	8005d08 <HAL_FLASH_IRQHandler+0x54>
    FLASH->CR &= ~(FLASH_CR_EOPIE | FLASH_CR_ERRIE);
 8005cf8:	4a19      	ldr	r2, [pc, #100]	@ (8005d60 <HAL_FLASH_IRQHandler+0xac>)
 8005cfa:	6953      	ldr	r3, [r2, #20]
 8005cfc:	491b      	ldr	r1, [pc, #108]	@ (8005d6c <HAL_FLASH_IRQHandler+0xb8>)
 8005cfe:	400b      	ands	r3, r1
 8005d00:	6153      	str	r3, [r2, #20]
    __HAL_UNLOCK(&pFlash);
 8005d02:	4b19      	ldr	r3, [pc, #100]	@ (8005d68 <HAL_FLASH_IRQHandler+0xb4>)
 8005d04:	2200      	movs	r2, #0
 8005d06:	701a      	strb	r2, [r3, #0]
}
 8005d08:	bd10      	pop	{r4, pc}
    CLEAR_BIT(FLASH->CR, pFlash.ProcedureOnGoing);
 8005d0a:	4815      	ldr	r0, [pc, #84]	@ (8005d60 <HAL_FLASH_IRQHandler+0xac>)
 8005d0c:	6941      	ldr	r1, [r0, #20]
 8005d0e:	4391      	bics	r1, r2
 8005d10:	6141      	str	r1, [r0, #20]
    if ((pFlash.ProcedureOnGoing & (FLASH_TYPEPROGRAM_DOUBLEWORD | FLASH_TYPEPROGRAM_FAST)) != 0x00U)
 8005d12:	4917      	ldr	r1, [pc, #92]	@ (8005d70 <HAL_FLASH_IRQHandler+0xbc>)
 8005d14:	420a      	tst	r2, r1
 8005d16:	d002      	beq.n	8005d1e <HAL_FLASH_IRQHandler+0x6a>
      param = pFlash.Address;
 8005d18:	4a13      	ldr	r2, [pc, #76]	@ (8005d68 <HAL_FLASH_IRQHandler+0xb4>)
 8005d1a:	68d4      	ldr	r4, [r2, #12]
 8005d1c:	e7d5      	b.n	8005cca <HAL_FLASH_IRQHandler+0x16>
      param = pFlash.Page;
 8005d1e:	4a12      	ldr	r2, [pc, #72]	@ (8005d68 <HAL_FLASH_IRQHandler+0xb4>)
 8005d20:	6954      	ldr	r4, [r2, #20]
 8005d22:	e7d2      	b.n	8005cca <HAL_FLASH_IRQHandler+0x16>
    pFlash.ErrorCode |= error;
 8005d24:	4a10      	ldr	r2, [pc, #64]	@ (8005d68 <HAL_FLASH_IRQHandler+0xb4>)
 8005d26:	6851      	ldr	r1, [r2, #4]
 8005d28:	430b      	orrs	r3, r1
 8005d2a:	6053      	str	r3, [r2, #4]
    FLASH->SR = FLASH_SR_ERRORS;
 8005d2c:	4b0c      	ldr	r3, [pc, #48]	@ (8005d60 <HAL_FLASH_IRQHandler+0xac>)
 8005d2e:	490d      	ldr	r1, [pc, #52]	@ (8005d64 <HAL_FLASH_IRQHandler+0xb0>)
 8005d30:	6119      	str	r1, [r3, #16]
    pFlash.ProcedureOnGoing = FLASH_TYPENONE;
 8005d32:	2300      	movs	r3, #0
 8005d34:	6093      	str	r3, [r2, #8]
    HAL_FLASH_OperationErrorCallback(param);
 8005d36:	0020      	movs	r0, r4
 8005d38:	f7ff ffbb 	bl	8005cb2 <HAL_FLASH_OperationErrorCallback>
 8005d3c:	e7c7      	b.n	8005cce <HAL_FLASH_IRQHandler+0x1a>
      pFlash.NbPagesToErase--;
 8005d3e:	4a0a      	ldr	r2, [pc, #40]	@ (8005d68 <HAL_FLASH_IRQHandler+0xb4>)
 8005d40:	6993      	ldr	r3, [r2, #24]
 8005d42:	3b01      	subs	r3, #1
 8005d44:	6193      	str	r3, [r2, #24]
      if (pFlash.NbPagesToErase != 0x00U)
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d103      	bne.n	8005d52 <HAL_FLASH_IRQHandler+0x9e>
        pFlash.ProcedureOnGoing = FLASH_TYPENONE;
 8005d4a:	4b07      	ldr	r3, [pc, #28]	@ (8005d68 <HAL_FLASH_IRQHandler+0xb4>)
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	609a      	str	r2, [r3, #8]
 8005d50:	e7cb      	b.n	8005cea <HAL_FLASH_IRQHandler+0x36>
        pFlash.Page++;
 8005d52:	6951      	ldr	r1, [r2, #20]
 8005d54:	3101      	adds	r1, #1
 8005d56:	6151      	str	r1, [r2, #20]
        FLASH_PageErase(pFlash.Banks, pFlash.Page);
 8005d58:	6910      	ldr	r0, [r2, #16]
 8005d5a:	f000 f8a9 	bl	8005eb0 <FLASH_PageErase>
 8005d5e:	e7c4      	b.n	8005cea <HAL_FLASH_IRQHandler+0x36>
 8005d60:	40022000 	.word	0x40022000
 8005d64:	0000c3fa 	.word	0x0000c3fa
 8005d68:	20000e0c 	.word	0x20000e0c
 8005d6c:	fcffffff 	.word	0xfcffffff
 8005d70:	00040001 	.word	0x00040001

08005d74 <HAL_FLASH_Unlock>:
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 8005d74:	4b08      	ldr	r3, [pc, #32]	@ (8005d98 <HAL_FLASH_Unlock+0x24>)
 8005d76:	695b      	ldr	r3, [r3, #20]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	db01      	blt.n	8005d80 <HAL_FLASH_Unlock+0xc>
  HAL_StatusTypeDef status = HAL_OK;
 8005d7c:	2000      	movs	r0, #0
}
 8005d7e:	4770      	bx	lr
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8005d80:	4b05      	ldr	r3, [pc, #20]	@ (8005d98 <HAL_FLASH_Unlock+0x24>)
 8005d82:	4a06      	ldr	r2, [pc, #24]	@ (8005d9c <HAL_FLASH_Unlock+0x28>)
 8005d84:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8005d86:	4a06      	ldr	r2, [pc, #24]	@ (8005da0 <HAL_FLASH_Unlock+0x2c>)
 8005d88:	609a      	str	r2, [r3, #8]
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 8005d8a:	695b      	ldr	r3, [r3, #20]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	db01      	blt.n	8005d94 <HAL_FLASH_Unlock+0x20>
  HAL_StatusTypeDef status = HAL_OK;
 8005d90:	2000      	movs	r0, #0
 8005d92:	e7f4      	b.n	8005d7e <HAL_FLASH_Unlock+0xa>
      status = HAL_ERROR;
 8005d94:	2001      	movs	r0, #1
 8005d96:	e7f2      	b.n	8005d7e <HAL_FLASH_Unlock+0xa>
 8005d98:	40022000 	.word	0x40022000
 8005d9c:	45670123 	.word	0x45670123
 8005da0:	cdef89ab 	.word	0xcdef89ab

08005da4 <FLASH_WaitForLastOperation>:
{
 8005da4:	b570      	push	{r4, r5, r6, lr}
 8005da6:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8005da8:	f7ff fb84 	bl	80054b4 <HAL_GetTick>
 8005dac:	0005      	movs	r5, r0
  while ((FLASH->SR & error) != 0x00U)
 8005dae:	4b14      	ldr	r3, [pc, #80]	@ (8005e00 <FLASH_WaitForLastOperation+0x5c>)
 8005db0:	691b      	ldr	r3, [r3, #16]
 8005db2:	03db      	lsls	r3, r3, #15
 8005db4:	d508      	bpl.n	8005dc8 <FLASH_WaitForLastOperation+0x24>
    if(Timeout != HAL_MAX_DELAY)
 8005db6:	1c63      	adds	r3, r4, #1
 8005db8:	d0f9      	beq.n	8005dae <FLASH_WaitForLastOperation+0xa>
      if ((HAL_GetTick() - tickstart) >= Timeout)
 8005dba:	f7ff fb7b 	bl	80054b4 <HAL_GetTick>
 8005dbe:	1b40      	subs	r0, r0, r5
 8005dc0:	42a0      	cmp	r0, r4
 8005dc2:	d3f4      	bcc.n	8005dae <FLASH_WaitForLastOperation+0xa>
        return HAL_TIMEOUT;
 8005dc4:	2003      	movs	r0, #3
 8005dc6:	e01a      	b.n	8005dfe <FLASH_WaitForLastOperation+0x5a>
  error = (FLASH->SR & FLASH_SR_ERRORS);
 8005dc8:	490d      	ldr	r1, [pc, #52]	@ (8005e00 <FLASH_WaitForLastOperation+0x5c>)
 8005dca:	690a      	ldr	r2, [r1, #16]
 8005dcc:	4b0d      	ldr	r3, [pc, #52]	@ (8005e04 <FLASH_WaitForLastOperation+0x60>)
 8005dce:	0016      	movs	r6, r2
 8005dd0:	401e      	ands	r6, r3
  FLASH->SR = FLASH_SR_CLEAR;
 8005dd2:	480d      	ldr	r0, [pc, #52]	@ (8005e08 <FLASH_WaitForLastOperation+0x64>)
 8005dd4:	6108      	str	r0, [r1, #16]
  if (error != 0x00U)
 8005dd6:	421a      	tst	r2, r3
 8005dd8:	d10c      	bne.n	8005df4 <FLASH_WaitForLastOperation+0x50>
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 8005dda:	4b09      	ldr	r3, [pc, #36]	@ (8005e00 <FLASH_WaitForLastOperation+0x5c>)
 8005ddc:	691b      	ldr	r3, [r3, #16]
 8005dde:	035b      	lsls	r3, r3, #13
 8005de0:	d50c      	bpl.n	8005dfc <FLASH_WaitForLastOperation+0x58>
    if(Timeout != HAL_MAX_DELAY)
 8005de2:	1c63      	adds	r3, r4, #1
 8005de4:	d0f9      	beq.n	8005dda <FLASH_WaitForLastOperation+0x36>
      if ((HAL_GetTick() - tickstart) >= Timeout)
 8005de6:	f7ff fb65 	bl	80054b4 <HAL_GetTick>
 8005dea:	1b40      	subs	r0, r0, r5
 8005dec:	42a0      	cmp	r0, r4
 8005dee:	d3f4      	bcc.n	8005dda <FLASH_WaitForLastOperation+0x36>
        return HAL_TIMEOUT;
 8005df0:	2003      	movs	r0, #3
 8005df2:	e004      	b.n	8005dfe <FLASH_WaitForLastOperation+0x5a>
    pFlash.ErrorCode = error;
 8005df4:	4b05      	ldr	r3, [pc, #20]	@ (8005e0c <FLASH_WaitForLastOperation+0x68>)
 8005df6:	605e      	str	r6, [r3, #4]
    return HAL_ERROR;
 8005df8:	2001      	movs	r0, #1
 8005dfa:	e000      	b.n	8005dfe <FLASH_WaitForLastOperation+0x5a>
  return HAL_OK;
 8005dfc:	2000      	movs	r0, #0
}
 8005dfe:	bd70      	pop	{r4, r5, r6, pc}
 8005e00:	40022000 	.word	0x40022000
 8005e04:	0000c3fa 	.word	0x0000c3fa
 8005e08:	0000c3fb 	.word	0x0000c3fb
 8005e0c:	20000e0c 	.word	0x20000e0c

08005e10 <HAL_FLASH_Program>:
{
 8005e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e12:	0007      	movs	r7, r0
 8005e14:	000c      	movs	r4, r1
 8005e16:	0015      	movs	r5, r2
 8005e18:	001e      	movs	r6, r3
  __HAL_LOCK(&pFlash);
 8005e1a:	4b14      	ldr	r3, [pc, #80]	@ (8005e6c <HAL_FLASH_Program+0x5c>)
 8005e1c:	781b      	ldrb	r3, [r3, #0]
 8005e1e:	2b01      	cmp	r3, #1
 8005e20:	d022      	beq.n	8005e68 <HAL_FLASH_Program+0x58>
 8005e22:	4b12      	ldr	r3, [pc, #72]	@ (8005e6c <HAL_FLASH_Program+0x5c>)
 8005e24:	2201      	movs	r2, #1
 8005e26:	701a      	strb	r2, [r3, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005e28:	2200      	movs	r2, #0
 8005e2a:	605a      	str	r2, [r3, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005e2c:	20fa      	movs	r0, #250	@ 0xfa
 8005e2e:	0080      	lsls	r0, r0, #2
 8005e30:	f7ff ffb8 	bl	8005da4 <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 8005e34:	2800      	cmp	r0, #0
 8005e36:	d10d      	bne.n	8005e54 <HAL_FLASH_Program+0x44>
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8005e38:	2f01      	cmp	r7, #1
 8005e3a:	d00f      	beq.n	8005e5c <HAL_FLASH_Program+0x4c>
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8005e3c:	0029      	movs	r1, r5
 8005e3e:	0020      	movs	r0, r4
 8005e40:	f001 fa2a 	bl	8007298 <__FLASH_Program_Fast_veneer>
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005e44:	20fa      	movs	r0, #250	@ 0xfa
 8005e46:	0080      	lsls	r0, r0, #2
 8005e48:	f7ff ffac 	bl	8005da4 <FLASH_WaitForLastOperation>
    CLEAR_BIT(FLASH->CR, TypeProgram);
 8005e4c:	4a08      	ldr	r2, [pc, #32]	@ (8005e70 <HAL_FLASH_Program+0x60>)
 8005e4e:	6953      	ldr	r3, [r2, #20]
 8005e50:	43bb      	bics	r3, r7
 8005e52:	6153      	str	r3, [r2, #20]
  __HAL_UNLOCK(&pFlash);
 8005e54:	4b05      	ldr	r3, [pc, #20]	@ (8005e6c <HAL_FLASH_Program+0x5c>)
 8005e56:	2200      	movs	r2, #0
 8005e58:	701a      	strb	r2, [r3, #0]
}
 8005e5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      FLASH_Program_DoubleWord(Address, Data);
 8005e5c:	002a      	movs	r2, r5
 8005e5e:	0033      	movs	r3, r6
 8005e60:	0020      	movs	r0, r4
 8005e62:	f7ff ff17 	bl	8005c94 <FLASH_Program_DoubleWord>
 8005e66:	e7ed      	b.n	8005e44 <HAL_FLASH_Program+0x34>
  __HAL_LOCK(&pFlash);
 8005e68:	2002      	movs	r0, #2
 8005e6a:	e7f6      	b.n	8005e5a <HAL_FLASH_Program+0x4a>
 8005e6c:	20000e0c 	.word	0x20000e0c
 8005e70:	40022000 	.word	0x40022000

08005e74 <HAL_FLASH_Lock>:
{
 8005e74:	b510      	push	{r4, lr}
  (void)FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005e76:	20fa      	movs	r0, #250	@ 0xfa
 8005e78:	0080      	lsls	r0, r0, #2
 8005e7a:	f7ff ff93 	bl	8005da4 <FLASH_WaitForLastOperation>
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8005e7e:	4b06      	ldr	r3, [pc, #24]	@ (8005e98 <HAL_FLASH_Lock+0x24>)
 8005e80:	6959      	ldr	r1, [r3, #20]
 8005e82:	2280      	movs	r2, #128	@ 0x80
 8005e84:	0612      	lsls	r2, r2, #24
 8005e86:	430a      	orrs	r2, r1
 8005e88:	615a      	str	r2, [r3, #20]
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00u)
 8005e8a:	695b      	ldr	r3, [r3, #20]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	db01      	blt.n	8005e94 <HAL_FLASH_Lock+0x20>
  HAL_StatusTypeDef status = HAL_ERROR;
 8005e90:	2001      	movs	r0, #1
}
 8005e92:	bd10      	pop	{r4, pc}
    status = HAL_OK;
 8005e94:	2000      	movs	r0, #0
 8005e96:	e7fc      	b.n	8005e92 <HAL_FLASH_Lock+0x1e>
 8005e98:	40022000 	.word	0x40022000

08005e9c <FLASH_MassErase>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Set the Mass Erase Bit and start bit */
  FLASH->CR |= (FLASH_CR_STRT | Banks);
 8005e9c:	4a03      	ldr	r2, [pc, #12]	@ (8005eac <FLASH_MassErase+0x10>)
 8005e9e:	6953      	ldr	r3, [r2, #20]
 8005ea0:	4303      	orrs	r3, r0
 8005ea2:	2080      	movs	r0, #128	@ 0x80
 8005ea4:	0240      	lsls	r0, r0, #9
 8005ea6:	4318      	orrs	r0, r3
 8005ea8:	6150      	str	r0, [r2, #20]
}
 8005eaa:	4770      	bx	lr
 8005eac:	40022000 	.word	0x40022000

08005eb0 <FLASH_PageErase>:
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));
  assert_param(IS_FLASH_PAGE(Page));

  /* Get configuration register, then clear page number */
  tmp = (FLASH->CR & ~FLASH_CR_PNB);
 8005eb0:	4a04      	ldr	r2, [pc, #16]	@ (8005ec4 <FLASH_PageErase+0x14>)
 8005eb2:	6953      	ldr	r3, [r2, #20]
 8005eb4:	4804      	ldr	r0, [pc, #16]	@ (8005ec8 <FLASH_PageErase+0x18>)
 8005eb6:	4003      	ands	r3, r0
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_DBANK_SUPPORT */

  /* Set page number, Page Erase bit & Start bit */
  FLASH->CR = (tmp | (FLASH_CR_STRT | (Page <<  FLASH_CR_PNB_Pos) | FLASH_CR_PER));
 8005eb8:	00c9      	lsls	r1, r1, #3
 8005eba:	4319      	orrs	r1, r3
 8005ebc:	4b03      	ldr	r3, [pc, #12]	@ (8005ecc <FLASH_PageErase+0x1c>)
 8005ebe:	430b      	orrs	r3, r1
 8005ec0:	6153      	str	r3, [r2, #20]
}
 8005ec2:	4770      	bx	lr
 8005ec4:	40022000 	.word	0x40022000
 8005ec8:	ffffe007 	.word	0xffffe007
 8005ecc:	00010002 	.word	0x00010002

08005ed0 <HAL_FLASHEx_Erase>:
{
 8005ed0:	b570      	push	{r4, r5, r6, lr}
 8005ed2:	0004      	movs	r4, r0
 8005ed4:	000e      	movs	r6, r1
  __HAL_LOCK(&pFlash);
 8005ed6:	4b1e      	ldr	r3, [pc, #120]	@ (8005f50 <HAL_FLASHEx_Erase+0x80>)
 8005ed8:	781b      	ldrb	r3, [r3, #0]
 8005eda:	2b01      	cmp	r3, #1
 8005edc:	d036      	beq.n	8005f4c <HAL_FLASHEx_Erase+0x7c>
 8005ede:	4b1c      	ldr	r3, [pc, #112]	@ (8005f50 <HAL_FLASHEx_Erase+0x80>)
 8005ee0:	2201      	movs	r2, #1
 8005ee2:	701a      	strb	r2, [r3, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	605a      	str	r2, [r3, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005ee8:	20fa      	movs	r0, #250	@ 0xfa
 8005eea:	0080      	lsls	r0, r0, #2
 8005eec:	f7ff ff5a 	bl	8005da4 <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 8005ef0:	2800      	cmp	r0, #0
 8005ef2:	d127      	bne.n	8005f44 <HAL_FLASHEx_Erase+0x74>
    pEraseInit->Banks = FLASH_BANK_1;
 8005ef4:	2304      	movs	r3, #4
 8005ef6:	6063      	str	r3, [r4, #4]
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASS)
 8005ef8:	6823      	ldr	r3, [r4, #0]
 8005efa:	2b04      	cmp	r3, #4
 8005efc:	d014      	beq.n	8005f28 <HAL_FLASHEx_Erase+0x58>
      *PageError = 0xFFFFFFFFU;
 8005efe:	2301      	movs	r3, #1
 8005f00:	425b      	negs	r3, r3
 8005f02:	6033      	str	r3, [r6, #0]
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8005f04:	68a5      	ldr	r5, [r4, #8]
 8005f06:	68a3      	ldr	r3, [r4, #8]
 8005f08:	68e2      	ldr	r2, [r4, #12]
 8005f0a:	189b      	adds	r3, r3, r2
 8005f0c:	42ab      	cmp	r3, r5
 8005f0e:	d914      	bls.n	8005f3a <HAL_FLASHEx_Erase+0x6a>
        FLASH_PageErase(pEraseInit->Banks, index);
 8005f10:	6860      	ldr	r0, [r4, #4]
 8005f12:	0029      	movs	r1, r5
 8005f14:	f7ff ffcc 	bl	8005eb0 <FLASH_PageErase>
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005f18:	20fa      	movs	r0, #250	@ 0xfa
 8005f1a:	0080      	lsls	r0, r0, #2
 8005f1c:	f7ff ff42 	bl	8005da4 <FLASH_WaitForLastOperation>
        if (status != HAL_OK)
 8005f20:	2800      	cmp	r0, #0
 8005f22:	d109      	bne.n	8005f38 <HAL_FLASHEx_Erase+0x68>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8005f24:	3501      	adds	r5, #1
 8005f26:	e7ee      	b.n	8005f06 <HAL_FLASHEx_Erase+0x36>
      FLASH_MassErase(pEraseInit->Banks);
 8005f28:	3004      	adds	r0, #4
 8005f2a:	f7ff ffb7 	bl	8005e9c <FLASH_MassErase>
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005f2e:	20fa      	movs	r0, #250	@ 0xfa
 8005f30:	0080      	lsls	r0, r0, #2
 8005f32:	f7ff ff37 	bl	8005da4 <FLASH_WaitForLastOperation>
 8005f36:	e005      	b.n	8005f44 <HAL_FLASHEx_Erase+0x74>
          *PageError = index;
 8005f38:	6035      	str	r5, [r6, #0]
      CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8005f3a:	4a06      	ldr	r2, [pc, #24]	@ (8005f54 <HAL_FLASHEx_Erase+0x84>)
 8005f3c:	6953      	ldr	r3, [r2, #20]
 8005f3e:	2102      	movs	r1, #2
 8005f40:	438b      	bics	r3, r1
 8005f42:	6153      	str	r3, [r2, #20]
  __HAL_UNLOCK(&pFlash);
 8005f44:	4b02      	ldr	r3, [pc, #8]	@ (8005f50 <HAL_FLASHEx_Erase+0x80>)
 8005f46:	2200      	movs	r2, #0
 8005f48:	701a      	strb	r2, [r3, #0]
}
 8005f4a:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(&pFlash);
 8005f4c:	2002      	movs	r0, #2
 8005f4e:	e7fc      	b.n	8005f4a <HAL_FLASHEx_Erase+0x7a>
 8005f50:	20000e0c 	.word	0x20000e0c
 8005f54:	40022000 	.word	0x40022000

08005f58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005f58:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t position = 0x00u;
 8005f5a:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005f5c:	e059      	b.n	8006012 <HAL_GPIO_Init+0xba>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005f5e:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005f60:	005f      	lsls	r7, r3, #1
 8005f62:	2403      	movs	r4, #3
 8005f64:	40bc      	lsls	r4, r7
 8005f66:	43a6      	bics	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005f68:	68cc      	ldr	r4, [r1, #12]
 8005f6a:	40bc      	lsls	r4, r7
 8005f6c:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 8005f6e:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005f70:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005f72:	4394      	bics	r4, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005f74:	684e      	ldr	r6, [r1, #4]
 8005f76:	0936      	lsrs	r6, r6, #4
 8005f78:	2201      	movs	r2, #1
 8005f7a:	4032      	ands	r2, r6
 8005f7c:	409a      	lsls	r2, r3
 8005f7e:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 8005f80:	6042      	str	r2, [r0, #4]
 8005f82:	e056      	b.n	8006032 <HAL_GPIO_Init+0xda>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005f84:	08de      	lsrs	r6, r3, #3
 8005f86:	3608      	adds	r6, #8
 8005f88:	00b6      	lsls	r6, r6, #2
 8005f8a:	5837      	ldr	r7, [r6, r0]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005f8c:	3205      	adds	r2, #5
 8005f8e:	401a      	ands	r2, r3
 8005f90:	0092      	lsls	r2, r2, #2
 8005f92:	240f      	movs	r4, #15
 8005f94:	4094      	lsls	r4, r2
 8005f96:	43a7      	bics	r7, r4
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005f98:	690c      	ldr	r4, [r1, #16]
 8005f9a:	4094      	lsls	r4, r2
 8005f9c:	0022      	movs	r2, r4
 8005f9e:	433a      	orrs	r2, r7
        GPIOx->AFR[position >> 3u] = temp;
 8005fa0:	5032      	str	r2, [r6, r0]
 8005fa2:	e059      	b.n	8006058 <HAL_GPIO_Init+0x100>
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        temp = EXTI->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8005fa4:	2603      	movs	r6, #3
 8005fa6:	e000      	b.n	8005faa <HAL_GPIO_Init+0x52>
 8005fa8:	2600      	movs	r6, #0
 8005faa:	40a6      	lsls	r6, r4
 8005fac:	0034      	movs	r4, r6
 8005fae:	433c      	orrs	r4, r7
        EXTI->EXTICR[position >> 2u] = temp;
 8005fb0:	4e42      	ldr	r6, [pc, #264]	@ (80060bc <HAL_GPIO_Init+0x164>)
 8005fb2:	3218      	adds	r2, #24
 8005fb4:	0092      	lsls	r2, r2, #2
 8005fb6:	5194      	str	r4, [r2, r6]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005fb8:	6837      	ldr	r7, [r6, #0]
        temp &= ~(iocurrent);
 8005fba:	43ea      	mvns	r2, r5
 8005fbc:	003e      	movs	r6, r7
 8005fbe:	43ae      	bics	r6, r5
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005fc0:	684c      	ldr	r4, [r1, #4]
 8005fc2:	02e4      	lsls	r4, r4, #11
 8005fc4:	d501      	bpl.n	8005fca <HAL_GPIO_Init+0x72>
        {
          temp |= iocurrent;
 8005fc6:	003e      	movs	r6, r7
 8005fc8:	432e      	orrs	r6, r5
        }
        EXTI->RTSR1 = temp;
 8005fca:	4c3c      	ldr	r4, [pc, #240]	@ (80060bc <HAL_GPIO_Init+0x164>)
 8005fcc:	6026      	str	r6, [r4, #0]

        temp = EXTI->FTSR1;
 8005fce:	6867      	ldr	r7, [r4, #4]
        temp &= ~(iocurrent);
 8005fd0:	003e      	movs	r6, r7
 8005fd2:	4016      	ands	r6, r2
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005fd4:	684c      	ldr	r4, [r1, #4]
 8005fd6:	02a4      	lsls	r4, r4, #10
 8005fd8:	d501      	bpl.n	8005fde <HAL_GPIO_Init+0x86>
        {
          temp |= iocurrent;
 8005fda:	003e      	movs	r6, r7
 8005fdc:	432e      	orrs	r6, r5
        }
        EXTI->FTSR1 = temp;
 8005fde:	4c37      	ldr	r4, [pc, #220]	@ (80060bc <HAL_GPIO_Init+0x164>)
 8005fe0:	6066      	str	r6, [r4, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005fe2:	2684      	movs	r6, #132	@ 0x84
 8005fe4:	59a7      	ldr	r7, [r4, r6]
        temp &= ~(iocurrent);
 8005fe6:	003e      	movs	r6, r7
 8005fe8:	4016      	ands	r6, r2
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005fea:	684c      	ldr	r4, [r1, #4]
 8005fec:	03a4      	lsls	r4, r4, #14
 8005fee:	d501      	bpl.n	8005ff4 <HAL_GPIO_Init+0x9c>
        {
          temp |= iocurrent;
 8005ff0:	003e      	movs	r6, r7
 8005ff2:	432e      	orrs	r6, r5
        }
        EXTI->EMR1 = temp;
 8005ff4:	4c31      	ldr	r4, [pc, #196]	@ (80060bc <HAL_GPIO_Init+0x164>)
 8005ff6:	2784      	movs	r7, #132	@ 0x84
 8005ff8:	51e6      	str	r6, [r4, r7]

        temp = EXTI->IMR1;
 8005ffa:	2680      	movs	r6, #128	@ 0x80
 8005ffc:	59a6      	ldr	r6, [r4, r6]
        temp &= ~(iocurrent);
 8005ffe:	4032      	ands	r2, r6
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006000:	684c      	ldr	r4, [r1, #4]
 8006002:	03e4      	lsls	r4, r4, #15
 8006004:	d501      	bpl.n	800600a <HAL_GPIO_Init+0xb2>
        {
          temp |= iocurrent;
 8006006:	002a      	movs	r2, r5
 8006008:	4332      	orrs	r2, r6
        }
        EXTI->IMR1 = temp;
 800600a:	4d2c      	ldr	r5, [pc, #176]	@ (80060bc <HAL_GPIO_Init+0x164>)
 800600c:	2480      	movs	r4, #128	@ 0x80
 800600e:	512a      	str	r2, [r5, r4]
      }
    }

    position++;
 8006010:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006012:	680c      	ldr	r4, [r1, #0]
 8006014:	0022      	movs	r2, r4
 8006016:	40da      	lsrs	r2, r3
 8006018:	d04e      	beq.n	80060b8 <HAL_GPIO_Init+0x160>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800601a:	2201      	movs	r2, #1
 800601c:	409a      	lsls	r2, r3
 800601e:	0025      	movs	r5, r4
 8006020:	4015      	ands	r5, r2
    if (iocurrent != 0x00u)
 8006022:	4214      	tst	r4, r2
 8006024:	d0f4      	beq.n	8006010 <HAL_GPIO_Init+0xb8>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006026:	684e      	ldr	r6, [r1, #4]
 8006028:	2403      	movs	r4, #3
 800602a:	4034      	ands	r4, r6
 800602c:	3c01      	subs	r4, #1
 800602e:	2c01      	cmp	r4, #1
 8006030:	d995      	bls.n	8005f5e <HAL_GPIO_Init+0x6>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006032:	684c      	ldr	r4, [r1, #4]
 8006034:	2203      	movs	r2, #3
 8006036:	4022      	ands	r2, r4
 8006038:	2a03      	cmp	r2, #3
 800603a:	d008      	beq.n	800604e <HAL_GPIO_Init+0xf6>
        temp = GPIOx->PUPDR;
 800603c:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800603e:	005e      	lsls	r6, r3, #1
 8006040:	2203      	movs	r2, #3
 8006042:	40b2      	lsls	r2, r6
 8006044:	4394      	bics	r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8006046:	688a      	ldr	r2, [r1, #8]
 8006048:	40b2      	lsls	r2, r6
 800604a:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 800604c:	60c2      	str	r2, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800604e:	684c      	ldr	r4, [r1, #4]
 8006050:	2203      	movs	r2, #3
 8006052:	4022      	ands	r2, r4
 8006054:	2a02      	cmp	r2, #2
 8006056:	d095      	beq.n	8005f84 <HAL_GPIO_Init+0x2c>
      temp = GPIOx->MODER;
 8006058:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800605a:	005e      	lsls	r6, r3, #1
 800605c:	2203      	movs	r2, #3
 800605e:	0017      	movs	r7, r2
 8006060:	40b7      	lsls	r7, r6
 8006062:	43bc      	bics	r4, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8006064:	684f      	ldr	r7, [r1, #4]
 8006066:	403a      	ands	r2, r7
 8006068:	40b2      	lsls	r2, r6
 800606a:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 800606c:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800606e:	684c      	ldr	r4, [r1, #4]
 8006070:	22c0      	movs	r2, #192	@ 0xc0
 8006072:	0292      	lsls	r2, r2, #10
 8006074:	4214      	tst	r4, r2
 8006076:	d0cb      	beq.n	8006010 <HAL_GPIO_Init+0xb8>
        temp = EXTI->EXTICR[position >> 2u];
 8006078:	089a      	lsrs	r2, r3, #2
 800607a:	0014      	movs	r4, r2
 800607c:	3418      	adds	r4, #24
 800607e:	00a4      	lsls	r4, r4, #2
 8006080:	4e0e      	ldr	r6, [pc, #56]	@ (80060bc <HAL_GPIO_Init+0x164>)
 8006082:	59a7      	ldr	r7, [r4, r6]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8006084:	2403      	movs	r4, #3
 8006086:	401c      	ands	r4, r3
 8006088:	00e4      	lsls	r4, r4, #3
 800608a:	260f      	movs	r6, #15
 800608c:	40a6      	lsls	r6, r4
 800608e:	43b7      	bics	r7, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8006090:	26a0      	movs	r6, #160	@ 0xa0
 8006092:	05f6      	lsls	r6, r6, #23
 8006094:	42b0      	cmp	r0, r6
 8006096:	d087      	beq.n	8005fa8 <HAL_GPIO_Init+0x50>
 8006098:	4e09      	ldr	r6, [pc, #36]	@ (80060c0 <HAL_GPIO_Init+0x168>)
 800609a:	42b0      	cmp	r0, r6
 800609c:	d008      	beq.n	80060b0 <HAL_GPIO_Init+0x158>
 800609e:	4e09      	ldr	r6, [pc, #36]	@ (80060c4 <HAL_GPIO_Init+0x16c>)
 80060a0:	42b0      	cmp	r0, r6
 80060a2:	d007      	beq.n	80060b4 <HAL_GPIO_Init+0x15c>
 80060a4:	4e08      	ldr	r6, [pc, #32]	@ (80060c8 <HAL_GPIO_Init+0x170>)
 80060a6:	42b0      	cmp	r0, r6
 80060a8:	d100      	bne.n	80060ac <HAL_GPIO_Init+0x154>
 80060aa:	e77b      	b.n	8005fa4 <HAL_GPIO_Init+0x4c>
 80060ac:	2605      	movs	r6, #5
 80060ae:	e77c      	b.n	8005faa <HAL_GPIO_Init+0x52>
 80060b0:	2601      	movs	r6, #1
 80060b2:	e77a      	b.n	8005faa <HAL_GPIO_Init+0x52>
 80060b4:	2602      	movs	r6, #2
 80060b6:	e778      	b.n	8005faa <HAL_GPIO_Init+0x52>
  }
}
 80060b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80060ba:	46c0      	nop			@ (mov r8, r8)
 80060bc:	40021800 	.word	0x40021800
 80060c0:	50000400 	.word	0x50000400
 80060c4:	50000800 	.word	0x50000800
 80060c8:	50000c00 	.word	0x50000c00

080060cc <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80060cc:	6903      	ldr	r3, [r0, #16]
 80060ce:	420b      	tst	r3, r1
 80060d0:	d001      	beq.n	80060d6 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 80060d2:	2001      	movs	r0, #1
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 80060d4:	4770      	bx	lr
    bitstatus = GPIO_PIN_RESET;
 80060d6:	2000      	movs	r0, #0
 80060d8:	e7fc      	b.n	80060d4 <HAL_GPIO_ReadPin+0x8>
	...

080060dc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80060dc:	b510      	push	{r4, lr}
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80060de:	4a10      	ldr	r2, [pc, #64]	@ (8006120 <HAL_PWREx_ControlVoltageScaling+0x44>)
 80060e0:	6813      	ldr	r3, [r2, #0]
 80060e2:	4910      	ldr	r1, [pc, #64]	@ (8006124 <HAL_PWREx_ControlVoltageScaling+0x48>)
 80060e4:	400b      	ands	r3, r1
 80060e6:	4303      	orrs	r3, r0
 80060e8:	6013      	str	r3, [r2, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80060ea:	2380      	movs	r3, #128	@ 0x80
 80060ec:	009b      	lsls	r3, r3, #2
 80060ee:	4298      	cmp	r0, r3
 80060f0:	d001      	beq.n	80060f6 <HAL_PWREx_ControlVoltageScaling+0x1a>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 80060f2:	2000      	movs	r0, #0
}
 80060f4:	bd10      	pop	{r4, pc}
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80060f6:	4b0c      	ldr	r3, [pc, #48]	@ (8006128 <HAL_PWREx_ControlVoltageScaling+0x4c>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	0058      	lsls	r0, r3, #1
 80060fc:	18c0      	adds	r0, r0, r3
 80060fe:	0040      	lsls	r0, r0, #1
 8006100:	490a      	ldr	r1, [pc, #40]	@ (800612c <HAL_PWREx_ControlVoltageScaling+0x50>)
 8006102:	f7fc f801 	bl	8002108 <__udivsi3>
 8006106:	3001      	adds	r0, #1
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006108:	4b05      	ldr	r3, [pc, #20]	@ (8006120 <HAL_PWREx_ControlVoltageScaling+0x44>)
 800610a:	695b      	ldr	r3, [r3, #20]
 800610c:	055b      	lsls	r3, r3, #21
 800610e:	d503      	bpl.n	8006118 <HAL_PWREx_ControlVoltageScaling+0x3c>
      if (wait_loop_index != 0U)
 8006110:	2800      	cmp	r0, #0
 8006112:	d003      	beq.n	800611c <HAL_PWREx_ControlVoltageScaling+0x40>
        wait_loop_index--;
 8006114:	3801      	subs	r0, #1
 8006116:	e7f7      	b.n	8006108 <HAL_PWREx_ControlVoltageScaling+0x2c>
  return HAL_OK;
 8006118:	2000      	movs	r0, #0
 800611a:	e7eb      	b.n	80060f4 <HAL_PWREx_ControlVoltageScaling+0x18>
        return HAL_TIMEOUT;
 800611c:	2003      	movs	r0, #3
 800611e:	e7e9      	b.n	80060f4 <HAL_PWREx_ControlVoltageScaling+0x18>
 8006120:	40007000 	.word	0x40007000
 8006124:	fffff9ff 	.word	0xfffff9ff
 8006128:	200000e0 	.word	0x200000e0
 800612c:	000f4240 	.word	0x000f4240

08006130 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006130:	b570      	push	{r4, r5, r6, lr}
 8006132:	b082      	sub	sp, #8
 8006134:	1e04      	subs	r4, r0, #0
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006136:	d100      	bne.n	800613a <HAL_RCC_OscConfig+0xa>
 8006138:	e231      	b.n	800659e <HAL_RCC_OscConfig+0x46e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800613a:	6803      	ldr	r3, [r0, #0]
 800613c:	07db      	lsls	r3, r3, #31
 800613e:	d539      	bpl.n	80061b4 <HAL_RCC_OscConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006140:	4ac1      	ldr	r2, [pc, #772]	@ (8006448 <HAL_RCC_OscConfig+0x318>)
 8006142:	6891      	ldr	r1, [r2, #8]
 8006144:	2338      	movs	r3, #56	@ 0x38
 8006146:	400b      	ands	r3, r1
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006148:	68d1      	ldr	r1, [r2, #12]
 800614a:	2203      	movs	r2, #3
 800614c:	400a      	ands	r2, r1

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800614e:	2b10      	cmp	r3, #16
 8006150:	d026      	beq.n	80061a0 <HAL_RCC_OscConfig+0x70>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8006152:	2b08      	cmp	r3, #8
 8006154:	d026      	beq.n	80061a4 <HAL_RCC_OscConfig+0x74>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006156:	6863      	ldr	r3, [r4, #4]
 8006158:	2280      	movs	r2, #128	@ 0x80
 800615a:	0252      	lsls	r2, r2, #9
 800615c:	4293      	cmp	r3, r2
 800615e:	d07f      	beq.n	8006260 <HAL_RCC_OscConfig+0x130>
 8006160:	22a0      	movs	r2, #160	@ 0xa0
 8006162:	02d2      	lsls	r2, r2, #11
 8006164:	4293      	cmp	r3, r2
 8006166:	d100      	bne.n	800616a <HAL_RCC_OscConfig+0x3a>
 8006168:	e081      	b.n	800626e <HAL_RCC_OscConfig+0x13e>
 800616a:	4bb7      	ldr	r3, [pc, #732]	@ (8006448 <HAL_RCC_OscConfig+0x318>)
 800616c:	681a      	ldr	r2, [r3, #0]
 800616e:	49b7      	ldr	r1, [pc, #732]	@ (800644c <HAL_RCC_OscConfig+0x31c>)
 8006170:	400a      	ands	r2, r1
 8006172:	601a      	str	r2, [r3, #0]
 8006174:	681a      	ldr	r2, [r3, #0]
 8006176:	49b6      	ldr	r1, [pc, #728]	@ (8006450 <HAL_RCC_OscConfig+0x320>)
 8006178:	400a      	ands	r2, r1
 800617a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800617c:	6863      	ldr	r3, [r4, #4]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d100      	bne.n	8006184 <HAL_RCC_OscConfig+0x54>
 8006182:	e080      	b.n	8006286 <HAL_RCC_OscConfig+0x156>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006184:	f7ff f996 	bl	80054b4 <HAL_GetTick>
 8006188:	0005      	movs	r5, r0

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800618a:	4baf      	ldr	r3, [pc, #700]	@ (8006448 <HAL_RCC_OscConfig+0x318>)
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	039b      	lsls	r3, r3, #14
 8006190:	d410      	bmi.n	80061b4 <HAL_RCC_OscConfig+0x84>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006192:	f7ff f98f 	bl	80054b4 <HAL_GetTick>
 8006196:	1b40      	subs	r0, r0, r5
 8006198:	2864      	cmp	r0, #100	@ 0x64
 800619a:	d9f6      	bls.n	800618a <HAL_RCC_OscConfig+0x5a>
          {
            return HAL_TIMEOUT;
 800619c:	2003      	movs	r0, #3
 800619e:	e1ff      	b.n	80065a0 <HAL_RCC_OscConfig+0x470>
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80061a0:	2a03      	cmp	r2, #3
 80061a2:	d1d6      	bne.n	8006152 <HAL_RCC_OscConfig+0x22>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80061a4:	4ba8      	ldr	r3, [pc, #672]	@ (8006448 <HAL_RCC_OscConfig+0x318>)
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	039b      	lsls	r3, r3, #14
 80061aa:	d503      	bpl.n	80061b4 <HAL_RCC_OscConfig+0x84>
 80061ac:	6863      	ldr	r3, [r4, #4]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d100      	bne.n	80061b4 <HAL_RCC_OscConfig+0x84>
 80061b2:	e1f7      	b.n	80065a4 <HAL_RCC_OscConfig+0x474>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80061b4:	6823      	ldr	r3, [r4, #0]
 80061b6:	079b      	lsls	r3, r3, #30
 80061b8:	d531      	bpl.n	800621e <HAL_RCC_OscConfig+0xee>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80061ba:	4aa3      	ldr	r2, [pc, #652]	@ (8006448 <HAL_RCC_OscConfig+0x318>)
 80061bc:	6891      	ldr	r1, [r2, #8]
 80061be:	2338      	movs	r3, #56	@ 0x38
 80061c0:	400b      	ands	r3, r1
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80061c2:	68d1      	ldr	r1, [r2, #12]
 80061c4:	2203      	movs	r2, #3
 80061c6:	400a      	ands	r2, r1
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80061c8:	2b10      	cmp	r3, #16
 80061ca:	d06a      	beq.n	80062a2 <HAL_RCC_OscConfig+0x172>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d16b      	bne.n	80062a8 <HAL_RCC_OscConfig+0x178>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80061d0:	4a9d      	ldr	r2, [pc, #628]	@ (8006448 <HAL_RCC_OscConfig+0x318>)
 80061d2:	6812      	ldr	r2, [r2, #0]
 80061d4:	0552      	lsls	r2, r2, #21
 80061d6:	d503      	bpl.n	80061e0 <HAL_RCC_OscConfig+0xb0>
 80061d8:	68e2      	ldr	r2, [r4, #12]
 80061da:	2a00      	cmp	r2, #0
 80061dc:	d100      	bne.n	80061e0 <HAL_RCC_OscConfig+0xb0>
 80061de:	e1e3      	b.n	80065a8 <HAL_RCC_OscConfig+0x478>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061e0:	4899      	ldr	r0, [pc, #612]	@ (8006448 <HAL_RCC_OscConfig+0x318>)
 80061e2:	6842      	ldr	r2, [r0, #4]
 80061e4:	499b      	ldr	r1, [pc, #620]	@ (8006454 <HAL_RCC_OscConfig+0x324>)
 80061e6:	400a      	ands	r2, r1
 80061e8:	6961      	ldr	r1, [r4, #20]
 80061ea:	0209      	lsls	r1, r1, #8
 80061ec:	430a      	orrs	r2, r1
 80061ee:	6042      	str	r2, [r0, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d10d      	bne.n	8006210 <HAL_RCC_OscConfig+0xe0>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80061f4:	6803      	ldr	r3, [r0, #0]
 80061f6:	4998      	ldr	r1, [pc, #608]	@ (8006458 <HAL_RCC_OscConfig+0x328>)
 80061f8:	400b      	ands	r3, r1
 80061fa:	6921      	ldr	r1, [r4, #16]
 80061fc:	430b      	orrs	r3, r1
 80061fe:	6003      	str	r3, [r0, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8006200:	6803      	ldr	r3, [r0, #0]
 8006202:	0adb      	lsrs	r3, r3, #11
 8006204:	2207      	movs	r2, #7
 8006206:	401a      	ands	r2, r3
 8006208:	4b94      	ldr	r3, [pc, #592]	@ (800645c <HAL_RCC_OscConfig+0x32c>)
 800620a:	40d3      	lsrs	r3, r2
 800620c:	4a94      	ldr	r2, [pc, #592]	@ (8006460 <HAL_RCC_OscConfig+0x330>)
 800620e:	6013      	str	r3, [r2, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006210:	4b94      	ldr	r3, [pc, #592]	@ (8006464 <HAL_RCC_OscConfig+0x334>)
 8006212:	6818      	ldr	r0, [r3, #0]
 8006214:	f7ff f902 	bl	800541c <HAL_InitTick>
 8006218:	2800      	cmp	r0, #0
 800621a:	d000      	beq.n	800621e <HAL_RCC_OscConfig+0xee>
 800621c:	e1c6      	b.n	80065ac <HAL_RCC_OscConfig+0x47c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800621e:	6823      	ldr	r3, [r4, #0]
 8006220:	071b      	lsls	r3, r3, #28
 8006222:	d400      	bmi.n	8006226 <HAL_RCC_OscConfig+0xf6>
 8006224:	e081      	b.n	800632a <HAL_RCC_OscConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8006226:	4b88      	ldr	r3, [pc, #544]	@ (8006448 <HAL_RCC_OscConfig+0x318>)
 8006228:	689a      	ldr	r2, [r3, #8]
 800622a:	2338      	movs	r3, #56	@ 0x38
 800622c:	4013      	ands	r3, r2
 800622e:	2b18      	cmp	r3, #24
 8006230:	d073      	beq.n	800631a <HAL_RCC_OscConfig+0x1ea>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006232:	69a3      	ldr	r3, [r4, #24]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d100      	bne.n	800623a <HAL_RCC_OscConfig+0x10a>
 8006238:	e0b4      	b.n	80063a4 <HAL_RCC_OscConfig+0x274>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800623a:	4a83      	ldr	r2, [pc, #524]	@ (8006448 <HAL_RCC_OscConfig+0x318>)
 800623c:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 800623e:	2101      	movs	r1, #1
 8006240:	430b      	orrs	r3, r1
 8006242:	6613      	str	r3, [r2, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006244:	f7ff f936 	bl	80054b4 <HAL_GetTick>
 8006248:	0005      	movs	r5, r0

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800624a:	4b7f      	ldr	r3, [pc, #508]	@ (8006448 <HAL_RCC_OscConfig+0x318>)
 800624c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800624e:	079b      	lsls	r3, r3, #30
 8006250:	d46b      	bmi.n	800632a <HAL_RCC_OscConfig+0x1fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006252:	f7ff f92f 	bl	80054b4 <HAL_GetTick>
 8006256:	1b40      	subs	r0, r0, r5
 8006258:	2802      	cmp	r0, #2
 800625a:	d9f6      	bls.n	800624a <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 800625c:	2003      	movs	r0, #3
 800625e:	e19f      	b.n	80065a0 <HAL_RCC_OscConfig+0x470>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006260:	4a79      	ldr	r2, [pc, #484]	@ (8006448 <HAL_RCC_OscConfig+0x318>)
 8006262:	6811      	ldr	r1, [r2, #0]
 8006264:	2380      	movs	r3, #128	@ 0x80
 8006266:	025b      	lsls	r3, r3, #9
 8006268:	430b      	orrs	r3, r1
 800626a:	6013      	str	r3, [r2, #0]
 800626c:	e786      	b.n	800617c <HAL_RCC_OscConfig+0x4c>
 800626e:	4b76      	ldr	r3, [pc, #472]	@ (8006448 <HAL_RCC_OscConfig+0x318>)
 8006270:	6819      	ldr	r1, [r3, #0]
 8006272:	2280      	movs	r2, #128	@ 0x80
 8006274:	02d2      	lsls	r2, r2, #11
 8006276:	430a      	orrs	r2, r1
 8006278:	601a      	str	r2, [r3, #0]
 800627a:	6819      	ldr	r1, [r3, #0]
 800627c:	2280      	movs	r2, #128	@ 0x80
 800627e:	0252      	lsls	r2, r2, #9
 8006280:	430a      	orrs	r2, r1
 8006282:	601a      	str	r2, [r3, #0]
 8006284:	e77a      	b.n	800617c <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 8006286:	f7ff f915 	bl	80054b4 <HAL_GetTick>
 800628a:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800628c:	4b6e      	ldr	r3, [pc, #440]	@ (8006448 <HAL_RCC_OscConfig+0x318>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	039b      	lsls	r3, r3, #14
 8006292:	d58f      	bpl.n	80061b4 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006294:	f7ff f90e 	bl	80054b4 <HAL_GetTick>
 8006298:	1b40      	subs	r0, r0, r5
 800629a:	2864      	cmp	r0, #100	@ 0x64
 800629c:	d9f6      	bls.n	800628c <HAL_RCC_OscConfig+0x15c>
            return HAL_TIMEOUT;
 800629e:	2003      	movs	r0, #3
 80062a0:	e17e      	b.n	80065a0 <HAL_RCC_OscConfig+0x470>
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80062a2:	2a02      	cmp	r2, #2
 80062a4:	d192      	bne.n	80061cc <HAL_RCC_OscConfig+0x9c>
 80062a6:	e793      	b.n	80061d0 <HAL_RCC_OscConfig+0xa0>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80062a8:	68e3      	ldr	r3, [r4, #12]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d022      	beq.n	80062f4 <HAL_RCC_OscConfig+0x1c4>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80062ae:	4a66      	ldr	r2, [pc, #408]	@ (8006448 <HAL_RCC_OscConfig+0x318>)
 80062b0:	6813      	ldr	r3, [r2, #0]
 80062b2:	4969      	ldr	r1, [pc, #420]	@ (8006458 <HAL_RCC_OscConfig+0x328>)
 80062b4:	400b      	ands	r3, r1
 80062b6:	6921      	ldr	r1, [r4, #16]
 80062b8:	430b      	orrs	r3, r1
 80062ba:	6013      	str	r3, [r2, #0]
        __HAL_RCC_HSI_ENABLE();
 80062bc:	6811      	ldr	r1, [r2, #0]
 80062be:	2380      	movs	r3, #128	@ 0x80
 80062c0:	005b      	lsls	r3, r3, #1
 80062c2:	430b      	orrs	r3, r1
 80062c4:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80062c6:	f7ff f8f5 	bl	80054b4 <HAL_GetTick>
 80062ca:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80062cc:	4b5e      	ldr	r3, [pc, #376]	@ (8006448 <HAL_RCC_OscConfig+0x318>)
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	055b      	lsls	r3, r3, #21
 80062d2:	d406      	bmi.n	80062e2 <HAL_RCC_OscConfig+0x1b2>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80062d4:	f7ff f8ee 	bl	80054b4 <HAL_GetTick>
 80062d8:	1b40      	subs	r0, r0, r5
 80062da:	2802      	cmp	r0, #2
 80062dc:	d9f6      	bls.n	80062cc <HAL_RCC_OscConfig+0x19c>
            return HAL_TIMEOUT;
 80062de:	2003      	movs	r0, #3
 80062e0:	e15e      	b.n	80065a0 <HAL_RCC_OscConfig+0x470>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80062e2:	4959      	ldr	r1, [pc, #356]	@ (8006448 <HAL_RCC_OscConfig+0x318>)
 80062e4:	684b      	ldr	r3, [r1, #4]
 80062e6:	4a5b      	ldr	r2, [pc, #364]	@ (8006454 <HAL_RCC_OscConfig+0x324>)
 80062e8:	4013      	ands	r3, r2
 80062ea:	6962      	ldr	r2, [r4, #20]
 80062ec:	0212      	lsls	r2, r2, #8
 80062ee:	4313      	orrs	r3, r2
 80062f0:	604b      	str	r3, [r1, #4]
 80062f2:	e794      	b.n	800621e <HAL_RCC_OscConfig+0xee>
        __HAL_RCC_HSI_DISABLE();
 80062f4:	4a54      	ldr	r2, [pc, #336]	@ (8006448 <HAL_RCC_OscConfig+0x318>)
 80062f6:	6813      	ldr	r3, [r2, #0]
 80062f8:	495b      	ldr	r1, [pc, #364]	@ (8006468 <HAL_RCC_OscConfig+0x338>)
 80062fa:	400b      	ands	r3, r1
 80062fc:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80062fe:	f7ff f8d9 	bl	80054b4 <HAL_GetTick>
 8006302:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006304:	4b50      	ldr	r3, [pc, #320]	@ (8006448 <HAL_RCC_OscConfig+0x318>)
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	055b      	lsls	r3, r3, #21
 800630a:	d588      	bpl.n	800621e <HAL_RCC_OscConfig+0xee>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800630c:	f7ff f8d2 	bl	80054b4 <HAL_GetTick>
 8006310:	1b40      	subs	r0, r0, r5
 8006312:	2802      	cmp	r0, #2
 8006314:	d9f6      	bls.n	8006304 <HAL_RCC_OscConfig+0x1d4>
            return HAL_TIMEOUT;
 8006316:	2003      	movs	r0, #3
 8006318:	e142      	b.n	80065a0 <HAL_RCC_OscConfig+0x470>
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800631a:	4b4b      	ldr	r3, [pc, #300]	@ (8006448 <HAL_RCC_OscConfig+0x318>)
 800631c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800631e:	079b      	lsls	r3, r3, #30
 8006320:	d503      	bpl.n	800632a <HAL_RCC_OscConfig+0x1fa>
 8006322:	69a3      	ldr	r3, [r4, #24]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d100      	bne.n	800632a <HAL_RCC_OscConfig+0x1fa>
 8006328:	e142      	b.n	80065b0 <HAL_RCC_OscConfig+0x480>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800632a:	6823      	ldr	r3, [r4, #0]
 800632c:	075b      	lsls	r3, r3, #29
 800632e:	d400      	bmi.n	8006332 <HAL_RCC_OscConfig+0x202>
 8006330:	e0a2      	b.n	8006478 <HAL_RCC_OscConfig+0x348>

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8006332:	4b45      	ldr	r3, [pc, #276]	@ (8006448 <HAL_RCC_OscConfig+0x318>)
 8006334:	689a      	ldr	r2, [r3, #8]
 8006336:	2338      	movs	r3, #56	@ 0x38
 8006338:	4013      	ands	r3, r2
 800633a:	2b20      	cmp	r3, #32
 800633c:	d045      	beq.n	80063ca <HAL_RCC_OscConfig+0x29a>
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800633e:	4b42      	ldr	r3, [pc, #264]	@ (8006448 <HAL_RCC_OscConfig+0x318>)
 8006340:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006342:	00db      	lsls	r3, r3, #3
 8006344:	d44a      	bmi.n	80063dc <HAL_RCC_OscConfig+0x2ac>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8006346:	4b40      	ldr	r3, [pc, #256]	@ (8006448 <HAL_RCC_OscConfig+0x318>)
 8006348:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800634a:	2180      	movs	r1, #128	@ 0x80
 800634c:	0549      	lsls	r1, r1, #21
 800634e:	430a      	orrs	r2, r1
 8006350:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006352:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006354:	400b      	ands	r3, r1
 8006356:	9301      	str	r3, [sp, #4]
 8006358:	9b01      	ldr	r3, [sp, #4]
        pwrclkchanged = SET;
 800635a:	2501      	movs	r5, #1
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800635c:	4b43      	ldr	r3, [pc, #268]	@ (800646c <HAL_RCC_OscConfig+0x33c>)
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	05db      	lsls	r3, r3, #23
 8006362:	d53d      	bpl.n	80063e0 <HAL_RCC_OscConfig+0x2b0>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006364:	68a3      	ldr	r3, [r4, #8]
 8006366:	2b01      	cmp	r3, #1
 8006368:	d04e      	beq.n	8006408 <HAL_RCC_OscConfig+0x2d8>
 800636a:	2b05      	cmp	r3, #5
 800636c:	d052      	beq.n	8006414 <HAL_RCC_OscConfig+0x2e4>
 800636e:	4b36      	ldr	r3, [pc, #216]	@ (8006448 <HAL_RCC_OscConfig+0x318>)
 8006370:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006372:	2101      	movs	r1, #1
 8006374:	438a      	bics	r2, r1
 8006376:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006378:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800637a:	3103      	adds	r1, #3
 800637c:	438a      	bics	r2, r1
 800637e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006380:	68a3      	ldr	r3, [r4, #8]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d050      	beq.n	8006428 <HAL_RCC_OscConfig+0x2f8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006386:	f7ff f895 	bl	80054b4 <HAL_GetTick>
 800638a:	0006      	movs	r6, r0

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800638c:	4b2e      	ldr	r3, [pc, #184]	@ (8006448 <HAL_RCC_OscConfig+0x318>)
 800638e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006390:	079b      	lsls	r3, r3, #30
 8006392:	d46f      	bmi.n	8006474 <HAL_RCC_OscConfig+0x344>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006394:	f7ff f88e 	bl	80054b4 <HAL_GetTick>
 8006398:	1b80      	subs	r0, r0, r6
 800639a:	4b35      	ldr	r3, [pc, #212]	@ (8006470 <HAL_RCC_OscConfig+0x340>)
 800639c:	4298      	cmp	r0, r3
 800639e:	d9f5      	bls.n	800638c <HAL_RCC_OscConfig+0x25c>
          {
            return HAL_TIMEOUT;
 80063a0:	2003      	movs	r0, #3
 80063a2:	e0fd      	b.n	80065a0 <HAL_RCC_OscConfig+0x470>
        __HAL_RCC_LSI_DISABLE();
 80063a4:	4a28      	ldr	r2, [pc, #160]	@ (8006448 <HAL_RCC_OscConfig+0x318>)
 80063a6:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 80063a8:	2101      	movs	r1, #1
 80063aa:	438b      	bics	r3, r1
 80063ac:	6613      	str	r3, [r2, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80063ae:	f7ff f881 	bl	80054b4 <HAL_GetTick>
 80063b2:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80063b4:	4b24      	ldr	r3, [pc, #144]	@ (8006448 <HAL_RCC_OscConfig+0x318>)
 80063b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063b8:	079b      	lsls	r3, r3, #30
 80063ba:	d5b6      	bpl.n	800632a <HAL_RCC_OscConfig+0x1fa>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80063bc:	f7ff f87a 	bl	80054b4 <HAL_GetTick>
 80063c0:	1b40      	subs	r0, r0, r5
 80063c2:	2802      	cmp	r0, #2
 80063c4:	d9f6      	bls.n	80063b4 <HAL_RCC_OscConfig+0x284>
            return HAL_TIMEOUT;
 80063c6:	2003      	movs	r0, #3
 80063c8:	e0ea      	b.n	80065a0 <HAL_RCC_OscConfig+0x470>
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80063ca:	4b1f      	ldr	r3, [pc, #124]	@ (8006448 <HAL_RCC_OscConfig+0x318>)
 80063cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063ce:	079b      	lsls	r3, r3, #30
 80063d0:	d552      	bpl.n	8006478 <HAL_RCC_OscConfig+0x348>
 80063d2:	68a3      	ldr	r3, [r4, #8]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d14f      	bne.n	8006478 <HAL_RCC_OscConfig+0x348>
        return HAL_ERROR;
 80063d8:	2001      	movs	r0, #1
 80063da:	e0e1      	b.n	80065a0 <HAL_RCC_OscConfig+0x470>
    FlagStatus       pwrclkchanged = RESET;
 80063dc:	2500      	movs	r5, #0
 80063de:	e7bd      	b.n	800635c <HAL_RCC_OscConfig+0x22c>
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80063e0:	4a22      	ldr	r2, [pc, #136]	@ (800646c <HAL_RCC_OscConfig+0x33c>)
 80063e2:	6811      	ldr	r1, [r2, #0]
 80063e4:	2380      	movs	r3, #128	@ 0x80
 80063e6:	005b      	lsls	r3, r3, #1
 80063e8:	430b      	orrs	r3, r1
 80063ea:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80063ec:	f7ff f862 	bl	80054b4 <HAL_GetTick>
 80063f0:	0006      	movs	r6, r0
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80063f2:	4b1e      	ldr	r3, [pc, #120]	@ (800646c <HAL_RCC_OscConfig+0x33c>)
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	05db      	lsls	r3, r3, #23
 80063f8:	d4b4      	bmi.n	8006364 <HAL_RCC_OscConfig+0x234>
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80063fa:	f7ff f85b 	bl	80054b4 <HAL_GetTick>
 80063fe:	1b80      	subs	r0, r0, r6
 8006400:	2802      	cmp	r0, #2
 8006402:	d9f6      	bls.n	80063f2 <HAL_RCC_OscConfig+0x2c2>
            return HAL_TIMEOUT;
 8006404:	2003      	movs	r0, #3
 8006406:	e0cb      	b.n	80065a0 <HAL_RCC_OscConfig+0x470>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006408:	4a0f      	ldr	r2, [pc, #60]	@ (8006448 <HAL_RCC_OscConfig+0x318>)
 800640a:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 800640c:	2101      	movs	r1, #1
 800640e:	430b      	orrs	r3, r1
 8006410:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8006412:	e7b5      	b.n	8006380 <HAL_RCC_OscConfig+0x250>
 8006414:	4b0c      	ldr	r3, [pc, #48]	@ (8006448 <HAL_RCC_OscConfig+0x318>)
 8006416:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006418:	2104      	movs	r1, #4
 800641a:	430a      	orrs	r2, r1
 800641c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800641e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006420:	3903      	subs	r1, #3
 8006422:	430a      	orrs	r2, r1
 8006424:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006426:	e7ab      	b.n	8006380 <HAL_RCC_OscConfig+0x250>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006428:	f7ff f844 	bl	80054b4 <HAL_GetTick>
 800642c:	0006      	movs	r6, r0

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800642e:	4b06      	ldr	r3, [pc, #24]	@ (8006448 <HAL_RCC_OscConfig+0x318>)
 8006430:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006432:	079b      	lsls	r3, r3, #30
 8006434:	d51e      	bpl.n	8006474 <HAL_RCC_OscConfig+0x344>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006436:	f7ff f83d 	bl	80054b4 <HAL_GetTick>
 800643a:	1b80      	subs	r0, r0, r6
 800643c:	4b0c      	ldr	r3, [pc, #48]	@ (8006470 <HAL_RCC_OscConfig+0x340>)
 800643e:	4298      	cmp	r0, r3
 8006440:	d9f5      	bls.n	800642e <HAL_RCC_OscConfig+0x2fe>
          {
            return HAL_TIMEOUT;
 8006442:	2003      	movs	r0, #3
 8006444:	e0ac      	b.n	80065a0 <HAL_RCC_OscConfig+0x470>
 8006446:	46c0      	nop			@ (mov r8, r8)
 8006448:	40021000 	.word	0x40021000
 800644c:	fffeffff 	.word	0xfffeffff
 8006450:	fffbffff 	.word	0xfffbffff
 8006454:	ffff80ff 	.word	0xffff80ff
 8006458:	ffffc7ff 	.word	0xffffc7ff
 800645c:	00f42400 	.word	0x00f42400
 8006460:	200000e0 	.word	0x200000e0
 8006464:	200000e8 	.word	0x200000e8
 8006468:	fffffeff 	.word	0xfffffeff
 800646c:	40007000 	.word	0x40007000
 8006470:	00001388 	.word	0x00001388
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8006474:	2d01      	cmp	r5, #1
 8006476:	d01e      	beq.n	80064b6 <HAL_RCC_OscConfig+0x386>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006478:	69e3      	ldr	r3, [r4, #28]
 800647a:	2b00      	cmp	r3, #0
 800647c:	d100      	bne.n	8006480 <HAL_RCC_OscConfig+0x350>
 800647e:	e099      	b.n	80065b4 <HAL_RCC_OscConfig+0x484>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006480:	4a54      	ldr	r2, [pc, #336]	@ (80065d4 <HAL_RCC_OscConfig+0x4a4>)
 8006482:	6891      	ldr	r1, [r2, #8]
 8006484:	2238      	movs	r2, #56	@ 0x38
 8006486:	400a      	ands	r2, r1
 8006488:	2a10      	cmp	r2, #16
 800648a:	d060      	beq.n	800654e <HAL_RCC_OscConfig+0x41e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800648c:	2b02      	cmp	r3, #2
 800648e:	d018      	beq.n	80064c2 <HAL_RCC_OscConfig+0x392>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006490:	4a50      	ldr	r2, [pc, #320]	@ (80065d4 <HAL_RCC_OscConfig+0x4a4>)
 8006492:	6813      	ldr	r3, [r2, #0]
 8006494:	4950      	ldr	r1, [pc, #320]	@ (80065d8 <HAL_RCC_OscConfig+0x4a8>)
 8006496:	400b      	ands	r3, r1
 8006498:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800649a:	f7ff f80b 	bl	80054b4 <HAL_GetTick>
 800649e:	0004      	movs	r4, r0

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80064a0:	4b4c      	ldr	r3, [pc, #304]	@ (80065d4 <HAL_RCC_OscConfig+0x4a4>)
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	019b      	lsls	r3, r3, #6
 80064a6:	d54b      	bpl.n	8006540 <HAL_RCC_OscConfig+0x410>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80064a8:	f7ff f804 	bl	80054b4 <HAL_GetTick>
 80064ac:	1b00      	subs	r0, r0, r4
 80064ae:	2802      	cmp	r0, #2
 80064b0:	d9f6      	bls.n	80064a0 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 80064b2:	2003      	movs	r0, #3
 80064b4:	e074      	b.n	80065a0 <HAL_RCC_OscConfig+0x470>
        __HAL_RCC_PWR_CLK_DISABLE();
 80064b6:	4a47      	ldr	r2, [pc, #284]	@ (80065d4 <HAL_RCC_OscConfig+0x4a4>)
 80064b8:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 80064ba:	4948      	ldr	r1, [pc, #288]	@ (80065dc <HAL_RCC_OscConfig+0x4ac>)
 80064bc:	400b      	ands	r3, r1
 80064be:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80064c0:	e7da      	b.n	8006478 <HAL_RCC_OscConfig+0x348>
        __HAL_RCC_PLL_DISABLE();
 80064c2:	4a44      	ldr	r2, [pc, #272]	@ (80065d4 <HAL_RCC_OscConfig+0x4a4>)
 80064c4:	6813      	ldr	r3, [r2, #0]
 80064c6:	4944      	ldr	r1, [pc, #272]	@ (80065d8 <HAL_RCC_OscConfig+0x4a8>)
 80064c8:	400b      	ands	r3, r1
 80064ca:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80064cc:	f7fe fff2 	bl	80054b4 <HAL_GetTick>
 80064d0:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80064d2:	4b40      	ldr	r3, [pc, #256]	@ (80065d4 <HAL_RCC_OscConfig+0x4a4>)
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	019b      	lsls	r3, r3, #6
 80064d8:	d506      	bpl.n	80064e8 <HAL_RCC_OscConfig+0x3b8>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80064da:	f7fe ffeb 	bl	80054b4 <HAL_GetTick>
 80064de:	1b40      	subs	r0, r0, r5
 80064e0:	2802      	cmp	r0, #2
 80064e2:	d9f6      	bls.n	80064d2 <HAL_RCC_OscConfig+0x3a2>
            return HAL_TIMEOUT;
 80064e4:	2003      	movs	r0, #3
 80064e6:	e05b      	b.n	80065a0 <HAL_RCC_OscConfig+0x470>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80064e8:	4a3a      	ldr	r2, [pc, #232]	@ (80065d4 <HAL_RCC_OscConfig+0x4a4>)
 80064ea:	68d3      	ldr	r3, [r2, #12]
 80064ec:	493c      	ldr	r1, [pc, #240]	@ (80065e0 <HAL_RCC_OscConfig+0x4b0>)
 80064ee:	4019      	ands	r1, r3
 80064f0:	6a23      	ldr	r3, [r4, #32]
 80064f2:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 80064f4:	4303      	orrs	r3, r0
 80064f6:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80064f8:	0200      	lsls	r0, r0, #8
 80064fa:	4303      	orrs	r3, r0
 80064fc:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80064fe:	4303      	orrs	r3, r0
 8006500:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8006502:	4303      	orrs	r3, r0
 8006504:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8006506:	4303      	orrs	r3, r0
 8006508:	430b      	orrs	r3, r1
 800650a:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLL_ENABLE();
 800650c:	6811      	ldr	r1, [r2, #0]
 800650e:	2380      	movs	r3, #128	@ 0x80
 8006510:	045b      	lsls	r3, r3, #17
 8006512:	430b      	orrs	r3, r1
 8006514:	6013      	str	r3, [r2, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8006516:	68d1      	ldr	r1, [r2, #12]
 8006518:	2380      	movs	r3, #128	@ 0x80
 800651a:	055b      	lsls	r3, r3, #21
 800651c:	430b      	orrs	r3, r1
 800651e:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 8006520:	f7fe ffc8 	bl	80054b4 <HAL_GetTick>
 8006524:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006526:	4b2b      	ldr	r3, [pc, #172]	@ (80065d4 <HAL_RCC_OscConfig+0x4a4>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	019b      	lsls	r3, r3, #6
 800652c:	d406      	bmi.n	800653c <HAL_RCC_OscConfig+0x40c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800652e:	f7fe ffc1 	bl	80054b4 <HAL_GetTick>
 8006532:	1b00      	subs	r0, r0, r4
 8006534:	2802      	cmp	r0, #2
 8006536:	d9f6      	bls.n	8006526 <HAL_RCC_OscConfig+0x3f6>
            return HAL_TIMEOUT;
 8006538:	2003      	movs	r0, #3
 800653a:	e031      	b.n	80065a0 <HAL_RCC_OscConfig+0x470>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 800653c:	2000      	movs	r0, #0
 800653e:	e02f      	b.n	80065a0 <HAL_RCC_OscConfig+0x470>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8006540:	4a24      	ldr	r2, [pc, #144]	@ (80065d4 <HAL_RCC_OscConfig+0x4a4>)
 8006542:	68d3      	ldr	r3, [r2, #12]
 8006544:	4927      	ldr	r1, [pc, #156]	@ (80065e4 <HAL_RCC_OscConfig+0x4b4>)
 8006546:	400b      	ands	r3, r1
 8006548:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 800654a:	2000      	movs	r0, #0
 800654c:	e028      	b.n	80065a0 <HAL_RCC_OscConfig+0x470>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800654e:	2b01      	cmp	r3, #1
 8006550:	d032      	beq.n	80065b8 <HAL_RCC_OscConfig+0x488>
        temp_pllckcfg = RCC->PLLCFGR;
 8006552:	4b20      	ldr	r3, [pc, #128]	@ (80065d4 <HAL_RCC_OscConfig+0x4a4>)
 8006554:	68da      	ldr	r2, [r3, #12]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006556:	2303      	movs	r3, #3
 8006558:	4013      	ands	r3, r2
 800655a:	6a21      	ldr	r1, [r4, #32]
 800655c:	428b      	cmp	r3, r1
 800655e:	d12d      	bne.n	80065bc <HAL_RCC_OscConfig+0x48c>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006560:	2370      	movs	r3, #112	@ 0x70
 8006562:	4013      	ands	r3, r2
 8006564:	6a61      	ldr	r1, [r4, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006566:	428b      	cmp	r3, r1
 8006568:	d12a      	bne.n	80065c0 <HAL_RCC_OscConfig+0x490>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800656a:	21fe      	movs	r1, #254	@ 0xfe
 800656c:	01c9      	lsls	r1, r1, #7
 800656e:	4011      	ands	r1, r2
 8006570:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8006572:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006574:	4299      	cmp	r1, r3
 8006576:	d125      	bne.n	80065c4 <HAL_RCC_OscConfig+0x494>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006578:	23f8      	movs	r3, #248	@ 0xf8
 800657a:	039b      	lsls	r3, r3, #14
 800657c:	4013      	ands	r3, r2
 800657e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006580:	428b      	cmp	r3, r1
 8006582:	d121      	bne.n	80065c8 <HAL_RCC_OscConfig+0x498>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8006584:	23e0      	movs	r3, #224	@ 0xe0
 8006586:	051b      	lsls	r3, r3, #20
 8006588:	4013      	ands	r3, r2
 800658a:	6b21      	ldr	r1, [r4, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800658c:	428b      	cmp	r3, r1
 800658e:	d11d      	bne.n	80065cc <HAL_RCC_OscConfig+0x49c>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8006590:	0f52      	lsrs	r2, r2, #29
 8006592:	0752      	lsls	r2, r2, #29
 8006594:	6b63      	ldr	r3, [r4, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8006596:	429a      	cmp	r2, r3
 8006598:	d11a      	bne.n	80065d0 <HAL_RCC_OscConfig+0x4a0>
  return HAL_OK;
 800659a:	2000      	movs	r0, #0
 800659c:	e000      	b.n	80065a0 <HAL_RCC_OscConfig+0x470>
    return HAL_ERROR;
 800659e:	2001      	movs	r0, #1
}
 80065a0:	b002      	add	sp, #8
 80065a2:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 80065a4:	2001      	movs	r0, #1
 80065a6:	e7fb      	b.n	80065a0 <HAL_RCC_OscConfig+0x470>
        return HAL_ERROR;
 80065a8:	2001      	movs	r0, #1
 80065aa:	e7f9      	b.n	80065a0 <HAL_RCC_OscConfig+0x470>
          return HAL_ERROR;
 80065ac:	2001      	movs	r0, #1
 80065ae:	e7f7      	b.n	80065a0 <HAL_RCC_OscConfig+0x470>
        return HAL_ERROR;
 80065b0:	2001      	movs	r0, #1
 80065b2:	e7f5      	b.n	80065a0 <HAL_RCC_OscConfig+0x470>
  return HAL_OK;
 80065b4:	2000      	movs	r0, #0
 80065b6:	e7f3      	b.n	80065a0 <HAL_RCC_OscConfig+0x470>
        return HAL_ERROR;
 80065b8:	2001      	movs	r0, #1
 80065ba:	e7f1      	b.n	80065a0 <HAL_RCC_OscConfig+0x470>
          return HAL_ERROR;
 80065bc:	2001      	movs	r0, #1
 80065be:	e7ef      	b.n	80065a0 <HAL_RCC_OscConfig+0x470>
 80065c0:	2001      	movs	r0, #1
 80065c2:	e7ed      	b.n	80065a0 <HAL_RCC_OscConfig+0x470>
 80065c4:	2001      	movs	r0, #1
 80065c6:	e7eb      	b.n	80065a0 <HAL_RCC_OscConfig+0x470>
 80065c8:	2001      	movs	r0, #1
 80065ca:	e7e9      	b.n	80065a0 <HAL_RCC_OscConfig+0x470>
 80065cc:	2001      	movs	r0, #1
 80065ce:	e7e7      	b.n	80065a0 <HAL_RCC_OscConfig+0x470>
 80065d0:	2001      	movs	r0, #1
 80065d2:	e7e5      	b.n	80065a0 <HAL_RCC_OscConfig+0x470>
 80065d4:	40021000 	.word	0x40021000
 80065d8:	feffffff 	.word	0xfeffffff
 80065dc:	efffffff 	.word	0xefffffff
 80065e0:	11c1808c 	.word	0x11c1808c
 80065e4:	eefefffc 	.word	0xeefefffc

080065e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80065e8:	b510      	push	{r4, lr}
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80065ea:	4b2a      	ldr	r3, [pc, #168]	@ (8006694 <HAL_RCC_GetSysClockFreq+0xac>)
 80065ec:	689b      	ldr	r3, [r3, #8]
 80065ee:	2238      	movs	r2, #56	@ 0x38
 80065f0:	421a      	tst	r2, r3
 80065f2:	d107      	bne.n	8006604 <HAL_RCC_GetSysClockFreq+0x1c>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80065f4:	4b27      	ldr	r3, [pc, #156]	@ (8006694 <HAL_RCC_GetSysClockFreq+0xac>)
 80065f6:	681a      	ldr	r2, [r3, #0]
 80065f8:	0ad2      	lsrs	r2, r2, #11
 80065fa:	2307      	movs	r3, #7
 80065fc:	4013      	ands	r3, r2

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80065fe:	4826      	ldr	r0, [pc, #152]	@ (8006698 <HAL_RCC_GetSysClockFreq+0xb0>)
 8006600:	40d8      	lsrs	r0, r3
  {
    sysclockfreq = 0U;
  }

  return sysclockfreq;
}
 8006602:	bd10      	pop	{r4, pc}
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006604:	4b23      	ldr	r3, [pc, #140]	@ (8006694 <HAL_RCC_GetSysClockFreq+0xac>)
 8006606:	689a      	ldr	r2, [r3, #8]
 8006608:	2338      	movs	r3, #56	@ 0x38
 800660a:	4013      	ands	r3, r2
 800660c:	2b08      	cmp	r3, #8
 800660e:	d03b      	beq.n	8006688 <HAL_RCC_GetSysClockFreq+0xa0>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006610:	4b20      	ldr	r3, [pc, #128]	@ (8006694 <HAL_RCC_GetSysClockFreq+0xac>)
 8006612:	689a      	ldr	r2, [r3, #8]
 8006614:	2338      	movs	r3, #56	@ 0x38
 8006616:	4013      	ands	r3, r2
 8006618:	2b10      	cmp	r3, #16
 800661a:	d00d      	beq.n	8006638 <HAL_RCC_GetSysClockFreq+0x50>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800661c:	4b1d      	ldr	r3, [pc, #116]	@ (8006694 <HAL_RCC_GetSysClockFreq+0xac>)
 800661e:	689a      	ldr	r2, [r3, #8]
 8006620:	2338      	movs	r3, #56	@ 0x38
 8006622:	4013      	ands	r3, r2
 8006624:	2b20      	cmp	r3, #32
 8006626:	d031      	beq.n	800668c <HAL_RCC_GetSysClockFreq+0xa4>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8006628:	4b1a      	ldr	r3, [pc, #104]	@ (8006694 <HAL_RCC_GetSysClockFreq+0xac>)
 800662a:	689a      	ldr	r2, [r3, #8]
 800662c:	2338      	movs	r3, #56	@ 0x38
 800662e:	4013      	ands	r3, r2
 8006630:	2b18      	cmp	r3, #24
 8006632:	d026      	beq.n	8006682 <HAL_RCC_GetSysClockFreq+0x9a>
    sysclockfreq = 0U;
 8006634:	2000      	movs	r0, #0
  return sysclockfreq;
 8006636:	e7e4      	b.n	8006602 <HAL_RCC_GetSysClockFreq+0x1a>
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8006638:	4a16      	ldr	r2, [pc, #88]	@ (8006694 <HAL_RCC_GetSysClockFreq+0xac>)
 800663a:	68d1      	ldr	r1, [r2, #12]
 800663c:	3b0d      	subs	r3, #13
 800663e:	400b      	ands	r3, r1
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006640:	68d2      	ldr	r2, [r2, #12]
 8006642:	0912      	lsrs	r2, r2, #4
 8006644:	2107      	movs	r1, #7
 8006646:	4011      	ands	r1, r2
 8006648:	3101      	adds	r1, #1
    switch (pllsource)
 800664a:	2b03      	cmp	r3, #3
 800664c:	d00f      	beq.n	800666e <HAL_RCC_GetSysClockFreq+0x86>
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800664e:	4812      	ldr	r0, [pc, #72]	@ (8006698 <HAL_RCC_GetSysClockFreq+0xb0>)
 8006650:	f7fb fd5a 	bl	8002108 <__udivsi3>
 8006654:	4b0f      	ldr	r3, [pc, #60]	@ (8006694 <HAL_RCC_GetSysClockFreq+0xac>)
 8006656:	68da      	ldr	r2, [r3, #12]
 8006658:	0a12      	lsrs	r2, r2, #8
 800665a:	237f      	movs	r3, #127	@ 0x7f
 800665c:	4013      	ands	r3, r2
 800665e:	4358      	muls	r0, r3
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8006660:	4b0c      	ldr	r3, [pc, #48]	@ (8006694 <HAL_RCC_GetSysClockFreq+0xac>)
 8006662:	68d9      	ldr	r1, [r3, #12]
 8006664:	0f49      	lsrs	r1, r1, #29
 8006666:	3101      	adds	r1, #1
    sysclockfreq = pllvco / pllr;
 8006668:	f7fb fd4e 	bl	8002108 <__udivsi3>
 800666c:	e7c9      	b.n	8006602 <HAL_RCC_GetSysClockFreq+0x1a>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800666e:	480b      	ldr	r0, [pc, #44]	@ (800669c <HAL_RCC_GetSysClockFreq+0xb4>)
 8006670:	f7fb fd4a 	bl	8002108 <__udivsi3>
 8006674:	4b07      	ldr	r3, [pc, #28]	@ (8006694 <HAL_RCC_GetSysClockFreq+0xac>)
 8006676:	68da      	ldr	r2, [r3, #12]
 8006678:	0a12      	lsrs	r2, r2, #8
 800667a:	237f      	movs	r3, #127	@ 0x7f
 800667c:	4013      	ands	r3, r2
 800667e:	4358      	muls	r0, r3
        break;
 8006680:	e7ee      	b.n	8006660 <HAL_RCC_GetSysClockFreq+0x78>
    sysclockfreq = LSI_VALUE;
 8006682:	20fa      	movs	r0, #250	@ 0xfa
 8006684:	01c0      	lsls	r0, r0, #7
 8006686:	e7bc      	b.n	8006602 <HAL_RCC_GetSysClockFreq+0x1a>
    sysclockfreq = HSE_VALUE;
 8006688:	4804      	ldr	r0, [pc, #16]	@ (800669c <HAL_RCC_GetSysClockFreq+0xb4>)
 800668a:	e7ba      	b.n	8006602 <HAL_RCC_GetSysClockFreq+0x1a>
    sysclockfreq = LSE_VALUE;
 800668c:	2080      	movs	r0, #128	@ 0x80
 800668e:	0200      	lsls	r0, r0, #8
 8006690:	e7b7      	b.n	8006602 <HAL_RCC_GetSysClockFreq+0x1a>
 8006692:	46c0      	nop			@ (mov r8, r8)
 8006694:	40021000 	.word	0x40021000
 8006698:	00f42400 	.word	0x00f42400
 800669c:	007a1200 	.word	0x007a1200

080066a0 <HAL_RCC_ClockConfig>:
{
 80066a0:	b570      	push	{r4, r5, r6, lr}
 80066a2:	0004      	movs	r4, r0
 80066a4:	000d      	movs	r5, r1
  if (RCC_ClkInitStruct == NULL)
 80066a6:	2800      	cmp	r0, #0
 80066a8:	d100      	bne.n	80066ac <HAL_RCC_ClockConfig+0xc>
 80066aa:	e0aa      	b.n	8006802 <HAL_RCC_ClockConfig+0x162>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80066ac:	4b57      	ldr	r3, [pc, #348]	@ (800680c <HAL_RCC_ClockConfig+0x16c>)
 80066ae:	681a      	ldr	r2, [r3, #0]
 80066b0:	2307      	movs	r3, #7
 80066b2:	4013      	ands	r3, r2
 80066b4:	428b      	cmp	r3, r1
 80066b6:	d321      	bcc.n	80066fc <HAL_RCC_ClockConfig+0x5c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80066b8:	6823      	ldr	r3, [r4, #0]
 80066ba:	079a      	lsls	r2, r3, #30
 80066bc:	d50e      	bpl.n	80066dc <HAL_RCC_ClockConfig+0x3c>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80066be:	075b      	lsls	r3, r3, #29
 80066c0:	d505      	bpl.n	80066ce <HAL_RCC_ClockConfig+0x2e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80066c2:	4a53      	ldr	r2, [pc, #332]	@ (8006810 <HAL_RCC_ClockConfig+0x170>)
 80066c4:	6891      	ldr	r1, [r2, #8]
 80066c6:	23e0      	movs	r3, #224	@ 0xe0
 80066c8:	01db      	lsls	r3, r3, #7
 80066ca:	430b      	orrs	r3, r1
 80066cc:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80066ce:	4a50      	ldr	r2, [pc, #320]	@ (8006810 <HAL_RCC_ClockConfig+0x170>)
 80066d0:	6893      	ldr	r3, [r2, #8]
 80066d2:	4950      	ldr	r1, [pc, #320]	@ (8006814 <HAL_RCC_ClockConfig+0x174>)
 80066d4:	400b      	ands	r3, r1
 80066d6:	68a1      	ldr	r1, [r4, #8]
 80066d8:	430b      	orrs	r3, r1
 80066da:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80066dc:	6823      	ldr	r3, [r4, #0]
 80066de:	07db      	lsls	r3, r3, #31
 80066e0:	d554      	bpl.n	800678c <HAL_RCC_ClockConfig+0xec>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80066e2:	6863      	ldr	r3, [r4, #4]
 80066e4:	2b01      	cmp	r3, #1
 80066e6:	d020      	beq.n	800672a <HAL_RCC_ClockConfig+0x8a>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80066e8:	2b02      	cmp	r3, #2
 80066ea:	d03b      	beq.n	8006764 <HAL_RCC_ClockConfig+0xc4>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d13f      	bne.n	8006770 <HAL_RCC_ClockConfig+0xd0>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80066f0:	4a47      	ldr	r2, [pc, #284]	@ (8006810 <HAL_RCC_ClockConfig+0x170>)
 80066f2:	6812      	ldr	r2, [r2, #0]
 80066f4:	0552      	lsls	r2, r2, #21
 80066f6:	d41c      	bmi.n	8006732 <HAL_RCC_ClockConfig+0x92>
        return HAL_ERROR;
 80066f8:	2001      	movs	r0, #1
 80066fa:	e06a      	b.n	80067d2 <HAL_RCC_ClockConfig+0x132>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80066fc:	4a43      	ldr	r2, [pc, #268]	@ (800680c <HAL_RCC_ClockConfig+0x16c>)
 80066fe:	6813      	ldr	r3, [r2, #0]
 8006700:	2107      	movs	r1, #7
 8006702:	438b      	bics	r3, r1
 8006704:	432b      	orrs	r3, r5
 8006706:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8006708:	f7fe fed4 	bl	80054b4 <HAL_GetTick>
 800670c:	0006      	movs	r6, r0
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800670e:	4b3f      	ldr	r3, [pc, #252]	@ (800680c <HAL_RCC_ClockConfig+0x16c>)
 8006710:	681a      	ldr	r2, [r3, #0]
 8006712:	2307      	movs	r3, #7
 8006714:	4013      	ands	r3, r2
 8006716:	42ab      	cmp	r3, r5
 8006718:	d0ce      	beq.n	80066b8 <HAL_RCC_ClockConfig+0x18>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800671a:	f7fe fecb 	bl	80054b4 <HAL_GetTick>
 800671e:	1b80      	subs	r0, r0, r6
 8006720:	4a3d      	ldr	r2, [pc, #244]	@ (8006818 <HAL_RCC_ClockConfig+0x178>)
 8006722:	4290      	cmp	r0, r2
 8006724:	d9f3      	bls.n	800670e <HAL_RCC_ClockConfig+0x6e>
        return HAL_TIMEOUT;
 8006726:	2003      	movs	r0, #3
 8006728:	e053      	b.n	80067d2 <HAL_RCC_ClockConfig+0x132>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800672a:	4a39      	ldr	r2, [pc, #228]	@ (8006810 <HAL_RCC_ClockConfig+0x170>)
 800672c:	6812      	ldr	r2, [r2, #0]
 800672e:	0392      	lsls	r2, r2, #14
 8006730:	d569      	bpl.n	8006806 <HAL_RCC_ClockConfig+0x166>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006732:	4937      	ldr	r1, [pc, #220]	@ (8006810 <HAL_RCC_ClockConfig+0x170>)
 8006734:	688a      	ldr	r2, [r1, #8]
 8006736:	2007      	movs	r0, #7
 8006738:	4382      	bics	r2, r0
 800673a:	4313      	orrs	r3, r2
 800673c:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 800673e:	f7fe feb9 	bl	80054b4 <HAL_GetTick>
 8006742:	0006      	movs	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006744:	4b32      	ldr	r3, [pc, #200]	@ (8006810 <HAL_RCC_ClockConfig+0x170>)
 8006746:	689b      	ldr	r3, [r3, #8]
 8006748:	2238      	movs	r2, #56	@ 0x38
 800674a:	401a      	ands	r2, r3
 800674c:	6863      	ldr	r3, [r4, #4]
 800674e:	00db      	lsls	r3, r3, #3
 8006750:	429a      	cmp	r2, r3
 8006752:	d01b      	beq.n	800678c <HAL_RCC_ClockConfig+0xec>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006754:	f7fe feae 	bl	80054b4 <HAL_GetTick>
 8006758:	1b80      	subs	r0, r0, r6
 800675a:	4b2f      	ldr	r3, [pc, #188]	@ (8006818 <HAL_RCC_ClockConfig+0x178>)
 800675c:	4298      	cmp	r0, r3
 800675e:	d9f1      	bls.n	8006744 <HAL_RCC_ClockConfig+0xa4>
        return HAL_TIMEOUT;
 8006760:	2003      	movs	r0, #3
 8006762:	e036      	b.n	80067d2 <HAL_RCC_ClockConfig+0x132>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006764:	4a2a      	ldr	r2, [pc, #168]	@ (8006810 <HAL_RCC_ClockConfig+0x170>)
 8006766:	6812      	ldr	r2, [r2, #0]
 8006768:	0192      	lsls	r2, r2, #6
 800676a:	d4e2      	bmi.n	8006732 <HAL_RCC_ClockConfig+0x92>
        return HAL_ERROR;
 800676c:	2001      	movs	r0, #1
 800676e:	e030      	b.n	80067d2 <HAL_RCC_ClockConfig+0x132>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8006770:	2b03      	cmp	r3, #3
 8006772:	d005      	beq.n	8006780 <HAL_RCC_ClockConfig+0xe0>
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006774:	4a26      	ldr	r2, [pc, #152]	@ (8006810 <HAL_RCC_ClockConfig+0x170>)
 8006776:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006778:	0792      	lsls	r2, r2, #30
 800677a:	d4da      	bmi.n	8006732 <HAL_RCC_ClockConfig+0x92>
        return HAL_ERROR;
 800677c:	2001      	movs	r0, #1
 800677e:	e028      	b.n	80067d2 <HAL_RCC_ClockConfig+0x132>
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006780:	4a23      	ldr	r2, [pc, #140]	@ (8006810 <HAL_RCC_ClockConfig+0x170>)
 8006782:	6e12      	ldr	r2, [r2, #96]	@ 0x60
 8006784:	0792      	lsls	r2, r2, #30
 8006786:	d4d4      	bmi.n	8006732 <HAL_RCC_ClockConfig+0x92>
        return HAL_ERROR;
 8006788:	2001      	movs	r0, #1
 800678a:	e022      	b.n	80067d2 <HAL_RCC_ClockConfig+0x132>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800678c:	4b1f      	ldr	r3, [pc, #124]	@ (800680c <HAL_RCC_ClockConfig+0x16c>)
 800678e:	681a      	ldr	r2, [r3, #0]
 8006790:	2307      	movs	r3, #7
 8006792:	4013      	ands	r3, r2
 8006794:	42ab      	cmp	r3, r5
 8006796:	d81d      	bhi.n	80067d4 <HAL_RCC_ClockConfig+0x134>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006798:	6823      	ldr	r3, [r4, #0]
 800679a:	075b      	lsls	r3, r3, #29
 800679c:	d506      	bpl.n	80067ac <HAL_RCC_ClockConfig+0x10c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800679e:	4a1c      	ldr	r2, [pc, #112]	@ (8006810 <HAL_RCC_ClockConfig+0x170>)
 80067a0:	6893      	ldr	r3, [r2, #8]
 80067a2:	491e      	ldr	r1, [pc, #120]	@ (800681c <HAL_RCC_ClockConfig+0x17c>)
 80067a4:	400b      	ands	r3, r1
 80067a6:	68e1      	ldr	r1, [r4, #12]
 80067a8:	430b      	orrs	r3, r1
 80067aa:	6093      	str	r3, [r2, #8]
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80067ac:	f7ff ff1c 	bl	80065e8 <HAL_RCC_GetSysClockFreq>
 80067b0:	4b17      	ldr	r3, [pc, #92]	@ (8006810 <HAL_RCC_ClockConfig+0x170>)
 80067b2:	689a      	ldr	r2, [r3, #8]
 80067b4:	0a12      	lsrs	r2, r2, #8
 80067b6:	230f      	movs	r3, #15
 80067b8:	4013      	ands	r3, r2
 80067ba:	4a19      	ldr	r2, [pc, #100]	@ (8006820 <HAL_RCC_ClockConfig+0x180>)
 80067bc:	009b      	lsls	r3, r3, #2
 80067be:	589a      	ldr	r2, [r3, r2]
 80067c0:	231f      	movs	r3, #31
 80067c2:	4013      	ands	r3, r2
 80067c4:	40d8      	lsrs	r0, r3
 80067c6:	4b17      	ldr	r3, [pc, #92]	@ (8006824 <HAL_RCC_ClockConfig+0x184>)
 80067c8:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 80067ca:	4b17      	ldr	r3, [pc, #92]	@ (8006828 <HAL_RCC_ClockConfig+0x188>)
 80067cc:	6818      	ldr	r0, [r3, #0]
 80067ce:	f7fe fe25 	bl	800541c <HAL_InitTick>
}
 80067d2:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80067d4:	4a0d      	ldr	r2, [pc, #52]	@ (800680c <HAL_RCC_ClockConfig+0x16c>)
 80067d6:	6813      	ldr	r3, [r2, #0]
 80067d8:	2107      	movs	r1, #7
 80067da:	438b      	bics	r3, r1
 80067dc:	432b      	orrs	r3, r5
 80067de:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80067e0:	f7fe fe68 	bl	80054b4 <HAL_GetTick>
 80067e4:	0006      	movs	r6, r0
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80067e6:	4b09      	ldr	r3, [pc, #36]	@ (800680c <HAL_RCC_ClockConfig+0x16c>)
 80067e8:	681a      	ldr	r2, [r3, #0]
 80067ea:	2307      	movs	r3, #7
 80067ec:	4013      	ands	r3, r2
 80067ee:	42ab      	cmp	r3, r5
 80067f0:	d0d2      	beq.n	8006798 <HAL_RCC_ClockConfig+0xf8>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80067f2:	f7fe fe5f 	bl	80054b4 <HAL_GetTick>
 80067f6:	1b80      	subs	r0, r0, r6
 80067f8:	4b07      	ldr	r3, [pc, #28]	@ (8006818 <HAL_RCC_ClockConfig+0x178>)
 80067fa:	4298      	cmp	r0, r3
 80067fc:	d9f3      	bls.n	80067e6 <HAL_RCC_ClockConfig+0x146>
        return HAL_TIMEOUT;
 80067fe:	2003      	movs	r0, #3
 8006800:	e7e7      	b.n	80067d2 <HAL_RCC_ClockConfig+0x132>
    return HAL_ERROR;
 8006802:	2001      	movs	r0, #1
 8006804:	e7e5      	b.n	80067d2 <HAL_RCC_ClockConfig+0x132>
        return HAL_ERROR;
 8006806:	2001      	movs	r0, #1
 8006808:	e7e3      	b.n	80067d2 <HAL_RCC_ClockConfig+0x132>
 800680a:	46c0      	nop			@ (mov r8, r8)
 800680c:	40022000 	.word	0x40022000
 8006810:	40021000 	.word	0x40021000
 8006814:	fffff0ff 	.word	0xfffff0ff
 8006818:	00001388 	.word	0x00001388
 800681c:	ffff8fff 	.word	0xffff8fff
 8006820:	0800730c 	.word	0x0800730c
 8006824:	200000e0 	.word	0x200000e0
 8006828:	200000e8 	.word	0x200000e8

0800682c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800682c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800682e:	b083      	sub	sp, #12
 8006830:	0004      	movs	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006832:	6803      	ldr	r3, [r0, #0]
 8006834:	039b      	lsls	r3, r3, #14
 8006836:	d562      	bpl.n	80068fe <HAL_RCCEx_PeriphCLKConfig+0xd2>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006838:	4b6d      	ldr	r3, [pc, #436]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800683a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800683c:	00db      	lsls	r3, r3, #3
 800683e:	d41e      	bmi.n	800687e <HAL_RCCEx_PeriphCLKConfig+0x52>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006840:	4b6b      	ldr	r3, [pc, #428]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006842:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006844:	2180      	movs	r1, #128	@ 0x80
 8006846:	0549      	lsls	r1, r1, #21
 8006848:	430a      	orrs	r2, r1
 800684a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800684c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800684e:	400b      	ands	r3, r1
 8006850:	9301      	str	r3, [sp, #4]
 8006852:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8006854:	2601      	movs	r6, #1
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006856:	4a67      	ldr	r2, [pc, #412]	@ (80069f4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8006858:	6811      	ldr	r1, [r2, #0]
 800685a:	2380      	movs	r3, #128	@ 0x80
 800685c:	005b      	lsls	r3, r3, #1
 800685e:	430b      	orrs	r3, r1
 8006860:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006862:	f7fe fe27 	bl	80054b4 <HAL_GetTick>
 8006866:	0005      	movs	r5, r0

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006868:	4b62      	ldr	r3, [pc, #392]	@ (80069f4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	05db      	lsls	r3, r3, #23
 800686e:	d408      	bmi.n	8006882 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006870:	f7fe fe20 	bl	80054b4 <HAL_GetTick>
 8006874:	1b40      	subs	r0, r0, r5
 8006876:	2802      	cmp	r0, #2
 8006878:	d9f6      	bls.n	8006868 <HAL_RCCEx_PeriphCLKConfig+0x3c>
      {
        ret = HAL_TIMEOUT;
 800687a:	2503      	movs	r5, #3
 800687c:	e002      	b.n	8006884 <HAL_RCCEx_PeriphCLKConfig+0x58>
    FlagStatus       pwrclkchanged = RESET;
 800687e:	2600      	movs	r6, #0
 8006880:	e7e9      	b.n	8006856 <HAL_RCCEx_PeriphCLKConfig+0x2a>
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8006882:	2500      	movs	r5, #0
        break;
      }
    }

    if (ret == HAL_OK)
 8006884:	2d00      	cmp	r5, #0
 8006886:	d123      	bne.n	80068d0 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006888:	4b59      	ldr	r3, [pc, #356]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800688a:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 800688c:	22c0      	movs	r2, #192	@ 0xc0
 800688e:	0092      	lsls	r2, r2, #2
 8006890:	000b      	movs	r3, r1
 8006892:	4013      	ands	r3, r2

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006894:	4211      	tst	r1, r2
 8006896:	d010      	beq.n	80068ba <HAL_RCCEx_PeriphCLKConfig+0x8e>
 8006898:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800689a:	429a      	cmp	r2, r3
 800689c:	d00d      	beq.n	80068ba <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800689e:	4a54      	ldr	r2, [pc, #336]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80068a0:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 80068a2:	4955      	ldr	r1, [pc, #340]	@ (80069f8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80068a4:	400b      	ands	r3, r1
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80068a6:	6dd0      	ldr	r0, [r2, #92]	@ 0x5c
 80068a8:	2180      	movs	r1, #128	@ 0x80
 80068aa:	0249      	lsls	r1, r1, #9
 80068ac:	4301      	orrs	r1, r0
 80068ae:	65d1      	str	r1, [r2, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80068b0:	6dd1      	ldr	r1, [r2, #92]	@ 0x5c
 80068b2:	4852      	ldr	r0, [pc, #328]	@ (80069fc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80068b4:	4001      	ands	r1, r0
 80068b6:	65d1      	str	r1, [r2, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80068b8:	65d3      	str	r3, [r2, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80068ba:	07db      	lsls	r3, r3, #31
 80068bc:	d410      	bmi.n	80068e0 <HAL_RCCEx_PeriphCLKConfig+0xb4>
            break;
          }
        }
      }

      if (ret == HAL_OK)
 80068be:	2d00      	cmp	r5, #0
 80068c0:	d106      	bne.n	80068d0 <HAL_RCCEx_PeriphCLKConfig+0xa4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80068c2:	4a4b      	ldr	r2, [pc, #300]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80068c4:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 80068c6:	494c      	ldr	r1, [pc, #304]	@ (80069f8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80068c8:	400b      	ands	r3, r1
 80068ca:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80068cc:	430b      	orrs	r3, r1
 80068ce:	65d3      	str	r3, [r2, #92]	@ 0x5c
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80068d0:	2e01      	cmp	r6, #1
 80068d2:	d115      	bne.n	8006900 <HAL_RCCEx_PeriphCLKConfig+0xd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80068d4:	4a46      	ldr	r2, [pc, #280]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80068d6:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 80068d8:	4949      	ldr	r1, [pc, #292]	@ (8006a00 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80068da:	400b      	ands	r3, r1
 80068dc:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80068de:	e00f      	b.n	8006900 <HAL_RCCEx_PeriphCLKConfig+0xd4>
        tickstart = HAL_GetTick();
 80068e0:	f7fe fde8 	bl	80054b4 <HAL_GetTick>
 80068e4:	0007      	movs	r7, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80068e6:	4b42      	ldr	r3, [pc, #264]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80068e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068ea:	079b      	lsls	r3, r3, #30
 80068ec:	d4e7      	bmi.n	80068be <HAL_RCCEx_PeriphCLKConfig+0x92>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80068ee:	f7fe fde1 	bl	80054b4 <HAL_GetTick>
 80068f2:	1bc0      	subs	r0, r0, r7
 80068f4:	4b43      	ldr	r3, [pc, #268]	@ (8006a04 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80068f6:	4298      	cmp	r0, r3
 80068f8:	d9f5      	bls.n	80068e6 <HAL_RCCEx_PeriphCLKConfig+0xba>
            ret = HAL_TIMEOUT;
 80068fa:	2503      	movs	r5, #3
 80068fc:	e7df      	b.n	80068be <HAL_RCCEx_PeriphCLKConfig+0x92>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80068fe:	2500      	movs	r5, #0
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006900:	6823      	ldr	r3, [r4, #0]
 8006902:	07db      	lsls	r3, r3, #31
 8006904:	d506      	bpl.n	8006914 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006906:	4a3a      	ldr	r2, [pc, #232]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006908:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800690a:	2103      	movs	r1, #3
 800690c:	438b      	bics	r3, r1
 800690e:	6861      	ldr	r1, [r4, #4]
 8006910:	430b      	orrs	r3, r1
 8006912:	6553      	str	r3, [r2, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006914:	6823      	ldr	r3, [r4, #0]
 8006916:	06db      	lsls	r3, r3, #27
 8006918:	d506      	bpl.n	8006928 <HAL_RCCEx_PeriphCLKConfig+0xfc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800691a:	4a35      	ldr	r2, [pc, #212]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800691c:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800691e:	493a      	ldr	r1, [pc, #232]	@ (8006a08 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8006920:	400b      	ands	r3, r1
 8006922:	68a1      	ldr	r1, [r4, #8]
 8006924:	430b      	orrs	r3, r1
 8006926:	6553      	str	r3, [r2, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006928:	6823      	ldr	r3, [r4, #0]
 800692a:	059b      	lsls	r3, r3, #22
 800692c:	d506      	bpl.n	800693c <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800692e:	4a30      	ldr	r2, [pc, #192]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006930:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8006932:	4936      	ldr	r1, [pc, #216]	@ (8006a0c <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006934:	400b      	ands	r3, r1
 8006936:	6961      	ldr	r1, [r4, #20]
 8006938:	430b      	orrs	r3, r1
 800693a:	6553      	str	r3, [r2, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800693c:	6823      	ldr	r3, [r4, #0]
 800693e:	055b      	lsls	r3, r3, #21
 8006940:	d506      	bpl.n	8006950 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006942:	4a2b      	ldr	r2, [pc, #172]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006944:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8006946:	4932      	ldr	r1, [pc, #200]	@ (8006a10 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8006948:	400b      	ands	r3, r1
 800694a:	69a1      	ldr	r1, [r4, #24]
 800694c:	430b      	orrs	r3, r1
 800694e:	6553      	str	r3, [r2, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006950:	6823      	ldr	r3, [r4, #0]
 8006952:	069b      	lsls	r3, r3, #26
 8006954:	d506      	bpl.n	8006964 <HAL_RCCEx_PeriphCLKConfig+0x138>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006956:	4a26      	ldr	r2, [pc, #152]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006958:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800695a:	492e      	ldr	r1, [pc, #184]	@ (8006a14 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 800695c:	400b      	ands	r3, r1
 800695e:	68e1      	ldr	r1, [r4, #12]
 8006960:	430b      	orrs	r3, r1
 8006962:	6553      	str	r3, [r2, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006964:	6823      	ldr	r3, [r4, #0]
 8006966:	045b      	lsls	r3, r3, #17
 8006968:	d50b      	bpl.n	8006982 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800696a:	4a21      	ldr	r2, [pc, #132]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800696c:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800696e:	009b      	lsls	r3, r3, #2
 8006970:	089b      	lsrs	r3, r3, #2
 8006972:	69e1      	ldr	r1, [r4, #28]
 8006974:	430b      	orrs	r3, r1
 8006976:	6553      	str	r3, [r2, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8006978:	69e2      	ldr	r2, [r4, #28]
 800697a:	2380      	movs	r3, #128	@ 0x80
 800697c:	05db      	lsls	r3, r3, #23
 800697e:	429a      	cmp	r2, r3
 8006980:	d020      	beq.n	80069c4 <HAL_RCCEx_PeriphCLKConfig+0x198>
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8006982:	6823      	ldr	r3, [r4, #0]
 8006984:	029b      	lsls	r3, r3, #10
 8006986:	d50b      	bpl.n	80069a0 <HAL_RCCEx_PeriphCLKConfig+0x174>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8006988:	4a19      	ldr	r2, [pc, #100]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 800698a:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800698c:	4922      	ldr	r1, [pc, #136]	@ (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 800698e:	400b      	ands	r3, r1
 8006990:	6a21      	ldr	r1, [r4, #32]
 8006992:	430b      	orrs	r3, r1
 8006994:	6553      	str	r3, [r2, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8006996:	6a22      	ldr	r2, [r4, #32]
 8006998:	2380      	movs	r3, #128	@ 0x80
 800699a:	03db      	lsls	r3, r3, #15
 800699c:	429a      	cmp	r2, r3
 800699e:	d018      	beq.n	80069d2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80069a0:	6823      	ldr	r3, [r4, #0]
 80069a2:	051b      	lsls	r3, r3, #20
 80069a4:	d50b      	bpl.n	80069be <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80069a6:	4a12      	ldr	r2, [pc, #72]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80069a8:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 80069aa:	491c      	ldr	r1, [pc, #112]	@ (8006a1c <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80069ac:	400b      	ands	r3, r1
 80069ae:	6921      	ldr	r1, [r4, #16]
 80069b0:	430b      	orrs	r3, r1
 80069b2:	6553      	str	r3, [r2, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80069b4:	6922      	ldr	r2, [r4, #16]
 80069b6:	2380      	movs	r3, #128	@ 0x80
 80069b8:	01db      	lsls	r3, r3, #7
 80069ba:	429a      	cmp	r2, r3
 80069bc:	d010      	beq.n	80069e0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
}
 80069be:	0028      	movs	r0, r5
 80069c0:	b003      	add	sp, #12
 80069c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80069c4:	4a0a      	ldr	r2, [pc, #40]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80069c6:	68d1      	ldr	r1, [r2, #12]
 80069c8:	2380      	movs	r3, #128	@ 0x80
 80069ca:	025b      	lsls	r3, r3, #9
 80069cc:	430b      	orrs	r3, r1
 80069ce:	60d3      	str	r3, [r2, #12]
 80069d0:	e7d7      	b.n	8006982 <HAL_RCCEx_PeriphCLKConfig+0x156>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80069d2:	4a07      	ldr	r2, [pc, #28]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80069d4:	68d1      	ldr	r1, [r2, #12]
 80069d6:	2380      	movs	r3, #128	@ 0x80
 80069d8:	045b      	lsls	r3, r3, #17
 80069da:	430b      	orrs	r3, r1
 80069dc:	60d3      	str	r3, [r2, #12]
 80069de:	e7df      	b.n	80069a0 <HAL_RCCEx_PeriphCLKConfig+0x174>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80069e0:	4a03      	ldr	r2, [pc, #12]	@ (80069f0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80069e2:	68d1      	ldr	r1, [r2, #12]
 80069e4:	2380      	movs	r3, #128	@ 0x80
 80069e6:	025b      	lsls	r3, r3, #9
 80069e8:	430b      	orrs	r3, r1
 80069ea:	60d3      	str	r3, [r2, #12]
 80069ec:	e7e7      	b.n	80069be <HAL_RCCEx_PeriphCLKConfig+0x192>
 80069ee:	46c0      	nop			@ (mov r8, r8)
 80069f0:	40021000 	.word	0x40021000
 80069f4:	40007000 	.word	0x40007000
 80069f8:	fffffcff 	.word	0xfffffcff
 80069fc:	fffeffff 	.word	0xfffeffff
 8006a00:	efffffff 	.word	0xefffffff
 8006a04:	00001388 	.word	0x00001388
 8006a08:	fffff3ff 	.word	0xfffff3ff
 8006a0c:	fff3ffff 	.word	0xfff3ffff
 8006a10:	ffcfffff 	.word	0xffcfffff
 8006a14:	ffffcfff 	.word	0xffffcfff
 8006a18:	ffbfffff 	.word	0xffbfffff
 8006a1c:	ffff3fff 	.word	0xffff3fff

08006a20 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8006a20:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 8006a22:	2200      	movs	r2, #0

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8006a24:	e016      	b.n	8006a54 <LL_GPIO_Init+0x34>
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8006a26:	690b      	ldr	r3, [r1, #16]
 8006a28:	469c      	mov	ip, r3
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8006a2a:	68c4      	ldr	r4, [r0, #12]
 8006a2c:	002b      	movs	r3, r5
 8006a2e:	436b      	muls	r3, r5
 8006a30:	005e      	lsls	r6, r3, #1
 8006a32:	18f6      	adds	r6, r6, r3
 8006a34:	43f7      	mvns	r7, r6
 8006a36:	43b4      	bics	r4, r6
 8006a38:	4666      	mov	r6, ip
 8006a3a:	435e      	muls	r6, r3
 8006a3c:	4334      	orrs	r4, r6
 8006a3e:	60c4      	str	r4, [r0, #12]

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8006a40:	684c      	ldr	r4, [r1, #4]
 8006a42:	2c02      	cmp	r4, #2
 8006a44:	d025      	beq.n	8006a92 <LL_GPIO_Init+0x72>
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8006a46:	684d      	ldr	r5, [r1, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8006a48:	6804      	ldr	r4, [r0, #0]
 8006a4a:	403c      	ands	r4, r7
 8006a4c:	436b      	muls	r3, r5
 8006a4e:	4323      	orrs	r3, r4
 8006a50:	6003      	str	r3, [r0, #0]
    }
    pinpos++;
 8006a52:	3201      	adds	r2, #1
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8006a54:	680c      	ldr	r4, [r1, #0]
 8006a56:	0023      	movs	r3, r4
 8006a58:	40d3      	lsrs	r3, r2
 8006a5a:	d03a      	beq.n	8006ad2 <LL_GPIO_Init+0xb2>
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8006a5c:	2301      	movs	r3, #1
 8006a5e:	4093      	lsls	r3, r2
 8006a60:	0025      	movs	r5, r4
 8006a62:	401d      	ands	r5, r3
    if (currentpin != 0x00u)
 8006a64:	421c      	tst	r4, r3
 8006a66:	d0f4      	beq.n	8006a52 <LL_GPIO_Init+0x32>
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8006a68:	684b      	ldr	r3, [r1, #4]
 8006a6a:	3b01      	subs	r3, #1
 8006a6c:	2b01      	cmp	r3, #1
 8006a6e:	d8da      	bhi.n	8006a26 <LL_GPIO_Init+0x6>
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8006a70:	688f      	ldr	r7, [r1, #8]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 8006a72:	6883      	ldr	r3, [r0, #8]
 8006a74:	002c      	movs	r4, r5
 8006a76:	436c      	muls	r4, r5
 8006a78:	0066      	lsls	r6, r4, #1
 8006a7a:	1936      	adds	r6, r6, r4
 8006a7c:	43b3      	bics	r3, r6
 8006a7e:	437c      	muls	r4, r7
 8006a80:	4323      	orrs	r3, r4
 8006a82:	6083      	str	r3, [r0, #8]
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8006a84:	68cc      	ldr	r4, [r1, #12]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8006a86:	6843      	ldr	r3, [r0, #4]
 8006a88:	43ab      	bics	r3, r5
 8006a8a:	436c      	muls	r4, r5
 8006a8c:	4323      	orrs	r3, r4
 8006a8e:	6043      	str	r3, [r0, #4]
}
 8006a90:	e7c9      	b.n	8006a26 <LL_GPIO_Init+0x6>
        if (currentpin < LL_GPIO_PIN_8)
 8006a92:	2dff      	cmp	r5, #255	@ 0xff
 8006a94:	d80d      	bhi.n	8006ab2 <LL_GPIO_Init+0x92>
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8006a96:	694c      	ldr	r4, [r1, #20]
 8006a98:	46a4      	mov	ip, r4
  *         @arg @ref LL_GPIO_AF_7
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 8006a9a:	6a06      	ldr	r6, [r0, #32]
 8006a9c:	001c      	movs	r4, r3
 8006a9e:	436c      	muls	r4, r5
 8006aa0:	436c      	muls	r4, r5
 8006aa2:	0125      	lsls	r5, r4, #4
 8006aa4:	1b2d      	subs	r5, r5, r4
 8006aa6:	43ae      	bics	r6, r5
 8006aa8:	4665      	mov	r5, ip
 8006aaa:	436c      	muls	r4, r5
 8006aac:	4334      	orrs	r4, r6
 8006aae:	6204      	str	r4, [r0, #32]
             ((((Pin * Pin) * Pin) * Pin) * Alternate));
}
 8006ab0:	e7c9      	b.n	8006a46 <LL_GPIO_Init+0x26>
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8006ab2:	694c      	ldr	r4, [r1, #20]
 8006ab4:	46a4      	mov	ip, r4
  *         @arg @ref LL_GPIO_AF_7
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8006ab6:	6a46      	ldr	r6, [r0, #36]	@ 0x24
 8006ab8:	0a2d      	lsrs	r5, r5, #8
 8006aba:	002c      	movs	r4, r5
 8006abc:	436c      	muls	r4, r5
 8006abe:	436c      	muls	r4, r5
 8006ac0:	436c      	muls	r4, r5
 8006ac2:	0125      	lsls	r5, r4, #4
 8006ac4:	1b2d      	subs	r5, r5, r4
 8006ac6:	43ae      	bics	r6, r5
 8006ac8:	4665      	mov	r5, ip
 8006aca:	436c      	muls	r4, r5
 8006acc:	4334      	orrs	r4, r6
 8006ace:	6244      	str	r4, [r0, #36]	@ 0x24
             (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * Alternate));
}
 8006ad0:	e7b9      	b.n	8006a46 <LL_GPIO_Init+0x26>
  }

  return (SUCCESS);
}
 8006ad2:	2000      	movs	r0, #0
 8006ad4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08006ad8 <RCC_GetHCLKClockFreq>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8006ad8:	4b05      	ldr	r3, [pc, #20]	@ (8006af0 <RCC_GetHCLKClockFreq+0x18>)
 8006ada:	689a      	ldr	r2, [r3, #8]
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8006adc:	0a12      	lsrs	r2, r2, #8
 8006ade:	230f      	movs	r3, #15
 8006ae0:	4013      	ands	r3, r2
 8006ae2:	4a04      	ldr	r2, [pc, #16]	@ (8006af4 <RCC_GetHCLKClockFreq+0x1c>)
 8006ae4:	009b      	lsls	r3, r3, #2
 8006ae6:	589a      	ldr	r2, [r3, r2]
 8006ae8:	231f      	movs	r3, #31
 8006aea:	4013      	ands	r3, r2
 8006aec:	40d8      	lsrs	r0, r3
}
 8006aee:	4770      	bx	lr
 8006af0:	40021000 	.word	0x40021000
 8006af4:	0800730c 	.word	0x0800730c

08006af8 <RCC_GetPCLK1ClockFreq>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8006af8:	4b05      	ldr	r3, [pc, #20]	@ (8006b10 <RCC_GetPCLK1ClockFreq+0x18>)
 8006afa:	689a      	ldr	r2, [r3, #8]
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8006afc:	0b12      	lsrs	r2, r2, #12
 8006afe:	2307      	movs	r3, #7
 8006b00:	4013      	ands	r3, r2
 8006b02:	4a04      	ldr	r2, [pc, #16]	@ (8006b14 <RCC_GetPCLK1ClockFreq+0x1c>)
 8006b04:	009b      	lsls	r3, r3, #2
 8006b06:	589a      	ldr	r2, [r3, r2]
 8006b08:	231f      	movs	r3, #31
 8006b0a:	4013      	ands	r3, r2
 8006b0c:	40d8      	lsrs	r0, r3
}
 8006b0e:	4770      	bx	lr
 8006b10:	40021000 	.word	0x40021000
 8006b14:	080072ec 	.word	0x080072ec

08006b18 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8006b18:	b510      	push	{r4, lr}
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006b1a:	4b0e      	ldr	r3, [pc, #56]	@ (8006b54 <RCC_PLL_GetFreqDomain_SYS+0x3c>)
 8006b1c:	68da      	ldr	r2, [r3, #12]
 8006b1e:	2303      	movs	r3, #3
 8006b20:	4013      	ands	r3, r2
  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();

  switch (pllsource)
 8006b22:	2b03      	cmp	r3, #3
 8006b24:	d013      	beq.n	8006b4e <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8006b26:	4a0c      	ldr	r2, [pc, #48]	@ (8006b58 <RCC_PLL_GetFreqDomain_SYS+0x40>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006b28:	4c0a      	ldr	r4, [pc, #40]	@ (8006b54 <RCC_PLL_GetFreqDomain_SYS+0x3c>)
 8006b2a:	68e3      	ldr	r3, [r4, #12]
 8006b2c:	0a1b      	lsrs	r3, r3, #8
 8006b2e:	207f      	movs	r0, #127	@ 0x7f
 8006b30:	4018      	ands	r0, r3

    default:
      pllinputfreq = HSI_VALUE;
      break;
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006b32:	4350      	muls	r0, r2
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8006b34:	68e3      	ldr	r3, [r4, #12]
 8006b36:	091b      	lsrs	r3, r3, #4
 8006b38:	2107      	movs	r1, #7
 8006b3a:	4019      	ands	r1, r3
 8006b3c:	3101      	adds	r1, #1
 8006b3e:	f7fb fae3 	bl	8002108 <__udivsi3>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8006b42:	68e1      	ldr	r1, [r4, #12]
 8006b44:	0f49      	lsrs	r1, r1, #29
 8006b46:	3101      	adds	r1, #1
 8006b48:	f7fb fade 	bl	8002108 <__udivsi3>
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 8006b4c:	bd10      	pop	{r4, pc}
      pllinputfreq = HSE_VALUE;
 8006b4e:	4a03      	ldr	r2, [pc, #12]	@ (8006b5c <RCC_PLL_GetFreqDomain_SYS+0x44>)
 8006b50:	e7ea      	b.n	8006b28 <RCC_PLL_GetFreqDomain_SYS+0x10>
 8006b52:	46c0      	nop			@ (mov r8, r8)
 8006b54:	40021000 	.word	0x40021000
 8006b58:	00f42400 	.word	0x00f42400
 8006b5c:	007a1200 	.word	0x007a1200

08006b60 <RCC_GetSystemClockFreq>:
{
 8006b60:	b510      	push	{r4, lr}
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8006b62:	4b0a      	ldr	r3, [pc, #40]	@ (8006b8c <RCC_GetSystemClockFreq+0x2c>)
 8006b64:	689a      	ldr	r2, [r3, #8]
 8006b66:	2338      	movs	r3, #56	@ 0x38
 8006b68:	4013      	ands	r3, r2
  switch (LL_RCC_GetSysClkSource())
 8006b6a:	2b08      	cmp	r3, #8
 8006b6c:	d00c      	beq.n	8006b88 <RCC_GetSystemClockFreq+0x28>
 8006b6e:	2b10      	cmp	r3, #16
 8006b70:	d102      	bne.n	8006b78 <RCC_GetSystemClockFreq+0x18>
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8006b72:	f7ff ffd1 	bl	8006b18 <RCC_PLL_GetFreqDomain_SYS>
}
 8006b76:	bd10      	pop	{r4, pc}
      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8006b78:	4b04      	ldr	r3, [pc, #16]	@ (8006b8c <RCC_GetSystemClockFreq+0x2c>)
 8006b7a:	681a      	ldr	r2, [r3, #0]
 8006b7c:	0ad2      	lsrs	r2, r2, #11
 8006b7e:	2307      	movs	r3, #7
 8006b80:	4013      	ands	r3, r2
      frequency = (HSI_VALUE / hsidiv);
 8006b82:	4803      	ldr	r0, [pc, #12]	@ (8006b90 <RCC_GetSystemClockFreq+0x30>)
 8006b84:	40d8      	lsrs	r0, r3
      break;
 8006b86:	e7f6      	b.n	8006b76 <RCC_GetSystemClockFreq+0x16>
  switch (LL_RCC_GetSysClkSource())
 8006b88:	4802      	ldr	r0, [pc, #8]	@ (8006b94 <RCC_GetSystemClockFreq+0x34>)
  return frequency;
 8006b8a:	e7f4      	b.n	8006b76 <RCC_GetSystemClockFreq+0x16>
 8006b8c:	40021000 	.word	0x40021000
 8006b90:	00f42400 	.word	0x00f42400
 8006b94:	007a1200 	.word	0x007a1200

08006b98 <LL_RCC_GetSystemClocksFreq>:
{
 8006b98:	b510      	push	{r4, lr}
 8006b9a:	0004      	movs	r4, r0
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8006b9c:	f7ff ffe0 	bl	8006b60 <RCC_GetSystemClockFreq>
 8006ba0:	6020      	str	r0, [r4, #0]
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8006ba2:	f7ff ff99 	bl	8006ad8 <RCC_GetHCLKClockFreq>
 8006ba6:	6060      	str	r0, [r4, #4]
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8006ba8:	f7ff ffa6 	bl	8006af8 <RCC_GetPCLK1ClockFreq>
 8006bac:	60a0      	str	r0, [r4, #8]
}
 8006bae:	bd10      	pop	{r4, pc}

08006bb0 <LL_RCC_GetUSARTClockFreq>:
{
 8006bb0:	b510      	push	{r4, lr}
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8006bb2:	2803      	cmp	r0, #3
 8006bb4:	d001      	beq.n	8006bba <LL_RCC_GetUSARTClockFreq+0xa>
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8006bb6:	2000      	movs	r0, #0
}
 8006bb8:	bd10      	pop	{r4, pc}
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8006bba:	4b16      	ldr	r3, [pc, #88]	@ (8006c14 <LL_RCC_GetUSARTClockFreq+0x64>)
 8006bbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bbe:	4003      	ands	r3, r0
 8006bc0:	0400      	lsls	r0, r0, #16
 8006bc2:	4303      	orrs	r3, r0
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8006bc4:	4a14      	ldr	r2, [pc, #80]	@ (8006c18 <LL_RCC_GetUSARTClockFreq+0x68>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d00f      	beq.n	8006bea <LL_RCC_GetUSARTClockFreq+0x3a>
 8006bca:	4a14      	ldr	r2, [pc, #80]	@ (8006c1c <LL_RCC_GetUSARTClockFreq+0x6c>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d016      	beq.n	8006bfe <LL_RCC_GetUSARTClockFreq+0x4e>
 8006bd0:	4a13      	ldr	r2, [pc, #76]	@ (8006c20 <LL_RCC_GetUSARTClockFreq+0x70>)
 8006bd2:	4293      	cmp	r3, r2
 8006bd4:	d006      	beq.n	8006be4 <LL_RCC_GetUSARTClockFreq+0x34>
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8006bd6:	f7ff ffc3 	bl	8006b60 <RCC_GetSystemClockFreq>
 8006bda:	f7ff ff7d 	bl	8006ad8 <RCC_GetHCLKClockFreq>
 8006bde:	f7ff ff8b 	bl	8006af8 <RCC_GetPCLK1ClockFreq>
        break;
 8006be2:	e7e9      	b.n	8006bb8 <LL_RCC_GetUSARTClockFreq+0x8>
        usart_frequency = RCC_GetSystemClockFreq();
 8006be4:	f7ff ffbc 	bl	8006b60 <RCC_GetSystemClockFreq>
        break;
 8006be8:	e7e6      	b.n	8006bb8 <LL_RCC_GetUSARTClockFreq+0x8>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8006bea:	4b0a      	ldr	r3, [pc, #40]	@ (8006c14 <LL_RCC_GetUSARTClockFreq+0x64>)
 8006bec:	681a      	ldr	r2, [r3, #0]
 8006bee:	2380      	movs	r3, #128	@ 0x80
 8006bf0:	00db      	lsls	r3, r3, #3
 8006bf2:	0010      	movs	r0, r2
 8006bf4:	4018      	ands	r0, r3
 8006bf6:	421a      	tst	r2, r3
 8006bf8:	d0de      	beq.n	8006bb8 <LL_RCC_GetUSARTClockFreq+0x8>
          usart_frequency = HSI_VALUE;
 8006bfa:	480a      	ldr	r0, [pc, #40]	@ (8006c24 <LL_RCC_GetUSARTClockFreq+0x74>)
 8006bfc:	e7dc      	b.n	8006bb8 <LL_RCC_GetUSARTClockFreq+0x8>
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006bfe:	4b05      	ldr	r3, [pc, #20]	@ (8006c14 <LL_RCC_GetUSARTClockFreq+0x64>)
 8006c00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c02:	2202      	movs	r2, #2
 8006c04:	0010      	movs	r0, r2
 8006c06:	4018      	ands	r0, r3
 8006c08:	421a      	tst	r2, r3
 8006c0a:	d0d5      	beq.n	8006bb8 <LL_RCC_GetUSARTClockFreq+0x8>
          usart_frequency = LSE_VALUE;
 8006c0c:	2080      	movs	r0, #128	@ 0x80
 8006c0e:	0200      	lsls	r0, r0, #8
  return usart_frequency;
 8006c10:	e7d2      	b.n	8006bb8 <LL_RCC_GetUSARTClockFreq+0x8>
 8006c12:	46c0      	nop			@ (mov r8, r8)
 8006c14:	40021000 	.word	0x40021000
 8006c18:	00030002 	.word	0x00030002
 8006c1c:	00030003 	.word	0x00030003
 8006c20:	00030001 	.word	0x00030001
 8006c24:	00f42400 	.word	0x00f42400

08006c28 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8006c28:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8006c2a:	6a03      	ldr	r3, [r0, #32]
 8006c2c:	2601      	movs	r6, #1
 8006c2e:	43b3      	bics	r3, r6
 8006c30:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8006c32:	6a03      	ldr	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8006c34:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8006c36:	6982      	ldr	r2, [r0, #24]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8006c38:	4c16      	ldr	r4, [pc, #88]	@ (8006c94 <OC1Config+0x6c>)
 8006c3a:	4022      	ands	r2, r4
 8006c3c:	680c      	ldr	r4, [r1, #0]
 8006c3e:	4314      	orrs	r4, r2

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8006c40:	2202      	movs	r2, #2
 8006c42:	4393      	bics	r3, r2
 8006c44:	690a      	ldr	r2, [r1, #16]
 8006c46:	4313      	orrs	r3, r2

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8006c48:	43b3      	bics	r3, r6
 8006c4a:	684a      	ldr	r2, [r1, #4]
 8006c4c:	4313      	orrs	r3, r2

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c4e:	4a12      	ldr	r2, [pc, #72]	@ (8006c98 <OC1Config+0x70>)
 8006c50:	4290      	cmp	r0, r2
 8006c52:	d005      	beq.n	8006c60 <OC1Config+0x38>
 8006c54:	4a11      	ldr	r2, [pc, #68]	@ (8006c9c <OC1Config+0x74>)
 8006c56:	4290      	cmp	r0, r2
 8006c58:	d002      	beq.n	8006c60 <OC1Config+0x38>
 8006c5a:	4a11      	ldr	r2, [pc, #68]	@ (8006ca0 <OC1Config+0x78>)
 8006c5c:	4290      	cmp	r0, r2
 8006c5e:	d112      	bne.n	8006c86 <OC1Config+0x5e>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 8006c60:	2208      	movs	r2, #8
 8006c62:	4393      	bics	r3, r2
 8006c64:	694a      	ldr	r2, [r1, #20]
 8006c66:	0092      	lsls	r2, r2, #2
 8006c68:	4313      	orrs	r3, r2

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 8006c6a:	2204      	movs	r2, #4
 8006c6c:	4393      	bics	r3, r2
 8006c6e:	688a      	ldr	r2, [r1, #8]
 8006c70:	0092      	lsls	r2, r2, #2
 8006c72:	4313      	orrs	r3, r2

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8006c74:	4a0b      	ldr	r2, [pc, #44]	@ (8006ca4 <OC1Config+0x7c>)
 8006c76:	402a      	ands	r2, r5
 8006c78:	698d      	ldr	r5, [r1, #24]
 8006c7a:	432a      	orrs	r2, r5

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8006c7c:	4d0a      	ldr	r5, [pc, #40]	@ (8006ca8 <OC1Config+0x80>)
 8006c7e:	402a      	ands	r2, r5
 8006c80:	69cd      	ldr	r5, [r1, #28]
 8006c82:	006d      	lsls	r5, r5, #1
 8006c84:	4315      	orrs	r5, r2
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8006c86:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8006c88:	6184      	str	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8006c8a:	68ca      	ldr	r2, [r1, #12]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8006c8c:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8006c8e:	6203      	str	r3, [r0, #32]

  return SUCCESS;
}
 8006c90:	2000      	movs	r0, #0
 8006c92:	bd70      	pop	{r4, r5, r6, pc}
 8006c94:	fffeff8c 	.word	0xfffeff8c
 8006c98:	40012c00 	.word	0x40012c00
 8006c9c:	40014400 	.word	0x40014400
 8006ca0:	40014800 	.word	0x40014800
 8006ca4:	fffffeff 	.word	0xfffffeff
 8006ca8:	fffffdff 	.word	0xfffffdff

08006cac <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8006cac:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8006cae:	6a03      	ldr	r3, [r0, #32]
 8006cb0:	2610      	movs	r6, #16
 8006cb2:	43b3      	bics	r3, r6
 8006cb4:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8006cb6:	6a03      	ldr	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8006cb8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8006cba:	6982      	ldr	r2, [r0, #24]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8006cbc:	4d18      	ldr	r5, [pc, #96]	@ (8006d20 <OC2Config+0x74>)
 8006cbe:	402a      	ands	r2, r5
 8006cc0:	680d      	ldr	r5, [r1, #0]
 8006cc2:	022d      	lsls	r5, r5, #8
 8006cc4:	432a      	orrs	r2, r5

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8006cc6:	2520      	movs	r5, #32
 8006cc8:	43ab      	bics	r3, r5
 8006cca:	690d      	ldr	r5, [r1, #16]
 8006ccc:	012d      	lsls	r5, r5, #4
 8006cce:	432b      	orrs	r3, r5

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8006cd0:	43b3      	bics	r3, r6
 8006cd2:	684d      	ldr	r5, [r1, #4]
 8006cd4:	012d      	lsls	r5, r5, #4
 8006cd6:	432b      	orrs	r3, r5

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cd8:	4d12      	ldr	r5, [pc, #72]	@ (8006d24 <OC2Config+0x78>)
 8006cda:	42a8      	cmp	r0, r5
 8006cdc:	d005      	beq.n	8006cea <OC2Config+0x3e>
 8006cde:	4d12      	ldr	r5, [pc, #72]	@ (8006d28 <OC2Config+0x7c>)
 8006ce0:	42a8      	cmp	r0, r5
 8006ce2:	d002      	beq.n	8006cea <OC2Config+0x3e>
 8006ce4:	4d11      	ldr	r5, [pc, #68]	@ (8006d2c <OC2Config+0x80>)
 8006ce6:	42a8      	cmp	r0, r5
 8006ce8:	d113      	bne.n	8006d12 <OC2Config+0x66>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 8006cea:	2580      	movs	r5, #128	@ 0x80
 8006cec:	43ab      	bics	r3, r5
 8006cee:	694d      	ldr	r5, [r1, #20]
 8006cf0:	01ad      	lsls	r5, r5, #6
 8006cf2:	432b      	orrs	r3, r5

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 8006cf4:	2540      	movs	r5, #64	@ 0x40
 8006cf6:	43ab      	bics	r3, r5
 8006cf8:	688d      	ldr	r5, [r1, #8]
 8006cfa:	01ad      	lsls	r5, r5, #6
 8006cfc:	432b      	orrs	r3, r5

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 8006cfe:	4d0c      	ldr	r5, [pc, #48]	@ (8006d30 <OC2Config+0x84>)
 8006d00:	4025      	ands	r5, r4
 8006d02:	698c      	ldr	r4, [r1, #24]
 8006d04:	00a4      	lsls	r4, r4, #2
 8006d06:	4325      	orrs	r5, r4

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 8006d08:	4c0a      	ldr	r4, [pc, #40]	@ (8006d34 <OC2Config+0x88>)
 8006d0a:	4025      	ands	r5, r4
 8006d0c:	69cc      	ldr	r4, [r1, #28]
 8006d0e:	00e4      	lsls	r4, r4, #3
 8006d10:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8006d12:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8006d14:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8006d16:	68ca      	ldr	r2, [r1, #12]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8006d18:	6382      	str	r2, [r0, #56]	@ 0x38

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8006d1a:	6203      	str	r3, [r0, #32]

  return SUCCESS;
}
 8006d1c:	2000      	movs	r0, #0
 8006d1e:	bd70      	pop	{r4, r5, r6, pc}
 8006d20:	feff8cff 	.word	0xfeff8cff
 8006d24:	40012c00 	.word	0x40012c00
 8006d28:	40014400 	.word	0x40014400
 8006d2c:	40014800 	.word	0x40014800
 8006d30:	fffffbff 	.word	0xfffffbff
 8006d34:	fffff7ff 	.word	0xfffff7ff

08006d38 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8006d38:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8006d3a:	6a03      	ldr	r3, [r0, #32]
 8006d3c:	4e1b      	ldr	r6, [pc, #108]	@ (8006dac <OC3Config+0x74>)
 8006d3e:	4033      	ands	r3, r6
 8006d40:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8006d42:	6a03      	ldr	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8006d44:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8006d46:	69c2      	ldr	r2, [r0, #28]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8006d48:	4d19      	ldr	r5, [pc, #100]	@ (8006db0 <OC3Config+0x78>)
 8006d4a:	402a      	ands	r2, r5
 8006d4c:	680d      	ldr	r5, [r1, #0]
 8006d4e:	432a      	orrs	r2, r5

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8006d50:	4d18      	ldr	r5, [pc, #96]	@ (8006db4 <OC3Config+0x7c>)
 8006d52:	402b      	ands	r3, r5
 8006d54:	690d      	ldr	r5, [r1, #16]
 8006d56:	022d      	lsls	r5, r5, #8
 8006d58:	432b      	orrs	r3, r5

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8006d5a:	4033      	ands	r3, r6
 8006d5c:	684d      	ldr	r5, [r1, #4]
 8006d5e:	022d      	lsls	r5, r5, #8
 8006d60:	432b      	orrs	r3, r5

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d62:	4d15      	ldr	r5, [pc, #84]	@ (8006db8 <OC3Config+0x80>)
 8006d64:	42a8      	cmp	r0, r5
 8006d66:	d005      	beq.n	8006d74 <OC3Config+0x3c>
 8006d68:	4d14      	ldr	r5, [pc, #80]	@ (8006dbc <OC3Config+0x84>)
 8006d6a:	42a8      	cmp	r0, r5
 8006d6c:	d002      	beq.n	8006d74 <OC3Config+0x3c>
 8006d6e:	4d14      	ldr	r5, [pc, #80]	@ (8006dc0 <OC3Config+0x88>)
 8006d70:	42a8      	cmp	r0, r5
 8006d72:	d113      	bne.n	8006d9c <OC3Config+0x64>
    assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
    assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8006d74:	4d13      	ldr	r5, [pc, #76]	@ (8006dc4 <OC3Config+0x8c>)
 8006d76:	401d      	ands	r5, r3
 8006d78:	694b      	ldr	r3, [r1, #20]
 8006d7a:	029b      	lsls	r3, r3, #10
 8006d7c:	431d      	orrs	r5, r3

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8006d7e:	4b12      	ldr	r3, [pc, #72]	@ (8006dc8 <OC3Config+0x90>)
 8006d80:	401d      	ands	r5, r3
 8006d82:	688b      	ldr	r3, [r1, #8]
 8006d84:	029b      	lsls	r3, r3, #10
 8006d86:	432b      	orrs	r3, r5

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 8006d88:	4d10      	ldr	r5, [pc, #64]	@ (8006dcc <OC3Config+0x94>)
 8006d8a:	4025      	ands	r5, r4
 8006d8c:	698c      	ldr	r4, [r1, #24]
 8006d8e:	0124      	lsls	r4, r4, #4
 8006d90:	4325      	orrs	r5, r4

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8006d92:	4c0f      	ldr	r4, [pc, #60]	@ (8006dd0 <OC3Config+0x98>)
 8006d94:	4025      	ands	r5, r4
 8006d96:	69cc      	ldr	r4, [r1, #28]
 8006d98:	0164      	lsls	r4, r4, #5
 8006d9a:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8006d9c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8006d9e:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8006da0:	68ca      	ldr	r2, [r1, #12]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8006da2:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8006da4:	6203      	str	r3, [r0, #32]

  return SUCCESS;
}
 8006da6:	2000      	movs	r0, #0
 8006da8:	bd70      	pop	{r4, r5, r6, pc}
 8006daa:	46c0      	nop			@ (mov r8, r8)
 8006dac:	fffffeff 	.word	0xfffffeff
 8006db0:	fffeff8c 	.word	0xfffeff8c
 8006db4:	fffffdff 	.word	0xfffffdff
 8006db8:	40012c00 	.word	0x40012c00
 8006dbc:	40014400 	.word	0x40014400
 8006dc0:	40014800 	.word	0x40014800
 8006dc4:	fffff7ff 	.word	0xfffff7ff
 8006dc8:	fffffbff 	.word	0xfffffbff
 8006dcc:	ffffefff 	.word	0xffffefff
 8006dd0:	ffffdfff 	.word	0xffffdfff

08006dd4 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8006dd4:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8006dd6:	6a03      	ldr	r3, [r0, #32]
 8006dd8:	4e14      	ldr	r6, [pc, #80]	@ (8006e2c <OC4Config+0x58>)
 8006dda:	4033      	ands	r3, r6
 8006ddc:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8006dde:	6a03      	ldr	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8006de0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8006de2:	69c2      	ldr	r2, [r0, #28]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8006de4:	4d12      	ldr	r5, [pc, #72]	@ (8006e30 <OC4Config+0x5c>)
 8006de6:	402a      	ands	r2, r5
 8006de8:	680d      	ldr	r5, [r1, #0]
 8006dea:	022d      	lsls	r5, r5, #8
 8006dec:	432a      	orrs	r2, r5

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8006dee:	4d11      	ldr	r5, [pc, #68]	@ (8006e34 <OC4Config+0x60>)
 8006df0:	402b      	ands	r3, r5
 8006df2:	690d      	ldr	r5, [r1, #16]
 8006df4:	032d      	lsls	r5, r5, #12
 8006df6:	432b      	orrs	r3, r5

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8006df8:	4033      	ands	r3, r6
 8006dfa:	684d      	ldr	r5, [r1, #4]
 8006dfc:	032d      	lsls	r5, r5, #12
 8006dfe:	432b      	orrs	r3, r5

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e00:	4d0d      	ldr	r5, [pc, #52]	@ (8006e38 <OC4Config+0x64>)
 8006e02:	42a8      	cmp	r0, r5
 8006e04:	d005      	beq.n	8006e12 <OC4Config+0x3e>
 8006e06:	4d0d      	ldr	r5, [pc, #52]	@ (8006e3c <OC4Config+0x68>)
 8006e08:	42a8      	cmp	r0, r5
 8006e0a:	d002      	beq.n	8006e12 <OC4Config+0x3e>
 8006e0c:	4d0c      	ldr	r5, [pc, #48]	@ (8006e40 <OC4Config+0x6c>)
 8006e0e:	42a8      	cmp	r0, r5
 8006e10:	d104      	bne.n	8006e1c <OC4Config+0x48>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8006e12:	4d0c      	ldr	r5, [pc, #48]	@ (8006e44 <OC4Config+0x70>)
 8006e14:	4025      	ands	r5, r4
 8006e16:	698c      	ldr	r4, [r1, #24]
 8006e18:	01a4      	lsls	r4, r4, #6
 8006e1a:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8006e1c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8006e1e:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8006e20:	68ca      	ldr	r2, [r1, #12]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8006e22:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8006e24:	6203      	str	r3, [r0, #32]

  return SUCCESS;
}
 8006e26:	2000      	movs	r0, #0
 8006e28:	bd70      	pop	{r4, r5, r6, pc}
 8006e2a:	46c0      	nop			@ (mov r8, r8)
 8006e2c:	ffffefff 	.word	0xffffefff
 8006e30:	feff8cff 	.word	0xfeff8cff
 8006e34:	ffffdfff 	.word	0xffffdfff
 8006e38:	40012c00 	.word	0x40012c00
 8006e3c:	40014400 	.word	0x40014400
 8006e40:	40014800 	.word	0x40014800
 8006e44:	ffffbfff 	.word	0xffffbfff

08006e48 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8006e48:	b530      	push	{r4, r5, lr}
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 8006e4a:	6a03      	ldr	r3, [r0, #32]
 8006e4c:	4d14      	ldr	r5, [pc, #80]	@ (8006ea0 <OC5Config+0x58>)
 8006e4e:	402b      	ands	r3, r5
 8006e50:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8006e52:	6a03      	ldr	r3, [r0, #32]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8006e54:	6d42      	ldr	r2, [r0, #84]	@ 0x54

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 8006e56:	4c13      	ldr	r4, [pc, #76]	@ (8006ea4 <OC5Config+0x5c>)
 8006e58:	4022      	ands	r2, r4
 8006e5a:	680c      	ldr	r4, [r1, #0]
 8006e5c:	4322      	orrs	r2, r4

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 8006e5e:	4c12      	ldr	r4, [pc, #72]	@ (8006ea8 <OC5Config+0x60>)
 8006e60:	4023      	ands	r3, r4
 8006e62:	690c      	ldr	r4, [r1, #16]
 8006e64:	0424      	lsls	r4, r4, #16
 8006e66:	4323      	orrs	r3, r4

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 8006e68:	402b      	ands	r3, r5
 8006e6a:	684c      	ldr	r4, [r1, #4]
 8006e6c:	0424      	lsls	r4, r4, #16
 8006e6e:	4323      	orrs	r3, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e70:	4c0e      	ldr	r4, [pc, #56]	@ (8006eac <OC5Config+0x64>)
 8006e72:	42a0      	cmp	r0, r4
 8006e74:	d005      	beq.n	8006e82 <OC5Config+0x3a>
 8006e76:	4c0e      	ldr	r4, [pc, #56]	@ (8006eb0 <OC5Config+0x68>)
 8006e78:	42a0      	cmp	r0, r4
 8006e7a:	d002      	beq.n	8006e82 <OC5Config+0x3a>
 8006e7c:	4c0d      	ldr	r4, [pc, #52]	@ (8006eb4 <OC5Config+0x6c>)
 8006e7e:	42a0      	cmp	r0, r4
 8006e80:	d106      	bne.n	8006e90 <OC5Config+0x48>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 8006e82:	6844      	ldr	r4, [r0, #4]
 8006e84:	4d06      	ldr	r5, [pc, #24]	@ (8006ea0 <OC5Config+0x58>)
 8006e86:	402c      	ands	r4, r5
 8006e88:	698d      	ldr	r5, [r1, #24]
 8006e8a:	022d      	lsls	r5, r5, #8
 8006e8c:	432c      	orrs	r4, r5
 8006e8e:	6044      	str	r4, [r0, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8006e90:	6542      	str	r2, [r0, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 8006e92:	68ca      	ldr	r2, [r1, #12]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 8006e94:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 8006e96:	6582      	str	r2, [r0, #88]	@ 0x58

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8006e98:	6203      	str	r3, [r0, #32]

  return SUCCESS;
}
 8006e9a:	2000      	movs	r0, #0
 8006e9c:	bd30      	pop	{r4, r5, pc}
 8006e9e:	46c0      	nop			@ (mov r8, r8)
 8006ea0:	fffeffff 	.word	0xfffeffff
 8006ea4:	fffeff8f 	.word	0xfffeff8f
 8006ea8:	fffdffff 	.word	0xfffdffff
 8006eac:	40012c00 	.word	0x40012c00
 8006eb0:	40014400 	.word	0x40014400
 8006eb4:	40014800 	.word	0x40014800

08006eb8 <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, const LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8006eb8:	b530      	push	{r4, r5, lr}
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 8006eba:	6a03      	ldr	r3, [r0, #32]
 8006ebc:	4d14      	ldr	r5, [pc, #80]	@ (8006f10 <OC6Config+0x58>)
 8006ebe:	402b      	ands	r3, r5
 8006ec0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8006ec2:	6a03      	ldr	r3, [r0, #32]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8006ec4:	6d42      	ldr	r2, [r0, #84]	@ 0x54

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 8006ec6:	4c13      	ldr	r4, [pc, #76]	@ (8006f14 <OC6Config+0x5c>)
 8006ec8:	4022      	ands	r2, r4
 8006eca:	680c      	ldr	r4, [r1, #0]
 8006ecc:	0224      	lsls	r4, r4, #8
 8006ece:	4322      	orrs	r2, r4

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 8006ed0:	4c11      	ldr	r4, [pc, #68]	@ (8006f18 <OC6Config+0x60>)
 8006ed2:	4023      	ands	r3, r4
 8006ed4:	690c      	ldr	r4, [r1, #16]
 8006ed6:	0524      	lsls	r4, r4, #20
 8006ed8:	4323      	orrs	r3, r4

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 8006eda:	402b      	ands	r3, r5
 8006edc:	684c      	ldr	r4, [r1, #4]
 8006ede:	0524      	lsls	r4, r4, #20
 8006ee0:	4323      	orrs	r3, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ee2:	4c0e      	ldr	r4, [pc, #56]	@ (8006f1c <OC6Config+0x64>)
 8006ee4:	42a0      	cmp	r0, r4
 8006ee6:	d005      	beq.n	8006ef4 <OC6Config+0x3c>
 8006ee8:	4c0d      	ldr	r4, [pc, #52]	@ (8006f20 <OC6Config+0x68>)
 8006eea:	42a0      	cmp	r0, r4
 8006eec:	d002      	beq.n	8006ef4 <OC6Config+0x3c>
 8006eee:	4c0d      	ldr	r4, [pc, #52]	@ (8006f24 <OC6Config+0x6c>)
 8006ef0:	42a0      	cmp	r0, r4
 8006ef2:	d106      	bne.n	8006f02 <OC6Config+0x4a>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 8006ef4:	6844      	ldr	r4, [r0, #4]
 8006ef6:	4d0c      	ldr	r5, [pc, #48]	@ (8006f28 <OC6Config+0x70>)
 8006ef8:	402c      	ands	r4, r5
 8006efa:	698d      	ldr	r5, [r1, #24]
 8006efc:	02ad      	lsls	r5, r5, #10
 8006efe:	432c      	orrs	r4, r5
 8006f00:	6044      	str	r4, [r0, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8006f02:	6542      	str	r2, [r0, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 8006f04:	68ca      	ldr	r2, [r1, #12]
  WRITE_REG(TIMx->CCR6, CompareValue);
 8006f06:	65c2      	str	r2, [r0, #92]	@ 0x5c

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8006f08:	6203      	str	r3, [r0, #32]

  return SUCCESS;
}
 8006f0a:	2000      	movs	r0, #0
 8006f0c:	bd30      	pop	{r4, r5, pc}
 8006f0e:	46c0      	nop			@ (mov r8, r8)
 8006f10:	ffefffff 	.word	0xffefffff
 8006f14:	feff8fff 	.word	0xfeff8fff
 8006f18:	ffdfffff 	.word	0xffdfffff
 8006f1c:	40012c00 	.word	0x40012c00
 8006f20:	40014400 	.word	0x40014400
 8006f24:	40014800 	.word	0x40014800
 8006f28:	fffbffff 	.word	0xfffbffff

08006f2c <LL_TIM_Init>:
  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8006f2c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006f2e:	4a1d      	ldr	r2, [pc, #116]	@ (8006fa4 <LL_TIM_Init+0x78>)
 8006f30:	4290      	cmp	r0, r2
 8006f32:	d006      	beq.n	8006f42 <LL_TIM_Init+0x16>
 8006f34:	2280      	movs	r2, #128	@ 0x80
 8006f36:	05d2      	lsls	r2, r2, #23
 8006f38:	4290      	cmp	r0, r2
 8006f3a:	d002      	beq.n	8006f42 <LL_TIM_Init+0x16>
 8006f3c:	4a1a      	ldr	r2, [pc, #104]	@ (8006fa8 <LL_TIM_Init+0x7c>)
 8006f3e:	4290      	cmp	r0, r2
 8006f40:	d103      	bne.n	8006f4a <LL_TIM_Init+0x1e>
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8006f42:	2270      	movs	r2, #112	@ 0x70
 8006f44:	4393      	bics	r3, r2
 8006f46:	684a      	ldr	r2, [r1, #4]
 8006f48:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006f4a:	4a16      	ldr	r2, [pc, #88]	@ (8006fa4 <LL_TIM_Init+0x78>)
 8006f4c:	4290      	cmp	r0, r2
 8006f4e:	d00f      	beq.n	8006f70 <LL_TIM_Init+0x44>
 8006f50:	2280      	movs	r2, #128	@ 0x80
 8006f52:	05d2      	lsls	r2, r2, #23
 8006f54:	4290      	cmp	r0, r2
 8006f56:	d00b      	beq.n	8006f70 <LL_TIM_Init+0x44>
 8006f58:	4a13      	ldr	r2, [pc, #76]	@ (8006fa8 <LL_TIM_Init+0x7c>)
 8006f5a:	4290      	cmp	r0, r2
 8006f5c:	d008      	beq.n	8006f70 <LL_TIM_Init+0x44>
 8006f5e:	4a13      	ldr	r2, [pc, #76]	@ (8006fac <LL_TIM_Init+0x80>)
 8006f60:	4290      	cmp	r0, r2
 8006f62:	d005      	beq.n	8006f70 <LL_TIM_Init+0x44>
 8006f64:	4a12      	ldr	r2, [pc, #72]	@ (8006fb0 <LL_TIM_Init+0x84>)
 8006f66:	4290      	cmp	r0, r2
 8006f68:	d002      	beq.n	8006f70 <LL_TIM_Init+0x44>
 8006f6a:	4a12      	ldr	r2, [pc, #72]	@ (8006fb4 <LL_TIM_Init+0x88>)
 8006f6c:	4290      	cmp	r0, r2
 8006f6e:	d103      	bne.n	8006f78 <LL_TIM_Init+0x4c>
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8006f70:	4a11      	ldr	r2, [pc, #68]	@ (8006fb8 <LL_TIM_Init+0x8c>)
 8006f72:	401a      	ands	r2, r3
 8006f74:	68cb      	ldr	r3, [r1, #12]
 8006f76:	4313      	orrs	r3, r2
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8006f78:	6003      	str	r3, [r0, #0]
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8006f7a:	688b      	ldr	r3, [r1, #8]
  WRITE_REG(TIMx->ARR, AutoReload);
 8006f7c:	62c3      	str	r3, [r0, #44]	@ 0x2c
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8006f7e:	880b      	ldrh	r3, [r1, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8006f80:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006f82:	4b08      	ldr	r3, [pc, #32]	@ (8006fa4 <LL_TIM_Init+0x78>)
 8006f84:	4298      	cmp	r0, r3
 8006f86:	d005      	beq.n	8006f94 <LL_TIM_Init+0x68>
 8006f88:	4b09      	ldr	r3, [pc, #36]	@ (8006fb0 <LL_TIM_Init+0x84>)
 8006f8a:	4298      	cmp	r0, r3
 8006f8c:	d002      	beq.n	8006f94 <LL_TIM_Init+0x68>
 8006f8e:	4b09      	ldr	r3, [pc, #36]	@ (8006fb4 <LL_TIM_Init+0x88>)
 8006f90:	4298      	cmp	r0, r3
 8006f92:	d101      	bne.n	8006f98 <LL_TIM_Init+0x6c>
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8006f94:	690b      	ldr	r3, [r1, #16]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8006f96:	6303      	str	r3, [r0, #48]	@ 0x30
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8006f98:	6943      	ldr	r3, [r0, #20]
 8006f9a:	2201      	movs	r2, #1
 8006f9c:	4313      	orrs	r3, r2
 8006f9e:	6143      	str	r3, [r0, #20]
}
 8006fa0:	2000      	movs	r0, #0
 8006fa2:	4770      	bx	lr
 8006fa4:	40012c00 	.word	0x40012c00
 8006fa8:	40000400 	.word	0x40000400
 8006fac:	40002000 	.word	0x40002000
 8006fb0:	40014400 	.word	0x40014400
 8006fb4:	40014800 	.word	0x40014800
 8006fb8:	fffffcff 	.word	0xfffffcff

08006fbc <LL_TIM_OC_Init>:
{
 8006fbc:	b510      	push	{r4, lr}
 8006fbe:	000b      	movs	r3, r1
 8006fc0:	0011      	movs	r1, r2
  switch (Channel)
 8006fc2:	2280      	movs	r2, #128	@ 0x80
 8006fc4:	0152      	lsls	r2, r2, #5
 8006fc6:	4293      	cmp	r3, r2
 8006fc8:	d020      	beq.n	800700c <LL_TIM_OC_Init+0x50>
 8006fca:	d80f      	bhi.n	8006fec <LL_TIM_OC_Init+0x30>
 8006fcc:	2b10      	cmp	r3, #16
 8006fce:	d01a      	beq.n	8007006 <LL_TIM_OC_Init+0x4a>
 8006fd0:	2280      	movs	r2, #128	@ 0x80
 8006fd2:	0052      	lsls	r2, r2, #1
 8006fd4:	4293      	cmp	r3, r2
 8006fd6:	d102      	bne.n	8006fde <LL_TIM_OC_Init+0x22>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8006fd8:	f7ff feae 	bl	8006d38 <OC3Config>
      break;
 8006fdc:	e005      	b.n	8006fea <LL_TIM_OC_Init+0x2e>
  switch (Channel)
 8006fde:	2b01      	cmp	r3, #1
 8006fe0:	d102      	bne.n	8006fe8 <LL_TIM_OC_Init+0x2c>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8006fe2:	f7ff fe21 	bl	8006c28 <OC1Config>
      break;
 8006fe6:	e000      	b.n	8006fea <LL_TIM_OC_Init+0x2e>
  switch (Channel)
 8006fe8:	2001      	movs	r0, #1
}
 8006fea:	bd10      	pop	{r4, pc}
  switch (Channel)
 8006fec:	2280      	movs	r2, #128	@ 0x80
 8006fee:	0252      	lsls	r2, r2, #9
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	d00e      	beq.n	8007012 <LL_TIM_OC_Init+0x56>
 8006ff4:	2280      	movs	r2, #128	@ 0x80
 8006ff6:	0352      	lsls	r2, r2, #13
 8006ff8:	4293      	cmp	r3, r2
 8006ffa:	d102      	bne.n	8007002 <LL_TIM_OC_Init+0x46>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 8006ffc:	f7ff ff5c 	bl	8006eb8 <OC6Config>
      break;
 8007000:	e7f3      	b.n	8006fea <LL_TIM_OC_Init+0x2e>
  switch (Channel)
 8007002:	2001      	movs	r0, #1
 8007004:	e7f1      	b.n	8006fea <LL_TIM_OC_Init+0x2e>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8007006:	f7ff fe51 	bl	8006cac <OC2Config>
      break;
 800700a:	e7ee      	b.n	8006fea <LL_TIM_OC_Init+0x2e>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 800700c:	f7ff fee2 	bl	8006dd4 <OC4Config>
      break;
 8007010:	e7eb      	b.n	8006fea <LL_TIM_OC_Init+0x2e>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 8007012:	f7ff ff19 	bl	8006e48 <OC5Config>
      break;
 8007016:	e7e8      	b.n	8006fea <LL_TIM_OC_Init+0x2e>

08007018 <LL_TIM_BDTR_Init>:
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 8007018:	7b0b      	ldrb	r3, [r1, #12]
 800701a:	688a      	ldr	r2, [r1, #8]
 800701c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 800701e:	4a19      	ldr	r2, [pc, #100]	@ (8007084 <LL_TIM_BDTR_Init+0x6c>)
 8007020:	4013      	ands	r3, r2
 8007022:	684a      	ldr	r2, [r1, #4]
 8007024:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 8007026:	4a18      	ldr	r2, [pc, #96]	@ (8007088 <LL_TIM_BDTR_Init+0x70>)
 8007028:	4013      	ands	r3, r2
 800702a:	680a      	ldr	r2, [r1, #0]
 800702c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 800702e:	4a17      	ldr	r2, [pc, #92]	@ (800708c <LL_TIM_BDTR_Init+0x74>)
 8007030:	4013      	ands	r3, r2
 8007032:	89ca      	ldrh	r2, [r1, #14]
 8007034:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 8007036:	4a16      	ldr	r2, [pc, #88]	@ (8007090 <LL_TIM_BDTR_Init+0x78>)
 8007038:	4013      	ands	r3, r2
 800703a:	690a      	ldr	r2, [r1, #16]
 800703c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 800703e:	4a15      	ldr	r2, [pc, #84]	@ (8007094 <LL_TIM_BDTR_Init+0x7c>)
 8007040:	4013      	ands	r3, r2
 8007042:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8007044:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, TIM_BDTRInitStruct->BreakFilter);
 8007046:	4a14      	ldr	r2, [pc, #80]	@ (8007098 <LL_TIM_BDTR_Init+0x80>)
 8007048:	4013      	ands	r3, r2
 800704a:	694a      	ldr	r2, [r1, #20]
 800704c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, TIM_BDTRInitStruct->BreakAFMode);
 800704e:	4a13      	ldr	r2, [pc, #76]	@ (800709c <LL_TIM_BDTR_Init+0x84>)
 8007050:	4013      	ands	r3, r2
 8007052:	698a      	ldr	r2, [r1, #24]
 8007054:	4313      	orrs	r3, r2
  if (IS_TIM_BKIN2_INSTANCE(TIMx))
 8007056:	4a12      	ldr	r2, [pc, #72]	@ (80070a0 <LL_TIM_BDTR_Init+0x88>)
 8007058:	4290      	cmp	r0, r2
 800705a:	d002      	beq.n	8007062 <LL_TIM_BDTR_Init+0x4a>
  LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
 800705c:	6443      	str	r3, [r0, #68]	@ 0x44
}
 800705e:	2000      	movs	r0, #0
 8007060:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (TIM_BDTRInitStruct->Break2Filter));
 8007062:	4a10      	ldr	r2, [pc, #64]	@ (80070a4 <LL_TIM_BDTR_Init+0x8c>)
 8007064:	4013      	ands	r3, r2
 8007066:	6a4a      	ldr	r2, [r1, #36]	@ 0x24
 8007068:	4313      	orrs	r3, r2
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, TIM_BDTRInitStruct->Break2State);
 800706a:	4a0f      	ldr	r2, [pc, #60]	@ (80070a8 <LL_TIM_BDTR_Init+0x90>)
 800706c:	4013      	ands	r3, r2
 800706e:	69ca      	ldr	r2, [r1, #28]
 8007070:	4313      	orrs	r3, r2
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, TIM_BDTRInitStruct->Break2Polarity);
 8007072:	4a0e      	ldr	r2, [pc, #56]	@ (80070ac <LL_TIM_BDTR_Init+0x94>)
 8007074:	4013      	ands	r3, r2
 8007076:	6a0a      	ldr	r2, [r1, #32]
 8007078:	4313      	orrs	r3, r2
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, TIM_BDTRInitStruct->Break2AFMode);
 800707a:	4a0d      	ldr	r2, [pc, #52]	@ (80070b0 <LL_TIM_BDTR_Init+0x98>)
 800707c:	4013      	ands	r3, r2
 800707e:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 8007080:	4313      	orrs	r3, r2
 8007082:	e7eb      	b.n	800705c <LL_TIM_BDTR_Init+0x44>
 8007084:	fffffbff 	.word	0xfffffbff
 8007088:	fffff7ff 	.word	0xfffff7ff
 800708c:	ffffefff 	.word	0xffffefff
 8007090:	ffffdfff 	.word	0xffffdfff
 8007094:	ffffbfff 	.word	0xffffbfff
 8007098:	fff0ffff 	.word	0xfff0ffff
 800709c:	efffffff 	.word	0xefffffff
 80070a0:	40012c00 	.word	0x40012c00
 80070a4:	ff0fffff 	.word	0xff0fffff
 80070a8:	feffffff 	.word	0xfeffffff
 80070ac:	fdffffff 	.word	0xfdffffff
 80070b0:	dfffffff 	.word	0xdfffffff

080070b4 <LL_USART_SetBaudRate>:
{
 80070b4:	b510      	push	{r4, lr}
 80070b6:	0004      	movs	r4, r0
 80070b8:	0008      	movs	r0, r1
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 80070ba:	2a0b      	cmp	r2, #11
 80070bc:	d816      	bhi.n	80070ec <LL_USART_SetBaudRate+0x38>
  else if (BaudRate == 0U)
 80070be:	9902      	ldr	r1, [sp, #8]
 80070c0:	2900      	cmp	r1, #0
 80070c2:	d013      	beq.n	80070ec <LL_USART_SetBaudRate+0x38>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 80070c4:	2180      	movs	r1, #128	@ 0x80
 80070c6:	0209      	lsls	r1, r1, #8
 80070c8:	428b      	cmp	r3, r1
 80070ca:	d010      	beq.n	80070ee <LL_USART_SetBaudRate+0x3a>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 80070cc:	23ff      	movs	r3, #255	@ 0xff
 80070ce:	4013      	ands	r3, r2
 80070d0:	4a12      	ldr	r2, [pc, #72]	@ (800711c <LL_USART_SetBaudRate+0x68>)
 80070d2:	009b      	lsls	r3, r3, #2
 80070d4:	5899      	ldr	r1, [r3, r2]
 80070d6:	f7fb f817 	bl	8002108 <__udivsi3>
 80070da:	9b02      	ldr	r3, [sp, #8]
 80070dc:	085b      	lsrs	r3, r3, #1
 80070de:	18c0      	adds	r0, r0, r3
 80070e0:	9902      	ldr	r1, [sp, #8]
 80070e2:	f7fb f811 	bl	8002108 <__udivsi3>
 80070e6:	0400      	lsls	r0, r0, #16
 80070e8:	0c00      	lsrs	r0, r0, #16
 80070ea:	60e0      	str	r0, [r4, #12]
}
 80070ec:	bd10      	pop	{r4, pc}
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 80070ee:	23ff      	movs	r3, #255	@ 0xff
 80070f0:	4013      	ands	r3, r2
 80070f2:	4a0a      	ldr	r2, [pc, #40]	@ (800711c <LL_USART_SetBaudRate+0x68>)
 80070f4:	009b      	lsls	r3, r3, #2
 80070f6:	5899      	ldr	r1, [r3, r2]
 80070f8:	f7fb f806 	bl	8002108 <__udivsi3>
 80070fc:	0040      	lsls	r0, r0, #1
 80070fe:	9b02      	ldr	r3, [sp, #8]
 8007100:	085b      	lsrs	r3, r3, #1
 8007102:	18c0      	adds	r0, r0, r3
 8007104:	9902      	ldr	r1, [sp, #8]
 8007106:	f7fa ffff 	bl	8002108 <__udivsi3>
    brrtemp = usartdiv & 0xFFF0U;
 800710a:	4a05      	ldr	r2, [pc, #20]	@ (8007120 <LL_USART_SetBaudRate+0x6c>)
 800710c:	4002      	ands	r2, r0
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800710e:	0400      	lsls	r0, r0, #16
 8007110:	0c40      	lsrs	r0, r0, #17
 8007112:	2307      	movs	r3, #7
 8007114:	4003      	ands	r3, r0
 8007116:	4313      	orrs	r3, r2
    USARTx->BRR = brrtemp;
 8007118:	60e3      	str	r3, [r4, #12]
 800711a:	e7e7      	b.n	80070ec <LL_USART_SetBaudRate+0x38>
 800711c:	08007364 	.word	0x08007364
 8007120:	0000fff0 	.word	0x0000fff0

08007124 <LL_USART_DeInit>:
  ErrorStatus status = SUCCESS;

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(USARTx));

  if (USARTx == USART1)
 8007124:	4b0f      	ldr	r3, [pc, #60]	@ (8007164 <LL_USART_DeInit+0x40>)
 8007126:	4298      	cmp	r0, r3
 8007128:	d004      	beq.n	8007134 <LL_USART_DeInit+0x10>
    LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_USART1);

    /* Release reset of USART clock */
    LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_USART1);
  }
  else if (USARTx == USART2)
 800712a:	4b0f      	ldr	r3, [pc, #60]	@ (8007168 <LL_USART_DeInit+0x44>)
 800712c:	4298      	cmp	r0, r3
 800712e:	d00d      	beq.n	800714c <LL_USART_DeInit+0x28>
    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_USART6);
  }
#endif /* USART6 */
  else
  {
    status = ERROR;
 8007130:	2001      	movs	r0, #1
  }

  return (status);
}
 8007132:	4770      	bx	lr
  SET_BIT(RCC->APBRSTR2, Periphs);
 8007134:	4b0d      	ldr	r3, [pc, #52]	@ (800716c <LL_USART_DeInit+0x48>)
 8007136:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8007138:	2280      	movs	r2, #128	@ 0x80
 800713a:	01d2      	lsls	r2, r2, #7
 800713c:	430a      	orrs	r2, r1
 800713e:	631a      	str	r2, [r3, #48]	@ 0x30
  CLEAR_BIT(RCC->APBRSTR2, Periphs);
 8007140:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007142:	490b      	ldr	r1, [pc, #44]	@ (8007170 <LL_USART_DeInit+0x4c>)
 8007144:	400a      	ands	r2, r1
 8007146:	631a      	str	r2, [r3, #48]	@ 0x30
  ErrorStatus status = SUCCESS;
 8007148:	2000      	movs	r0, #0
}
 800714a:	e7f2      	b.n	8007132 <LL_USART_DeInit+0xe>
  SET_BIT(RCC->APBRSTR1, Periphs);
 800714c:	4b07      	ldr	r3, [pc, #28]	@ (800716c <LL_USART_DeInit+0x48>)
 800714e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8007150:	2280      	movs	r2, #128	@ 0x80
 8007152:	0292      	lsls	r2, r2, #10
 8007154:	430a      	orrs	r2, r1
 8007156:	62da      	str	r2, [r3, #44]	@ 0x2c
  CLEAR_BIT(RCC->APBRSTR1, Periphs);
 8007158:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800715a:	4906      	ldr	r1, [pc, #24]	@ (8007174 <LL_USART_DeInit+0x50>)
 800715c:	400a      	ands	r2, r1
 800715e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8007160:	2000      	movs	r0, #0
}
 8007162:	e7e6      	b.n	8007132 <LL_USART_DeInit+0xe>
 8007164:	40013800 	.word	0x40013800
 8007168:	40004400 	.word	0x40004400
 800716c:	40021000 	.word	0x40021000
 8007170:	ffffbfff 	.word	0xffffbfff
 8007174:	fffdffff 	.word	0xfffdffff

08007178 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8007178:	b530      	push	{r4, r5, lr}
 800717a:	b087      	sub	sp, #28
 800717c:	0004      	movs	r4, r0
 800717e:	000d      	movs	r5, r1
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8007180:	6803      	ldr	r3, [r0, #0]
 8007182:	07db      	lsls	r3, r3, #31
 8007184:	d442      	bmi.n	800720c <LL_USART_Init+0x94>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8007186:	6803      	ldr	r3, [r0, #0]
 8007188:	4a21      	ldr	r2, [pc, #132]	@ (8007210 <LL_USART_Init+0x98>)
 800718a:	401a      	ands	r2, r3
 800718c:	688b      	ldr	r3, [r1, #8]
 800718e:	6909      	ldr	r1, [r1, #16]
 8007190:	430b      	orrs	r3, r1
 8007192:	6969      	ldr	r1, [r5, #20]
 8007194:	430b      	orrs	r3, r1
 8007196:	69e9      	ldr	r1, [r5, #28]
 8007198:	430b      	orrs	r3, r1
 800719a:	4313      	orrs	r3, r2
 800719c:	6003      	str	r3, [r0, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800719e:	68eb      	ldr	r3, [r5, #12]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80071a0:	6842      	ldr	r2, [r0, #4]
 80071a2:	491c      	ldr	r1, [pc, #112]	@ (8007214 <LL_USART_Init+0x9c>)
 80071a4:	400a      	ands	r2, r1
 80071a6:	4313      	orrs	r3, r2
 80071a8:	6043      	str	r3, [r0, #4]
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80071aa:	69ab      	ldr	r3, [r5, #24]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80071ac:	6882      	ldr	r2, [r0, #8]
 80071ae:	491a      	ldr	r1, [pc, #104]	@ (8007218 <LL_USART_Init+0xa0>)
 80071b0:	400a      	ands	r2, r1
 80071b2:	4313      	orrs	r3, r2
 80071b4:	6083      	str	r3, [r0, #8]

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 80071b6:	4b19      	ldr	r3, [pc, #100]	@ (800721c <LL_USART_Init+0xa4>)
 80071b8:	4298      	cmp	r0, r3
 80071ba:	d00d      	beq.n	80071d8 <LL_USART_Init+0x60>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
    }
    else if (USARTx == USART2)
 80071bc:	4b18      	ldr	r3, [pc, #96]	@ (8007220 <LL_USART_Init+0xa8>)
 80071be:	4298      	cmp	r0, r3
 80071c0:	d015      	beq.n	80071ee <LL_USART_Init+0x76>
  ErrorStatus status = ERROR;
 80071c2:	2001      	movs	r0, #1

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 80071c4:	682b      	ldr	r3, [r5, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 80071c6:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80071c8:	210f      	movs	r1, #15
 80071ca:	438a      	bics	r2, r1
 80071cc:	041b      	lsls	r3, r3, #16
 80071ce:	0c1b      	lsrs	r3, r3, #16
 80071d0:	4313      	orrs	r3, r2
 80071d2:	62e3      	str	r3, [r4, #44]	@ 0x2c
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
}
 80071d4:	b007      	add	sp, #28
 80071d6:	bd30      	pop	{r4, r5, pc}
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 80071d8:	2003      	movs	r0, #3
 80071da:	f7ff fce9 	bl	8006bb0 <LL_RCC_GetUSARTClockFreq>
 80071de:	0001      	movs	r1, r0
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80071e0:	2900      	cmp	r1, #0
 80071e2:	d011      	beq.n	8007208 <LL_USART_Init+0x90>
        && (USART_InitStruct->BaudRate != 0U))
 80071e4:	6868      	ldr	r0, [r5, #4]
 80071e6:	2800      	cmp	r0, #0
 80071e8:	d106      	bne.n	80071f8 <LL_USART_Init+0x80>
  ErrorStatus status = ERROR;
 80071ea:	2001      	movs	r0, #1
 80071ec:	e7ea      	b.n	80071c4 <LL_USART_Init+0x4c>
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 80071ee:	a803      	add	r0, sp, #12
 80071f0:	f7ff fcd2 	bl	8006b98 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 80071f4:	9905      	ldr	r1, [sp, #20]
 80071f6:	e7f3      	b.n	80071e0 <LL_USART_Init+0x68>
                           USART_InitStruct->PrescalerValue,
 80071f8:	682a      	ldr	r2, [r5, #0]
                           USART_InitStruct->OverSampling,
 80071fa:	69eb      	ldr	r3, [r5, #28]
      LL_USART_SetBaudRate(USARTx,
 80071fc:	9000      	str	r0, [sp, #0]
 80071fe:	0020      	movs	r0, r4
 8007200:	f7ff ff58 	bl	80070b4 <LL_USART_SetBaudRate>
      status = SUCCESS;
 8007204:	2000      	movs	r0, #0
 8007206:	e7dd      	b.n	80071c4 <LL_USART_Init+0x4c>
  ErrorStatus status = ERROR;
 8007208:	2001      	movs	r0, #1
 800720a:	e7db      	b.n	80071c4 <LL_USART_Init+0x4c>
 800720c:	2001      	movs	r0, #1
 800720e:	e7e1      	b.n	80071d4 <LL_USART_Init+0x5c>
 8007210:	efff69f3 	.word	0xefff69f3
 8007214:	ffffcfff 	.word	0xffffcfff
 8007218:	fffffcff 	.word	0xfffffcff
 800721c:	40013800 	.word	0x40013800
 8007220:	40004400 	.word	0x40004400

08007224 <memset>:
 8007224:	0003      	movs	r3, r0
 8007226:	1882      	adds	r2, r0, r2
 8007228:	4293      	cmp	r3, r2
 800722a:	d100      	bne.n	800722e <memset+0xa>
 800722c:	4770      	bx	lr
 800722e:	7019      	strb	r1, [r3, #0]
 8007230:	3301      	adds	r3, #1
 8007232:	e7f9      	b.n	8007228 <memset+0x4>

08007234 <__libc_init_array>:
 8007234:	b570      	push	{r4, r5, r6, lr}
 8007236:	2600      	movs	r6, #0
 8007238:	4c0c      	ldr	r4, [pc, #48]	@ (800726c <__libc_init_array+0x38>)
 800723a:	4d0d      	ldr	r5, [pc, #52]	@ (8007270 <__libc_init_array+0x3c>)
 800723c:	1b64      	subs	r4, r4, r5
 800723e:	10a4      	asrs	r4, r4, #2
 8007240:	42a6      	cmp	r6, r4
 8007242:	d109      	bne.n	8007258 <__libc_init_array+0x24>
 8007244:	2600      	movs	r6, #0
 8007246:	f000 f819 	bl	800727c <_init>
 800724a:	4c0a      	ldr	r4, [pc, #40]	@ (8007274 <__libc_init_array+0x40>)
 800724c:	4d0a      	ldr	r5, [pc, #40]	@ (8007278 <__libc_init_array+0x44>)
 800724e:	1b64      	subs	r4, r4, r5
 8007250:	10a4      	asrs	r4, r4, #2
 8007252:	42a6      	cmp	r6, r4
 8007254:	d105      	bne.n	8007262 <__libc_init_array+0x2e>
 8007256:	bd70      	pop	{r4, r5, r6, pc}
 8007258:	00b3      	lsls	r3, r6, #2
 800725a:	58eb      	ldr	r3, [r5, r3]
 800725c:	4798      	blx	r3
 800725e:	3601      	adds	r6, #1
 8007260:	e7ee      	b.n	8007240 <__libc_init_array+0xc>
 8007262:	00b3      	lsls	r3, r6, #2
 8007264:	58eb      	ldr	r3, [r5, r3]
 8007266:	4798      	blx	r3
 8007268:	3601      	adds	r6, #1
 800726a:	e7f2      	b.n	8007252 <__libc_init_array+0x1e>
 800726c:	08007394 	.word	0x08007394
 8007270:	08007394 	.word	0x08007394
 8007274:	08007398 	.word	0x08007398
 8007278:	08007394 	.word	0x08007394

0800727c <_init>:
 800727c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800727e:	46c0      	nop			@ (mov r8, r8)
 8007280:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007282:	bc08      	pop	{r3}
 8007284:	469e      	mov	lr, r3
 8007286:	4770      	bx	lr

08007288 <_fini>:
 8007288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800728a:	46c0      	nop			@ (mov r8, r8)
 800728c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800728e:	bc08      	pop	{r3}
 8007290:	469e      	mov	lr, r3
 8007292:	4770      	bx	lr
 8007294:	0000      	movs	r0, r0
	...

08007298 <__FLASH_Program_Fast_veneer>:
 8007298:	b401      	push	{r0}
 800729a:	4802      	ldr	r0, [pc, #8]	@ (80072a4 <__FLASH_Program_Fast_veneer+0xc>)
 800729c:	4684      	mov	ip, r0
 800729e:	bc01      	pop	{r0}
 80072a0:	4760      	bx	ip
 80072a2:	bf00      	nop
 80072a4:	200000ed 	.word	0x200000ed

Disassembly of section .data:

200000c0 <g_device_type>:
200000c0:	                                         ..

200000c2 <g_firmware_version>:
200000c2:	                                         .

200000c3 <g_tail_status>:
200000c3:	                                         .

200000c4 <g_uart_out_transmit_commplete>:
200000c4:	                                         .

200000c5 <g_uart_in_transmit_commplete>:
200000c5:	                                         ...

200000c8 <g_heartbeat_data_pack_buf>:
200000c8:	000355aa 55fcfdff 000000aa              .U.....U....

200000d4 <s_enum_please_data_packet_buf>:
200000d4:	000355aa 55fbfcff                        .U.....U.

200000dd <s_enum_please_nums>:
200000dd:	                                         ...

200000e0 <SystemCoreClock>:
200000e0:	00f42400                                .$..

200000e4 <uwTickFreq>:
200000e4:	00000001                                ....

200000e8 <uwTickPrio>:
200000e8:	00000004                                ....

200000ec <FLASH_Program_Fast>:
  * @param  Address Specifies the address to be programmed.
  * @param  DataAddress Specifies the address where the data are stored.
  * @retval None
  */
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
200000ec:	b510      	push	{r4, lr}
  uint32_t dest = Address;
  uint32_t src = DataAddress;
  uint32_t primask_bit;

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
200000ee:	4a0c      	ldr	r2, [pc, #48]	@ (20000120 <FLASH_Program_Fast+0x34>)
200000f0:	6954      	ldr	r4, [r2, #20]
200000f2:	2380      	movs	r3, #128	@ 0x80
200000f4:	02db      	lsls	r3, r3, #11
200000f6:	4323      	orrs	r3, r4
200000f8:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
200000fa:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
200000fe:	b672      	cpsid	i
  uint8_t index = 0;
20000100:	2300      	movs	r3, #0
}
20000102:	e003      	b.n	2000010c <FLASH_Program_Fast+0x20>
  __disable_irq();

  /* Fast Program : 64 words */
  while (index < 64U)
  {
    *(uint32_t *)dest = *(uint32_t *)src;
20000104:	c904      	ldmia	r1!, {r2}
20000106:	c004      	stmia	r0!, {r2}
    src += 4U;
    dest += 4U;
    index++;
20000108:	3301      	adds	r3, #1
2000010a:	b2db      	uxtb	r3, r3
  while (index < 64U)
2000010c:	2b3f      	cmp	r3, #63	@ 0x3f
2000010e:	d9f9      	bls.n	20000104 <FLASH_Program_Fast+0x18>
     be anyway done later */

#if defined(FLASH_DBANK_SUPPORT)
  while ((FLASH->SR & (FLASH_SR_BSY1 | FLASH_SR_BSY2)) != 0x00U)
#else
  while ((FLASH->SR & FLASH_SR_BSY1) != 0x00U)
20000110:	4b03      	ldr	r3, [pc, #12]	@ (20000120 <FLASH_Program_Fast+0x34>)
20000112:	691b      	ldr	r3, [r3, #16]
20000114:	03db      	lsls	r3, r3, #15
20000116:	d4fb      	bmi.n	20000110 <FLASH_Program_Fast+0x24>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
20000118:	f384 8810 	msr	PRIMASK, r4
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
2000011c:	bd10      	pop	{r4, pc}
2000011e:	46c0      	nop			@ (mov r8, r8)
20000120:	40022000 	.word	0x40022000
