// Generated by CIRCT 42e53322a
module bsg_mesh_stitch_width_p64_x_max_p2_y_max_p1(	// /tmp/tmp.t7WyA548Xb/11238_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mesh_stitch_width_p64_x_max_p2_y_max_p1.cleaned.mlir:2:3
  input  [511:0] outs_i,	// /tmp/tmp.t7WyA548Xb/11238_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mesh_stitch_width_p64_x_max_p2_y_max_p1.cleaned.mlir:2:61
  input  [127:0] hor_i,	// /tmp/tmp.t7WyA548Xb/11238_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mesh_stitch_width_p64_x_max_p2_y_max_p1.cleaned.mlir:2:80
  input  [255:0] ver_i,	// /tmp/tmp.t7WyA548Xb/11238_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mesh_stitch_width_p64_x_max_p2_y_max_p1.cleaned.mlir:2:98
  output [511:0] ins_o,	// /tmp/tmp.t7WyA548Xb/11238_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mesh_stitch_width_p64_x_max_p2_y_max_p1.cleaned.mlir:2:117
  output [127:0] hor_o,	// /tmp/tmp.t7WyA548Xb/11238_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mesh_stitch_width_p64_x_max_p2_y_max_p1.cleaned.mlir:2:135
  output [255:0] ver_o	// /tmp/tmp.t7WyA548Xb/11238_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mesh_stitch_width_p64_x_max_p2_y_max_p1.cleaned.mlir:2:153
);

  assign ins_o =
    {ver_i[255:192],
     ver_i[127:64],
     hor_i[127:64],
     outs_i[127:64],
     ver_i[191:128],
     ver_i[63:0],
     outs_i[319:256],
     hor_i[63:0]};	// /tmp/tmp.t7WyA548Xb/11238_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mesh_stitch_width_p64_x_max_p2_y_max_p1.cleaned.mlir:3:10, :4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :20:5
  assign hor_o = {outs_i[383:320], outs_i[63:0]};	// /tmp/tmp.t7WyA548Xb/11238_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mesh_stitch_width_p64_x_max_p2_y_max_p1.cleaned.mlir:12:10, :13:11, :14:11, :20:5
  assign ver_o = {outs_i[511:448], outs_i[255:192], outs_i[447:384], outs_i[191:128]};	// /tmp/tmp.t7WyA548Xb/11238_OpenABC_leaf_level_verilog_gf12_bp_quad_bsg_mesh_stitch_width_p64_x_max_p2_y_max_p1.cleaned.mlir:15:11, :16:11, :17:11, :18:11, :19:11, :20:5
endmodule

