Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_V_TB_behav xil_defaultlib.RISC_V_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PC_in' [D:/ANUL 3/APM/RISC_V/RISC_V_IF_ID.srcs/sources_1/new/risc_v.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ALU_A_in' [D:/ANUL 3/APM/RISC_V/RISC_V_IF_ID.srcs/sources_1/new/risc_v.v:124]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ALU_B_in' [D:/ANUL 3/APM/RISC_V/RISC_V_IF_ID.srcs/sources_1/new/risc_v.v:125]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'RS1_in' [D:/ANUL 3/APM/RISC_V/RISC_V_IF_ID.srcs/sources_1/new/risc_v.v:126]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'RS2_in' [D:/ANUL 3/APM/RISC_V/RISC_V_IF_ID.srcs/sources_1/new/risc_v.v:127]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'RD_in' [D:/ANUL 3/APM/RISC_V/RISC_V_IF_ID.srcs/sources_1/new/risc_v.v:128]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'IMM_in' [D:/ANUL 3/APM/RISC_V/RISC_V_IF_ID.srcs/sources_1/new/risc_v.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'PC_out' [D:/ANUL 3/APM/RISC_V/RISC_V_IF_ID.srcs/sources_1/new/risc_v.v:131]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'func3_out' [D:/ANUL 3/APM/RISC_V/RISC_V_IF_ID.srcs/sources_1/new/risc_v.v:132]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 1 for port 'func7_out' [D:/ANUL 3/APM/RISC_V/RISC_V_IF_ID.srcs/sources_1/new/risc_v.v:133]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ALU_A_out' [D:/ANUL 3/APM/RISC_V/RISC_V_IF_ID.srcs/sources_1/new/risc_v.v:134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ALU_B_out' [D:/ANUL 3/APM/RISC_V/RISC_V_IF_ID.srcs/sources_1/new/risc_v.v:135]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'RS1_out' [D:/ANUL 3/APM/RISC_V/RISC_V_IF_ID.srcs/sources_1/new/risc_v.v:136]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'RS2_out' [D:/ANUL 3/APM/RISC_V/RISC_V_IF_ID.srcs/sources_1/new/risc_v.v:137]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'RD_out' [D:/ANUL 3/APM/RISC_V/RISC_V_IF_ID.srcs/sources_1/new/risc_v.v:138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'IMM_out' [D:/ANUL 3/APM/RISC_V/RISC_V_IF_ID.srcs/sources_1/new/risc_v.v:139]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'FUNCT3_EX' [D:/ANUL 3/APM/RISC_V/RISC_V_IF_ID.srcs/sources_1/new/risc_v.v:146]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'FUNCT7_EX' [D:/ANUL 3/APM/RISC_V/RISC_V_IF_ID.srcs/sources_1/new/risc_v.v:147]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'func7_in' [D:/ANUL 3/APM/RISC_V/RISC_V_IF_ID.srcs/sources_1/new/risc_v.v:181]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_in' [D:/ANUL 3/APM/RISC_V/RISC_V_IF_ID.srcs/sources_1/new/risc_v.v:183]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'reg2_data_in' [D:/ANUL 3/APM/RISC_V/RISC_V_IF_ID.srcs/sources_1/new/risc_v.v:184]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'pc_out' [D:/ANUL 3/APM/RISC_V/RISC_V_IF_ID.srcs/sources_1/new/risc_v.v:187]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'alu_out' [D:/ANUL 3/APM/RISC_V/RISC_V_IF_ID.srcs/sources_1/new/risc_v.v:191]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'rd_out' [D:/ANUL 3/APM/RISC_V/RISC_V_IF_ID.srcs/sources_1/new/risc_v.v:193]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data_in' [D:/ANUL 3/APM/RISC_V/RISC_V_IF_ID.srcs/sources_1/new/risc_v.v:207]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 5 for port 'rd_out' [D:/ANUL 3/APM/RISC_V/RISC_V_IF_ID.srcs/sources_1/new/risc_v.v:208]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'RegWrite_WB' [D:/ANUL 3/APM/RISC_V/RISC_V_IF_ID.srcs/sources_1/new/risc_v.v:209]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'MemtoReg_WB' [D:/ANUL 3/APM/RISC_V/RISC_V_IF_ID.srcs/sources_1/new/risc_v.v:210]
ERROR: [VRFC 10-8616] 'control_path' requires 8 arguments [D:/ANUL 3/APM/RISC_V/RISC_V_IF_ID.srcs/sources_1/new/risc_v.v:112]
ERROR: [VRFC 10-8616] 'MEM_WB_pipe' requires 12 arguments [D:/ANUL 3/APM/RISC_V/RISC_V_IF_ID.srcs/sources_1/new/risc_v.v:206]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'opcode' [D:/ANUL 3/APM/RISC_V/RISC_V_IF_ID.srcs/sources_1/new/risc_v.v:112]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ALUop' [D:/ANUL 3/APM/RISC_V/RISC_V_IF_ID.srcs/sources_1/new/risc_v.v:114]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
