Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 19 13:43:48 2021
| Host         : OliversXPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file homeAutoCtrl_top_timing_summary_routed.rpt -pb homeAutoCtrl_top_timing_summary_routed.pb -rpx homeAutoCtrl_top_timing_summary_routed.rpx -warn_on_violation
| Design       : homeAutoCtrl_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.412        0.000                      0                  352        0.218        0.000                      0                  352        4.500        0.000                       0                   187  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.412        0.000                      0                  352        0.218        0.000                      0                  352        4.500        0.000                       0                   187  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.412ns  (required time - arrival time)
  Source:                 de_East/beatEvent/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_East/beatEvent/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.952ns (18.582%)  route 4.171ns (81.418%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.630     5.151    de_East/beatEvent/CLK
    SLICE_X59Y15         FDRE                                         r  de_East/beatEvent/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  de_East/beatEvent/count_reg[6]/Q
                         net (fo=2, routed)           0.860     6.467    de_East/beatEvent/count_reg[6]
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.591 r  de_East/beatEvent/pipeline[0]_i_4__1/O
                         net (fo=1, routed)           0.611     7.202    de_East/beatEvent/pipeline[0]_i_4__1_n_0
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.326 r  de_East/beatEvent/pipeline[0]_i_2__1/O
                         net (fo=1, routed)           0.588     7.914    de_East/beatEvent/pipeline[0]_i_2__1_n_0
    SLICE_X58Y15         LUT5 (Prop_lut5_I3_O)        0.124     8.038 r  de_East/beatEvent/pipeline[0]_i_1__1/O
                         net (fo=4, routed)           0.883     8.922    de_Center/beatEvent/beat_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.046 r  de_Center/beatEvent/count[0]_i_1__1/O
                         net (fo=21, routed)          1.229    10.275    de_East/beatEvent/count_reg[20]_0
    SLICE_X59Y15         FDRE                                         r  de_East/beatEvent/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.512    14.853    de_East/beatEvent/CLK
    SLICE_X59Y15         FDRE                                         r  de_East/beatEvent/count_reg[4]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X59Y15         FDRE (Setup_fdre_C_R)       -0.429    14.687    de_East/beatEvent/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                  4.412    

Slack (MET) :             4.412ns  (required time - arrival time)
  Source:                 de_East/beatEvent/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_East/beatEvent/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.952ns (18.582%)  route 4.171ns (81.418%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.630     5.151    de_East/beatEvent/CLK
    SLICE_X59Y15         FDRE                                         r  de_East/beatEvent/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  de_East/beatEvent/count_reg[6]/Q
                         net (fo=2, routed)           0.860     6.467    de_East/beatEvent/count_reg[6]
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.591 r  de_East/beatEvent/pipeline[0]_i_4__1/O
                         net (fo=1, routed)           0.611     7.202    de_East/beatEvent/pipeline[0]_i_4__1_n_0
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.326 r  de_East/beatEvent/pipeline[0]_i_2__1/O
                         net (fo=1, routed)           0.588     7.914    de_East/beatEvent/pipeline[0]_i_2__1_n_0
    SLICE_X58Y15         LUT5 (Prop_lut5_I3_O)        0.124     8.038 r  de_East/beatEvent/pipeline[0]_i_1__1/O
                         net (fo=4, routed)           0.883     8.922    de_Center/beatEvent/beat_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.046 r  de_Center/beatEvent/count[0]_i_1__1/O
                         net (fo=21, routed)          1.229    10.275    de_East/beatEvent/count_reg[20]_0
    SLICE_X59Y15         FDRE                                         r  de_East/beatEvent/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.512    14.853    de_East/beatEvent/CLK
    SLICE_X59Y15         FDRE                                         r  de_East/beatEvent/count_reg[5]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X59Y15         FDRE (Setup_fdre_C_R)       -0.429    14.687    de_East/beatEvent/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                  4.412    

Slack (MET) :             4.412ns  (required time - arrival time)
  Source:                 de_East/beatEvent/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_East/beatEvent/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.952ns (18.582%)  route 4.171ns (81.418%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.630     5.151    de_East/beatEvent/CLK
    SLICE_X59Y15         FDRE                                         r  de_East/beatEvent/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  de_East/beatEvent/count_reg[6]/Q
                         net (fo=2, routed)           0.860     6.467    de_East/beatEvent/count_reg[6]
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.591 r  de_East/beatEvent/pipeline[0]_i_4__1/O
                         net (fo=1, routed)           0.611     7.202    de_East/beatEvent/pipeline[0]_i_4__1_n_0
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.326 r  de_East/beatEvent/pipeline[0]_i_2__1/O
                         net (fo=1, routed)           0.588     7.914    de_East/beatEvent/pipeline[0]_i_2__1_n_0
    SLICE_X58Y15         LUT5 (Prop_lut5_I3_O)        0.124     8.038 r  de_East/beatEvent/pipeline[0]_i_1__1/O
                         net (fo=4, routed)           0.883     8.922    de_Center/beatEvent/beat_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.046 r  de_Center/beatEvent/count[0]_i_1__1/O
                         net (fo=21, routed)          1.229    10.275    de_East/beatEvent/count_reg[20]_0
    SLICE_X59Y15         FDRE                                         r  de_East/beatEvent/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.512    14.853    de_East/beatEvent/CLK
    SLICE_X59Y15         FDRE                                         r  de_East/beatEvent/count_reg[6]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X59Y15         FDRE (Setup_fdre_C_R)       -0.429    14.687    de_East/beatEvent/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                  4.412    

Slack (MET) :             4.412ns  (required time - arrival time)
  Source:                 de_East/beatEvent/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_East/beatEvent/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.952ns (18.582%)  route 4.171ns (81.418%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.630     5.151    de_East/beatEvent/CLK
    SLICE_X59Y15         FDRE                                         r  de_East/beatEvent/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  de_East/beatEvent/count_reg[6]/Q
                         net (fo=2, routed)           0.860     6.467    de_East/beatEvent/count_reg[6]
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.591 r  de_East/beatEvent/pipeline[0]_i_4__1/O
                         net (fo=1, routed)           0.611     7.202    de_East/beatEvent/pipeline[0]_i_4__1_n_0
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.326 r  de_East/beatEvent/pipeline[0]_i_2__1/O
                         net (fo=1, routed)           0.588     7.914    de_East/beatEvent/pipeline[0]_i_2__1_n_0
    SLICE_X58Y15         LUT5 (Prop_lut5_I3_O)        0.124     8.038 r  de_East/beatEvent/pipeline[0]_i_1__1/O
                         net (fo=4, routed)           0.883     8.922    de_Center/beatEvent/beat_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.046 r  de_Center/beatEvent/count[0]_i_1__1/O
                         net (fo=21, routed)          1.229    10.275    de_East/beatEvent/count_reg[20]_0
    SLICE_X59Y15         FDRE                                         r  de_East/beatEvent/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.512    14.853    de_East/beatEvent/CLK
    SLICE_X59Y15         FDRE                                         r  de_East/beatEvent/count_reg[7]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X59Y15         FDRE (Setup_fdre_C_R)       -0.429    14.687    de_East/beatEvent/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                  4.412    

Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 de_East/beatEvent/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_East/beatEvent/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 0.952ns (18.763%)  route 4.122ns (81.237%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.630     5.151    de_East/beatEvent/CLK
    SLICE_X59Y15         FDRE                                         r  de_East/beatEvent/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  de_East/beatEvent/count_reg[6]/Q
                         net (fo=2, routed)           0.860     6.467    de_East/beatEvent/count_reg[6]
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.591 r  de_East/beatEvent/pipeline[0]_i_4__1/O
                         net (fo=1, routed)           0.611     7.202    de_East/beatEvent/pipeline[0]_i_4__1_n_0
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.326 r  de_East/beatEvent/pipeline[0]_i_2__1/O
                         net (fo=1, routed)           0.588     7.914    de_East/beatEvent/pipeline[0]_i_2__1_n_0
    SLICE_X58Y15         LUT5 (Prop_lut5_I3_O)        0.124     8.038 r  de_East/beatEvent/pipeline[0]_i_1__1/O
                         net (fo=4, routed)           0.883     8.922    de_Center/beatEvent/beat_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.046 r  de_Center/beatEvent/count[0]_i_1__1/O
                         net (fo=21, routed)          1.180    10.225    de_East/beatEvent/count_reg[20]_0
    SLICE_X59Y14         FDRE                                         r  de_East/beatEvent/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.513    14.854    de_East/beatEvent/CLK
    SLICE_X59Y14         FDRE                                         r  de_East/beatEvent/count_reg[0]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X59Y14         FDRE (Setup_fdre_C_R)       -0.429    14.664    de_East/beatEvent/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 de_East/beatEvent/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_East/beatEvent/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 0.952ns (18.763%)  route 4.122ns (81.237%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.630     5.151    de_East/beatEvent/CLK
    SLICE_X59Y15         FDRE                                         r  de_East/beatEvent/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  de_East/beatEvent/count_reg[6]/Q
                         net (fo=2, routed)           0.860     6.467    de_East/beatEvent/count_reg[6]
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.591 r  de_East/beatEvent/pipeline[0]_i_4__1/O
                         net (fo=1, routed)           0.611     7.202    de_East/beatEvent/pipeline[0]_i_4__1_n_0
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.326 r  de_East/beatEvent/pipeline[0]_i_2__1/O
                         net (fo=1, routed)           0.588     7.914    de_East/beatEvent/pipeline[0]_i_2__1_n_0
    SLICE_X58Y15         LUT5 (Prop_lut5_I3_O)        0.124     8.038 r  de_East/beatEvent/pipeline[0]_i_1__1/O
                         net (fo=4, routed)           0.883     8.922    de_Center/beatEvent/beat_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.046 r  de_Center/beatEvent/count[0]_i_1__1/O
                         net (fo=21, routed)          1.180    10.225    de_East/beatEvent/count_reg[20]_0
    SLICE_X59Y14         FDRE                                         r  de_East/beatEvent/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.513    14.854    de_East/beatEvent/CLK
    SLICE_X59Y14         FDRE                                         r  de_East/beatEvent/count_reg[1]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X59Y14         FDRE (Setup_fdre_C_R)       -0.429    14.664    de_East/beatEvent/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 de_East/beatEvent/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_East/beatEvent/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 0.952ns (18.763%)  route 4.122ns (81.237%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.630     5.151    de_East/beatEvent/CLK
    SLICE_X59Y15         FDRE                                         r  de_East/beatEvent/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  de_East/beatEvent/count_reg[6]/Q
                         net (fo=2, routed)           0.860     6.467    de_East/beatEvent/count_reg[6]
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.591 r  de_East/beatEvent/pipeline[0]_i_4__1/O
                         net (fo=1, routed)           0.611     7.202    de_East/beatEvent/pipeline[0]_i_4__1_n_0
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.326 r  de_East/beatEvent/pipeline[0]_i_2__1/O
                         net (fo=1, routed)           0.588     7.914    de_East/beatEvent/pipeline[0]_i_2__1_n_0
    SLICE_X58Y15         LUT5 (Prop_lut5_I3_O)        0.124     8.038 r  de_East/beatEvent/pipeline[0]_i_1__1/O
                         net (fo=4, routed)           0.883     8.922    de_Center/beatEvent/beat_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.046 r  de_Center/beatEvent/count[0]_i_1__1/O
                         net (fo=21, routed)          1.180    10.225    de_East/beatEvent/count_reg[20]_0
    SLICE_X59Y14         FDRE                                         r  de_East/beatEvent/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.513    14.854    de_East/beatEvent/CLK
    SLICE_X59Y14         FDRE                                         r  de_East/beatEvent/count_reg[2]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X59Y14         FDRE (Setup_fdre_C_R)       -0.429    14.664    de_East/beatEvent/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 de_East/beatEvent/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_East/beatEvent/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 0.952ns (18.763%)  route 4.122ns (81.237%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.630     5.151    de_East/beatEvent/CLK
    SLICE_X59Y15         FDRE                                         r  de_East/beatEvent/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  de_East/beatEvent/count_reg[6]/Q
                         net (fo=2, routed)           0.860     6.467    de_East/beatEvent/count_reg[6]
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.591 r  de_East/beatEvent/pipeline[0]_i_4__1/O
                         net (fo=1, routed)           0.611     7.202    de_East/beatEvent/pipeline[0]_i_4__1_n_0
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.326 r  de_East/beatEvent/pipeline[0]_i_2__1/O
                         net (fo=1, routed)           0.588     7.914    de_East/beatEvent/pipeline[0]_i_2__1_n_0
    SLICE_X58Y15         LUT5 (Prop_lut5_I3_O)        0.124     8.038 r  de_East/beatEvent/pipeline[0]_i_1__1/O
                         net (fo=4, routed)           0.883     8.922    de_Center/beatEvent/beat_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.046 r  de_Center/beatEvent/count[0]_i_1__1/O
                         net (fo=21, routed)          1.180    10.225    de_East/beatEvent/count_reg[20]_0
    SLICE_X59Y14         FDRE                                         r  de_East/beatEvent/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.513    14.854    de_East/beatEvent/CLK
    SLICE_X59Y14         FDRE                                         r  de_East/beatEvent/count_reg[3]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X59Y14         FDRE (Setup_fdre_C_R)       -0.429    14.664    de_East/beatEvent/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             4.473ns  (required time - arrival time)
  Source:                 de_East/beatEvent/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_East/beatEvent/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 0.952ns (18.899%)  route 4.085ns (81.101%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.630     5.151    de_East/beatEvent/CLK
    SLICE_X59Y15         FDRE                                         r  de_East/beatEvent/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  de_East/beatEvent/count_reg[6]/Q
                         net (fo=2, routed)           0.860     6.467    de_East/beatEvent/count_reg[6]
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.591 r  de_East/beatEvent/pipeline[0]_i_4__1/O
                         net (fo=1, routed)           0.611     7.202    de_East/beatEvent/pipeline[0]_i_4__1_n_0
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.326 r  de_East/beatEvent/pipeline[0]_i_2__1/O
                         net (fo=1, routed)           0.588     7.914    de_East/beatEvent/pipeline[0]_i_2__1_n_0
    SLICE_X58Y15         LUT5 (Prop_lut5_I3_O)        0.124     8.038 r  de_East/beatEvent/pipeline[0]_i_1__1/O
                         net (fo=4, routed)           0.883     8.922    de_Center/beatEvent/beat_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.046 r  de_Center/beatEvent/count[0]_i_1__1/O
                         net (fo=21, routed)          1.143    10.189    de_East/beatEvent/count_reg[20]_0
    SLICE_X59Y16         FDRE                                         r  de_East/beatEvent/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.511    14.852    de_East/beatEvent/CLK
    SLICE_X59Y16         FDRE                                         r  de_East/beatEvent/count_reg[10]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X59Y16         FDRE (Setup_fdre_C_R)       -0.429    14.662    de_East/beatEvent/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  4.473    

Slack (MET) :             4.473ns  (required time - arrival time)
  Source:                 de_East/beatEvent/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_East/beatEvent/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 0.952ns (18.899%)  route 4.085ns (81.101%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.630     5.151    de_East/beatEvent/CLK
    SLICE_X59Y15         FDRE                                         r  de_East/beatEvent/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  de_East/beatEvent/count_reg[6]/Q
                         net (fo=2, routed)           0.860     6.467    de_East/beatEvent/count_reg[6]
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.591 r  de_East/beatEvent/pipeline[0]_i_4__1/O
                         net (fo=1, routed)           0.611     7.202    de_East/beatEvent/pipeline[0]_i_4__1_n_0
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.326 r  de_East/beatEvent/pipeline[0]_i_2__1/O
                         net (fo=1, routed)           0.588     7.914    de_East/beatEvent/pipeline[0]_i_2__1_n_0
    SLICE_X58Y15         LUT5 (Prop_lut5_I3_O)        0.124     8.038 r  de_East/beatEvent/pipeline[0]_i_1__1/O
                         net (fo=4, routed)           0.883     8.922    de_Center/beatEvent/beat_0
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.124     9.046 r  de_Center/beatEvent/count[0]_i_1__1/O
                         net (fo=21, routed)          1.143    10.189    de_East/beatEvent/count_reg[20]_0
    SLICE_X59Y16         FDRE                                         r  de_East/beatEvent/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.511    14.852    de_East/beatEvent/CLK
    SLICE_X59Y16         FDRE                                         r  de_East/beatEvent/count_reg[11]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X59Y16         FDRE (Setup_fdre_C_R)       -0.429    14.662    de_East/beatEvent/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  4.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 de_Center/pipeline_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spot_Center/delayed_spot_in_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.767%)  route 0.166ns (47.233%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.587     1.470    de_Center/CLK
    SLICE_X62Y19         FDRE                                         r  de_Center/pipeline_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  de_Center/pipeline_reg[0]/Q
                         net (fo=7, routed)           0.166     1.778    de_Center/pipeline[0]
    SLICE_X64Y20         LUT3 (Prop_lut3_I2_O)        0.045     1.823 r  de_Center/delayed_spot_in_i_1/O
                         net (fo=1, routed)           0.000     1.823    spot_Center/de_btn_C
    SLICE_X64Y20         FDRE                                         r  spot_Center/delayed_spot_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.855     1.982    spot_Center/CLK
    SLICE_X64Y20         FDRE                                         r  spot_Center/delayed_spot_in_reg/C
                         clock pessimism             -0.499     1.483    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.121     1.604    spot_Center/delayed_spot_in_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 de_North/pipeline_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spot_North/delayed_spot_in_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.861%)  route 0.152ns (42.139%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.590     1.473    de_North/CLK
    SLICE_X64Y16         FDRE                                         r  de_North/pipeline_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  de_North/pipeline_reg[0]/Q
                         net (fo=3, routed)           0.152     1.789    de_North/pipeline_reg_n_0_[0]
    SLICE_X64Y17         LUT3 (Prop_lut3_I2_O)        0.045     1.834 r  de_North/delayed_spot_in_i_1__0/O
                         net (fo=1, routed)           0.000     1.834    spot_North/de_btn_N
    SLICE_X64Y17         FDRE                                         r  spot_North/delayed_spot_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.858     1.985    spot_North/CLK
    SLICE_X64Y17         FDRE                                         r  spot_North/delayed_spot_in_reg/C
                         clock pessimism             -0.499     1.486    
    SLICE_X64Y17         FDRE (Hold_fdre_C_D)         0.120     1.606    spot_North/delayed_spot_in_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 lightController/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lightController/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.583     1.466    lightController/CLK
    SLICE_X64Y26         FDRE                                         r  lightController/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  lightController/FSM_sequential_state_reg[0]/Q
                         net (fo=3, routed)           0.174     1.804    lightController/state[0]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.043     1.847 r  lightController/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.847    lightController/FSM_sequential_state[1]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  lightController/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.851     1.978    lightController/CLK
    SLICE_X64Y26         FDRE                                         r  lightController/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.131     1.597    lightController/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 de_East/beatEvent/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_East/beatEvent/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.589     1.472    de_East/beatEvent/CLK
    SLICE_X59Y16         FDRE                                         r  de_East/beatEvent/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  de_East/beatEvent/count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.730    de_East/beatEvent/count_reg[11]
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  de_East/beatEvent/count_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.838    de_East/beatEvent/count_reg[8]_i_1__1_n_4
    SLICE_X59Y16         FDRE                                         r  de_East/beatEvent/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.857     1.984    de_East/beatEvent/CLK
    SLICE_X59Y16         FDRE                                         r  de_East/beatEvent/count_reg[11]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X59Y16         FDRE (Hold_fdre_C_D)         0.105     1.577    de_East/beatEvent/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 de_East/beatEvent/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_East/beatEvent/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.588     1.471    de_East/beatEvent/CLK
    SLICE_X59Y17         FDRE                                         r  de_East/beatEvent/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  de_East/beatEvent/count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.729    de_East/beatEvent/count_reg[15]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  de_East/beatEvent/count_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.837    de_East/beatEvent/count_reg[12]_i_1__1_n_4
    SLICE_X59Y17         FDRE                                         r  de_East/beatEvent/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.856     1.983    de_East/beatEvent/CLK
    SLICE_X59Y17         FDRE                                         r  de_East/beatEvent/count_reg[15]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X59Y17         FDRE (Hold_fdre_C_D)         0.105     1.576    de_East/beatEvent/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 de_North/beatEvent/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_North/beatEvent/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.591     1.474    de_North/beatEvent/CLK
    SLICE_X65Y15         FDRE                                         r  de_North/beatEvent/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  de_North/beatEvent/count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.732    de_North/beatEvent/count_reg[11]
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  de_North/beatEvent/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.840    de_North/beatEvent/count_reg[8]_i_1__0_n_4
    SLICE_X65Y15         FDRE                                         r  de_North/beatEvent/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.860     1.987    de_North/beatEvent/CLK
    SLICE_X65Y15         FDRE                                         r  de_North/beatEvent/count_reg[11]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X65Y15         FDRE (Hold_fdre_C_D)         0.105     1.579    de_North/beatEvent/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 de_North/beatEvent/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_North/beatEvent/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.590     1.473    de_North/beatEvent/CLK
    SLICE_X65Y16         FDRE                                         r  de_North/beatEvent/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  de_North/beatEvent/count_reg[15]/Q
                         net (fo=2, routed)           0.118     1.732    de_North/beatEvent/count_reg[15]
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  de_North/beatEvent/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.840    de_North/beatEvent/count_reg[12]_i_1__0_n_4
    SLICE_X65Y16         FDRE                                         r  de_North/beatEvent/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.859     1.986    de_North/beatEvent/CLK
    SLICE_X65Y16         FDRE                                         r  de_North/beatEvent/count_reg[15]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X65Y16         FDRE (Hold_fdre_C_D)         0.105     1.578    de_North/beatEvent/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 lightController/one_Hz_hb/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lightController/one_Hz_hb/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.593     1.476    lightController/one_Hz_hb/CLK
    SLICE_X63Y11         FDRE                                         r  lightController/one_Hz_hb/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y11         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  lightController/one_Hz_hb/count_reg[15]/Q
                         net (fo=2, routed)           0.118     1.735    lightController/one_Hz_hb/count_reg[15]
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  lightController/one_Hz_hb/count_reg[12]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.843    lightController/one_Hz_hb/count_reg[12]_i_1__3_n_4
    SLICE_X63Y11         FDRE                                         r  lightController/one_Hz_hb/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.864     1.991    lightController/one_Hz_hb/CLK
    SLICE_X63Y11         FDRE                                         r  lightController/one_Hz_hb/count_reg[15]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y11         FDRE (Hold_fdre_C_D)         0.105     1.581    lightController/one_Hz_hb/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 lightController/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lightController/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.583     1.466    lightController/CLK
    SLICE_X64Y26         FDRE                                         r  lightController/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  lightController/FSM_sequential_state_reg[0]/Q
                         net (fo=3, routed)           0.174     1.804    lightController/state[0]
    SLICE_X64Y26         LUT4 (Prop_lut4_I1_O)        0.045     1.849 r  lightController/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.849    lightController/FSM_sequential_state[0]_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  lightController/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.851     1.978    lightController/CLK
    SLICE_X64Y26         FDRE                                         r  lightController/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.120     1.586    lightController/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 temperatureController/one_Hz_hb/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperatureController/one_Hz_hb/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.592     1.475    temperatureController/one_Hz_hb/CLK
    SLICE_X61Y10         FDRE                                         r  temperatureController/one_Hz_hb/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  temperatureController/one_Hz_hb/count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.735    temperatureController/one_Hz_hb/count_reg[7]
    SLICE_X61Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  temperatureController/one_Hz_hb/count_reg[4]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     1.843    temperatureController/one_Hz_hb/count_reg[4]_i_1__4_n_4
    SLICE_X61Y10         FDRE                                         r  temperatureController/one_Hz_hb/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.862     1.989    temperatureController/one_Hz_hb/CLK
    SLICE_X61Y10         FDRE                                         r  temperatureController/one_Hz_hb/count_reg[7]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X61Y10         FDRE (Hold_fdre_C_D)         0.105     1.580    temperatureController/one_Hz_hb/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y19   de_Center/beatEvent/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   de_Center/beatEvent/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   de_Center/beatEvent/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y22   de_Center/beatEvent/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y23   de_Center/beatEvent/count_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y19   de_Center/beatEvent/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y24   de_Center/beatEvent/count_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y19   de_Center/beatEvent/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y19   de_Center/beatEvent/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   de_East/beatEvent/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y19   de_Center/beatEvent/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   de_Center/beatEvent/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   de_Center/beatEvent/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   de_Center/beatEvent/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   de_Center/beatEvent/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   de_Center/beatEvent/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   de_Center/beatEvent/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y19   de_Center/beatEvent/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   de_Center/beatEvent/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   de_Center/beatEvent/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   de_Center/beatEvent/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   de_Center/beatEvent/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y16   de_East/beatEvent/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y16   de_East/beatEvent/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y17   de_East/beatEvent/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y17   de_East/beatEvent/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y17   de_East/beatEvent/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y17   de_East/beatEvent/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   de_East/beatEvent/count_reg[4]/C



