
ButtonWith7Seg.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000282a  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000026  00800060  0000282a  0000289e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         00002a9c  00000000  00000000  000028c4  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00001771  00000000  00000000  00005360  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000140  00000000  00000000  00006ad1  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 00000170  00000000  00000000  00006c11  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001c49  00000000  00000000  00006d81  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000eeb  00000000  00000000  000089ca  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000dad  00000000  00000000  000098b5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000160  00000000  00000000  0000a664  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000028d  00000000  00000000  0000a7c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000007ce  00000000  00000000  0000aa51  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  0000b21f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ea e2       	ldi	r30, 0x2A	; 42
      68:	f8 e2       	ldi	r31, 0x28	; 40
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a6 38       	cpi	r26, 0x86	; 134
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
      76:	0e 94 9b 05 	call	0xb36	; 0xb36 <main>
      7a:	0c 94 13 14 	jmp	0x2826	; 0x2826 <_exit>

0000007e <__bad_interrupt>:
      7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <__fixunssfsi>:
      82:	ef 92       	push	r14
      84:	ff 92       	push	r15
      86:	0f 93       	push	r16
      88:	1f 93       	push	r17
      8a:	7b 01       	movw	r14, r22
      8c:	8c 01       	movw	r16, r24
      8e:	20 e0       	ldi	r18, 0x00	; 0
      90:	30 e0       	ldi	r19, 0x00	; 0
      92:	40 e0       	ldi	r20, 0x00	; 0
      94:	5f e4       	ldi	r21, 0x4F	; 79
      96:	0e 94 41 03 	call	0x682	; 0x682 <__gesf2>
      9a:	88 23       	and	r24, r24
      9c:	8c f0       	brlt	.+34     	; 0xc0 <__fixunssfsi+0x3e>
      9e:	c8 01       	movw	r24, r16
      a0:	b7 01       	movw	r22, r14
      a2:	20 e0       	ldi	r18, 0x00	; 0
      a4:	30 e0       	ldi	r19, 0x00	; 0
      a6:	40 e0       	ldi	r20, 0x00	; 0
      a8:	5f e4       	ldi	r21, 0x4F	; 79
      aa:	0e 94 b9 01 	call	0x372	; 0x372 <__subsf3>
      ae:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      b2:	9b 01       	movw	r18, r22
      b4:	ac 01       	movw	r20, r24
      b6:	20 50       	subi	r18, 0x00	; 0
      b8:	30 40       	sbci	r19, 0x00	; 0
      ba:	40 40       	sbci	r20, 0x00	; 0
      bc:	50 48       	sbci	r21, 0x80	; 128
      be:	06 c0       	rjmp	.+12     	; 0xcc <__fixunssfsi+0x4a>
      c0:	c8 01       	movw	r24, r16
      c2:	b7 01       	movw	r22, r14
      c4:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      c8:	9b 01       	movw	r18, r22
      ca:	ac 01       	movw	r20, r24
      cc:	b9 01       	movw	r22, r18
      ce:	ca 01       	movw	r24, r20
      d0:	1f 91       	pop	r17
      d2:	0f 91       	pop	r16
      d4:	ff 90       	pop	r15
      d6:	ef 90       	pop	r14
      d8:	08 95       	ret

000000da <_fpadd_parts>:
      da:	a0 e0       	ldi	r26, 0x00	; 0
      dc:	b0 e0       	ldi	r27, 0x00	; 0
      de:	e3 e7       	ldi	r30, 0x73	; 115
      e0:	f0 e0       	ldi	r31, 0x00	; 0
      e2:	0c 94 dc 13 	jmp	0x27b8	; 0x27b8 <__prologue_saves__>
      e6:	dc 01       	movw	r26, r24
      e8:	2b 01       	movw	r4, r22
      ea:	fa 01       	movw	r30, r20
      ec:	9c 91       	ld	r25, X
      ee:	92 30       	cpi	r25, 0x02	; 2
      f0:	08 f4       	brcc	.+2      	; 0xf4 <_fpadd_parts+0x1a>
      f2:	39 c1       	rjmp	.+626    	; 0x366 <_fpadd_parts+0x28c>
      f4:	eb 01       	movw	r28, r22
      f6:	88 81       	ld	r24, Y
      f8:	82 30       	cpi	r24, 0x02	; 2
      fa:	08 f4       	brcc	.+2      	; 0xfe <_fpadd_parts+0x24>
      fc:	33 c1       	rjmp	.+614    	; 0x364 <_fpadd_parts+0x28a>
      fe:	94 30       	cpi	r25, 0x04	; 4
     100:	69 f4       	brne	.+26     	; 0x11c <_fpadd_parts+0x42>
     102:	84 30       	cpi	r24, 0x04	; 4
     104:	09 f0       	breq	.+2      	; 0x108 <_fpadd_parts+0x2e>
     106:	2f c1       	rjmp	.+606    	; 0x366 <_fpadd_parts+0x28c>
     108:	11 96       	adiw	r26, 0x01	; 1
     10a:	9c 91       	ld	r25, X
     10c:	11 97       	sbiw	r26, 0x01	; 1
     10e:	89 81       	ldd	r24, Y+1	; 0x01
     110:	98 17       	cp	r25, r24
     112:	09 f4       	brne	.+2      	; 0x116 <_fpadd_parts+0x3c>
     114:	28 c1       	rjmp	.+592    	; 0x366 <_fpadd_parts+0x28c>
     116:	a0 e6       	ldi	r26, 0x60	; 96
     118:	b0 e0       	ldi	r27, 0x00	; 0
     11a:	25 c1       	rjmp	.+586    	; 0x366 <_fpadd_parts+0x28c>
     11c:	84 30       	cpi	r24, 0x04	; 4
     11e:	09 f4       	brne	.+2      	; 0x122 <_fpadd_parts+0x48>
     120:	21 c1       	rjmp	.+578    	; 0x364 <_fpadd_parts+0x28a>
     122:	82 30       	cpi	r24, 0x02	; 2
     124:	a9 f4       	brne	.+42     	; 0x150 <_fpadd_parts+0x76>
     126:	92 30       	cpi	r25, 0x02	; 2
     128:	09 f0       	breq	.+2      	; 0x12c <_fpadd_parts+0x52>
     12a:	1d c1       	rjmp	.+570    	; 0x366 <_fpadd_parts+0x28c>
     12c:	9a 01       	movw	r18, r20
     12e:	ad 01       	movw	r20, r26
     130:	88 e0       	ldi	r24, 0x08	; 8
     132:	ea 01       	movw	r28, r20
     134:	09 90       	ld	r0, Y+
     136:	ae 01       	movw	r20, r28
     138:	e9 01       	movw	r28, r18
     13a:	09 92       	st	Y+, r0
     13c:	9e 01       	movw	r18, r28
     13e:	81 50       	subi	r24, 0x01	; 1
     140:	c1 f7       	brne	.-16     	; 0x132 <_fpadd_parts+0x58>
     142:	e2 01       	movw	r28, r4
     144:	89 81       	ldd	r24, Y+1	; 0x01
     146:	11 96       	adiw	r26, 0x01	; 1
     148:	9c 91       	ld	r25, X
     14a:	89 23       	and	r24, r25
     14c:	81 83       	std	Z+1, r24	; 0x01
     14e:	08 c1       	rjmp	.+528    	; 0x360 <_fpadd_parts+0x286>
     150:	92 30       	cpi	r25, 0x02	; 2
     152:	09 f4       	brne	.+2      	; 0x156 <_fpadd_parts+0x7c>
     154:	07 c1       	rjmp	.+526    	; 0x364 <_fpadd_parts+0x28a>
     156:	12 96       	adiw	r26, 0x02	; 2
     158:	2d 90       	ld	r2, X+
     15a:	3c 90       	ld	r3, X
     15c:	13 97       	sbiw	r26, 0x03	; 3
     15e:	eb 01       	movw	r28, r22
     160:	8a 81       	ldd	r24, Y+2	; 0x02
     162:	9b 81       	ldd	r25, Y+3	; 0x03
     164:	14 96       	adiw	r26, 0x04	; 4
     166:	ad 90       	ld	r10, X+
     168:	bd 90       	ld	r11, X+
     16a:	cd 90       	ld	r12, X+
     16c:	dc 90       	ld	r13, X
     16e:	17 97       	sbiw	r26, 0x07	; 7
     170:	ec 80       	ldd	r14, Y+4	; 0x04
     172:	fd 80       	ldd	r15, Y+5	; 0x05
     174:	0e 81       	ldd	r16, Y+6	; 0x06
     176:	1f 81       	ldd	r17, Y+7	; 0x07
     178:	91 01       	movw	r18, r2
     17a:	28 1b       	sub	r18, r24
     17c:	39 0b       	sbc	r19, r25
     17e:	b9 01       	movw	r22, r18
     180:	37 ff       	sbrs	r19, 7
     182:	04 c0       	rjmp	.+8      	; 0x18c <_fpadd_parts+0xb2>
     184:	66 27       	eor	r22, r22
     186:	77 27       	eor	r23, r23
     188:	62 1b       	sub	r22, r18
     18a:	73 0b       	sbc	r23, r19
     18c:	60 32       	cpi	r22, 0x20	; 32
     18e:	71 05       	cpc	r23, r1
     190:	0c f0       	brlt	.+2      	; 0x194 <_fpadd_parts+0xba>
     192:	61 c0       	rjmp	.+194    	; 0x256 <_fpadd_parts+0x17c>
     194:	12 16       	cp	r1, r18
     196:	13 06       	cpc	r1, r19
     198:	6c f5       	brge	.+90     	; 0x1f4 <_fpadd_parts+0x11a>
     19a:	37 01       	movw	r6, r14
     19c:	48 01       	movw	r8, r16
     19e:	06 2e       	mov	r0, r22
     1a0:	04 c0       	rjmp	.+8      	; 0x1aa <_fpadd_parts+0xd0>
     1a2:	96 94       	lsr	r9
     1a4:	87 94       	ror	r8
     1a6:	77 94       	ror	r7
     1a8:	67 94       	ror	r6
     1aa:	0a 94       	dec	r0
     1ac:	d2 f7       	brpl	.-12     	; 0x1a2 <_fpadd_parts+0xc8>
     1ae:	21 e0       	ldi	r18, 0x01	; 1
     1b0:	30 e0       	ldi	r19, 0x00	; 0
     1b2:	40 e0       	ldi	r20, 0x00	; 0
     1b4:	50 e0       	ldi	r21, 0x00	; 0
     1b6:	04 c0       	rjmp	.+8      	; 0x1c0 <_fpadd_parts+0xe6>
     1b8:	22 0f       	add	r18, r18
     1ba:	33 1f       	adc	r19, r19
     1bc:	44 1f       	adc	r20, r20
     1be:	55 1f       	adc	r21, r21
     1c0:	6a 95       	dec	r22
     1c2:	d2 f7       	brpl	.-12     	; 0x1b8 <_fpadd_parts+0xde>
     1c4:	21 50       	subi	r18, 0x01	; 1
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 40       	sbci	r21, 0x00	; 0
     1cc:	2e 21       	and	r18, r14
     1ce:	3f 21       	and	r19, r15
     1d0:	40 23       	and	r20, r16
     1d2:	51 23       	and	r21, r17
     1d4:	21 15       	cp	r18, r1
     1d6:	31 05       	cpc	r19, r1
     1d8:	41 05       	cpc	r20, r1
     1da:	51 05       	cpc	r21, r1
     1dc:	21 f0       	breq	.+8      	; 0x1e6 <_fpadd_parts+0x10c>
     1de:	21 e0       	ldi	r18, 0x01	; 1
     1e0:	30 e0       	ldi	r19, 0x00	; 0
     1e2:	40 e0       	ldi	r20, 0x00	; 0
     1e4:	50 e0       	ldi	r21, 0x00	; 0
     1e6:	79 01       	movw	r14, r18
     1e8:	8a 01       	movw	r16, r20
     1ea:	e6 28       	or	r14, r6
     1ec:	f7 28       	or	r15, r7
     1ee:	08 29       	or	r16, r8
     1f0:	19 29       	or	r17, r9
     1f2:	3c c0       	rjmp	.+120    	; 0x26c <_fpadd_parts+0x192>
     1f4:	23 2b       	or	r18, r19
     1f6:	d1 f1       	breq	.+116    	; 0x26c <_fpadd_parts+0x192>
     1f8:	26 0e       	add	r2, r22
     1fa:	37 1e       	adc	r3, r23
     1fc:	35 01       	movw	r6, r10
     1fe:	46 01       	movw	r8, r12
     200:	06 2e       	mov	r0, r22
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0x132>
     204:	96 94       	lsr	r9
     206:	87 94       	ror	r8
     208:	77 94       	ror	r7
     20a:	67 94       	ror	r6
     20c:	0a 94       	dec	r0
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0x12a>
     210:	21 e0       	ldi	r18, 0x01	; 1
     212:	30 e0       	ldi	r19, 0x00	; 0
     214:	40 e0       	ldi	r20, 0x00	; 0
     216:	50 e0       	ldi	r21, 0x00	; 0
     218:	04 c0       	rjmp	.+8      	; 0x222 <_fpadd_parts+0x148>
     21a:	22 0f       	add	r18, r18
     21c:	33 1f       	adc	r19, r19
     21e:	44 1f       	adc	r20, r20
     220:	55 1f       	adc	r21, r21
     222:	6a 95       	dec	r22
     224:	d2 f7       	brpl	.-12     	; 0x21a <_fpadd_parts+0x140>
     226:	21 50       	subi	r18, 0x01	; 1
     228:	30 40       	sbci	r19, 0x00	; 0
     22a:	40 40       	sbci	r20, 0x00	; 0
     22c:	50 40       	sbci	r21, 0x00	; 0
     22e:	2a 21       	and	r18, r10
     230:	3b 21       	and	r19, r11
     232:	4c 21       	and	r20, r12
     234:	5d 21       	and	r21, r13
     236:	21 15       	cp	r18, r1
     238:	31 05       	cpc	r19, r1
     23a:	41 05       	cpc	r20, r1
     23c:	51 05       	cpc	r21, r1
     23e:	21 f0       	breq	.+8      	; 0x248 <_fpadd_parts+0x16e>
     240:	21 e0       	ldi	r18, 0x01	; 1
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	40 e0       	ldi	r20, 0x00	; 0
     246:	50 e0       	ldi	r21, 0x00	; 0
     248:	59 01       	movw	r10, r18
     24a:	6a 01       	movw	r12, r20
     24c:	a6 28       	or	r10, r6
     24e:	b7 28       	or	r11, r7
     250:	c8 28       	or	r12, r8
     252:	d9 28       	or	r13, r9
     254:	0b c0       	rjmp	.+22     	; 0x26c <_fpadd_parts+0x192>
     256:	82 15       	cp	r24, r2
     258:	93 05       	cpc	r25, r3
     25a:	2c f0       	brlt	.+10     	; 0x266 <_fpadd_parts+0x18c>
     25c:	1c 01       	movw	r2, r24
     25e:	aa 24       	eor	r10, r10
     260:	bb 24       	eor	r11, r11
     262:	65 01       	movw	r12, r10
     264:	03 c0       	rjmp	.+6      	; 0x26c <_fpadd_parts+0x192>
     266:	ee 24       	eor	r14, r14
     268:	ff 24       	eor	r15, r15
     26a:	87 01       	movw	r16, r14
     26c:	11 96       	adiw	r26, 0x01	; 1
     26e:	9c 91       	ld	r25, X
     270:	d2 01       	movw	r26, r4
     272:	11 96       	adiw	r26, 0x01	; 1
     274:	8c 91       	ld	r24, X
     276:	98 17       	cp	r25, r24
     278:	09 f4       	brne	.+2      	; 0x27c <_fpadd_parts+0x1a2>
     27a:	45 c0       	rjmp	.+138    	; 0x306 <_fpadd_parts+0x22c>
     27c:	99 23       	and	r25, r25
     27e:	39 f0       	breq	.+14     	; 0x28e <_fpadd_parts+0x1b4>
     280:	a8 01       	movw	r20, r16
     282:	97 01       	movw	r18, r14
     284:	2a 19       	sub	r18, r10
     286:	3b 09       	sbc	r19, r11
     288:	4c 09       	sbc	r20, r12
     28a:	5d 09       	sbc	r21, r13
     28c:	06 c0       	rjmp	.+12     	; 0x29a <_fpadd_parts+0x1c0>
     28e:	a6 01       	movw	r20, r12
     290:	95 01       	movw	r18, r10
     292:	2e 19       	sub	r18, r14
     294:	3f 09       	sbc	r19, r15
     296:	40 0b       	sbc	r20, r16
     298:	51 0b       	sbc	r21, r17
     29a:	57 fd       	sbrc	r21, 7
     29c:	08 c0       	rjmp	.+16     	; 0x2ae <_fpadd_parts+0x1d4>
     29e:	11 82       	std	Z+1, r1	; 0x01
     2a0:	33 82       	std	Z+3, r3	; 0x03
     2a2:	22 82       	std	Z+2, r2	; 0x02
     2a4:	24 83       	std	Z+4, r18	; 0x04
     2a6:	35 83       	std	Z+5, r19	; 0x05
     2a8:	46 83       	std	Z+6, r20	; 0x06
     2aa:	57 83       	std	Z+7, r21	; 0x07
     2ac:	1d c0       	rjmp	.+58     	; 0x2e8 <_fpadd_parts+0x20e>
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	81 83       	std	Z+1, r24	; 0x01
     2b2:	33 82       	std	Z+3, r3	; 0x03
     2b4:	22 82       	std	Z+2, r2	; 0x02
     2b6:	88 27       	eor	r24, r24
     2b8:	99 27       	eor	r25, r25
     2ba:	dc 01       	movw	r26, r24
     2bc:	82 1b       	sub	r24, r18
     2be:	93 0b       	sbc	r25, r19
     2c0:	a4 0b       	sbc	r26, r20
     2c2:	b5 0b       	sbc	r27, r21
     2c4:	84 83       	std	Z+4, r24	; 0x04
     2c6:	95 83       	std	Z+5, r25	; 0x05
     2c8:	a6 83       	std	Z+6, r26	; 0x06
     2ca:	b7 83       	std	Z+7, r27	; 0x07
     2cc:	0d c0       	rjmp	.+26     	; 0x2e8 <_fpadd_parts+0x20e>
     2ce:	22 0f       	add	r18, r18
     2d0:	33 1f       	adc	r19, r19
     2d2:	44 1f       	adc	r20, r20
     2d4:	55 1f       	adc	r21, r21
     2d6:	24 83       	std	Z+4, r18	; 0x04
     2d8:	35 83       	std	Z+5, r19	; 0x05
     2da:	46 83       	std	Z+6, r20	; 0x06
     2dc:	57 83       	std	Z+7, r21	; 0x07
     2de:	82 81       	ldd	r24, Z+2	; 0x02
     2e0:	93 81       	ldd	r25, Z+3	; 0x03
     2e2:	01 97       	sbiw	r24, 0x01	; 1
     2e4:	93 83       	std	Z+3, r25	; 0x03
     2e6:	82 83       	std	Z+2, r24	; 0x02
     2e8:	24 81       	ldd	r18, Z+4	; 0x04
     2ea:	35 81       	ldd	r19, Z+5	; 0x05
     2ec:	46 81       	ldd	r20, Z+6	; 0x06
     2ee:	57 81       	ldd	r21, Z+7	; 0x07
     2f0:	da 01       	movw	r26, r20
     2f2:	c9 01       	movw	r24, r18
     2f4:	01 97       	sbiw	r24, 0x01	; 1
     2f6:	a1 09       	sbc	r26, r1
     2f8:	b1 09       	sbc	r27, r1
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	9f 4f       	sbci	r25, 0xFF	; 255
     2fe:	af 4f       	sbci	r26, 0xFF	; 255
     300:	bf 43       	sbci	r27, 0x3F	; 63
     302:	28 f3       	brcs	.-54     	; 0x2ce <_fpadd_parts+0x1f4>
     304:	0b c0       	rjmp	.+22     	; 0x31c <_fpadd_parts+0x242>
     306:	91 83       	std	Z+1, r25	; 0x01
     308:	33 82       	std	Z+3, r3	; 0x03
     30a:	22 82       	std	Z+2, r2	; 0x02
     30c:	ea 0c       	add	r14, r10
     30e:	fb 1c       	adc	r15, r11
     310:	0c 1d       	adc	r16, r12
     312:	1d 1d       	adc	r17, r13
     314:	e4 82       	std	Z+4, r14	; 0x04
     316:	f5 82       	std	Z+5, r15	; 0x05
     318:	06 83       	std	Z+6, r16	; 0x06
     31a:	17 83       	std	Z+7, r17	; 0x07
     31c:	83 e0       	ldi	r24, 0x03	; 3
     31e:	80 83       	st	Z, r24
     320:	24 81       	ldd	r18, Z+4	; 0x04
     322:	35 81       	ldd	r19, Z+5	; 0x05
     324:	46 81       	ldd	r20, Z+6	; 0x06
     326:	57 81       	ldd	r21, Z+7	; 0x07
     328:	57 ff       	sbrs	r21, 7
     32a:	1a c0       	rjmp	.+52     	; 0x360 <_fpadd_parts+0x286>
     32c:	c9 01       	movw	r24, r18
     32e:	aa 27       	eor	r26, r26
     330:	97 fd       	sbrc	r25, 7
     332:	a0 95       	com	r26
     334:	ba 2f       	mov	r27, r26
     336:	81 70       	andi	r24, 0x01	; 1
     338:	90 70       	andi	r25, 0x00	; 0
     33a:	a0 70       	andi	r26, 0x00	; 0
     33c:	b0 70       	andi	r27, 0x00	; 0
     33e:	56 95       	lsr	r21
     340:	47 95       	ror	r20
     342:	37 95       	ror	r19
     344:	27 95       	ror	r18
     346:	82 2b       	or	r24, r18
     348:	93 2b       	or	r25, r19
     34a:	a4 2b       	or	r26, r20
     34c:	b5 2b       	or	r27, r21
     34e:	84 83       	std	Z+4, r24	; 0x04
     350:	95 83       	std	Z+5, r25	; 0x05
     352:	a6 83       	std	Z+6, r26	; 0x06
     354:	b7 83       	std	Z+7, r27	; 0x07
     356:	82 81       	ldd	r24, Z+2	; 0x02
     358:	93 81       	ldd	r25, Z+3	; 0x03
     35a:	01 96       	adiw	r24, 0x01	; 1
     35c:	93 83       	std	Z+3, r25	; 0x03
     35e:	82 83       	std	Z+2, r24	; 0x02
     360:	df 01       	movw	r26, r30
     362:	01 c0       	rjmp	.+2      	; 0x366 <_fpadd_parts+0x28c>
     364:	d2 01       	movw	r26, r4
     366:	cd 01       	movw	r24, r26
     368:	cd b7       	in	r28, 0x3d	; 61
     36a:	de b7       	in	r29, 0x3e	; 62
     36c:	e2 e1       	ldi	r30, 0x12	; 18
     36e:	0c 94 f8 13 	jmp	0x27f0	; 0x27f0 <__epilogue_restores__>

00000372 <__subsf3>:
     372:	a0 e2       	ldi	r26, 0x20	; 32
     374:	b0 e0       	ldi	r27, 0x00	; 0
     376:	ef eb       	ldi	r30, 0xBF	; 191
     378:	f1 e0       	ldi	r31, 0x01	; 1
     37a:	0c 94 e8 13 	jmp	0x27d0	; 0x27d0 <__prologue_saves__+0x18>
     37e:	69 83       	std	Y+1, r22	; 0x01
     380:	7a 83       	std	Y+2, r23	; 0x02
     382:	8b 83       	std	Y+3, r24	; 0x03
     384:	9c 83       	std	Y+4, r25	; 0x04
     386:	2d 83       	std	Y+5, r18	; 0x05
     388:	3e 83       	std	Y+6, r19	; 0x06
     38a:	4f 83       	std	Y+7, r20	; 0x07
     38c:	58 87       	std	Y+8, r21	; 0x08
     38e:	e9 e0       	ldi	r30, 0x09	; 9
     390:	ee 2e       	mov	r14, r30
     392:	f1 2c       	mov	r15, r1
     394:	ec 0e       	add	r14, r28
     396:	fd 1e       	adc	r15, r29
     398:	ce 01       	movw	r24, r28
     39a:	01 96       	adiw	r24, 0x01	; 1
     39c:	b7 01       	movw	r22, r14
     39e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3a2:	8e 01       	movw	r16, r28
     3a4:	0f 5e       	subi	r16, 0xEF	; 239
     3a6:	1f 4f       	sbci	r17, 0xFF	; 255
     3a8:	ce 01       	movw	r24, r28
     3aa:	05 96       	adiw	r24, 0x05	; 5
     3ac:	b8 01       	movw	r22, r16
     3ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3b2:	8a 89       	ldd	r24, Y+18	; 0x12
     3b4:	91 e0       	ldi	r25, 0x01	; 1
     3b6:	89 27       	eor	r24, r25
     3b8:	8a 8b       	std	Y+18, r24	; 0x12
     3ba:	c7 01       	movw	r24, r14
     3bc:	b8 01       	movw	r22, r16
     3be:	ae 01       	movw	r20, r28
     3c0:	47 5e       	subi	r20, 0xE7	; 231
     3c2:	5f 4f       	sbci	r21, 0xFF	; 255
     3c4:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     3c8:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     3cc:	a0 96       	adiw	r28, 0x20	; 32
     3ce:	e6 e0       	ldi	r30, 0x06	; 6
     3d0:	0c 94 04 14 	jmp	0x2808	; 0x2808 <__epilogue_restores__+0x18>

000003d4 <__addsf3>:
     3d4:	a0 e2       	ldi	r26, 0x20	; 32
     3d6:	b0 e0       	ldi	r27, 0x00	; 0
     3d8:	e0 ef       	ldi	r30, 0xF0	; 240
     3da:	f1 e0       	ldi	r31, 0x01	; 1
     3dc:	0c 94 e8 13 	jmp	0x27d0	; 0x27d0 <__prologue_saves__+0x18>
     3e0:	69 83       	std	Y+1, r22	; 0x01
     3e2:	7a 83       	std	Y+2, r23	; 0x02
     3e4:	8b 83       	std	Y+3, r24	; 0x03
     3e6:	9c 83       	std	Y+4, r25	; 0x04
     3e8:	2d 83       	std	Y+5, r18	; 0x05
     3ea:	3e 83       	std	Y+6, r19	; 0x06
     3ec:	4f 83       	std	Y+7, r20	; 0x07
     3ee:	58 87       	std	Y+8, r21	; 0x08
     3f0:	f9 e0       	ldi	r31, 0x09	; 9
     3f2:	ef 2e       	mov	r14, r31
     3f4:	f1 2c       	mov	r15, r1
     3f6:	ec 0e       	add	r14, r28
     3f8:	fd 1e       	adc	r15, r29
     3fa:	ce 01       	movw	r24, r28
     3fc:	01 96       	adiw	r24, 0x01	; 1
     3fe:	b7 01       	movw	r22, r14
     400:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     404:	8e 01       	movw	r16, r28
     406:	0f 5e       	subi	r16, 0xEF	; 239
     408:	1f 4f       	sbci	r17, 0xFF	; 255
     40a:	ce 01       	movw	r24, r28
     40c:	05 96       	adiw	r24, 0x05	; 5
     40e:	b8 01       	movw	r22, r16
     410:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     414:	c7 01       	movw	r24, r14
     416:	b8 01       	movw	r22, r16
     418:	ae 01       	movw	r20, r28
     41a:	47 5e       	subi	r20, 0xE7	; 231
     41c:	5f 4f       	sbci	r21, 0xFF	; 255
     41e:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     422:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     426:	a0 96       	adiw	r28, 0x20	; 32
     428:	e6 e0       	ldi	r30, 0x06	; 6
     42a:	0c 94 04 14 	jmp	0x2808	; 0x2808 <__epilogue_restores__+0x18>

0000042e <__mulsf3>:
     42e:	a0 e2       	ldi	r26, 0x20	; 32
     430:	b0 e0       	ldi	r27, 0x00	; 0
     432:	ed e1       	ldi	r30, 0x1D	; 29
     434:	f2 e0       	ldi	r31, 0x02	; 2
     436:	0c 94 dc 13 	jmp	0x27b8	; 0x27b8 <__prologue_saves__>
     43a:	69 83       	std	Y+1, r22	; 0x01
     43c:	7a 83       	std	Y+2, r23	; 0x02
     43e:	8b 83       	std	Y+3, r24	; 0x03
     440:	9c 83       	std	Y+4, r25	; 0x04
     442:	2d 83       	std	Y+5, r18	; 0x05
     444:	3e 83       	std	Y+6, r19	; 0x06
     446:	4f 83       	std	Y+7, r20	; 0x07
     448:	58 87       	std	Y+8, r21	; 0x08
     44a:	ce 01       	movw	r24, r28
     44c:	01 96       	adiw	r24, 0x01	; 1
     44e:	be 01       	movw	r22, r28
     450:	67 5f       	subi	r22, 0xF7	; 247
     452:	7f 4f       	sbci	r23, 0xFF	; 255
     454:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     458:	ce 01       	movw	r24, r28
     45a:	05 96       	adiw	r24, 0x05	; 5
     45c:	be 01       	movw	r22, r28
     45e:	6f 5e       	subi	r22, 0xEF	; 239
     460:	7f 4f       	sbci	r23, 0xFF	; 255
     462:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     466:	99 85       	ldd	r25, Y+9	; 0x09
     468:	92 30       	cpi	r25, 0x02	; 2
     46a:	88 f0       	brcs	.+34     	; 0x48e <__mulsf3+0x60>
     46c:	89 89       	ldd	r24, Y+17	; 0x11
     46e:	82 30       	cpi	r24, 0x02	; 2
     470:	c8 f0       	brcs	.+50     	; 0x4a4 <__mulsf3+0x76>
     472:	94 30       	cpi	r25, 0x04	; 4
     474:	19 f4       	brne	.+6      	; 0x47c <__mulsf3+0x4e>
     476:	82 30       	cpi	r24, 0x02	; 2
     478:	51 f4       	brne	.+20     	; 0x48e <__mulsf3+0x60>
     47a:	04 c0       	rjmp	.+8      	; 0x484 <__mulsf3+0x56>
     47c:	84 30       	cpi	r24, 0x04	; 4
     47e:	29 f4       	brne	.+10     	; 0x48a <__mulsf3+0x5c>
     480:	92 30       	cpi	r25, 0x02	; 2
     482:	81 f4       	brne	.+32     	; 0x4a4 <__mulsf3+0x76>
     484:	80 e6       	ldi	r24, 0x60	; 96
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	c6 c0       	rjmp	.+396    	; 0x616 <__mulsf3+0x1e8>
     48a:	92 30       	cpi	r25, 0x02	; 2
     48c:	49 f4       	brne	.+18     	; 0x4a0 <__mulsf3+0x72>
     48e:	20 e0       	ldi	r18, 0x00	; 0
     490:	9a 85       	ldd	r25, Y+10	; 0x0a
     492:	8a 89       	ldd	r24, Y+18	; 0x12
     494:	98 13       	cpse	r25, r24
     496:	21 e0       	ldi	r18, 0x01	; 1
     498:	2a 87       	std	Y+10, r18	; 0x0a
     49a:	ce 01       	movw	r24, r28
     49c:	09 96       	adiw	r24, 0x09	; 9
     49e:	bb c0       	rjmp	.+374    	; 0x616 <__mulsf3+0x1e8>
     4a0:	82 30       	cpi	r24, 0x02	; 2
     4a2:	49 f4       	brne	.+18     	; 0x4b6 <__mulsf3+0x88>
     4a4:	20 e0       	ldi	r18, 0x00	; 0
     4a6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a8:	8a 89       	ldd	r24, Y+18	; 0x12
     4aa:	98 13       	cpse	r25, r24
     4ac:	21 e0       	ldi	r18, 0x01	; 1
     4ae:	2a 8b       	std	Y+18, r18	; 0x12
     4b0:	ce 01       	movw	r24, r28
     4b2:	41 96       	adiw	r24, 0x11	; 17
     4b4:	b0 c0       	rjmp	.+352    	; 0x616 <__mulsf3+0x1e8>
     4b6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4b8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ba:	4f 84       	ldd	r4, Y+15	; 0x0f
     4bc:	58 88       	ldd	r5, Y+16	; 0x10
     4be:	6d 88       	ldd	r6, Y+21	; 0x15
     4c0:	7e 88       	ldd	r7, Y+22	; 0x16
     4c2:	8f 88       	ldd	r8, Y+23	; 0x17
     4c4:	98 8c       	ldd	r9, Y+24	; 0x18
     4c6:	ee 24       	eor	r14, r14
     4c8:	ff 24       	eor	r15, r15
     4ca:	87 01       	movw	r16, r14
     4cc:	aa 24       	eor	r10, r10
     4ce:	bb 24       	eor	r11, r11
     4d0:	65 01       	movw	r12, r10
     4d2:	40 e0       	ldi	r20, 0x00	; 0
     4d4:	50 e0       	ldi	r21, 0x00	; 0
     4d6:	60 e0       	ldi	r22, 0x00	; 0
     4d8:	70 e0       	ldi	r23, 0x00	; 0
     4da:	e0 e0       	ldi	r30, 0x00	; 0
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	c1 01       	movw	r24, r2
     4e0:	81 70       	andi	r24, 0x01	; 1
     4e2:	90 70       	andi	r25, 0x00	; 0
     4e4:	89 2b       	or	r24, r25
     4e6:	e9 f0       	breq	.+58     	; 0x522 <__mulsf3+0xf4>
     4e8:	e6 0c       	add	r14, r6
     4ea:	f7 1c       	adc	r15, r7
     4ec:	08 1d       	adc	r16, r8
     4ee:	19 1d       	adc	r17, r9
     4f0:	9a 01       	movw	r18, r20
     4f2:	ab 01       	movw	r20, r22
     4f4:	2a 0d       	add	r18, r10
     4f6:	3b 1d       	adc	r19, r11
     4f8:	4c 1d       	adc	r20, r12
     4fa:	5d 1d       	adc	r21, r13
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	a0 e0       	ldi	r26, 0x00	; 0
     502:	b0 e0       	ldi	r27, 0x00	; 0
     504:	e6 14       	cp	r14, r6
     506:	f7 04       	cpc	r15, r7
     508:	08 05       	cpc	r16, r8
     50a:	19 05       	cpc	r17, r9
     50c:	20 f4       	brcc	.+8      	; 0x516 <__mulsf3+0xe8>
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	90 e0       	ldi	r25, 0x00	; 0
     512:	a0 e0       	ldi	r26, 0x00	; 0
     514:	b0 e0       	ldi	r27, 0x00	; 0
     516:	ba 01       	movw	r22, r20
     518:	a9 01       	movw	r20, r18
     51a:	48 0f       	add	r20, r24
     51c:	59 1f       	adc	r21, r25
     51e:	6a 1f       	adc	r22, r26
     520:	7b 1f       	adc	r23, r27
     522:	aa 0c       	add	r10, r10
     524:	bb 1c       	adc	r11, r11
     526:	cc 1c       	adc	r12, r12
     528:	dd 1c       	adc	r13, r13
     52a:	97 fe       	sbrs	r9, 7
     52c:	08 c0       	rjmp	.+16     	; 0x53e <__mulsf3+0x110>
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	a0 e0       	ldi	r26, 0x00	; 0
     534:	b0 e0       	ldi	r27, 0x00	; 0
     536:	a8 2a       	or	r10, r24
     538:	b9 2a       	or	r11, r25
     53a:	ca 2a       	or	r12, r26
     53c:	db 2a       	or	r13, r27
     53e:	31 96       	adiw	r30, 0x01	; 1
     540:	e0 32       	cpi	r30, 0x20	; 32
     542:	f1 05       	cpc	r31, r1
     544:	49 f0       	breq	.+18     	; 0x558 <__mulsf3+0x12a>
     546:	66 0c       	add	r6, r6
     548:	77 1c       	adc	r7, r7
     54a:	88 1c       	adc	r8, r8
     54c:	99 1c       	adc	r9, r9
     54e:	56 94       	lsr	r5
     550:	47 94       	ror	r4
     552:	37 94       	ror	r3
     554:	27 94       	ror	r2
     556:	c3 cf       	rjmp	.-122    	; 0x4de <__mulsf3+0xb0>
     558:	fa 85       	ldd	r31, Y+10	; 0x0a
     55a:	ea 89       	ldd	r30, Y+18	; 0x12
     55c:	2b 89       	ldd	r18, Y+19	; 0x13
     55e:	3c 89       	ldd	r19, Y+20	; 0x14
     560:	8b 85       	ldd	r24, Y+11	; 0x0b
     562:	9c 85       	ldd	r25, Y+12	; 0x0c
     564:	28 0f       	add	r18, r24
     566:	39 1f       	adc	r19, r25
     568:	2e 5f       	subi	r18, 0xFE	; 254
     56a:	3f 4f       	sbci	r19, 0xFF	; 255
     56c:	17 c0       	rjmp	.+46     	; 0x59c <__mulsf3+0x16e>
     56e:	ca 01       	movw	r24, r20
     570:	81 70       	andi	r24, 0x01	; 1
     572:	90 70       	andi	r25, 0x00	; 0
     574:	89 2b       	or	r24, r25
     576:	61 f0       	breq	.+24     	; 0x590 <__mulsf3+0x162>
     578:	16 95       	lsr	r17
     57a:	07 95       	ror	r16
     57c:	f7 94       	ror	r15
     57e:	e7 94       	ror	r14
     580:	80 e0       	ldi	r24, 0x00	; 0
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	a0 e0       	ldi	r26, 0x00	; 0
     586:	b0 e8       	ldi	r27, 0x80	; 128
     588:	e8 2a       	or	r14, r24
     58a:	f9 2a       	or	r15, r25
     58c:	0a 2b       	or	r16, r26
     58e:	1b 2b       	or	r17, r27
     590:	76 95       	lsr	r23
     592:	67 95       	ror	r22
     594:	57 95       	ror	r21
     596:	47 95       	ror	r20
     598:	2f 5f       	subi	r18, 0xFF	; 255
     59a:	3f 4f       	sbci	r19, 0xFF	; 255
     59c:	77 fd       	sbrc	r23, 7
     59e:	e7 cf       	rjmp	.-50     	; 0x56e <__mulsf3+0x140>
     5a0:	0c c0       	rjmp	.+24     	; 0x5ba <__mulsf3+0x18c>
     5a2:	44 0f       	add	r20, r20
     5a4:	55 1f       	adc	r21, r21
     5a6:	66 1f       	adc	r22, r22
     5a8:	77 1f       	adc	r23, r23
     5aa:	17 fd       	sbrc	r17, 7
     5ac:	41 60       	ori	r20, 0x01	; 1
     5ae:	ee 0c       	add	r14, r14
     5b0:	ff 1c       	adc	r15, r15
     5b2:	00 1f       	adc	r16, r16
     5b4:	11 1f       	adc	r17, r17
     5b6:	21 50       	subi	r18, 0x01	; 1
     5b8:	30 40       	sbci	r19, 0x00	; 0
     5ba:	40 30       	cpi	r20, 0x00	; 0
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	59 07       	cpc	r21, r25
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	69 07       	cpc	r22, r25
     5c4:	90 e4       	ldi	r25, 0x40	; 64
     5c6:	79 07       	cpc	r23, r25
     5c8:	60 f3       	brcs	.-40     	; 0x5a2 <__mulsf3+0x174>
     5ca:	2b 8f       	std	Y+27, r18	; 0x1b
     5cc:	3c 8f       	std	Y+28, r19	; 0x1c
     5ce:	db 01       	movw	r26, r22
     5d0:	ca 01       	movw	r24, r20
     5d2:	8f 77       	andi	r24, 0x7F	; 127
     5d4:	90 70       	andi	r25, 0x00	; 0
     5d6:	a0 70       	andi	r26, 0x00	; 0
     5d8:	b0 70       	andi	r27, 0x00	; 0
     5da:	80 34       	cpi	r24, 0x40	; 64
     5dc:	91 05       	cpc	r25, r1
     5de:	a1 05       	cpc	r26, r1
     5e0:	b1 05       	cpc	r27, r1
     5e2:	61 f4       	brne	.+24     	; 0x5fc <__mulsf3+0x1ce>
     5e4:	47 fd       	sbrc	r20, 7
     5e6:	0a c0       	rjmp	.+20     	; 0x5fc <__mulsf3+0x1ce>
     5e8:	e1 14       	cp	r14, r1
     5ea:	f1 04       	cpc	r15, r1
     5ec:	01 05       	cpc	r16, r1
     5ee:	11 05       	cpc	r17, r1
     5f0:	29 f0       	breq	.+10     	; 0x5fc <__mulsf3+0x1ce>
     5f2:	40 5c       	subi	r20, 0xC0	; 192
     5f4:	5f 4f       	sbci	r21, 0xFF	; 255
     5f6:	6f 4f       	sbci	r22, 0xFF	; 255
     5f8:	7f 4f       	sbci	r23, 0xFF	; 255
     5fa:	40 78       	andi	r20, 0x80	; 128
     5fc:	1a 8e       	std	Y+26, r1	; 0x1a
     5fe:	fe 17       	cp	r31, r30
     600:	11 f0       	breq	.+4      	; 0x606 <__mulsf3+0x1d8>
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	8a 8f       	std	Y+26, r24	; 0x1a
     606:	4d 8f       	std	Y+29, r20	; 0x1d
     608:	5e 8f       	std	Y+30, r21	; 0x1e
     60a:	6f 8f       	std	Y+31, r22	; 0x1f
     60c:	78 a3       	std	Y+32, r23	; 0x20
     60e:	83 e0       	ldi	r24, 0x03	; 3
     610:	89 8f       	std	Y+25, r24	; 0x19
     612:	ce 01       	movw	r24, r28
     614:	49 96       	adiw	r24, 0x19	; 25
     616:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     61a:	a0 96       	adiw	r28, 0x20	; 32
     61c:	e2 e1       	ldi	r30, 0x12	; 18
     61e:	0c 94 f8 13 	jmp	0x27f0	; 0x27f0 <__epilogue_restores__>

00000622 <__gtsf2>:
     622:	a8 e1       	ldi	r26, 0x18	; 24
     624:	b0 e0       	ldi	r27, 0x00	; 0
     626:	e7 e1       	ldi	r30, 0x17	; 23
     628:	f3 e0       	ldi	r31, 0x03	; 3
     62a:	0c 94 e8 13 	jmp	0x27d0	; 0x27d0 <__prologue_saves__+0x18>
     62e:	69 83       	std	Y+1, r22	; 0x01
     630:	7a 83       	std	Y+2, r23	; 0x02
     632:	8b 83       	std	Y+3, r24	; 0x03
     634:	9c 83       	std	Y+4, r25	; 0x04
     636:	2d 83       	std	Y+5, r18	; 0x05
     638:	3e 83       	std	Y+6, r19	; 0x06
     63a:	4f 83       	std	Y+7, r20	; 0x07
     63c:	58 87       	std	Y+8, r21	; 0x08
     63e:	89 e0       	ldi	r24, 0x09	; 9
     640:	e8 2e       	mov	r14, r24
     642:	f1 2c       	mov	r15, r1
     644:	ec 0e       	add	r14, r28
     646:	fd 1e       	adc	r15, r29
     648:	ce 01       	movw	r24, r28
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	b7 01       	movw	r22, r14
     64e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     652:	8e 01       	movw	r16, r28
     654:	0f 5e       	subi	r16, 0xEF	; 239
     656:	1f 4f       	sbci	r17, 0xFF	; 255
     658:	ce 01       	movw	r24, r28
     65a:	05 96       	adiw	r24, 0x05	; 5
     65c:	b8 01       	movw	r22, r16
     65e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     662:	89 85       	ldd	r24, Y+9	; 0x09
     664:	82 30       	cpi	r24, 0x02	; 2
     666:	40 f0       	brcs	.+16     	; 0x678 <__gtsf2+0x56>
     668:	89 89       	ldd	r24, Y+17	; 0x11
     66a:	82 30       	cpi	r24, 0x02	; 2
     66c:	28 f0       	brcs	.+10     	; 0x678 <__gtsf2+0x56>
     66e:	c7 01       	movw	r24, r14
     670:	b8 01       	movw	r22, r16
     672:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     676:	01 c0       	rjmp	.+2      	; 0x67a <__gtsf2+0x58>
     678:	8f ef       	ldi	r24, 0xFF	; 255
     67a:	68 96       	adiw	r28, 0x18	; 24
     67c:	e6 e0       	ldi	r30, 0x06	; 6
     67e:	0c 94 04 14 	jmp	0x2808	; 0x2808 <__epilogue_restores__+0x18>

00000682 <__gesf2>:
     682:	a8 e1       	ldi	r26, 0x18	; 24
     684:	b0 e0       	ldi	r27, 0x00	; 0
     686:	e7 e4       	ldi	r30, 0x47	; 71
     688:	f3 e0       	ldi	r31, 0x03	; 3
     68a:	0c 94 e8 13 	jmp	0x27d0	; 0x27d0 <__prologue_saves__+0x18>
     68e:	69 83       	std	Y+1, r22	; 0x01
     690:	7a 83       	std	Y+2, r23	; 0x02
     692:	8b 83       	std	Y+3, r24	; 0x03
     694:	9c 83       	std	Y+4, r25	; 0x04
     696:	2d 83       	std	Y+5, r18	; 0x05
     698:	3e 83       	std	Y+6, r19	; 0x06
     69a:	4f 83       	std	Y+7, r20	; 0x07
     69c:	58 87       	std	Y+8, r21	; 0x08
     69e:	89 e0       	ldi	r24, 0x09	; 9
     6a0:	e8 2e       	mov	r14, r24
     6a2:	f1 2c       	mov	r15, r1
     6a4:	ec 0e       	add	r14, r28
     6a6:	fd 1e       	adc	r15, r29
     6a8:	ce 01       	movw	r24, r28
     6aa:	01 96       	adiw	r24, 0x01	; 1
     6ac:	b7 01       	movw	r22, r14
     6ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6b2:	8e 01       	movw	r16, r28
     6b4:	0f 5e       	subi	r16, 0xEF	; 239
     6b6:	1f 4f       	sbci	r17, 0xFF	; 255
     6b8:	ce 01       	movw	r24, r28
     6ba:	05 96       	adiw	r24, 0x05	; 5
     6bc:	b8 01       	movw	r22, r16
     6be:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6c2:	89 85       	ldd	r24, Y+9	; 0x09
     6c4:	82 30       	cpi	r24, 0x02	; 2
     6c6:	40 f0       	brcs	.+16     	; 0x6d8 <__gesf2+0x56>
     6c8:	89 89       	ldd	r24, Y+17	; 0x11
     6ca:	82 30       	cpi	r24, 0x02	; 2
     6cc:	28 f0       	brcs	.+10     	; 0x6d8 <__gesf2+0x56>
     6ce:	c7 01       	movw	r24, r14
     6d0:	b8 01       	movw	r22, r16
     6d2:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     6d6:	01 c0       	rjmp	.+2      	; 0x6da <__gesf2+0x58>
     6d8:	8f ef       	ldi	r24, 0xFF	; 255
     6da:	68 96       	adiw	r28, 0x18	; 24
     6dc:	e6 e0       	ldi	r30, 0x06	; 6
     6de:	0c 94 04 14 	jmp	0x2808	; 0x2808 <__epilogue_restores__+0x18>

000006e2 <__ltsf2>:
     6e2:	a8 e1       	ldi	r26, 0x18	; 24
     6e4:	b0 e0       	ldi	r27, 0x00	; 0
     6e6:	e7 e7       	ldi	r30, 0x77	; 119
     6e8:	f3 e0       	ldi	r31, 0x03	; 3
     6ea:	0c 94 e8 13 	jmp	0x27d0	; 0x27d0 <__prologue_saves__+0x18>
     6ee:	69 83       	std	Y+1, r22	; 0x01
     6f0:	7a 83       	std	Y+2, r23	; 0x02
     6f2:	8b 83       	std	Y+3, r24	; 0x03
     6f4:	9c 83       	std	Y+4, r25	; 0x04
     6f6:	2d 83       	std	Y+5, r18	; 0x05
     6f8:	3e 83       	std	Y+6, r19	; 0x06
     6fa:	4f 83       	std	Y+7, r20	; 0x07
     6fc:	58 87       	std	Y+8, r21	; 0x08
     6fe:	89 e0       	ldi	r24, 0x09	; 9
     700:	e8 2e       	mov	r14, r24
     702:	f1 2c       	mov	r15, r1
     704:	ec 0e       	add	r14, r28
     706:	fd 1e       	adc	r15, r29
     708:	ce 01       	movw	r24, r28
     70a:	01 96       	adiw	r24, 0x01	; 1
     70c:	b7 01       	movw	r22, r14
     70e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     712:	8e 01       	movw	r16, r28
     714:	0f 5e       	subi	r16, 0xEF	; 239
     716:	1f 4f       	sbci	r17, 0xFF	; 255
     718:	ce 01       	movw	r24, r28
     71a:	05 96       	adiw	r24, 0x05	; 5
     71c:	b8 01       	movw	r22, r16
     71e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     722:	89 85       	ldd	r24, Y+9	; 0x09
     724:	82 30       	cpi	r24, 0x02	; 2
     726:	40 f0       	brcs	.+16     	; 0x738 <__ltsf2+0x56>
     728:	89 89       	ldd	r24, Y+17	; 0x11
     72a:	82 30       	cpi	r24, 0x02	; 2
     72c:	28 f0       	brcs	.+10     	; 0x738 <__ltsf2+0x56>
     72e:	c7 01       	movw	r24, r14
     730:	b8 01       	movw	r22, r16
     732:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     736:	01 c0       	rjmp	.+2      	; 0x73a <__ltsf2+0x58>
     738:	81 e0       	ldi	r24, 0x01	; 1
     73a:	68 96       	adiw	r28, 0x18	; 24
     73c:	e6 e0       	ldi	r30, 0x06	; 6
     73e:	0c 94 04 14 	jmp	0x2808	; 0x2808 <__epilogue_restores__+0x18>

00000742 <__fixsfsi>:
     742:	ac e0       	ldi	r26, 0x0C	; 12
     744:	b0 e0       	ldi	r27, 0x00	; 0
     746:	e7 ea       	ldi	r30, 0xA7	; 167
     748:	f3 e0       	ldi	r31, 0x03	; 3
     74a:	0c 94 ec 13 	jmp	0x27d8	; 0x27d8 <__prologue_saves__+0x20>
     74e:	69 83       	std	Y+1, r22	; 0x01
     750:	7a 83       	std	Y+2, r23	; 0x02
     752:	8b 83       	std	Y+3, r24	; 0x03
     754:	9c 83       	std	Y+4, r25	; 0x04
     756:	ce 01       	movw	r24, r28
     758:	01 96       	adiw	r24, 0x01	; 1
     75a:	be 01       	movw	r22, r28
     75c:	6b 5f       	subi	r22, 0xFB	; 251
     75e:	7f 4f       	sbci	r23, 0xFF	; 255
     760:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     764:	8d 81       	ldd	r24, Y+5	; 0x05
     766:	82 30       	cpi	r24, 0x02	; 2
     768:	61 f1       	breq	.+88     	; 0x7c2 <__fixsfsi+0x80>
     76a:	82 30       	cpi	r24, 0x02	; 2
     76c:	50 f1       	brcs	.+84     	; 0x7c2 <__fixsfsi+0x80>
     76e:	84 30       	cpi	r24, 0x04	; 4
     770:	21 f4       	brne	.+8      	; 0x77a <__fixsfsi+0x38>
     772:	8e 81       	ldd	r24, Y+6	; 0x06
     774:	88 23       	and	r24, r24
     776:	51 f1       	breq	.+84     	; 0x7cc <__fixsfsi+0x8a>
     778:	2e c0       	rjmp	.+92     	; 0x7d6 <__fixsfsi+0x94>
     77a:	2f 81       	ldd	r18, Y+7	; 0x07
     77c:	38 85       	ldd	r19, Y+8	; 0x08
     77e:	37 fd       	sbrc	r19, 7
     780:	20 c0       	rjmp	.+64     	; 0x7c2 <__fixsfsi+0x80>
     782:	6e 81       	ldd	r22, Y+6	; 0x06
     784:	2f 31       	cpi	r18, 0x1F	; 31
     786:	31 05       	cpc	r19, r1
     788:	1c f0       	brlt	.+6      	; 0x790 <__fixsfsi+0x4e>
     78a:	66 23       	and	r22, r22
     78c:	f9 f0       	breq	.+62     	; 0x7cc <__fixsfsi+0x8a>
     78e:	23 c0       	rjmp	.+70     	; 0x7d6 <__fixsfsi+0x94>
     790:	8e e1       	ldi	r24, 0x1E	; 30
     792:	90 e0       	ldi	r25, 0x00	; 0
     794:	82 1b       	sub	r24, r18
     796:	93 0b       	sbc	r25, r19
     798:	29 85       	ldd	r18, Y+9	; 0x09
     79a:	3a 85       	ldd	r19, Y+10	; 0x0a
     79c:	4b 85       	ldd	r20, Y+11	; 0x0b
     79e:	5c 85       	ldd	r21, Y+12	; 0x0c
     7a0:	04 c0       	rjmp	.+8      	; 0x7aa <__fixsfsi+0x68>
     7a2:	56 95       	lsr	r21
     7a4:	47 95       	ror	r20
     7a6:	37 95       	ror	r19
     7a8:	27 95       	ror	r18
     7aa:	8a 95       	dec	r24
     7ac:	d2 f7       	brpl	.-12     	; 0x7a2 <__fixsfsi+0x60>
     7ae:	66 23       	and	r22, r22
     7b0:	b1 f0       	breq	.+44     	; 0x7de <__fixsfsi+0x9c>
     7b2:	50 95       	com	r21
     7b4:	40 95       	com	r20
     7b6:	30 95       	com	r19
     7b8:	21 95       	neg	r18
     7ba:	3f 4f       	sbci	r19, 0xFF	; 255
     7bc:	4f 4f       	sbci	r20, 0xFF	; 255
     7be:	5f 4f       	sbci	r21, 0xFF	; 255
     7c0:	0e c0       	rjmp	.+28     	; 0x7de <__fixsfsi+0x9c>
     7c2:	20 e0       	ldi	r18, 0x00	; 0
     7c4:	30 e0       	ldi	r19, 0x00	; 0
     7c6:	40 e0       	ldi	r20, 0x00	; 0
     7c8:	50 e0       	ldi	r21, 0x00	; 0
     7ca:	09 c0       	rjmp	.+18     	; 0x7de <__fixsfsi+0x9c>
     7cc:	2f ef       	ldi	r18, 0xFF	; 255
     7ce:	3f ef       	ldi	r19, 0xFF	; 255
     7d0:	4f ef       	ldi	r20, 0xFF	; 255
     7d2:	5f e7       	ldi	r21, 0x7F	; 127
     7d4:	04 c0       	rjmp	.+8      	; 0x7de <__fixsfsi+0x9c>
     7d6:	20 e0       	ldi	r18, 0x00	; 0
     7d8:	30 e0       	ldi	r19, 0x00	; 0
     7da:	40 e0       	ldi	r20, 0x00	; 0
     7dc:	50 e8       	ldi	r21, 0x80	; 128
     7de:	b9 01       	movw	r22, r18
     7e0:	ca 01       	movw	r24, r20
     7e2:	2c 96       	adiw	r28, 0x0c	; 12
     7e4:	e2 e0       	ldi	r30, 0x02	; 2
     7e6:	0c 94 08 14 	jmp	0x2810	; 0x2810 <__epilogue_restores__+0x20>

000007ea <__pack_f>:
     7ea:	df 92       	push	r13
     7ec:	ef 92       	push	r14
     7ee:	ff 92       	push	r15
     7f0:	0f 93       	push	r16
     7f2:	1f 93       	push	r17
     7f4:	fc 01       	movw	r30, r24
     7f6:	e4 80       	ldd	r14, Z+4	; 0x04
     7f8:	f5 80       	ldd	r15, Z+5	; 0x05
     7fa:	06 81       	ldd	r16, Z+6	; 0x06
     7fc:	17 81       	ldd	r17, Z+7	; 0x07
     7fe:	d1 80       	ldd	r13, Z+1	; 0x01
     800:	80 81       	ld	r24, Z
     802:	82 30       	cpi	r24, 0x02	; 2
     804:	48 f4       	brcc	.+18     	; 0x818 <__pack_f+0x2e>
     806:	80 e0       	ldi	r24, 0x00	; 0
     808:	90 e0       	ldi	r25, 0x00	; 0
     80a:	a0 e1       	ldi	r26, 0x10	; 16
     80c:	b0 e0       	ldi	r27, 0x00	; 0
     80e:	e8 2a       	or	r14, r24
     810:	f9 2a       	or	r15, r25
     812:	0a 2b       	or	r16, r26
     814:	1b 2b       	or	r17, r27
     816:	a5 c0       	rjmp	.+330    	; 0x962 <__stack+0x103>
     818:	84 30       	cpi	r24, 0x04	; 4
     81a:	09 f4       	brne	.+2      	; 0x81e <__pack_f+0x34>
     81c:	9f c0       	rjmp	.+318    	; 0x95c <__stack+0xfd>
     81e:	82 30       	cpi	r24, 0x02	; 2
     820:	21 f4       	brne	.+8      	; 0x82a <__pack_f+0x40>
     822:	ee 24       	eor	r14, r14
     824:	ff 24       	eor	r15, r15
     826:	87 01       	movw	r16, r14
     828:	05 c0       	rjmp	.+10     	; 0x834 <__pack_f+0x4a>
     82a:	e1 14       	cp	r14, r1
     82c:	f1 04       	cpc	r15, r1
     82e:	01 05       	cpc	r16, r1
     830:	11 05       	cpc	r17, r1
     832:	19 f4       	brne	.+6      	; 0x83a <__pack_f+0x50>
     834:	e0 e0       	ldi	r30, 0x00	; 0
     836:	f0 e0       	ldi	r31, 0x00	; 0
     838:	96 c0       	rjmp	.+300    	; 0x966 <__stack+0x107>
     83a:	62 81       	ldd	r22, Z+2	; 0x02
     83c:	73 81       	ldd	r23, Z+3	; 0x03
     83e:	9f ef       	ldi	r25, 0xFF	; 255
     840:	62 38       	cpi	r22, 0x82	; 130
     842:	79 07       	cpc	r23, r25
     844:	0c f0       	brlt	.+2      	; 0x848 <__pack_f+0x5e>
     846:	5b c0       	rjmp	.+182    	; 0x8fe <__stack+0x9f>
     848:	22 e8       	ldi	r18, 0x82	; 130
     84a:	3f ef       	ldi	r19, 0xFF	; 255
     84c:	26 1b       	sub	r18, r22
     84e:	37 0b       	sbc	r19, r23
     850:	2a 31       	cpi	r18, 0x1A	; 26
     852:	31 05       	cpc	r19, r1
     854:	2c f0       	brlt	.+10     	; 0x860 <__stack+0x1>
     856:	20 e0       	ldi	r18, 0x00	; 0
     858:	30 e0       	ldi	r19, 0x00	; 0
     85a:	40 e0       	ldi	r20, 0x00	; 0
     85c:	50 e0       	ldi	r21, 0x00	; 0
     85e:	2a c0       	rjmp	.+84     	; 0x8b4 <__stack+0x55>
     860:	b8 01       	movw	r22, r16
     862:	a7 01       	movw	r20, r14
     864:	02 2e       	mov	r0, r18
     866:	04 c0       	rjmp	.+8      	; 0x870 <__stack+0x11>
     868:	76 95       	lsr	r23
     86a:	67 95       	ror	r22
     86c:	57 95       	ror	r21
     86e:	47 95       	ror	r20
     870:	0a 94       	dec	r0
     872:	d2 f7       	brpl	.-12     	; 0x868 <__stack+0x9>
     874:	81 e0       	ldi	r24, 0x01	; 1
     876:	90 e0       	ldi	r25, 0x00	; 0
     878:	a0 e0       	ldi	r26, 0x00	; 0
     87a:	b0 e0       	ldi	r27, 0x00	; 0
     87c:	04 c0       	rjmp	.+8      	; 0x886 <__stack+0x27>
     87e:	88 0f       	add	r24, r24
     880:	99 1f       	adc	r25, r25
     882:	aa 1f       	adc	r26, r26
     884:	bb 1f       	adc	r27, r27
     886:	2a 95       	dec	r18
     888:	d2 f7       	brpl	.-12     	; 0x87e <__stack+0x1f>
     88a:	01 97       	sbiw	r24, 0x01	; 1
     88c:	a1 09       	sbc	r26, r1
     88e:	b1 09       	sbc	r27, r1
     890:	8e 21       	and	r24, r14
     892:	9f 21       	and	r25, r15
     894:	a0 23       	and	r26, r16
     896:	b1 23       	and	r27, r17
     898:	00 97       	sbiw	r24, 0x00	; 0
     89a:	a1 05       	cpc	r26, r1
     89c:	b1 05       	cpc	r27, r1
     89e:	21 f0       	breq	.+8      	; 0x8a8 <__stack+0x49>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	90 e0       	ldi	r25, 0x00	; 0
     8a4:	a0 e0       	ldi	r26, 0x00	; 0
     8a6:	b0 e0       	ldi	r27, 0x00	; 0
     8a8:	9a 01       	movw	r18, r20
     8aa:	ab 01       	movw	r20, r22
     8ac:	28 2b       	or	r18, r24
     8ae:	39 2b       	or	r19, r25
     8b0:	4a 2b       	or	r20, r26
     8b2:	5b 2b       	or	r21, r27
     8b4:	da 01       	movw	r26, r20
     8b6:	c9 01       	movw	r24, r18
     8b8:	8f 77       	andi	r24, 0x7F	; 127
     8ba:	90 70       	andi	r25, 0x00	; 0
     8bc:	a0 70       	andi	r26, 0x00	; 0
     8be:	b0 70       	andi	r27, 0x00	; 0
     8c0:	80 34       	cpi	r24, 0x40	; 64
     8c2:	91 05       	cpc	r25, r1
     8c4:	a1 05       	cpc	r26, r1
     8c6:	b1 05       	cpc	r27, r1
     8c8:	39 f4       	brne	.+14     	; 0x8d8 <__stack+0x79>
     8ca:	27 ff       	sbrs	r18, 7
     8cc:	09 c0       	rjmp	.+18     	; 0x8e0 <__stack+0x81>
     8ce:	20 5c       	subi	r18, 0xC0	; 192
     8d0:	3f 4f       	sbci	r19, 0xFF	; 255
     8d2:	4f 4f       	sbci	r20, 0xFF	; 255
     8d4:	5f 4f       	sbci	r21, 0xFF	; 255
     8d6:	04 c0       	rjmp	.+8      	; 0x8e0 <__stack+0x81>
     8d8:	21 5c       	subi	r18, 0xC1	; 193
     8da:	3f 4f       	sbci	r19, 0xFF	; 255
     8dc:	4f 4f       	sbci	r20, 0xFF	; 255
     8de:	5f 4f       	sbci	r21, 0xFF	; 255
     8e0:	e0 e0       	ldi	r30, 0x00	; 0
     8e2:	f0 e0       	ldi	r31, 0x00	; 0
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	a0 e0       	ldi	r26, 0x00	; 0
     8e8:	3a 07       	cpc	r19, r26
     8ea:	a0 e0       	ldi	r26, 0x00	; 0
     8ec:	4a 07       	cpc	r20, r26
     8ee:	a0 e4       	ldi	r26, 0x40	; 64
     8f0:	5a 07       	cpc	r21, r26
     8f2:	10 f0       	brcs	.+4      	; 0x8f8 <__stack+0x99>
     8f4:	e1 e0       	ldi	r30, 0x01	; 1
     8f6:	f0 e0       	ldi	r31, 0x00	; 0
     8f8:	79 01       	movw	r14, r18
     8fa:	8a 01       	movw	r16, r20
     8fc:	27 c0       	rjmp	.+78     	; 0x94c <__stack+0xed>
     8fe:	60 38       	cpi	r22, 0x80	; 128
     900:	71 05       	cpc	r23, r1
     902:	64 f5       	brge	.+88     	; 0x95c <__stack+0xfd>
     904:	fb 01       	movw	r30, r22
     906:	e1 58       	subi	r30, 0x81	; 129
     908:	ff 4f       	sbci	r31, 0xFF	; 255
     90a:	d8 01       	movw	r26, r16
     90c:	c7 01       	movw	r24, r14
     90e:	8f 77       	andi	r24, 0x7F	; 127
     910:	90 70       	andi	r25, 0x00	; 0
     912:	a0 70       	andi	r26, 0x00	; 0
     914:	b0 70       	andi	r27, 0x00	; 0
     916:	80 34       	cpi	r24, 0x40	; 64
     918:	91 05       	cpc	r25, r1
     91a:	a1 05       	cpc	r26, r1
     91c:	b1 05       	cpc	r27, r1
     91e:	39 f4       	brne	.+14     	; 0x92e <__stack+0xcf>
     920:	e7 fe       	sbrs	r14, 7
     922:	0d c0       	rjmp	.+26     	; 0x93e <__stack+0xdf>
     924:	80 e4       	ldi	r24, 0x40	; 64
     926:	90 e0       	ldi	r25, 0x00	; 0
     928:	a0 e0       	ldi	r26, 0x00	; 0
     92a:	b0 e0       	ldi	r27, 0x00	; 0
     92c:	04 c0       	rjmp	.+8      	; 0x936 <__stack+0xd7>
     92e:	8f e3       	ldi	r24, 0x3F	; 63
     930:	90 e0       	ldi	r25, 0x00	; 0
     932:	a0 e0       	ldi	r26, 0x00	; 0
     934:	b0 e0       	ldi	r27, 0x00	; 0
     936:	e8 0e       	add	r14, r24
     938:	f9 1e       	adc	r15, r25
     93a:	0a 1f       	adc	r16, r26
     93c:	1b 1f       	adc	r17, r27
     93e:	17 ff       	sbrs	r17, 7
     940:	05 c0       	rjmp	.+10     	; 0x94c <__stack+0xed>
     942:	16 95       	lsr	r17
     944:	07 95       	ror	r16
     946:	f7 94       	ror	r15
     948:	e7 94       	ror	r14
     94a:	31 96       	adiw	r30, 0x01	; 1
     94c:	87 e0       	ldi	r24, 0x07	; 7
     94e:	16 95       	lsr	r17
     950:	07 95       	ror	r16
     952:	f7 94       	ror	r15
     954:	e7 94       	ror	r14
     956:	8a 95       	dec	r24
     958:	d1 f7       	brne	.-12     	; 0x94e <__stack+0xef>
     95a:	05 c0       	rjmp	.+10     	; 0x966 <__stack+0x107>
     95c:	ee 24       	eor	r14, r14
     95e:	ff 24       	eor	r15, r15
     960:	87 01       	movw	r16, r14
     962:	ef ef       	ldi	r30, 0xFF	; 255
     964:	f0 e0       	ldi	r31, 0x00	; 0
     966:	6e 2f       	mov	r22, r30
     968:	67 95       	ror	r22
     96a:	66 27       	eor	r22, r22
     96c:	67 95       	ror	r22
     96e:	90 2f       	mov	r25, r16
     970:	9f 77       	andi	r25, 0x7F	; 127
     972:	d7 94       	ror	r13
     974:	dd 24       	eor	r13, r13
     976:	d7 94       	ror	r13
     978:	8e 2f       	mov	r24, r30
     97a:	86 95       	lsr	r24
     97c:	49 2f       	mov	r20, r25
     97e:	46 2b       	or	r20, r22
     980:	58 2f       	mov	r21, r24
     982:	5d 29       	or	r21, r13
     984:	b7 01       	movw	r22, r14
     986:	ca 01       	movw	r24, r20
     988:	1f 91       	pop	r17
     98a:	0f 91       	pop	r16
     98c:	ff 90       	pop	r15
     98e:	ef 90       	pop	r14
     990:	df 90       	pop	r13
     992:	08 95       	ret

00000994 <__unpack_f>:
     994:	fc 01       	movw	r30, r24
     996:	db 01       	movw	r26, r22
     998:	40 81       	ld	r20, Z
     99a:	51 81       	ldd	r21, Z+1	; 0x01
     99c:	22 81       	ldd	r18, Z+2	; 0x02
     99e:	62 2f       	mov	r22, r18
     9a0:	6f 77       	andi	r22, 0x7F	; 127
     9a2:	70 e0       	ldi	r23, 0x00	; 0
     9a4:	22 1f       	adc	r18, r18
     9a6:	22 27       	eor	r18, r18
     9a8:	22 1f       	adc	r18, r18
     9aa:	93 81       	ldd	r25, Z+3	; 0x03
     9ac:	89 2f       	mov	r24, r25
     9ae:	88 0f       	add	r24, r24
     9b0:	82 2b       	or	r24, r18
     9b2:	28 2f       	mov	r18, r24
     9b4:	30 e0       	ldi	r19, 0x00	; 0
     9b6:	99 1f       	adc	r25, r25
     9b8:	99 27       	eor	r25, r25
     9ba:	99 1f       	adc	r25, r25
     9bc:	11 96       	adiw	r26, 0x01	; 1
     9be:	9c 93       	st	X, r25
     9c0:	11 97       	sbiw	r26, 0x01	; 1
     9c2:	21 15       	cp	r18, r1
     9c4:	31 05       	cpc	r19, r1
     9c6:	a9 f5       	brne	.+106    	; 0xa32 <__unpack_f+0x9e>
     9c8:	41 15       	cp	r20, r1
     9ca:	51 05       	cpc	r21, r1
     9cc:	61 05       	cpc	r22, r1
     9ce:	71 05       	cpc	r23, r1
     9d0:	11 f4       	brne	.+4      	; 0x9d6 <__unpack_f+0x42>
     9d2:	82 e0       	ldi	r24, 0x02	; 2
     9d4:	37 c0       	rjmp	.+110    	; 0xa44 <__unpack_f+0xb0>
     9d6:	82 e8       	ldi	r24, 0x82	; 130
     9d8:	9f ef       	ldi	r25, 0xFF	; 255
     9da:	13 96       	adiw	r26, 0x03	; 3
     9dc:	9c 93       	st	X, r25
     9de:	8e 93       	st	-X, r24
     9e0:	12 97       	sbiw	r26, 0x02	; 2
     9e2:	9a 01       	movw	r18, r20
     9e4:	ab 01       	movw	r20, r22
     9e6:	67 e0       	ldi	r22, 0x07	; 7
     9e8:	22 0f       	add	r18, r18
     9ea:	33 1f       	adc	r19, r19
     9ec:	44 1f       	adc	r20, r20
     9ee:	55 1f       	adc	r21, r21
     9f0:	6a 95       	dec	r22
     9f2:	d1 f7       	brne	.-12     	; 0x9e8 <__unpack_f+0x54>
     9f4:	83 e0       	ldi	r24, 0x03	; 3
     9f6:	8c 93       	st	X, r24
     9f8:	0d c0       	rjmp	.+26     	; 0xa14 <__unpack_f+0x80>
     9fa:	22 0f       	add	r18, r18
     9fc:	33 1f       	adc	r19, r19
     9fe:	44 1f       	adc	r20, r20
     a00:	55 1f       	adc	r21, r21
     a02:	12 96       	adiw	r26, 0x02	; 2
     a04:	8d 91       	ld	r24, X+
     a06:	9c 91       	ld	r25, X
     a08:	13 97       	sbiw	r26, 0x03	; 3
     a0a:	01 97       	sbiw	r24, 0x01	; 1
     a0c:	13 96       	adiw	r26, 0x03	; 3
     a0e:	9c 93       	st	X, r25
     a10:	8e 93       	st	-X, r24
     a12:	12 97       	sbiw	r26, 0x02	; 2
     a14:	20 30       	cpi	r18, 0x00	; 0
     a16:	80 e0       	ldi	r24, 0x00	; 0
     a18:	38 07       	cpc	r19, r24
     a1a:	80 e0       	ldi	r24, 0x00	; 0
     a1c:	48 07       	cpc	r20, r24
     a1e:	80 e4       	ldi	r24, 0x40	; 64
     a20:	58 07       	cpc	r21, r24
     a22:	58 f3       	brcs	.-42     	; 0x9fa <__unpack_f+0x66>
     a24:	14 96       	adiw	r26, 0x04	; 4
     a26:	2d 93       	st	X+, r18
     a28:	3d 93       	st	X+, r19
     a2a:	4d 93       	st	X+, r20
     a2c:	5c 93       	st	X, r21
     a2e:	17 97       	sbiw	r26, 0x07	; 7
     a30:	08 95       	ret
     a32:	2f 3f       	cpi	r18, 0xFF	; 255
     a34:	31 05       	cpc	r19, r1
     a36:	79 f4       	brne	.+30     	; 0xa56 <__unpack_f+0xc2>
     a38:	41 15       	cp	r20, r1
     a3a:	51 05       	cpc	r21, r1
     a3c:	61 05       	cpc	r22, r1
     a3e:	71 05       	cpc	r23, r1
     a40:	19 f4       	brne	.+6      	; 0xa48 <__unpack_f+0xb4>
     a42:	84 e0       	ldi	r24, 0x04	; 4
     a44:	8c 93       	st	X, r24
     a46:	08 95       	ret
     a48:	64 ff       	sbrs	r22, 4
     a4a:	03 c0       	rjmp	.+6      	; 0xa52 <__unpack_f+0xbe>
     a4c:	81 e0       	ldi	r24, 0x01	; 1
     a4e:	8c 93       	st	X, r24
     a50:	12 c0       	rjmp	.+36     	; 0xa76 <__unpack_f+0xe2>
     a52:	1c 92       	st	X, r1
     a54:	10 c0       	rjmp	.+32     	; 0xa76 <__unpack_f+0xe2>
     a56:	2f 57       	subi	r18, 0x7F	; 127
     a58:	30 40       	sbci	r19, 0x00	; 0
     a5a:	13 96       	adiw	r26, 0x03	; 3
     a5c:	3c 93       	st	X, r19
     a5e:	2e 93       	st	-X, r18
     a60:	12 97       	sbiw	r26, 0x02	; 2
     a62:	83 e0       	ldi	r24, 0x03	; 3
     a64:	8c 93       	st	X, r24
     a66:	87 e0       	ldi	r24, 0x07	; 7
     a68:	44 0f       	add	r20, r20
     a6a:	55 1f       	adc	r21, r21
     a6c:	66 1f       	adc	r22, r22
     a6e:	77 1f       	adc	r23, r23
     a70:	8a 95       	dec	r24
     a72:	d1 f7       	brne	.-12     	; 0xa68 <__unpack_f+0xd4>
     a74:	70 64       	ori	r23, 0x40	; 64
     a76:	14 96       	adiw	r26, 0x04	; 4
     a78:	4d 93       	st	X+, r20
     a7a:	5d 93       	st	X+, r21
     a7c:	6d 93       	st	X+, r22
     a7e:	7c 93       	st	X, r23
     a80:	17 97       	sbiw	r26, 0x07	; 7
     a82:	08 95       	ret

00000a84 <__fpcmp_parts_f>:
     a84:	1f 93       	push	r17
     a86:	dc 01       	movw	r26, r24
     a88:	fb 01       	movw	r30, r22
     a8a:	9c 91       	ld	r25, X
     a8c:	92 30       	cpi	r25, 0x02	; 2
     a8e:	08 f4       	brcc	.+2      	; 0xa92 <__fpcmp_parts_f+0xe>
     a90:	47 c0       	rjmp	.+142    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a92:	80 81       	ld	r24, Z
     a94:	82 30       	cpi	r24, 0x02	; 2
     a96:	08 f4       	brcc	.+2      	; 0xa9a <__fpcmp_parts_f+0x16>
     a98:	43 c0       	rjmp	.+134    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a9a:	94 30       	cpi	r25, 0x04	; 4
     a9c:	51 f4       	brne	.+20     	; 0xab2 <__fpcmp_parts_f+0x2e>
     a9e:	11 96       	adiw	r26, 0x01	; 1
     aa0:	1c 91       	ld	r17, X
     aa2:	84 30       	cpi	r24, 0x04	; 4
     aa4:	99 f5       	brne	.+102    	; 0xb0c <__fpcmp_parts_f+0x88>
     aa6:	81 81       	ldd	r24, Z+1	; 0x01
     aa8:	68 2f       	mov	r22, r24
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	61 1b       	sub	r22, r17
     aae:	71 09       	sbc	r23, r1
     ab0:	3f c0       	rjmp	.+126    	; 0xb30 <__fpcmp_parts_f+0xac>
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	21 f0       	breq	.+8      	; 0xabe <__fpcmp_parts_f+0x3a>
     ab6:	92 30       	cpi	r25, 0x02	; 2
     ab8:	31 f4       	brne	.+12     	; 0xac6 <__fpcmp_parts_f+0x42>
     aba:	82 30       	cpi	r24, 0x02	; 2
     abc:	b9 f1       	breq	.+110    	; 0xb2c <__fpcmp_parts_f+0xa8>
     abe:	81 81       	ldd	r24, Z+1	; 0x01
     ac0:	88 23       	and	r24, r24
     ac2:	89 f1       	breq	.+98     	; 0xb26 <__fpcmp_parts_f+0xa2>
     ac4:	2d c0       	rjmp	.+90     	; 0xb20 <__fpcmp_parts_f+0x9c>
     ac6:	11 96       	adiw	r26, 0x01	; 1
     ac8:	1c 91       	ld	r17, X
     aca:	11 97       	sbiw	r26, 0x01	; 1
     acc:	82 30       	cpi	r24, 0x02	; 2
     ace:	f1 f0       	breq	.+60     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad0:	81 81       	ldd	r24, Z+1	; 0x01
     ad2:	18 17       	cp	r17, r24
     ad4:	d9 f4       	brne	.+54     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad6:	12 96       	adiw	r26, 0x02	; 2
     ad8:	2d 91       	ld	r18, X+
     ada:	3c 91       	ld	r19, X
     adc:	13 97       	sbiw	r26, 0x03	; 3
     ade:	82 81       	ldd	r24, Z+2	; 0x02
     ae0:	93 81       	ldd	r25, Z+3	; 0x03
     ae2:	82 17       	cp	r24, r18
     ae4:	93 07       	cpc	r25, r19
     ae6:	94 f0       	brlt	.+36     	; 0xb0c <__fpcmp_parts_f+0x88>
     ae8:	28 17       	cp	r18, r24
     aea:	39 07       	cpc	r19, r25
     aec:	bc f0       	brlt	.+46     	; 0xb1c <__fpcmp_parts_f+0x98>
     aee:	14 96       	adiw	r26, 0x04	; 4
     af0:	8d 91       	ld	r24, X+
     af2:	9d 91       	ld	r25, X+
     af4:	0d 90       	ld	r0, X+
     af6:	bc 91       	ld	r27, X
     af8:	a0 2d       	mov	r26, r0
     afa:	24 81       	ldd	r18, Z+4	; 0x04
     afc:	35 81       	ldd	r19, Z+5	; 0x05
     afe:	46 81       	ldd	r20, Z+6	; 0x06
     b00:	57 81       	ldd	r21, Z+7	; 0x07
     b02:	28 17       	cp	r18, r24
     b04:	39 07       	cpc	r19, r25
     b06:	4a 07       	cpc	r20, r26
     b08:	5b 07       	cpc	r21, r27
     b0a:	18 f4       	brcc	.+6      	; 0xb12 <__fpcmp_parts_f+0x8e>
     b0c:	11 23       	and	r17, r17
     b0e:	41 f0       	breq	.+16     	; 0xb20 <__fpcmp_parts_f+0x9c>
     b10:	0a c0       	rjmp	.+20     	; 0xb26 <__fpcmp_parts_f+0xa2>
     b12:	82 17       	cp	r24, r18
     b14:	93 07       	cpc	r25, r19
     b16:	a4 07       	cpc	r26, r20
     b18:	b5 07       	cpc	r27, r21
     b1a:	40 f4       	brcc	.+16     	; 0xb2c <__fpcmp_parts_f+0xa8>
     b1c:	11 23       	and	r17, r17
     b1e:	19 f0       	breq	.+6      	; 0xb26 <__fpcmp_parts_f+0xa2>
     b20:	61 e0       	ldi	r22, 0x01	; 1
     b22:	70 e0       	ldi	r23, 0x00	; 0
     b24:	05 c0       	rjmp	.+10     	; 0xb30 <__fpcmp_parts_f+0xac>
     b26:	6f ef       	ldi	r22, 0xFF	; 255
     b28:	7f ef       	ldi	r23, 0xFF	; 255
     b2a:	02 c0       	rjmp	.+4      	; 0xb30 <__fpcmp_parts_f+0xac>
     b2c:	60 e0       	ldi	r22, 0x00	; 0
     b2e:	70 e0       	ldi	r23, 0x00	; 0
     b30:	cb 01       	movw	r24, r22
     b32:	1f 91       	pop	r17
     b34:	08 95       	ret

00000b36 <main>:


#define DELAY_TIME	1000

int main()
{
     b36:	df 93       	push	r29
     b38:	cf 93       	push	r28
     b3a:	cd b7       	in	r28, 0x3d	; 61
     b3c:	de b7       	in	r29, 0x3e	; 62
     b3e:	6b 97       	sbiw	r28, 0x1b	; 27
     b40:	0f b6       	in	r0, 0x3f	; 63
     b42:	f8 94       	cli
     b44:	de bf       	out	0x3e, r29	; 62
     b46:	0f be       	out	0x3f, r0	; 63
     b48:	cd bf       	out	0x3d, r28	; 61
	SSD_Type SSD1 = {SSD_COMM_AND, SSD_PORTC, SSD_PORTC, SSD_PIN7};
     b4a:	81 e0       	ldi	r24, 0x01	; 1
     b4c:	88 8b       	std	Y+16, r24	; 0x10
     b4e:	82 e0       	ldi	r24, 0x02	; 2
     b50:	89 8b       	std	Y+17, r24	; 0x11
     b52:	82 e0       	ldi	r24, 0x02	; 2
     b54:	8a 8b       	std	Y+18, r24	; 0x12
     b56:	87 e0       	ldi	r24, 0x07	; 7
     b58:	8b 8b       	std	Y+19, r24	; 0x13
	SSD_voidInit(SSD1);
     b5a:	88 89       	ldd	r24, Y+16	; 0x10
     b5c:	99 89       	ldd	r25, Y+17	; 0x11
     b5e:	aa 89       	ldd	r26, Y+18	; 0x12
     b60:	bb 89       	ldd	r27, Y+19	; 0x13
     b62:	bc 01       	movw	r22, r24
     b64:	cd 01       	movw	r24, r26
     b66:	0e 94 4f 0c 	call	0x189e	; 0x189e <SSD_voidInit>
	SSD_voidEnable(SSD1);
     b6a:	88 89       	ldd	r24, Y+16	; 0x10
     b6c:	99 89       	ldd	r25, Y+17	; 0x11
     b6e:	aa 89       	ldd	r26, Y+18	; 0x12
     b70:	bb 89       	ldd	r27, Y+19	; 0x13
     b72:	bc 01       	movw	r22, r24
     b74:	cd 01       	movw	r24, r26
     b76:	0e 94 99 0c 	call	0x1932	; 0x1932 <SSD_voidEnable>
	SW_Type SW1 = {SW_PORTA, SW_PIN7, SW_EXT_PULL_DOWN};
     b7a:	ce 01       	movw	r24, r28
     b7c:	44 96       	adiw	r24, 0x14	; 20
     b7e:	98 8f       	std	Y+24, r25	; 0x18
     b80:	8f 8b       	std	Y+23, r24	; 0x17
     b82:	e2 e8       	ldi	r30, 0x82	; 130
     b84:	f0 e0       	ldi	r31, 0x00	; 0
     b86:	fa 8f       	std	Y+26, r31	; 0x1a
     b88:	e9 8f       	std	Y+25, r30	; 0x19
     b8a:	f3 e0       	ldi	r31, 0x03	; 3
     b8c:	fb 8f       	std	Y+27, r31	; 0x1b
     b8e:	e9 8d       	ldd	r30, Y+25	; 0x19
     b90:	fa 8d       	ldd	r31, Y+26	; 0x1a
     b92:	00 80       	ld	r0, Z
     b94:	89 8d       	ldd	r24, Y+25	; 0x19
     b96:	9a 8d       	ldd	r25, Y+26	; 0x1a
     b98:	01 96       	adiw	r24, 0x01	; 1
     b9a:	9a 8f       	std	Y+26, r25	; 0x1a
     b9c:	89 8f       	std	Y+25, r24	; 0x19
     b9e:	ef 89       	ldd	r30, Y+23	; 0x17
     ba0:	f8 8d       	ldd	r31, Y+24	; 0x18
     ba2:	00 82       	st	Z, r0
     ba4:	8f 89       	ldd	r24, Y+23	; 0x17
     ba6:	98 8d       	ldd	r25, Y+24	; 0x18
     ba8:	01 96       	adiw	r24, 0x01	; 1
     baa:	98 8f       	std	Y+24, r25	; 0x18
     bac:	8f 8b       	std	Y+23, r24	; 0x17
     bae:	9b 8d       	ldd	r25, Y+27	; 0x1b
     bb0:	91 50       	subi	r25, 0x01	; 1
     bb2:	9b 8f       	std	Y+27, r25	; 0x1b
     bb4:	eb 8d       	ldd	r30, Y+27	; 0x1b
     bb6:	ee 23       	and	r30, r30
     bb8:	51 f7       	brne	.-44     	; 0xb8e <main+0x58>
	SW_voidInit(SW1);
     bba:	6c 89       	ldd	r22, Y+20	; 0x14
     bbc:	7d 89       	ldd	r23, Y+21	; 0x15
     bbe:	8e 89       	ldd	r24, Y+22	; 0x16
     bc0:	0e 94 ed 0c 	call	0x19da	; 0x19da <SW_voidInit>
	u8 cnt = 0;
     bc4:	1f 86       	std	Y+15, r1	; 0x0f
	SSD_voidSendNumber(SSD1, cnt);
     bc6:	88 89       	ldd	r24, Y+16	; 0x10
     bc8:	99 89       	ldd	r25, Y+17	; 0x11
     bca:	aa 89       	ldd	r26, Y+18	; 0x12
     bcc:	bb 89       	ldd	r27, Y+19	; 0x13
     bce:	bc 01       	movw	r22, r24
     bd0:	cd 01       	movw	r24, r26
     bd2:	4f 85       	ldd	r20, Y+15	; 0x0f
     bd4:	0e 94 64 0c 	call	0x18c8	; 0x18c8 <SSD_voidSendNumber>
	while(1)
	{

		if(SW_u8GetPressed(SW1) == 1)
     bd8:	6c 89       	ldd	r22, Y+20	; 0x14
     bda:	7d 89       	ldd	r23, Y+21	; 0x15
     bdc:	8e 89       	ldd	r24, Y+22	; 0x16
     bde:	0e 94 0b 0d 	call	0x1a16	; 0x1a16 <SW_u8GetPressed>
     be2:	81 30       	cpi	r24, 0x01	; 1
     be4:	c9 f7       	brne	.-14     	; 0xbd8 <main+0xa2>
     be6:	80 e0       	ldi	r24, 0x00	; 0
     be8:	90 e0       	ldi	r25, 0x00	; 0
     bea:	a0 e2       	ldi	r26, 0x20	; 32
     bec:	b1 e4       	ldi	r27, 0x41	; 65
     bee:	8b 87       	std	Y+11, r24	; 0x0b
     bf0:	9c 87       	std	Y+12, r25	; 0x0c
     bf2:	ad 87       	std	Y+13, r26	; 0x0d
     bf4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     bf6:	6b 85       	ldd	r22, Y+11	; 0x0b
     bf8:	7c 85       	ldd	r23, Y+12	; 0x0c
     bfa:	8d 85       	ldd	r24, Y+13	; 0x0d
     bfc:	9e 85       	ldd	r25, Y+14	; 0x0e
     bfe:	20 e0       	ldi	r18, 0x00	; 0
     c00:	30 e0       	ldi	r19, 0x00	; 0
     c02:	4a ef       	ldi	r20, 0xFA	; 250
     c04:	54 e4       	ldi	r21, 0x44	; 68
     c06:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     c0a:	dc 01       	movw	r26, r24
     c0c:	cb 01       	movw	r24, r22
     c0e:	8f 83       	std	Y+7, r24	; 0x07
     c10:	98 87       	std	Y+8, r25	; 0x08
     c12:	a9 87       	std	Y+9, r26	; 0x09
     c14:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     c16:	6f 81       	ldd	r22, Y+7	; 0x07
     c18:	78 85       	ldd	r23, Y+8	; 0x08
     c1a:	89 85       	ldd	r24, Y+9	; 0x09
     c1c:	9a 85       	ldd	r25, Y+10	; 0x0a
     c1e:	20 e0       	ldi	r18, 0x00	; 0
     c20:	30 e0       	ldi	r19, 0x00	; 0
     c22:	40 e8       	ldi	r20, 0x80	; 128
     c24:	5f e3       	ldi	r21, 0x3F	; 63
     c26:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
     c2a:	88 23       	and	r24, r24
     c2c:	2c f4       	brge	.+10     	; 0xc38 <main+0x102>
		__ticks = 1;
     c2e:	81 e0       	ldi	r24, 0x01	; 1
     c30:	90 e0       	ldi	r25, 0x00	; 0
     c32:	9e 83       	std	Y+6, r25	; 0x06
     c34:	8d 83       	std	Y+5, r24	; 0x05
     c36:	3f c0       	rjmp	.+126    	; 0xcb6 <main+0x180>
	else if (__tmp > 65535)
     c38:	6f 81       	ldd	r22, Y+7	; 0x07
     c3a:	78 85       	ldd	r23, Y+8	; 0x08
     c3c:	89 85       	ldd	r24, Y+9	; 0x09
     c3e:	9a 85       	ldd	r25, Y+10	; 0x0a
     c40:	20 e0       	ldi	r18, 0x00	; 0
     c42:	3f ef       	ldi	r19, 0xFF	; 255
     c44:	4f e7       	ldi	r20, 0x7F	; 127
     c46:	57 e4       	ldi	r21, 0x47	; 71
     c48:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
     c4c:	18 16       	cp	r1, r24
     c4e:	4c f5       	brge	.+82     	; 0xca2 <main+0x16c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     c50:	6b 85       	ldd	r22, Y+11	; 0x0b
     c52:	7c 85       	ldd	r23, Y+12	; 0x0c
     c54:	8d 85       	ldd	r24, Y+13	; 0x0d
     c56:	9e 85       	ldd	r25, Y+14	; 0x0e
     c58:	20 e0       	ldi	r18, 0x00	; 0
     c5a:	30 e0       	ldi	r19, 0x00	; 0
     c5c:	40 e2       	ldi	r20, 0x20	; 32
     c5e:	51 e4       	ldi	r21, 0x41	; 65
     c60:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     c64:	dc 01       	movw	r26, r24
     c66:	cb 01       	movw	r24, r22
     c68:	bc 01       	movw	r22, r24
     c6a:	cd 01       	movw	r24, r26
     c6c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     c70:	dc 01       	movw	r26, r24
     c72:	cb 01       	movw	r24, r22
     c74:	9e 83       	std	Y+6, r25	; 0x06
     c76:	8d 83       	std	Y+5, r24	; 0x05
     c78:	0f c0       	rjmp	.+30     	; 0xc98 <main+0x162>
     c7a:	88 ec       	ldi	r24, 0xC8	; 200
     c7c:	90 e0       	ldi	r25, 0x00	; 0
     c7e:	9c 83       	std	Y+4, r25	; 0x04
     c80:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     c82:	8b 81       	ldd	r24, Y+3	; 0x03
     c84:	9c 81       	ldd	r25, Y+4	; 0x04
     c86:	01 97       	sbiw	r24, 0x01	; 1
     c88:	f1 f7       	brne	.-4      	; 0xc86 <main+0x150>
     c8a:	9c 83       	std	Y+4, r25	; 0x04
     c8c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     c8e:	8d 81       	ldd	r24, Y+5	; 0x05
     c90:	9e 81       	ldd	r25, Y+6	; 0x06
     c92:	01 97       	sbiw	r24, 0x01	; 1
     c94:	9e 83       	std	Y+6, r25	; 0x06
     c96:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     c98:	8d 81       	ldd	r24, Y+5	; 0x05
     c9a:	9e 81       	ldd	r25, Y+6	; 0x06
     c9c:	00 97       	sbiw	r24, 0x00	; 0
     c9e:	69 f7       	brne	.-38     	; 0xc7a <main+0x144>
     ca0:	14 c0       	rjmp	.+40     	; 0xcca <main+0x194>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     ca2:	6f 81       	ldd	r22, Y+7	; 0x07
     ca4:	78 85       	ldd	r23, Y+8	; 0x08
     ca6:	89 85       	ldd	r24, Y+9	; 0x09
     ca8:	9a 85       	ldd	r25, Y+10	; 0x0a
     caa:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     cae:	dc 01       	movw	r26, r24
     cb0:	cb 01       	movw	r24, r22
     cb2:	9e 83       	std	Y+6, r25	; 0x06
     cb4:	8d 83       	std	Y+5, r24	; 0x05
     cb6:	8d 81       	ldd	r24, Y+5	; 0x05
     cb8:	9e 81       	ldd	r25, Y+6	; 0x06
     cba:	9a 83       	std	Y+2, r25	; 0x02
     cbc:	89 83       	std	Y+1, r24	; 0x01
     cbe:	89 81       	ldd	r24, Y+1	; 0x01
     cc0:	9a 81       	ldd	r25, Y+2	; 0x02
     cc2:	01 97       	sbiw	r24, 0x01	; 1
     cc4:	f1 f7       	brne	.-4      	; 0xcc2 <main+0x18c>
     cc6:	9a 83       	std	Y+2, r25	; 0x02
     cc8:	89 83       	std	Y+1, r24	; 0x01
		{
			_delay_ms(10);
			cnt++;
     cca:	8f 85       	ldd	r24, Y+15	; 0x0f
     ccc:	8f 5f       	subi	r24, 0xFF	; 255
     cce:	8f 87       	std	Y+15, r24	; 0x0f
			if(cnt == 10)
     cd0:	8f 85       	ldd	r24, Y+15	; 0x0f
     cd2:	8a 30       	cpi	r24, 0x0A	; 10
     cd4:	09 f4       	brne	.+2      	; 0xcd8 <main+0x1a2>
				cnt = 0;
     cd6:	1f 86       	std	Y+15, r1	; 0x0f
			SSD_voidSendNumber(SSD1, cnt);
     cd8:	88 89       	ldd	r24, Y+16	; 0x10
     cda:	99 89       	ldd	r25, Y+17	; 0x11
     cdc:	aa 89       	ldd	r26, Y+18	; 0x12
     cde:	bb 89       	ldd	r27, Y+19	; 0x13
     ce0:	bc 01       	movw	r22, r24
     ce2:	cd 01       	movw	r24, r26
     ce4:	4f 85       	ldd	r20, Y+15	; 0x0f
     ce6:	0e 94 64 0c 	call	0x18c8	; 0x18c8 <SSD_voidSendNumber>
			while(SW_u8GetPressed(SW1) == 1);
     cea:	6c 89       	ldd	r22, Y+20	; 0x14
     cec:	7d 89       	ldd	r23, Y+21	; 0x15
     cee:	8e 89       	ldd	r24, Y+22	; 0x16
     cf0:	0e 94 0b 0d 	call	0x1a16	; 0x1a16 <SW_u8GetPressed>
     cf4:	81 30       	cpi	r24, 0x01	; 1
     cf6:	c9 f3       	breq	.-14     	; 0xcea <main+0x1b4>
     cf8:	6f cf       	rjmp	.-290    	; 0xbd8 <main+0xa2>

00000cfa <KPD_voidInit>:
#include "KPD_interface.h"
#include "KPD_config.h"
#include "KPD_private.h"

void KPD_voidInit(void)
{
     cfa:	df 93       	push	r29
     cfc:	cf 93       	push	r28
     cfe:	cd b7       	in	r28, 0x3d	; 61
     d00:	de b7       	in	r29, 0x3e	; 62
	/* ROWS -> INT_PULLUP */
	DIO_enumSetPinDirection(KPD_PORT, KPD_R0, DIO_PIN_INPUT);
     d02:	82 e0       	ldi	r24, 0x02	; 2
     d04:	60 e0       	ldi	r22, 0x00	; 0
     d06:	40 e0       	ldi	r20, 0x00	; 0
     d08:	0e 94 02 0e 	call	0x1c04	; 0x1c04 <DIO_enumSetPinDirection>
	DIO_enumSetPinValue(KPD_PORT, KPD_R0, DIO_PIN_HIGH);
     d0c:	82 e0       	ldi	r24, 0x02	; 2
     d0e:	60 e0       	ldi	r22, 0x00	; 0
     d10:	41 e0       	ldi	r20, 0x01	; 1
     d12:	0e 94 11 0f 	call	0x1e22	; 0x1e22 <DIO_enumSetPinValue>
	
	DIO_enumSetPinDirection(KPD_PORT, KPD_R1, DIO_PIN_INPUT);
     d16:	82 e0       	ldi	r24, 0x02	; 2
     d18:	61 e0       	ldi	r22, 0x01	; 1
     d1a:	40 e0       	ldi	r20, 0x00	; 0
     d1c:	0e 94 02 0e 	call	0x1c04	; 0x1c04 <DIO_enumSetPinDirection>
	DIO_enumSetPinValue(KPD_PORT, KPD_R1, DIO_PIN_HIGH);
     d20:	82 e0       	ldi	r24, 0x02	; 2
     d22:	61 e0       	ldi	r22, 0x01	; 1
     d24:	41 e0       	ldi	r20, 0x01	; 1
     d26:	0e 94 11 0f 	call	0x1e22	; 0x1e22 <DIO_enumSetPinValue>
	
	DIO_enumSetPinDirection(KPD_PORT, KPD_R2, DIO_PIN_INPUT);
     d2a:	82 e0       	ldi	r24, 0x02	; 2
     d2c:	62 e0       	ldi	r22, 0x02	; 2
     d2e:	40 e0       	ldi	r20, 0x00	; 0
     d30:	0e 94 02 0e 	call	0x1c04	; 0x1c04 <DIO_enumSetPinDirection>
	DIO_enumSetPinValue(KPD_PORT, KPD_R2, DIO_PIN_HIGH);
     d34:	82 e0       	ldi	r24, 0x02	; 2
     d36:	62 e0       	ldi	r22, 0x02	; 2
     d38:	41 e0       	ldi	r20, 0x01	; 1
     d3a:	0e 94 11 0f 	call	0x1e22	; 0x1e22 <DIO_enumSetPinValue>
	
	DIO_enumSetPinDirection(KPD_PORT, KPD_R3, DIO_PIN_INPUT);
     d3e:	82 e0       	ldi	r24, 0x02	; 2
     d40:	63 e0       	ldi	r22, 0x03	; 3
     d42:	40 e0       	ldi	r20, 0x00	; 0
     d44:	0e 94 02 0e 	call	0x1c04	; 0x1c04 <DIO_enumSetPinDirection>
	DIO_enumSetPinValue(KPD_PORT, KPD_R3, DIO_PIN_HIGH);
     d48:	82 e0       	ldi	r24, 0x02	; 2
     d4a:	63 e0       	ldi	r22, 0x03	; 3
     d4c:	41 e0       	ldi	r20, 0x01	; 1
     d4e:	0e 94 11 0f 	call	0x1e22	; 0x1e22 <DIO_enumSetPinValue>
	
	/* COLS -> OUTPUT, HIGH */
	DIO_enumSetPinDirection(KPD_PORT, KPD_C0, DIO_PIN_OUTPUT);
     d52:	82 e0       	ldi	r24, 0x02	; 2
     d54:	64 e0       	ldi	r22, 0x04	; 4
     d56:	41 e0       	ldi	r20, 0x01	; 1
     d58:	0e 94 02 0e 	call	0x1c04	; 0x1c04 <DIO_enumSetPinDirection>
	DIO_enumSetPinValue(KPD_PORT, KPD_C0, DIO_PIN_HIGH);
     d5c:	82 e0       	ldi	r24, 0x02	; 2
     d5e:	64 e0       	ldi	r22, 0x04	; 4
     d60:	41 e0       	ldi	r20, 0x01	; 1
     d62:	0e 94 11 0f 	call	0x1e22	; 0x1e22 <DIO_enumSetPinValue>
	
	DIO_enumSetPinDirection(KPD_PORT, KPD_C1, DIO_PIN_OUTPUT);
     d66:	82 e0       	ldi	r24, 0x02	; 2
     d68:	65 e0       	ldi	r22, 0x05	; 5
     d6a:	41 e0       	ldi	r20, 0x01	; 1
     d6c:	0e 94 02 0e 	call	0x1c04	; 0x1c04 <DIO_enumSetPinDirection>
	DIO_enumSetPinValue(KPD_PORT, KPD_C1, DIO_PIN_HIGH);
     d70:	82 e0       	ldi	r24, 0x02	; 2
     d72:	65 e0       	ldi	r22, 0x05	; 5
     d74:	41 e0       	ldi	r20, 0x01	; 1
     d76:	0e 94 11 0f 	call	0x1e22	; 0x1e22 <DIO_enumSetPinValue>
	
	DIO_enumSetPinDirection(KPD_PORT, KPD_C2, DIO_PIN_OUTPUT);
     d7a:	82 e0       	ldi	r24, 0x02	; 2
     d7c:	66 e0       	ldi	r22, 0x06	; 6
     d7e:	41 e0       	ldi	r20, 0x01	; 1
     d80:	0e 94 02 0e 	call	0x1c04	; 0x1c04 <DIO_enumSetPinDirection>
	DIO_enumSetPinValue(KPD_PORT, KPD_C2, DIO_PIN_HIGH);
     d84:	82 e0       	ldi	r24, 0x02	; 2
     d86:	66 e0       	ldi	r22, 0x06	; 6
     d88:	41 e0       	ldi	r20, 0x01	; 1
     d8a:	0e 94 11 0f 	call	0x1e22	; 0x1e22 <DIO_enumSetPinValue>
	
	DIO_enumSetPinDirection(KPD_PORT, KPD_C3, DIO_PIN_OUTPUT);
     d8e:	82 e0       	ldi	r24, 0x02	; 2
     d90:	67 e0       	ldi	r22, 0x07	; 7
     d92:	41 e0       	ldi	r20, 0x01	; 1
     d94:	0e 94 02 0e 	call	0x1c04	; 0x1c04 <DIO_enumSetPinDirection>
	DIO_enumSetPinValue(KPD_PORT, KPD_C3, DIO_PIN_HIGH);
     d98:	82 e0       	ldi	r24, 0x02	; 2
     d9a:	67 e0       	ldi	r22, 0x07	; 7
     d9c:	41 e0       	ldi	r20, 0x01	; 1
     d9e:	0e 94 11 0f 	call	0x1e22	; 0x1e22 <DIO_enumSetPinValue>
	
	
	
}
     da2:	cf 91       	pop	r28
     da4:	df 91       	pop	r29
     da6:	08 95       	ret

00000da8 <KPD_u8GetPressed>:

u8 KPD_u8GetPressed(void)
{
     da8:	df 93       	push	r29
     daa:	cf 93       	push	r28
     dac:	cd b7       	in	r28, 0x3d	; 61
     dae:	de b7       	in	r29, 0x3e	; 62
     db0:	a0 97       	sbiw	r28, 0x20	; 32
     db2:	0f b6       	in	r0, 0x3f	; 63
     db4:	f8 94       	cli
     db6:	de bf       	out	0x3e, r29	; 62
     db8:	0f be       	out	0x3f, r0	; 63
     dba:	cd bf       	out	0x3d, r28	; 61
	u8 LOC_u8RetVal = NOT_PRESSED;
     dbc:	8f ef       	ldi	r24, 0xFF	; 255
     dbe:	8f 8f       	std	Y+31, r24	; 0x1f
	u8 LOC_u8GetPressed;
	
	u8 LOC_u8ROW_Iterator;
	u8 LOC_u8COL_Iterator;
	
	for(LOC_u8COL_Iterator = KPD_COL_INIT; LOC_u8COL_Iterator < KPD_COL_END; LOC_u8COL_Iterator++)
     dc0:	84 e0       	ldi	r24, 0x04	; 4
     dc2:	8d 8f       	std	Y+29, r24	; 0x1d
     dc4:	27 c1       	rjmp	.+590    	; 0x1014 <KPD_u8GetPressed+0x26c>
	{
		DIO_enumSetPinValue(KPD_PORT, LOC_u8COL_Iterator, DIO_PIN_LOW);
     dc6:	82 e0       	ldi	r24, 0x02	; 2
     dc8:	6d 8d       	ldd	r22, Y+29	; 0x1d
     dca:	40 e0       	ldi	r20, 0x00	; 0
     dcc:	0e 94 11 0f 	call	0x1e22	; 0x1e22 <DIO_enumSetPinValue>
		for(LOC_u8ROW_Iterator = KPD_ROW_INIT; LOC_u8ROW_Iterator < KPD_ROW_END; LOC_u8ROW_Iterator++)
     dd0:	1e 8e       	std	Y+30, r1	; 0x1e
     dd2:	14 c1       	rjmp	.+552    	; 0xffc <KPD_u8GetPressed+0x254>
		{
			DIO_enumGetPinValue(KPD_PORT, LOC_u8ROW_Iterator, &LOC_u8GetPressed);
     dd4:	9e 01       	movw	r18, r28
     dd6:	20 5e       	subi	r18, 0xE0	; 224
     dd8:	3f 4f       	sbci	r19, 0xFF	; 255
     dda:	82 e0       	ldi	r24, 0x02	; 2
     ddc:	6e 8d       	ldd	r22, Y+30	; 0x1e
     dde:	a9 01       	movw	r20, r18
     de0:	0e 94 20 10 	call	0x2040	; 0x2040 <DIO_enumGetPinValue>
			
			if(LOC_u8GetPressed == 0)
     de4:	88 a1       	ldd	r24, Y+32	; 0x20
     de6:	88 23       	and	r24, r24
     de8:	09 f0       	breq	.+2      	; 0xdec <KPD_u8GetPressed+0x44>
     dea:	05 c1       	rjmp	.+522    	; 0xff6 <KPD_u8GetPressed+0x24e>
     dec:	80 e0       	ldi	r24, 0x00	; 0
     dee:	90 e0       	ldi	r25, 0x00	; 0
     df0:	a8 e4       	ldi	r26, 0x48	; 72
     df2:	b2 e4       	ldi	r27, 0x42	; 66
     df4:	89 8f       	std	Y+25, r24	; 0x19
     df6:	9a 8f       	std	Y+26, r25	; 0x1a
     df8:	ab 8f       	std	Y+27, r26	; 0x1b
     dfa:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     dfc:	69 8d       	ldd	r22, Y+25	; 0x19
     dfe:	7a 8d       	ldd	r23, Y+26	; 0x1a
     e00:	8b 8d       	ldd	r24, Y+27	; 0x1b
     e02:	9c 8d       	ldd	r25, Y+28	; 0x1c
     e04:	20 e0       	ldi	r18, 0x00	; 0
     e06:	30 e0       	ldi	r19, 0x00	; 0
     e08:	4a ef       	ldi	r20, 0xFA	; 250
     e0a:	54 e4       	ldi	r21, 0x44	; 68
     e0c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     e10:	dc 01       	movw	r26, r24
     e12:	cb 01       	movw	r24, r22
     e14:	8d 8b       	std	Y+21, r24	; 0x15
     e16:	9e 8b       	std	Y+22, r25	; 0x16
     e18:	af 8b       	std	Y+23, r26	; 0x17
     e1a:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
     e1c:	6d 89       	ldd	r22, Y+21	; 0x15
     e1e:	7e 89       	ldd	r23, Y+22	; 0x16
     e20:	8f 89       	ldd	r24, Y+23	; 0x17
     e22:	98 8d       	ldd	r25, Y+24	; 0x18
     e24:	20 e0       	ldi	r18, 0x00	; 0
     e26:	30 e0       	ldi	r19, 0x00	; 0
     e28:	40 e8       	ldi	r20, 0x80	; 128
     e2a:	5f e3       	ldi	r21, 0x3F	; 63
     e2c:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
     e30:	88 23       	and	r24, r24
     e32:	2c f4       	brge	.+10     	; 0xe3e <KPD_u8GetPressed+0x96>
		__ticks = 1;
     e34:	81 e0       	ldi	r24, 0x01	; 1
     e36:	90 e0       	ldi	r25, 0x00	; 0
     e38:	9c 8b       	std	Y+20, r25	; 0x14
     e3a:	8b 8b       	std	Y+19, r24	; 0x13
     e3c:	3f c0       	rjmp	.+126    	; 0xebc <KPD_u8GetPressed+0x114>
	else if (__tmp > 65535)
     e3e:	6d 89       	ldd	r22, Y+21	; 0x15
     e40:	7e 89       	ldd	r23, Y+22	; 0x16
     e42:	8f 89       	ldd	r24, Y+23	; 0x17
     e44:	98 8d       	ldd	r25, Y+24	; 0x18
     e46:	20 e0       	ldi	r18, 0x00	; 0
     e48:	3f ef       	ldi	r19, 0xFF	; 255
     e4a:	4f e7       	ldi	r20, 0x7F	; 127
     e4c:	57 e4       	ldi	r21, 0x47	; 71
     e4e:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
     e52:	18 16       	cp	r1, r24
     e54:	4c f5       	brge	.+82     	; 0xea8 <KPD_u8GetPressed+0x100>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     e56:	69 8d       	ldd	r22, Y+25	; 0x19
     e58:	7a 8d       	ldd	r23, Y+26	; 0x1a
     e5a:	8b 8d       	ldd	r24, Y+27	; 0x1b
     e5c:	9c 8d       	ldd	r25, Y+28	; 0x1c
     e5e:	20 e0       	ldi	r18, 0x00	; 0
     e60:	30 e0       	ldi	r19, 0x00	; 0
     e62:	40 e2       	ldi	r20, 0x20	; 32
     e64:	51 e4       	ldi	r21, 0x41	; 65
     e66:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     e6a:	dc 01       	movw	r26, r24
     e6c:	cb 01       	movw	r24, r22
     e6e:	bc 01       	movw	r22, r24
     e70:	cd 01       	movw	r24, r26
     e72:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     e76:	dc 01       	movw	r26, r24
     e78:	cb 01       	movw	r24, r22
     e7a:	9c 8b       	std	Y+20, r25	; 0x14
     e7c:	8b 8b       	std	Y+19, r24	; 0x13
     e7e:	0f c0       	rjmp	.+30     	; 0xe9e <KPD_u8GetPressed+0xf6>
     e80:	88 ec       	ldi	r24, 0xC8	; 200
     e82:	90 e0       	ldi	r25, 0x00	; 0
     e84:	9a 8b       	std	Y+18, r25	; 0x12
     e86:	89 8b       	std	Y+17, r24	; 0x11
     e88:	89 89       	ldd	r24, Y+17	; 0x11
     e8a:	9a 89       	ldd	r25, Y+18	; 0x12
     e8c:	01 97       	sbiw	r24, 0x01	; 1
     e8e:	f1 f7       	brne	.-4      	; 0xe8c <KPD_u8GetPressed+0xe4>
     e90:	9a 8b       	std	Y+18, r25	; 0x12
     e92:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     e94:	8b 89       	ldd	r24, Y+19	; 0x13
     e96:	9c 89       	ldd	r25, Y+20	; 0x14
     e98:	01 97       	sbiw	r24, 0x01	; 1
     e9a:	9c 8b       	std	Y+20, r25	; 0x14
     e9c:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     e9e:	8b 89       	ldd	r24, Y+19	; 0x13
     ea0:	9c 89       	ldd	r25, Y+20	; 0x14
     ea2:	00 97       	sbiw	r24, 0x00	; 0
     ea4:	69 f7       	brne	.-38     	; 0xe80 <KPD_u8GetPressed+0xd8>
     ea6:	14 c0       	rjmp	.+40     	; 0xed0 <KPD_u8GetPressed+0x128>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     ea8:	6d 89       	ldd	r22, Y+21	; 0x15
     eaa:	7e 89       	ldd	r23, Y+22	; 0x16
     eac:	8f 89       	ldd	r24, Y+23	; 0x17
     eae:	98 8d       	ldd	r25, Y+24	; 0x18
     eb0:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     eb4:	dc 01       	movw	r26, r24
     eb6:	cb 01       	movw	r24, r22
     eb8:	9c 8b       	std	Y+20, r25	; 0x14
     eba:	8b 8b       	std	Y+19, r24	; 0x13
     ebc:	8b 89       	ldd	r24, Y+19	; 0x13
     ebe:	9c 89       	ldd	r25, Y+20	; 0x14
     ec0:	98 8b       	std	Y+16, r25	; 0x10
     ec2:	8f 87       	std	Y+15, r24	; 0x0f
     ec4:	8f 85       	ldd	r24, Y+15	; 0x0f
     ec6:	98 89       	ldd	r25, Y+16	; 0x10
     ec8:	01 97       	sbiw	r24, 0x01	; 1
     eca:	f1 f7       	brne	.-4      	; 0xec8 <KPD_u8GetPressed+0x120>
     ecc:	98 8b       	std	Y+16, r25	; 0x10
     ece:	8f 87       	std	Y+15, r24	; 0x0f
			{
				_delay_ms(50); // bouncing
				DIO_enumGetPinValue(KPD_PORT, LOC_u8ROW_Iterator, &LOC_u8GetPressed);
     ed0:	9e 01       	movw	r18, r28
     ed2:	20 5e       	subi	r18, 0xE0	; 224
     ed4:	3f 4f       	sbci	r19, 0xFF	; 255
     ed6:	82 e0       	ldi	r24, 0x02	; 2
     ed8:	6e 8d       	ldd	r22, Y+30	; 0x1e
     eda:	a9 01       	movw	r20, r18
     edc:	0e 94 20 10 	call	0x2040	; 0x2040 <DIO_enumGetPinValue>
				
				if(LOC_u8GetPressed == 0)
     ee0:	88 a1       	ldd	r24, Y+32	; 0x20
     ee2:	88 23       	and	r24, r24
     ee4:	a9 f4       	brne	.+42     	; 0xf10 <KPD_u8GetPressed+0x168>
				{
					LOC_u8RetVal = KPD_u8Buttons[LOC_u8ROW_Iterator - KPD_ROW_INIT][LOC_u8COL_Iterator - KPD_COL_INIT];
     ee6:	8e 8d       	ldd	r24, Y+30	; 0x1e
     ee8:	48 2f       	mov	r20, r24
     eea:	50 e0       	ldi	r21, 0x00	; 0
     eec:	8d 8d       	ldd	r24, Y+29	; 0x1d
     eee:	88 2f       	mov	r24, r24
     ef0:	90 e0       	ldi	r25, 0x00	; 0
     ef2:	9c 01       	movw	r18, r24
     ef4:	24 50       	subi	r18, 0x04	; 4
     ef6:	30 40       	sbci	r19, 0x00	; 0
     ef8:	ca 01       	movw	r24, r20
     efa:	88 0f       	add	r24, r24
     efc:	99 1f       	adc	r25, r25
     efe:	88 0f       	add	r24, r24
     f00:	99 1f       	adc	r25, r25
     f02:	82 0f       	add	r24, r18
     f04:	93 1f       	adc	r25, r19
     f06:	fc 01       	movw	r30, r24
     f08:	e8 59       	subi	r30, 0x98	; 152
     f0a:	ff 4f       	sbci	r31, 0xFF	; 255
     f0c:	80 81       	ld	r24, Z
     f0e:	8f 8f       	std	Y+31, r24	; 0x1f
     f10:	80 e0       	ldi	r24, 0x00	; 0
     f12:	90 e0       	ldi	r25, 0x00	; 0
     f14:	a8 e4       	ldi	r26, 0x48	; 72
     f16:	b3 e4       	ldi	r27, 0x43	; 67
     f18:	8b 87       	std	Y+11, r24	; 0x0b
     f1a:	9c 87       	std	Y+12, r25	; 0x0c
     f1c:	ad 87       	std	Y+13, r26	; 0x0d
     f1e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     f20:	6b 85       	ldd	r22, Y+11	; 0x0b
     f22:	7c 85       	ldd	r23, Y+12	; 0x0c
     f24:	8d 85       	ldd	r24, Y+13	; 0x0d
     f26:	9e 85       	ldd	r25, Y+14	; 0x0e
     f28:	20 e0       	ldi	r18, 0x00	; 0
     f2a:	30 e0       	ldi	r19, 0x00	; 0
     f2c:	4a ef       	ldi	r20, 0xFA	; 250
     f2e:	54 e4       	ldi	r21, 0x44	; 68
     f30:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     f34:	dc 01       	movw	r26, r24
     f36:	cb 01       	movw	r24, r22
     f38:	8f 83       	std	Y+7, r24	; 0x07
     f3a:	98 87       	std	Y+8, r25	; 0x08
     f3c:	a9 87       	std	Y+9, r26	; 0x09
     f3e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     f40:	6f 81       	ldd	r22, Y+7	; 0x07
     f42:	78 85       	ldd	r23, Y+8	; 0x08
     f44:	89 85       	ldd	r24, Y+9	; 0x09
     f46:	9a 85       	ldd	r25, Y+10	; 0x0a
     f48:	20 e0       	ldi	r18, 0x00	; 0
     f4a:	30 e0       	ldi	r19, 0x00	; 0
     f4c:	40 e8       	ldi	r20, 0x80	; 128
     f4e:	5f e3       	ldi	r21, 0x3F	; 63
     f50:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
     f54:	88 23       	and	r24, r24
     f56:	2c f4       	brge	.+10     	; 0xf62 <KPD_u8GetPressed+0x1ba>
		__ticks = 1;
     f58:	81 e0       	ldi	r24, 0x01	; 1
     f5a:	90 e0       	ldi	r25, 0x00	; 0
     f5c:	9e 83       	std	Y+6, r25	; 0x06
     f5e:	8d 83       	std	Y+5, r24	; 0x05
     f60:	3f c0       	rjmp	.+126    	; 0xfe0 <KPD_u8GetPressed+0x238>
	else if (__tmp > 65535)
     f62:	6f 81       	ldd	r22, Y+7	; 0x07
     f64:	78 85       	ldd	r23, Y+8	; 0x08
     f66:	89 85       	ldd	r24, Y+9	; 0x09
     f68:	9a 85       	ldd	r25, Y+10	; 0x0a
     f6a:	20 e0       	ldi	r18, 0x00	; 0
     f6c:	3f ef       	ldi	r19, 0xFF	; 255
     f6e:	4f e7       	ldi	r20, 0x7F	; 127
     f70:	57 e4       	ldi	r21, 0x47	; 71
     f72:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
     f76:	18 16       	cp	r1, r24
     f78:	4c f5       	brge	.+82     	; 0xfcc <KPD_u8GetPressed+0x224>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     f7a:	6b 85       	ldd	r22, Y+11	; 0x0b
     f7c:	7c 85       	ldd	r23, Y+12	; 0x0c
     f7e:	8d 85       	ldd	r24, Y+13	; 0x0d
     f80:	9e 85       	ldd	r25, Y+14	; 0x0e
     f82:	20 e0       	ldi	r18, 0x00	; 0
     f84:	30 e0       	ldi	r19, 0x00	; 0
     f86:	40 e2       	ldi	r20, 0x20	; 32
     f88:	51 e4       	ldi	r21, 0x41	; 65
     f8a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     f8e:	dc 01       	movw	r26, r24
     f90:	cb 01       	movw	r24, r22
     f92:	bc 01       	movw	r22, r24
     f94:	cd 01       	movw	r24, r26
     f96:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     f9a:	dc 01       	movw	r26, r24
     f9c:	cb 01       	movw	r24, r22
     f9e:	9e 83       	std	Y+6, r25	; 0x06
     fa0:	8d 83       	std	Y+5, r24	; 0x05
     fa2:	0f c0       	rjmp	.+30     	; 0xfc2 <KPD_u8GetPressed+0x21a>
     fa4:	88 ec       	ldi	r24, 0xC8	; 200
     fa6:	90 e0       	ldi	r25, 0x00	; 0
     fa8:	9c 83       	std	Y+4, r25	; 0x04
     faa:	8b 83       	std	Y+3, r24	; 0x03
     fac:	8b 81       	ldd	r24, Y+3	; 0x03
     fae:	9c 81       	ldd	r25, Y+4	; 0x04
     fb0:	01 97       	sbiw	r24, 0x01	; 1
     fb2:	f1 f7       	brne	.-4      	; 0xfb0 <KPD_u8GetPressed+0x208>
     fb4:	9c 83       	std	Y+4, r25	; 0x04
     fb6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     fb8:	8d 81       	ldd	r24, Y+5	; 0x05
     fba:	9e 81       	ldd	r25, Y+6	; 0x06
     fbc:	01 97       	sbiw	r24, 0x01	; 1
     fbe:	9e 83       	std	Y+6, r25	; 0x06
     fc0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     fc2:	8d 81       	ldd	r24, Y+5	; 0x05
     fc4:	9e 81       	ldd	r25, Y+6	; 0x06
     fc6:	00 97       	sbiw	r24, 0x00	; 0
     fc8:	69 f7       	brne	.-38     	; 0xfa4 <KPD_u8GetPressed+0x1fc>
     fca:	1c c0       	rjmp	.+56     	; 0x1004 <KPD_u8GetPressed+0x25c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     fcc:	6f 81       	ldd	r22, Y+7	; 0x07
     fce:	78 85       	ldd	r23, Y+8	; 0x08
     fd0:	89 85       	ldd	r24, Y+9	; 0x09
     fd2:	9a 85       	ldd	r25, Y+10	; 0x0a
     fd4:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     fd8:	dc 01       	movw	r26, r24
     fda:	cb 01       	movw	r24, r22
     fdc:	9e 83       	std	Y+6, r25	; 0x06
     fde:	8d 83       	std	Y+5, r24	; 0x05
     fe0:	8d 81       	ldd	r24, Y+5	; 0x05
     fe2:	9e 81       	ldd	r25, Y+6	; 0x06
     fe4:	9a 83       	std	Y+2, r25	; 0x02
     fe6:	89 83       	std	Y+1, r24	; 0x01
     fe8:	89 81       	ldd	r24, Y+1	; 0x01
     fea:	9a 81       	ldd	r25, Y+2	; 0x02
     fec:	01 97       	sbiw	r24, 0x01	; 1
     fee:	f1 f7       	brne	.-4      	; 0xfec <KPD_u8GetPressed+0x244>
     ff0:	9a 83       	std	Y+2, r25	; 0x02
     ff2:	89 83       	std	Y+1, r24	; 0x01
     ff4:	07 c0       	rjmp	.+14     	; 0x1004 <KPD_u8GetPressed+0x25c>
	u8 LOC_u8COL_Iterator;
	
	for(LOC_u8COL_Iterator = KPD_COL_INIT; LOC_u8COL_Iterator < KPD_COL_END; LOC_u8COL_Iterator++)
	{
		DIO_enumSetPinValue(KPD_PORT, LOC_u8COL_Iterator, DIO_PIN_LOW);
		for(LOC_u8ROW_Iterator = KPD_ROW_INIT; LOC_u8ROW_Iterator < KPD_ROW_END; LOC_u8ROW_Iterator++)
     ff6:	8e 8d       	ldd	r24, Y+30	; 0x1e
     ff8:	8f 5f       	subi	r24, 0xFF	; 255
     ffa:	8e 8f       	std	Y+30, r24	; 0x1e
     ffc:	8e 8d       	ldd	r24, Y+30	; 0x1e
     ffe:	83 30       	cpi	r24, 0x03	; 3
    1000:	08 f4       	brcc	.+2      	; 0x1004 <KPD_u8GetPressed+0x25c>
    1002:	e8 ce       	rjmp	.-560    	; 0xdd4 <KPD_u8GetPressed+0x2c>
				_delay_ms(200); // if continuous pressing
				break;
			}
		}
		
		DIO_enumSetPinValue(KPD_PORT, LOC_u8COL_Iterator, DIO_PIN_HIGH);
    1004:	82 e0       	ldi	r24, 0x02	; 2
    1006:	6d 8d       	ldd	r22, Y+29	; 0x1d
    1008:	41 e0       	ldi	r20, 0x01	; 1
    100a:	0e 94 11 0f 	call	0x1e22	; 0x1e22 <DIO_enumSetPinValue>
	u8 LOC_u8GetPressed;
	
	u8 LOC_u8ROW_Iterator;
	u8 LOC_u8COL_Iterator;
	
	for(LOC_u8COL_Iterator = KPD_COL_INIT; LOC_u8COL_Iterator < KPD_COL_END; LOC_u8COL_Iterator++)
    100e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1010:	8f 5f       	subi	r24, 0xFF	; 255
    1012:	8d 8f       	std	Y+29, r24	; 0x1d
    1014:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1016:	87 30       	cpi	r24, 0x07	; 7
    1018:	08 f4       	brcc	.+2      	; 0x101c <KPD_u8GetPressed+0x274>
    101a:	d5 ce       	rjmp	.-598    	; 0xdc6 <KPD_u8GetPressed+0x1e>
		}
		
		DIO_enumSetPinValue(KPD_PORT, LOC_u8COL_Iterator, DIO_PIN_HIGH);
	}
	
	return LOC_u8RetVal;
    101c:	8f 8d       	ldd	r24, Y+31	; 0x1f
}
    101e:	a0 96       	adiw	r28, 0x20	; 32
    1020:	0f b6       	in	r0, 0x3f	; 63
    1022:	f8 94       	cli
    1024:	de bf       	out	0x3e, r29	; 62
    1026:	0f be       	out	0x3f, r0	; 63
    1028:	cd bf       	out	0x3d, r28	; 61
    102a:	cf 91       	pop	r28
    102c:	df 91       	pop	r29
    102e:	08 95       	ret

00001030 <LCD_voidInit>:
#include "LCD_private.h"
#include "LCD_config.h"
#include "util/delay.h"

void LCD_voidInit()
{
    1030:	0f 93       	push	r16
    1032:	1f 93       	push	r17
    1034:	df 93       	push	r29
    1036:	cf 93       	push	r28
    1038:	cd b7       	in	r28, 0x3d	; 61
    103a:	de b7       	in	r29, 0x3e	; 62
    103c:	c4 55       	subi	r28, 0x54	; 84
    103e:	d0 40       	sbci	r29, 0x00	; 0
    1040:	0f b6       	in	r0, 0x3f	; 63
    1042:	f8 94       	cli
    1044:	de bf       	out	0x3e, r29	; 62
    1046:	0f be       	out	0x3f, r0	; 63
    1048:	cd bf       	out	0x3d, r28	; 61
	DIO_enumSetPortDirection(LCD_CTRL_PORT, DIO_PORT_OUTPUT);
    104a:	80 e0       	ldi	r24, 0x00	; 0
    104c:	6f ef       	ldi	r22, 0xFF	; 255
    104e:	0e 94 42 13 	call	0x2684	; 0x2684 <DIO_enumSetPortDirection>
	DIO_enumSetPortDirection(LCD_DATA_PORT, DIO_PORT_OUTPUT);
    1052:	83 e0       	ldi	r24, 0x03	; 3
    1054:	6f ef       	ldi	r22, 0xFF	; 255
    1056:	0e 94 42 13 	call	0x2684	; 0x2684 <DIO_enumSetPortDirection>
    105a:	fe 01       	movw	r30, r28
    105c:	ef 5a       	subi	r30, 0xAF	; 175
    105e:	ff 4f       	sbci	r31, 0xFF	; 255
    1060:	80 e0       	ldi	r24, 0x00	; 0
    1062:	90 e0       	ldi	r25, 0x00	; 0
    1064:	a0 ef       	ldi	r26, 0xF0	; 240
    1066:	b1 e4       	ldi	r27, 0x41	; 65
    1068:	80 83       	st	Z, r24
    106a:	91 83       	std	Z+1, r25	; 0x01
    106c:	a2 83       	std	Z+2, r26	; 0x02
    106e:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1070:	8e 01       	movw	r16, r28
    1072:	03 5b       	subi	r16, 0xB3	; 179
    1074:	1f 4f       	sbci	r17, 0xFF	; 255
    1076:	fe 01       	movw	r30, r28
    1078:	ef 5a       	subi	r30, 0xAF	; 175
    107a:	ff 4f       	sbci	r31, 0xFF	; 255
    107c:	60 81       	ld	r22, Z
    107e:	71 81       	ldd	r23, Z+1	; 0x01
    1080:	82 81       	ldd	r24, Z+2	; 0x02
    1082:	93 81       	ldd	r25, Z+3	; 0x03
    1084:	20 e0       	ldi	r18, 0x00	; 0
    1086:	30 e0       	ldi	r19, 0x00	; 0
    1088:	4a ef       	ldi	r20, 0xFA	; 250
    108a:	54 e4       	ldi	r21, 0x44	; 68
    108c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1090:	dc 01       	movw	r26, r24
    1092:	cb 01       	movw	r24, r22
    1094:	f8 01       	movw	r30, r16
    1096:	80 83       	st	Z, r24
    1098:	91 83       	std	Z+1, r25	; 0x01
    109a:	a2 83       	std	Z+2, r26	; 0x02
    109c:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    109e:	fe 01       	movw	r30, r28
    10a0:	e3 5b       	subi	r30, 0xB3	; 179
    10a2:	ff 4f       	sbci	r31, 0xFF	; 255
    10a4:	60 81       	ld	r22, Z
    10a6:	71 81       	ldd	r23, Z+1	; 0x01
    10a8:	82 81       	ldd	r24, Z+2	; 0x02
    10aa:	93 81       	ldd	r25, Z+3	; 0x03
    10ac:	20 e0       	ldi	r18, 0x00	; 0
    10ae:	30 e0       	ldi	r19, 0x00	; 0
    10b0:	40 e8       	ldi	r20, 0x80	; 128
    10b2:	5f e3       	ldi	r21, 0x3F	; 63
    10b4:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    10b8:	88 23       	and	r24, r24
    10ba:	44 f4       	brge	.+16     	; 0x10cc <LCD_voidInit+0x9c>
		__ticks = 1;
    10bc:	fe 01       	movw	r30, r28
    10be:	e5 5b       	subi	r30, 0xB5	; 181
    10c0:	ff 4f       	sbci	r31, 0xFF	; 255
    10c2:	81 e0       	ldi	r24, 0x01	; 1
    10c4:	90 e0       	ldi	r25, 0x00	; 0
    10c6:	91 83       	std	Z+1, r25	; 0x01
    10c8:	80 83       	st	Z, r24
    10ca:	64 c0       	rjmp	.+200    	; 0x1194 <LCD_voidInit+0x164>
	else if (__tmp > 65535)
    10cc:	fe 01       	movw	r30, r28
    10ce:	e3 5b       	subi	r30, 0xB3	; 179
    10d0:	ff 4f       	sbci	r31, 0xFF	; 255
    10d2:	60 81       	ld	r22, Z
    10d4:	71 81       	ldd	r23, Z+1	; 0x01
    10d6:	82 81       	ldd	r24, Z+2	; 0x02
    10d8:	93 81       	ldd	r25, Z+3	; 0x03
    10da:	20 e0       	ldi	r18, 0x00	; 0
    10dc:	3f ef       	ldi	r19, 0xFF	; 255
    10de:	4f e7       	ldi	r20, 0x7F	; 127
    10e0:	57 e4       	ldi	r21, 0x47	; 71
    10e2:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    10e6:	18 16       	cp	r1, r24
    10e8:	0c f0       	brlt	.+2      	; 0x10ec <LCD_voidInit+0xbc>
    10ea:	43 c0       	rjmp	.+134    	; 0x1172 <LCD_voidInit+0x142>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    10ec:	fe 01       	movw	r30, r28
    10ee:	ef 5a       	subi	r30, 0xAF	; 175
    10f0:	ff 4f       	sbci	r31, 0xFF	; 255
    10f2:	60 81       	ld	r22, Z
    10f4:	71 81       	ldd	r23, Z+1	; 0x01
    10f6:	82 81       	ldd	r24, Z+2	; 0x02
    10f8:	93 81       	ldd	r25, Z+3	; 0x03
    10fa:	20 e0       	ldi	r18, 0x00	; 0
    10fc:	30 e0       	ldi	r19, 0x00	; 0
    10fe:	40 e2       	ldi	r20, 0x20	; 32
    1100:	51 e4       	ldi	r21, 0x41	; 65
    1102:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1106:	dc 01       	movw	r26, r24
    1108:	cb 01       	movw	r24, r22
    110a:	8e 01       	movw	r16, r28
    110c:	05 5b       	subi	r16, 0xB5	; 181
    110e:	1f 4f       	sbci	r17, 0xFF	; 255
    1110:	bc 01       	movw	r22, r24
    1112:	cd 01       	movw	r24, r26
    1114:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1118:	dc 01       	movw	r26, r24
    111a:	cb 01       	movw	r24, r22
    111c:	f8 01       	movw	r30, r16
    111e:	91 83       	std	Z+1, r25	; 0x01
    1120:	80 83       	st	Z, r24
    1122:	1f c0       	rjmp	.+62     	; 0x1162 <LCD_voidInit+0x132>
    1124:	fe 01       	movw	r30, r28
    1126:	e7 5b       	subi	r30, 0xB7	; 183
    1128:	ff 4f       	sbci	r31, 0xFF	; 255
    112a:	88 ec       	ldi	r24, 0xC8	; 200
    112c:	90 e0       	ldi	r25, 0x00	; 0
    112e:	91 83       	std	Z+1, r25	; 0x01
    1130:	80 83       	st	Z, r24
    1132:	fe 01       	movw	r30, r28
    1134:	e7 5b       	subi	r30, 0xB7	; 183
    1136:	ff 4f       	sbci	r31, 0xFF	; 255
    1138:	80 81       	ld	r24, Z
    113a:	91 81       	ldd	r25, Z+1	; 0x01
    113c:	01 97       	sbiw	r24, 0x01	; 1
    113e:	f1 f7       	brne	.-4      	; 0x113c <LCD_voidInit+0x10c>
    1140:	fe 01       	movw	r30, r28
    1142:	e7 5b       	subi	r30, 0xB7	; 183
    1144:	ff 4f       	sbci	r31, 0xFF	; 255
    1146:	91 83       	std	Z+1, r25	; 0x01
    1148:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    114a:	de 01       	movw	r26, r28
    114c:	a5 5b       	subi	r26, 0xB5	; 181
    114e:	bf 4f       	sbci	r27, 0xFF	; 255
    1150:	fe 01       	movw	r30, r28
    1152:	e5 5b       	subi	r30, 0xB5	; 181
    1154:	ff 4f       	sbci	r31, 0xFF	; 255
    1156:	80 81       	ld	r24, Z
    1158:	91 81       	ldd	r25, Z+1	; 0x01
    115a:	01 97       	sbiw	r24, 0x01	; 1
    115c:	11 96       	adiw	r26, 0x01	; 1
    115e:	9c 93       	st	X, r25
    1160:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1162:	fe 01       	movw	r30, r28
    1164:	e5 5b       	subi	r30, 0xB5	; 181
    1166:	ff 4f       	sbci	r31, 0xFF	; 255
    1168:	80 81       	ld	r24, Z
    116a:	91 81       	ldd	r25, Z+1	; 0x01
    116c:	00 97       	sbiw	r24, 0x00	; 0
    116e:	d1 f6       	brne	.-76     	; 0x1124 <LCD_voidInit+0xf4>
    1170:	27 c0       	rjmp	.+78     	; 0x11c0 <LCD_voidInit+0x190>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1172:	8e 01       	movw	r16, r28
    1174:	05 5b       	subi	r16, 0xB5	; 181
    1176:	1f 4f       	sbci	r17, 0xFF	; 255
    1178:	fe 01       	movw	r30, r28
    117a:	e3 5b       	subi	r30, 0xB3	; 179
    117c:	ff 4f       	sbci	r31, 0xFF	; 255
    117e:	60 81       	ld	r22, Z
    1180:	71 81       	ldd	r23, Z+1	; 0x01
    1182:	82 81       	ldd	r24, Z+2	; 0x02
    1184:	93 81       	ldd	r25, Z+3	; 0x03
    1186:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    118a:	dc 01       	movw	r26, r24
    118c:	cb 01       	movw	r24, r22
    118e:	f8 01       	movw	r30, r16
    1190:	91 83       	std	Z+1, r25	; 0x01
    1192:	80 83       	st	Z, r24
    1194:	de 01       	movw	r26, r28
    1196:	a9 5b       	subi	r26, 0xB9	; 185
    1198:	bf 4f       	sbci	r27, 0xFF	; 255
    119a:	fe 01       	movw	r30, r28
    119c:	e5 5b       	subi	r30, 0xB5	; 181
    119e:	ff 4f       	sbci	r31, 0xFF	; 255
    11a0:	80 81       	ld	r24, Z
    11a2:	91 81       	ldd	r25, Z+1	; 0x01
    11a4:	8d 93       	st	X+, r24
    11a6:	9c 93       	st	X, r25
    11a8:	fe 01       	movw	r30, r28
    11aa:	e9 5b       	subi	r30, 0xB9	; 185
    11ac:	ff 4f       	sbci	r31, 0xFF	; 255
    11ae:	80 81       	ld	r24, Z
    11b0:	91 81       	ldd	r25, Z+1	; 0x01
    11b2:	01 97       	sbiw	r24, 0x01	; 1
    11b4:	f1 f7       	brne	.-4      	; 0x11b2 <LCD_voidInit+0x182>
    11b6:	fe 01       	movw	r30, r28
    11b8:	e9 5b       	subi	r30, 0xB9	; 185
    11ba:	ff 4f       	sbci	r31, 0xFF	; 255
    11bc:	91 83       	std	Z+1, r25	; 0x01
    11be:	80 83       	st	Z, r24
	//DIO_enumSetPortValue(LCD_CTRL_PORT, DIO_PORT_HIGH);
	_delay_ms(30);

	LCD_voidSendCommand(LCD_HOME);
    11c0:	82 e0       	ldi	r24, 0x02	; 2
    11c2:	0e 94 48 0b 	call	0x1690	; 0x1690 <LCD_voidSendCommand>
    11c6:	fe 01       	movw	r30, r28
    11c8:	ed 5b       	subi	r30, 0xBD	; 189
    11ca:	ff 4f       	sbci	r31, 0xFF	; 255
    11cc:	80 e0       	ldi	r24, 0x00	; 0
    11ce:	90 e0       	ldi	r25, 0x00	; 0
    11d0:	a0 e8       	ldi	r26, 0x80	; 128
    11d2:	bf e3       	ldi	r27, 0x3F	; 63
    11d4:	80 83       	st	Z, r24
    11d6:	91 83       	std	Z+1, r25	; 0x01
    11d8:	a2 83       	std	Z+2, r26	; 0x02
    11da:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    11dc:	8e 01       	movw	r16, r28
    11de:	01 5c       	subi	r16, 0xC1	; 193
    11e0:	1f 4f       	sbci	r17, 0xFF	; 255
    11e2:	fe 01       	movw	r30, r28
    11e4:	ed 5b       	subi	r30, 0xBD	; 189
    11e6:	ff 4f       	sbci	r31, 0xFF	; 255
    11e8:	60 81       	ld	r22, Z
    11ea:	71 81       	ldd	r23, Z+1	; 0x01
    11ec:	82 81       	ldd	r24, Z+2	; 0x02
    11ee:	93 81       	ldd	r25, Z+3	; 0x03
    11f0:	20 e0       	ldi	r18, 0x00	; 0
    11f2:	30 e0       	ldi	r19, 0x00	; 0
    11f4:	4a ef       	ldi	r20, 0xFA	; 250
    11f6:	54 e4       	ldi	r21, 0x44	; 68
    11f8:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    11fc:	dc 01       	movw	r26, r24
    11fe:	cb 01       	movw	r24, r22
    1200:	f8 01       	movw	r30, r16
    1202:	80 83       	st	Z, r24
    1204:	91 83       	std	Z+1, r25	; 0x01
    1206:	a2 83       	std	Z+2, r26	; 0x02
    1208:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    120a:	fe 01       	movw	r30, r28
    120c:	ff 96       	adiw	r30, 0x3f	; 63
    120e:	60 81       	ld	r22, Z
    1210:	71 81       	ldd	r23, Z+1	; 0x01
    1212:	82 81       	ldd	r24, Z+2	; 0x02
    1214:	93 81       	ldd	r25, Z+3	; 0x03
    1216:	20 e0       	ldi	r18, 0x00	; 0
    1218:	30 e0       	ldi	r19, 0x00	; 0
    121a:	40 e8       	ldi	r20, 0x80	; 128
    121c:	5f e3       	ldi	r21, 0x3F	; 63
    121e:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1222:	88 23       	and	r24, r24
    1224:	2c f4       	brge	.+10     	; 0x1230 <LCD_voidInit+0x200>
		__ticks = 1;
    1226:	81 e0       	ldi	r24, 0x01	; 1
    1228:	90 e0       	ldi	r25, 0x00	; 0
    122a:	9e af       	std	Y+62, r25	; 0x3e
    122c:	8d af       	std	Y+61, r24	; 0x3d
    122e:	46 c0       	rjmp	.+140    	; 0x12bc <LCD_voidInit+0x28c>
	else if (__tmp > 65535)
    1230:	fe 01       	movw	r30, r28
    1232:	ff 96       	adiw	r30, 0x3f	; 63
    1234:	60 81       	ld	r22, Z
    1236:	71 81       	ldd	r23, Z+1	; 0x01
    1238:	82 81       	ldd	r24, Z+2	; 0x02
    123a:	93 81       	ldd	r25, Z+3	; 0x03
    123c:	20 e0       	ldi	r18, 0x00	; 0
    123e:	3f ef       	ldi	r19, 0xFF	; 255
    1240:	4f e7       	ldi	r20, 0x7F	; 127
    1242:	57 e4       	ldi	r21, 0x47	; 71
    1244:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1248:	18 16       	cp	r1, r24
    124a:	64 f5       	brge	.+88     	; 0x12a4 <LCD_voidInit+0x274>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    124c:	fe 01       	movw	r30, r28
    124e:	ed 5b       	subi	r30, 0xBD	; 189
    1250:	ff 4f       	sbci	r31, 0xFF	; 255
    1252:	60 81       	ld	r22, Z
    1254:	71 81       	ldd	r23, Z+1	; 0x01
    1256:	82 81       	ldd	r24, Z+2	; 0x02
    1258:	93 81       	ldd	r25, Z+3	; 0x03
    125a:	20 e0       	ldi	r18, 0x00	; 0
    125c:	30 e0       	ldi	r19, 0x00	; 0
    125e:	40 e2       	ldi	r20, 0x20	; 32
    1260:	51 e4       	ldi	r21, 0x41	; 65
    1262:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1266:	dc 01       	movw	r26, r24
    1268:	cb 01       	movw	r24, r22
    126a:	bc 01       	movw	r22, r24
    126c:	cd 01       	movw	r24, r26
    126e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1272:	dc 01       	movw	r26, r24
    1274:	cb 01       	movw	r24, r22
    1276:	9e af       	std	Y+62, r25	; 0x3e
    1278:	8d af       	std	Y+61, r24	; 0x3d
    127a:	0f c0       	rjmp	.+30     	; 0x129a <LCD_voidInit+0x26a>
    127c:	88 ec       	ldi	r24, 0xC8	; 200
    127e:	90 e0       	ldi	r25, 0x00	; 0
    1280:	9c af       	std	Y+60, r25	; 0x3c
    1282:	8b af       	std	Y+59, r24	; 0x3b
    1284:	8b ad       	ldd	r24, Y+59	; 0x3b
    1286:	9c ad       	ldd	r25, Y+60	; 0x3c
    1288:	01 97       	sbiw	r24, 0x01	; 1
    128a:	f1 f7       	brne	.-4      	; 0x1288 <LCD_voidInit+0x258>
    128c:	9c af       	std	Y+60, r25	; 0x3c
    128e:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1290:	8d ad       	ldd	r24, Y+61	; 0x3d
    1292:	9e ad       	ldd	r25, Y+62	; 0x3e
    1294:	01 97       	sbiw	r24, 0x01	; 1
    1296:	9e af       	std	Y+62, r25	; 0x3e
    1298:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    129a:	8d ad       	ldd	r24, Y+61	; 0x3d
    129c:	9e ad       	ldd	r25, Y+62	; 0x3e
    129e:	00 97       	sbiw	r24, 0x00	; 0
    12a0:	69 f7       	brne	.-38     	; 0x127c <LCD_voidInit+0x24c>
    12a2:	16 c0       	rjmp	.+44     	; 0x12d0 <LCD_voidInit+0x2a0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    12a4:	fe 01       	movw	r30, r28
    12a6:	ff 96       	adiw	r30, 0x3f	; 63
    12a8:	60 81       	ld	r22, Z
    12aa:	71 81       	ldd	r23, Z+1	; 0x01
    12ac:	82 81       	ldd	r24, Z+2	; 0x02
    12ae:	93 81       	ldd	r25, Z+3	; 0x03
    12b0:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    12b4:	dc 01       	movw	r26, r24
    12b6:	cb 01       	movw	r24, r22
    12b8:	9e af       	std	Y+62, r25	; 0x3e
    12ba:	8d af       	std	Y+61, r24	; 0x3d
    12bc:	8d ad       	ldd	r24, Y+61	; 0x3d
    12be:	9e ad       	ldd	r25, Y+62	; 0x3e
    12c0:	9a af       	std	Y+58, r25	; 0x3a
    12c2:	89 af       	std	Y+57, r24	; 0x39
    12c4:	89 ad       	ldd	r24, Y+57	; 0x39
    12c6:	9a ad       	ldd	r25, Y+58	; 0x3a
    12c8:	01 97       	sbiw	r24, 0x01	; 1
    12ca:	f1 f7       	brne	.-4      	; 0x12c8 <LCD_voidInit+0x298>
    12cc:	9a af       	std	Y+58, r25	; 0x3a
    12ce:	89 af       	std	Y+57, r24	; 0x39
	_delay_ms(1);

	LCD_voidSendCommand(0X38);
    12d0:	88 e3       	ldi	r24, 0x38	; 56
    12d2:	0e 94 48 0b 	call	0x1690	; 0x1690 <LCD_voidSendCommand>
    12d6:	80 e0       	ldi	r24, 0x00	; 0
    12d8:	90 e0       	ldi	r25, 0x00	; 0
    12da:	a0 e8       	ldi	r26, 0x80	; 128
    12dc:	bf e3       	ldi	r27, 0x3F	; 63
    12de:	8d ab       	std	Y+53, r24	; 0x35
    12e0:	9e ab       	std	Y+54, r25	; 0x36
    12e2:	af ab       	std	Y+55, r26	; 0x37
    12e4:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    12e6:	6d a9       	ldd	r22, Y+53	; 0x35
    12e8:	7e a9       	ldd	r23, Y+54	; 0x36
    12ea:	8f a9       	ldd	r24, Y+55	; 0x37
    12ec:	98 ad       	ldd	r25, Y+56	; 0x38
    12ee:	20 e0       	ldi	r18, 0x00	; 0
    12f0:	30 e0       	ldi	r19, 0x00	; 0
    12f2:	4a ef       	ldi	r20, 0xFA	; 250
    12f4:	54 e4       	ldi	r21, 0x44	; 68
    12f6:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    12fa:	dc 01       	movw	r26, r24
    12fc:	cb 01       	movw	r24, r22
    12fe:	89 ab       	std	Y+49, r24	; 0x31
    1300:	9a ab       	std	Y+50, r25	; 0x32
    1302:	ab ab       	std	Y+51, r26	; 0x33
    1304:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1306:	69 a9       	ldd	r22, Y+49	; 0x31
    1308:	7a a9       	ldd	r23, Y+50	; 0x32
    130a:	8b a9       	ldd	r24, Y+51	; 0x33
    130c:	9c a9       	ldd	r25, Y+52	; 0x34
    130e:	20 e0       	ldi	r18, 0x00	; 0
    1310:	30 e0       	ldi	r19, 0x00	; 0
    1312:	40 e8       	ldi	r20, 0x80	; 128
    1314:	5f e3       	ldi	r21, 0x3F	; 63
    1316:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    131a:	88 23       	and	r24, r24
    131c:	2c f4       	brge	.+10     	; 0x1328 <LCD_voidInit+0x2f8>
		__ticks = 1;
    131e:	81 e0       	ldi	r24, 0x01	; 1
    1320:	90 e0       	ldi	r25, 0x00	; 0
    1322:	98 ab       	std	Y+48, r25	; 0x30
    1324:	8f a7       	std	Y+47, r24	; 0x2f
    1326:	3f c0       	rjmp	.+126    	; 0x13a6 <LCD_voidInit+0x376>
	else if (__tmp > 65535)
    1328:	69 a9       	ldd	r22, Y+49	; 0x31
    132a:	7a a9       	ldd	r23, Y+50	; 0x32
    132c:	8b a9       	ldd	r24, Y+51	; 0x33
    132e:	9c a9       	ldd	r25, Y+52	; 0x34
    1330:	20 e0       	ldi	r18, 0x00	; 0
    1332:	3f ef       	ldi	r19, 0xFF	; 255
    1334:	4f e7       	ldi	r20, 0x7F	; 127
    1336:	57 e4       	ldi	r21, 0x47	; 71
    1338:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    133c:	18 16       	cp	r1, r24
    133e:	4c f5       	brge	.+82     	; 0x1392 <LCD_voidInit+0x362>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1340:	6d a9       	ldd	r22, Y+53	; 0x35
    1342:	7e a9       	ldd	r23, Y+54	; 0x36
    1344:	8f a9       	ldd	r24, Y+55	; 0x37
    1346:	98 ad       	ldd	r25, Y+56	; 0x38
    1348:	20 e0       	ldi	r18, 0x00	; 0
    134a:	30 e0       	ldi	r19, 0x00	; 0
    134c:	40 e2       	ldi	r20, 0x20	; 32
    134e:	51 e4       	ldi	r21, 0x41	; 65
    1350:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1354:	dc 01       	movw	r26, r24
    1356:	cb 01       	movw	r24, r22
    1358:	bc 01       	movw	r22, r24
    135a:	cd 01       	movw	r24, r26
    135c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1360:	dc 01       	movw	r26, r24
    1362:	cb 01       	movw	r24, r22
    1364:	98 ab       	std	Y+48, r25	; 0x30
    1366:	8f a7       	std	Y+47, r24	; 0x2f
    1368:	0f c0       	rjmp	.+30     	; 0x1388 <LCD_voidInit+0x358>
    136a:	88 ec       	ldi	r24, 0xC8	; 200
    136c:	90 e0       	ldi	r25, 0x00	; 0
    136e:	9e a7       	std	Y+46, r25	; 0x2e
    1370:	8d a7       	std	Y+45, r24	; 0x2d
    1372:	8d a5       	ldd	r24, Y+45	; 0x2d
    1374:	9e a5       	ldd	r25, Y+46	; 0x2e
    1376:	01 97       	sbiw	r24, 0x01	; 1
    1378:	f1 f7       	brne	.-4      	; 0x1376 <LCD_voidInit+0x346>
    137a:	9e a7       	std	Y+46, r25	; 0x2e
    137c:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    137e:	8f a5       	ldd	r24, Y+47	; 0x2f
    1380:	98 a9       	ldd	r25, Y+48	; 0x30
    1382:	01 97       	sbiw	r24, 0x01	; 1
    1384:	98 ab       	std	Y+48, r25	; 0x30
    1386:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1388:	8f a5       	ldd	r24, Y+47	; 0x2f
    138a:	98 a9       	ldd	r25, Y+48	; 0x30
    138c:	00 97       	sbiw	r24, 0x00	; 0
    138e:	69 f7       	brne	.-38     	; 0x136a <LCD_voidInit+0x33a>
    1390:	14 c0       	rjmp	.+40     	; 0x13ba <LCD_voidInit+0x38a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1392:	69 a9       	ldd	r22, Y+49	; 0x31
    1394:	7a a9       	ldd	r23, Y+50	; 0x32
    1396:	8b a9       	ldd	r24, Y+51	; 0x33
    1398:	9c a9       	ldd	r25, Y+52	; 0x34
    139a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    139e:	dc 01       	movw	r26, r24
    13a0:	cb 01       	movw	r24, r22
    13a2:	98 ab       	std	Y+48, r25	; 0x30
    13a4:	8f a7       	std	Y+47, r24	; 0x2f
    13a6:	8f a5       	ldd	r24, Y+47	; 0x2f
    13a8:	98 a9       	ldd	r25, Y+48	; 0x30
    13aa:	9c a7       	std	Y+44, r25	; 0x2c
    13ac:	8b a7       	std	Y+43, r24	; 0x2b
    13ae:	8b a5       	ldd	r24, Y+43	; 0x2b
    13b0:	9c a5       	ldd	r25, Y+44	; 0x2c
    13b2:	01 97       	sbiw	r24, 0x01	; 1
    13b4:	f1 f7       	brne	.-4      	; 0x13b2 <LCD_voidInit+0x382>
    13b6:	9c a7       	std	Y+44, r25	; 0x2c
    13b8:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1);

	LCD_voidSendCommand(LCD_DISPLAY_ON_CURSOR_OFF);
    13ba:	8c e0       	ldi	r24, 0x0C	; 12
    13bc:	0e 94 48 0b 	call	0x1690	; 0x1690 <LCD_voidSendCommand>
    13c0:	80 e0       	ldi	r24, 0x00	; 0
    13c2:	90 e0       	ldi	r25, 0x00	; 0
    13c4:	a0 e8       	ldi	r26, 0x80	; 128
    13c6:	bf e3       	ldi	r27, 0x3F	; 63
    13c8:	8f a3       	std	Y+39, r24	; 0x27
    13ca:	98 a7       	std	Y+40, r25	; 0x28
    13cc:	a9 a7       	std	Y+41, r26	; 0x29
    13ce:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    13d0:	6f a1       	ldd	r22, Y+39	; 0x27
    13d2:	78 a5       	ldd	r23, Y+40	; 0x28
    13d4:	89 a5       	ldd	r24, Y+41	; 0x29
    13d6:	9a a5       	ldd	r25, Y+42	; 0x2a
    13d8:	20 e0       	ldi	r18, 0x00	; 0
    13da:	30 e0       	ldi	r19, 0x00	; 0
    13dc:	4a ef       	ldi	r20, 0xFA	; 250
    13de:	54 e4       	ldi	r21, 0x44	; 68
    13e0:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    13e4:	dc 01       	movw	r26, r24
    13e6:	cb 01       	movw	r24, r22
    13e8:	8b a3       	std	Y+35, r24	; 0x23
    13ea:	9c a3       	std	Y+36, r25	; 0x24
    13ec:	ad a3       	std	Y+37, r26	; 0x25
    13ee:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    13f0:	6b a1       	ldd	r22, Y+35	; 0x23
    13f2:	7c a1       	ldd	r23, Y+36	; 0x24
    13f4:	8d a1       	ldd	r24, Y+37	; 0x25
    13f6:	9e a1       	ldd	r25, Y+38	; 0x26
    13f8:	20 e0       	ldi	r18, 0x00	; 0
    13fa:	30 e0       	ldi	r19, 0x00	; 0
    13fc:	40 e8       	ldi	r20, 0x80	; 128
    13fe:	5f e3       	ldi	r21, 0x3F	; 63
    1400:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1404:	88 23       	and	r24, r24
    1406:	2c f4       	brge	.+10     	; 0x1412 <LCD_voidInit+0x3e2>
		__ticks = 1;
    1408:	81 e0       	ldi	r24, 0x01	; 1
    140a:	90 e0       	ldi	r25, 0x00	; 0
    140c:	9a a3       	std	Y+34, r25	; 0x22
    140e:	89 a3       	std	Y+33, r24	; 0x21
    1410:	3f c0       	rjmp	.+126    	; 0x1490 <LCD_voidInit+0x460>
	else if (__tmp > 65535)
    1412:	6b a1       	ldd	r22, Y+35	; 0x23
    1414:	7c a1       	ldd	r23, Y+36	; 0x24
    1416:	8d a1       	ldd	r24, Y+37	; 0x25
    1418:	9e a1       	ldd	r25, Y+38	; 0x26
    141a:	20 e0       	ldi	r18, 0x00	; 0
    141c:	3f ef       	ldi	r19, 0xFF	; 255
    141e:	4f e7       	ldi	r20, 0x7F	; 127
    1420:	57 e4       	ldi	r21, 0x47	; 71
    1422:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1426:	18 16       	cp	r1, r24
    1428:	4c f5       	brge	.+82     	; 0x147c <LCD_voidInit+0x44c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    142a:	6f a1       	ldd	r22, Y+39	; 0x27
    142c:	78 a5       	ldd	r23, Y+40	; 0x28
    142e:	89 a5       	ldd	r24, Y+41	; 0x29
    1430:	9a a5       	ldd	r25, Y+42	; 0x2a
    1432:	20 e0       	ldi	r18, 0x00	; 0
    1434:	30 e0       	ldi	r19, 0x00	; 0
    1436:	40 e2       	ldi	r20, 0x20	; 32
    1438:	51 e4       	ldi	r21, 0x41	; 65
    143a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    143e:	dc 01       	movw	r26, r24
    1440:	cb 01       	movw	r24, r22
    1442:	bc 01       	movw	r22, r24
    1444:	cd 01       	movw	r24, r26
    1446:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    144a:	dc 01       	movw	r26, r24
    144c:	cb 01       	movw	r24, r22
    144e:	9a a3       	std	Y+34, r25	; 0x22
    1450:	89 a3       	std	Y+33, r24	; 0x21
    1452:	0f c0       	rjmp	.+30     	; 0x1472 <LCD_voidInit+0x442>
    1454:	88 ec       	ldi	r24, 0xC8	; 200
    1456:	90 e0       	ldi	r25, 0x00	; 0
    1458:	98 a3       	std	Y+32, r25	; 0x20
    145a:	8f 8f       	std	Y+31, r24	; 0x1f
    145c:	8f 8d       	ldd	r24, Y+31	; 0x1f
    145e:	98 a1       	ldd	r25, Y+32	; 0x20
    1460:	01 97       	sbiw	r24, 0x01	; 1
    1462:	f1 f7       	brne	.-4      	; 0x1460 <LCD_voidInit+0x430>
    1464:	98 a3       	std	Y+32, r25	; 0x20
    1466:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1468:	89 a1       	ldd	r24, Y+33	; 0x21
    146a:	9a a1       	ldd	r25, Y+34	; 0x22
    146c:	01 97       	sbiw	r24, 0x01	; 1
    146e:	9a a3       	std	Y+34, r25	; 0x22
    1470:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1472:	89 a1       	ldd	r24, Y+33	; 0x21
    1474:	9a a1       	ldd	r25, Y+34	; 0x22
    1476:	00 97       	sbiw	r24, 0x00	; 0
    1478:	69 f7       	brne	.-38     	; 0x1454 <LCD_voidInit+0x424>
    147a:	14 c0       	rjmp	.+40     	; 0x14a4 <LCD_voidInit+0x474>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    147c:	6b a1       	ldd	r22, Y+35	; 0x23
    147e:	7c a1       	ldd	r23, Y+36	; 0x24
    1480:	8d a1       	ldd	r24, Y+37	; 0x25
    1482:	9e a1       	ldd	r25, Y+38	; 0x26
    1484:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1488:	dc 01       	movw	r26, r24
    148a:	cb 01       	movw	r24, r22
    148c:	9a a3       	std	Y+34, r25	; 0x22
    148e:	89 a3       	std	Y+33, r24	; 0x21
    1490:	89 a1       	ldd	r24, Y+33	; 0x21
    1492:	9a a1       	ldd	r25, Y+34	; 0x22
    1494:	9e 8f       	std	Y+30, r25	; 0x1e
    1496:	8d 8f       	std	Y+29, r24	; 0x1d
    1498:	8d 8d       	ldd	r24, Y+29	; 0x1d
    149a:	9e 8d       	ldd	r25, Y+30	; 0x1e
    149c:	01 97       	sbiw	r24, 0x01	; 1
    149e:	f1 f7       	brne	.-4      	; 0x149c <LCD_voidInit+0x46c>
    14a0:	9e 8f       	std	Y+30, r25	; 0x1e
    14a2:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);

	LCD_voidSendCommand(LCD_CLEAR);
    14a4:	81 e0       	ldi	r24, 0x01	; 1
    14a6:	0e 94 48 0b 	call	0x1690	; 0x1690 <LCD_voidSendCommand>
    14aa:	80 e0       	ldi	r24, 0x00	; 0
    14ac:	90 e0       	ldi	r25, 0x00	; 0
    14ae:	a0 e0       	ldi	r26, 0x00	; 0
    14b0:	b0 e4       	ldi	r27, 0x40	; 64
    14b2:	89 8f       	std	Y+25, r24	; 0x19
    14b4:	9a 8f       	std	Y+26, r25	; 0x1a
    14b6:	ab 8f       	std	Y+27, r26	; 0x1b
    14b8:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    14ba:	69 8d       	ldd	r22, Y+25	; 0x19
    14bc:	7a 8d       	ldd	r23, Y+26	; 0x1a
    14be:	8b 8d       	ldd	r24, Y+27	; 0x1b
    14c0:	9c 8d       	ldd	r25, Y+28	; 0x1c
    14c2:	20 e0       	ldi	r18, 0x00	; 0
    14c4:	30 e0       	ldi	r19, 0x00	; 0
    14c6:	4a ef       	ldi	r20, 0xFA	; 250
    14c8:	54 e4       	ldi	r21, 0x44	; 68
    14ca:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    14ce:	dc 01       	movw	r26, r24
    14d0:	cb 01       	movw	r24, r22
    14d2:	8d 8b       	std	Y+21, r24	; 0x15
    14d4:	9e 8b       	std	Y+22, r25	; 0x16
    14d6:	af 8b       	std	Y+23, r26	; 0x17
    14d8:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    14da:	6d 89       	ldd	r22, Y+21	; 0x15
    14dc:	7e 89       	ldd	r23, Y+22	; 0x16
    14de:	8f 89       	ldd	r24, Y+23	; 0x17
    14e0:	98 8d       	ldd	r25, Y+24	; 0x18
    14e2:	20 e0       	ldi	r18, 0x00	; 0
    14e4:	30 e0       	ldi	r19, 0x00	; 0
    14e6:	40 e8       	ldi	r20, 0x80	; 128
    14e8:	5f e3       	ldi	r21, 0x3F	; 63
    14ea:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    14ee:	88 23       	and	r24, r24
    14f0:	2c f4       	brge	.+10     	; 0x14fc <LCD_voidInit+0x4cc>
		__ticks = 1;
    14f2:	81 e0       	ldi	r24, 0x01	; 1
    14f4:	90 e0       	ldi	r25, 0x00	; 0
    14f6:	9c 8b       	std	Y+20, r25	; 0x14
    14f8:	8b 8b       	std	Y+19, r24	; 0x13
    14fa:	3f c0       	rjmp	.+126    	; 0x157a <LCD_voidInit+0x54a>
	else if (__tmp > 65535)
    14fc:	6d 89       	ldd	r22, Y+21	; 0x15
    14fe:	7e 89       	ldd	r23, Y+22	; 0x16
    1500:	8f 89       	ldd	r24, Y+23	; 0x17
    1502:	98 8d       	ldd	r25, Y+24	; 0x18
    1504:	20 e0       	ldi	r18, 0x00	; 0
    1506:	3f ef       	ldi	r19, 0xFF	; 255
    1508:	4f e7       	ldi	r20, 0x7F	; 127
    150a:	57 e4       	ldi	r21, 0x47	; 71
    150c:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1510:	18 16       	cp	r1, r24
    1512:	4c f5       	brge	.+82     	; 0x1566 <LCD_voidInit+0x536>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1514:	69 8d       	ldd	r22, Y+25	; 0x19
    1516:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1518:	8b 8d       	ldd	r24, Y+27	; 0x1b
    151a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    151c:	20 e0       	ldi	r18, 0x00	; 0
    151e:	30 e0       	ldi	r19, 0x00	; 0
    1520:	40 e2       	ldi	r20, 0x20	; 32
    1522:	51 e4       	ldi	r21, 0x41	; 65
    1524:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1528:	dc 01       	movw	r26, r24
    152a:	cb 01       	movw	r24, r22
    152c:	bc 01       	movw	r22, r24
    152e:	cd 01       	movw	r24, r26
    1530:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1534:	dc 01       	movw	r26, r24
    1536:	cb 01       	movw	r24, r22
    1538:	9c 8b       	std	Y+20, r25	; 0x14
    153a:	8b 8b       	std	Y+19, r24	; 0x13
    153c:	0f c0       	rjmp	.+30     	; 0x155c <LCD_voidInit+0x52c>
    153e:	88 ec       	ldi	r24, 0xC8	; 200
    1540:	90 e0       	ldi	r25, 0x00	; 0
    1542:	9a 8b       	std	Y+18, r25	; 0x12
    1544:	89 8b       	std	Y+17, r24	; 0x11
    1546:	89 89       	ldd	r24, Y+17	; 0x11
    1548:	9a 89       	ldd	r25, Y+18	; 0x12
    154a:	01 97       	sbiw	r24, 0x01	; 1
    154c:	f1 f7       	brne	.-4      	; 0x154a <LCD_voidInit+0x51a>
    154e:	9a 8b       	std	Y+18, r25	; 0x12
    1550:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1552:	8b 89       	ldd	r24, Y+19	; 0x13
    1554:	9c 89       	ldd	r25, Y+20	; 0x14
    1556:	01 97       	sbiw	r24, 0x01	; 1
    1558:	9c 8b       	std	Y+20, r25	; 0x14
    155a:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    155c:	8b 89       	ldd	r24, Y+19	; 0x13
    155e:	9c 89       	ldd	r25, Y+20	; 0x14
    1560:	00 97       	sbiw	r24, 0x00	; 0
    1562:	69 f7       	brne	.-38     	; 0x153e <LCD_voidInit+0x50e>
    1564:	14 c0       	rjmp	.+40     	; 0x158e <LCD_voidInit+0x55e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1566:	6d 89       	ldd	r22, Y+21	; 0x15
    1568:	7e 89       	ldd	r23, Y+22	; 0x16
    156a:	8f 89       	ldd	r24, Y+23	; 0x17
    156c:	98 8d       	ldd	r25, Y+24	; 0x18
    156e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1572:	dc 01       	movw	r26, r24
    1574:	cb 01       	movw	r24, r22
    1576:	9c 8b       	std	Y+20, r25	; 0x14
    1578:	8b 8b       	std	Y+19, r24	; 0x13
    157a:	8b 89       	ldd	r24, Y+19	; 0x13
    157c:	9c 89       	ldd	r25, Y+20	; 0x14
    157e:	98 8b       	std	Y+16, r25	; 0x10
    1580:	8f 87       	std	Y+15, r24	; 0x0f
    1582:	8f 85       	ldd	r24, Y+15	; 0x0f
    1584:	98 89       	ldd	r25, Y+16	; 0x10
    1586:	01 97       	sbiw	r24, 0x01	; 1
    1588:	f1 f7       	brne	.-4      	; 0x1586 <LCD_voidInit+0x556>
    158a:	98 8b       	std	Y+16, r25	; 0x10
    158c:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);

	LCD_voidSendCommand(LCD_ENTRY_MODE);
    158e:	86 e0       	ldi	r24, 0x06	; 6
    1590:	0e 94 48 0b 	call	0x1690	; 0x1690 <LCD_voidSendCommand>
    1594:	80 e0       	ldi	r24, 0x00	; 0
    1596:	90 e0       	ldi	r25, 0x00	; 0
    1598:	a0 e8       	ldi	r26, 0x80	; 128
    159a:	bf e3       	ldi	r27, 0x3F	; 63
    159c:	8b 87       	std	Y+11, r24	; 0x0b
    159e:	9c 87       	std	Y+12, r25	; 0x0c
    15a0:	ad 87       	std	Y+13, r26	; 0x0d
    15a2:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    15a4:	6b 85       	ldd	r22, Y+11	; 0x0b
    15a6:	7c 85       	ldd	r23, Y+12	; 0x0c
    15a8:	8d 85       	ldd	r24, Y+13	; 0x0d
    15aa:	9e 85       	ldd	r25, Y+14	; 0x0e
    15ac:	20 e0       	ldi	r18, 0x00	; 0
    15ae:	30 e0       	ldi	r19, 0x00	; 0
    15b0:	4a ef       	ldi	r20, 0xFA	; 250
    15b2:	54 e4       	ldi	r21, 0x44	; 68
    15b4:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    15b8:	dc 01       	movw	r26, r24
    15ba:	cb 01       	movw	r24, r22
    15bc:	8f 83       	std	Y+7, r24	; 0x07
    15be:	98 87       	std	Y+8, r25	; 0x08
    15c0:	a9 87       	std	Y+9, r26	; 0x09
    15c2:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    15c4:	6f 81       	ldd	r22, Y+7	; 0x07
    15c6:	78 85       	ldd	r23, Y+8	; 0x08
    15c8:	89 85       	ldd	r24, Y+9	; 0x09
    15ca:	9a 85       	ldd	r25, Y+10	; 0x0a
    15cc:	20 e0       	ldi	r18, 0x00	; 0
    15ce:	30 e0       	ldi	r19, 0x00	; 0
    15d0:	40 e8       	ldi	r20, 0x80	; 128
    15d2:	5f e3       	ldi	r21, 0x3F	; 63
    15d4:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    15d8:	88 23       	and	r24, r24
    15da:	2c f4       	brge	.+10     	; 0x15e6 <LCD_voidInit+0x5b6>
		__ticks = 1;
    15dc:	81 e0       	ldi	r24, 0x01	; 1
    15de:	90 e0       	ldi	r25, 0x00	; 0
    15e0:	9e 83       	std	Y+6, r25	; 0x06
    15e2:	8d 83       	std	Y+5, r24	; 0x05
    15e4:	3f c0       	rjmp	.+126    	; 0x1664 <LCD_voidInit+0x634>
	else if (__tmp > 65535)
    15e6:	6f 81       	ldd	r22, Y+7	; 0x07
    15e8:	78 85       	ldd	r23, Y+8	; 0x08
    15ea:	89 85       	ldd	r24, Y+9	; 0x09
    15ec:	9a 85       	ldd	r25, Y+10	; 0x0a
    15ee:	20 e0       	ldi	r18, 0x00	; 0
    15f0:	3f ef       	ldi	r19, 0xFF	; 255
    15f2:	4f e7       	ldi	r20, 0x7F	; 127
    15f4:	57 e4       	ldi	r21, 0x47	; 71
    15f6:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    15fa:	18 16       	cp	r1, r24
    15fc:	4c f5       	brge	.+82     	; 0x1650 <LCD_voidInit+0x620>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    15fe:	6b 85       	ldd	r22, Y+11	; 0x0b
    1600:	7c 85       	ldd	r23, Y+12	; 0x0c
    1602:	8d 85       	ldd	r24, Y+13	; 0x0d
    1604:	9e 85       	ldd	r25, Y+14	; 0x0e
    1606:	20 e0       	ldi	r18, 0x00	; 0
    1608:	30 e0       	ldi	r19, 0x00	; 0
    160a:	40 e2       	ldi	r20, 0x20	; 32
    160c:	51 e4       	ldi	r21, 0x41	; 65
    160e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1612:	dc 01       	movw	r26, r24
    1614:	cb 01       	movw	r24, r22
    1616:	bc 01       	movw	r22, r24
    1618:	cd 01       	movw	r24, r26
    161a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    161e:	dc 01       	movw	r26, r24
    1620:	cb 01       	movw	r24, r22
    1622:	9e 83       	std	Y+6, r25	; 0x06
    1624:	8d 83       	std	Y+5, r24	; 0x05
    1626:	0f c0       	rjmp	.+30     	; 0x1646 <LCD_voidInit+0x616>
    1628:	88 ec       	ldi	r24, 0xC8	; 200
    162a:	90 e0       	ldi	r25, 0x00	; 0
    162c:	9c 83       	std	Y+4, r25	; 0x04
    162e:	8b 83       	std	Y+3, r24	; 0x03
    1630:	8b 81       	ldd	r24, Y+3	; 0x03
    1632:	9c 81       	ldd	r25, Y+4	; 0x04
    1634:	01 97       	sbiw	r24, 0x01	; 1
    1636:	f1 f7       	brne	.-4      	; 0x1634 <LCD_voidInit+0x604>
    1638:	9c 83       	std	Y+4, r25	; 0x04
    163a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    163c:	8d 81       	ldd	r24, Y+5	; 0x05
    163e:	9e 81       	ldd	r25, Y+6	; 0x06
    1640:	01 97       	sbiw	r24, 0x01	; 1
    1642:	9e 83       	std	Y+6, r25	; 0x06
    1644:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1646:	8d 81       	ldd	r24, Y+5	; 0x05
    1648:	9e 81       	ldd	r25, Y+6	; 0x06
    164a:	00 97       	sbiw	r24, 0x00	; 0
    164c:	69 f7       	brne	.-38     	; 0x1628 <LCD_voidInit+0x5f8>
    164e:	14 c0       	rjmp	.+40     	; 0x1678 <LCD_voidInit+0x648>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1650:	6f 81       	ldd	r22, Y+7	; 0x07
    1652:	78 85       	ldd	r23, Y+8	; 0x08
    1654:	89 85       	ldd	r24, Y+9	; 0x09
    1656:	9a 85       	ldd	r25, Y+10	; 0x0a
    1658:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    165c:	dc 01       	movw	r26, r24
    165e:	cb 01       	movw	r24, r22
    1660:	9e 83       	std	Y+6, r25	; 0x06
    1662:	8d 83       	std	Y+5, r24	; 0x05
    1664:	8d 81       	ldd	r24, Y+5	; 0x05
    1666:	9e 81       	ldd	r25, Y+6	; 0x06
    1668:	9a 83       	std	Y+2, r25	; 0x02
    166a:	89 83       	std	Y+1, r24	; 0x01
    166c:	89 81       	ldd	r24, Y+1	; 0x01
    166e:	9a 81       	ldd	r25, Y+2	; 0x02
    1670:	01 97       	sbiw	r24, 0x01	; 1
    1672:	f1 f7       	brne	.-4      	; 0x1670 <LCD_voidInit+0x640>
    1674:	9a 83       	std	Y+2, r25	; 0x02
    1676:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
}
    1678:	cc 5a       	subi	r28, 0xAC	; 172
    167a:	df 4f       	sbci	r29, 0xFF	; 255
    167c:	0f b6       	in	r0, 0x3f	; 63
    167e:	f8 94       	cli
    1680:	de bf       	out	0x3e, r29	; 62
    1682:	0f be       	out	0x3f, r0	; 63
    1684:	cd bf       	out	0x3d, r28	; 61
    1686:	cf 91       	pop	r28
    1688:	df 91       	pop	r29
    168a:	1f 91       	pop	r17
    168c:	0f 91       	pop	r16
    168e:	08 95       	ret

00001690 <LCD_voidSendCommand>:

void LCD_voidSendCommand(u8 command)
{
    1690:	df 93       	push	r29
    1692:	cf 93       	push	r28
    1694:	0f 92       	push	r0
    1696:	cd b7       	in	r28, 0x3d	; 61
    1698:	de b7       	in	r29, 0x3e	; 62
    169a:	89 83       	std	Y+1, r24	; 0x01
	DIO_enumSetPortValue(LCD_DATA_PORT, command);
    169c:	83 e0       	ldi	r24, 0x03	; 3
    169e:	69 81       	ldd	r22, Y+1	; 0x01
    16a0:	0e 94 8f 13 	call	0x271e	; 0x271e <DIO_enumSetPortValue>
	DIO_enumSetPinValue(LCD_CTRL_PORT, LCD_RS, DIO_PIN_LOW);
    16a4:	80 e0       	ldi	r24, 0x00	; 0
    16a6:	60 e0       	ldi	r22, 0x00	; 0
    16a8:	40 e0       	ldi	r20, 0x00	; 0
    16aa:	0e 94 11 0f 	call	0x1e22	; 0x1e22 <DIO_enumSetPinValue>
	DIO_enumSetPinValue(LCD_CTRL_PORT, LCD_RW, DIO_PIN_LOW);
    16ae:	80 e0       	ldi	r24, 0x00	; 0
    16b0:	61 e0       	ldi	r22, 0x01	; 1
    16b2:	40 e0       	ldi	r20, 0x00	; 0
    16b4:	0e 94 11 0f 	call	0x1e22	; 0x1e22 <DIO_enumSetPinValue>

	//Send Pulse
	LCD_voidSendPulse();
    16b8:	0e 94 c0 0b 	call	0x1780	; 0x1780 <LCD_voidSendPulse>
}
    16bc:	0f 90       	pop	r0
    16be:	cf 91       	pop	r28
    16c0:	df 91       	pop	r29
    16c2:	08 95       	ret

000016c4 <LCD_voidSendData>:

void LCD_voidSendData(u8 data)
{
    16c4:	df 93       	push	r29
    16c6:	cf 93       	push	r28
    16c8:	0f 92       	push	r0
    16ca:	cd b7       	in	r28, 0x3d	; 61
    16cc:	de b7       	in	r29, 0x3e	; 62
    16ce:	89 83       	std	Y+1, r24	; 0x01
	DIO_enumSetPinValue(LCD_CTRL_PORT, LCD_RS, DIO_PIN_HIGH);
    16d0:	80 e0       	ldi	r24, 0x00	; 0
    16d2:	60 e0       	ldi	r22, 0x00	; 0
    16d4:	41 e0       	ldi	r20, 0x01	; 1
    16d6:	0e 94 11 0f 	call	0x1e22	; 0x1e22 <DIO_enumSetPinValue>
	DIO_enumSetPinValue(LCD_CTRL_PORT, LCD_RW, DIO_PIN_LOW);
    16da:	80 e0       	ldi	r24, 0x00	; 0
    16dc:	61 e0       	ldi	r22, 0x01	; 1
    16de:	40 e0       	ldi	r20, 0x00	; 0
    16e0:	0e 94 11 0f 	call	0x1e22	; 0x1e22 <DIO_enumSetPinValue>
	DIO_enumSetPortValue(LCD_DATA_PORT, data);
    16e4:	83 e0       	ldi	r24, 0x03	; 3
    16e6:	69 81       	ldd	r22, Y+1	; 0x01
    16e8:	0e 94 8f 13 	call	0x271e	; 0x271e <DIO_enumSetPortValue>

	//Send Pulse
	LCD_voidSendPulse();
    16ec:	0e 94 c0 0b 	call	0x1780	; 0x1780 <LCD_voidSendPulse>
}
    16f0:	0f 90       	pop	r0
    16f2:	cf 91       	pop	r28
    16f4:	df 91       	pop	r29
    16f6:	08 95       	ret

000016f8 <LCD_voidSetCursorPosition>:

void LCD_voidSetCursorPosition(u8 row, u8 col)
{
    16f8:	df 93       	push	r29
    16fa:	cf 93       	push	r28
    16fc:	00 d0       	rcall	.+0      	; 0x16fe <LCD_voidSetCursorPosition+0x6>
    16fe:	0f 92       	push	r0
    1700:	cd b7       	in	r28, 0x3d	; 61
    1702:	de b7       	in	r29, 0x3e	; 62
    1704:	8a 83       	std	Y+2, r24	; 0x02
    1706:	6b 83       	std	Y+3, r22	; 0x03
	u8 pos;
	if(row == 1)
    1708:	8a 81       	ldd	r24, Y+2	; 0x02
    170a:	81 30       	cpi	r24, 0x01	; 1
    170c:	21 f4       	brne	.+8      	; 0x1716 <LCD_voidSetCursorPosition+0x1e>
		pos = LCD_CURSOR + (col - 1);
    170e:	8b 81       	ldd	r24, Y+3	; 0x03
    1710:	81 58       	subi	r24, 0x81	; 129
    1712:	89 83       	std	Y+1, r24	; 0x01
    1714:	03 c0       	rjmp	.+6      	; 0x171c <LCD_voidSetCursorPosition+0x24>
	else
		pos = LCD_CURSOR + (col - 1) + 64;
    1716:	8b 81       	ldd	r24, Y+3	; 0x03
    1718:	81 54       	subi	r24, 0x41	; 65
    171a:	89 83       	std	Y+1, r24	; 0x01

	LCD_voidSendCommand(pos);
    171c:	89 81       	ldd	r24, Y+1	; 0x01
    171e:	0e 94 48 0b 	call	0x1690	; 0x1690 <LCD_voidSendCommand>
}
    1722:	0f 90       	pop	r0
    1724:	0f 90       	pop	r0
    1726:	0f 90       	pop	r0
    1728:	cf 91       	pop	r28
    172a:	df 91       	pop	r29
    172c:	08 95       	ret

0000172e <LCD_voidSendString>:

void LCD_voidSendString(u8* str)
{
    172e:	df 93       	push	r29
    1730:	cf 93       	push	r28
    1732:	00 d0       	rcall	.+0      	; 0x1734 <LCD_voidSendString+0x6>
    1734:	0f 92       	push	r0
    1736:	cd b7       	in	r28, 0x3d	; 61
    1738:	de b7       	in	r29, 0x3e	; 62
    173a:	9b 83       	std	Y+3, r25	; 0x03
    173c:	8a 83       	std	Y+2, r24	; 0x02
	u8 ptr = 0;
    173e:	19 82       	std	Y+1, r1	; 0x01
    1740:	0e c0       	rjmp	.+28     	; 0x175e <LCD_voidSendString+0x30>
	while(str[ptr] != '\0')
	{
		LCD_voidSendData(str[ptr]);
    1742:	89 81       	ldd	r24, Y+1	; 0x01
    1744:	28 2f       	mov	r18, r24
    1746:	30 e0       	ldi	r19, 0x00	; 0
    1748:	8a 81       	ldd	r24, Y+2	; 0x02
    174a:	9b 81       	ldd	r25, Y+3	; 0x03
    174c:	fc 01       	movw	r30, r24
    174e:	e2 0f       	add	r30, r18
    1750:	f3 1f       	adc	r31, r19
    1752:	80 81       	ld	r24, Z
    1754:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <LCD_voidSendData>
		ptr++;
    1758:	89 81       	ldd	r24, Y+1	; 0x01
    175a:	8f 5f       	subi	r24, 0xFF	; 255
    175c:	89 83       	std	Y+1, r24	; 0x01
}

void LCD_voidSendString(u8* str)
{
	u8 ptr = 0;
	while(str[ptr] != '\0')
    175e:	89 81       	ldd	r24, Y+1	; 0x01
    1760:	28 2f       	mov	r18, r24
    1762:	30 e0       	ldi	r19, 0x00	; 0
    1764:	8a 81       	ldd	r24, Y+2	; 0x02
    1766:	9b 81       	ldd	r25, Y+3	; 0x03
    1768:	fc 01       	movw	r30, r24
    176a:	e2 0f       	add	r30, r18
    176c:	f3 1f       	adc	r31, r19
    176e:	80 81       	ld	r24, Z
    1770:	88 23       	and	r24, r24
    1772:	39 f7       	brne	.-50     	; 0x1742 <LCD_voidSendString+0x14>
	{
		LCD_voidSendData(str[ptr]);
		ptr++;
	}
}
    1774:	0f 90       	pop	r0
    1776:	0f 90       	pop	r0
    1778:	0f 90       	pop	r0
    177a:	cf 91       	pop	r28
    177c:	df 91       	pop	r29
    177e:	08 95       	ret

00001780 <LCD_voidSendPulse>:
static void LCD_voidSendPulse()
{
    1780:	df 93       	push	r29
    1782:	cf 93       	push	r28
    1784:	cd b7       	in	r28, 0x3d	; 61
    1786:	de b7       	in	r29, 0x3e	; 62
    1788:	2e 97       	sbiw	r28, 0x0e	; 14
    178a:	0f b6       	in	r0, 0x3f	; 63
    178c:	f8 94       	cli
    178e:	de bf       	out	0x3e, r29	; 62
    1790:	0f be       	out	0x3f, r0	; 63
    1792:	cd bf       	out	0x3d, r28	; 61
	DIO_enumSetPinValue(LCD_CTRL_PORT, LCD_EN, DIO_PIN_HIGH);
    1794:	80 e0       	ldi	r24, 0x00	; 0
    1796:	62 e0       	ldi	r22, 0x02	; 2
    1798:	41 e0       	ldi	r20, 0x01	; 1
    179a:	0e 94 11 0f 	call	0x1e22	; 0x1e22 <DIO_enumSetPinValue>
    179e:	80 e0       	ldi	r24, 0x00	; 0
    17a0:	90 e0       	ldi	r25, 0x00	; 0
    17a2:	a0 e8       	ldi	r26, 0x80	; 128
    17a4:	bf e3       	ldi	r27, 0x3F	; 63
    17a6:	8b 87       	std	Y+11, r24	; 0x0b
    17a8:	9c 87       	std	Y+12, r25	; 0x0c
    17aa:	ad 87       	std	Y+13, r26	; 0x0d
    17ac:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    17ae:	6b 85       	ldd	r22, Y+11	; 0x0b
    17b0:	7c 85       	ldd	r23, Y+12	; 0x0c
    17b2:	8d 85       	ldd	r24, Y+13	; 0x0d
    17b4:	9e 85       	ldd	r25, Y+14	; 0x0e
    17b6:	20 e0       	ldi	r18, 0x00	; 0
    17b8:	30 e0       	ldi	r19, 0x00	; 0
    17ba:	4a ef       	ldi	r20, 0xFA	; 250
    17bc:	54 e4       	ldi	r21, 0x44	; 68
    17be:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    17c2:	dc 01       	movw	r26, r24
    17c4:	cb 01       	movw	r24, r22
    17c6:	8f 83       	std	Y+7, r24	; 0x07
    17c8:	98 87       	std	Y+8, r25	; 0x08
    17ca:	a9 87       	std	Y+9, r26	; 0x09
    17cc:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    17ce:	6f 81       	ldd	r22, Y+7	; 0x07
    17d0:	78 85       	ldd	r23, Y+8	; 0x08
    17d2:	89 85       	ldd	r24, Y+9	; 0x09
    17d4:	9a 85       	ldd	r25, Y+10	; 0x0a
    17d6:	20 e0       	ldi	r18, 0x00	; 0
    17d8:	30 e0       	ldi	r19, 0x00	; 0
    17da:	40 e8       	ldi	r20, 0x80	; 128
    17dc:	5f e3       	ldi	r21, 0x3F	; 63
    17de:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    17e2:	88 23       	and	r24, r24
    17e4:	2c f4       	brge	.+10     	; 0x17f0 <LCD_voidSendPulse+0x70>
		__ticks = 1;
    17e6:	81 e0       	ldi	r24, 0x01	; 1
    17e8:	90 e0       	ldi	r25, 0x00	; 0
    17ea:	9e 83       	std	Y+6, r25	; 0x06
    17ec:	8d 83       	std	Y+5, r24	; 0x05
    17ee:	3f c0       	rjmp	.+126    	; 0x186e <LCD_voidSendPulse+0xee>
	else if (__tmp > 65535)
    17f0:	6f 81       	ldd	r22, Y+7	; 0x07
    17f2:	78 85       	ldd	r23, Y+8	; 0x08
    17f4:	89 85       	ldd	r24, Y+9	; 0x09
    17f6:	9a 85       	ldd	r25, Y+10	; 0x0a
    17f8:	20 e0       	ldi	r18, 0x00	; 0
    17fa:	3f ef       	ldi	r19, 0xFF	; 255
    17fc:	4f e7       	ldi	r20, 0x7F	; 127
    17fe:	57 e4       	ldi	r21, 0x47	; 71
    1800:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1804:	18 16       	cp	r1, r24
    1806:	4c f5       	brge	.+82     	; 0x185a <LCD_voidSendPulse+0xda>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1808:	6b 85       	ldd	r22, Y+11	; 0x0b
    180a:	7c 85       	ldd	r23, Y+12	; 0x0c
    180c:	8d 85       	ldd	r24, Y+13	; 0x0d
    180e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1810:	20 e0       	ldi	r18, 0x00	; 0
    1812:	30 e0       	ldi	r19, 0x00	; 0
    1814:	40 e2       	ldi	r20, 0x20	; 32
    1816:	51 e4       	ldi	r21, 0x41	; 65
    1818:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    181c:	dc 01       	movw	r26, r24
    181e:	cb 01       	movw	r24, r22
    1820:	bc 01       	movw	r22, r24
    1822:	cd 01       	movw	r24, r26
    1824:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1828:	dc 01       	movw	r26, r24
    182a:	cb 01       	movw	r24, r22
    182c:	9e 83       	std	Y+6, r25	; 0x06
    182e:	8d 83       	std	Y+5, r24	; 0x05
    1830:	0f c0       	rjmp	.+30     	; 0x1850 <LCD_voidSendPulse+0xd0>
    1832:	88 ec       	ldi	r24, 0xC8	; 200
    1834:	90 e0       	ldi	r25, 0x00	; 0
    1836:	9c 83       	std	Y+4, r25	; 0x04
    1838:	8b 83       	std	Y+3, r24	; 0x03
    183a:	8b 81       	ldd	r24, Y+3	; 0x03
    183c:	9c 81       	ldd	r25, Y+4	; 0x04
    183e:	01 97       	sbiw	r24, 0x01	; 1
    1840:	f1 f7       	brne	.-4      	; 0x183e <LCD_voidSendPulse+0xbe>
    1842:	9c 83       	std	Y+4, r25	; 0x04
    1844:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1846:	8d 81       	ldd	r24, Y+5	; 0x05
    1848:	9e 81       	ldd	r25, Y+6	; 0x06
    184a:	01 97       	sbiw	r24, 0x01	; 1
    184c:	9e 83       	std	Y+6, r25	; 0x06
    184e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1850:	8d 81       	ldd	r24, Y+5	; 0x05
    1852:	9e 81       	ldd	r25, Y+6	; 0x06
    1854:	00 97       	sbiw	r24, 0x00	; 0
    1856:	69 f7       	brne	.-38     	; 0x1832 <LCD_voidSendPulse+0xb2>
    1858:	14 c0       	rjmp	.+40     	; 0x1882 <LCD_voidSendPulse+0x102>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    185a:	6f 81       	ldd	r22, Y+7	; 0x07
    185c:	78 85       	ldd	r23, Y+8	; 0x08
    185e:	89 85       	ldd	r24, Y+9	; 0x09
    1860:	9a 85       	ldd	r25, Y+10	; 0x0a
    1862:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1866:	dc 01       	movw	r26, r24
    1868:	cb 01       	movw	r24, r22
    186a:	9e 83       	std	Y+6, r25	; 0x06
    186c:	8d 83       	std	Y+5, r24	; 0x05
    186e:	8d 81       	ldd	r24, Y+5	; 0x05
    1870:	9e 81       	ldd	r25, Y+6	; 0x06
    1872:	9a 83       	std	Y+2, r25	; 0x02
    1874:	89 83       	std	Y+1, r24	; 0x01
    1876:	89 81       	ldd	r24, Y+1	; 0x01
    1878:	9a 81       	ldd	r25, Y+2	; 0x02
    187a:	01 97       	sbiw	r24, 0x01	; 1
    187c:	f1 f7       	brne	.-4      	; 0x187a <LCD_voidSendPulse+0xfa>
    187e:	9a 83       	std	Y+2, r25	; 0x02
    1880:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
	DIO_enumSetPinValue(LCD_CTRL_PORT, LCD_EN, DIO_PIN_LOW);
    1882:	80 e0       	ldi	r24, 0x00	; 0
    1884:	62 e0       	ldi	r22, 0x02	; 2
    1886:	40 e0       	ldi	r20, 0x00	; 0
    1888:	0e 94 11 0f 	call	0x1e22	; 0x1e22 <DIO_enumSetPinValue>

}
    188c:	2e 96       	adiw	r28, 0x0e	; 14
    188e:	0f b6       	in	r0, 0x3f	; 63
    1890:	f8 94       	cli
    1892:	de bf       	out	0x3e, r29	; 62
    1894:	0f be       	out	0x3f, r0	; 63
    1896:	cd bf       	out	0x3d, r28	; 61
    1898:	cf 91       	pop	r28
    189a:	df 91       	pop	r29
    189c:	08 95       	ret

0000189e <SSD_voidInit>:
#include "SSD_config.h"

static u8 Local_u8SSDNums[10] = SSD_ArrNums;

void SSD_voidInit(SSD_Type SSD_Configuration)
{
    189e:	df 93       	push	r29
    18a0:	cf 93       	push	r28
    18a2:	00 d0       	rcall	.+0      	; 0x18a4 <SSD_voidInit+0x6>
    18a4:	00 d0       	rcall	.+0      	; 0x18a6 <SSD_voidInit+0x8>
    18a6:	cd b7       	in	r28, 0x3d	; 61
    18a8:	de b7       	in	r29, 0x3e	; 62
    18aa:	69 83       	std	Y+1, r22	; 0x01
    18ac:	7a 83       	std	Y+2, r23	; 0x02
    18ae:	8b 83       	std	Y+3, r24	; 0x03
    18b0:	9c 83       	std	Y+4, r25	; 0x04
	DIO_enumSetPortDirection (SSD_Configuration.DataPort, DIO_PORT_OUTPUT);
    18b2:	8a 81       	ldd	r24, Y+2	; 0x02
    18b4:	6f ef       	ldi	r22, 0xFF	; 255
    18b6:	0e 94 42 13 	call	0x2684	; 0x2684 <DIO_enumSetPortDirection>
}
    18ba:	0f 90       	pop	r0
    18bc:	0f 90       	pop	r0
    18be:	0f 90       	pop	r0
    18c0:	0f 90       	pop	r0
    18c2:	cf 91       	pop	r28
    18c4:	df 91       	pop	r29
    18c6:	08 95       	ret

000018c8 <SSD_voidSendNumber>:

void SSD_voidSendNumber(SSD_Type SSD_Configuration, u8 Copy_u8Number)
{
    18c8:	df 93       	push	r29
    18ca:	cf 93       	push	r28
    18cc:	00 d0       	rcall	.+0      	; 0x18ce <SSD_voidSendNumber+0x6>
    18ce:	00 d0       	rcall	.+0      	; 0x18d0 <SSD_voidSendNumber+0x8>
    18d0:	0f 92       	push	r0
    18d2:	cd b7       	in	r28, 0x3d	; 61
    18d4:	de b7       	in	r29, 0x3e	; 62
    18d6:	69 83       	std	Y+1, r22	; 0x01
    18d8:	7a 83       	std	Y+2, r23	; 0x02
    18da:	8b 83       	std	Y+3, r24	; 0x03
    18dc:	9c 83       	std	Y+4, r25	; 0x04
    18de:	4d 83       	std	Y+5, r20	; 0x05
	if(SSD_Configuration.Type == SSD_COMM_CAT)
    18e0:	89 81       	ldd	r24, Y+1	; 0x01
    18e2:	88 23       	and	r24, r24
    18e4:	69 f4       	brne	.+26     	; 0x1900 <SSD_voidSendNumber+0x38>
	{
		DIO_enumSetPortValue(SSD_Configuration.DataPort, Local_u8SSDNums[Copy_u8Number] );
    18e6:	2a 81       	ldd	r18, Y+2	; 0x02
    18e8:	8d 81       	ldd	r24, Y+5	; 0x05
    18ea:	88 2f       	mov	r24, r24
    18ec:	90 e0       	ldi	r25, 0x00	; 0
    18ee:	fc 01       	movw	r30, r24
    18f0:	e8 58       	subi	r30, 0x88	; 136
    18f2:	ff 4f       	sbci	r31, 0xFF	; 255
    18f4:	90 81       	ld	r25, Z
    18f6:	82 2f       	mov	r24, r18
    18f8:	69 2f       	mov	r22, r25
    18fa:	0e 94 8f 13 	call	0x271e	; 0x271e <DIO_enumSetPortValue>
    18fe:	11 c0       	rjmp	.+34     	; 0x1922 <SSD_voidSendNumber+0x5a>
	}
	else if(SSD_Configuration.Type == SSD_COMM_AND)
    1900:	89 81       	ldd	r24, Y+1	; 0x01
    1902:	81 30       	cpi	r24, 0x01	; 1
    1904:	71 f4       	brne	.+28     	; 0x1922 <SSD_voidSendNumber+0x5a>
	{
		DIO_enumSetPortValue(SSD_Configuration.DataPort, ~Local_u8SSDNums[Copy_u8Number]);
    1906:	2a 81       	ldd	r18, Y+2	; 0x02
    1908:	8d 81       	ldd	r24, Y+5	; 0x05
    190a:	88 2f       	mov	r24, r24
    190c:	90 e0       	ldi	r25, 0x00	; 0
    190e:	fc 01       	movw	r30, r24
    1910:	e8 58       	subi	r30, 0x88	; 136
    1912:	ff 4f       	sbci	r31, 0xFF	; 255
    1914:	80 81       	ld	r24, Z
    1916:	98 2f       	mov	r25, r24
    1918:	90 95       	com	r25
    191a:	82 2f       	mov	r24, r18
    191c:	69 2f       	mov	r22, r25
    191e:	0e 94 8f 13 	call	0x271e	; 0x271e <DIO_enumSetPortValue>
	}
}
    1922:	0f 90       	pop	r0
    1924:	0f 90       	pop	r0
    1926:	0f 90       	pop	r0
    1928:	0f 90       	pop	r0
    192a:	0f 90       	pop	r0
    192c:	cf 91       	pop	r28
    192e:	df 91       	pop	r29
    1930:	08 95       	ret

00001932 <SSD_voidEnable>:

void SSD_voidEnable(SSD_Type SSD_Configuration)
{
    1932:	df 93       	push	r29
    1934:	cf 93       	push	r28
    1936:	00 d0       	rcall	.+0      	; 0x1938 <SSD_voidEnable+0x6>
    1938:	00 d0       	rcall	.+0      	; 0x193a <SSD_voidEnable+0x8>
    193a:	cd b7       	in	r28, 0x3d	; 61
    193c:	de b7       	in	r29, 0x3e	; 62
    193e:	69 83       	std	Y+1, r22	; 0x01
    1940:	7a 83       	std	Y+2, r23	; 0x02
    1942:	8b 83       	std	Y+3, r24	; 0x03
    1944:	9c 83       	std	Y+4, r25	; 0x04
	DIO_enumSetPinDirection(SSD_Configuration.DataPort, SSD_Configuration.EnPin, DIO_PIN_OUTPUT);
    1946:	8a 81       	ldd	r24, Y+2	; 0x02
    1948:	9c 81       	ldd	r25, Y+4	; 0x04
    194a:	69 2f       	mov	r22, r25
    194c:	41 e0       	ldi	r20, 0x01	; 1
    194e:	0e 94 02 0e 	call	0x1c04	; 0x1c04 <DIO_enumSetPinDirection>
	if(SSD_Configuration.Type == SSD_COMM_CAT)
    1952:	89 81       	ldd	r24, Y+1	; 0x01
    1954:	88 23       	and	r24, r24
    1956:	39 f4       	brne	.+14     	; 0x1966 <SSD_voidEnable+0x34>
	{
		DIO_enumSetPinValue(SSD_Configuration.DataPort, SSD_Configuration.EnPin, DIO_PIN_LOW);
    1958:	8a 81       	ldd	r24, Y+2	; 0x02
    195a:	9c 81       	ldd	r25, Y+4	; 0x04
    195c:	69 2f       	mov	r22, r25
    195e:	40 e0       	ldi	r20, 0x00	; 0
    1960:	0e 94 11 0f 	call	0x1e22	; 0x1e22 <DIO_enumSetPinValue>
    1964:	09 c0       	rjmp	.+18     	; 0x1978 <SSD_voidEnable+0x46>
	}
	else if(SSD_Configuration.Type == SSD_COMM_AND)
    1966:	89 81       	ldd	r24, Y+1	; 0x01
    1968:	81 30       	cpi	r24, 0x01	; 1
    196a:	31 f4       	brne	.+12     	; 0x1978 <SSD_voidEnable+0x46>
	{
		DIO_enumSetPinValue(SSD_Configuration.DataPort, SSD_Configuration.EnPin, DIO_PIN_HIGH);
    196c:	8a 81       	ldd	r24, Y+2	; 0x02
    196e:	9c 81       	ldd	r25, Y+4	; 0x04
    1970:	69 2f       	mov	r22, r25
    1972:	41 e0       	ldi	r20, 0x01	; 1
    1974:	0e 94 11 0f 	call	0x1e22	; 0x1e22 <DIO_enumSetPinValue>
	}
}
    1978:	0f 90       	pop	r0
    197a:	0f 90       	pop	r0
    197c:	0f 90       	pop	r0
    197e:	0f 90       	pop	r0
    1980:	cf 91       	pop	r28
    1982:	df 91       	pop	r29
    1984:	08 95       	ret

00001986 <SSD_voidDisable>:

void SSD_voidDisable(SSD_Type SSD_Configuration)
{
    1986:	df 93       	push	r29
    1988:	cf 93       	push	r28
    198a:	00 d0       	rcall	.+0      	; 0x198c <SSD_voidDisable+0x6>
    198c:	00 d0       	rcall	.+0      	; 0x198e <SSD_voidDisable+0x8>
    198e:	cd b7       	in	r28, 0x3d	; 61
    1990:	de b7       	in	r29, 0x3e	; 62
    1992:	69 83       	std	Y+1, r22	; 0x01
    1994:	7a 83       	std	Y+2, r23	; 0x02
    1996:	8b 83       	std	Y+3, r24	; 0x03
    1998:	9c 83       	std	Y+4, r25	; 0x04
	DIO_enumSetPinDirection(SSD_Configuration.DataPort, SSD_Configuration.EnPin, DIO_PIN_OUTPUT);
    199a:	8a 81       	ldd	r24, Y+2	; 0x02
    199c:	9c 81       	ldd	r25, Y+4	; 0x04
    199e:	69 2f       	mov	r22, r25
    19a0:	41 e0       	ldi	r20, 0x01	; 1
    19a2:	0e 94 02 0e 	call	0x1c04	; 0x1c04 <DIO_enumSetPinDirection>
	if(SSD_Configuration.Type == SSD_COMM_CAT)
    19a6:	89 81       	ldd	r24, Y+1	; 0x01
    19a8:	88 23       	and	r24, r24
    19aa:	39 f4       	brne	.+14     	; 0x19ba <SSD_voidDisable+0x34>
	{
		DIO_enumSetPinValue(SSD_Configuration.DataPort, SSD_Configuration.EnPin, DIO_PIN_HIGH);
    19ac:	8a 81       	ldd	r24, Y+2	; 0x02
    19ae:	9c 81       	ldd	r25, Y+4	; 0x04
    19b0:	69 2f       	mov	r22, r25
    19b2:	41 e0       	ldi	r20, 0x01	; 1
    19b4:	0e 94 11 0f 	call	0x1e22	; 0x1e22 <DIO_enumSetPinValue>
    19b8:	09 c0       	rjmp	.+18     	; 0x19cc <SSD_voidDisable+0x46>
	}
	else if(SSD_Configuration.Type == SSD_COMM_AND)
    19ba:	89 81       	ldd	r24, Y+1	; 0x01
    19bc:	81 30       	cpi	r24, 0x01	; 1
    19be:	31 f4       	brne	.+12     	; 0x19cc <SSD_voidDisable+0x46>
	{
		DIO_enumSetPinValue(SSD_Configuration.DataPort, SSD_Configuration.EnPin, DIO_PIN_LOW);
    19c0:	8a 81       	ldd	r24, Y+2	; 0x02
    19c2:	9c 81       	ldd	r25, Y+4	; 0x04
    19c4:	69 2f       	mov	r22, r25
    19c6:	40 e0       	ldi	r20, 0x00	; 0
    19c8:	0e 94 11 0f 	call	0x1e22	; 0x1e22 <DIO_enumSetPinValue>
	}
}
    19cc:	0f 90       	pop	r0
    19ce:	0f 90       	pop	r0
    19d0:	0f 90       	pop	r0
    19d2:	0f 90       	pop	r0
    19d4:	cf 91       	pop	r28
    19d6:	df 91       	pop	r29
    19d8:	08 95       	ret

000019da <SW_voidInit>:
#include "SW_interface.h"
#include "SW_config.h"
#include "SW_private.h"

void SW_voidInit(SW_Type SW_Config)
{
    19da:	df 93       	push	r29
    19dc:	cf 93       	push	r28
    19de:	00 d0       	rcall	.+0      	; 0x19e0 <SW_voidInit+0x6>
    19e0:	0f 92       	push	r0
    19e2:	cd b7       	in	r28, 0x3d	; 61
    19e4:	de b7       	in	r29, 0x3e	; 62
    19e6:	69 83       	std	Y+1, r22	; 0x01
    19e8:	7a 83       	std	Y+2, r23	; 0x02
    19ea:	8b 83       	std	Y+3, r24	; 0x03
	DIO_enumSetPinDirection(SW_Config.PORT, SW_Config.PIN, DIO_PIN_INPUT);
    19ec:	89 81       	ldd	r24, Y+1	; 0x01
    19ee:	9a 81       	ldd	r25, Y+2	; 0x02
    19f0:	69 2f       	mov	r22, r25
    19f2:	40 e0       	ldi	r20, 0x00	; 0
    19f4:	0e 94 02 0e 	call	0x1c04	; 0x1c04 <DIO_enumSetPinDirection>
	if(SW_Config.PULL_STATE == SW_INT_PULL_UP)
    19f8:	8b 81       	ldd	r24, Y+3	; 0x03
    19fa:	88 23       	and	r24, r24
    19fc:	31 f4       	brne	.+12     	; 0x1a0a <SW_voidInit+0x30>
		DIO_enumSetPinValue(SW_Config.PORT, SW_Config.PIN, DIO_PIN_OUTPUT);
    19fe:	89 81       	ldd	r24, Y+1	; 0x01
    1a00:	9a 81       	ldd	r25, Y+2	; 0x02
    1a02:	69 2f       	mov	r22, r25
    1a04:	41 e0       	ldi	r20, 0x01	; 1
    1a06:	0e 94 11 0f 	call	0x1e22	; 0x1e22 <DIO_enumSetPinValue>
}
    1a0a:	0f 90       	pop	r0
    1a0c:	0f 90       	pop	r0
    1a0e:	0f 90       	pop	r0
    1a10:	cf 91       	pop	r28
    1a12:	df 91       	pop	r29
    1a14:	08 95       	ret

00001a16 <SW_u8GetPressed>:

u8 SW_u8GetPressed (SW_Type SW_Config){
    1a16:	df 93       	push	r29
    1a18:	cf 93       	push	r28
    1a1a:	00 d0       	rcall	.+0      	; 0x1a1c <SW_u8GetPressed+0x6>
    1a1c:	00 d0       	rcall	.+0      	; 0x1a1e <SW_u8GetPressed+0x8>
    1a1e:	0f 92       	push	r0
    1a20:	cd b7       	in	r28, 0x3d	; 61
    1a22:	de b7       	in	r29, 0x3e	; 62
    1a24:	6b 83       	std	Y+3, r22	; 0x03
    1a26:	7c 83       	std	Y+4, r23	; 0x04
    1a28:	8d 83       	std	Y+5, r24	; 0x05
	
	u8 LOC_u8Result = SW_NOT_PRESSED ;
    1a2a:	19 82       	std	Y+1, r1	; 0x01
	u8 LOC_u8PinVal = SW_NOT_PRESSED ;
    1a2c:	1a 82       	std	Y+2, r1	; 0x02
	
	if ( (SW_Config.PULL_STATE == SW_INT_PULL_UP) || (SW_Config.PULL_STATE == SW_EXT_PULL_UP) )
    1a2e:	8d 81       	ldd	r24, Y+5	; 0x05
    1a30:	88 23       	and	r24, r24
    1a32:	19 f0       	breq	.+6      	; 0x1a3a <SW_u8GetPressed+0x24>
    1a34:	8d 81       	ldd	r24, Y+5	; 0x05
    1a36:	81 30       	cpi	r24, 0x01	; 1
    1a38:	a1 f4       	brne	.+40     	; 0x1a62 <SW_u8GetPressed+0x4c>
	{
		DIO_enumGetPinValue( SW_Config.PORT , SW_Config.PIN , &LOC_u8PinVal );
    1a3a:	8b 81       	ldd	r24, Y+3	; 0x03
    1a3c:	9c 81       	ldd	r25, Y+4	; 0x04
    1a3e:	9e 01       	movw	r18, r28
    1a40:	2e 5f       	subi	r18, 0xFE	; 254
    1a42:	3f 4f       	sbci	r19, 0xFF	; 255
    1a44:	69 2f       	mov	r22, r25
    1a46:	a9 01       	movw	r20, r18
    1a48:	0e 94 20 10 	call	0x2040	; 0x2040 <DIO_enumGetPinValue>
		
		if (LOC_u8PinVal==0)
    1a4c:	8a 81       	ldd	r24, Y+2	; 0x02
    1a4e:	88 23       	and	r24, r24
    1a50:	19 f4       	brne	.+6      	; 0x1a58 <SW_u8GetPressed+0x42>
		{
			LOC_u8Result = SW_PRESSED ;
    1a52:	81 e0       	ldi	r24, 0x01	; 1
    1a54:	89 83       	std	Y+1, r24	; 0x01
    1a56:	1b c0       	rjmp	.+54     	; 0x1a8e <SW_u8GetPressed+0x78>
		}
		else if (LOC_u8PinVal==1)
    1a58:	8a 81       	ldd	r24, Y+2	; 0x02
    1a5a:	81 30       	cpi	r24, 0x01	; 1
    1a5c:	c1 f4       	brne	.+48     	; 0x1a8e <SW_u8GetPressed+0x78>
		{
			LOC_u8Result = SW_NOT_PRESSED ;
    1a5e:	19 82       	std	Y+1, r1	; 0x01
    1a60:	16 c0       	rjmp	.+44     	; 0x1a8e <SW_u8GetPressed+0x78>
		}

	}
	else if (SW_Config.PULL_STATE == SW_EXT_PULL_DOWN)
    1a62:	8d 81       	ldd	r24, Y+5	; 0x05
    1a64:	82 30       	cpi	r24, 0x02	; 2
    1a66:	99 f4       	brne	.+38     	; 0x1a8e <SW_u8GetPressed+0x78>
	{
		DIO_enumGetPinValue( SW_Config.PORT , SW_Config.PIN , &LOC_u8PinVal );
    1a68:	8b 81       	ldd	r24, Y+3	; 0x03
    1a6a:	9c 81       	ldd	r25, Y+4	; 0x04
    1a6c:	9e 01       	movw	r18, r28
    1a6e:	2e 5f       	subi	r18, 0xFE	; 254
    1a70:	3f 4f       	sbci	r19, 0xFF	; 255
    1a72:	69 2f       	mov	r22, r25
    1a74:	a9 01       	movw	r20, r18
    1a76:	0e 94 20 10 	call	0x2040	; 0x2040 <DIO_enumGetPinValue>
		
		if (LOC_u8PinVal==0)
    1a7a:	8a 81       	ldd	r24, Y+2	; 0x02
    1a7c:	88 23       	and	r24, r24
    1a7e:	11 f4       	brne	.+4      	; 0x1a84 <SW_u8GetPressed+0x6e>
		{
			LOC_u8Result = SW_NOT_PRESSED ;
    1a80:	19 82       	std	Y+1, r1	; 0x01
    1a82:	05 c0       	rjmp	.+10     	; 0x1a8e <SW_u8GetPressed+0x78>
		}
		else if (LOC_u8PinVal==1)
    1a84:	8a 81       	ldd	r24, Y+2	; 0x02
    1a86:	81 30       	cpi	r24, 0x01	; 1
    1a88:	11 f4       	brne	.+4      	; 0x1a8e <SW_u8GetPressed+0x78>
		{
			LOC_u8Result = SW_PRESSED ;
    1a8a:	81 e0       	ldi	r24, 0x01	; 1
    1a8c:	89 83       	std	Y+1, r24	; 0x01
		}
	}
		
	return LOC_u8Result ;
    1a8e:	89 81       	ldd	r24, Y+1	; 0x01
	
}
    1a90:	0f 90       	pop	r0
    1a92:	0f 90       	pop	r0
    1a94:	0f 90       	pop	r0
    1a96:	0f 90       	pop	r0
    1a98:	0f 90       	pop	r0
    1a9a:	cf 91       	pop	r28
    1a9c:	df 91       	pop	r29
    1a9e:	08 95       	ret

00001aa0 <BUZ_voidInit>:


#include "BUZ_interface.h"

void BUZ_voidInit(BUZ_Type BUZ_Configuration)
{
    1aa0:	df 93       	push	r29
    1aa2:	cf 93       	push	r28
    1aa4:	00 d0       	rcall	.+0      	; 0x1aa6 <BUZ_voidInit+0x6>
    1aa6:	0f 92       	push	r0
    1aa8:	cd b7       	in	r28, 0x3d	; 61
    1aaa:	de b7       	in	r29, 0x3e	; 62
    1aac:	69 83       	std	Y+1, r22	; 0x01
    1aae:	7a 83       	std	Y+2, r23	; 0x02
    1ab0:	8b 83       	std	Y+3, r24	; 0x03
	DIO_enumSetPinDirection(BUZ_Configuration.Port, BUZ_Configuration.Pin, DIO_PIN_OUTPUT);
    1ab2:	89 81       	ldd	r24, Y+1	; 0x01
    1ab4:	9a 81       	ldd	r25, Y+2	; 0x02
    1ab6:	69 2f       	mov	r22, r25
    1ab8:	41 e0       	ldi	r20, 0x01	; 1
    1aba:	0e 94 02 0e 	call	0x1c04	; 0x1c04 <DIO_enumSetPinDirection>
}
    1abe:	0f 90       	pop	r0
    1ac0:	0f 90       	pop	r0
    1ac2:	0f 90       	pop	r0
    1ac4:	cf 91       	pop	r28
    1ac6:	df 91       	pop	r29
    1ac8:	08 95       	ret

00001aca <BUZ_voidON>:

void BUZ_voidON(BUZ_Type BUZ_Configuration)
{
    1aca:	df 93       	push	r29
    1acc:	cf 93       	push	r28
    1ace:	00 d0       	rcall	.+0      	; 0x1ad0 <BUZ_voidON+0x6>
    1ad0:	0f 92       	push	r0
    1ad2:	cd b7       	in	r28, 0x3d	; 61
    1ad4:	de b7       	in	r29, 0x3e	; 62
    1ad6:	69 83       	std	Y+1, r22	; 0x01
    1ad8:	7a 83       	std	Y+2, r23	; 0x02
    1ada:	8b 83       	std	Y+3, r24	; 0x03
	if(BUZ_Configuration.Active_State == ACTIVE_HIGH)
    1adc:	8b 81       	ldd	r24, Y+3	; 0x03
    1ade:	81 30       	cpi	r24, 0x01	; 1
    1ae0:	39 f4       	brne	.+14     	; 0x1af0 <BUZ_voidON+0x26>
	{
		DIO_enumSetPinValue(BUZ_Configuration.Port, BUZ_Configuration.Pin, DIO_PIN_HIGH);
    1ae2:	89 81       	ldd	r24, Y+1	; 0x01
    1ae4:	9a 81       	ldd	r25, Y+2	; 0x02
    1ae6:	69 2f       	mov	r22, r25
    1ae8:	41 e0       	ldi	r20, 0x01	; 1
    1aea:	0e 94 11 0f 	call	0x1e22	; 0x1e22 <DIO_enumSetPinValue>
    1aee:	06 c0       	rjmp	.+12     	; 0x1afc <BUZ_voidON+0x32>
	}
	
	else
	{
		DIO_enumSetPinValue(BUZ_Configuration.Port, BUZ_Configuration.Pin, DIO_PIN_LOW);
    1af0:	89 81       	ldd	r24, Y+1	; 0x01
    1af2:	9a 81       	ldd	r25, Y+2	; 0x02
    1af4:	69 2f       	mov	r22, r25
    1af6:	40 e0       	ldi	r20, 0x00	; 0
    1af8:	0e 94 11 0f 	call	0x1e22	; 0x1e22 <DIO_enumSetPinValue>
	}
}
    1afc:	0f 90       	pop	r0
    1afe:	0f 90       	pop	r0
    1b00:	0f 90       	pop	r0
    1b02:	cf 91       	pop	r28
    1b04:	df 91       	pop	r29
    1b06:	08 95       	ret

00001b08 <BUZ_voidOff>:

void BUZ_voidOff ( BUZ_Type BUZ_Configuration )
{
    1b08:	df 93       	push	r29
    1b0a:	cf 93       	push	r28
    1b0c:	00 d0       	rcall	.+0      	; 0x1b0e <BUZ_voidOff+0x6>
    1b0e:	0f 92       	push	r0
    1b10:	cd b7       	in	r28, 0x3d	; 61
    1b12:	de b7       	in	r29, 0x3e	; 62
    1b14:	69 83       	std	Y+1, r22	; 0x01
    1b16:	7a 83       	std	Y+2, r23	; 0x02
    1b18:	8b 83       	std	Y+3, r24	; 0x03

	if( BUZ_Configuration.Active_State == ACTIVE_HIGH ){
    1b1a:	8b 81       	ldd	r24, Y+3	; 0x03
    1b1c:	81 30       	cpi	r24, 0x01	; 1
    1b1e:	39 f4       	brne	.+14     	; 0x1b2e <BUZ_voidOff+0x26>

		DIO_enumSetPinValue( BUZ_Configuration.Port , BUZ_Configuration.Pin , DIO_PIN_LOW  );
    1b20:	89 81       	ldd	r24, Y+1	; 0x01
    1b22:	9a 81       	ldd	r25, Y+2	; 0x02
    1b24:	69 2f       	mov	r22, r25
    1b26:	40 e0       	ldi	r20, 0x00	; 0
    1b28:	0e 94 11 0f 	call	0x1e22	; 0x1e22 <DIO_enumSetPinValue>
    1b2c:	09 c0       	rjmp	.+18     	; 0x1b40 <BUZ_voidOff+0x38>

	}else if( BUZ_Configuration.Active_State == ACTIVE_LOW ){
    1b2e:	8b 81       	ldd	r24, Y+3	; 0x03
    1b30:	88 23       	and	r24, r24
    1b32:	31 f4       	brne	.+12     	; 0x1b40 <BUZ_voidOff+0x38>

		DIO_enumSetPinValue( BUZ_Configuration.Port , BUZ_Configuration.Pin , DIO_PIN_HIGH  );
    1b34:	89 81       	ldd	r24, Y+1	; 0x01
    1b36:	9a 81       	ldd	r25, Y+2	; 0x02
    1b38:	69 2f       	mov	r22, r25
    1b3a:	41 e0       	ldi	r20, 0x01	; 1
    1b3c:	0e 94 11 0f 	call	0x1e22	; 0x1e22 <DIO_enumSetPinValue>

	}

}
    1b40:	0f 90       	pop	r0
    1b42:	0f 90       	pop	r0
    1b44:	0f 90       	pop	r0
    1b46:	cf 91       	pop	r28
    1b48:	df 91       	pop	r29
    1b4a:	08 95       	ret

00001b4c <BUZ_voidToggle>:


void BUZ_voidToggle(BUZ_Type BUZ_Configuration)
{
    1b4c:	df 93       	push	r29
    1b4e:	cf 93       	push	r28
    1b50:	00 d0       	rcall	.+0      	; 0x1b52 <BUZ_voidToggle+0x6>
    1b52:	0f 92       	push	r0
    1b54:	cd b7       	in	r28, 0x3d	; 61
    1b56:	de b7       	in	r29, 0x3e	; 62
    1b58:	69 83       	std	Y+1, r22	; 0x01
    1b5a:	7a 83       	std	Y+2, r23	; 0x02
    1b5c:	8b 83       	std	Y+3, r24	; 0x03
	DIO_enumTogglePinValue(BUZ_Configuration.Port, BUZ_Configuration.Pin);
    1b5e:	89 81       	ldd	r24, Y+1	; 0x01
    1b60:	9a 81       	ldd	r25, Y+2	; 0x02
    1b62:	69 2f       	mov	r22, r25
    1b64:	0e 94 e5 10 	call	0x21ca	; 0x21ca <DIO_enumTogglePinValue>
}
    1b68:	0f 90       	pop	r0
    1b6a:	0f 90       	pop	r0
    1b6c:	0f 90       	pop	r0
    1b6e:	cf 91       	pop	r28
    1b70:	df 91       	pop	r29
    1b72:	08 95       	ret

00001b74 <LED_voidInit>:
#include "LED_interface.h"



void LED_voidInit(LED_Type LED_Configuration)
{
    1b74:	df 93       	push	r29
    1b76:	cf 93       	push	r28
    1b78:	00 d0       	rcall	.+0      	; 0x1b7a <LED_voidInit+0x6>
    1b7a:	0f 92       	push	r0
    1b7c:	cd b7       	in	r28, 0x3d	; 61
    1b7e:	de b7       	in	r29, 0x3e	; 62
    1b80:	69 83       	std	Y+1, r22	; 0x01
    1b82:	7a 83       	std	Y+2, r23	; 0x02
    1b84:	8b 83       	std	Y+3, r24	; 0x03
	DIO_enumSetPinDirection(LED_Configuration.port, LED_Configuration.pin, DIO_PIN_OUTPUT);
    1b86:	89 81       	ldd	r24, Y+1	; 0x01
    1b88:	9a 81       	ldd	r25, Y+2	; 0x02
    1b8a:	69 2f       	mov	r22, r25
    1b8c:	41 e0       	ldi	r20, 0x01	; 1
    1b8e:	0e 94 02 0e 	call	0x1c04	; 0x1c04 <DIO_enumSetPinDirection>
}
    1b92:	0f 90       	pop	r0
    1b94:	0f 90       	pop	r0
    1b96:	0f 90       	pop	r0
    1b98:	cf 91       	pop	r28
    1b9a:	df 91       	pop	r29
    1b9c:	08 95       	ret

00001b9e <LED_voidON>:

void LED_voidON(LED_Type LED_Configuration)
{
    1b9e:	df 93       	push	r29
    1ba0:	cf 93       	push	r28
    1ba2:	00 d0       	rcall	.+0      	; 0x1ba4 <LED_voidON+0x6>
    1ba4:	0f 92       	push	r0
    1ba6:	cd b7       	in	r28, 0x3d	; 61
    1ba8:	de b7       	in	r29, 0x3e	; 62
    1baa:	69 83       	std	Y+1, r22	; 0x01
    1bac:	7a 83       	std	Y+2, r23	; 0x02
    1bae:	8b 83       	std	Y+3, r24	; 0x03
	if(LED_Configuration.Active_State == ACTIVE_HIGH)
    1bb0:	8b 81       	ldd	r24, Y+3	; 0x03
    1bb2:	81 30       	cpi	r24, 0x01	; 1
    1bb4:	39 f4       	brne	.+14     	; 0x1bc4 <LED_voidON+0x26>
	{
		DIO_enumSetPinValue(LED_Configuration.port, LED_Configuration.pin, DIO_PIN_HIGH);
    1bb6:	89 81       	ldd	r24, Y+1	; 0x01
    1bb8:	9a 81       	ldd	r25, Y+2	; 0x02
    1bba:	69 2f       	mov	r22, r25
    1bbc:	41 e0       	ldi	r20, 0x01	; 1
    1bbe:	0e 94 11 0f 	call	0x1e22	; 0x1e22 <DIO_enumSetPinValue>
    1bc2:	06 c0       	rjmp	.+12     	; 0x1bd0 <LED_voidON+0x32>
	}
	
	else
	{
		DIO_enumSetPinValue(LED_Configuration.port, LED_Configuration.pin, DIO_PIN_LOW);
    1bc4:	89 81       	ldd	r24, Y+1	; 0x01
    1bc6:	9a 81       	ldd	r25, Y+2	; 0x02
    1bc8:	69 2f       	mov	r22, r25
    1bca:	40 e0       	ldi	r20, 0x00	; 0
    1bcc:	0e 94 11 0f 	call	0x1e22	; 0x1e22 <DIO_enumSetPinValue>
	}
}
    1bd0:	0f 90       	pop	r0
    1bd2:	0f 90       	pop	r0
    1bd4:	0f 90       	pop	r0
    1bd6:	cf 91       	pop	r28
    1bd8:	df 91       	pop	r29
    1bda:	08 95       	ret

00001bdc <LED_voidToggle>:

void LED_voidToggle(LED_Type LED_Configuration)
{
    1bdc:	df 93       	push	r29
    1bde:	cf 93       	push	r28
    1be0:	00 d0       	rcall	.+0      	; 0x1be2 <LED_voidToggle+0x6>
    1be2:	0f 92       	push	r0
    1be4:	cd b7       	in	r28, 0x3d	; 61
    1be6:	de b7       	in	r29, 0x3e	; 62
    1be8:	69 83       	std	Y+1, r22	; 0x01
    1bea:	7a 83       	std	Y+2, r23	; 0x02
    1bec:	8b 83       	std	Y+3, r24	; 0x03
	DIO_enumTogglePinValue(LED_Configuration.port, LED_Configuration.pin);
    1bee:	89 81       	ldd	r24, Y+1	; 0x01
    1bf0:	9a 81       	ldd	r25, Y+2	; 0x02
    1bf2:	69 2f       	mov	r22, r25
    1bf4:	0e 94 e5 10 	call	0x21ca	; 0x21ca <DIO_enumTogglePinValue>
}
    1bf8:	0f 90       	pop	r0
    1bfa:	0f 90       	pop	r0
    1bfc:	0f 90       	pop	r0
    1bfe:	cf 91       	pop	r28
    1c00:	df 91       	pop	r29
    1c02:	08 95       	ret

00001c04 <DIO_enumSetPinDirection>:




DIO_ErrorStatus DIO_enumSetPinDirection    (u8 Copy_u8PORT , u8 Copy_u8PIN , u8 Copy_u8Direction ) 
{
    1c04:	df 93       	push	r29
    1c06:	cf 93       	push	r28
    1c08:	cd b7       	in	r28, 0x3d	; 61
    1c0a:	de b7       	in	r29, 0x3e	; 62
    1c0c:	28 97       	sbiw	r28, 0x08	; 8
    1c0e:	0f b6       	in	r0, 0x3f	; 63
    1c10:	f8 94       	cli
    1c12:	de bf       	out	0x3e, r29	; 62
    1c14:	0f be       	out	0x3f, r0	; 63
    1c16:	cd bf       	out	0x3d, r28	; 61
    1c18:	8a 83       	std	Y+2, r24	; 0x02
    1c1a:	6b 83       	std	Y+3, r22	; 0x03
    1c1c:	4c 83       	std	Y+4, r20	; 0x04

	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    1c1e:	81 e0       	ldi	r24, 0x01	; 1
    1c20:	89 83       	std	Y+1, r24	; 0x01

	/* Make sure that the Port ID and Pin ID are in the valid range */
	if ((Copy_u8PORT <= DIO_PORTD) && (Copy_u8PIN <= DIO_PIN7))
    1c22:	8a 81       	ldd	r24, Y+2	; 0x02
    1c24:	84 30       	cpi	r24, 0x04	; 4
    1c26:	08 f0       	brcs	.+2      	; 0x1c2a <DIO_enumSetPinDirection+0x26>
    1c28:	f1 c0       	rjmp	.+482    	; 0x1e0c <DIO_enumSetPinDirection+0x208>
    1c2a:	8b 81       	ldd	r24, Y+3	; 0x03
    1c2c:	88 30       	cpi	r24, 0x08	; 8
    1c2e:	08 f0       	brcs	.+2      	; 0x1c32 <DIO_enumSetPinDirection+0x2e>
    1c30:	ed c0       	rjmp	.+474    	; 0x1e0c <DIO_enumSetPinDirection+0x208>
	{
		if ( Copy_u8Direction == DIO_PIN_OUTPUT )
    1c32:	8c 81       	ldd	r24, Y+4	; 0x04
    1c34:	81 30       	cpi	r24, 0x01	; 1
    1c36:	09 f0       	breq	.+2      	; 0x1c3a <DIO_enumSetPinDirection+0x36>
    1c38:	6f c0       	rjmp	.+222    	; 0x1d18 <DIO_enumSetPinDirection+0x114>
		{
			/* Check on the Required PORT Number */
			switch (Copy_u8PORT)
    1c3a:	8a 81       	ldd	r24, Y+2	; 0x02
    1c3c:	28 2f       	mov	r18, r24
    1c3e:	30 e0       	ldi	r19, 0x00	; 0
    1c40:	38 87       	std	Y+8, r19	; 0x08
    1c42:	2f 83       	std	Y+7, r18	; 0x07
    1c44:	8f 81       	ldd	r24, Y+7	; 0x07
    1c46:	98 85       	ldd	r25, Y+8	; 0x08
    1c48:	81 30       	cpi	r24, 0x01	; 1
    1c4a:	91 05       	cpc	r25, r1
    1c4c:	49 f1       	breq	.+82     	; 0x1ca0 <DIO_enumSetPinDirection+0x9c>
    1c4e:	2f 81       	ldd	r18, Y+7	; 0x07
    1c50:	38 85       	ldd	r19, Y+8	; 0x08
    1c52:	22 30       	cpi	r18, 0x02	; 2
    1c54:	31 05       	cpc	r19, r1
    1c56:	2c f4       	brge	.+10     	; 0x1c62 <DIO_enumSetPinDirection+0x5e>
    1c58:	8f 81       	ldd	r24, Y+7	; 0x07
    1c5a:	98 85       	ldd	r25, Y+8	; 0x08
    1c5c:	00 97       	sbiw	r24, 0x00	; 0
    1c5e:	61 f0       	breq	.+24     	; 0x1c78 <DIO_enumSetPinDirection+0x74>
    1c60:	d6 c0       	rjmp	.+428    	; 0x1e0e <DIO_enumSetPinDirection+0x20a>
    1c62:	2f 81       	ldd	r18, Y+7	; 0x07
    1c64:	38 85       	ldd	r19, Y+8	; 0x08
    1c66:	22 30       	cpi	r18, 0x02	; 2
    1c68:	31 05       	cpc	r19, r1
    1c6a:	71 f1       	breq	.+92     	; 0x1cc8 <DIO_enumSetPinDirection+0xc4>
    1c6c:	8f 81       	ldd	r24, Y+7	; 0x07
    1c6e:	98 85       	ldd	r25, Y+8	; 0x08
    1c70:	83 30       	cpi	r24, 0x03	; 3
    1c72:	91 05       	cpc	r25, r1
    1c74:	e9 f1       	breq	.+122    	; 0x1cf0 <DIO_enumSetPinDirection+0xec>
    1c76:	cb c0       	rjmp	.+406    	; 0x1e0e <DIO_enumSetPinDirection+0x20a>
			{
			case DIO_PORTA: SET_BIT(DDRA_Register,Copy_u8PIN); break;
    1c78:	aa e3       	ldi	r26, 0x3A	; 58
    1c7a:	b0 e0       	ldi	r27, 0x00	; 0
    1c7c:	ea e3       	ldi	r30, 0x3A	; 58
    1c7e:	f0 e0       	ldi	r31, 0x00	; 0
    1c80:	80 81       	ld	r24, Z
    1c82:	48 2f       	mov	r20, r24
    1c84:	8b 81       	ldd	r24, Y+3	; 0x03
    1c86:	28 2f       	mov	r18, r24
    1c88:	30 e0       	ldi	r19, 0x00	; 0
    1c8a:	81 e0       	ldi	r24, 0x01	; 1
    1c8c:	90 e0       	ldi	r25, 0x00	; 0
    1c8e:	02 2e       	mov	r0, r18
    1c90:	02 c0       	rjmp	.+4      	; 0x1c96 <DIO_enumSetPinDirection+0x92>
    1c92:	88 0f       	add	r24, r24
    1c94:	99 1f       	adc	r25, r25
    1c96:	0a 94       	dec	r0
    1c98:	e2 f7       	brpl	.-8      	; 0x1c92 <DIO_enumSetPinDirection+0x8e>
    1c9a:	84 2b       	or	r24, r20
    1c9c:	8c 93       	st	X, r24
    1c9e:	b7 c0       	rjmp	.+366    	; 0x1e0e <DIO_enumSetPinDirection+0x20a>
			case DIO_PORTB: SET_BIT(DDRB_Register,Copy_u8PIN); break;
    1ca0:	a7 e3       	ldi	r26, 0x37	; 55
    1ca2:	b0 e0       	ldi	r27, 0x00	; 0
    1ca4:	e7 e3       	ldi	r30, 0x37	; 55
    1ca6:	f0 e0       	ldi	r31, 0x00	; 0
    1ca8:	80 81       	ld	r24, Z
    1caa:	48 2f       	mov	r20, r24
    1cac:	8b 81       	ldd	r24, Y+3	; 0x03
    1cae:	28 2f       	mov	r18, r24
    1cb0:	30 e0       	ldi	r19, 0x00	; 0
    1cb2:	81 e0       	ldi	r24, 0x01	; 1
    1cb4:	90 e0       	ldi	r25, 0x00	; 0
    1cb6:	02 2e       	mov	r0, r18
    1cb8:	02 c0       	rjmp	.+4      	; 0x1cbe <DIO_enumSetPinDirection+0xba>
    1cba:	88 0f       	add	r24, r24
    1cbc:	99 1f       	adc	r25, r25
    1cbe:	0a 94       	dec	r0
    1cc0:	e2 f7       	brpl	.-8      	; 0x1cba <DIO_enumSetPinDirection+0xb6>
    1cc2:	84 2b       	or	r24, r20
    1cc4:	8c 93       	st	X, r24
    1cc6:	a3 c0       	rjmp	.+326    	; 0x1e0e <DIO_enumSetPinDirection+0x20a>
			case DIO_PORTC: SET_BIT(DDRC_Register,Copy_u8PIN); break;
    1cc8:	a4 e3       	ldi	r26, 0x34	; 52
    1cca:	b0 e0       	ldi	r27, 0x00	; 0
    1ccc:	e4 e3       	ldi	r30, 0x34	; 52
    1cce:	f0 e0       	ldi	r31, 0x00	; 0
    1cd0:	80 81       	ld	r24, Z
    1cd2:	48 2f       	mov	r20, r24
    1cd4:	8b 81       	ldd	r24, Y+3	; 0x03
    1cd6:	28 2f       	mov	r18, r24
    1cd8:	30 e0       	ldi	r19, 0x00	; 0
    1cda:	81 e0       	ldi	r24, 0x01	; 1
    1cdc:	90 e0       	ldi	r25, 0x00	; 0
    1cde:	02 2e       	mov	r0, r18
    1ce0:	02 c0       	rjmp	.+4      	; 0x1ce6 <DIO_enumSetPinDirection+0xe2>
    1ce2:	88 0f       	add	r24, r24
    1ce4:	99 1f       	adc	r25, r25
    1ce6:	0a 94       	dec	r0
    1ce8:	e2 f7       	brpl	.-8      	; 0x1ce2 <DIO_enumSetPinDirection+0xde>
    1cea:	84 2b       	or	r24, r20
    1cec:	8c 93       	st	X, r24
    1cee:	8f c0       	rjmp	.+286    	; 0x1e0e <DIO_enumSetPinDirection+0x20a>
			case DIO_PORTD: SET_BIT(DDRD_Register,Copy_u8PIN); break;
    1cf0:	a1 e3       	ldi	r26, 0x31	; 49
    1cf2:	b0 e0       	ldi	r27, 0x00	; 0
    1cf4:	e1 e3       	ldi	r30, 0x31	; 49
    1cf6:	f0 e0       	ldi	r31, 0x00	; 0
    1cf8:	80 81       	ld	r24, Z
    1cfa:	48 2f       	mov	r20, r24
    1cfc:	8b 81       	ldd	r24, Y+3	; 0x03
    1cfe:	28 2f       	mov	r18, r24
    1d00:	30 e0       	ldi	r19, 0x00	; 0
    1d02:	81 e0       	ldi	r24, 0x01	; 1
    1d04:	90 e0       	ldi	r25, 0x00	; 0
    1d06:	02 2e       	mov	r0, r18
    1d08:	02 c0       	rjmp	.+4      	; 0x1d0e <DIO_enumSetPinDirection+0x10a>
    1d0a:	88 0f       	add	r24, r24
    1d0c:	99 1f       	adc	r25, r25
    1d0e:	0a 94       	dec	r0
    1d10:	e2 f7       	brpl	.-8      	; 0x1d0a <DIO_enumSetPinDirection+0x106>
    1d12:	84 2b       	or	r24, r20
    1d14:	8c 93       	st	X, r24
    1d16:	7b c0       	rjmp	.+246    	; 0x1e0e <DIO_enumSetPinDirection+0x20a>
			}
		}

		else if ( Copy_u8Direction == DIO_PIN_INPUT )
    1d18:	8c 81       	ldd	r24, Y+4	; 0x04
    1d1a:	88 23       	and	r24, r24
    1d1c:	09 f0       	breq	.+2      	; 0x1d20 <DIO_enumSetPinDirection+0x11c>
    1d1e:	74 c0       	rjmp	.+232    	; 0x1e08 <DIO_enumSetPinDirection+0x204>
		{
			/* Check on the Required PORT Number */
			switch (Copy_u8PORT)
    1d20:	8a 81       	ldd	r24, Y+2	; 0x02
    1d22:	28 2f       	mov	r18, r24
    1d24:	30 e0       	ldi	r19, 0x00	; 0
    1d26:	3e 83       	std	Y+6, r19	; 0x06
    1d28:	2d 83       	std	Y+5, r18	; 0x05
    1d2a:	8d 81       	ldd	r24, Y+5	; 0x05
    1d2c:	9e 81       	ldd	r25, Y+6	; 0x06
    1d2e:	81 30       	cpi	r24, 0x01	; 1
    1d30:	91 05       	cpc	r25, r1
    1d32:	59 f1       	breq	.+86     	; 0x1d8a <DIO_enumSetPinDirection+0x186>
    1d34:	2d 81       	ldd	r18, Y+5	; 0x05
    1d36:	3e 81       	ldd	r19, Y+6	; 0x06
    1d38:	22 30       	cpi	r18, 0x02	; 2
    1d3a:	31 05       	cpc	r19, r1
    1d3c:	2c f4       	brge	.+10     	; 0x1d48 <DIO_enumSetPinDirection+0x144>
    1d3e:	8d 81       	ldd	r24, Y+5	; 0x05
    1d40:	9e 81       	ldd	r25, Y+6	; 0x06
    1d42:	00 97       	sbiw	r24, 0x00	; 0
    1d44:	69 f0       	breq	.+26     	; 0x1d60 <DIO_enumSetPinDirection+0x15c>
    1d46:	63 c0       	rjmp	.+198    	; 0x1e0e <DIO_enumSetPinDirection+0x20a>
    1d48:	2d 81       	ldd	r18, Y+5	; 0x05
    1d4a:	3e 81       	ldd	r19, Y+6	; 0x06
    1d4c:	22 30       	cpi	r18, 0x02	; 2
    1d4e:	31 05       	cpc	r19, r1
    1d50:	89 f1       	breq	.+98     	; 0x1db4 <DIO_enumSetPinDirection+0x1b0>
    1d52:	8d 81       	ldd	r24, Y+5	; 0x05
    1d54:	9e 81       	ldd	r25, Y+6	; 0x06
    1d56:	83 30       	cpi	r24, 0x03	; 3
    1d58:	91 05       	cpc	r25, r1
    1d5a:	09 f4       	brne	.+2      	; 0x1d5e <DIO_enumSetPinDirection+0x15a>
    1d5c:	40 c0       	rjmp	.+128    	; 0x1dde <DIO_enumSetPinDirection+0x1da>
    1d5e:	57 c0       	rjmp	.+174    	; 0x1e0e <DIO_enumSetPinDirection+0x20a>
			{
			case DIO_PORTA: CLR_BIT(DDRA_Register,Copy_u8PIN); break;
    1d60:	aa e3       	ldi	r26, 0x3A	; 58
    1d62:	b0 e0       	ldi	r27, 0x00	; 0
    1d64:	ea e3       	ldi	r30, 0x3A	; 58
    1d66:	f0 e0       	ldi	r31, 0x00	; 0
    1d68:	80 81       	ld	r24, Z
    1d6a:	48 2f       	mov	r20, r24
    1d6c:	8b 81       	ldd	r24, Y+3	; 0x03
    1d6e:	28 2f       	mov	r18, r24
    1d70:	30 e0       	ldi	r19, 0x00	; 0
    1d72:	81 e0       	ldi	r24, 0x01	; 1
    1d74:	90 e0       	ldi	r25, 0x00	; 0
    1d76:	02 2e       	mov	r0, r18
    1d78:	02 c0       	rjmp	.+4      	; 0x1d7e <DIO_enumSetPinDirection+0x17a>
    1d7a:	88 0f       	add	r24, r24
    1d7c:	99 1f       	adc	r25, r25
    1d7e:	0a 94       	dec	r0
    1d80:	e2 f7       	brpl	.-8      	; 0x1d7a <DIO_enumSetPinDirection+0x176>
    1d82:	80 95       	com	r24
    1d84:	84 23       	and	r24, r20
    1d86:	8c 93       	st	X, r24
    1d88:	42 c0       	rjmp	.+132    	; 0x1e0e <DIO_enumSetPinDirection+0x20a>
			case DIO_PORTB: CLR_BIT(DDRB_Register,Copy_u8PIN); break;
    1d8a:	a7 e3       	ldi	r26, 0x37	; 55
    1d8c:	b0 e0       	ldi	r27, 0x00	; 0
    1d8e:	e7 e3       	ldi	r30, 0x37	; 55
    1d90:	f0 e0       	ldi	r31, 0x00	; 0
    1d92:	80 81       	ld	r24, Z
    1d94:	48 2f       	mov	r20, r24
    1d96:	8b 81       	ldd	r24, Y+3	; 0x03
    1d98:	28 2f       	mov	r18, r24
    1d9a:	30 e0       	ldi	r19, 0x00	; 0
    1d9c:	81 e0       	ldi	r24, 0x01	; 1
    1d9e:	90 e0       	ldi	r25, 0x00	; 0
    1da0:	02 2e       	mov	r0, r18
    1da2:	02 c0       	rjmp	.+4      	; 0x1da8 <DIO_enumSetPinDirection+0x1a4>
    1da4:	88 0f       	add	r24, r24
    1da6:	99 1f       	adc	r25, r25
    1da8:	0a 94       	dec	r0
    1daa:	e2 f7       	brpl	.-8      	; 0x1da4 <DIO_enumSetPinDirection+0x1a0>
    1dac:	80 95       	com	r24
    1dae:	84 23       	and	r24, r20
    1db0:	8c 93       	st	X, r24
    1db2:	2d c0       	rjmp	.+90     	; 0x1e0e <DIO_enumSetPinDirection+0x20a>
			case DIO_PORTC: CLR_BIT(DDRC_Register,Copy_u8PIN); break;
    1db4:	a4 e3       	ldi	r26, 0x34	; 52
    1db6:	b0 e0       	ldi	r27, 0x00	; 0
    1db8:	e4 e3       	ldi	r30, 0x34	; 52
    1dba:	f0 e0       	ldi	r31, 0x00	; 0
    1dbc:	80 81       	ld	r24, Z
    1dbe:	48 2f       	mov	r20, r24
    1dc0:	8b 81       	ldd	r24, Y+3	; 0x03
    1dc2:	28 2f       	mov	r18, r24
    1dc4:	30 e0       	ldi	r19, 0x00	; 0
    1dc6:	81 e0       	ldi	r24, 0x01	; 1
    1dc8:	90 e0       	ldi	r25, 0x00	; 0
    1dca:	02 2e       	mov	r0, r18
    1dcc:	02 c0       	rjmp	.+4      	; 0x1dd2 <DIO_enumSetPinDirection+0x1ce>
    1dce:	88 0f       	add	r24, r24
    1dd0:	99 1f       	adc	r25, r25
    1dd2:	0a 94       	dec	r0
    1dd4:	e2 f7       	brpl	.-8      	; 0x1dce <DIO_enumSetPinDirection+0x1ca>
    1dd6:	80 95       	com	r24
    1dd8:	84 23       	and	r24, r20
    1dda:	8c 93       	st	X, r24
    1ddc:	18 c0       	rjmp	.+48     	; 0x1e0e <DIO_enumSetPinDirection+0x20a>
			case DIO_PORTD: CLR_BIT(DDRD_Register,Copy_u8PIN); break;
    1dde:	a1 e3       	ldi	r26, 0x31	; 49
    1de0:	b0 e0       	ldi	r27, 0x00	; 0
    1de2:	e1 e3       	ldi	r30, 0x31	; 49
    1de4:	f0 e0       	ldi	r31, 0x00	; 0
    1de6:	80 81       	ld	r24, Z
    1de8:	48 2f       	mov	r20, r24
    1dea:	8b 81       	ldd	r24, Y+3	; 0x03
    1dec:	28 2f       	mov	r18, r24
    1dee:	30 e0       	ldi	r19, 0x00	; 0
    1df0:	81 e0       	ldi	r24, 0x01	; 1
    1df2:	90 e0       	ldi	r25, 0x00	; 0
    1df4:	02 2e       	mov	r0, r18
    1df6:	02 c0       	rjmp	.+4      	; 0x1dfc <DIO_enumSetPinDirection+0x1f8>
    1df8:	88 0f       	add	r24, r24
    1dfa:	99 1f       	adc	r25, r25
    1dfc:	0a 94       	dec	r0
    1dfe:	e2 f7       	brpl	.-8      	; 0x1df8 <DIO_enumSetPinDirection+0x1f4>
    1e00:	80 95       	com	r24
    1e02:	84 23       	and	r24, r20
    1e04:	8c 93       	st	X, r24
    1e06:	03 c0       	rjmp	.+6      	; 0x1e0e <DIO_enumSetPinDirection+0x20a>
			}
		}

		else
		{
			LOC_enumState = DIO_NOK ;
    1e08:	19 82       	std	Y+1, r1	; 0x01
    1e0a:	01 c0       	rjmp	.+2      	; 0x1e0e <DIO_enumSetPinDirection+0x20a>
		}
	}

	else
	{
		LOC_enumState = DIO_NOK ;
    1e0c:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState ;
    1e0e:	89 81       	ldd	r24, Y+1	; 0x01

}
    1e10:	28 96       	adiw	r28, 0x08	; 8
    1e12:	0f b6       	in	r0, 0x3f	; 63
    1e14:	f8 94       	cli
    1e16:	de bf       	out	0x3e, r29	; 62
    1e18:	0f be       	out	0x3f, r0	; 63
    1e1a:	cd bf       	out	0x3d, r28	; 61
    1e1c:	cf 91       	pop	r28
    1e1e:	df 91       	pop	r29
    1e20:	08 95       	ret

00001e22 <DIO_enumSetPinValue>:

DIO_ErrorStatus DIO_enumSetPinValue      (u8 Copy_u8PORT , u8 Copy_u8PIN , u8 Copy_u8Value ) 
{
    1e22:	df 93       	push	r29
    1e24:	cf 93       	push	r28
    1e26:	cd b7       	in	r28, 0x3d	; 61
    1e28:	de b7       	in	r29, 0x3e	; 62
    1e2a:	28 97       	sbiw	r28, 0x08	; 8
    1e2c:	0f b6       	in	r0, 0x3f	; 63
    1e2e:	f8 94       	cli
    1e30:	de bf       	out	0x3e, r29	; 62
    1e32:	0f be       	out	0x3f, r0	; 63
    1e34:	cd bf       	out	0x3d, r28	; 61
    1e36:	8a 83       	std	Y+2, r24	; 0x02
    1e38:	6b 83       	std	Y+3, r22	; 0x03
    1e3a:	4c 83       	std	Y+4, r20	; 0x04

	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    1e3c:	81 e0       	ldi	r24, 0x01	; 1
    1e3e:	89 83       	std	Y+1, r24	; 0x01

	/* Make sure that the Port ID and Pin ID are in the valid range */
	if ((Copy_u8PORT <= DIO_PORTD) && (Copy_u8PIN <= DIO_PIN7))
    1e40:	8a 81       	ldd	r24, Y+2	; 0x02
    1e42:	84 30       	cpi	r24, 0x04	; 4
    1e44:	08 f0       	brcs	.+2      	; 0x1e48 <DIO_enumSetPinValue+0x26>
    1e46:	f1 c0       	rjmp	.+482    	; 0x202a <DIO_enumSetPinValue+0x208>
    1e48:	8b 81       	ldd	r24, Y+3	; 0x03
    1e4a:	88 30       	cpi	r24, 0x08	; 8
    1e4c:	08 f0       	brcs	.+2      	; 0x1e50 <DIO_enumSetPinValue+0x2e>
    1e4e:	ed c0       	rjmp	.+474    	; 0x202a <DIO_enumSetPinValue+0x208>
	{
		if (Copy_u8Value == DIO_PIN_HIGH)
    1e50:	8c 81       	ldd	r24, Y+4	; 0x04
    1e52:	81 30       	cpi	r24, 0x01	; 1
    1e54:	09 f0       	breq	.+2      	; 0x1e58 <DIO_enumSetPinValue+0x36>
    1e56:	6f c0       	rjmp	.+222    	; 0x1f36 <DIO_enumSetPinValue+0x114>
		{
			/* Check on the Required PORT Number */
			switch (Copy_u8PORT)
    1e58:	8a 81       	ldd	r24, Y+2	; 0x02
    1e5a:	28 2f       	mov	r18, r24
    1e5c:	30 e0       	ldi	r19, 0x00	; 0
    1e5e:	38 87       	std	Y+8, r19	; 0x08
    1e60:	2f 83       	std	Y+7, r18	; 0x07
    1e62:	8f 81       	ldd	r24, Y+7	; 0x07
    1e64:	98 85       	ldd	r25, Y+8	; 0x08
    1e66:	81 30       	cpi	r24, 0x01	; 1
    1e68:	91 05       	cpc	r25, r1
    1e6a:	49 f1       	breq	.+82     	; 0x1ebe <DIO_enumSetPinValue+0x9c>
    1e6c:	2f 81       	ldd	r18, Y+7	; 0x07
    1e6e:	38 85       	ldd	r19, Y+8	; 0x08
    1e70:	22 30       	cpi	r18, 0x02	; 2
    1e72:	31 05       	cpc	r19, r1
    1e74:	2c f4       	brge	.+10     	; 0x1e80 <DIO_enumSetPinValue+0x5e>
    1e76:	8f 81       	ldd	r24, Y+7	; 0x07
    1e78:	98 85       	ldd	r25, Y+8	; 0x08
    1e7a:	00 97       	sbiw	r24, 0x00	; 0
    1e7c:	61 f0       	breq	.+24     	; 0x1e96 <DIO_enumSetPinValue+0x74>
    1e7e:	d6 c0       	rjmp	.+428    	; 0x202c <DIO_enumSetPinValue+0x20a>
    1e80:	2f 81       	ldd	r18, Y+7	; 0x07
    1e82:	38 85       	ldd	r19, Y+8	; 0x08
    1e84:	22 30       	cpi	r18, 0x02	; 2
    1e86:	31 05       	cpc	r19, r1
    1e88:	71 f1       	breq	.+92     	; 0x1ee6 <DIO_enumSetPinValue+0xc4>
    1e8a:	8f 81       	ldd	r24, Y+7	; 0x07
    1e8c:	98 85       	ldd	r25, Y+8	; 0x08
    1e8e:	83 30       	cpi	r24, 0x03	; 3
    1e90:	91 05       	cpc	r25, r1
    1e92:	e9 f1       	breq	.+122    	; 0x1f0e <DIO_enumSetPinValue+0xec>
    1e94:	cb c0       	rjmp	.+406    	; 0x202c <DIO_enumSetPinValue+0x20a>
			{
			case DIO_PORTA: SET_BIT(PORTA_Register,Copy_u8PIN); break;
    1e96:	ab e3       	ldi	r26, 0x3B	; 59
    1e98:	b0 e0       	ldi	r27, 0x00	; 0
    1e9a:	eb e3       	ldi	r30, 0x3B	; 59
    1e9c:	f0 e0       	ldi	r31, 0x00	; 0
    1e9e:	80 81       	ld	r24, Z
    1ea0:	48 2f       	mov	r20, r24
    1ea2:	8b 81       	ldd	r24, Y+3	; 0x03
    1ea4:	28 2f       	mov	r18, r24
    1ea6:	30 e0       	ldi	r19, 0x00	; 0
    1ea8:	81 e0       	ldi	r24, 0x01	; 1
    1eaa:	90 e0       	ldi	r25, 0x00	; 0
    1eac:	02 2e       	mov	r0, r18
    1eae:	02 c0       	rjmp	.+4      	; 0x1eb4 <DIO_enumSetPinValue+0x92>
    1eb0:	88 0f       	add	r24, r24
    1eb2:	99 1f       	adc	r25, r25
    1eb4:	0a 94       	dec	r0
    1eb6:	e2 f7       	brpl	.-8      	; 0x1eb0 <DIO_enumSetPinValue+0x8e>
    1eb8:	84 2b       	or	r24, r20
    1eba:	8c 93       	st	X, r24
    1ebc:	b7 c0       	rjmp	.+366    	; 0x202c <DIO_enumSetPinValue+0x20a>
			case DIO_PORTB: SET_BIT(PORTB_Register,Copy_u8PIN); break;
    1ebe:	a8 e3       	ldi	r26, 0x38	; 56
    1ec0:	b0 e0       	ldi	r27, 0x00	; 0
    1ec2:	e8 e3       	ldi	r30, 0x38	; 56
    1ec4:	f0 e0       	ldi	r31, 0x00	; 0
    1ec6:	80 81       	ld	r24, Z
    1ec8:	48 2f       	mov	r20, r24
    1eca:	8b 81       	ldd	r24, Y+3	; 0x03
    1ecc:	28 2f       	mov	r18, r24
    1ece:	30 e0       	ldi	r19, 0x00	; 0
    1ed0:	81 e0       	ldi	r24, 0x01	; 1
    1ed2:	90 e0       	ldi	r25, 0x00	; 0
    1ed4:	02 2e       	mov	r0, r18
    1ed6:	02 c0       	rjmp	.+4      	; 0x1edc <DIO_enumSetPinValue+0xba>
    1ed8:	88 0f       	add	r24, r24
    1eda:	99 1f       	adc	r25, r25
    1edc:	0a 94       	dec	r0
    1ede:	e2 f7       	brpl	.-8      	; 0x1ed8 <DIO_enumSetPinValue+0xb6>
    1ee0:	84 2b       	or	r24, r20
    1ee2:	8c 93       	st	X, r24
    1ee4:	a3 c0       	rjmp	.+326    	; 0x202c <DIO_enumSetPinValue+0x20a>
			case DIO_PORTC: SET_BIT(PORTC_Register,Copy_u8PIN); break;
    1ee6:	a5 e3       	ldi	r26, 0x35	; 53
    1ee8:	b0 e0       	ldi	r27, 0x00	; 0
    1eea:	e5 e3       	ldi	r30, 0x35	; 53
    1eec:	f0 e0       	ldi	r31, 0x00	; 0
    1eee:	80 81       	ld	r24, Z
    1ef0:	48 2f       	mov	r20, r24
    1ef2:	8b 81       	ldd	r24, Y+3	; 0x03
    1ef4:	28 2f       	mov	r18, r24
    1ef6:	30 e0       	ldi	r19, 0x00	; 0
    1ef8:	81 e0       	ldi	r24, 0x01	; 1
    1efa:	90 e0       	ldi	r25, 0x00	; 0
    1efc:	02 2e       	mov	r0, r18
    1efe:	02 c0       	rjmp	.+4      	; 0x1f04 <DIO_enumSetPinValue+0xe2>
    1f00:	88 0f       	add	r24, r24
    1f02:	99 1f       	adc	r25, r25
    1f04:	0a 94       	dec	r0
    1f06:	e2 f7       	brpl	.-8      	; 0x1f00 <DIO_enumSetPinValue+0xde>
    1f08:	84 2b       	or	r24, r20
    1f0a:	8c 93       	st	X, r24
    1f0c:	8f c0       	rjmp	.+286    	; 0x202c <DIO_enumSetPinValue+0x20a>
			case DIO_PORTD: SET_BIT(PORTD_Register,Copy_u8PIN); break;
    1f0e:	a2 e3       	ldi	r26, 0x32	; 50
    1f10:	b0 e0       	ldi	r27, 0x00	; 0
    1f12:	e2 e3       	ldi	r30, 0x32	; 50
    1f14:	f0 e0       	ldi	r31, 0x00	; 0
    1f16:	80 81       	ld	r24, Z
    1f18:	48 2f       	mov	r20, r24
    1f1a:	8b 81       	ldd	r24, Y+3	; 0x03
    1f1c:	28 2f       	mov	r18, r24
    1f1e:	30 e0       	ldi	r19, 0x00	; 0
    1f20:	81 e0       	ldi	r24, 0x01	; 1
    1f22:	90 e0       	ldi	r25, 0x00	; 0
    1f24:	02 2e       	mov	r0, r18
    1f26:	02 c0       	rjmp	.+4      	; 0x1f2c <DIO_enumSetPinValue+0x10a>
    1f28:	88 0f       	add	r24, r24
    1f2a:	99 1f       	adc	r25, r25
    1f2c:	0a 94       	dec	r0
    1f2e:	e2 f7       	brpl	.-8      	; 0x1f28 <DIO_enumSetPinValue+0x106>
    1f30:	84 2b       	or	r24, r20
    1f32:	8c 93       	st	X, r24
    1f34:	7b c0       	rjmp	.+246    	; 0x202c <DIO_enumSetPinValue+0x20a>
			}

		}

		else if (Copy_u8Value == DIO_PIN_LOW)
    1f36:	8c 81       	ldd	r24, Y+4	; 0x04
    1f38:	88 23       	and	r24, r24
    1f3a:	09 f0       	breq	.+2      	; 0x1f3e <DIO_enumSetPinValue+0x11c>
    1f3c:	74 c0       	rjmp	.+232    	; 0x2026 <DIO_enumSetPinValue+0x204>
		{
			/* Check on the Required PORT Number */
			switch (Copy_u8PORT)
    1f3e:	8a 81       	ldd	r24, Y+2	; 0x02
    1f40:	28 2f       	mov	r18, r24
    1f42:	30 e0       	ldi	r19, 0x00	; 0
    1f44:	3e 83       	std	Y+6, r19	; 0x06
    1f46:	2d 83       	std	Y+5, r18	; 0x05
    1f48:	8d 81       	ldd	r24, Y+5	; 0x05
    1f4a:	9e 81       	ldd	r25, Y+6	; 0x06
    1f4c:	81 30       	cpi	r24, 0x01	; 1
    1f4e:	91 05       	cpc	r25, r1
    1f50:	59 f1       	breq	.+86     	; 0x1fa8 <DIO_enumSetPinValue+0x186>
    1f52:	2d 81       	ldd	r18, Y+5	; 0x05
    1f54:	3e 81       	ldd	r19, Y+6	; 0x06
    1f56:	22 30       	cpi	r18, 0x02	; 2
    1f58:	31 05       	cpc	r19, r1
    1f5a:	2c f4       	brge	.+10     	; 0x1f66 <DIO_enumSetPinValue+0x144>
    1f5c:	8d 81       	ldd	r24, Y+5	; 0x05
    1f5e:	9e 81       	ldd	r25, Y+6	; 0x06
    1f60:	00 97       	sbiw	r24, 0x00	; 0
    1f62:	69 f0       	breq	.+26     	; 0x1f7e <DIO_enumSetPinValue+0x15c>
    1f64:	63 c0       	rjmp	.+198    	; 0x202c <DIO_enumSetPinValue+0x20a>
    1f66:	2d 81       	ldd	r18, Y+5	; 0x05
    1f68:	3e 81       	ldd	r19, Y+6	; 0x06
    1f6a:	22 30       	cpi	r18, 0x02	; 2
    1f6c:	31 05       	cpc	r19, r1
    1f6e:	89 f1       	breq	.+98     	; 0x1fd2 <DIO_enumSetPinValue+0x1b0>
    1f70:	8d 81       	ldd	r24, Y+5	; 0x05
    1f72:	9e 81       	ldd	r25, Y+6	; 0x06
    1f74:	83 30       	cpi	r24, 0x03	; 3
    1f76:	91 05       	cpc	r25, r1
    1f78:	09 f4       	brne	.+2      	; 0x1f7c <DIO_enumSetPinValue+0x15a>
    1f7a:	40 c0       	rjmp	.+128    	; 0x1ffc <DIO_enumSetPinValue+0x1da>
    1f7c:	57 c0       	rjmp	.+174    	; 0x202c <DIO_enumSetPinValue+0x20a>
			{
			case DIO_PORTA: CLR_BIT(PORTA_Register,Copy_u8PIN); break;
    1f7e:	ab e3       	ldi	r26, 0x3B	; 59
    1f80:	b0 e0       	ldi	r27, 0x00	; 0
    1f82:	eb e3       	ldi	r30, 0x3B	; 59
    1f84:	f0 e0       	ldi	r31, 0x00	; 0
    1f86:	80 81       	ld	r24, Z
    1f88:	48 2f       	mov	r20, r24
    1f8a:	8b 81       	ldd	r24, Y+3	; 0x03
    1f8c:	28 2f       	mov	r18, r24
    1f8e:	30 e0       	ldi	r19, 0x00	; 0
    1f90:	81 e0       	ldi	r24, 0x01	; 1
    1f92:	90 e0       	ldi	r25, 0x00	; 0
    1f94:	02 2e       	mov	r0, r18
    1f96:	02 c0       	rjmp	.+4      	; 0x1f9c <DIO_enumSetPinValue+0x17a>
    1f98:	88 0f       	add	r24, r24
    1f9a:	99 1f       	adc	r25, r25
    1f9c:	0a 94       	dec	r0
    1f9e:	e2 f7       	brpl	.-8      	; 0x1f98 <DIO_enumSetPinValue+0x176>
    1fa0:	80 95       	com	r24
    1fa2:	84 23       	and	r24, r20
    1fa4:	8c 93       	st	X, r24
    1fa6:	42 c0       	rjmp	.+132    	; 0x202c <DIO_enumSetPinValue+0x20a>
			case DIO_PORTB: CLR_BIT(PORTB_Register,Copy_u8PIN); break;
    1fa8:	a8 e3       	ldi	r26, 0x38	; 56
    1faa:	b0 e0       	ldi	r27, 0x00	; 0
    1fac:	e8 e3       	ldi	r30, 0x38	; 56
    1fae:	f0 e0       	ldi	r31, 0x00	; 0
    1fb0:	80 81       	ld	r24, Z
    1fb2:	48 2f       	mov	r20, r24
    1fb4:	8b 81       	ldd	r24, Y+3	; 0x03
    1fb6:	28 2f       	mov	r18, r24
    1fb8:	30 e0       	ldi	r19, 0x00	; 0
    1fba:	81 e0       	ldi	r24, 0x01	; 1
    1fbc:	90 e0       	ldi	r25, 0x00	; 0
    1fbe:	02 2e       	mov	r0, r18
    1fc0:	02 c0       	rjmp	.+4      	; 0x1fc6 <DIO_enumSetPinValue+0x1a4>
    1fc2:	88 0f       	add	r24, r24
    1fc4:	99 1f       	adc	r25, r25
    1fc6:	0a 94       	dec	r0
    1fc8:	e2 f7       	brpl	.-8      	; 0x1fc2 <DIO_enumSetPinValue+0x1a0>
    1fca:	80 95       	com	r24
    1fcc:	84 23       	and	r24, r20
    1fce:	8c 93       	st	X, r24
    1fd0:	2d c0       	rjmp	.+90     	; 0x202c <DIO_enumSetPinValue+0x20a>
			case DIO_PORTC: CLR_BIT(PORTC_Register,Copy_u8PIN); break;
    1fd2:	a5 e3       	ldi	r26, 0x35	; 53
    1fd4:	b0 e0       	ldi	r27, 0x00	; 0
    1fd6:	e5 e3       	ldi	r30, 0x35	; 53
    1fd8:	f0 e0       	ldi	r31, 0x00	; 0
    1fda:	80 81       	ld	r24, Z
    1fdc:	48 2f       	mov	r20, r24
    1fde:	8b 81       	ldd	r24, Y+3	; 0x03
    1fe0:	28 2f       	mov	r18, r24
    1fe2:	30 e0       	ldi	r19, 0x00	; 0
    1fe4:	81 e0       	ldi	r24, 0x01	; 1
    1fe6:	90 e0       	ldi	r25, 0x00	; 0
    1fe8:	02 2e       	mov	r0, r18
    1fea:	02 c0       	rjmp	.+4      	; 0x1ff0 <DIO_enumSetPinValue+0x1ce>
    1fec:	88 0f       	add	r24, r24
    1fee:	99 1f       	adc	r25, r25
    1ff0:	0a 94       	dec	r0
    1ff2:	e2 f7       	brpl	.-8      	; 0x1fec <DIO_enumSetPinValue+0x1ca>
    1ff4:	80 95       	com	r24
    1ff6:	84 23       	and	r24, r20
    1ff8:	8c 93       	st	X, r24
    1ffa:	18 c0       	rjmp	.+48     	; 0x202c <DIO_enumSetPinValue+0x20a>
			case DIO_PORTD: CLR_BIT(PORTD_Register,Copy_u8PIN); break;
    1ffc:	a2 e3       	ldi	r26, 0x32	; 50
    1ffe:	b0 e0       	ldi	r27, 0x00	; 0
    2000:	e2 e3       	ldi	r30, 0x32	; 50
    2002:	f0 e0       	ldi	r31, 0x00	; 0
    2004:	80 81       	ld	r24, Z
    2006:	48 2f       	mov	r20, r24
    2008:	8b 81       	ldd	r24, Y+3	; 0x03
    200a:	28 2f       	mov	r18, r24
    200c:	30 e0       	ldi	r19, 0x00	; 0
    200e:	81 e0       	ldi	r24, 0x01	; 1
    2010:	90 e0       	ldi	r25, 0x00	; 0
    2012:	02 2e       	mov	r0, r18
    2014:	02 c0       	rjmp	.+4      	; 0x201a <DIO_enumSetPinValue+0x1f8>
    2016:	88 0f       	add	r24, r24
    2018:	99 1f       	adc	r25, r25
    201a:	0a 94       	dec	r0
    201c:	e2 f7       	brpl	.-8      	; 0x2016 <DIO_enumSetPinValue+0x1f4>
    201e:	80 95       	com	r24
    2020:	84 23       	and	r24, r20
    2022:	8c 93       	st	X, r24
    2024:	03 c0       	rjmp	.+6      	; 0x202c <DIO_enumSetPinValue+0x20a>
			}
		}

		else
		{
			LOC_enumState = DIO_NOK ;
    2026:	19 82       	std	Y+1, r1	; 0x01
    2028:	01 c0       	rjmp	.+2      	; 0x202c <DIO_enumSetPinValue+0x20a>
		}
	}

	else
	{
		LOC_enumState = DIO_NOK ;
    202a:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState ;
    202c:	89 81       	ldd	r24, Y+1	; 0x01

}
    202e:	28 96       	adiw	r28, 0x08	; 8
    2030:	0f b6       	in	r0, 0x3f	; 63
    2032:	f8 94       	cli
    2034:	de bf       	out	0x3e, r29	; 62
    2036:	0f be       	out	0x3f, r0	; 63
    2038:	cd bf       	out	0x3d, r28	; 61
    203a:	cf 91       	pop	r28
    203c:	df 91       	pop	r29
    203e:	08 95       	ret

00002040 <DIO_enumGetPinValue>:



DIO_ErrorStatus DIO_enumGetPinValue          (u8 Copy_u8PORT, u8 Copy_u8PIN, u8 * Copy_PtrData   )
{
    2040:	df 93       	push	r29
    2042:	cf 93       	push	r28
    2044:	cd b7       	in	r28, 0x3d	; 61
    2046:	de b7       	in	r29, 0x3e	; 62
    2048:	27 97       	sbiw	r28, 0x07	; 7
    204a:	0f b6       	in	r0, 0x3f	; 63
    204c:	f8 94       	cli
    204e:	de bf       	out	0x3e, r29	; 62
    2050:	0f be       	out	0x3f, r0	; 63
    2052:	cd bf       	out	0x3d, r28	; 61
    2054:	8a 83       	std	Y+2, r24	; 0x02
    2056:	6b 83       	std	Y+3, r22	; 0x03
    2058:	5d 83       	std	Y+5, r21	; 0x05
    205a:	4c 83       	std	Y+4, r20	; 0x04

	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    205c:	81 e0       	ldi	r24, 0x01	; 1
    205e:	89 83       	std	Y+1, r24	; 0x01

	if ((Copy_u8PORT <= DIO_PORTD) && (Copy_u8PIN <= DIO_PIN7))
    2060:	8a 81       	ldd	r24, Y+2	; 0x02
    2062:	84 30       	cpi	r24, 0x04	; 4
    2064:	08 f0       	brcs	.+2      	; 0x2068 <DIO_enumGetPinValue+0x28>
    2066:	a6 c0       	rjmp	.+332    	; 0x21b4 <DIO_enumGetPinValue+0x174>
    2068:	8b 81       	ldd	r24, Y+3	; 0x03
    206a:	88 30       	cpi	r24, 0x08	; 8
    206c:	08 f0       	brcs	.+2      	; 0x2070 <DIO_enumGetPinValue+0x30>
    206e:	a2 c0       	rjmp	.+324    	; 0x21b4 <DIO_enumGetPinValue+0x174>
	{
		/* Check on the Required PORT Number */
		switch (Copy_u8PORT)
    2070:	8a 81       	ldd	r24, Y+2	; 0x02
    2072:	28 2f       	mov	r18, r24
    2074:	30 e0       	ldi	r19, 0x00	; 0
    2076:	3f 83       	std	Y+7, r19	; 0x07
    2078:	2e 83       	std	Y+6, r18	; 0x06
    207a:	4e 81       	ldd	r20, Y+6	; 0x06
    207c:	5f 81       	ldd	r21, Y+7	; 0x07
    207e:	41 30       	cpi	r20, 0x01	; 1
    2080:	51 05       	cpc	r21, r1
    2082:	c1 f1       	breq	.+112    	; 0x20f4 <DIO_enumGetPinValue+0xb4>
    2084:	8e 81       	ldd	r24, Y+6	; 0x06
    2086:	9f 81       	ldd	r25, Y+7	; 0x07
    2088:	82 30       	cpi	r24, 0x02	; 2
    208a:	91 05       	cpc	r25, r1
    208c:	34 f4       	brge	.+12     	; 0x209a <DIO_enumGetPinValue+0x5a>
    208e:	2e 81       	ldd	r18, Y+6	; 0x06
    2090:	3f 81       	ldd	r19, Y+7	; 0x07
    2092:	21 15       	cp	r18, r1
    2094:	31 05       	cpc	r19, r1
    2096:	71 f0       	breq	.+28     	; 0x20b4 <DIO_enumGetPinValue+0x74>
    2098:	8e c0       	rjmp	.+284    	; 0x21b6 <DIO_enumGetPinValue+0x176>
    209a:	4e 81       	ldd	r20, Y+6	; 0x06
    209c:	5f 81       	ldd	r21, Y+7	; 0x07
    209e:	42 30       	cpi	r20, 0x02	; 2
    20a0:	51 05       	cpc	r21, r1
    20a2:	09 f4       	brne	.+2      	; 0x20a6 <DIO_enumGetPinValue+0x66>
    20a4:	47 c0       	rjmp	.+142    	; 0x2134 <DIO_enumGetPinValue+0xf4>
    20a6:	8e 81       	ldd	r24, Y+6	; 0x06
    20a8:	9f 81       	ldd	r25, Y+7	; 0x07
    20aa:	83 30       	cpi	r24, 0x03	; 3
    20ac:	91 05       	cpc	r25, r1
    20ae:	09 f4       	brne	.+2      	; 0x20b2 <DIO_enumGetPinValue+0x72>
    20b0:	61 c0       	rjmp	.+194    	; 0x2174 <DIO_enumGetPinValue+0x134>
    20b2:	81 c0       	rjmp	.+258    	; 0x21b6 <DIO_enumGetPinValue+0x176>
		{
		case DIO_PORTA: * Copy_PtrData = GET_BIT(PINA_Register,Copy_u8PIN); break;
    20b4:	e9 e3       	ldi	r30, 0x39	; 57
    20b6:	f0 e0       	ldi	r31, 0x00	; 0
    20b8:	80 81       	ld	r24, Z
    20ba:	48 2f       	mov	r20, r24
    20bc:	50 e0       	ldi	r21, 0x00	; 0
    20be:	8b 81       	ldd	r24, Y+3	; 0x03
    20c0:	28 2f       	mov	r18, r24
    20c2:	30 e0       	ldi	r19, 0x00	; 0
    20c4:	81 e0       	ldi	r24, 0x01	; 1
    20c6:	90 e0       	ldi	r25, 0x00	; 0
    20c8:	02 c0       	rjmp	.+4      	; 0x20ce <DIO_enumGetPinValue+0x8e>
    20ca:	88 0f       	add	r24, r24
    20cc:	99 1f       	adc	r25, r25
    20ce:	2a 95       	dec	r18
    20d0:	e2 f7       	brpl	.-8      	; 0x20ca <DIO_enumGetPinValue+0x8a>
    20d2:	9a 01       	movw	r18, r20
    20d4:	28 23       	and	r18, r24
    20d6:	39 23       	and	r19, r25
    20d8:	8b 81       	ldd	r24, Y+3	; 0x03
    20da:	88 2f       	mov	r24, r24
    20dc:	90 e0       	ldi	r25, 0x00	; 0
    20de:	a9 01       	movw	r20, r18
    20e0:	02 c0       	rjmp	.+4      	; 0x20e6 <DIO_enumGetPinValue+0xa6>
    20e2:	55 95       	asr	r21
    20e4:	47 95       	ror	r20
    20e6:	8a 95       	dec	r24
    20e8:	e2 f7       	brpl	.-8      	; 0x20e2 <DIO_enumGetPinValue+0xa2>
    20ea:	ca 01       	movw	r24, r20
    20ec:	ec 81       	ldd	r30, Y+4	; 0x04
    20ee:	fd 81       	ldd	r31, Y+5	; 0x05
    20f0:	80 83       	st	Z, r24
    20f2:	61 c0       	rjmp	.+194    	; 0x21b6 <DIO_enumGetPinValue+0x176>
		case DIO_PORTB: * Copy_PtrData = GET_BIT(PINB_Register,Copy_u8PIN); break;
    20f4:	e6 e3       	ldi	r30, 0x36	; 54
    20f6:	f0 e0       	ldi	r31, 0x00	; 0
    20f8:	80 81       	ld	r24, Z
    20fa:	48 2f       	mov	r20, r24
    20fc:	50 e0       	ldi	r21, 0x00	; 0
    20fe:	8b 81       	ldd	r24, Y+3	; 0x03
    2100:	28 2f       	mov	r18, r24
    2102:	30 e0       	ldi	r19, 0x00	; 0
    2104:	81 e0       	ldi	r24, 0x01	; 1
    2106:	90 e0       	ldi	r25, 0x00	; 0
    2108:	02 c0       	rjmp	.+4      	; 0x210e <DIO_enumGetPinValue+0xce>
    210a:	88 0f       	add	r24, r24
    210c:	99 1f       	adc	r25, r25
    210e:	2a 95       	dec	r18
    2110:	e2 f7       	brpl	.-8      	; 0x210a <DIO_enumGetPinValue+0xca>
    2112:	9a 01       	movw	r18, r20
    2114:	28 23       	and	r18, r24
    2116:	39 23       	and	r19, r25
    2118:	8b 81       	ldd	r24, Y+3	; 0x03
    211a:	88 2f       	mov	r24, r24
    211c:	90 e0       	ldi	r25, 0x00	; 0
    211e:	a9 01       	movw	r20, r18
    2120:	02 c0       	rjmp	.+4      	; 0x2126 <DIO_enumGetPinValue+0xe6>
    2122:	55 95       	asr	r21
    2124:	47 95       	ror	r20
    2126:	8a 95       	dec	r24
    2128:	e2 f7       	brpl	.-8      	; 0x2122 <DIO_enumGetPinValue+0xe2>
    212a:	ca 01       	movw	r24, r20
    212c:	ec 81       	ldd	r30, Y+4	; 0x04
    212e:	fd 81       	ldd	r31, Y+5	; 0x05
    2130:	80 83       	st	Z, r24
    2132:	41 c0       	rjmp	.+130    	; 0x21b6 <DIO_enumGetPinValue+0x176>
		case DIO_PORTC: * Copy_PtrData = GET_BIT(PINC_Register,Copy_u8PIN); break;
    2134:	e3 e3       	ldi	r30, 0x33	; 51
    2136:	f0 e0       	ldi	r31, 0x00	; 0
    2138:	80 81       	ld	r24, Z
    213a:	48 2f       	mov	r20, r24
    213c:	50 e0       	ldi	r21, 0x00	; 0
    213e:	8b 81       	ldd	r24, Y+3	; 0x03
    2140:	28 2f       	mov	r18, r24
    2142:	30 e0       	ldi	r19, 0x00	; 0
    2144:	81 e0       	ldi	r24, 0x01	; 1
    2146:	90 e0       	ldi	r25, 0x00	; 0
    2148:	02 c0       	rjmp	.+4      	; 0x214e <DIO_enumGetPinValue+0x10e>
    214a:	88 0f       	add	r24, r24
    214c:	99 1f       	adc	r25, r25
    214e:	2a 95       	dec	r18
    2150:	e2 f7       	brpl	.-8      	; 0x214a <DIO_enumGetPinValue+0x10a>
    2152:	9a 01       	movw	r18, r20
    2154:	28 23       	and	r18, r24
    2156:	39 23       	and	r19, r25
    2158:	8b 81       	ldd	r24, Y+3	; 0x03
    215a:	88 2f       	mov	r24, r24
    215c:	90 e0       	ldi	r25, 0x00	; 0
    215e:	a9 01       	movw	r20, r18
    2160:	02 c0       	rjmp	.+4      	; 0x2166 <DIO_enumGetPinValue+0x126>
    2162:	55 95       	asr	r21
    2164:	47 95       	ror	r20
    2166:	8a 95       	dec	r24
    2168:	e2 f7       	brpl	.-8      	; 0x2162 <DIO_enumGetPinValue+0x122>
    216a:	ca 01       	movw	r24, r20
    216c:	ec 81       	ldd	r30, Y+4	; 0x04
    216e:	fd 81       	ldd	r31, Y+5	; 0x05
    2170:	80 83       	st	Z, r24
    2172:	21 c0       	rjmp	.+66     	; 0x21b6 <DIO_enumGetPinValue+0x176>
		case DIO_PORTD: * Copy_PtrData = GET_BIT(PIND_Register,Copy_u8PIN); break;
    2174:	e0 e3       	ldi	r30, 0x30	; 48
    2176:	f0 e0       	ldi	r31, 0x00	; 0
    2178:	80 81       	ld	r24, Z
    217a:	48 2f       	mov	r20, r24
    217c:	50 e0       	ldi	r21, 0x00	; 0
    217e:	8b 81       	ldd	r24, Y+3	; 0x03
    2180:	28 2f       	mov	r18, r24
    2182:	30 e0       	ldi	r19, 0x00	; 0
    2184:	81 e0       	ldi	r24, 0x01	; 1
    2186:	90 e0       	ldi	r25, 0x00	; 0
    2188:	02 c0       	rjmp	.+4      	; 0x218e <DIO_enumGetPinValue+0x14e>
    218a:	88 0f       	add	r24, r24
    218c:	99 1f       	adc	r25, r25
    218e:	2a 95       	dec	r18
    2190:	e2 f7       	brpl	.-8      	; 0x218a <DIO_enumGetPinValue+0x14a>
    2192:	9a 01       	movw	r18, r20
    2194:	28 23       	and	r18, r24
    2196:	39 23       	and	r19, r25
    2198:	8b 81       	ldd	r24, Y+3	; 0x03
    219a:	88 2f       	mov	r24, r24
    219c:	90 e0       	ldi	r25, 0x00	; 0
    219e:	a9 01       	movw	r20, r18
    21a0:	02 c0       	rjmp	.+4      	; 0x21a6 <DIO_enumGetPinValue+0x166>
    21a2:	55 95       	asr	r21
    21a4:	47 95       	ror	r20
    21a6:	8a 95       	dec	r24
    21a8:	e2 f7       	brpl	.-8      	; 0x21a2 <DIO_enumGetPinValue+0x162>
    21aa:	ca 01       	movw	r24, r20
    21ac:	ec 81       	ldd	r30, Y+4	; 0x04
    21ae:	fd 81       	ldd	r31, Y+5	; 0x05
    21b0:	80 83       	st	Z, r24
    21b2:	01 c0       	rjmp	.+2      	; 0x21b6 <DIO_enumGetPinValue+0x176>
	}

	else
	{
		/* in case of error in the Pin ID or PORT ID */
		LOC_enumState = DIO_NOK ;
    21b4:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState;
    21b6:	89 81       	ldd	r24, Y+1	; 0x01
}
    21b8:	27 96       	adiw	r28, 0x07	; 7
    21ba:	0f b6       	in	r0, 0x3f	; 63
    21bc:	f8 94       	cli
    21be:	de bf       	out	0x3e, r29	; 62
    21c0:	0f be       	out	0x3f, r0	; 63
    21c2:	cd bf       	out	0x3d, r28	; 61
    21c4:	cf 91       	pop	r28
    21c6:	df 91       	pop	r29
    21c8:	08 95       	ret

000021ca <DIO_enumTogglePinValue>:


DIO_ErrorStatus DIO_enumTogglePinValue  ( u8 Copy_u8PORT, u8 Copy_u8PIN )
{
    21ca:	df 93       	push	r29
    21cc:	cf 93       	push	r28
    21ce:	00 d0       	rcall	.+0      	; 0x21d0 <DIO_enumTogglePinValue+0x6>
    21d0:	00 d0       	rcall	.+0      	; 0x21d2 <DIO_enumTogglePinValue+0x8>
    21d2:	0f 92       	push	r0
    21d4:	cd b7       	in	r28, 0x3d	; 61
    21d6:	de b7       	in	r29, 0x3e	; 62
    21d8:	8a 83       	std	Y+2, r24	; 0x02
    21da:	6b 83       	std	Y+3, r22	; 0x03
	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    21dc:	81 e0       	ldi	r24, 0x01	; 1
    21de:	89 83       	std	Y+1, r24	; 0x01

	if (Copy_u8PIN <= DIO_PIN7)
    21e0:	8b 81       	ldd	r24, Y+3	; 0x03
    21e2:	88 30       	cpi	r24, 0x08	; 8
    21e4:	08 f0       	brcs	.+2      	; 0x21e8 <DIO_enumTogglePinValue+0x1e>
    21e6:	6f c0       	rjmp	.+222    	; 0x22c6 <DIO_enumTogglePinValue+0xfc>
	{
		switch (Copy_u8PORT)
    21e8:	8a 81       	ldd	r24, Y+2	; 0x02
    21ea:	28 2f       	mov	r18, r24
    21ec:	30 e0       	ldi	r19, 0x00	; 0
    21ee:	3d 83       	std	Y+5, r19	; 0x05
    21f0:	2c 83       	std	Y+4, r18	; 0x04
    21f2:	8c 81       	ldd	r24, Y+4	; 0x04
    21f4:	9d 81       	ldd	r25, Y+5	; 0x05
    21f6:	81 30       	cpi	r24, 0x01	; 1
    21f8:	91 05       	cpc	r25, r1
    21fa:	49 f1       	breq	.+82     	; 0x224e <DIO_enumTogglePinValue+0x84>
    21fc:	2c 81       	ldd	r18, Y+4	; 0x04
    21fe:	3d 81       	ldd	r19, Y+5	; 0x05
    2200:	22 30       	cpi	r18, 0x02	; 2
    2202:	31 05       	cpc	r19, r1
    2204:	2c f4       	brge	.+10     	; 0x2210 <DIO_enumTogglePinValue+0x46>
    2206:	8c 81       	ldd	r24, Y+4	; 0x04
    2208:	9d 81       	ldd	r25, Y+5	; 0x05
    220a:	00 97       	sbiw	r24, 0x00	; 0
    220c:	61 f0       	breq	.+24     	; 0x2226 <DIO_enumTogglePinValue+0x5c>
    220e:	5c c0       	rjmp	.+184    	; 0x22c8 <DIO_enumTogglePinValue+0xfe>
    2210:	2c 81       	ldd	r18, Y+4	; 0x04
    2212:	3d 81       	ldd	r19, Y+5	; 0x05
    2214:	22 30       	cpi	r18, 0x02	; 2
    2216:	31 05       	cpc	r19, r1
    2218:	71 f1       	breq	.+92     	; 0x2276 <DIO_enumTogglePinValue+0xac>
    221a:	8c 81       	ldd	r24, Y+4	; 0x04
    221c:	9d 81       	ldd	r25, Y+5	; 0x05
    221e:	83 30       	cpi	r24, 0x03	; 3
    2220:	91 05       	cpc	r25, r1
    2222:	e9 f1       	breq	.+122    	; 0x229e <DIO_enumTogglePinValue+0xd4>
    2224:	51 c0       	rjmp	.+162    	; 0x22c8 <DIO_enumTogglePinValue+0xfe>
		{
		case DIO_PORTA : TOG_BIT(PORTA_Register,Copy_u8PIN);
    2226:	ab e3       	ldi	r26, 0x3B	; 59
    2228:	b0 e0       	ldi	r27, 0x00	; 0
    222a:	eb e3       	ldi	r30, 0x3B	; 59
    222c:	f0 e0       	ldi	r31, 0x00	; 0
    222e:	80 81       	ld	r24, Z
    2230:	48 2f       	mov	r20, r24
    2232:	8b 81       	ldd	r24, Y+3	; 0x03
    2234:	28 2f       	mov	r18, r24
    2236:	30 e0       	ldi	r19, 0x00	; 0
    2238:	81 e0       	ldi	r24, 0x01	; 1
    223a:	90 e0       	ldi	r25, 0x00	; 0
    223c:	02 2e       	mov	r0, r18
    223e:	02 c0       	rjmp	.+4      	; 0x2244 <DIO_enumTogglePinValue+0x7a>
    2240:	88 0f       	add	r24, r24
    2242:	99 1f       	adc	r25, r25
    2244:	0a 94       	dec	r0
    2246:	e2 f7       	brpl	.-8      	; 0x2240 <DIO_enumTogglePinValue+0x76>
    2248:	84 27       	eor	r24, r20
    224a:	8c 93       	st	X, r24
    224c:	3d c0       	rjmp	.+122    	; 0x22c8 <DIO_enumTogglePinValue+0xfe>
		break ;
		case DIO_PORTB : TOG_BIT(PORTB_Register,Copy_u8PIN);
    224e:	a8 e3       	ldi	r26, 0x38	; 56
    2250:	b0 e0       	ldi	r27, 0x00	; 0
    2252:	e8 e3       	ldi	r30, 0x38	; 56
    2254:	f0 e0       	ldi	r31, 0x00	; 0
    2256:	80 81       	ld	r24, Z
    2258:	48 2f       	mov	r20, r24
    225a:	8b 81       	ldd	r24, Y+3	; 0x03
    225c:	28 2f       	mov	r18, r24
    225e:	30 e0       	ldi	r19, 0x00	; 0
    2260:	81 e0       	ldi	r24, 0x01	; 1
    2262:	90 e0       	ldi	r25, 0x00	; 0
    2264:	02 2e       	mov	r0, r18
    2266:	02 c0       	rjmp	.+4      	; 0x226c <DIO_enumTogglePinValue+0xa2>
    2268:	88 0f       	add	r24, r24
    226a:	99 1f       	adc	r25, r25
    226c:	0a 94       	dec	r0
    226e:	e2 f7       	brpl	.-8      	; 0x2268 <DIO_enumTogglePinValue+0x9e>
    2270:	84 27       	eor	r24, r20
    2272:	8c 93       	st	X, r24
    2274:	29 c0       	rjmp	.+82     	; 0x22c8 <DIO_enumTogglePinValue+0xfe>
		break ;
		case DIO_PORTC : TOG_BIT(PORTC_Register,Copy_u8PIN);
    2276:	a5 e3       	ldi	r26, 0x35	; 53
    2278:	b0 e0       	ldi	r27, 0x00	; 0
    227a:	e5 e3       	ldi	r30, 0x35	; 53
    227c:	f0 e0       	ldi	r31, 0x00	; 0
    227e:	80 81       	ld	r24, Z
    2280:	48 2f       	mov	r20, r24
    2282:	8b 81       	ldd	r24, Y+3	; 0x03
    2284:	28 2f       	mov	r18, r24
    2286:	30 e0       	ldi	r19, 0x00	; 0
    2288:	81 e0       	ldi	r24, 0x01	; 1
    228a:	90 e0       	ldi	r25, 0x00	; 0
    228c:	02 2e       	mov	r0, r18
    228e:	02 c0       	rjmp	.+4      	; 0x2294 <DIO_enumTogglePinValue+0xca>
    2290:	88 0f       	add	r24, r24
    2292:	99 1f       	adc	r25, r25
    2294:	0a 94       	dec	r0
    2296:	e2 f7       	brpl	.-8      	; 0x2290 <DIO_enumTogglePinValue+0xc6>
    2298:	84 27       	eor	r24, r20
    229a:	8c 93       	st	X, r24
    229c:	15 c0       	rjmp	.+42     	; 0x22c8 <DIO_enumTogglePinValue+0xfe>
		break ;
		case DIO_PORTD : TOG_BIT(PORTD_Register,Copy_u8PIN);
    229e:	a2 e3       	ldi	r26, 0x32	; 50
    22a0:	b0 e0       	ldi	r27, 0x00	; 0
    22a2:	e2 e3       	ldi	r30, 0x32	; 50
    22a4:	f0 e0       	ldi	r31, 0x00	; 0
    22a6:	80 81       	ld	r24, Z
    22a8:	48 2f       	mov	r20, r24
    22aa:	8b 81       	ldd	r24, Y+3	; 0x03
    22ac:	28 2f       	mov	r18, r24
    22ae:	30 e0       	ldi	r19, 0x00	; 0
    22b0:	81 e0       	ldi	r24, 0x01	; 1
    22b2:	90 e0       	ldi	r25, 0x00	; 0
    22b4:	02 2e       	mov	r0, r18
    22b6:	02 c0       	rjmp	.+4      	; 0x22bc <DIO_enumTogglePinValue+0xf2>
    22b8:	88 0f       	add	r24, r24
    22ba:	99 1f       	adc	r25, r25
    22bc:	0a 94       	dec	r0
    22be:	e2 f7       	brpl	.-8      	; 0x22b8 <DIO_enumTogglePinValue+0xee>
    22c0:	84 27       	eor	r24, r20
    22c2:	8c 93       	st	X, r24
    22c4:	01 c0       	rjmp	.+2      	; 0x22c8 <DIO_enumTogglePinValue+0xfe>

	}
	else
	{
		/* in case of error in the Pin ID or PORT ID */
		LOC_enumState = DIO_NOK ;
    22c6:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState;
    22c8:	89 81       	ldd	r24, Y+1	; 0x01
}
    22ca:	0f 90       	pop	r0
    22cc:	0f 90       	pop	r0
    22ce:	0f 90       	pop	r0
    22d0:	0f 90       	pop	r0
    22d2:	0f 90       	pop	r0
    22d4:	cf 91       	pop	r28
    22d6:	df 91       	pop	r29
    22d8:	08 95       	ret

000022da <DIO_enumConnectPullup>:


DIO_ErrorStatus DIO_enumConnectPullup (u8 Copy_u8PORT ,u8 Copy_u8PIN, u8 Copy_u8ConnectPullup)
{
    22da:	df 93       	push	r29
    22dc:	cf 93       	push	r28
    22de:	00 d0       	rcall	.+0      	; 0x22e0 <DIO_enumConnectPullup+0x6>
    22e0:	00 d0       	rcall	.+0      	; 0x22e2 <DIO_enumConnectPullup+0x8>
    22e2:	00 d0       	rcall	.+0      	; 0x22e4 <DIO_enumConnectPullup+0xa>
    22e4:	cd b7       	in	r28, 0x3d	; 61
    22e6:	de b7       	in	r29, 0x3e	; 62
    22e8:	8a 83       	std	Y+2, r24	; 0x02
    22ea:	6b 83       	std	Y+3, r22	; 0x03
    22ec:	4c 83       	std	Y+4, r20	; 0x04

	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    22ee:	81 e0       	ldi	r24, 0x01	; 1
    22f0:	89 83       	std	Y+1, r24	; 0x01

	if ((Copy_u8PORT <= DIO_PORTD) && (Copy_u8PIN <= DIO_PIN7))
    22f2:	8a 81       	ldd	r24, Y+2	; 0x02
    22f4:	84 30       	cpi	r24, 0x04	; 4
    22f6:	08 f0       	brcs	.+2      	; 0x22fa <DIO_enumConnectPullup+0x20>
    22f8:	3e c1       	rjmp	.+636    	; 0x2576 <DIO_enumConnectPullup+0x29c>
    22fa:	8b 81       	ldd	r24, Y+3	; 0x03
    22fc:	88 30       	cpi	r24, 0x08	; 8
    22fe:	08 f0       	brcs	.+2      	; 0x2302 <DIO_enumConnectPullup+0x28>
    2300:	3a c1       	rjmp	.+628    	; 0x2576 <DIO_enumConnectPullup+0x29c>
	{
		switch(Copy_u8PORT)
    2302:	8a 81       	ldd	r24, Y+2	; 0x02
    2304:	28 2f       	mov	r18, r24
    2306:	30 e0       	ldi	r19, 0x00	; 0
    2308:	3e 83       	std	Y+6, r19	; 0x06
    230a:	2d 83       	std	Y+5, r18	; 0x05
    230c:	8d 81       	ldd	r24, Y+5	; 0x05
    230e:	9e 81       	ldd	r25, Y+6	; 0x06
    2310:	81 30       	cpi	r24, 0x01	; 1
    2312:	91 05       	cpc	r25, r1
    2314:	09 f4       	brne	.+2      	; 0x2318 <DIO_enumConnectPullup+0x3e>
    2316:	5d c0       	rjmp	.+186    	; 0x23d2 <DIO_enumConnectPullup+0xf8>
    2318:	2d 81       	ldd	r18, Y+5	; 0x05
    231a:	3e 81       	ldd	r19, Y+6	; 0x06
    231c:	22 30       	cpi	r18, 0x02	; 2
    231e:	31 05       	cpc	r19, r1
    2320:	2c f4       	brge	.+10     	; 0x232c <DIO_enumConnectPullup+0x52>
    2322:	8d 81       	ldd	r24, Y+5	; 0x05
    2324:	9e 81       	ldd	r25, Y+6	; 0x06
    2326:	00 97       	sbiw	r24, 0x00	; 0
    2328:	71 f0       	breq	.+28     	; 0x2346 <DIO_enumConnectPullup+0x6c>
    232a:	26 c1       	rjmp	.+588    	; 0x2578 <DIO_enumConnectPullup+0x29e>
    232c:	2d 81       	ldd	r18, Y+5	; 0x05
    232e:	3e 81       	ldd	r19, Y+6	; 0x06
    2330:	22 30       	cpi	r18, 0x02	; 2
    2332:	31 05       	cpc	r19, r1
    2334:	09 f4       	brne	.+2      	; 0x2338 <DIO_enumConnectPullup+0x5e>
    2336:	93 c0       	rjmp	.+294    	; 0x245e <DIO_enumConnectPullup+0x184>
    2338:	8d 81       	ldd	r24, Y+5	; 0x05
    233a:	9e 81       	ldd	r25, Y+6	; 0x06
    233c:	83 30       	cpi	r24, 0x03	; 3
    233e:	91 05       	cpc	r25, r1
    2340:	09 f4       	brne	.+2      	; 0x2344 <DIO_enumConnectPullup+0x6a>
    2342:	d3 c0       	rjmp	.+422    	; 0x24ea <DIO_enumConnectPullup+0x210>
    2344:	19 c1       	rjmp	.+562    	; 0x2578 <DIO_enumConnectPullup+0x29e>
		{
		/* Connect or disconnect the pull up resistance to the given pin in port A */
		case DIO_PORTA:
			if(Copy_u8ConnectPullup==DIO_PIN_HIGH)
    2346:	8c 81       	ldd	r24, Y+4	; 0x04
    2348:	81 30       	cpi	r24, 0x01	; 1
    234a:	71 f5       	brne	.+92     	; 0x23a8 <DIO_enumConnectPullup+0xce>
			{
				CLR_BIT(SFIOR,PUD);
    234c:	a0 e5       	ldi	r26, 0x50	; 80
    234e:	b0 e0       	ldi	r27, 0x00	; 0
    2350:	e0 e5       	ldi	r30, 0x50	; 80
    2352:	f0 e0       	ldi	r31, 0x00	; 0
    2354:	80 81       	ld	r24, Z
    2356:	8b 7f       	andi	r24, 0xFB	; 251
    2358:	8c 93       	st	X, r24
				CLR_BIT(DDRA_Register,Copy_u8PIN);
    235a:	aa e3       	ldi	r26, 0x3A	; 58
    235c:	b0 e0       	ldi	r27, 0x00	; 0
    235e:	ea e3       	ldi	r30, 0x3A	; 58
    2360:	f0 e0       	ldi	r31, 0x00	; 0
    2362:	80 81       	ld	r24, Z
    2364:	48 2f       	mov	r20, r24
    2366:	8b 81       	ldd	r24, Y+3	; 0x03
    2368:	28 2f       	mov	r18, r24
    236a:	30 e0       	ldi	r19, 0x00	; 0
    236c:	81 e0       	ldi	r24, 0x01	; 1
    236e:	90 e0       	ldi	r25, 0x00	; 0
    2370:	02 c0       	rjmp	.+4      	; 0x2376 <DIO_enumConnectPullup+0x9c>
    2372:	88 0f       	add	r24, r24
    2374:	99 1f       	adc	r25, r25
    2376:	2a 95       	dec	r18
    2378:	e2 f7       	brpl	.-8      	; 0x2372 <DIO_enumConnectPullup+0x98>
    237a:	80 95       	com	r24
    237c:	84 23       	and	r24, r20
    237e:	8c 93       	st	X, r24
				SET_BIT(PORTA_Register,Copy_u8PIN);
    2380:	ab e3       	ldi	r26, 0x3B	; 59
    2382:	b0 e0       	ldi	r27, 0x00	; 0
    2384:	eb e3       	ldi	r30, 0x3B	; 59
    2386:	f0 e0       	ldi	r31, 0x00	; 0
    2388:	80 81       	ld	r24, Z
    238a:	48 2f       	mov	r20, r24
    238c:	8b 81       	ldd	r24, Y+3	; 0x03
    238e:	28 2f       	mov	r18, r24
    2390:	30 e0       	ldi	r19, 0x00	; 0
    2392:	81 e0       	ldi	r24, 0x01	; 1
    2394:	90 e0       	ldi	r25, 0x00	; 0
    2396:	02 2e       	mov	r0, r18
    2398:	02 c0       	rjmp	.+4      	; 0x239e <DIO_enumConnectPullup+0xc4>
    239a:	88 0f       	add	r24, r24
    239c:	99 1f       	adc	r25, r25
    239e:	0a 94       	dec	r0
    23a0:	e2 f7       	brpl	.-8      	; 0x239a <DIO_enumConnectPullup+0xc0>
    23a2:	84 2b       	or	r24, r20
    23a4:	8c 93       	st	X, r24
    23a6:	e8 c0       	rjmp	.+464    	; 0x2578 <DIO_enumConnectPullup+0x29e>
			}
			else
			{
				CLR_BIT(PORTA_Register,Copy_u8PIN);
    23a8:	ab e3       	ldi	r26, 0x3B	; 59
    23aa:	b0 e0       	ldi	r27, 0x00	; 0
    23ac:	eb e3       	ldi	r30, 0x3B	; 59
    23ae:	f0 e0       	ldi	r31, 0x00	; 0
    23b0:	80 81       	ld	r24, Z
    23b2:	48 2f       	mov	r20, r24
    23b4:	8b 81       	ldd	r24, Y+3	; 0x03
    23b6:	28 2f       	mov	r18, r24
    23b8:	30 e0       	ldi	r19, 0x00	; 0
    23ba:	81 e0       	ldi	r24, 0x01	; 1
    23bc:	90 e0       	ldi	r25, 0x00	; 0
    23be:	02 2e       	mov	r0, r18
    23c0:	02 c0       	rjmp	.+4      	; 0x23c6 <DIO_enumConnectPullup+0xec>
    23c2:	88 0f       	add	r24, r24
    23c4:	99 1f       	adc	r25, r25
    23c6:	0a 94       	dec	r0
    23c8:	e2 f7       	brpl	.-8      	; 0x23c2 <DIO_enumConnectPullup+0xe8>
    23ca:	80 95       	com	r24
    23cc:	84 23       	and	r24, r20
    23ce:	8c 93       	st	X, r24
    23d0:	d3 c0       	rjmp	.+422    	; 0x2578 <DIO_enumConnectPullup+0x29e>
			}
			break;
			/* Connect or disconnect the pull up resistance to the given pin in port B */
		case DIO_PORTB:
			if(Copy_u8ConnectPullup==DIO_PIN_HIGH)
    23d2:	8c 81       	ldd	r24, Y+4	; 0x04
    23d4:	81 30       	cpi	r24, 0x01	; 1
    23d6:	71 f5       	brne	.+92     	; 0x2434 <DIO_enumConnectPullup+0x15a>
			{
				CLR_BIT(SFIOR,PUD);
    23d8:	a0 e5       	ldi	r26, 0x50	; 80
    23da:	b0 e0       	ldi	r27, 0x00	; 0
    23dc:	e0 e5       	ldi	r30, 0x50	; 80
    23de:	f0 e0       	ldi	r31, 0x00	; 0
    23e0:	80 81       	ld	r24, Z
    23e2:	8b 7f       	andi	r24, 0xFB	; 251
    23e4:	8c 93       	st	X, r24
				CLR_BIT(DDRB_Register,Copy_u8PIN);
    23e6:	a7 e3       	ldi	r26, 0x37	; 55
    23e8:	b0 e0       	ldi	r27, 0x00	; 0
    23ea:	e7 e3       	ldi	r30, 0x37	; 55
    23ec:	f0 e0       	ldi	r31, 0x00	; 0
    23ee:	80 81       	ld	r24, Z
    23f0:	48 2f       	mov	r20, r24
    23f2:	8b 81       	ldd	r24, Y+3	; 0x03
    23f4:	28 2f       	mov	r18, r24
    23f6:	30 e0       	ldi	r19, 0x00	; 0
    23f8:	81 e0       	ldi	r24, 0x01	; 1
    23fa:	90 e0       	ldi	r25, 0x00	; 0
    23fc:	02 c0       	rjmp	.+4      	; 0x2402 <DIO_enumConnectPullup+0x128>
    23fe:	88 0f       	add	r24, r24
    2400:	99 1f       	adc	r25, r25
    2402:	2a 95       	dec	r18
    2404:	e2 f7       	brpl	.-8      	; 0x23fe <DIO_enumConnectPullup+0x124>
    2406:	80 95       	com	r24
    2408:	84 23       	and	r24, r20
    240a:	8c 93       	st	X, r24
				SET_BIT(PORTB_Register,Copy_u8PIN);
    240c:	a8 e3       	ldi	r26, 0x38	; 56
    240e:	b0 e0       	ldi	r27, 0x00	; 0
    2410:	e8 e3       	ldi	r30, 0x38	; 56
    2412:	f0 e0       	ldi	r31, 0x00	; 0
    2414:	80 81       	ld	r24, Z
    2416:	48 2f       	mov	r20, r24
    2418:	8b 81       	ldd	r24, Y+3	; 0x03
    241a:	28 2f       	mov	r18, r24
    241c:	30 e0       	ldi	r19, 0x00	; 0
    241e:	81 e0       	ldi	r24, 0x01	; 1
    2420:	90 e0       	ldi	r25, 0x00	; 0
    2422:	02 2e       	mov	r0, r18
    2424:	02 c0       	rjmp	.+4      	; 0x242a <DIO_enumConnectPullup+0x150>
    2426:	88 0f       	add	r24, r24
    2428:	99 1f       	adc	r25, r25
    242a:	0a 94       	dec	r0
    242c:	e2 f7       	brpl	.-8      	; 0x2426 <DIO_enumConnectPullup+0x14c>
    242e:	84 2b       	or	r24, r20
    2430:	8c 93       	st	X, r24
    2432:	a2 c0       	rjmp	.+324    	; 0x2578 <DIO_enumConnectPullup+0x29e>
			}
			else
			{
				CLR_BIT(PORTB_Register,Copy_u8PIN);
    2434:	a8 e3       	ldi	r26, 0x38	; 56
    2436:	b0 e0       	ldi	r27, 0x00	; 0
    2438:	e8 e3       	ldi	r30, 0x38	; 56
    243a:	f0 e0       	ldi	r31, 0x00	; 0
    243c:	80 81       	ld	r24, Z
    243e:	48 2f       	mov	r20, r24
    2440:	8b 81       	ldd	r24, Y+3	; 0x03
    2442:	28 2f       	mov	r18, r24
    2444:	30 e0       	ldi	r19, 0x00	; 0
    2446:	81 e0       	ldi	r24, 0x01	; 1
    2448:	90 e0       	ldi	r25, 0x00	; 0
    244a:	02 2e       	mov	r0, r18
    244c:	02 c0       	rjmp	.+4      	; 0x2452 <DIO_enumConnectPullup+0x178>
    244e:	88 0f       	add	r24, r24
    2450:	99 1f       	adc	r25, r25
    2452:	0a 94       	dec	r0
    2454:	e2 f7       	brpl	.-8      	; 0x244e <DIO_enumConnectPullup+0x174>
    2456:	80 95       	com	r24
    2458:	84 23       	and	r24, r20
    245a:	8c 93       	st	X, r24
    245c:	8d c0       	rjmp	.+282    	; 0x2578 <DIO_enumConnectPullup+0x29e>
			}
			break;
			/* Connect or disconnect the pull up resistance to the given pin in port C */
		case DIO_PORTC:
			if(Copy_u8ConnectPullup==DIO_PIN_HIGH)
    245e:	8c 81       	ldd	r24, Y+4	; 0x04
    2460:	81 30       	cpi	r24, 0x01	; 1
    2462:	71 f5       	brne	.+92     	; 0x24c0 <DIO_enumConnectPullup+0x1e6>
			{
				CLR_BIT(SFIOR,PUD);
    2464:	a0 e5       	ldi	r26, 0x50	; 80
    2466:	b0 e0       	ldi	r27, 0x00	; 0
    2468:	e0 e5       	ldi	r30, 0x50	; 80
    246a:	f0 e0       	ldi	r31, 0x00	; 0
    246c:	80 81       	ld	r24, Z
    246e:	8b 7f       	andi	r24, 0xFB	; 251
    2470:	8c 93       	st	X, r24
				CLR_BIT(DDRC_Register,Copy_u8PIN);
    2472:	a4 e3       	ldi	r26, 0x34	; 52
    2474:	b0 e0       	ldi	r27, 0x00	; 0
    2476:	e4 e3       	ldi	r30, 0x34	; 52
    2478:	f0 e0       	ldi	r31, 0x00	; 0
    247a:	80 81       	ld	r24, Z
    247c:	48 2f       	mov	r20, r24
    247e:	8b 81       	ldd	r24, Y+3	; 0x03
    2480:	28 2f       	mov	r18, r24
    2482:	30 e0       	ldi	r19, 0x00	; 0
    2484:	81 e0       	ldi	r24, 0x01	; 1
    2486:	90 e0       	ldi	r25, 0x00	; 0
    2488:	02 c0       	rjmp	.+4      	; 0x248e <DIO_enumConnectPullup+0x1b4>
    248a:	88 0f       	add	r24, r24
    248c:	99 1f       	adc	r25, r25
    248e:	2a 95       	dec	r18
    2490:	e2 f7       	brpl	.-8      	; 0x248a <DIO_enumConnectPullup+0x1b0>
    2492:	80 95       	com	r24
    2494:	84 23       	and	r24, r20
    2496:	8c 93       	st	X, r24
				SET_BIT(PORTC_Register,Copy_u8PIN);
    2498:	a5 e3       	ldi	r26, 0x35	; 53
    249a:	b0 e0       	ldi	r27, 0x00	; 0
    249c:	e5 e3       	ldi	r30, 0x35	; 53
    249e:	f0 e0       	ldi	r31, 0x00	; 0
    24a0:	80 81       	ld	r24, Z
    24a2:	48 2f       	mov	r20, r24
    24a4:	8b 81       	ldd	r24, Y+3	; 0x03
    24a6:	28 2f       	mov	r18, r24
    24a8:	30 e0       	ldi	r19, 0x00	; 0
    24aa:	81 e0       	ldi	r24, 0x01	; 1
    24ac:	90 e0       	ldi	r25, 0x00	; 0
    24ae:	02 2e       	mov	r0, r18
    24b0:	02 c0       	rjmp	.+4      	; 0x24b6 <DIO_enumConnectPullup+0x1dc>
    24b2:	88 0f       	add	r24, r24
    24b4:	99 1f       	adc	r25, r25
    24b6:	0a 94       	dec	r0
    24b8:	e2 f7       	brpl	.-8      	; 0x24b2 <DIO_enumConnectPullup+0x1d8>
    24ba:	84 2b       	or	r24, r20
    24bc:	8c 93       	st	X, r24
    24be:	5c c0       	rjmp	.+184    	; 0x2578 <DIO_enumConnectPullup+0x29e>
			}
			else
			{
				CLR_BIT(PORTC_Register,Copy_u8PIN);
    24c0:	a5 e3       	ldi	r26, 0x35	; 53
    24c2:	b0 e0       	ldi	r27, 0x00	; 0
    24c4:	e5 e3       	ldi	r30, 0x35	; 53
    24c6:	f0 e0       	ldi	r31, 0x00	; 0
    24c8:	80 81       	ld	r24, Z
    24ca:	48 2f       	mov	r20, r24
    24cc:	8b 81       	ldd	r24, Y+3	; 0x03
    24ce:	28 2f       	mov	r18, r24
    24d0:	30 e0       	ldi	r19, 0x00	; 0
    24d2:	81 e0       	ldi	r24, 0x01	; 1
    24d4:	90 e0       	ldi	r25, 0x00	; 0
    24d6:	02 2e       	mov	r0, r18
    24d8:	02 c0       	rjmp	.+4      	; 0x24de <DIO_enumConnectPullup+0x204>
    24da:	88 0f       	add	r24, r24
    24dc:	99 1f       	adc	r25, r25
    24de:	0a 94       	dec	r0
    24e0:	e2 f7       	brpl	.-8      	; 0x24da <DIO_enumConnectPullup+0x200>
    24e2:	80 95       	com	r24
    24e4:	84 23       	and	r24, r20
    24e6:	8c 93       	st	X, r24
    24e8:	47 c0       	rjmp	.+142    	; 0x2578 <DIO_enumConnectPullup+0x29e>
			}
			break;
			/* Connect or disconnect the pull up resistance to the given pin in port D */
		case DIO_PORTD:
			if(Copy_u8ConnectPullup==DIO_PIN_HIGH)
    24ea:	8c 81       	ldd	r24, Y+4	; 0x04
    24ec:	81 30       	cpi	r24, 0x01	; 1
    24ee:	71 f5       	brne	.+92     	; 0x254c <DIO_enumConnectPullup+0x272>
			{
				CLR_BIT(SFIOR,PUD);
    24f0:	a0 e5       	ldi	r26, 0x50	; 80
    24f2:	b0 e0       	ldi	r27, 0x00	; 0
    24f4:	e0 e5       	ldi	r30, 0x50	; 80
    24f6:	f0 e0       	ldi	r31, 0x00	; 0
    24f8:	80 81       	ld	r24, Z
    24fa:	8b 7f       	andi	r24, 0xFB	; 251
    24fc:	8c 93       	st	X, r24
				CLR_BIT(DDRD_Register,Copy_u8PIN);
    24fe:	a1 e3       	ldi	r26, 0x31	; 49
    2500:	b0 e0       	ldi	r27, 0x00	; 0
    2502:	e1 e3       	ldi	r30, 0x31	; 49
    2504:	f0 e0       	ldi	r31, 0x00	; 0
    2506:	80 81       	ld	r24, Z
    2508:	48 2f       	mov	r20, r24
    250a:	8b 81       	ldd	r24, Y+3	; 0x03
    250c:	28 2f       	mov	r18, r24
    250e:	30 e0       	ldi	r19, 0x00	; 0
    2510:	81 e0       	ldi	r24, 0x01	; 1
    2512:	90 e0       	ldi	r25, 0x00	; 0
    2514:	02 c0       	rjmp	.+4      	; 0x251a <DIO_enumConnectPullup+0x240>
    2516:	88 0f       	add	r24, r24
    2518:	99 1f       	adc	r25, r25
    251a:	2a 95       	dec	r18
    251c:	e2 f7       	brpl	.-8      	; 0x2516 <DIO_enumConnectPullup+0x23c>
    251e:	80 95       	com	r24
    2520:	84 23       	and	r24, r20
    2522:	8c 93       	st	X, r24
				SET_BIT(PORTD_Register,Copy_u8PIN);
    2524:	a2 e3       	ldi	r26, 0x32	; 50
    2526:	b0 e0       	ldi	r27, 0x00	; 0
    2528:	e2 e3       	ldi	r30, 0x32	; 50
    252a:	f0 e0       	ldi	r31, 0x00	; 0
    252c:	80 81       	ld	r24, Z
    252e:	48 2f       	mov	r20, r24
    2530:	8b 81       	ldd	r24, Y+3	; 0x03
    2532:	28 2f       	mov	r18, r24
    2534:	30 e0       	ldi	r19, 0x00	; 0
    2536:	81 e0       	ldi	r24, 0x01	; 1
    2538:	90 e0       	ldi	r25, 0x00	; 0
    253a:	02 2e       	mov	r0, r18
    253c:	02 c0       	rjmp	.+4      	; 0x2542 <DIO_enumConnectPullup+0x268>
    253e:	88 0f       	add	r24, r24
    2540:	99 1f       	adc	r25, r25
    2542:	0a 94       	dec	r0
    2544:	e2 f7       	brpl	.-8      	; 0x253e <DIO_enumConnectPullup+0x264>
    2546:	84 2b       	or	r24, r20
    2548:	8c 93       	st	X, r24
    254a:	16 c0       	rjmp	.+44     	; 0x2578 <DIO_enumConnectPullup+0x29e>
			}
			else
			{
				CLR_BIT(PORTD_Register,Copy_u8PIN);
    254c:	a2 e3       	ldi	r26, 0x32	; 50
    254e:	b0 e0       	ldi	r27, 0x00	; 0
    2550:	e2 e3       	ldi	r30, 0x32	; 50
    2552:	f0 e0       	ldi	r31, 0x00	; 0
    2554:	80 81       	ld	r24, Z
    2556:	48 2f       	mov	r20, r24
    2558:	8b 81       	ldd	r24, Y+3	; 0x03
    255a:	28 2f       	mov	r18, r24
    255c:	30 e0       	ldi	r19, 0x00	; 0
    255e:	81 e0       	ldi	r24, 0x01	; 1
    2560:	90 e0       	ldi	r25, 0x00	; 0
    2562:	02 2e       	mov	r0, r18
    2564:	02 c0       	rjmp	.+4      	; 0x256a <DIO_enumConnectPullup+0x290>
    2566:	88 0f       	add	r24, r24
    2568:	99 1f       	adc	r25, r25
    256a:	0a 94       	dec	r0
    256c:	e2 f7       	brpl	.-8      	; 0x2566 <DIO_enumConnectPullup+0x28c>
    256e:	80 95       	com	r24
    2570:	84 23       	and	r24, r20
    2572:	8c 93       	st	X, r24
    2574:	01 c0       	rjmp	.+2      	; 0x2578 <DIO_enumConnectPullup+0x29e>
		}
	}

	else
	{
		LOC_enumState = DIO_NOK ;
    2576:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState ;
    2578:	89 81       	ldd	r24, Y+1	; 0x01


}
    257a:	26 96       	adiw	r28, 0x06	; 6
    257c:	0f b6       	in	r0, 0x3f	; 63
    257e:	f8 94       	cli
    2580:	de bf       	out	0x3e, r29	; 62
    2582:	0f be       	out	0x3f, r0	; 63
    2584:	cd bf       	out	0x3d, r28	; 61
    2586:	cf 91       	pop	r28
    2588:	df 91       	pop	r29
    258a:	08 95       	ret

0000258c <DIO_voidWriteHighNibbles>:




DIO_ErrorStatus DIO_voidWriteHighNibbles(u8 Copy_u8PORT,u8 Copy_u8value)
{
    258c:	df 93       	push	r29
    258e:	cf 93       	push	r28
    2590:	00 d0       	rcall	.+0      	; 0x2592 <DIO_voidWriteHighNibbles+0x6>
    2592:	00 d0       	rcall	.+0      	; 0x2594 <DIO_voidWriteHighNibbles+0x8>
    2594:	0f 92       	push	r0
    2596:	cd b7       	in	r28, 0x3d	; 61
    2598:	de b7       	in	r29, 0x3e	; 62
    259a:	8a 83       	std	Y+2, r24	; 0x02
    259c:	6b 83       	std	Y+3, r22	; 0x03

	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    259e:	81 e0       	ldi	r24, 0x01	; 1
    25a0:	89 83       	std	Y+1, r24	; 0x01

	if ( (Copy_u8PORT <= DIO_PORTD))
    25a2:	8a 81       	ldd	r24, Y+2	; 0x02
    25a4:	84 30       	cpi	r24, 0x04	; 4
    25a6:	08 f0       	brcs	.+2      	; 0x25aa <DIO_voidWriteHighNibbles+0x1e>
    25a8:	63 c0       	rjmp	.+198    	; 0x2670 <DIO_voidWriteHighNibbles+0xe4>
	{
		Copy_u8value = (Copy_u8value<<4) ;
    25aa:	8b 81       	ldd	r24, Y+3	; 0x03
    25ac:	82 95       	swap	r24
    25ae:	80 7f       	andi	r24, 0xF0	; 240
    25b0:	8b 83       	std	Y+3, r24	; 0x03
		switch(Copy_u8PORT)
    25b2:	8a 81       	ldd	r24, Y+2	; 0x02
    25b4:	28 2f       	mov	r18, r24
    25b6:	30 e0       	ldi	r19, 0x00	; 0
    25b8:	3d 83       	std	Y+5, r19	; 0x05
    25ba:	2c 83       	std	Y+4, r18	; 0x04
    25bc:	8c 81       	ldd	r24, Y+4	; 0x04
    25be:	9d 81       	ldd	r25, Y+5	; 0x05
    25c0:	81 30       	cpi	r24, 0x01	; 1
    25c2:	91 05       	cpc	r25, r1
    25c4:	29 f1       	breq	.+74     	; 0x2610 <DIO_voidWriteHighNibbles+0x84>
    25c6:	2c 81       	ldd	r18, Y+4	; 0x04
    25c8:	3d 81       	ldd	r19, Y+5	; 0x05
    25ca:	22 30       	cpi	r18, 0x02	; 2
    25cc:	31 05       	cpc	r19, r1
    25ce:	2c f4       	brge	.+10     	; 0x25da <DIO_voidWriteHighNibbles+0x4e>
    25d0:	8c 81       	ldd	r24, Y+4	; 0x04
    25d2:	9d 81       	ldd	r25, Y+5	; 0x05
    25d4:	00 97       	sbiw	r24, 0x00	; 0
    25d6:	61 f0       	breq	.+24     	; 0x25f0 <DIO_voidWriteHighNibbles+0x64>
    25d8:	4c c0       	rjmp	.+152    	; 0x2672 <DIO_voidWriteHighNibbles+0xe6>
    25da:	2c 81       	ldd	r18, Y+4	; 0x04
    25dc:	3d 81       	ldd	r19, Y+5	; 0x05
    25de:	22 30       	cpi	r18, 0x02	; 2
    25e0:	31 05       	cpc	r19, r1
    25e2:	31 f1       	breq	.+76     	; 0x2630 <DIO_voidWriteHighNibbles+0xa4>
    25e4:	8c 81       	ldd	r24, Y+4	; 0x04
    25e6:	9d 81       	ldd	r25, Y+5	; 0x05
    25e8:	83 30       	cpi	r24, 0x03	; 3
    25ea:	91 05       	cpc	r25, r1
    25ec:	89 f1       	breq	.+98     	; 0x2650 <DIO_voidWriteHighNibbles+0xc4>
    25ee:	41 c0       	rjmp	.+130    	; 0x2672 <DIO_voidWriteHighNibbles+0xe6>
		{
		case DIO_PORTA :
			PORTA_Register&=0x0f;                   // make sure the high bits = 0000
    25f0:	ab e3       	ldi	r26, 0x3B	; 59
    25f2:	b0 e0       	ldi	r27, 0x00	; 0
    25f4:	eb e3       	ldi	r30, 0x3B	; 59
    25f6:	f0 e0       	ldi	r31, 0x00	; 0
    25f8:	80 81       	ld	r24, Z
    25fa:	8f 70       	andi	r24, 0x0F	; 15
    25fc:	8c 93       	st	X, r24
			PORTA_Register|=Copy_u8value;			//Set only the high nibble of the port A by the given value
    25fe:	ab e3       	ldi	r26, 0x3B	; 59
    2600:	b0 e0       	ldi	r27, 0x00	; 0
    2602:	eb e3       	ldi	r30, 0x3B	; 59
    2604:	f0 e0       	ldi	r31, 0x00	; 0
    2606:	90 81       	ld	r25, Z
    2608:	8b 81       	ldd	r24, Y+3	; 0x03
    260a:	89 2b       	or	r24, r25
    260c:	8c 93       	st	X, r24
    260e:	31 c0       	rjmp	.+98     	; 0x2672 <DIO_voidWriteHighNibbles+0xe6>
			break ;
		case DIO_PORTB:
			PORTB_Register&=0x0f;                 //Set only the high nibble of the port B by the given value
    2610:	a8 e3       	ldi	r26, 0x38	; 56
    2612:	b0 e0       	ldi	r27, 0x00	; 0
    2614:	e8 e3       	ldi	r30, 0x38	; 56
    2616:	f0 e0       	ldi	r31, 0x00	; 0
    2618:	80 81       	ld	r24, Z
    261a:	8f 70       	andi	r24, 0x0F	; 15
    261c:	8c 93       	st	X, r24
			PORTB_Register|=Copy_u8value;
    261e:	a8 e3       	ldi	r26, 0x38	; 56
    2620:	b0 e0       	ldi	r27, 0x00	; 0
    2622:	e8 e3       	ldi	r30, 0x38	; 56
    2624:	f0 e0       	ldi	r31, 0x00	; 0
    2626:	90 81       	ld	r25, Z
    2628:	8b 81       	ldd	r24, Y+3	; 0x03
    262a:	89 2b       	or	r24, r25
    262c:	8c 93       	st	X, r24
    262e:	21 c0       	rjmp	.+66     	; 0x2672 <DIO_voidWriteHighNibbles+0xe6>
			break ;
		case DIO_PORTC :
			PORTC_Register&=0x0f;                 //Set only the high nibble of the port C by the given value
    2630:	a5 e3       	ldi	r26, 0x35	; 53
    2632:	b0 e0       	ldi	r27, 0x00	; 0
    2634:	e5 e3       	ldi	r30, 0x35	; 53
    2636:	f0 e0       	ldi	r31, 0x00	; 0
    2638:	80 81       	ld	r24, Z
    263a:	8f 70       	andi	r24, 0x0F	; 15
    263c:	8c 93       	st	X, r24
			PORTC_Register|=Copy_u8value;
    263e:	a5 e3       	ldi	r26, 0x35	; 53
    2640:	b0 e0       	ldi	r27, 0x00	; 0
    2642:	e5 e3       	ldi	r30, 0x35	; 53
    2644:	f0 e0       	ldi	r31, 0x00	; 0
    2646:	90 81       	ld	r25, Z
    2648:	8b 81       	ldd	r24, Y+3	; 0x03
    264a:	89 2b       	or	r24, r25
    264c:	8c 93       	st	X, r24
    264e:	11 c0       	rjmp	.+34     	; 0x2672 <DIO_voidWriteHighNibbles+0xe6>
			break ;
		case DIO_PORTD:
			PORTD_Register&=0x0f;                 //Set only the high nibble of the port D by the given value
    2650:	a2 e3       	ldi	r26, 0x32	; 50
    2652:	b0 e0       	ldi	r27, 0x00	; 0
    2654:	e2 e3       	ldi	r30, 0x32	; 50
    2656:	f0 e0       	ldi	r31, 0x00	; 0
    2658:	80 81       	ld	r24, Z
    265a:	8f 70       	andi	r24, 0x0F	; 15
    265c:	8c 93       	st	X, r24
			PORTD_Register|=Copy_u8value;
    265e:	a2 e3       	ldi	r26, 0x32	; 50
    2660:	b0 e0       	ldi	r27, 0x00	; 0
    2662:	e2 e3       	ldi	r30, 0x32	; 50
    2664:	f0 e0       	ldi	r31, 0x00	; 0
    2666:	90 81       	ld	r25, Z
    2668:	8b 81       	ldd	r24, Y+3	; 0x03
    266a:	89 2b       	or	r24, r25
    266c:	8c 93       	st	X, r24
    266e:	01 c0       	rjmp	.+2      	; 0x2672 <DIO_voidWriteHighNibbles+0xe6>

		}
	}
	else
	{
		LOC_enumState = DIO_NOK;
    2670:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState ;
    2672:	89 81       	ldd	r24, Y+1	; 0x01

}
    2674:	0f 90       	pop	r0
    2676:	0f 90       	pop	r0
    2678:	0f 90       	pop	r0
    267a:	0f 90       	pop	r0
    267c:	0f 90       	pop	r0
    267e:	cf 91       	pop	r28
    2680:	df 91       	pop	r29
    2682:	08 95       	ret

00002684 <DIO_enumSetPortDirection>:


DIO_ErrorStatus DIO_enumSetPortDirection   (u8 Copy_u8PORT , u8 Copy_u8Direction )
{
    2684:	df 93       	push	r29
    2686:	cf 93       	push	r28
    2688:	00 d0       	rcall	.+0      	; 0x268a <DIO_enumSetPortDirection+0x6>
    268a:	00 d0       	rcall	.+0      	; 0x268c <DIO_enumSetPortDirection+0x8>
    268c:	0f 92       	push	r0
    268e:	cd b7       	in	r28, 0x3d	; 61
    2690:	de b7       	in	r29, 0x3e	; 62
    2692:	8a 83       	std	Y+2, r24	; 0x02
    2694:	6b 83       	std	Y+3, r22	; 0x03

	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    2696:	81 e0       	ldi	r24, 0x01	; 1
    2698:	89 83       	std	Y+1, r24	; 0x01

	if ( (Copy_u8PORT <= DIO_PORTD) )
    269a:	8a 81       	ldd	r24, Y+2	; 0x02
    269c:	84 30       	cpi	r24, 0x04	; 4
    269e:	a8 f5       	brcc	.+106    	; 0x270a <DIO_enumSetPortDirection+0x86>
	{
		/* Check on the Required PORT Number */
		switch (Copy_u8PORT)
    26a0:	8a 81       	ldd	r24, Y+2	; 0x02
    26a2:	28 2f       	mov	r18, r24
    26a4:	30 e0       	ldi	r19, 0x00	; 0
    26a6:	3d 83       	std	Y+5, r19	; 0x05
    26a8:	2c 83       	std	Y+4, r18	; 0x04
    26aa:	8c 81       	ldd	r24, Y+4	; 0x04
    26ac:	9d 81       	ldd	r25, Y+5	; 0x05
    26ae:	81 30       	cpi	r24, 0x01	; 1
    26b0:	91 05       	cpc	r25, r1
    26b2:	d1 f0       	breq	.+52     	; 0x26e8 <DIO_enumSetPortDirection+0x64>
    26b4:	2c 81       	ldd	r18, Y+4	; 0x04
    26b6:	3d 81       	ldd	r19, Y+5	; 0x05
    26b8:	22 30       	cpi	r18, 0x02	; 2
    26ba:	31 05       	cpc	r19, r1
    26bc:	2c f4       	brge	.+10     	; 0x26c8 <DIO_enumSetPortDirection+0x44>
    26be:	8c 81       	ldd	r24, Y+4	; 0x04
    26c0:	9d 81       	ldd	r25, Y+5	; 0x05
    26c2:	00 97       	sbiw	r24, 0x00	; 0
    26c4:	61 f0       	breq	.+24     	; 0x26de <DIO_enumSetPortDirection+0x5a>
    26c6:	1f c0       	rjmp	.+62     	; 0x2706 <DIO_enumSetPortDirection+0x82>
    26c8:	2c 81       	ldd	r18, Y+4	; 0x04
    26ca:	3d 81       	ldd	r19, Y+5	; 0x05
    26cc:	22 30       	cpi	r18, 0x02	; 2
    26ce:	31 05       	cpc	r19, r1
    26d0:	81 f0       	breq	.+32     	; 0x26f2 <DIO_enumSetPortDirection+0x6e>
    26d2:	8c 81       	ldd	r24, Y+4	; 0x04
    26d4:	9d 81       	ldd	r25, Y+5	; 0x05
    26d6:	83 30       	cpi	r24, 0x03	; 3
    26d8:	91 05       	cpc	r25, r1
    26da:	81 f0       	breq	.+32     	; 0x26fc <DIO_enumSetPortDirection+0x78>
    26dc:	14 c0       	rjmp	.+40     	; 0x2706 <DIO_enumSetPortDirection+0x82>
		{
		case     DIO_PORTA: DDRA_Register = Copy_u8Direction; break;
    26de:	ea e3       	ldi	r30, 0x3A	; 58
    26e0:	f0 e0       	ldi	r31, 0x00	; 0
    26e2:	8b 81       	ldd	r24, Y+3	; 0x03
    26e4:	80 83       	st	Z, r24
    26e6:	12 c0       	rjmp	.+36     	; 0x270c <DIO_enumSetPortDirection+0x88>
		case     DIO_PORTB: DDRB_Register = Copy_u8Direction; break;
    26e8:	e7 e3       	ldi	r30, 0x37	; 55
    26ea:	f0 e0       	ldi	r31, 0x00	; 0
    26ec:	8b 81       	ldd	r24, Y+3	; 0x03
    26ee:	80 83       	st	Z, r24
    26f0:	0d c0       	rjmp	.+26     	; 0x270c <DIO_enumSetPortDirection+0x88>
		case     DIO_PORTC: DDRC_Register = Copy_u8Direction; break;
    26f2:	e4 e3       	ldi	r30, 0x34	; 52
    26f4:	f0 e0       	ldi	r31, 0x00	; 0
    26f6:	8b 81       	ldd	r24, Y+3	; 0x03
    26f8:	80 83       	st	Z, r24
    26fa:	08 c0       	rjmp	.+16     	; 0x270c <DIO_enumSetPortDirection+0x88>
		case     DIO_PORTD: DDRD_Register = Copy_u8Direction; break;
    26fc:	e1 e3       	ldi	r30, 0x31	; 49
    26fe:	f0 e0       	ldi	r31, 0x00	; 0
    2700:	8b 81       	ldd	r24, Y+3	; 0x03
    2702:	80 83       	st	Z, r24
    2704:	03 c0       	rjmp	.+6      	; 0x270c <DIO_enumSetPortDirection+0x88>
		default: LOC_enumState =  DIO_NOK;    break;
    2706:	19 82       	std	Y+1, r1	; 0x01
    2708:	01 c0       	rjmp	.+2      	; 0x270c <DIO_enumSetPortDirection+0x88>
		}
	}
	else
	{
		LOC_enumState = DIO_NOK;
    270a:	19 82       	std	Y+1, r1	; 0x01
	}
	return LOC_enumState ;
    270c:	89 81       	ldd	r24, Y+1	; 0x01
}
    270e:	0f 90       	pop	r0
    2710:	0f 90       	pop	r0
    2712:	0f 90       	pop	r0
    2714:	0f 90       	pop	r0
    2716:	0f 90       	pop	r0
    2718:	cf 91       	pop	r28
    271a:	df 91       	pop	r29
    271c:	08 95       	ret

0000271e <DIO_enumSetPortValue>:


DIO_ErrorStatus DIO_enumSetPortValue       (u8 Copy_u8PORT , u8 Copy_u8Value )
{
    271e:	df 93       	push	r29
    2720:	cf 93       	push	r28
    2722:	00 d0       	rcall	.+0      	; 0x2724 <DIO_enumSetPortValue+0x6>
    2724:	00 d0       	rcall	.+0      	; 0x2726 <DIO_enumSetPortValue+0x8>
    2726:	0f 92       	push	r0
    2728:	cd b7       	in	r28, 0x3d	; 61
    272a:	de b7       	in	r29, 0x3e	; 62
    272c:	8a 83       	std	Y+2, r24	; 0x02
    272e:	6b 83       	std	Y+3, r22	; 0x03

	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    2730:	81 e0       	ldi	r24, 0x01	; 1
    2732:	89 83       	std	Y+1, r24	; 0x01

	if ( (Copy_u8PORT <= DIO_PORTD) && ( (Copy_u8Value<=255) || (Copy_u8Value==DIO_PORT_LOW) || (Copy_u8Value==DIO_PORT_HIGH) ) )
    2734:	8a 81       	ldd	r24, Y+2	; 0x02
    2736:	84 30       	cpi	r24, 0x04	; 4
    2738:	a8 f5       	brcc	.+106    	; 0x27a4 <DIO_enumSetPortValue+0x86>
	{
		/* Check on the Required PORT Number */
		switch (Copy_u8PORT)
    273a:	8a 81       	ldd	r24, Y+2	; 0x02
    273c:	28 2f       	mov	r18, r24
    273e:	30 e0       	ldi	r19, 0x00	; 0
    2740:	3d 83       	std	Y+5, r19	; 0x05
    2742:	2c 83       	std	Y+4, r18	; 0x04
    2744:	8c 81       	ldd	r24, Y+4	; 0x04
    2746:	9d 81       	ldd	r25, Y+5	; 0x05
    2748:	81 30       	cpi	r24, 0x01	; 1
    274a:	91 05       	cpc	r25, r1
    274c:	d1 f0       	breq	.+52     	; 0x2782 <DIO_enumSetPortValue+0x64>
    274e:	2c 81       	ldd	r18, Y+4	; 0x04
    2750:	3d 81       	ldd	r19, Y+5	; 0x05
    2752:	22 30       	cpi	r18, 0x02	; 2
    2754:	31 05       	cpc	r19, r1
    2756:	2c f4       	brge	.+10     	; 0x2762 <DIO_enumSetPortValue+0x44>
    2758:	8c 81       	ldd	r24, Y+4	; 0x04
    275a:	9d 81       	ldd	r25, Y+5	; 0x05
    275c:	00 97       	sbiw	r24, 0x00	; 0
    275e:	61 f0       	breq	.+24     	; 0x2778 <DIO_enumSetPortValue+0x5a>
    2760:	1f c0       	rjmp	.+62     	; 0x27a0 <DIO_enumSetPortValue+0x82>
    2762:	2c 81       	ldd	r18, Y+4	; 0x04
    2764:	3d 81       	ldd	r19, Y+5	; 0x05
    2766:	22 30       	cpi	r18, 0x02	; 2
    2768:	31 05       	cpc	r19, r1
    276a:	81 f0       	breq	.+32     	; 0x278c <DIO_enumSetPortValue+0x6e>
    276c:	8c 81       	ldd	r24, Y+4	; 0x04
    276e:	9d 81       	ldd	r25, Y+5	; 0x05
    2770:	83 30       	cpi	r24, 0x03	; 3
    2772:	91 05       	cpc	r25, r1
    2774:	81 f0       	breq	.+32     	; 0x2796 <DIO_enumSetPortValue+0x78>
    2776:	14 c0       	rjmp	.+40     	; 0x27a0 <DIO_enumSetPortValue+0x82>
		{
		case     DIO_PORTA: PORTA_Register = Copy_u8Value; break;
    2778:	eb e3       	ldi	r30, 0x3B	; 59
    277a:	f0 e0       	ldi	r31, 0x00	; 0
    277c:	8b 81       	ldd	r24, Y+3	; 0x03
    277e:	80 83       	st	Z, r24
    2780:	12 c0       	rjmp	.+36     	; 0x27a6 <DIO_enumSetPortValue+0x88>
		case     DIO_PORTB: PORTB_Register = Copy_u8Value; break;
    2782:	e8 e3       	ldi	r30, 0x38	; 56
    2784:	f0 e0       	ldi	r31, 0x00	; 0
    2786:	8b 81       	ldd	r24, Y+3	; 0x03
    2788:	80 83       	st	Z, r24
    278a:	0d c0       	rjmp	.+26     	; 0x27a6 <DIO_enumSetPortValue+0x88>
		case     DIO_PORTC: PORTC_Register = Copy_u8Value; break;
    278c:	e5 e3       	ldi	r30, 0x35	; 53
    278e:	f0 e0       	ldi	r31, 0x00	; 0
    2790:	8b 81       	ldd	r24, Y+3	; 0x03
    2792:	80 83       	st	Z, r24
    2794:	08 c0       	rjmp	.+16     	; 0x27a6 <DIO_enumSetPortValue+0x88>
		case     DIO_PORTD: PORTD_Register = Copy_u8Value; break;
    2796:	e2 e3       	ldi	r30, 0x32	; 50
    2798:	f0 e0       	ldi	r31, 0x00	; 0
    279a:	8b 81       	ldd	r24, Y+3	; 0x03
    279c:	80 83       	st	Z, r24
    279e:	03 c0       	rjmp	.+6      	; 0x27a6 <DIO_enumSetPortValue+0x88>
		default: LOC_enumState = DIO_NOK;       break;
    27a0:	19 82       	std	Y+1, r1	; 0x01
    27a2:	01 c0       	rjmp	.+2      	; 0x27a6 <DIO_enumSetPortValue+0x88>
		}
	}
	else
	{
		LOC_enumState = DIO_NOK;
    27a4:	19 82       	std	Y+1, r1	; 0x01
	}
	return LOC_enumState ;
    27a6:	89 81       	ldd	r24, Y+1	; 0x01
}
    27a8:	0f 90       	pop	r0
    27aa:	0f 90       	pop	r0
    27ac:	0f 90       	pop	r0
    27ae:	0f 90       	pop	r0
    27b0:	0f 90       	pop	r0
    27b2:	cf 91       	pop	r28
    27b4:	df 91       	pop	r29
    27b6:	08 95       	ret

000027b8 <__prologue_saves__>:
    27b8:	2f 92       	push	r2
    27ba:	3f 92       	push	r3
    27bc:	4f 92       	push	r4
    27be:	5f 92       	push	r5
    27c0:	6f 92       	push	r6
    27c2:	7f 92       	push	r7
    27c4:	8f 92       	push	r8
    27c6:	9f 92       	push	r9
    27c8:	af 92       	push	r10
    27ca:	bf 92       	push	r11
    27cc:	cf 92       	push	r12
    27ce:	df 92       	push	r13
    27d0:	ef 92       	push	r14
    27d2:	ff 92       	push	r15
    27d4:	0f 93       	push	r16
    27d6:	1f 93       	push	r17
    27d8:	cf 93       	push	r28
    27da:	df 93       	push	r29
    27dc:	cd b7       	in	r28, 0x3d	; 61
    27de:	de b7       	in	r29, 0x3e	; 62
    27e0:	ca 1b       	sub	r28, r26
    27e2:	db 0b       	sbc	r29, r27
    27e4:	0f b6       	in	r0, 0x3f	; 63
    27e6:	f8 94       	cli
    27e8:	de bf       	out	0x3e, r29	; 62
    27ea:	0f be       	out	0x3f, r0	; 63
    27ec:	cd bf       	out	0x3d, r28	; 61
    27ee:	09 94       	ijmp

000027f0 <__epilogue_restores__>:
    27f0:	2a 88       	ldd	r2, Y+18	; 0x12
    27f2:	39 88       	ldd	r3, Y+17	; 0x11
    27f4:	48 88       	ldd	r4, Y+16	; 0x10
    27f6:	5f 84       	ldd	r5, Y+15	; 0x0f
    27f8:	6e 84       	ldd	r6, Y+14	; 0x0e
    27fa:	7d 84       	ldd	r7, Y+13	; 0x0d
    27fc:	8c 84       	ldd	r8, Y+12	; 0x0c
    27fe:	9b 84       	ldd	r9, Y+11	; 0x0b
    2800:	aa 84       	ldd	r10, Y+10	; 0x0a
    2802:	b9 84       	ldd	r11, Y+9	; 0x09
    2804:	c8 84       	ldd	r12, Y+8	; 0x08
    2806:	df 80       	ldd	r13, Y+7	; 0x07
    2808:	ee 80       	ldd	r14, Y+6	; 0x06
    280a:	fd 80       	ldd	r15, Y+5	; 0x05
    280c:	0c 81       	ldd	r16, Y+4	; 0x04
    280e:	1b 81       	ldd	r17, Y+3	; 0x03
    2810:	aa 81       	ldd	r26, Y+2	; 0x02
    2812:	b9 81       	ldd	r27, Y+1	; 0x01
    2814:	ce 0f       	add	r28, r30
    2816:	d1 1d       	adc	r29, r1
    2818:	0f b6       	in	r0, 0x3f	; 63
    281a:	f8 94       	cli
    281c:	de bf       	out	0x3e, r29	; 62
    281e:	0f be       	out	0x3f, r0	; 63
    2820:	cd bf       	out	0x3d, r28	; 61
    2822:	ed 01       	movw	r28, r26
    2824:	08 95       	ret

00002826 <_exit>:
    2826:	f8 94       	cli

00002828 <__stop_program>:
    2828:	ff cf       	rjmp	.-2      	; 0x2828 <__stop_program>
