// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ViT_act_load_linear_bias_ap_fixed_16_5_5_3_0_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bias_dst_address0,
        bias_dst_ce0,
        bias_dst_we0,
        bias_dst_d0,
        m_axi_weights_AWVALID,
        m_axi_weights_AWREADY,
        m_axi_weights_AWADDR,
        m_axi_weights_AWID,
        m_axi_weights_AWLEN,
        m_axi_weights_AWSIZE,
        m_axi_weights_AWBURST,
        m_axi_weights_AWLOCK,
        m_axi_weights_AWCACHE,
        m_axi_weights_AWPROT,
        m_axi_weights_AWQOS,
        m_axi_weights_AWREGION,
        m_axi_weights_AWUSER,
        m_axi_weights_WVALID,
        m_axi_weights_WREADY,
        m_axi_weights_WDATA,
        m_axi_weights_WSTRB,
        m_axi_weights_WLAST,
        m_axi_weights_WID,
        m_axi_weights_WUSER,
        m_axi_weights_ARVALID,
        m_axi_weights_ARREADY,
        m_axi_weights_ARADDR,
        m_axi_weights_ARID,
        m_axi_weights_ARLEN,
        m_axi_weights_ARSIZE,
        m_axi_weights_ARBURST,
        m_axi_weights_ARLOCK,
        m_axi_weights_ARCACHE,
        m_axi_weights_ARPROT,
        m_axi_weights_ARQOS,
        m_axi_weights_ARREGION,
        m_axi_weights_ARUSER,
        m_axi_weights_RVALID,
        m_axi_weights_RREADY,
        m_axi_weights_RDATA,
        m_axi_weights_RLAST,
        m_axi_weights_RID,
        m_axi_weights_RFIFONUM,
        m_axi_weights_RUSER,
        m_axi_weights_RRESP,
        m_axi_weights_BVALID,
        m_axi_weights_BREADY,
        m_axi_weights_BRESP,
        m_axi_weights_BID,
        m_axi_weights_BUSER,
        bias_src,
        out_dim_offset
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] bias_dst_address0;
output   bias_dst_ce0;
output   bias_dst_we0;
output  [287:0] bias_dst_d0;
output   m_axi_weights_AWVALID;
input   m_axi_weights_AWREADY;
output  [63:0] m_axi_weights_AWADDR;
output  [0:0] m_axi_weights_AWID;
output  [31:0] m_axi_weights_AWLEN;
output  [2:0] m_axi_weights_AWSIZE;
output  [1:0] m_axi_weights_AWBURST;
output  [1:0] m_axi_weights_AWLOCK;
output  [3:0] m_axi_weights_AWCACHE;
output  [2:0] m_axi_weights_AWPROT;
output  [3:0] m_axi_weights_AWQOS;
output  [3:0] m_axi_weights_AWREGION;
output  [0:0] m_axi_weights_AWUSER;
output   m_axi_weights_WVALID;
input   m_axi_weights_WREADY;
output  [255:0] m_axi_weights_WDATA;
output  [31:0] m_axi_weights_WSTRB;
output   m_axi_weights_WLAST;
output  [0:0] m_axi_weights_WID;
output  [0:0] m_axi_weights_WUSER;
output   m_axi_weights_ARVALID;
input   m_axi_weights_ARREADY;
output  [63:0] m_axi_weights_ARADDR;
output  [0:0] m_axi_weights_ARID;
output  [31:0] m_axi_weights_ARLEN;
output  [2:0] m_axi_weights_ARSIZE;
output  [1:0] m_axi_weights_ARBURST;
output  [1:0] m_axi_weights_ARLOCK;
output  [3:0] m_axi_weights_ARCACHE;
output  [2:0] m_axi_weights_ARPROT;
output  [3:0] m_axi_weights_ARQOS;
output  [3:0] m_axi_weights_ARREGION;
output  [0:0] m_axi_weights_ARUSER;
input   m_axi_weights_RVALID;
output   m_axi_weights_RREADY;
input  [255:0] m_axi_weights_RDATA;
input   m_axi_weights_RLAST;
input  [0:0] m_axi_weights_RID;
input  [8:0] m_axi_weights_RFIFONUM;
input  [0:0] m_axi_weights_RUSER;
input  [1:0] m_axi_weights_RRESP;
input   m_axi_weights_BVALID;
output   m_axi_weights_BREADY;
input  [1:0] m_axi_weights_BRESP;
input  [0:0] m_axi_weights_BID;
input  [0:0] m_axi_weights_BUSER;
input  [63:0] bias_src;
input  [8:0] out_dim_offset;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_weights_ARVALID;
reg m_axi_weights_RREADY;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [6:0] trunc_ln130_1_reg_381;
wire   [7:0] shl_ln_fu_232_p3;
reg   [7:0] shl_ln_reg_386;
wire   [7:0] shl_ln137_s_fu_241_p3;
reg   [7:0] shl_ln137_s_reg_391;
wire   [7:0] shl_ln137_15_fu_250_p3;
reg   [7:0] shl_ln137_15_reg_396;
wire   [7:0] shl_ln137_16_fu_259_p3;
reg   [7:0] shl_ln137_16_reg_401;
wire   [7:0] shl_ln137_17_fu_268_p3;
reg   [7:0] shl_ln137_17_reg_406;
wire   [7:0] shl_ln137_18_fu_277_p3;
reg   [7:0] shl_ln137_18_reg_411;
wire   [7:0] shl_ln137_19_fu_286_p3;
reg   [7:0] shl_ln137_19_reg_416;
wire   [7:0] shl_ln137_20_fu_295_p3;
reg   [7:0] shl_ln137_20_reg_421;
wire   [7:0] shl_ln137_21_fu_304_p3;
reg   [7:0] shl_ln137_21_reg_426;
wire   [7:0] shl_ln137_22_fu_313_p3;
reg   [7:0] shl_ln137_22_reg_431;
wire   [7:0] shl_ln137_23_fu_322_p3;
reg   [7:0] shl_ln137_23_reg_436;
wire   [7:0] shl_ln137_24_fu_331_p3;
reg   [7:0] shl_ln137_24_reg_441;
wire   [7:0] shl_ln137_25_fu_340_p3;
reg   [7:0] shl_ln137_25_reg_446;
wire   [7:0] shl_ln137_26_fu_349_p3;
reg   [7:0] shl_ln137_26_reg_451;
wire   [7:0] shl_ln137_27_fu_358_p3;
reg   [7:0] shl_ln137_27_reg_456;
wire   [7:0] shl_ln137_28_fu_367_p3;
reg   [7:0] shl_ln137_28_reg_461;
wire    grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_ap_start;
wire    grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_ap_done;
wire    grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_ap_idle;
wire    grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_ap_ready;
wire    grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_AWVALID;
wire   [63:0] grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_AWADDR;
wire   [0:0] grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_AWID;
wire   [31:0] grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_AWLEN;
wire   [2:0] grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_AWSIZE;
wire   [1:0] grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_AWBURST;
wire   [1:0] grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_AWLOCK;
wire   [3:0] grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_AWCACHE;
wire   [2:0] grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_AWPROT;
wire   [3:0] grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_AWQOS;
wire   [3:0] grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_AWREGION;
wire   [0:0] grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_AWUSER;
wire    grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_WVALID;
wire   [255:0] grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_WDATA;
wire   [31:0] grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_WSTRB;
wire    grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_WLAST;
wire   [0:0] grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_WID;
wire   [0:0] grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_WUSER;
wire    grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_ARVALID;
wire   [63:0] grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_ARADDR;
wire   [0:0] grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_ARID;
wire   [31:0] grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_ARLEN;
wire   [2:0] grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_ARSIZE;
wire   [1:0] grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_ARBURST;
wire   [1:0] grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_ARLOCK;
wire   [3:0] grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_ARCACHE;
wire   [2:0] grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_ARPROT;
wire   [3:0] grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_ARQOS;
wire   [3:0] grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_ARREGION;
wire   [0:0] grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_ARUSER;
wire    grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_RREADY;
wire    grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_BREADY;
wire   [5:0] grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_bias_dst_address0;
wire    grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_bias_dst_ce0;
wire    grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_bias_dst_we0;
wire   [287:0] grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_bias_dst_d0;
reg    grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_ap_start_reg;
wire    ap_CS_fsm_state2;
wire  signed [9:0] out_dim_offset_cast_cast_cast_cast_cast_fu_113_p1;
wire   [10:0] out_dim_offset_cast_cast_cast_cast_cast_cast_fu_117_p1;
wire   [10:0] add_ln70_fu_121_p2;
wire   [4:0] trunc_ln130_fu_138_p1;
wire   [4:0] add_ln130_fu_142_p2;
wire   [4:0] add_ln130_14_fu_148_p2;
wire   [4:0] add_ln130_15_fu_154_p2;
wire   [4:0] add_ln130_16_fu_160_p2;
wire   [4:0] add_ln130_17_fu_166_p2;
wire   [4:0] add_ln130_18_fu_172_p2;
wire   [4:0] add_ln130_19_fu_178_p2;
wire   [4:0] xor_ln130_fu_184_p2;
wire   [4:0] add_ln130_20_fu_190_p2;
wire   [4:0] add_ln130_21_fu_196_p2;
wire   [4:0] add_ln130_22_fu_202_p2;
wire   [4:0] add_ln130_23_fu_208_p2;
wire   [4:0] add_ln130_24_fu_214_p2;
wire   [4:0] add_ln130_25_fu_220_p2;
wire   [4:0] add_ln130_26_fu_226_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_ap_start_reg = 1'b0;
end

ViT_act_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_ap_start),
    .ap_done(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_ap_done),
    .ap_idle(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_ap_idle),
    .ap_ready(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_ap_ready),
    .m_axi_weights_AWVALID(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_AWVALID),
    .m_axi_weights_AWREADY(1'b0),
    .m_axi_weights_AWADDR(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_AWADDR),
    .m_axi_weights_AWID(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_AWID),
    .m_axi_weights_AWLEN(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_AWLEN),
    .m_axi_weights_AWSIZE(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_AWSIZE),
    .m_axi_weights_AWBURST(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_AWBURST),
    .m_axi_weights_AWLOCK(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_AWLOCK),
    .m_axi_weights_AWCACHE(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_AWCACHE),
    .m_axi_weights_AWPROT(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_AWPROT),
    .m_axi_weights_AWQOS(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_AWQOS),
    .m_axi_weights_AWREGION(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_AWREGION),
    .m_axi_weights_AWUSER(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_AWUSER),
    .m_axi_weights_WVALID(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_WVALID),
    .m_axi_weights_WREADY(1'b0),
    .m_axi_weights_WDATA(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_WDATA),
    .m_axi_weights_WSTRB(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_WSTRB),
    .m_axi_weights_WLAST(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_WLAST),
    .m_axi_weights_WID(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_WID),
    .m_axi_weights_WUSER(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_WUSER),
    .m_axi_weights_ARVALID(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_ARVALID),
    .m_axi_weights_ARREADY(m_axi_weights_ARREADY),
    .m_axi_weights_ARADDR(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_ARADDR),
    .m_axi_weights_ARID(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_ARID),
    .m_axi_weights_ARLEN(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_ARLEN),
    .m_axi_weights_ARSIZE(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_ARSIZE),
    .m_axi_weights_ARBURST(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_ARBURST),
    .m_axi_weights_ARLOCK(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_ARLOCK),
    .m_axi_weights_ARCACHE(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_ARCACHE),
    .m_axi_weights_ARPROT(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_ARPROT),
    .m_axi_weights_ARQOS(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_ARQOS),
    .m_axi_weights_ARREGION(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_ARREGION),
    .m_axi_weights_ARUSER(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_ARUSER),
    .m_axi_weights_RVALID(m_axi_weights_RVALID),
    .m_axi_weights_RREADY(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_RREADY),
    .m_axi_weights_RDATA(m_axi_weights_RDATA),
    .m_axi_weights_RLAST(m_axi_weights_RLAST),
    .m_axi_weights_RID(m_axi_weights_RID),
    .m_axi_weights_RFIFONUM(m_axi_weights_RFIFONUM),
    .m_axi_weights_RUSER(m_axi_weights_RUSER),
    .m_axi_weights_RRESP(m_axi_weights_RRESP),
    .m_axi_weights_BVALID(1'b0),
    .m_axi_weights_BREADY(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_BREADY),
    .m_axi_weights_BRESP(2'd0),
    .m_axi_weights_BID(1'd0),
    .m_axi_weights_BUSER(1'd0),
    .trunc_ln130_1(trunc_ln130_1_reg_381),
    .bias_src(bias_src),
    .zext_ln137(shl_ln_reg_386),
    .zext_ln137_31(shl_ln137_s_reg_391),
    .zext_ln137_32(shl_ln137_15_reg_396),
    .zext_ln137_33(shl_ln137_16_reg_401),
    .zext_ln137_34(shl_ln137_17_reg_406),
    .zext_ln137_35(shl_ln137_18_reg_411),
    .zext_ln137_36(shl_ln137_19_reg_416),
    .zext_ln137_37(shl_ln137_20_reg_421),
    .zext_ln137_38(shl_ln137_21_reg_426),
    .zext_ln137_39(shl_ln137_22_reg_431),
    .zext_ln137_40(shl_ln137_23_reg_436),
    .zext_ln137_41(shl_ln137_24_reg_441),
    .zext_ln137_42(shl_ln137_25_reg_446),
    .zext_ln137_43(shl_ln137_26_reg_451),
    .zext_ln137_44(shl_ln137_27_reg_456),
    .zext_ln130(shl_ln137_28_reg_461),
    .bias_dst_address0(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_bias_dst_address0),
    .bias_dst_ce0(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_bias_dst_ce0),
    .bias_dst_we0(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_bias_dst_we0),
    .bias_dst_d0(grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_bias_dst_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_ap_start_reg <= 1'b1;
        end else if ((grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_ap_ready == 1'b1)) begin
            grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        shl_ln137_15_reg_396[7 : 3] <= shl_ln137_15_fu_250_p3[7 : 3];
        shl_ln137_16_reg_401[7 : 3] <= shl_ln137_16_fu_259_p3[7 : 3];
        shl_ln137_17_reg_406[7 : 3] <= shl_ln137_17_fu_268_p3[7 : 3];
        shl_ln137_18_reg_411[7 : 3] <= shl_ln137_18_fu_277_p3[7 : 3];
        shl_ln137_19_reg_416[7 : 3] <= shl_ln137_19_fu_286_p3[7 : 3];
        shl_ln137_20_reg_421[7 : 3] <= shl_ln137_20_fu_295_p3[7 : 3];
        shl_ln137_21_reg_426[7 : 3] <= shl_ln137_21_fu_304_p3[7 : 3];
        shl_ln137_22_reg_431[7 : 3] <= shl_ln137_22_fu_313_p3[7 : 3];
        shl_ln137_23_reg_436[7 : 3] <= shl_ln137_23_fu_322_p3[7 : 3];
        shl_ln137_24_reg_441[7 : 3] <= shl_ln137_24_fu_331_p3[7 : 3];
        shl_ln137_25_reg_446[7 : 3] <= shl_ln137_25_fu_340_p3[7 : 3];
        shl_ln137_26_reg_451[7 : 3] <= shl_ln137_26_fu_349_p3[7 : 3];
        shl_ln137_27_reg_456[7 : 3] <= shl_ln137_27_fu_358_p3[7 : 3];
        shl_ln137_28_reg_461[7 : 3] <= shl_ln137_28_fu_367_p3[7 : 3];
        shl_ln137_s_reg_391[7 : 3] <= shl_ln137_s_fu_241_p3[7 : 3];
        shl_ln_reg_386[7 : 3] <= shl_ln_fu_232_p3[7 : 3];
        trunc_ln130_1_reg_381 <= {{add_ln70_fu_121_p2[10:4]}};
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state2) & (grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_ap_done == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_weights_ARVALID = grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_ARVALID;
    end else begin
        m_axi_weights_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_weights_RREADY = grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_RREADY;
    end else begin
        m_axi_weights_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln130_14_fu_148_p2 = (trunc_ln130_fu_138_p1 + 5'd4);

assign add_ln130_15_fu_154_p2 = (trunc_ln130_fu_138_p1 + 5'd6);

assign add_ln130_16_fu_160_p2 = (trunc_ln130_fu_138_p1 + 5'd8);

assign add_ln130_17_fu_166_p2 = (trunc_ln130_fu_138_p1 + 5'd10);

assign add_ln130_18_fu_172_p2 = (trunc_ln130_fu_138_p1 + 5'd12);

assign add_ln130_19_fu_178_p2 = (trunc_ln130_fu_138_p1 + 5'd14);

assign add_ln130_20_fu_190_p2 = ($signed(trunc_ln130_fu_138_p1) + $signed(5'd18));

assign add_ln130_21_fu_196_p2 = ($signed(trunc_ln130_fu_138_p1) + $signed(5'd20));

assign add_ln130_22_fu_202_p2 = ($signed(trunc_ln130_fu_138_p1) + $signed(5'd22));

assign add_ln130_23_fu_208_p2 = ($signed(trunc_ln130_fu_138_p1) + $signed(5'd24));

assign add_ln130_24_fu_214_p2 = ($signed(trunc_ln130_fu_138_p1) + $signed(5'd26));

assign add_ln130_25_fu_220_p2 = ($signed(trunc_ln130_fu_138_p1) + $signed(5'd28));

assign add_ln130_26_fu_226_p2 = ($signed(trunc_ln130_fu_138_p1) + $signed(5'd30));

assign add_ln130_fu_142_p2 = (trunc_ln130_fu_138_p1 + 5'd2);

assign add_ln70_fu_121_p2 = (out_dim_offset_cast_cast_cast_cast_cast_cast_fu_117_p1 + 11'd15);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign bias_dst_address0 = grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_bias_dst_address0;

assign bias_dst_ce0 = grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_bias_dst_ce0;

assign bias_dst_d0 = grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_bias_dst_d0;

assign bias_dst_we0 = grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_bias_dst_we0;

assign grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_ap_start = grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_ap_start_reg;

assign m_axi_weights_ARADDR = grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_ARADDR;

assign m_axi_weights_ARBURST = grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_ARBURST;

assign m_axi_weights_ARCACHE = grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_ARCACHE;

assign m_axi_weights_ARID = grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_ARID;

assign m_axi_weights_ARLEN = grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_ARLEN;

assign m_axi_weights_ARLOCK = grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_ARLOCK;

assign m_axi_weights_ARPROT = grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_ARPROT;

assign m_axi_weights_ARQOS = grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_ARQOS;

assign m_axi_weights_ARREGION = grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_ARREGION;

assign m_axi_weights_ARSIZE = grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_ARSIZE;

assign m_axi_weights_ARUSER = grp_load_linear_bias_ap_fixed_16_5_5_3_0_Pipeline_ln130_for_each_src_block_fu_86_m_axi_weights_ARUSER;

assign m_axi_weights_AWADDR = 64'd0;

assign m_axi_weights_AWBURST = 2'd0;

assign m_axi_weights_AWCACHE = 4'd0;

assign m_axi_weights_AWID = 1'd0;

assign m_axi_weights_AWLEN = 32'd0;

assign m_axi_weights_AWLOCK = 2'd0;

assign m_axi_weights_AWPROT = 3'd0;

assign m_axi_weights_AWQOS = 4'd0;

assign m_axi_weights_AWREGION = 4'd0;

assign m_axi_weights_AWSIZE = 3'd0;

assign m_axi_weights_AWUSER = 1'd0;

assign m_axi_weights_AWVALID = 1'b0;

assign m_axi_weights_BREADY = 1'b0;

assign m_axi_weights_WDATA = 256'd0;

assign m_axi_weights_WID = 1'd0;

assign m_axi_weights_WLAST = 1'b0;

assign m_axi_weights_WSTRB = 32'd0;

assign m_axi_weights_WUSER = 1'd0;

assign m_axi_weights_WVALID = 1'b0;

assign out_dim_offset_cast_cast_cast_cast_cast_cast_fu_117_p1 = $unsigned(out_dim_offset_cast_cast_cast_cast_cast_fu_113_p1);

assign out_dim_offset_cast_cast_cast_cast_cast_fu_113_p1 = $signed(out_dim_offset);

assign shl_ln137_15_fu_250_p3 = {{add_ln130_14_fu_148_p2}, {3'd0}};

assign shl_ln137_16_fu_259_p3 = {{add_ln130_15_fu_154_p2}, {3'd0}};

assign shl_ln137_17_fu_268_p3 = {{add_ln130_16_fu_160_p2}, {3'd0}};

assign shl_ln137_18_fu_277_p3 = {{add_ln130_17_fu_166_p2}, {3'd0}};

assign shl_ln137_19_fu_286_p3 = {{add_ln130_18_fu_172_p2}, {3'd0}};

assign shl_ln137_20_fu_295_p3 = {{add_ln130_19_fu_178_p2}, {3'd0}};

assign shl_ln137_21_fu_304_p3 = {{xor_ln130_fu_184_p2}, {3'd0}};

assign shl_ln137_22_fu_313_p3 = {{add_ln130_20_fu_190_p2}, {3'd0}};

assign shl_ln137_23_fu_322_p3 = {{add_ln130_21_fu_196_p2}, {3'd0}};

assign shl_ln137_24_fu_331_p3 = {{add_ln130_22_fu_202_p2}, {3'd0}};

assign shl_ln137_25_fu_340_p3 = {{add_ln130_23_fu_208_p2}, {3'd0}};

assign shl_ln137_26_fu_349_p3 = {{add_ln130_24_fu_214_p2}, {3'd0}};

assign shl_ln137_27_fu_358_p3 = {{add_ln130_25_fu_220_p2}, {3'd0}};

assign shl_ln137_28_fu_367_p3 = {{add_ln130_26_fu_226_p2}, {3'd0}};

assign shl_ln137_s_fu_241_p3 = {{add_ln130_fu_142_p2}, {3'd0}};

assign shl_ln_fu_232_p3 = {{trunc_ln130_fu_138_p1}, {3'd0}};

assign trunc_ln130_fu_138_p1 = bias_src[4:0];

assign xor_ln130_fu_184_p2 = (trunc_ln130_fu_138_p1 ^ 5'd16);

always @ (posedge ap_clk) begin
    shl_ln_reg_386[2:0] <= 3'b000;
    shl_ln137_s_reg_391[2:0] <= 3'b000;
    shl_ln137_15_reg_396[2:0] <= 3'b000;
    shl_ln137_16_reg_401[2:0] <= 3'b000;
    shl_ln137_17_reg_406[2:0] <= 3'b000;
    shl_ln137_18_reg_411[2:0] <= 3'b000;
    shl_ln137_19_reg_416[2:0] <= 3'b000;
    shl_ln137_20_reg_421[2:0] <= 3'b000;
    shl_ln137_21_reg_426[2:0] <= 3'b000;
    shl_ln137_22_reg_431[2:0] <= 3'b000;
    shl_ln137_23_reg_436[2:0] <= 3'b000;
    shl_ln137_24_reg_441[2:0] <= 3'b000;
    shl_ln137_25_reg_446[2:0] <= 3'b000;
    shl_ln137_26_reg_451[2:0] <= 3'b000;
    shl_ln137_27_reg_456[2:0] <= 3'b000;
    shl_ln137_28_reg_461[2:0] <= 3'b000;
end

endmodule //ViT_act_load_linear_bias_ap_fixed_16_5_5_3_0_s
