
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033145                       # Number of seconds simulated
sim_ticks                                 33144787134                       # Number of ticks simulated
final_tick                               604647710253                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  54919                       # Simulator instruction rate (inst/s)
host_op_rate                                    71516                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 799284                       # Simulator tick rate (ticks/s)
host_mem_usage                               16896320                       # Number of bytes of host memory used
host_seconds                                 41468.11                       # Real time elapsed on the host
sim_insts                                  2277381543                       # Number of instructions simulated
sim_ops                                    2965629537                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1846272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2308608                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4158592                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       692864                       # Number of bytes written to this memory
system.physmem.bytes_written::total            692864                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14424                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        18036                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 32489                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5413                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5413                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        61790                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     55703239                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50204                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     69652220                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               125467452                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        61790                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50204                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             111993                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          20904162                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               20904162                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          20904162                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        61790                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     55703239                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50204                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     69652220                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              146371614                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                79483903                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28431413                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24851980                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1804063                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14207265                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13695017                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2043440                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56800                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33555339                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158166727                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28431413                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15738457                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32568180                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8840504                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3997699                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16544574                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       722586                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77147433                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.359842                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.168815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44579253     57.78%     57.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1608185      2.08%     59.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2954015      3.83%     63.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2781611      3.61%     67.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4560228      5.91%     73.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4747511      6.15%     79.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1134106      1.47%     80.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          848627      1.10%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13933897     18.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77147433                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.357700                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.989921                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34610580                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3867258                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31523146                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125430                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7021009                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3105387                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5207                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176985709                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1360                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7021009                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36074442                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1432856                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       432050                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30172152                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2014915                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172273960                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        689241                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       815291                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228783955                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784062856                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784062856                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79887674                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20342                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9942                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5384549                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26479591                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5743811                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        97668                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1841601                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163062057                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19864                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137662128                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       173794                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48884306                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134052644                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77147433                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.784403                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840744                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26771413     34.70%     34.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14431843     18.71%     53.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12491693     16.19%     69.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7671991      9.94%     79.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8028076     10.41%     89.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4720832      6.12%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2090807      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556604      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       384174      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77147433                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         542636     66.53%     66.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        171808     21.07%     87.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       101139     12.40%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107992154     78.45%     78.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085581      0.79%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23674298     17.20%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4900174      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137662128                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.731950                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             815583                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005925                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353461063                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    211966635                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133169571                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138477711                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       337674                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7549514                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          846                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          409                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1390453                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7021009                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         837794                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        58851                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163081924                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190231                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26479591                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5743811                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9942                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30084                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          226                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          409                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       963740                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1059664                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2023404                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135073705                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22758891                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2588420                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27538611                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20414055                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4779720                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.699384                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133318440                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133169571                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81825352                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199685882                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.675428                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409770                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49470908                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1808821                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70126424                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.620097                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.318058                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32301767     46.06%     46.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14858735     21.19%     67.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8316623     11.86%     79.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2816537      4.02%     83.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2690478      3.84%     86.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1116457      1.59%     88.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3002457      4.28%     92.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       875902      1.25%     94.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4147468      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70126424                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4147468                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229061453                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333191721                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30296                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2336470                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.794839                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.794839                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.258116                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.258116                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624856213                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174564952                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182405876                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                79483903                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28112211                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22871977                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1917797                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11742474                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10954405                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2964552                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        81220                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28199558                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             155953984                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28112211                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13918957                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34293477                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10303288                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6257452                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13798228                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       808738                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77093085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.498412                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.301687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        42799608     55.52%     55.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3017839      3.91%     59.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2449308      3.18%     62.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5911556      7.67%     70.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1595464      2.07%     72.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2051490      2.66%     75.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1494256      1.94%     76.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          834194      1.08%     78.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16939370     21.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77093085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.353684                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.962083                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29503195                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6082791                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         32979161                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       223726                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8304207                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4786442                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        38667                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     186407214                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        77008                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8304207                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31657057                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1322537                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1570796                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30997651                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3240832                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     179862052                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        29735                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1344364                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1006107                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1660                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    251870009                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    839652237                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    839652237                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154340423                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        97529582                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37019                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20929                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8884898                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16770929                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8539207                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       133514                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2642665                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         170063350                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35674                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135077642                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       264871                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58747489                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    179493154                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5778                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77093085                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.752137                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.886653                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27031828     35.06%     35.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16554018     21.47%     56.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10758376     13.96%     70.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8004961     10.38%     80.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6895905      8.94%     89.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3559170      4.62%     94.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3062475      3.97%     98.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       573147      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       653205      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77093085                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         791083     71.11%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        160658     14.44%     85.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       160709     14.45%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112541989     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1922914      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14948      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13411724      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7186067      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135077642                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.699434                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1112456                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008236                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    348625696                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    228847102                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131642215                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136190098                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       509011                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6614450                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2626                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          591                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2187685                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8304207                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         540810                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        73717                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    170099025                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       424884                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16770929                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8539207                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20726                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         65889                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          591                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1144414                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1079934                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2224348                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    132941960                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12585881                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2135682                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19585198                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18755010                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6999317                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.672565                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131730121                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131642215                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85798257                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242181311                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.656212                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354273                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     90415738                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    111037471                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59062317                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29896                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1921945                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68788877                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.614178                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.137661                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26997216     39.25%     39.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18948969     27.55%     66.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7711210     11.21%     78.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4335623      6.30%     84.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3535958      5.14%     89.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1432921      2.08%     91.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1703981      2.48%     94.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       857102      1.25%     95.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3265897      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68788877                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     90415738                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     111037471                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16508001                       # Number of memory references committed
system.switch_cpus1.commit.loads             10156479                       # Number of loads committed
system.switch_cpus1.commit.membars              14948                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15953775                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        100048584                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2260275                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3265897                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           235622768                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          348509212                       # The number of ROB writes
system.switch_cpus1.timesIdled                  41359                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2390818                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           90415738                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            111037471                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     90415738                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.879094                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.879094                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.137535                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.137535                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       598054820                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      181965862                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      172044045                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29896                       # number of misc regfile writes
system.l20.replacements                         14440                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          213191                       # Total number of references to valid blocks.
system.l20.sampled_refs                         22632                       # Sample count of references to valid blocks.
system.l20.avg_refs                          9.419892                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          185.673705                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     6.970730                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5148.006031                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2851.349534                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.022665                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000851                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.628419                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.348065                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35086                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35086                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9347                       # number of Writeback hits
system.l20.Writeback_hits::total                 9347                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35086                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35086                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35086                       # number of overall hits
system.l20.overall_hits::total                  35086                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        14424                       # number of ReadReq misses
system.l20.ReadReq_misses::total                14440                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        14424                       # number of demand (read+write) misses
system.l20.demand_misses::total                 14440                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        14424                       # number of overall misses
system.l20.overall_misses::total                14440                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2177172                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1436420866                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1438598038                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2177172                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1436420866                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1438598038                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2177172                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1436420866                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1438598038                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49510                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49526                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9347                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9347                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49510                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49526                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49510                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49526                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.291335                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.291564                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.291335                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.291564                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.291335                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.291564                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 136073.250000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 99585.473239                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 99625.902909                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 136073.250000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 99585.473239                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 99625.902909                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 136073.250000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 99585.473239                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 99625.902909                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2283                       # number of writebacks
system.l20.writebacks::total                     2283                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        14424                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           14440                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        14424                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            14440                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        14424                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           14440                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2056633                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1328126547                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1330183180                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2056633                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1328126547                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1330183180                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2056633                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1328126547                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1330183180                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.291335                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.291564                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.291335                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.291564                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.291335                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.291564                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 128539.562500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92077.547629                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 92117.948753                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 128539.562500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 92077.547629                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 92117.948753                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 128539.562500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 92077.547629                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 92117.948753                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         18049                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          758751                       # Total number of references to valid blocks.
system.l21.sampled_refs                         26241                       # Sample count of references to valid blocks.
system.l21.avg_refs                         28.914714                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          201.881355                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.409049                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3316.499225                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4665.210371                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024644                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001026                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.404846                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.569484                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        47716                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  47716                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           17743                       # number of Writeback hits
system.l21.Writeback_hits::total                17743                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        47716                       # number of demand (read+write) hits
system.l21.demand_hits::total                   47716                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        47716                       # number of overall hits
system.l21.overall_hits::total                  47716                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        18036                       # number of ReadReq misses
system.l21.ReadReq_misses::total                18049                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        18036                       # number of demand (read+write) misses
system.l21.demand_misses::total                 18049                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        18036                       # number of overall misses
system.l21.overall_misses::total                18049                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1668906                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1871848061                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1873516967                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1668906                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1871848061                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1873516967                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1668906                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1871848061                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1873516967                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        65752                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              65765                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        17743                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            17743                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        65752                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               65765                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        65752                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              65765                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.274303                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.274447                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.274303                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.274447                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.274303                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.274447                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 128377.384615                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 103783.990963                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 103801.704637                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 128377.384615                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 103783.990963                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 103801.704637                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 128377.384615                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 103783.990963                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 103801.704637                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3130                       # number of writebacks
system.l21.writebacks::total                     3130                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        18036                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           18049                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        18036                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            18049                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        18036                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           18049                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1570527                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1733232834                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1734803361                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1570527                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1733232834                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1734803361                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1570527                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1733232834                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1734803361                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.274303                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.274447                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.274303                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.274447                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.274303                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.274447                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 120809.769231                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 96098.515968                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 96116.314533                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 120809.769231                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 96098.515968                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 96116.314533                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 120809.769231                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 96098.515968                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 96116.314533                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.599613                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016576668                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872148.559853                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.599613                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024999                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869551                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16544554                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16544554                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16544554                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16544554                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16544554                       # number of overall hits
system.cpu0.icache.overall_hits::total       16544554                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           20                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           20                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           20                       # number of overall misses
system.cpu0.icache.overall_misses::total           20                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2935192                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2935192                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2935192                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2935192                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2935192                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2935192                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16544574                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16544574                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16544574                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16544574                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16544574                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16544574                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 146759.600000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 146759.600000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 146759.600000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 146759.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 146759.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 146759.600000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2193449                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2193449                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2193449                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2193449                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2193449                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2193449                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 137090.562500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 137090.562500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 137090.562500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 137090.562500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 137090.562500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 137090.562500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49510                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246441497                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49766                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4952.005325                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.108479                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.891521                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.824642                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.175358                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20658727                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20658727                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9940                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9940                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24992219                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24992219                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24992219                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24992219                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       158772                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       158772                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       158772                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        158772                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       158772                       # number of overall misses
system.cpu0.dcache.overall_misses::total       158772                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10288425444                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10288425444                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10288425444                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10288425444                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10288425444                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10288425444                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20817499                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20817499                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25150991                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25150991                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25150991                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25150991                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007627                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007627                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006313                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006313                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006313                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006313                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 64799.999017                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 64799.999017                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 64799.999017                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 64799.999017                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 64799.999017                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 64799.999017                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9347                       # number of writebacks
system.cpu0.dcache.writebacks::total             9347                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       109262                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       109262                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       109262                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       109262                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       109262                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       109262                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49510                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49510                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49510                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49510                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49510                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49510                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1694523449                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1694523449                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1694523449                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1694523449                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1694523449                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1694523449                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002378                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002378                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001969                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001969                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001969                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001969                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 34225.882630                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 34225.882630                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 34225.882630                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 34225.882630                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 34225.882630                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 34225.882630                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996863                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100771624                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219297.629032                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996863                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13798210                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13798210                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13798210                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13798210                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13798210                       # number of overall hits
system.cpu1.icache.overall_hits::total       13798210                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2273368                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2273368                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2273368                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2273368                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2273368                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2273368                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13798228                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13798228                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13798228                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13798228                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13798228                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13798228                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 126298.222222                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 126298.222222                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 126298.222222                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 126298.222222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 126298.222222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 126298.222222                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1692576                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1692576                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1692576                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1692576                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1692576                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1692576                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 130198.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 130198.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 130198.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 130198.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 130198.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 130198.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 65752                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               192115387                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 66008                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2910.486411                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.110125                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.889875                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898868                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101132                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9557809                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9557809                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6321626                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6321626                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20320                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20320                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14948                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14948                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15879435                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15879435                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15879435                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15879435                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       141187                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       141187                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       141187                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        141187                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       141187                       # number of overall misses
system.cpu1.dcache.overall_misses::total       141187                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6901439290                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6901439290                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6901439290                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6901439290                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6901439290                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6901439290                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9698996                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9698996                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6321626                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6321626                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20320                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20320                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14948                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14948                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16020622                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16020622                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16020622                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16020622                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014557                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014557                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008813                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008813                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008813                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008813                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 48881.549222                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 48881.549222                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 48881.549222                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 48881.549222                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 48881.549222                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 48881.549222                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17743                       # number of writebacks
system.cpu1.dcache.writebacks::total            17743                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        75435                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        75435                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        75435                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        75435                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        75435                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        75435                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        65752                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65752                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        65752                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        65752                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        65752                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        65752                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2253209363                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2253209363                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2253209363                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2253209363                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2253209363                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2253209363                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004104                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004104                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004104                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004104                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 34268.301542                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 34268.301542                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 34268.301542                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 34268.301542                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 34268.301542                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 34268.301542                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
