ARM GAS  /tmp/ccQvLhwZ.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32l0xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.syntax unified
  19              		.code	16
  20              		.thumb_func
  21              		.fpu softvfp
  23              	HAL_MspInit:
  24              	.LFB35:
  25              		.file 1 "Src/stm32l0xx_hal_msp.c"
   1:Src/stm32l0xx_hal_msp.c **** /**
   2:Src/stm32l0xx_hal_msp.c ****   ******************************************************************************
   3:Src/stm32l0xx_hal_msp.c ****   * File Name          : stm32l0xx_hal_msp.c
   4:Src/stm32l0xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   5:Src/stm32l0xx_hal_msp.c ****   *                      and de-Initialization codes.
   6:Src/stm32l0xx_hal_msp.c ****   ******************************************************************************
   7:Src/stm32l0xx_hal_msp.c ****   ** This notice applies to any and all portions of this file
   8:Src/stm32l0xx_hal_msp.c ****   * that are not between comment pairs USER CODE BEGIN and
   9:Src/stm32l0xx_hal_msp.c ****   * USER CODE END. Other portions of this file, whether 
  10:Src/stm32l0xx_hal_msp.c ****   * inserted by the user or by software development tools
  11:Src/stm32l0xx_hal_msp.c ****   * are owned by their respective copyright owners.
  12:Src/stm32l0xx_hal_msp.c ****   *
  13:Src/stm32l0xx_hal_msp.c ****   * COPYRIGHT(c) 2018 STMicroelectronics
  14:Src/stm32l0xx_hal_msp.c ****   *
  15:Src/stm32l0xx_hal_msp.c ****   * Redistribution and use in source and binary forms, with or without modification,
  16:Src/stm32l0xx_hal_msp.c ****   * are permitted provided that the following conditions are met:
  17:Src/stm32l0xx_hal_msp.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  18:Src/stm32l0xx_hal_msp.c ****   *      this list of conditions and the following disclaimer.
  19:Src/stm32l0xx_hal_msp.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  20:Src/stm32l0xx_hal_msp.c ****   *      this list of conditions and the following disclaimer in the documentation
  21:Src/stm32l0xx_hal_msp.c ****   *      and/or other materials provided with the distribution.
  22:Src/stm32l0xx_hal_msp.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  23:Src/stm32l0xx_hal_msp.c ****   *      may be used to endorse or promote products derived from this software
  24:Src/stm32l0xx_hal_msp.c ****   *      without specific prior written permission.
  25:Src/stm32l0xx_hal_msp.c ****   *
  26:Src/stm32l0xx_hal_msp.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Src/stm32l0xx_hal_msp.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  28:Src/stm32l0xx_hal_msp.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  29:Src/stm32l0xx_hal_msp.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  30:Src/stm32l0xx_hal_msp.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  31:Src/stm32l0xx_hal_msp.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  32:Src/stm32l0xx_hal_msp.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  33:Src/stm32l0xx_hal_msp.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
ARM GAS  /tmp/ccQvLhwZ.s 			page 2


  34:Src/stm32l0xx_hal_msp.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  35:Src/stm32l0xx_hal_msp.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:Src/stm32l0xx_hal_msp.c ****   *
  37:Src/stm32l0xx_hal_msp.c ****   ******************************************************************************
  38:Src/stm32l0xx_hal_msp.c ****   */
  39:Src/stm32l0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  40:Src/stm32l0xx_hal_msp.c **** #include "stm32l0xx_hal.h"
  41:Src/stm32l0xx_hal_msp.c **** extern void _Error_Handler(char *, int);
  42:Src/stm32l0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  43:Src/stm32l0xx_hal_msp.c **** 
  44:Src/stm32l0xx_hal_msp.c **** /* USER CODE END 0 */
  45:Src/stm32l0xx_hal_msp.c **** /**
  46:Src/stm32l0xx_hal_msp.c ****   * Initializes the Global MSP.
  47:Src/stm32l0xx_hal_msp.c ****   */
  48:Src/stm32l0xx_hal_msp.c **** void HAL_MspInit(void)
  49:Src/stm32l0xx_hal_msp.c **** {
  26              		.loc 1 49 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 10B5     		push	{r4, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 4, -8
  34              		.cfi_offset 14, -4
  50:Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  51:Src/stm32l0xx_hal_msp.c **** 
  52:Src/stm32l0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  53:Src/stm32l0xx_hal_msp.c **** 
  54:Src/stm32l0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  35              		.loc 1 54 0
  36 0002 0E4B     		ldr	r3, .L2
  37 0004 5A6B     		ldr	r2, [r3, #52]
  38 0006 0121     		movs	r1, #1
  39 0008 0A43     		orrs	r2, r1
  40 000a 5A63     		str	r2, [r3, #52]
  55:Src/stm32l0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  41              		.loc 1 55 0
  42 000c 996B     		ldr	r1, [r3, #56]
  43 000e 8022     		movs	r2, #128
  44 0010 5205     		lsls	r2, r2, #21
  45 0012 0A43     		orrs	r2, r1
  46 0014 9A63     		str	r2, [r3, #56]
  56:Src/stm32l0xx_hal_msp.c **** 
  57:Src/stm32l0xx_hal_msp.c ****   /* System interrupt init*/
  58:Src/stm32l0xx_hal_msp.c ****   /* SVC_IRQn interrupt configuration */
  59:Src/stm32l0xx_hal_msp.c ****   HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
  47              		.loc 1 59 0
  48 0016 0022     		movs	r2, #0
  49 0018 0021     		movs	r1, #0
  50 001a 0520     		movs	r0, #5
  51 001c 4042     		rsbs	r0, r0, #0
  52 001e FFF7FEFF 		bl	HAL_NVIC_SetPriority
  53              	.LVL0:
  60:Src/stm32l0xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  61:Src/stm32l0xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
  54              		.loc 1 61 0
ARM GAS  /tmp/ccQvLhwZ.s 			page 3


  55 0022 0022     		movs	r2, #0
  56 0024 0021     		movs	r1, #0
  57 0026 0220     		movs	r0, #2
  58 0028 4042     		rsbs	r0, r0, #0
  59 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
  60              	.LVL1:
  62:Src/stm32l0xx_hal_msp.c ****   /* SysTick_IRQn interrupt configuration */
  63:Src/stm32l0xx_hal_msp.c ****   HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
  61              		.loc 1 63 0
  62 002e 0022     		movs	r2, #0
  63 0030 0021     		movs	r1, #0
  64 0032 0120     		movs	r0, #1
  65 0034 4042     		rsbs	r0, r0, #0
  66 0036 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  67              	.LVL2:
  64:Src/stm32l0xx_hal_msp.c **** 
  65:Src/stm32l0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  66:Src/stm32l0xx_hal_msp.c **** 
  67:Src/stm32l0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  68:Src/stm32l0xx_hal_msp.c **** }
  68              		.loc 1 68 0
  69              		@ sp needed
  70 003a 10BD     		pop	{r4, pc}
  71              	.L3:
  72              		.align	2
  73              	.L2:
  74 003c 00100240 		.word	1073876992
  75              		.cfi_endproc
  76              	.LFE35:
  78              		.text
  79              	.Letext0:
  80              		.file 2 "/usr/local/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/machine/_default_type
  81              		.file 3 "/usr/local/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/_stdint.h"
  82              		.file 4 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/system_stm32l0xx.h"
  83              		.file 5 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l011xx.h"
  84              		.file 6 "/usr/local/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/lock.h"
  85              		.file 7 "/usr/local/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/_types.h"
  86              		.file 8 "/usr/local/gcc-arm-none-eabi-6-2017-q2-update/lib/gcc/arm-none-eabi/6.3.1/include/stddef.
  87              		.file 9 "/usr/local/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/reent.h"
  88              		.file 10 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_cortex.h"
ARM GAS  /tmp/ccQvLhwZ.s 			page 4


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l0xx_hal_msp.c
     /tmp/ccQvLhwZ.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccQvLhwZ.s:23     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccQvLhwZ.s:74     .text.HAL_MspInit:000000000000003c $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
