Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri Feb 16 18:12:44 2018
| Host         : excession.phy.bris.ac.uk running 64-bit Scientific Linux release 6.9 (Carbon)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a35tcsg324-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 24
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 12         |
| TIMING-9  | Warning  | Unknown CDC Logic                               | 1          |
| TIMING-18 | Warning  | Missing input or output delay                   | 4          |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects     | 2          |
| XDCH-2    | Warning  | Same min and max delay values on IO port        | 5          |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDCE cell infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/sync_axi_rx_rstn_rx_clk/async_rst4_reg in site SLICE_X2Y28 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/sync_axi_rx_rstn_rx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDCE cell infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/sync_glbl_rstn_rx_clk/async_rst4_reg in site SLICE_X1Y30 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/sync_glbl_rstn_rx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDCE cell infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/sync_glbl_rstn_tx_clk/async_rst4_reg in site SLICE_X1Y36 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/sync_glbl_rstn_tx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDCE cell infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/sync_tx_axi_rstn_tx_clk/async_rst4_reg in site SLICE_X0Y35 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/sync_tx_axi_rstn_tx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDPE cell infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4_reg in site SLICE_X3Y28 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDPE cell infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4_reg in site SLICE_X2Y37 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/sync_axi_rx_rstn_rx_clk/sync_rst0_reg in site SLICE_X2Y29 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/sync_axi_rx_rstn_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/sync_glbl_rstn_rx_clk/sync_rst0_reg in site SLICE_X1Y31 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/sync_glbl_rstn_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/sync_glbl_rstn_tx_clk/sync_rst0_reg in site SLICE_X1Y37 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/sync_glbl_rstn_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst0_reg in site SLICE_X3Y29 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst0_reg in site SLICE_X2Y38 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/sync_tx_axi_rstn_tx_clk/sync_rst0_reg in site SLICE_X0Y36 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell infra/eth/emac0/inst/temac_gbe_v9_0_rgmii_core/sync_tx_axi_rstn_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on cfg[0] relative to clock(s) infra/eth/emac0/inst_rgmii_rx_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on cfg[1] relative to clock(s) infra/eth/emac0/inst_rgmii_rx_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on cfg[2] relative to clock(s) infra/eth/emac0/inst_rgmii_rx_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on cfg[3] relative to clock(s) infra/eth/emac0/inst_rgmii_rx_clk
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {NAME =~ */async_rst*/CLR}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '6' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii.xdc (Line: 75)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {NAME =~ */async_rst*/PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '5' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/work/SFPFanout.srcs/sources_1/ip/temac_gbe_v9_0_rgmii/synth/temac_gbe_v9_0_rgmii.xdc (Line: 74)
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'leds[0]' relative to clock sysclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sysclk] 0.000 [get_ports {leds[*]} -filter {direction != in}]
/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/constraints/enclustra_ax3_pm3.tcl (Line: 59)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'leds[1]' relative to clock sysclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sysclk] 0.000 [get_ports {leds[*]} -filter {direction != in}]
/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/constraints/enclustra_ax3_pm3.tcl (Line: 59)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'leds[2]' relative to clock sysclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sysclk] 0.000 [get_ports {leds[*]} -filter {direction != in}]
/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/constraints/enclustra_ax3_pm3.tcl (Line: 59)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'leds[3]' relative to clock sysclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sysclk] 0.000 [get_ports {leds[*]} -filter {direction != in}]
/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/constraints/enclustra_ax3_pm3.tcl (Line: 59)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'phy_rstn' relative to clock sysclk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks sysclk] 0.000 [get_ports phy_rstn -filter {direction != in}]
/users/phpgb/workspace/myFirmware/DUNE/SFP_Fanout_pc059/constraints/enclustra_ax3_pm3.tcl (Line: 76)
Related violations: <none>


