// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _selu_float_float_relu2_config_struct_s_HH_
#define _selu_float_float_relu2_config_struct_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "p_hls_fptosi_float_i32.h"
#include "jedi_fmul_32ns_32ns_32_3_max_dsp_1.h"
#include "jedi_fcmp_32ns_32ns_1_2_1.h"
#include "selu_float_float_relu2_config_struct_s_selu_table3.h"

namespace ap_rtl {

struct selu_float_float_relu2_config_struct_s : public sc_module {
    // Port declarations 26
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > data_0_read;
    sc_in< sc_lv<32> > data_1_read;
    sc_in< sc_lv<32> > data_2_read;
    sc_in< sc_lv<32> > data_3_read;
    sc_in< sc_lv<32> > data_4_read;
    sc_in< sc_lv<32> > data_5_read;
    sc_in< sc_lv<32> > data_6_read;
    sc_in< sc_lv<32> > data_7_read;
    sc_in< sc_lv<32> > data_8_read;
    sc_in< sc_lv<32> > data_9_read;
    sc_out< sc_lv<32> > ap_return_0;
    sc_out< sc_lv<32> > ap_return_1;
    sc_out< sc_lv<32> > ap_return_2;
    sc_out< sc_lv<32> > ap_return_3;
    sc_out< sc_lv<32> > ap_return_4;
    sc_out< sc_lv<32> > ap_return_5;
    sc_out< sc_lv<32> > ap_return_6;
    sc_out< sc_lv<32> > ap_return_7;
    sc_out< sc_lv<32> > ap_return_8;
    sc_out< sc_lv<32> > ap_return_9;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const3;


    // Module declarations
    selu_float_float_relu2_config_struct_s(sc_module_name name);
    SC_HAS_PROCESS(selu_float_float_relu2_config_struct_s);

    ~selu_float_float_relu2_config_struct_s();

    sc_trace_file* mVcdFile;

    selu_float_float_relu2_config_struct_s_selu_table3* selu_table3_U;
    p_hls_fptosi_float_i32* index_p_hls_fptosi_float_i32_fu_355;
    p_hls_fptosi_float_i32* index_1_p_hls_fptosi_float_i32_fu_360;
    p_hls_fptosi_float_i32* index_2_p_hls_fptosi_float_i32_fu_365;
    p_hls_fptosi_float_i32* index_3_p_hls_fptosi_float_i32_fu_370;
    p_hls_fptosi_float_i32* index_4_p_hls_fptosi_float_i32_fu_375;
    p_hls_fptosi_float_i32* index_5_p_hls_fptosi_float_i32_fu_380;
    p_hls_fptosi_float_i32* index_6_p_hls_fptosi_float_i32_fu_385;
    p_hls_fptosi_float_i32* index_7_p_hls_fptosi_float_i32_fu_390;
    p_hls_fptosi_float_i32* index_8_p_hls_fptosi_float_i32_fu_395;
    p_hls_fptosi_float_i32* index_9_p_hls_fptosi_float_i32_fu_400;
    jedi_fmul_32ns_32ns_32_3_max_dsp_1<1,3,32,32,32>* jedi_fmul_32ns_32ns_32_3_max_dsp_1_U602;
    jedi_fmul_32ns_32ns_32_3_max_dsp_1<1,3,32,32,32>* jedi_fmul_32ns_32ns_32_3_max_dsp_1_U603;
    jedi_fmul_32ns_32ns_32_3_max_dsp_1<1,3,32,32,32>* jedi_fmul_32ns_32ns_32_3_max_dsp_1_U604;
    jedi_fmul_32ns_32ns_32_3_max_dsp_1<1,3,32,32,32>* jedi_fmul_32ns_32ns_32_3_max_dsp_1_U605;
    jedi_fmul_32ns_32ns_32_3_max_dsp_1<1,3,32,32,32>* jedi_fmul_32ns_32ns_32_3_max_dsp_1_U606;
    jedi_fmul_32ns_32ns_32_3_max_dsp_1<1,3,32,32,32>* jedi_fmul_32ns_32ns_32_3_max_dsp_1_U607;
    jedi_fmul_32ns_32ns_32_3_max_dsp_1<1,3,32,32,32>* jedi_fmul_32ns_32ns_32_3_max_dsp_1_U608;
    jedi_fmul_32ns_32ns_32_3_max_dsp_1<1,3,32,32,32>* jedi_fmul_32ns_32ns_32_3_max_dsp_1_U609;
    jedi_fmul_32ns_32ns_32_3_max_dsp_1<1,3,32,32,32>* jedi_fmul_32ns_32ns_32_3_max_dsp_1_U610;
    jedi_fmul_32ns_32ns_32_3_max_dsp_1<1,3,32,32,32>* jedi_fmul_32ns_32ns_32_3_max_dsp_1_U611;
    jedi_fmul_32ns_32ns_32_3_max_dsp_1<1,3,32,32,32>* jedi_fmul_32ns_32ns_32_3_max_dsp_1_U612;
    jedi_fmul_32ns_32ns_32_3_max_dsp_1<1,3,32,32,32>* jedi_fmul_32ns_32ns_32_3_max_dsp_1_U613;
    jedi_fmul_32ns_32ns_32_3_max_dsp_1<1,3,32,32,32>* jedi_fmul_32ns_32ns_32_3_max_dsp_1_U614;
    jedi_fmul_32ns_32ns_32_3_max_dsp_1<1,3,32,32,32>* jedi_fmul_32ns_32ns_32_3_max_dsp_1_U615;
    jedi_fmul_32ns_32ns_32_3_max_dsp_1<1,3,32,32,32>* jedi_fmul_32ns_32ns_32_3_max_dsp_1_U616;
    jedi_fmul_32ns_32ns_32_3_max_dsp_1<1,3,32,32,32>* jedi_fmul_32ns_32ns_32_3_max_dsp_1_U617;
    jedi_fmul_32ns_32ns_32_3_max_dsp_1<1,3,32,32,32>* jedi_fmul_32ns_32ns_32_3_max_dsp_1_U618;
    jedi_fmul_32ns_32ns_32_3_max_dsp_1<1,3,32,32,32>* jedi_fmul_32ns_32ns_32_3_max_dsp_1_U619;
    jedi_fmul_32ns_32ns_32_3_max_dsp_1<1,3,32,32,32>* jedi_fmul_32ns_32ns_32_3_max_dsp_1_U620;
    jedi_fmul_32ns_32ns_32_3_max_dsp_1<1,3,32,32,32>* jedi_fmul_32ns_32ns_32_3_max_dsp_1_U621;
    jedi_fcmp_32ns_32ns_1_2_1<1,2,32,32,1>* jedi_fcmp_32ns_32ns_1_2_1_U622;
    jedi_fcmp_32ns_32ns_1_2_1<1,2,32,32,1>* jedi_fcmp_32ns_32ns_1_2_1_U623;
    jedi_fcmp_32ns_32ns_1_2_1<1,2,32,32,1>* jedi_fcmp_32ns_32ns_1_2_1_U624;
    jedi_fcmp_32ns_32ns_1_2_1<1,2,32,32,1>* jedi_fcmp_32ns_32ns_1_2_1_U625;
    jedi_fcmp_32ns_32ns_1_2_1<1,2,32,32,1>* jedi_fcmp_32ns_32ns_1_2_1_U626;
    jedi_fcmp_32ns_32ns_1_2_1<1,2,32,32,1>* jedi_fcmp_32ns_32ns_1_2_1_U627;
    jedi_fcmp_32ns_32ns_1_2_1<1,2,32,32,1>* jedi_fcmp_32ns_32ns_1_2_1_U628;
    jedi_fcmp_32ns_32ns_1_2_1<1,2,32,32,1>* jedi_fcmp_32ns_32ns_1_2_1_U629;
    jedi_fcmp_32ns_32ns_1_2_1<1,2,32,32,1>* jedi_fcmp_32ns_32ns_1_2_1_U630;
    jedi_fcmp_32ns_32ns_1_2_1<1,2,32,32,1>* jedi_fcmp_32ns_32ns_1_2_1_U631;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<10> > selu_table3_address0;
    sc_signal< sc_logic > selu_table3_ce0;
    sc_signal< sc_lv<32> > selu_table3_q0;
    sc_signal< sc_lv<10> > selu_table3_address1;
    sc_signal< sc_logic > selu_table3_ce1;
    sc_signal< sc_lv<32> > selu_table3_q1;
    sc_signal< sc_lv<10> > selu_table3_address2;
    sc_signal< sc_logic > selu_table3_ce2;
    sc_signal< sc_lv<32> > selu_table3_q2;
    sc_signal< sc_lv<10> > selu_table3_address3;
    sc_signal< sc_logic > selu_table3_ce3;
    sc_signal< sc_lv<32> > selu_table3_q3;
    sc_signal< sc_lv<10> > selu_table3_address4;
    sc_signal< sc_logic > selu_table3_ce4;
    sc_signal< sc_lv<32> > selu_table3_q4;
    sc_signal< sc_lv<10> > selu_table3_address5;
    sc_signal< sc_logic > selu_table3_ce5;
    sc_signal< sc_lv<32> > selu_table3_q5;
    sc_signal< sc_lv<10> > selu_table3_address6;
    sc_signal< sc_logic > selu_table3_ce6;
    sc_signal< sc_lv<32> > selu_table3_q6;
    sc_signal< sc_lv<10> > selu_table3_address7;
    sc_signal< sc_logic > selu_table3_ce7;
    sc_signal< sc_lv<32> > selu_table3_q7;
    sc_signal< sc_lv<10> > selu_table3_address8;
    sc_signal< sc_logic > selu_table3_ce8;
    sc_signal< sc_lv<32> > selu_table3_q8;
    sc_signal< sc_lv<10> > selu_table3_address9;
    sc_signal< sc_logic > selu_table3_ce9;
    sc_signal< sc_lv<32> > selu_table3_q9;
    sc_signal< sc_lv<32> > grp_fu_405_p2;
    sc_signal< sc_lv<32> > reg_575;
    sc_signal< sc_lv<1> > and_ln776_reg_1495;
    sc_signal< sc_lv<1> > and_ln776_reg_1495_pp0_iter2_reg;
    sc_signal< sc_lv<32> > reg_575_pp0_iter4_reg;
    sc_signal< sc_lv<32> > reg_575_pp0_iter5_reg;
    sc_signal< sc_lv<32> > reg_575_pp0_iter6_reg;
    sc_signal< sc_lv<32> > reg_575_pp0_iter7_reg;
    sc_signal< sc_lv<32> > grp_fu_411_p2;
    sc_signal< sc_lv<32> > reg_581;
    sc_signal< sc_lv<1> > and_ln776_8_reg_1499;
    sc_signal< sc_lv<1> > and_ln776_8_reg_1499_pp0_iter2_reg;
    sc_signal< sc_lv<32> > reg_581_pp0_iter4_reg;
    sc_signal< sc_lv<32> > reg_581_pp0_iter5_reg;
    sc_signal< sc_lv<32> > reg_581_pp0_iter6_reg;
    sc_signal< sc_lv<32> > reg_581_pp0_iter7_reg;
    sc_signal< sc_lv<32> > grp_fu_417_p2;
    sc_signal< sc_lv<32> > reg_587;
    sc_signal< sc_lv<1> > and_ln776_9_reg_1503;
    sc_signal< sc_lv<1> > and_ln776_9_reg_1503_pp0_iter2_reg;
    sc_signal< sc_lv<32> > reg_587_pp0_iter4_reg;
    sc_signal< sc_lv<32> > reg_587_pp0_iter5_reg;
    sc_signal< sc_lv<32> > reg_587_pp0_iter6_reg;
    sc_signal< sc_lv<32> > reg_587_pp0_iter7_reg;
    sc_signal< sc_lv<32> > grp_fu_423_p2;
    sc_signal< sc_lv<32> > reg_593;
    sc_signal< sc_lv<1> > and_ln776_10_reg_1507;
    sc_signal< sc_lv<1> > and_ln776_10_reg_1507_pp0_iter2_reg;
    sc_signal< sc_lv<32> > reg_593_pp0_iter4_reg;
    sc_signal< sc_lv<32> > reg_593_pp0_iter5_reg;
    sc_signal< sc_lv<32> > reg_593_pp0_iter6_reg;
    sc_signal< sc_lv<32> > reg_593_pp0_iter7_reg;
    sc_signal< sc_lv<32> > grp_fu_429_p2;
    sc_signal< sc_lv<32> > reg_599;
    sc_signal< sc_lv<1> > and_ln776_11_reg_1511;
    sc_signal< sc_lv<1> > and_ln776_11_reg_1511_pp0_iter2_reg;
    sc_signal< sc_lv<32> > reg_599_pp0_iter4_reg;
    sc_signal< sc_lv<32> > reg_599_pp0_iter5_reg;
    sc_signal< sc_lv<32> > reg_599_pp0_iter6_reg;
    sc_signal< sc_lv<32> > reg_599_pp0_iter7_reg;
    sc_signal< sc_lv<32> > grp_fu_435_p2;
    sc_signal< sc_lv<32> > reg_605;
    sc_signal< sc_lv<1> > and_ln776_12_reg_1515;
    sc_signal< sc_lv<1> > and_ln776_12_reg_1515_pp0_iter2_reg;
    sc_signal< sc_lv<32> > reg_605_pp0_iter4_reg;
    sc_signal< sc_lv<32> > reg_605_pp0_iter5_reg;
    sc_signal< sc_lv<32> > reg_605_pp0_iter6_reg;
    sc_signal< sc_lv<32> > reg_605_pp0_iter7_reg;
    sc_signal< sc_lv<32> > grp_fu_441_p2;
    sc_signal< sc_lv<32> > reg_611;
    sc_signal< sc_lv<1> > and_ln776_13_reg_1519;
    sc_signal< sc_lv<1> > and_ln776_13_reg_1519_pp0_iter2_reg;
    sc_signal< sc_lv<32> > reg_611_pp0_iter4_reg;
    sc_signal< sc_lv<32> > reg_611_pp0_iter5_reg;
    sc_signal< sc_lv<32> > reg_611_pp0_iter6_reg;
    sc_signal< sc_lv<32> > reg_611_pp0_iter7_reg;
    sc_signal< sc_lv<32> > grp_fu_447_p2;
    sc_signal< sc_lv<32> > reg_617;
    sc_signal< sc_lv<1> > and_ln776_14_reg_1523;
    sc_signal< sc_lv<1> > and_ln776_14_reg_1523_pp0_iter2_reg;
    sc_signal< sc_lv<32> > reg_617_pp0_iter4_reg;
    sc_signal< sc_lv<32> > reg_617_pp0_iter5_reg;
    sc_signal< sc_lv<32> > reg_617_pp0_iter6_reg;
    sc_signal< sc_lv<32> > reg_617_pp0_iter7_reg;
    sc_signal< sc_lv<32> > grp_fu_453_p2;
    sc_signal< sc_lv<32> > reg_623;
    sc_signal< sc_lv<1> > and_ln776_15_reg_1527;
    sc_signal< sc_lv<1> > and_ln776_15_reg_1527_pp0_iter2_reg;
    sc_signal< sc_lv<32> > reg_623_pp0_iter4_reg;
    sc_signal< sc_lv<32> > reg_623_pp0_iter5_reg;
    sc_signal< sc_lv<32> > reg_623_pp0_iter6_reg;
    sc_signal< sc_lv<32> > reg_623_pp0_iter7_reg;
    sc_signal< sc_lv<32> > grp_fu_459_p2;
    sc_signal< sc_lv<32> > reg_629;
    sc_signal< sc_lv<1> > and_ln776_16_reg_1531;
    sc_signal< sc_lv<1> > and_ln776_16_reg_1531_pp0_iter2_reg;
    sc_signal< sc_lv<32> > reg_629_pp0_iter4_reg;
    sc_signal< sc_lv<32> > reg_629_pp0_iter5_reg;
    sc_signal< sc_lv<32> > reg_629_pp0_iter6_reg;
    sc_signal< sc_lv<32> > reg_629_pp0_iter7_reg;
    sc_signal< sc_lv<32> > data_9_read_1_reg_1425;
    sc_signal< sc_lv<32> > data_8_read_1_reg_1432;
    sc_signal< sc_lv<32> > data_7_read_2_reg_1439;
    sc_signal< sc_lv<32> > data_6_read_2_reg_1446;
    sc_signal< sc_lv<32> > data_5_read_2_reg_1453;
    sc_signal< sc_lv<32> > data_4_read_2_reg_1460;
    sc_signal< sc_lv<32> > data_3_read_2_reg_1467;
    sc_signal< sc_lv<32> > data_2_read_2_reg_1474;
    sc_signal< sc_lv<32> > data_1_read_2_reg_1481;
    sc_signal< sc_lv<32> > data_0_read_2_reg_1488;
    sc_signal< sc_lv<1> > and_ln776_fu_670_p2;
    sc_signal< sc_lv<1> > and_ln776_reg_1495_pp0_iter3_reg;
    sc_signal< sc_lv<1> > and_ln776_reg_1495_pp0_iter4_reg;
    sc_signal< sc_lv<1> > and_ln776_reg_1495_pp0_iter5_reg;
    sc_signal< sc_lv<1> > and_ln776_reg_1495_pp0_iter6_reg;
    sc_signal< sc_lv<1> > and_ln776_reg_1495_pp0_iter7_reg;
    sc_signal< sc_lv<1> > and_ln776_reg_1495_pp0_iter8_reg;
    sc_signal< sc_lv<1> > and_ln776_8_fu_711_p2;
    sc_signal< sc_lv<1> > and_ln776_8_reg_1499_pp0_iter3_reg;
    sc_signal< sc_lv<1> > and_ln776_8_reg_1499_pp0_iter4_reg;
    sc_signal< sc_lv<1> > and_ln776_8_reg_1499_pp0_iter5_reg;
    sc_signal< sc_lv<1> > and_ln776_8_reg_1499_pp0_iter6_reg;
    sc_signal< sc_lv<1> > and_ln776_8_reg_1499_pp0_iter7_reg;
    sc_signal< sc_lv<1> > and_ln776_8_reg_1499_pp0_iter8_reg;
    sc_signal< sc_lv<1> > and_ln776_9_fu_752_p2;
    sc_signal< sc_lv<1> > and_ln776_9_reg_1503_pp0_iter3_reg;
    sc_signal< sc_lv<1> > and_ln776_9_reg_1503_pp0_iter4_reg;
    sc_signal< sc_lv<1> > and_ln776_9_reg_1503_pp0_iter5_reg;
    sc_signal< sc_lv<1> > and_ln776_9_reg_1503_pp0_iter6_reg;
    sc_signal< sc_lv<1> > and_ln776_9_reg_1503_pp0_iter7_reg;
    sc_signal< sc_lv<1> > and_ln776_9_reg_1503_pp0_iter8_reg;
    sc_signal< sc_lv<1> > and_ln776_10_fu_793_p2;
    sc_signal< sc_lv<1> > and_ln776_10_reg_1507_pp0_iter3_reg;
    sc_signal< sc_lv<1> > and_ln776_10_reg_1507_pp0_iter4_reg;
    sc_signal< sc_lv<1> > and_ln776_10_reg_1507_pp0_iter5_reg;
    sc_signal< sc_lv<1> > and_ln776_10_reg_1507_pp0_iter6_reg;
    sc_signal< sc_lv<1> > and_ln776_10_reg_1507_pp0_iter7_reg;
    sc_signal< sc_lv<1> > and_ln776_10_reg_1507_pp0_iter8_reg;
    sc_signal< sc_lv<1> > and_ln776_11_fu_834_p2;
    sc_signal< sc_lv<1> > and_ln776_11_reg_1511_pp0_iter3_reg;
    sc_signal< sc_lv<1> > and_ln776_11_reg_1511_pp0_iter4_reg;
    sc_signal< sc_lv<1> > and_ln776_11_reg_1511_pp0_iter5_reg;
    sc_signal< sc_lv<1> > and_ln776_11_reg_1511_pp0_iter6_reg;
    sc_signal< sc_lv<1> > and_ln776_11_reg_1511_pp0_iter7_reg;
    sc_signal< sc_lv<1> > and_ln776_11_reg_1511_pp0_iter8_reg;
    sc_signal< sc_lv<1> > and_ln776_12_fu_875_p2;
    sc_signal< sc_lv<1> > and_ln776_12_reg_1515_pp0_iter3_reg;
    sc_signal< sc_lv<1> > and_ln776_12_reg_1515_pp0_iter4_reg;
    sc_signal< sc_lv<1> > and_ln776_12_reg_1515_pp0_iter5_reg;
    sc_signal< sc_lv<1> > and_ln776_12_reg_1515_pp0_iter6_reg;
    sc_signal< sc_lv<1> > and_ln776_12_reg_1515_pp0_iter7_reg;
    sc_signal< sc_lv<1> > and_ln776_12_reg_1515_pp0_iter8_reg;
    sc_signal< sc_lv<1> > and_ln776_13_fu_916_p2;
    sc_signal< sc_lv<1> > and_ln776_13_reg_1519_pp0_iter3_reg;
    sc_signal< sc_lv<1> > and_ln776_13_reg_1519_pp0_iter4_reg;
    sc_signal< sc_lv<1> > and_ln776_13_reg_1519_pp0_iter5_reg;
    sc_signal< sc_lv<1> > and_ln776_13_reg_1519_pp0_iter6_reg;
    sc_signal< sc_lv<1> > and_ln776_13_reg_1519_pp0_iter7_reg;
    sc_signal< sc_lv<1> > and_ln776_13_reg_1519_pp0_iter8_reg;
    sc_signal< sc_lv<1> > and_ln776_14_fu_957_p2;
    sc_signal< sc_lv<1> > and_ln776_14_reg_1523_pp0_iter3_reg;
    sc_signal< sc_lv<1> > and_ln776_14_reg_1523_pp0_iter4_reg;
    sc_signal< sc_lv<1> > and_ln776_14_reg_1523_pp0_iter5_reg;
    sc_signal< sc_lv<1> > and_ln776_14_reg_1523_pp0_iter6_reg;
    sc_signal< sc_lv<1> > and_ln776_14_reg_1523_pp0_iter7_reg;
    sc_signal< sc_lv<1> > and_ln776_14_reg_1523_pp0_iter8_reg;
    sc_signal< sc_lv<1> > and_ln776_15_fu_998_p2;
    sc_signal< sc_lv<1> > and_ln776_15_reg_1527_pp0_iter3_reg;
    sc_signal< sc_lv<1> > and_ln776_15_reg_1527_pp0_iter4_reg;
    sc_signal< sc_lv<1> > and_ln776_15_reg_1527_pp0_iter5_reg;
    sc_signal< sc_lv<1> > and_ln776_15_reg_1527_pp0_iter6_reg;
    sc_signal< sc_lv<1> > and_ln776_15_reg_1527_pp0_iter7_reg;
    sc_signal< sc_lv<1> > and_ln776_15_reg_1527_pp0_iter8_reg;
    sc_signal< sc_lv<1> > and_ln776_16_fu_1039_p2;
    sc_signal< sc_lv<1> > and_ln776_16_reg_1531_pp0_iter3_reg;
    sc_signal< sc_lv<1> > and_ln776_16_reg_1531_pp0_iter4_reg;
    sc_signal< sc_lv<1> > and_ln776_16_reg_1531_pp0_iter5_reg;
    sc_signal< sc_lv<1> > and_ln776_16_reg_1531_pp0_iter6_reg;
    sc_signal< sc_lv<1> > and_ln776_16_reg_1531_pp0_iter7_reg;
    sc_signal< sc_lv<1> > and_ln776_16_reg_1531_pp0_iter8_reg;
    sc_signal< sc_lv<32> > grp_fu_465_p2;
    sc_signal< sc_lv<32> > tmp_6_reg_1535;
    sc_signal< sc_lv<32> > grp_fu_470_p2;
    sc_signal< sc_lv<32> > tmp_6_1_reg_1540;
    sc_signal< sc_lv<32> > grp_fu_475_p2;
    sc_signal< sc_lv<32> > tmp_6_2_reg_1545;
    sc_signal< sc_lv<32> > grp_fu_480_p2;
    sc_signal< sc_lv<32> > tmp_6_3_reg_1550;
    sc_signal< sc_lv<32> > grp_fu_485_p2;
    sc_signal< sc_lv<32> > tmp_6_4_reg_1555;
    sc_signal< sc_lv<32> > grp_fu_490_p2;
    sc_signal< sc_lv<32> > tmp_6_5_reg_1560;
    sc_signal< sc_lv<32> > grp_fu_495_p2;
    sc_signal< sc_lv<32> > tmp_6_6_reg_1565;
    sc_signal< sc_lv<32> > grp_fu_500_p2;
    sc_signal< sc_lv<32> > tmp_6_7_reg_1570;
    sc_signal< sc_lv<32> > grp_fu_505_p2;
    sc_signal< sc_lv<32> > tmp_6_8_reg_1575;
    sc_signal< sc_lv<32> > grp_fu_510_p2;
    sc_signal< sc_lv<32> > tmp_6_9_reg_1580;
    sc_signal< sc_lv<10> > select_ln780_fu_1065_p3;
    sc_signal< sc_lv<10> > select_ln780_reg_1585;
    sc_signal< sc_lv<10> > select_ln780_1_fu_1093_p3;
    sc_signal< sc_lv<10> > select_ln780_1_reg_1590;
    sc_signal< sc_lv<10> > select_ln780_2_fu_1121_p3;
    sc_signal< sc_lv<10> > select_ln780_2_reg_1595;
    sc_signal< sc_lv<10> > select_ln780_3_fu_1149_p3;
    sc_signal< sc_lv<10> > select_ln780_3_reg_1600;
    sc_signal< sc_lv<10> > select_ln780_4_fu_1177_p3;
    sc_signal< sc_lv<10> > select_ln780_4_reg_1605;
    sc_signal< sc_lv<10> > select_ln780_5_fu_1205_p3;
    sc_signal< sc_lv<10> > select_ln780_5_reg_1610;
    sc_signal< sc_lv<10> > select_ln780_6_fu_1233_p3;
    sc_signal< sc_lv<10> > select_ln780_6_reg_1615;
    sc_signal< sc_lv<10> > select_ln780_7_fu_1261_p3;
    sc_signal< sc_lv<10> > select_ln780_7_reg_1620;
    sc_signal< sc_lv<10> > select_ln780_8_fu_1289_p3;
    sc_signal< sc_lv<10> > select_ln780_8_reg_1625;
    sc_signal< sc_lv<10> > select_ln780_9_fu_1317_p3;
    sc_signal< sc_lv<10> > select_ln780_9_reg_1630;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > index_p_hls_fptosi_float_i32_fu_355_ap_ready;
    sc_signal< sc_lv<32> > index_p_hls_fptosi_float_i32_fu_355_ap_return;
    sc_signal< sc_logic > index_1_p_hls_fptosi_float_i32_fu_360_ap_ready;
    sc_signal< sc_lv<32> > index_1_p_hls_fptosi_float_i32_fu_360_ap_return;
    sc_signal< sc_logic > index_2_p_hls_fptosi_float_i32_fu_365_ap_ready;
    sc_signal< sc_lv<32> > index_2_p_hls_fptosi_float_i32_fu_365_ap_return;
    sc_signal< sc_logic > index_3_p_hls_fptosi_float_i32_fu_370_ap_ready;
    sc_signal< sc_lv<32> > index_3_p_hls_fptosi_float_i32_fu_370_ap_return;
    sc_signal< sc_logic > index_4_p_hls_fptosi_float_i32_fu_375_ap_ready;
    sc_signal< sc_lv<32> > index_4_p_hls_fptosi_float_i32_fu_375_ap_return;
    sc_signal< sc_logic > index_5_p_hls_fptosi_float_i32_fu_380_ap_ready;
    sc_signal< sc_lv<32> > index_5_p_hls_fptosi_float_i32_fu_380_ap_return;
    sc_signal< sc_logic > index_6_p_hls_fptosi_float_i32_fu_385_ap_ready;
    sc_signal< sc_lv<32> > index_6_p_hls_fptosi_float_i32_fu_385_ap_return;
    sc_signal< sc_logic > index_7_p_hls_fptosi_float_i32_fu_390_ap_ready;
    sc_signal< sc_lv<32> > index_7_p_hls_fptosi_float_i32_fu_390_ap_return;
    sc_signal< sc_logic > index_8_p_hls_fptosi_float_i32_fu_395_ap_ready;
    sc_signal< sc_lv<32> > index_8_p_hls_fptosi_float_i32_fu_395_ap_return;
    sc_signal< sc_logic > index_9_p_hls_fptosi_float_i32_fu_400_ap_ready;
    sc_signal< sc_lv<32> > index_9_p_hls_fptosi_float_i32_fu_400_ap_return;
    sc_signal< sc_lv<32> > ap_phi_mux_res_0_write_assign_phi_fu_258_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter9_res_0_write_assign_reg_255;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_res_0_write_assign_reg_255;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_res_0_write_assign_reg_255;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_res_0_write_assign_reg_255;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter3_res_0_write_assign_reg_255;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter4_res_0_write_assign_reg_255;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter5_res_0_write_assign_reg_255;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter6_res_0_write_assign_reg_255;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter7_res_0_write_assign_reg_255;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter8_res_0_write_assign_reg_255;
    sc_signal< sc_lv<32> > ap_phi_mux_res_1_write_assign_phi_fu_268_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter9_res_1_write_assign_reg_265;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_res_1_write_assign_reg_265;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_res_1_write_assign_reg_265;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_res_1_write_assign_reg_265;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter3_res_1_write_assign_reg_265;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter4_res_1_write_assign_reg_265;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter5_res_1_write_assign_reg_265;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter6_res_1_write_assign_reg_265;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter7_res_1_write_assign_reg_265;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter8_res_1_write_assign_reg_265;
    sc_signal< sc_lv<32> > ap_phi_mux_res_2_write_assign_phi_fu_278_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter9_res_2_write_assign_reg_275;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_res_2_write_assign_reg_275;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_res_2_write_assign_reg_275;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_res_2_write_assign_reg_275;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter3_res_2_write_assign_reg_275;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter4_res_2_write_assign_reg_275;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter5_res_2_write_assign_reg_275;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter6_res_2_write_assign_reg_275;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter7_res_2_write_assign_reg_275;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter8_res_2_write_assign_reg_275;
    sc_signal< sc_lv<32> > ap_phi_mux_res_3_write_assign_phi_fu_288_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter9_res_3_write_assign_reg_285;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_res_3_write_assign_reg_285;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_res_3_write_assign_reg_285;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_res_3_write_assign_reg_285;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter3_res_3_write_assign_reg_285;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter4_res_3_write_assign_reg_285;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter5_res_3_write_assign_reg_285;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter6_res_3_write_assign_reg_285;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter7_res_3_write_assign_reg_285;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter8_res_3_write_assign_reg_285;
    sc_signal< sc_lv<32> > ap_phi_mux_res_4_write_assign_phi_fu_298_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter9_res_4_write_assign_reg_295;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_res_4_write_assign_reg_295;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_res_4_write_assign_reg_295;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_res_4_write_assign_reg_295;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter3_res_4_write_assign_reg_295;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter4_res_4_write_assign_reg_295;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter5_res_4_write_assign_reg_295;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter6_res_4_write_assign_reg_295;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter7_res_4_write_assign_reg_295;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter8_res_4_write_assign_reg_295;
    sc_signal< sc_lv<32> > ap_phi_mux_res_5_write_assign_phi_fu_308_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter9_res_5_write_assign_reg_305;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_res_5_write_assign_reg_305;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_res_5_write_assign_reg_305;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_res_5_write_assign_reg_305;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter3_res_5_write_assign_reg_305;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter4_res_5_write_assign_reg_305;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter5_res_5_write_assign_reg_305;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter6_res_5_write_assign_reg_305;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter7_res_5_write_assign_reg_305;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter8_res_5_write_assign_reg_305;
    sc_signal< sc_lv<32> > ap_phi_mux_res_6_write_assign_phi_fu_318_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter9_res_6_write_assign_reg_315;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_res_6_write_assign_reg_315;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_res_6_write_assign_reg_315;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_res_6_write_assign_reg_315;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter3_res_6_write_assign_reg_315;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter4_res_6_write_assign_reg_315;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter5_res_6_write_assign_reg_315;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter6_res_6_write_assign_reg_315;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter7_res_6_write_assign_reg_315;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter8_res_6_write_assign_reg_315;
    sc_signal< sc_lv<32> > ap_phi_mux_res_7_write_assign_phi_fu_328_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter9_res_7_write_assign_reg_325;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_res_7_write_assign_reg_325;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_res_7_write_assign_reg_325;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_res_7_write_assign_reg_325;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter3_res_7_write_assign_reg_325;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter4_res_7_write_assign_reg_325;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter5_res_7_write_assign_reg_325;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter6_res_7_write_assign_reg_325;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter7_res_7_write_assign_reg_325;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter8_res_7_write_assign_reg_325;
    sc_signal< sc_lv<32> > ap_phi_mux_res_8_write_assign_phi_fu_338_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter9_res_8_write_assign_reg_335;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_res_8_write_assign_reg_335;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_res_8_write_assign_reg_335;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_res_8_write_assign_reg_335;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter3_res_8_write_assign_reg_335;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter4_res_8_write_assign_reg_335;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter5_res_8_write_assign_reg_335;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter6_res_8_write_assign_reg_335;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter7_res_8_write_assign_reg_335;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter8_res_8_write_assign_reg_335;
    sc_signal< sc_lv<32> > ap_phi_mux_res_9_write_assign_phi_fu_348_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter9_res_9_write_assign_reg_345;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_res_9_write_assign_reg_345;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_res_9_write_assign_reg_345;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_res_9_write_assign_reg_345;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter3_res_9_write_assign_reg_345;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter4_res_9_write_assign_reg_345;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter5_res_9_write_assign_reg_345;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter6_res_9_write_assign_reg_345;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter7_res_9_write_assign_reg_345;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter8_res_9_write_assign_reg_345;
    sc_signal< sc_lv<64> > zext_ln781_fu_1325_p1;
    sc_signal< sc_lv<64> > zext_ln781_8_fu_1329_p1;
    sc_signal< sc_lv<64> > zext_ln781_9_fu_1333_p1;
    sc_signal< sc_lv<64> > zext_ln781_10_fu_1337_p1;
    sc_signal< sc_lv<64> > zext_ln781_11_fu_1341_p1;
    sc_signal< sc_lv<64> > zext_ln781_12_fu_1345_p1;
    sc_signal< sc_lv<64> > zext_ln781_13_fu_1349_p1;
    sc_signal< sc_lv<64> > zext_ln781_14_fu_1353_p1;
    sc_signal< sc_lv<64> > zext_ln781_15_fu_1357_p1;
    sc_signal< sc_lv<64> > zext_ln781_16_fu_1361_p1;
    sc_signal< sc_lv<32> > grp_fu_405_p1;
    sc_signal< sc_lv<32> > grp_fu_411_p1;
    sc_signal< sc_lv<32> > grp_fu_417_p1;
    sc_signal< sc_lv<32> > grp_fu_423_p1;
    sc_signal< sc_lv<32> > grp_fu_429_p1;
    sc_signal< sc_lv<32> > grp_fu_435_p1;
    sc_signal< sc_lv<32> > grp_fu_441_p1;
    sc_signal< sc_lv<32> > grp_fu_447_p1;
    sc_signal< sc_lv<32> > grp_fu_453_p1;
    sc_signal< sc_lv<32> > grp_fu_459_p1;
    sc_signal< sc_lv<32> > bitcast_ln776_fu_635_p1;
    sc_signal< sc_lv<8> > tmp_s_fu_638_p4;
    sc_signal< sc_lv<23> > trunc_ln776_fu_648_p1;
    sc_signal< sc_lv<1> > icmp_ln776_16_fu_658_p2;
    sc_signal< sc_lv<1> > icmp_ln776_fu_652_p2;
    sc_signal< sc_lv<1> > or_ln776_fu_664_p2;
    sc_signal< sc_lv<1> > grp_fu_515_p2;
    sc_signal< sc_lv<32> > bitcast_ln776_8_fu_676_p1;
    sc_signal< sc_lv<8> > tmp_20_fu_679_p4;
    sc_signal< sc_lv<23> > trunc_ln776_8_fu_689_p1;
    sc_signal< sc_lv<1> > icmp_ln776_18_fu_699_p2;
    sc_signal< sc_lv<1> > icmp_ln776_17_fu_693_p2;
    sc_signal< sc_lv<1> > or_ln776_8_fu_705_p2;
    sc_signal< sc_lv<1> > grp_fu_521_p2;
    sc_signal< sc_lv<32> > bitcast_ln776_9_fu_717_p1;
    sc_signal< sc_lv<8> > tmp_22_fu_720_p4;
    sc_signal< sc_lv<23> > trunc_ln776_9_fu_730_p1;
    sc_signal< sc_lv<1> > icmp_ln776_20_fu_740_p2;
    sc_signal< sc_lv<1> > icmp_ln776_19_fu_734_p2;
    sc_signal< sc_lv<1> > or_ln776_9_fu_746_p2;
    sc_signal< sc_lv<1> > grp_fu_527_p2;
    sc_signal< sc_lv<32> > bitcast_ln776_10_fu_758_p1;
    sc_signal< sc_lv<8> > tmp_24_fu_761_p4;
    sc_signal< sc_lv<23> > trunc_ln776_10_fu_771_p1;
    sc_signal< sc_lv<1> > icmp_ln776_22_fu_781_p2;
    sc_signal< sc_lv<1> > icmp_ln776_21_fu_775_p2;
    sc_signal< sc_lv<1> > or_ln776_10_fu_787_p2;
    sc_signal< sc_lv<1> > grp_fu_533_p2;
    sc_signal< sc_lv<32> > bitcast_ln776_11_fu_799_p1;
    sc_signal< sc_lv<8> > tmp_26_fu_802_p4;
    sc_signal< sc_lv<23> > trunc_ln776_11_fu_812_p1;
    sc_signal< sc_lv<1> > icmp_ln776_24_fu_822_p2;
    sc_signal< sc_lv<1> > icmp_ln776_23_fu_816_p2;
    sc_signal< sc_lv<1> > or_ln776_11_fu_828_p2;
    sc_signal< sc_lv<1> > grp_fu_539_p2;
    sc_signal< sc_lv<32> > bitcast_ln776_12_fu_840_p1;
    sc_signal< sc_lv<8> > tmp_28_fu_843_p4;
    sc_signal< sc_lv<23> > trunc_ln776_12_fu_853_p1;
    sc_signal< sc_lv<1> > icmp_ln776_26_fu_863_p2;
    sc_signal< sc_lv<1> > icmp_ln776_25_fu_857_p2;
    sc_signal< sc_lv<1> > or_ln776_12_fu_869_p2;
    sc_signal< sc_lv<1> > grp_fu_545_p2;
    sc_signal< sc_lv<32> > bitcast_ln776_13_fu_881_p1;
    sc_signal< sc_lv<8> > tmp_30_fu_884_p4;
    sc_signal< sc_lv<23> > trunc_ln776_13_fu_894_p1;
    sc_signal< sc_lv<1> > icmp_ln776_28_fu_904_p2;
    sc_signal< sc_lv<1> > icmp_ln776_27_fu_898_p2;
    sc_signal< sc_lv<1> > or_ln776_13_fu_910_p2;
    sc_signal< sc_lv<1> > grp_fu_551_p2;
    sc_signal< sc_lv<32> > bitcast_ln776_14_fu_922_p1;
    sc_signal< sc_lv<8> > tmp_32_fu_925_p4;
    sc_signal< sc_lv<23> > trunc_ln776_14_fu_935_p1;
    sc_signal< sc_lv<1> > icmp_ln776_30_fu_945_p2;
    sc_signal< sc_lv<1> > icmp_ln776_29_fu_939_p2;
    sc_signal< sc_lv<1> > or_ln776_14_fu_951_p2;
    sc_signal< sc_lv<1> > grp_fu_557_p2;
    sc_signal< sc_lv<32> > bitcast_ln776_15_fu_963_p1;
    sc_signal< sc_lv<8> > tmp_34_fu_966_p4;
    sc_signal< sc_lv<23> > trunc_ln776_15_fu_976_p1;
    sc_signal< sc_lv<1> > icmp_ln776_32_fu_986_p2;
    sc_signal< sc_lv<1> > icmp_ln776_31_fu_980_p2;
    sc_signal< sc_lv<1> > or_ln776_15_fu_992_p2;
    sc_signal< sc_lv<1> > grp_fu_563_p2;
    sc_signal< sc_lv<32> > bitcast_ln776_16_fu_1004_p1;
    sc_signal< sc_lv<8> > tmp_36_fu_1007_p4;
    sc_signal< sc_lv<23> > trunc_ln776_16_fu_1017_p1;
    sc_signal< sc_lv<1> > icmp_ln776_34_fu_1027_p2;
    sc_signal< sc_lv<1> > icmp_ln776_33_fu_1021_p2;
    sc_signal< sc_lv<1> > or_ln776_16_fu_1033_p2;
    sc_signal< sc_lv<1> > grp_fu_569_p2;
    sc_signal< sc_lv<22> > tmp_38_fu_1049_p4;
    sc_signal< sc_lv<1> > icmp_ln780_fu_1059_p2;
    sc_signal< sc_lv<10> > trunc_ln780_fu_1045_p1;
    sc_signal< sc_lv<22> > tmp_39_fu_1077_p4;
    sc_signal< sc_lv<1> > icmp_ln780_8_fu_1087_p2;
    sc_signal< sc_lv<10> > trunc_ln780_8_fu_1073_p1;
    sc_signal< sc_lv<22> > tmp_40_fu_1105_p4;
    sc_signal< sc_lv<1> > icmp_ln780_9_fu_1115_p2;
    sc_signal< sc_lv<10> > trunc_ln780_9_fu_1101_p1;
    sc_signal< sc_lv<22> > tmp_41_fu_1133_p4;
    sc_signal< sc_lv<1> > icmp_ln780_10_fu_1143_p2;
    sc_signal< sc_lv<10> > trunc_ln780_10_fu_1129_p1;
    sc_signal< sc_lv<22> > tmp_42_fu_1161_p4;
    sc_signal< sc_lv<1> > icmp_ln780_11_fu_1171_p2;
    sc_signal< sc_lv<10> > trunc_ln780_11_fu_1157_p1;
    sc_signal< sc_lv<22> > tmp_43_fu_1189_p4;
    sc_signal< sc_lv<1> > icmp_ln780_12_fu_1199_p2;
    sc_signal< sc_lv<10> > trunc_ln780_12_fu_1185_p1;
    sc_signal< sc_lv<22> > tmp_44_fu_1217_p4;
    sc_signal< sc_lv<1> > icmp_ln780_13_fu_1227_p2;
    sc_signal< sc_lv<10> > trunc_ln780_13_fu_1213_p1;
    sc_signal< sc_lv<22> > tmp_45_fu_1245_p4;
    sc_signal< sc_lv<1> > icmp_ln780_14_fu_1255_p2;
    sc_signal< sc_lv<10> > trunc_ln780_14_fu_1241_p1;
    sc_signal< sc_lv<22> > tmp_46_fu_1273_p4;
    sc_signal< sc_lv<1> > icmp_ln780_15_fu_1283_p2;
    sc_signal< sc_lv<10> > trunc_ln780_15_fu_1269_p1;
    sc_signal< sc_lv<22> > tmp_47_fu_1301_p4;
    sc_signal< sc_lv<1> > icmp_ln780_16_fu_1311_p2;
    sc_signal< sc_lv<10> > trunc_ln780_16_fu_1297_p1;
    sc_signal< bool > ap_block_pp0_stage0_00001;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to8;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_803;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_44800000;
    static const sc_lv<32> ap_const_lv32_3F867D5F;
    static const sc_lv<32> ap_const_lv32_BE000000;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<22> ap_const_lv22_0;
    static const sc_lv<10> ap_const_lv10_3FF;
    static const sc_lv<5> ap_const_lv5_3;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const3();
    void thread_ap_clk_no_reset_();
    void thread_and_ln776_10_fu_793_p2();
    void thread_and_ln776_11_fu_834_p2();
    void thread_and_ln776_12_fu_875_p2();
    void thread_and_ln776_13_fu_916_p2();
    void thread_and_ln776_14_fu_957_p2();
    void thread_and_ln776_15_fu_998_p2();
    void thread_and_ln776_16_fu_1039_p2();
    void thread_and_ln776_8_fu_711_p2();
    void thread_and_ln776_9_fu_752_p2();
    void thread_and_ln776_fu_670_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_00001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter9();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_condition_803();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to8();
    void thread_ap_phi_mux_res_0_write_assign_phi_fu_258_p4();
    void thread_ap_phi_mux_res_1_write_assign_phi_fu_268_p4();
    void thread_ap_phi_mux_res_2_write_assign_phi_fu_278_p4();
    void thread_ap_phi_mux_res_3_write_assign_phi_fu_288_p4();
    void thread_ap_phi_mux_res_4_write_assign_phi_fu_298_p4();
    void thread_ap_phi_mux_res_5_write_assign_phi_fu_308_p4();
    void thread_ap_phi_mux_res_6_write_assign_phi_fu_318_p4();
    void thread_ap_phi_mux_res_7_write_assign_phi_fu_328_p4();
    void thread_ap_phi_mux_res_8_write_assign_phi_fu_338_p4();
    void thread_ap_phi_mux_res_9_write_assign_phi_fu_348_p4();
    void thread_ap_phi_reg_pp0_iter0_res_0_write_assign_reg_255();
    void thread_ap_phi_reg_pp0_iter0_res_1_write_assign_reg_265();
    void thread_ap_phi_reg_pp0_iter0_res_2_write_assign_reg_275();
    void thread_ap_phi_reg_pp0_iter0_res_3_write_assign_reg_285();
    void thread_ap_phi_reg_pp0_iter0_res_4_write_assign_reg_295();
    void thread_ap_phi_reg_pp0_iter0_res_5_write_assign_reg_305();
    void thread_ap_phi_reg_pp0_iter0_res_6_write_assign_reg_315();
    void thread_ap_phi_reg_pp0_iter0_res_7_write_assign_reg_325();
    void thread_ap_phi_reg_pp0_iter0_res_8_write_assign_reg_335();
    void thread_ap_phi_reg_pp0_iter0_res_9_write_assign_reg_345();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_ap_return_4();
    void thread_ap_return_5();
    void thread_ap_return_6();
    void thread_ap_return_7();
    void thread_ap_return_8();
    void thread_ap_return_9();
    void thread_bitcast_ln776_10_fu_758_p1();
    void thread_bitcast_ln776_11_fu_799_p1();
    void thread_bitcast_ln776_12_fu_840_p1();
    void thread_bitcast_ln776_13_fu_881_p1();
    void thread_bitcast_ln776_14_fu_922_p1();
    void thread_bitcast_ln776_15_fu_963_p1();
    void thread_bitcast_ln776_16_fu_1004_p1();
    void thread_bitcast_ln776_8_fu_676_p1();
    void thread_bitcast_ln776_9_fu_717_p1();
    void thread_bitcast_ln776_fu_635_p1();
    void thread_grp_fu_405_p1();
    void thread_grp_fu_411_p1();
    void thread_grp_fu_417_p1();
    void thread_grp_fu_423_p1();
    void thread_grp_fu_429_p1();
    void thread_grp_fu_435_p1();
    void thread_grp_fu_441_p1();
    void thread_grp_fu_447_p1();
    void thread_grp_fu_453_p1();
    void thread_grp_fu_459_p1();
    void thread_icmp_ln776_16_fu_658_p2();
    void thread_icmp_ln776_17_fu_693_p2();
    void thread_icmp_ln776_18_fu_699_p2();
    void thread_icmp_ln776_19_fu_734_p2();
    void thread_icmp_ln776_20_fu_740_p2();
    void thread_icmp_ln776_21_fu_775_p2();
    void thread_icmp_ln776_22_fu_781_p2();
    void thread_icmp_ln776_23_fu_816_p2();
    void thread_icmp_ln776_24_fu_822_p2();
    void thread_icmp_ln776_25_fu_857_p2();
    void thread_icmp_ln776_26_fu_863_p2();
    void thread_icmp_ln776_27_fu_898_p2();
    void thread_icmp_ln776_28_fu_904_p2();
    void thread_icmp_ln776_29_fu_939_p2();
    void thread_icmp_ln776_30_fu_945_p2();
    void thread_icmp_ln776_31_fu_980_p2();
    void thread_icmp_ln776_32_fu_986_p2();
    void thread_icmp_ln776_33_fu_1021_p2();
    void thread_icmp_ln776_34_fu_1027_p2();
    void thread_icmp_ln776_fu_652_p2();
    void thread_icmp_ln780_10_fu_1143_p2();
    void thread_icmp_ln780_11_fu_1171_p2();
    void thread_icmp_ln780_12_fu_1199_p2();
    void thread_icmp_ln780_13_fu_1227_p2();
    void thread_icmp_ln780_14_fu_1255_p2();
    void thread_icmp_ln780_15_fu_1283_p2();
    void thread_icmp_ln780_16_fu_1311_p2();
    void thread_icmp_ln780_8_fu_1087_p2();
    void thread_icmp_ln780_9_fu_1115_p2();
    void thread_icmp_ln780_fu_1059_p2();
    void thread_or_ln776_10_fu_787_p2();
    void thread_or_ln776_11_fu_828_p2();
    void thread_or_ln776_12_fu_869_p2();
    void thread_or_ln776_13_fu_910_p2();
    void thread_or_ln776_14_fu_951_p2();
    void thread_or_ln776_15_fu_992_p2();
    void thread_or_ln776_16_fu_1033_p2();
    void thread_or_ln776_8_fu_705_p2();
    void thread_or_ln776_9_fu_746_p2();
    void thread_or_ln776_fu_664_p2();
    void thread_select_ln780_1_fu_1093_p3();
    void thread_select_ln780_2_fu_1121_p3();
    void thread_select_ln780_3_fu_1149_p3();
    void thread_select_ln780_4_fu_1177_p3();
    void thread_select_ln780_5_fu_1205_p3();
    void thread_select_ln780_6_fu_1233_p3();
    void thread_select_ln780_7_fu_1261_p3();
    void thread_select_ln780_8_fu_1289_p3();
    void thread_select_ln780_9_fu_1317_p3();
    void thread_select_ln780_fu_1065_p3();
    void thread_selu_table3_address0();
    void thread_selu_table3_address1();
    void thread_selu_table3_address2();
    void thread_selu_table3_address3();
    void thread_selu_table3_address4();
    void thread_selu_table3_address5();
    void thread_selu_table3_address6();
    void thread_selu_table3_address7();
    void thread_selu_table3_address8();
    void thread_selu_table3_address9();
    void thread_selu_table3_ce0();
    void thread_selu_table3_ce1();
    void thread_selu_table3_ce2();
    void thread_selu_table3_ce3();
    void thread_selu_table3_ce4();
    void thread_selu_table3_ce5();
    void thread_selu_table3_ce6();
    void thread_selu_table3_ce7();
    void thread_selu_table3_ce8();
    void thread_selu_table3_ce9();
    void thread_tmp_20_fu_679_p4();
    void thread_tmp_22_fu_720_p4();
    void thread_tmp_24_fu_761_p4();
    void thread_tmp_26_fu_802_p4();
    void thread_tmp_28_fu_843_p4();
    void thread_tmp_30_fu_884_p4();
    void thread_tmp_32_fu_925_p4();
    void thread_tmp_34_fu_966_p4();
    void thread_tmp_36_fu_1007_p4();
    void thread_tmp_38_fu_1049_p4();
    void thread_tmp_39_fu_1077_p4();
    void thread_tmp_40_fu_1105_p4();
    void thread_tmp_41_fu_1133_p4();
    void thread_tmp_42_fu_1161_p4();
    void thread_tmp_43_fu_1189_p4();
    void thread_tmp_44_fu_1217_p4();
    void thread_tmp_45_fu_1245_p4();
    void thread_tmp_46_fu_1273_p4();
    void thread_tmp_47_fu_1301_p4();
    void thread_tmp_s_fu_638_p4();
    void thread_trunc_ln776_10_fu_771_p1();
    void thread_trunc_ln776_11_fu_812_p1();
    void thread_trunc_ln776_12_fu_853_p1();
    void thread_trunc_ln776_13_fu_894_p1();
    void thread_trunc_ln776_14_fu_935_p1();
    void thread_trunc_ln776_15_fu_976_p1();
    void thread_trunc_ln776_16_fu_1017_p1();
    void thread_trunc_ln776_8_fu_689_p1();
    void thread_trunc_ln776_9_fu_730_p1();
    void thread_trunc_ln776_fu_648_p1();
    void thread_trunc_ln780_10_fu_1129_p1();
    void thread_trunc_ln780_11_fu_1157_p1();
    void thread_trunc_ln780_12_fu_1185_p1();
    void thread_trunc_ln780_13_fu_1213_p1();
    void thread_trunc_ln780_14_fu_1241_p1();
    void thread_trunc_ln780_15_fu_1269_p1();
    void thread_trunc_ln780_16_fu_1297_p1();
    void thread_trunc_ln780_8_fu_1073_p1();
    void thread_trunc_ln780_9_fu_1101_p1();
    void thread_trunc_ln780_fu_1045_p1();
    void thread_zext_ln781_10_fu_1337_p1();
    void thread_zext_ln781_11_fu_1341_p1();
    void thread_zext_ln781_12_fu_1345_p1();
    void thread_zext_ln781_13_fu_1349_p1();
    void thread_zext_ln781_14_fu_1353_p1();
    void thread_zext_ln781_15_fu_1357_p1();
    void thread_zext_ln781_16_fu_1361_p1();
    void thread_zext_ln781_8_fu_1329_p1();
    void thread_zext_ln781_9_fu_1333_p1();
    void thread_zext_ln781_fu_1325_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
