@W: MT530 :"c:\dev\eln_kart_sodimm200\board\concat\kart.vhd":1203:4:1203:5|Found inferred clock Kart_Board|clock which controls 1080 sequential elements including I_board.I_cregController.I_cregRegisters.I_registers.register_input\.p_registers_0[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\dev\eln_kart_sodimm200\board\concat\kart.vhd":5864:4:5864:5|Found inferred clock coilControl|stepdelayed_inferred_clock which controls 4 sequential elements including I_board.I_stepperController.I_angleControl.I_phases.coil3. This clock has no specified timing constraint which may adversely impact design performance. 
