Fitter report for Uni_Projektas
Sun Feb 19 10:19:56 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. Output Pin Default Load For Reported TCO
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Fitter DSP Block Usage Summary
 25. DSP Block Details
 26. Other Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Estimated Delay Added for Hold Timing Summary
 35. Estimated Delay Added for Hold Timing Details
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Sun Feb 19 10:19:56 2023           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Uni_Projektas                                   ;
; Top-level Entity Name              ; UNI_Projektas                                   ;
; Family                             ; Cyclone II                                      ;
; Device                             ; EP2C5T144C8                                     ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 2,087 / 4,608 ( 45 % )                          ;
;     Total combinational functions  ; 1,905 / 4,608 ( 41 % )                          ;
;     Dedicated logic registers      ; 1,255 / 4,608 ( 27 % )                          ;
; Total registers                    ; 1255                                            ;
; Total pins                         ; 19 / 89 ( 21 % )                                ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 6,272 / 119,808 ( 5 % )                         ;
; Embedded Multiplier 9-bit elements ; 25 / 26 ( 96 % )                                ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                  ;
+----------------------------------------------------------------------------+--------------------+--------------------------------+
; Option                                                                     ; Setting            ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------+--------------------------------+
; Device                                                                     ; EP2C5T144C8        ;                                ;
; Use smart compilation                                                      ; On                 ; Off                            ;
; Minimum Core Junction Temperature                                          ; 0                  ;                                ;
; Maximum Core Junction Temperature                                          ; 85                 ;                                ;
; Router Timing Optimization Level                                           ; MAXIMUM            ; Normal                         ;
; Fit Attempts to Skip                                                       ; 0                  ; 0.0                            ;
; Device I/O Standard                                                        ; 3.3-V LVTTL        ;                                ;
; Optimize Hold Timing                                                       ; All Paths          ; IO Paths and Minimum TPD Paths ;
; Auto Packed Registers                                                      ; Normal             ; Auto                           ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                 ; Off                            ;
; Perform Register Duplication for Performance                               ; On                 ; Off                            ;
; Perform Register Retiming for Performance                                  ; On                 ; Off                            ;
; Fitter Effort                                                              ; Standard Fit       ; Auto Fit                       ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                             ;
; Enable compact report table                                                ; Off                ; Off                            ;
; Auto Merge PLLs                                                            ; On                 ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                ; Off                            ;
; Placement Effort Multiplier                                                ; 1.0                ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                ; Off                            ;
; Optimize Multi-Corner Timing                                               ; On                 ; On                             ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal             ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                ; Off                            ;
; Final Placement Optimizations                                              ; Automatically      ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically      ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                  ; 1                              ;
; PCI I/O                                                                    ; Off                ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                ; Off                            ;
; Auto Delay Chains                                                          ; On                 ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                ; Off                            ;
; Physical Synthesis Effort Level                                            ; Normal             ; Normal                         ;
; Auto Global Clock                                                          ; On                 ; On                             ;
; Auto Global Register Control Signals                                       ; On                 ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                ; Off                            ;
+----------------------------------------------------------------------------+--------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------+------------------+--------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                  ; Action           ; Operation          ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                               ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------+------------------+--------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; ADC_Manager:ADC_Manager1|Add0~1                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; ADC_Manager:ADC_Manager1|Add3~1                                                                       ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; ADC_Manager:ADC_Manager1|Mux95~0                                                                      ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; ADC_Manager:ADC_Manager1|Selector54~0                                                                 ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Clock_divider:clock_divider1|Add1~1                                                                   ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Clock_divider:clock_divider1|counter~1                                                                ; Modified         ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM77_OTERM365_OTERM705_OTERM1507   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM77_OTERM365_OTERM705_OTERM1539   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM77_OTERM365_OTERM729_OTERM1379   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM77_OTERM365_OTERM729_OTERM1411   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM77_OTERM389_OTERM931             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM77_OTERM389_OTERM963             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM101_OTERM295_OTERM637_OTERM1443  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM101_OTERM295_OTERM637_OTERM1475  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM101_OTERM295_OTERM661_OTERM1315  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM101_OTERM295_OTERM661_OTERM1347  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM101_OTERM319_OTERM867            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM101_OTERM319_OTERM899            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[1]                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM79_OTERM367_OTERM707_OTERM1505   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM79_OTERM367_OTERM707_OTERM1537   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM79_OTERM367_OTERM731_OTERM1377   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM79_OTERM367_OTERM731_OTERM1409   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM79_OTERM391_OTERM929             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM79_OTERM391_OTERM961             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM103_OTERM297_OTERM639_OTERM1441  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM103_OTERM297_OTERM639_OTERM1473  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM103_OTERM297_OTERM663_OTERM1313  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM103_OTERM297_OTERM663_OTERM1345  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM103_OTERM321_OTERM865            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM103_OTERM321_OTERM897            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[2]                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[2]_OTERM81_OTERM369_OTERM709_OTERM1503   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[2]_OTERM81_OTERM369_OTERM709_OTERM1535   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[2]_OTERM81_OTERM369_OTERM733_OTERM1375   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[2]_OTERM81_OTERM369_OTERM733_OTERM1407   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[2]_OTERM81_OTERM393_OTERM927             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[2]_OTERM81_OTERM393_OTERM959             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[2]_OTERM105_OTERM299_OTERM641_OTERM1439  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[2]_OTERM105_OTERM299_OTERM641_OTERM1471  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[2]_OTERM105_OTERM299_OTERM665_OTERM1311  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[2]_OTERM105_OTERM299_OTERM665_OTERM1343  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[2]_OTERM105_OTERM323_OTERM863            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[2]_OTERM105_OTERM323_OTERM895            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[3]                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[3]_OTERM83_OTERM371_OTERM711_OTERM1501   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[3]_OTERM83_OTERM371_OTERM711_OTERM1533   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[3]_OTERM83_OTERM371_OTERM735_OTERM1373   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[3]_OTERM83_OTERM371_OTERM735_OTERM1405   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[3]_OTERM83_OTERM395_OTERM925             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[3]_OTERM83_OTERM395_OTERM957             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[3]_OTERM107_OTERM301_OTERM643_OTERM1437  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[3]_OTERM107_OTERM301_OTERM643_OTERM1469  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[3]_OTERM107_OTERM301_OTERM667_OTERM1309  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[3]_OTERM107_OTERM301_OTERM667_OTERM1341  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[3]_OTERM107_OTERM325_OTERM861            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[3]_OTERM107_OTERM325_OTERM893            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[4]                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[4]_OTERM85_OTERM373_OTERM713_OTERM1499   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[4]_OTERM85_OTERM373_OTERM713_OTERM1531   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[4]_OTERM85_OTERM373_OTERM737_OTERM1371   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[4]_OTERM85_OTERM373_OTERM737_OTERM1403   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[4]_OTERM85_OTERM397_OTERM923             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[4]_OTERM85_OTERM397_OTERM955             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[4]_OTERM109_OTERM303_OTERM645_OTERM1435  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[4]_OTERM109_OTERM303_OTERM645_OTERM1467  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[4]_OTERM109_OTERM303_OTERM669_OTERM1307  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[4]_OTERM109_OTERM303_OTERM669_OTERM1339  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[4]_OTERM109_OTERM327_OTERM859            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[4]_OTERM109_OTERM327_OTERM891            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[5]                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[5]_OTERM87_OTERM375_OTERM715_OTERM1497   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[5]_OTERM87_OTERM375_OTERM715_OTERM1529   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[5]_OTERM87_OTERM375_OTERM739_OTERM1369   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[5]_OTERM87_OTERM375_OTERM739_OTERM1401   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[5]_OTERM87_OTERM399_OTERM921             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[5]_OTERM87_OTERM399_OTERM953             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[5]_OTERM111_OTERM305_OTERM647_OTERM1433  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[5]_OTERM111_OTERM305_OTERM647_OTERM1465  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[5]_OTERM111_OTERM305_OTERM671_OTERM1305  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[5]_OTERM111_OTERM305_OTERM671_OTERM1337  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[5]_OTERM111_OTERM329_OTERM857            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[5]_OTERM111_OTERM329_OTERM889            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[6]                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[6]_OTERM89_OTERM377_OTERM717_OTERM1495   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[6]_OTERM89_OTERM377_OTERM717_OTERM1527   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[6]_OTERM89_OTERM377_OTERM741_OTERM1367   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[6]_OTERM89_OTERM377_OTERM741_OTERM1399   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[6]_OTERM89_OTERM401_OTERM919             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[6]_OTERM89_OTERM401_OTERM951             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[6]_OTERM113_OTERM307_OTERM649_OTERM1431  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[6]_OTERM113_OTERM307_OTERM649_OTERM1463  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[6]_OTERM113_OTERM307_OTERM673_OTERM1303  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[6]_OTERM113_OTERM307_OTERM673_OTERM1335  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[6]_OTERM113_OTERM331_OTERM855            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[6]_OTERM113_OTERM331_OTERM887            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[7]                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[7]_OTERM91_OTERM379_OTERM719_OTERM1493   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[7]_OTERM91_OTERM379_OTERM719_OTERM1525   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[7]_OTERM91_OTERM379_OTERM743_OTERM1365   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[7]_OTERM91_OTERM379_OTERM743_OTERM1397   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[7]_OTERM91_OTERM403_OTERM917             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[7]_OTERM91_OTERM403_OTERM949             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[7]_OTERM115_OTERM309_OTERM651_OTERM1429  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[7]_OTERM115_OTERM309_OTERM651_OTERM1461  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[7]_OTERM115_OTERM309_OTERM675_OTERM1301  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[7]_OTERM115_OTERM309_OTERM675_OTERM1333  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[7]_OTERM115_OTERM333_OTERM853            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[7]_OTERM115_OTERM333_OTERM885            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[8]                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[8]_OTERM93_OTERM381_OTERM721_OTERM1491   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[8]_OTERM93_OTERM381_OTERM721_OTERM1523   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[8]_OTERM93_OTERM381_OTERM745_OTERM1363   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[8]_OTERM93_OTERM381_OTERM745_OTERM1395   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[8]_OTERM93_OTERM405_OTERM915             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[8]_OTERM93_OTERM405_OTERM947             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[8]_OTERM117_OTERM311_OTERM653_OTERM1427  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[8]_OTERM117_OTERM311_OTERM653_OTERM1459  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[8]_OTERM117_OTERM311_OTERM677_OTERM1299  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[8]_OTERM117_OTERM311_OTERM677_OTERM1331  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[8]_OTERM117_OTERM335_OTERM851            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[8]_OTERM117_OTERM335_OTERM883            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[9]                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM95_OTERM383_OTERM723_OTERM1489   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM95_OTERM383_OTERM723_OTERM1521   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM95_OTERM383_OTERM747_OTERM1361   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM95_OTERM383_OTERM747_OTERM1393   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM95_OTERM407_OTERM913             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM95_OTERM407_OTERM945             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM119_OTERM313_OTERM655_OTERM1425  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM119_OTERM313_OTERM655_OTERM1457  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM119_OTERM313_OTERM679_OTERM1297  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM119_OTERM313_OTERM679_OTERM1329  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM119_OTERM337_OTERM849            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM119_OTERM337_OTERM881            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[10]                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[10]_OTERM97_OTERM385_OTERM725_OTERM1487  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[10]_OTERM97_OTERM385_OTERM725_OTERM1519  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[10]_OTERM97_OTERM385_OTERM749_OTERM1359  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[10]_OTERM97_OTERM385_OTERM749_OTERM1391  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[10]_OTERM97_OTERM409_OTERM911            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[10]_OTERM97_OTERM409_OTERM943            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[10]_OTERM121_OTERM315_OTERM657_OTERM1423 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[10]_OTERM121_OTERM315_OTERM657_OTERM1455 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[10]_OTERM121_OTERM315_OTERM681_OTERM1295 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[10]_OTERM121_OTERM315_OTERM681_OTERM1327 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[10]_OTERM121_OTERM339_OTERM847           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[10]_OTERM121_OTERM339_OTERM879           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[11]                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[11]_OTERM99_OTERM387_OTERM727_OTERM1485  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[11]_OTERM99_OTERM387_OTERM727_OTERM1517  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[11]_OTERM99_OTERM387_OTERM751_OTERM1357  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[11]_OTERM99_OTERM387_OTERM751_OTERM1389  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[11]_OTERM99_OTERM411_OTERM909            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[11]_OTERM99_OTERM411_OTERM941            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[11]_OTERM123_OTERM317_OTERM659_OTERM1421 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[11]_OTERM123_OTERM317_OTERM659_OTERM1453 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[11]_OTERM123_OTERM317_OTERM683_OTERM1293 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[11]_OTERM123_OTERM317_OTERM683_OTERM1325 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[11]_OTERM123_OTERM341_OTERM845           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[11]_OTERM123_OTERM341_OTERM877           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM125_OTERM413_OTERM753_OTERM1483 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM125_OTERM413_OTERM753_OTERM1515 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM125_OTERM413_OTERM763_OTERM1355 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM125_OTERM413_OTERM763_OTERM1387 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM125_OTERM425_OTERM907           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM125_OTERM425_OTERM939           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM139_OTERM343_OTERM685_OTERM1419 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM139_OTERM343_OTERM685_OTERM1451 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM139_OTERM343_OTERM695_OTERM1291 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM139_OTERM343_OTERM695_OTERM1323 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM139_OTERM355_OTERM843           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM139_OTERM355_OTERM875           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[13]                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[13]_OTERM127_OTERM415_OTERM755_OTERM1481 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[13]_OTERM127_OTERM415_OTERM755_OTERM1513 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[13]_OTERM127_OTERM415_OTERM765_OTERM1353 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[13]_OTERM127_OTERM415_OTERM765_OTERM1385 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[13]_OTERM127_OTERM427_OTERM905           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[13]_OTERM127_OTERM427_OTERM937           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[13]_OTERM141_OTERM345_OTERM687_OTERM1417 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[13]_OTERM141_OTERM345_OTERM687_OTERM1449 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[13]_OTERM141_OTERM345_OTERM697_OTERM1289 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[13]_OTERM141_OTERM345_OTERM697_OTERM1321 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[13]_OTERM141_OTERM357_OTERM841           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[13]_OTERM141_OTERM357_OTERM873           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM129_OTERM417_OTERM757_OTERM1479 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM129_OTERM417_OTERM757_OTERM1511 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM129_OTERM417_OTERM767_OTERM1351 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM129_OTERM417_OTERM767_OTERM1383 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM129_OTERM429_OTERM903           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM129_OTERM429_OTERM935           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM347_OTERM689_OTERM1415 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM347_OTERM689_OTERM1447 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM347_OTERM699_OTERM1287 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM347_OTERM699_OTERM1319 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM359_OTERM839           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM359_OTERM871           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[15]                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[15]_OTERM131_OTERM419_OTERM759_OTERM1477 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[15]_OTERM131_OTERM419_OTERM759_OTERM1509 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[15]_OTERM131_OTERM419_OTERM769_OTERM1349 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[15]_OTERM131_OTERM419_OTERM769_OTERM1381 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[15]_OTERM131_OTERM431_OTERM901           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[15]_OTERM131_OTERM431_OTERM933           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[15]_OTERM145_OTERM349_OTERM691_OTERM1413 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[15]_OTERM145_OTERM349_OTERM691_OTERM1445 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[15]_OTERM145_OTERM349_OTERM701_OTERM1285 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[15]_OTERM145_OTERM349_OTERM701_OTERM1317 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[15]_OTERM145_OTERM361_OTERM837           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[15]_OTERM145_OTERM361_OTERM869           ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[16]                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[17]                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[18]                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM1_OTERM223_OTERM571_OTERM1251    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM1_OTERM223_OTERM571_OTERM1283    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM1_OTERM223_OTERM625              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM1_OTERM247_OTERM435_OTERM1123    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM1_OTERM247_OTERM435_OTERM1155    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM1_OTERM247_OTERM459_OTERM995     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM1_OTERM247_OTERM459_OTERM1027    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM25_OTERM153_OTERM503_OTERM1187   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM25_OTERM153_OTERM503_OTERM1219   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM25_OTERM153_OTERM527_OTERM1059   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM25_OTERM153_OTERM527_OTERM1091   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM25_OTERM177_OTERM803             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM25_OTERM177_OTERM835             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM225_OTERM573_OTERM1249    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM225_OTERM573_OTERM1281    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM225_OTERM623              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM249_OTERM437_OTERM1121    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM249_OTERM437_OTERM1153    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM993     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM249_OTERM461_OTERM1025    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM27_OTERM155_OTERM505_OTERM1185   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM27_OTERM155_OTERM505_OTERM1217   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM27_OTERM155_OTERM529_OTERM1057   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM27_OTERM155_OTERM529_OTERM1089   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM27_OTERM179_OTERM801             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM27_OTERM179_OTERM833             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[2]                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM5_OTERM227_OTERM575_OTERM1247    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM5_OTERM227_OTERM575_OTERM1279    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM5_OTERM227_OTERM621              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM5_OTERM251_OTERM439_OTERM1119    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM5_OTERM251_OTERM439_OTERM1151    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM5_OTERM251_OTERM463_OTERM991     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM5_OTERM251_OTERM463_OTERM1023    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM29_OTERM157_OTERM507_OTERM1183   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM29_OTERM157_OTERM507_OTERM1215   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM29_OTERM157_OTERM531_OTERM1055   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM29_OTERM157_OTERM531_OTERM1087   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM29_OTERM181_OTERM799             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM29_OTERM181_OTERM831             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[3]                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM7_OTERM229_OTERM577_OTERM1245    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM7_OTERM229_OTERM577_OTERM1277    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM7_OTERM229_OTERM619              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM7_OTERM253_OTERM441_OTERM1117    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM7_OTERM253_OTERM441_OTERM1149    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM7_OTERM253_OTERM465_OTERM989     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM7_OTERM253_OTERM465_OTERM1021    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM31_OTERM159_OTERM509_OTERM1181   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM31_OTERM159_OTERM509_OTERM1213   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM31_OTERM159_OTERM533_OTERM1053   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM31_OTERM159_OTERM533_OTERM1085   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM31_OTERM183_OTERM797             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM31_OTERM183_OTERM829             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM231_OTERM579_OTERM1243    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM231_OTERM579_OTERM1275    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM231_OTERM617              ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM255_OTERM443_OTERM1115    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM255_OTERM443_OTERM1147    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM255_OTERM467_OTERM987     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM255_OTERM467_OTERM1019    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM33_OTERM161_OTERM511_OTERM1179   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM33_OTERM161_OTERM511_OTERM1211   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM33_OTERM161_OTERM535_OTERM1051   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM33_OTERM161_OTERM535_OTERM1083   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM33_OTERM185_OTERM795             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM33_OTERM185_OTERM827             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[5]                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM11_OTERM233_OTERM581_OTERM1241   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM11_OTERM233_OTERM581_OTERM1273   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM11_OTERM233_OTERM615             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM11_OTERM257_OTERM445_OTERM1113   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM11_OTERM257_OTERM445_OTERM1145   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM11_OTERM257_OTERM469_OTERM985    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM11_OTERM257_OTERM469_OTERM1017   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM35_OTERM163_OTERM513_OTERM1177   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM35_OTERM163_OTERM513_OTERM1209   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM35_OTERM163_OTERM537_OTERM1049   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM35_OTERM163_OTERM537_OTERM1081   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM35_OTERM187_OTERM793             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM35_OTERM187_OTERM825             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM235_OTERM583_OTERM1239   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM235_OTERM583_OTERM1271   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM235_OTERM613             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM259_OTERM447_OTERM1111   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM259_OTERM447_OTERM1143   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM259_OTERM471_OTERM983    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM259_OTERM471_OTERM1015   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM37_OTERM165_OTERM515_OTERM1175   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM37_OTERM165_OTERM515_OTERM1207   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM37_OTERM165_OTERM539_OTERM1047   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM37_OTERM165_OTERM539_OTERM1079   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM37_OTERM189_OTERM791             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM37_OTERM189_OTERM823             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[7]                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM15_OTERM237_OTERM585_OTERM1237   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM15_OTERM237_OTERM585_OTERM1269   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM15_OTERM237_OTERM611             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM15_OTERM261_OTERM449_OTERM1109   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM15_OTERM261_OTERM449_OTERM1141   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM15_OTERM261_OTERM473_OTERM981    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM15_OTERM261_OTERM473_OTERM1013   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM39_OTERM167_OTERM517_OTERM1173   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM39_OTERM167_OTERM517_OTERM1205   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM39_OTERM167_OTERM541_OTERM1045   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM39_OTERM167_OTERM541_OTERM1077   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM39_OTERM191_OTERM789             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM39_OTERM191_OTERM821             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[8]                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM17_OTERM239_OTERM587_OTERM1235   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM17_OTERM239_OTERM587_OTERM1267   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM17_OTERM239_OTERM609             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM17_OTERM263_OTERM451_OTERM1107   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM17_OTERM263_OTERM451_OTERM1139   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM17_OTERM263_OTERM475_OTERM979    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM17_OTERM263_OTERM475_OTERM1011   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM41_OTERM169_OTERM519_OTERM1171   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM41_OTERM169_OTERM519_OTERM1203   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM41_OTERM169_OTERM543_OTERM1043   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM41_OTERM169_OTERM543_OTERM1075   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM41_OTERM193_OTERM787             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM41_OTERM193_OTERM819             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]                                       ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM19_OTERM241_OTERM589_OTERM1233   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM19_OTERM241_OTERM589_OTERM1265   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM19_OTERM241_OTERM607             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM19_OTERM265_OTERM453_OTERM1105   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM19_OTERM265_OTERM453_OTERM1137   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM19_OTERM265_OTERM477_OTERM977    ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM19_OTERM265_OTERM477_OTERM1009   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM43_OTERM171_OTERM521_OTERM1169   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM43_OTERM171_OTERM521_OTERM1201   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM43_OTERM171_OTERM545_OTERM1041   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM43_OTERM171_OTERM545_OTERM1073   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM43_OTERM195_OTERM785             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM43_OTERM195_OTERM817             ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[10]                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM21_OTERM243_OTERM591_OTERM1231  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM21_OTERM243_OTERM591_OTERM1263  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM21_OTERM243_OTERM605            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM21_OTERM267_OTERM455_OTERM1103  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM21_OTERM267_OTERM455_OTERM1135  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM21_OTERM267_OTERM479_OTERM975   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM21_OTERM267_OTERM479_OTERM1007  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM45_OTERM173_OTERM523_OTERM1167  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM45_OTERM173_OTERM523_OTERM1199  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM45_OTERM173_OTERM547_OTERM1039  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM45_OTERM173_OTERM547_OTERM1071  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM45_OTERM197_OTERM783            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM45_OTERM197_OTERM815            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[11]                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM23_OTERM245_OTERM593_OTERM1229  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM23_OTERM245_OTERM593_OTERM1261  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM23_OTERM245_OTERM603            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM23_OTERM269_OTERM457_OTERM1101  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM23_OTERM269_OTERM457_OTERM1133  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM23_OTERM269_OTERM481_OTERM973   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM23_OTERM269_OTERM481_OTERM1005  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM47_OTERM175_OTERM525_OTERM1165  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM47_OTERM175_OTERM525_OTERM1197  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM47_OTERM175_OTERM549_OTERM1037  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM47_OTERM175_OTERM549_OTERM1069  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM47_OTERM199_OTERM781            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM47_OTERM199_OTERM813            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[12]                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[12]_OTERM49_OTERM271_OTERM601            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[12]_OTERM49_OTERM271_OTERM627_OTERM1227  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[12]_OTERM49_OTERM271_OTERM627_OTERM1259  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[12]_OTERM49_OTERM283_OTERM483_OTERM1099  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[12]_OTERM49_OTERM283_OTERM483_OTERM1131  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[12]_OTERM49_OTERM283_OTERM493_OTERM971   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[12]_OTERM49_OTERM283_OTERM493_OTERM1003  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[12]_OTERM63_OTERM201_OTERM551_OTERM1163  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[12]_OTERM63_OTERM201_OTERM551_OTERM1195  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[12]_OTERM63_OTERM201_OTERM561_OTERM1035  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[12]_OTERM63_OTERM201_OTERM561_OTERM1067  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[12]_OTERM63_OTERM213_OTERM779            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[12]_OTERM63_OTERM213_OTERM811            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[13]                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[13]_OTERM51_OTERM273_OTERM599            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[13]_OTERM51_OTERM273_OTERM629_OTERM1225  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[13]_OTERM51_OTERM273_OTERM629_OTERM1257  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[13]_OTERM51_OTERM285_OTERM485_OTERM1097  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[13]_OTERM51_OTERM285_OTERM485_OTERM1129  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[13]_OTERM51_OTERM285_OTERM495_OTERM969   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[13]_OTERM51_OTERM285_OTERM495_OTERM1001  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[13]_OTERM65_OTERM203_OTERM553_OTERM1161  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[13]_OTERM65_OTERM203_OTERM553_OTERM1193  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[13]_OTERM65_OTERM203_OTERM563_OTERM1033  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[13]_OTERM65_OTERM203_OTERM563_OTERM1065  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[13]_OTERM65_OTERM215_OTERM777            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[13]_OTERM65_OTERM215_OTERM809            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM53_OTERM275_OTERM597            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM53_OTERM275_OTERM631_OTERM1223  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM53_OTERM275_OTERM631_OTERM1255  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM53_OTERM287_OTERM487_OTERM1095  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM53_OTERM287_OTERM487_OTERM1127  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM53_OTERM287_OTERM497_OTERM967   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM53_OTERM287_OTERM497_OTERM999   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM67_OTERM205_OTERM555_OTERM1159  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM67_OTERM205_OTERM555_OTERM1191  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM67_OTERM205_OTERM565_OTERM1031  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM67_OTERM205_OTERM565_OTERM1063  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM67_OTERM217_OTERM775            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM67_OTERM217_OTERM807            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[15]                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[15]_OTERM55_OTERM277_OTERM595            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[15]_OTERM55_OTERM277_OTERM633_OTERM1221  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[15]_OTERM55_OTERM277_OTERM633_OTERM1253  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[15]_OTERM55_OTERM289_OTERM489_OTERM1093  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[15]_OTERM55_OTERM289_OTERM489_OTERM1125  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[15]_OTERM55_OTERM289_OTERM499_OTERM965   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[15]_OTERM55_OTERM289_OTERM499_OTERM997   ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[15]_OTERM69_OTERM207_OTERM557_OTERM1157  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[15]_OTERM69_OTERM207_OTERM557_OTERM1189  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[15]_OTERM69_OTERM207_OTERM567_OTERM1029  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[15]_OTERM69_OTERM207_OTERM567_OTERM1061  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[15]_OTERM69_OTERM219_OTERM773            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[15]_OTERM69_OTERM219_OTERM805            ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[16]                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[17]                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[18]                                      ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; ADC_Manager:ADC_Manager1|LessThan0~6                                                                  ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ;                ; ADC_Manager:ADC_Manager1|LessThan0~6_Duplicate_8                                                               ; COMBOUT          ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~0_OTERM2525_OTERM2655                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~0_OTERM2525_OTERM2683                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~2_OTERM2523_OTERM2653                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~2_OTERM2523_OTERM2677                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~4_OTERM2521_OTERM2651                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~4_OTERM2521_OTERM2671                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~6_OTERM2519_OTERM2649                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~6_OTERM2519_OTERM2665                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~8_OTERM2517_OTERM2647                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~8_OTERM2517_OTERM2687                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~10_OTERM2515_OTERM2645                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~10_OTERM2515_OTERM2681                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~12_OTERM2513_OTERM2643                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~12_OTERM2513_OTERM2675                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~14_OTERM2511_OTERM2641                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~14_OTERM2511_OTERM2669                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~16_OTERM2509_OTERM2639                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~16_OTERM2509_OTERM2685                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~18_OTERM2507_OTERM2637                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~18_OTERM2507_OTERM2679                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~20_OTERM2505_OTERM2635                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~20_OTERM2505_OTERM2673                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~22_OTERM2503_OTERM2633                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~22_OTERM2503_OTERM2667                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~24_OTERM2501_OTERM2631                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~24_OTERM2501_OTERM2663                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~26_OTERM2499_OTERM2629                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~26_OTERM2499_OTERM2661                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~28_OTERM2497_OTERM2627                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~28_OTERM2497_OTERM2659                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~30_OTERM2495_OTERM2625                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~30_OTERM2495_OTERM2657                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~0_OTERM2491_OTERM2591                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~0_OTERM2491_OTERM2623                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~2_OTERM2489_OTERM2589                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~2_OTERM2489_OTERM2621                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~4_OTERM2487_OTERM2587                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~4_OTERM2487_OTERM2619                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~6_OTERM2485_OTERM2585                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~6_OTERM2485_OTERM2617                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~8_OTERM2483_OTERM2583                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~8_OTERM2483_OTERM2615                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~10_OTERM2481_OTERM2581                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~10_OTERM2481_OTERM2611                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~12_OTERM2479_OTERM2579                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~12_OTERM2479_OTERM2607                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~14_OTERM2477_OTERM2577                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~14_OTERM2477_OTERM2603                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~16_OTERM2475_OTERM2575                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~16_OTERM2475_OTERM2613                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~18_OTERM2473_OTERM2573                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~18_OTERM2473_OTERM2609                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~20_OTERM2471_OTERM2571                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~20_OTERM2471_OTERM2605                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~22_OTERM2469_OTERM2569                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~22_OTERM2469_OTERM2601                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~24_OTERM2467_OTERM2567                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~24_OTERM2467_OTERM2599                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~26_OTERM2465_OTERM2565                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~26_OTERM2465_OTERM2597                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~28_OTERM2463_OTERM2563                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~28_OTERM2463_OTERM2595                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~30_OTERM2461_OTERM2561                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~30_OTERM2461_OTERM2593                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~0_OTERM2559_OTERM2719                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~0_OTERM2559_OTERM2751                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~2_OTERM2557_OTERM2717                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~2_OTERM2557_OTERM2749                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~4_OTERM2555_OTERM2715                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~4_OTERM2555_OTERM2747                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~6_OTERM2553_OTERM2713                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~6_OTERM2553_OTERM2745                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~8_OTERM2551_OTERM2711                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~8_OTERM2551_OTERM2743                      ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~10_OTERM2549_OTERM2709                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~10_OTERM2549_OTERM2741                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~12_OTERM2547_OTERM2707                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~12_OTERM2547_OTERM2739                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~14_OTERM2545_OTERM2705                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~14_OTERM2545_OTERM2737                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~16_OTERM2543_OTERM2703                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~16_OTERM2543_OTERM2735                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~18_OTERM2541_OTERM2701                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~18_OTERM2541_OTERM2733                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~20_OTERM2539_OTERM2699                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~20_OTERM2539_OTERM2731                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~22_OTERM2537_OTERM2697                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~22_OTERM2537_OTERM2729                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~24_OTERM2535_OTERM2695                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~24_OTERM2535_OTERM2727                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~26_OTERM2533_OTERM2693                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~26_OTERM2533_OTERM2725                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~28_OTERM2531_OTERM2691                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~28_OTERM2531_OTERM2723                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~30_OTERM2529_OTERM2689                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~30_OTERM2529_OTERM2721                     ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM77_OTERM365_OTERM729_OTERM1379   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM77_OTERM365_OTERM729_OTERM1411   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM101_OTERM295_OTERM637_OTERM1443  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM101_OTERM295_OTERM637_OTERM1475  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM101_OTERM295_OTERM661_OTERM1315  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM101_OTERM295_OTERM661_OTERM1347  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM79_OTERM367_OTERM731_OTERM1377   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM79_OTERM367_OTERM731_OTERM1409   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM103_OTERM297_OTERM639_OTERM1441  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM103_OTERM297_OTERM639_OTERM1473  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM103_OTERM297_OTERM663_OTERM1313  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM103_OTERM297_OTERM663_OTERM1345  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[2]_OTERM81_OTERM369_OTERM733_OTERM1375   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[2]_OTERM81_OTERM369_OTERM733_OTERM1407   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[2]_OTERM105_OTERM299_OTERM641_OTERM1439  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[2]_OTERM105_OTERM299_OTERM641_OTERM1471  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[2]_OTERM105_OTERM299_OTERM665_OTERM1311  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[2]_OTERM105_OTERM299_OTERM665_OTERM1343  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[3]_OTERM83_OTERM371_OTERM735_OTERM1373   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[3]_OTERM83_OTERM371_OTERM735_OTERM1405   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[3]_OTERM107_OTERM301_OTERM643_OTERM1437  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[3]_OTERM107_OTERM301_OTERM643_OTERM1469  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[3]_OTERM107_OTERM301_OTERM667_OTERM1309  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[3]_OTERM107_OTERM301_OTERM667_OTERM1341  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[4]_OTERM85_OTERM373_OTERM737_OTERM1371   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[4]_OTERM85_OTERM373_OTERM737_OTERM1403   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[4]_OTERM109_OTERM303_OTERM645_OTERM1435  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[4]_OTERM109_OTERM303_OTERM645_OTERM1467  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[4]_OTERM109_OTERM303_OTERM669_OTERM1307  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[4]_OTERM109_OTERM303_OTERM669_OTERM1339  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[5]_OTERM87_OTERM375_OTERM739_OTERM1369   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[5]_OTERM87_OTERM375_OTERM739_OTERM1401   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[5]_OTERM111_OTERM305_OTERM647_OTERM1433  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[5]_OTERM111_OTERM305_OTERM647_OTERM1465  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[5]_OTERM111_OTERM305_OTERM671_OTERM1305  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[5]_OTERM111_OTERM305_OTERM671_OTERM1337  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[6]_OTERM89_OTERM377_OTERM741_OTERM1367   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[6]_OTERM89_OTERM377_OTERM741_OTERM1399   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[6]_OTERM113_OTERM307_OTERM649_OTERM1431  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[6]_OTERM113_OTERM307_OTERM649_OTERM1463  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[6]_OTERM113_OTERM307_OTERM673_OTERM1303  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[6]_OTERM113_OTERM307_OTERM673_OTERM1335  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[7]_OTERM91_OTERM379_OTERM743_OTERM1365   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[7]_OTERM91_OTERM379_OTERM743_OTERM1397   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[7]_OTERM115_OTERM309_OTERM651_OTERM1429  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[7]_OTERM115_OTERM309_OTERM651_OTERM1461  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[7]_OTERM115_OTERM309_OTERM675_OTERM1301  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[7]_OTERM115_OTERM309_OTERM675_OTERM1333  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[8]_OTERM93_OTERM381_OTERM745_OTERM1363   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[8]_OTERM93_OTERM381_OTERM745_OTERM1395   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[8]_OTERM117_OTERM311_OTERM653_OTERM1427  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[8]_OTERM117_OTERM311_OTERM653_OTERM1459  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[8]_OTERM117_OTERM311_OTERM677_OTERM1299  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[8]_OTERM117_OTERM311_OTERM677_OTERM1331  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM95_OTERM383_OTERM747_OTERM1361   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM95_OTERM383_OTERM747_OTERM1393   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM119_OTERM313_OTERM655_OTERM1425  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM119_OTERM313_OTERM655_OTERM1457  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM119_OTERM313_OTERM679_OTERM1297  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM119_OTERM313_OTERM679_OTERM1329  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[10]_OTERM97_OTERM385_OTERM749_OTERM1359  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[10]_OTERM97_OTERM385_OTERM749_OTERM1391  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[10]_OTERM121_OTERM315_OTERM657_OTERM1423 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[10]_OTERM121_OTERM315_OTERM657_OTERM1455 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[10]_OTERM121_OTERM315_OTERM681_OTERM1295 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[10]_OTERM121_OTERM315_OTERM681_OTERM1327 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[11]_OTERM99_OTERM387_OTERM751_OTERM1357  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[11]_OTERM99_OTERM387_OTERM751_OTERM1389  ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[11]_OTERM123_OTERM317_OTERM659_OTERM1421 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[11]_OTERM123_OTERM317_OTERM659_OTERM1453 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[11]_OTERM123_OTERM317_OTERM683_OTERM1293 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[11]_OTERM123_OTERM317_OTERM683_OTERM1325 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM125_OTERM413_OTERM763_OTERM1355 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM125_OTERM413_OTERM763_OTERM1387 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM139_OTERM343_OTERM685_OTERM1419 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM139_OTERM343_OTERM685_OTERM1451 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM139_OTERM343_OTERM695_OTERM1291 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM139_OTERM343_OTERM695_OTERM1323 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[13]_OTERM127_OTERM415_OTERM765_OTERM1353 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[13]_OTERM127_OTERM415_OTERM765_OTERM1385 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[13]_OTERM141_OTERM345_OTERM687_OTERM1417 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[13]_OTERM141_OTERM345_OTERM687_OTERM1449 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[13]_OTERM141_OTERM345_OTERM697_OTERM1289 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[13]_OTERM141_OTERM345_OTERM697_OTERM1321 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM129_OTERM417_OTERM767_OTERM1351 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM129_OTERM417_OTERM767_OTERM1383 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM347_OTERM689_OTERM1415 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM347_OTERM689_OTERM1447 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM347_OTERM699_OTERM1287 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM347_OTERM699_OTERM1319 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[15]_OTERM131_OTERM419_OTERM769_OTERM1349 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[15]_OTERM131_OTERM419_OTERM769_OTERM1381 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[15]_OTERM145_OTERM349_OTERM691_OTERM1413 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[15]_OTERM145_OTERM349_OTERM691_OTERM1445 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[15]_OTERM145_OTERM349_OTERM701_OTERM1285 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[15]_OTERM145_OTERM349_OTERM701_OTERM1317 ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM27_OTERM155_OTERM529_OTERM1057   ; Duplicated       ; Physical Synthesis ; Timing optimization ; REGOUT    ;                ; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM27_OTERM155_OTERM529_OTERM1057~_Duplicate ; REGOUT           ;                       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM27_OTERM155_OTERM529_OTERM1057   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[0]                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[0]_OTERM2303_OTERM2403                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[0]_OTERM2303_OTERM2405                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[0]_OTERM2327                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[1]                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[1]_OTERM2305_OTERM2401                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[1]_OTERM2305_OTERM2407                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[1]_OTERM2329                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[2]                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[2]_OTERM2307_OTERM2399                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[2]_OTERM2307_OTERM2409                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[2]_OTERM2331                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[3]                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[3]_OTERM2309_OTERM2397                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[3]_OTERM2309_OTERM2411                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[3]_OTERM2333                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[4]                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[4]_OTERM2311_OTERM2395                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[4]_OTERM2311_OTERM2413                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[4]_OTERM2335                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[5]                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[5]_OTERM2313_OTERM2393                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[5]_OTERM2313_OTERM2415                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[5]_OTERM2337                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[6]                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[6]_OTERM2315_OTERM2391                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[6]_OTERM2315_OTERM2417                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[6]_OTERM2339                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[7]                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[7]_OTERM2317_OTERM2389                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[7]_OTERM2317_OTERM2419                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[7]_OTERM2341                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[8]                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[8]_OTERM2319_OTERM2387                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[8]_OTERM2319_OTERM2421                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[8]_OTERM2343                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[9]                                                            ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[9]_OTERM2321_OTERM2385                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[9]_OTERM2321_OTERM2423                                        ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[9]_OTERM2345                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[10]                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[10]_OTERM2323_OTERM2383                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[10]_OTERM2323_OTERM2425                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[10]_OTERM2347                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[11]                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[11]_OTERM2325_OTERM2381                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[11]_OTERM2325_OTERM2427                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[11]_OTERM2349                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[12]                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[12]_OTERM2351_OTERM2443                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[12]_OTERM2351_OTERM2445                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[12]_OTERM2367                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[13]                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[13]_OTERM2353_OTERM2441                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[13]_OTERM2353_OTERM2447                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[13]_OTERM2369                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[14]                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[14]_OTERM2355_OTERM2439                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[14]_OTERM2355_OTERM2449                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[14]_OTERM2371                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[15]                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[15]_OTERM2357_OTERM2437                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[15]_OTERM2357_OTERM2451                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[15]_OTERM2373                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[16]                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[16]_OTERM2359_OTERM2435                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[16]_OTERM2359_OTERM2453                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[16]_OTERM2375                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[17]                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[17]_OTERM2361_OTERM2433                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[17]_OTERM2361_OTERM2455                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[17]_OTERM2377                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[18]                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[18]_OTERM2363_OTERM2431                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[18]_OTERM2363_OTERM2457                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[18]_OTERM2379                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[19]                                                           ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|f_output[19]_OTERM2365_OTERM2429                                       ; Retimed Register ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|input_func_55[70]~14                                                   ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ;                ; Correlation_function:corr_long|input_func_55[70]~14_Duplicate_98                                               ; COMBOUT          ;                       ;
; Correlation_function:corr_long|input_func_55[70]~14                                                   ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
; Correlation_function:corr_long|input_func_55[76]~4                                                    ; Duplicated       ; Physical Synthesis ; Timing optimization ; COMBOUT   ;                ; Correlation_function:corr_long|input_func_55[76]~4_Duplicate_97                                                ; COMBOUT          ;                       ;
; Correlation_function:corr_long|input_func_55[76]~4                                                    ; Deleted          ; Physical Synthesis ; Timing optimization ;           ;                ;                                                                                                                ;                  ;                       ;
+-------------------------------------------------------------------------------------------------------+------------------+--------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 3586 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 3586 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 3583    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 3       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/output_files/Uni_Projektas.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 2,087 / 4,608 ( 45 % )     ;
;     -- Combinational with no register       ; 832                        ;
;     -- Register only                        ; 182                        ;
;     -- Combinational with a register        ; 1073                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 123                        ;
;     -- 3 input functions                    ; 1545                       ;
;     -- <=2 input functions                  ; 237                        ;
;     -- Register only                        ; 182                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 1199                       ;
;     -- arithmetic mode                      ; 706                        ;
;                                             ;                            ;
; Total registers*                            ; 1,255 / 4,851 ( 26 % )     ;
;     -- Dedicated logic registers            ; 1,255 / 4,608 ( 27 % )     ;
;     -- I/O registers                        ; 0 / 243 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 169 / 288 ( 59 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 19 / 89 ( 21 % )           ;
;     -- Clock pins                           ; 2 / 4 ( 50 % )             ;
;                                             ;                            ;
; Global signals                              ; 2                          ;
; M4Ks                                        ; 24 / 26 ( 92 % )           ;
; Total block memory bits                     ; 6,272 / 119,808 ( 5 % )    ;
; Total block memory implementation bits      ; 110,592 / 119,808 ( 92 % ) ;
; Embedded Multiplier 9-bit elements          ; 25 / 26 ( 96 % )           ;
; PLLs                                        ; 0 / 2 ( 0 % )              ;
; Global clocks                               ; 2 / 8 ( 25 % )             ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 22% / 23% / 21%            ;
; Peak interconnect usage (total/H/V)         ; 29% / 29% / 29%            ;
; Maximum fan-out                             ; 784                        ;
; Highest non-global fan-out                  ; 784                        ;
; Total fan-out                               ; 9980                       ;
; Average fan-out                             ; 2.95                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 2087 / 4608 ( 45 % ) ; 0 / 4608 ( 0 % )               ;
;     -- Combinational with no register       ; 832                  ; 0                              ;
;     -- Register only                        ; 182                  ; 0                              ;
;     -- Combinational with a register        ; 1073                 ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 123                  ; 0                              ;
;     -- 3 input functions                    ; 1545                 ; 0                              ;
;     -- <=2 input functions                  ; 237                  ; 0                              ;
;     -- Register only                        ; 182                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 1199                 ; 0                              ;
;     -- arithmetic mode                      ; 706                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 1255                 ; 0                              ;
;     -- Dedicated logic registers            ; 1255 / 4608 ( 27 % ) ; 0 / 4608 ( 0 % )               ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 169 / 288 ( 59 % )   ; 0 / 288 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 19                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 25 / 26 ( 96 % )     ; 0 / 26 ( 0 % )                 ;
; Total memory bits                           ; 6272                 ; 0                              ;
; Total RAM block bits                        ; 110592               ; 0                              ;
; M4K                                         ; 24 / 26 ( 92 % )     ; 0 / 26 ( 0 % )                 ;
; Clock control block                         ; 2 / 10 ( 20 % )      ; 0 / 10 ( 0 % )                 ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 0                    ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 0                              ;
;     -- Output Connections                   ; 0                    ; 0                              ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 10899                ; 0                              ;
;     -- Registered Connections               ; 5151                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 10                   ; 0                              ;
;     -- Output Ports                         ; 8                    ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                       ;
+------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; ADC_IN[0]  ; 87    ; 3        ; 28           ; 6            ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; ADC_IN[1]  ; 88    ; 3        ; 28           ; 7            ; 3           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; ADC_IN[2]  ; 89    ; 3        ; 28           ; 7            ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; ADC_IN[3]  ; 90    ; 3        ; 28           ; 7            ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; ADC_IN[4]  ; 91    ; 3        ; 28           ; 7            ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; ADC_IN[5]  ; 118   ; 2        ; 21           ; 14           ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; ADC_IN[6]  ; 119   ; 2        ; 21           ; 14           ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; ADC_IN[7]  ; 97    ; 3        ; 28           ; 9            ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; CLK        ; 3     ; 1        ; 0            ; 13           ; 2           ; 669                   ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; Off         ; User                 ;
; CLK(n)     ; 4     ; 1        ; 0            ; 13           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; Off         ; User                 ;
; UART_RX_RX ; 47    ; 4        ; 5            ; 0            ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
+------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                               ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; DATA_OUT[0] ; 132   ; 2        ; 9            ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; DATA_OUT[1] ; 135   ; 2        ; 3            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; DATA_OUT[2] ; 45    ; 4        ; 3            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; DATA_OUT[3] ; 48    ; 4        ; 5            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; DATA_OUT[4] ; 134   ; 2        ; 7            ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; DATA_OUT[5] ; 137   ; 2        ; 3            ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; SYNC        ; 144   ; 2        ; 1            ; 14           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; UART_TX     ; 40    ; 4        ; 1            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 4 / 19 ( 21 % ) ; 2.5V          ; --           ;
; 2        ; 7 / 23 ( 30 % ) ; 3.3V          ; --           ;
; 3        ; 7 / 23 ( 30 % ) ; 3.3V          ; --           ;
; 4        ; 4 / 24 ( 17 % ) ; 3.3V          ; --           ;
+----------+-----------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 2        ; 1          ; 1        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 3        ; 2          ; 1        ; CLK                                      ; input  ; LVDS         ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 4        ; 3          ; 1        ; CLK(n)                                   ; input  ; LVDS         ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 5        ;            ; 1        ; VCCIO1                                   ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 6        ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 7        ; 10         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 11         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 9        ; 12         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 10       ; 13         ; 1        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 11       ; 14         ; 1        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 12       ; 15         ; 1        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 13       ; 16         ; 1        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 14       ; 17         ; 1        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ; 20         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 18       ; 21         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 22         ; 1        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 23         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 22       ; 24         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 23       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 24       ; 25         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 25       ; 26         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 26       ; 27         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 27       ; 28         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 28       ; 32         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 29       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 30       ; 40         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 31       ; 41         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 32       ; 42         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 33       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 34       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 35       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 39       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 40       ; 43         ; 4        ; UART_TX                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 41       ; 44         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 42       ; 45         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 43       ; 46         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 44       ; 47         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 45       ; 48         ; 4        ; DATA_OUT[2]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 46       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 47       ; 49         ; 4        ; UART_RX_RX                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 48       ; 50         ; 4        ; DATA_OUT[3]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 49       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 50       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 51       ; 52         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 52       ; 53         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 53       ; 57         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 54       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 55       ; 58         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 56       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 57       ; 59         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 58       ; 60         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 59       ; 63         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 60       ; 64         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 61       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 62       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 63       ; 72         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 64       ; 75         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 65       ; 76         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 66       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 67       ; 79         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 68       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 69       ; 80         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 70       ; 81         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 71       ; 82         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 72       ; 83         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 73       ; 84         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 74       ; 85         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 75       ; 86         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 76       ; 87         ; 3        ; ~LVDS41p/nCEO~                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 77       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 78       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 79       ; 95         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 80       ; 97         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 81       ; 98         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 82       ; 99         ; 3        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 100        ; 3        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 84       ; 101        ; 3        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 85       ; 102        ; 3        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 86       ; 103        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 87       ; 104        ; 3        ; ADC_IN[0]                                ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 88       ; 105        ; 3        ; ADC_IN[1]                                ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 89       ; 106        ; 3        ; ADC_IN[2]                                ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 90       ; 107        ; 3        ; ADC_IN[3]                                ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 91       ; 108        ; 3        ; ADC_IN[4]                                ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 92       ; 109        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 93       ; 110        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 94       ; 111        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 95       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 96       ; 112        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 97       ; 113        ; 3        ; ADC_IN[7]                                ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 98       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 99       ; 119        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 100      ; 120        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 101      ; 121        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 102      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 103      ; 125        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 104      ; 126        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 105      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 106      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 107      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 111      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 112      ; 127        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 113      ; 128        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 114      ; 129        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 115      ; 130        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 116      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 117      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 118      ; 134        ; 2        ; ADC_IN[5]                                ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 119      ; 135        ; 2        ; ADC_IN[6]                                ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 120      ; 137        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 121      ; 138        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 122      ; 139        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 123      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 125      ; 144        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 126      ; 145        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 127      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 128      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 129      ; 148        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 130      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 132      ; 153        ; 2        ; DATA_OUT[0]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 133      ; 154        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 134      ; 155        ; 2        ; DATA_OUT[4]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 135      ; 162        ; 2        ; DATA_OUT[1]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 136      ; 163        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 137      ; 164        ; 2        ; DATA_OUT[5]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 138      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 139      ; 165        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 140      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 166        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 142      ; 167        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 143      ; 168        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 144      ; 169        ; 2        ; SYNC                                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                ; Library Name ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |UNI_Projektas                                     ; 2087 (1)    ; 1255 (0)                  ; 0 (0)         ; 6272        ; 24   ; 25           ; 25      ; 0         ; 19   ; 0            ; 832 (1)      ; 182 (0)           ; 1073 (0)         ; |UNI_Projektas                                                                                                                                                                                     ; work         ;
;    |ADC_Manager:ADC_Manager1|                      ; 446 (446)   ; 168 (168)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 276 (276)    ; 19 (19)           ; 151 (151)        ; |UNI_Projektas|ADC_Manager:ADC_Manager1                                                                                                                                                            ; work         ;
;    |ADC_ram_shifter:adc_ram_shifter_1|             ; 537 (537)   ; 529 (529)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 10 (10)           ; 520 (520)        ; |UNI_Projektas|ADC_ram_shifter:adc_ram_shifter_1                                                                                                                                                   ; work         ;
;    |Clock_divider:clock_divider1|                  ; 24 (24)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 19 (19)          ; |UNI_Projektas|Clock_divider:clock_divider1                                                                                                                                                        ; work         ;
;    |Correlation_function:corr_long|                ; 1021 (484)  ; 479 (79)                  ; 0 (0)         ; 0           ; 0    ; 25           ; 25      ; 0         ; 0    ; 0            ; 518 (330)    ; 148 (19)          ; 355 (135)        ; |UNI_Projektas|Correlation_function:corr_long                                                                                                                                                      ; work         ;
;       |Correlation_Gate:gate5|                     ; 285 (285)   ; 192 (192)                 ; 0 (0)         ; 0           ; 0    ; 12           ; 12      ; 0         ; 0    ; 0            ; 93 (93)      ; 58 (58)           ; 134 (134)        ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate5                                                                                                                               ; work         ;
;          |lpm_mult:Mult0|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult0                                                                                                                ; work         ;
;             |mult_o5t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult0|mult_o5t:auto_generated                                                                                        ; work         ;
;          |lpm_mult:Mult10|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult10                                                                                                               ; work         ;
;             |mult_o5t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult10|mult_o5t:auto_generated                                                                                       ; work         ;
;          |lpm_mult:Mult11|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult11                                                                                                               ; work         ;
;             |mult_o5t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult11|mult_o5t:auto_generated                                                                                       ; work         ;
;          |lpm_mult:Mult1|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult1                                                                                                                ; work         ;
;             |mult_o5t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult1|mult_o5t:auto_generated                                                                                        ; work         ;
;          |lpm_mult:Mult2|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult2                                                                                                                ; work         ;
;             |mult_o5t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult2|mult_o5t:auto_generated                                                                                        ; work         ;
;          |lpm_mult:Mult3|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult3                                                                                                                ; work         ;
;             |mult_o5t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult3|mult_o5t:auto_generated                                                                                        ; work         ;
;          |lpm_mult:Mult4|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult4                                                                                                                ; work         ;
;             |mult_o5t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult4|mult_o5t:auto_generated                                                                                        ; work         ;
;          |lpm_mult:Mult5|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult5                                                                                                                ; work         ;
;             |mult_o5t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult5|mult_o5t:auto_generated                                                                                        ; work         ;
;          |lpm_mult:Mult6|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult6                                                                                                                ; work         ;
;             |mult_o5t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult6|mult_o5t:auto_generated                                                                                        ; work         ;
;          |lpm_mult:Mult7|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult7                                                                                                                ; work         ;
;             |mult_o5t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult7|mult_o5t:auto_generated                                                                                        ; work         ;
;          |lpm_mult:Mult8|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult8                                                                                                                ; work         ;
;             |mult_o5t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult8|mult_o5t:auto_generated                                                                                        ; work         ;
;          |lpm_mult:Mult9|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult9                                                                                                                ; work         ;
;             |mult_o5t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult9|mult_o5t:auto_generated                                                                                        ; work         ;
;       |Correlation_Gate:gate6|                     ; 304 (304)   ; 208 (208)                 ; 0 (0)         ; 0           ; 0    ; 13           ; 13      ; 0         ; 0    ; 0            ; 95 (95)      ; 71 (71)           ; 138 (138)        ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate6                                                                                                                               ; work         ;
;          |lpm_mult:Mult0|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult0                                                                                                                ; work         ;
;             |mult_o5t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult0|mult_o5t:auto_generated                                                                                        ; work         ;
;          |lpm_mult:Mult10|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult10                                                                                                               ; work         ;
;             |mult_o5t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult10|mult_o5t:auto_generated                                                                                       ; work         ;
;          |lpm_mult:Mult11|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult11                                                                                                               ; work         ;
;             |mult_o5t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult11|mult_o5t:auto_generated                                                                                       ; work         ;
;          |lpm_mult:Mult12|                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult12                                                                                                               ; work         ;
;             |mult_o5t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult12|mult_o5t:auto_generated                                                                                       ; work         ;
;          |lpm_mult:Mult1|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult1                                                                                                                ; work         ;
;             |mult_o5t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult1|mult_o5t:auto_generated                                                                                        ; work         ;
;          |lpm_mult:Mult2|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult2                                                                                                                ; work         ;
;             |mult_o5t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult2|mult_o5t:auto_generated                                                                                        ; work         ;
;          |lpm_mult:Mult3|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult3                                                                                                                ; work         ;
;             |mult_o5t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult3|mult_o5t:auto_generated                                                                                        ; work         ;
;          |lpm_mult:Mult4|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult4                                                                                                                ; work         ;
;             |mult_o5t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult4|mult_o5t:auto_generated                                                                                        ; work         ;
;          |lpm_mult:Mult5|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult5                                                                                                                ; work         ;
;             |mult_o5t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult5|mult_o5t:auto_generated                                                                                        ; work         ;
;          |lpm_mult:Mult6|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult6                                                                                                                ; work         ;
;             |mult_o5t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult6|mult_o5t:auto_generated                                                                                        ; work         ;
;          |lpm_mult:Mult7|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult7                                                                                                                ; work         ;
;             |mult_o5t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult7|mult_o5t:auto_generated                                                                                        ; work         ;
;          |lpm_mult:Mult8|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult8                                                                                                                ; work         ;
;             |mult_o5t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult8|mult_o5t:auto_generated                                                                                        ; work         ;
;          |lpm_mult:Mult9|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult9                                                                                                                ; work         ;
;             |mult_o5t:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult9|mult_o5t:auto_generated                                                                                        ; work         ;
;    |UART_Controller:UART_Controller_1|             ; 90 (8)      ; 62 (8)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (0)       ; 5 (1)             ; 60 (8)           ; |UNI_Projektas|UART_Controller:UART_Controller_1                                                                                                                                                   ; work         ;
;       |Clock_divider:uart_clk_divider|             ; 30 (30)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 20 (20)          ; |UNI_Projektas|UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider                                                                                                                    ; work         ;
;       |UART_FIFO_wizard:uart_fifo|                 ; 22 (0)      ; 14 (0)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 15 (0)           ; |UNI_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo                                                                                                                        ; work         ;
;          |scfifo:scfifo_component|                 ; 22 (0)      ; 14 (0)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 15 (0)           ; |UNI_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component                                                                                                ; work         ;
;             |scfifo_ka21:auto_generated|           ; 22 (0)      ; 14 (0)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 15 (0)           ; |UNI_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated                                                                     ; work         ;
;                |a_dpfifo_rg21:dpfifo|              ; 22 (2)      ; 14 (0)                    ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (1)        ; 0 (0)             ; 15 (1)           ; |UNI_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo                                                ; work         ;
;                   |a_fefifo_76e:fifo_state|        ; 12 (8)      ; 6 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 6 (2)            ; |UNI_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state                        ; work         ;
;                      |cntr_pj7:count_usedw|        ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |UNI_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw   ; work         ;
;                   |cntr_djb:rd_ptr_count|          ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |UNI_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count                          ; work         ;
;                   |cntr_djb:wr_ptr|                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |UNI_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr                                ; work         ;
;                   |dpram_st01:FIFOram|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram                             ; work         ;
;                      |altsyncram_0sj1:altsyncram2| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2 ; work         ;
;       |UART_TX:uart_tx_1|                          ; 32 (32)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 4 (4)             ; 20 (20)          ; |UNI_Projektas|UART_Controller:UART_Controller_1|UART_TX:uart_tx_1                                                                                                                                 ; work         ;
;    |big_ram_wizard:ram1|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 10   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|big_ram_wizard:ram1                                                                                                                                                                 ; work         ;
;       |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 10   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component                                                                                                                                 ; work         ;
;          |altsyncram_hf52:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 10   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated                                                                                                  ; work         ;
;    |big_ram_wizard:ram2|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|big_ram_wizard:ram2                                                                                                                                                                 ; work         ;
;       |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component                                                                                                                                 ; work         ;
;          |altsyncram_hf52:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated                                                                                                  ; work         ;
;    |corr_func_rom_1:ram3|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|corr_func_rom_1:ram3                                                                                                                                                                ; work         ;
;       |altsyncram:altsyncram_component|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component                                                                                                                                ; work         ;
;          |altsyncram_he42:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |UNI_Projektas|corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated                                                                                                 ; work         ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                  ;
+-------------+----------+---------------+---------------+-----------------------+-----+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+-------------+----------+---------------+---------------+-----------------------+-----+
; DATA_OUT[0] ; Output   ; --            ; --            ; --                    ; --  ;
; DATA_OUT[1] ; Output   ; --            ; --            ; --                    ; --  ;
; DATA_OUT[2] ; Output   ; --            ; --            ; --                    ; --  ;
; DATA_OUT[3] ; Output   ; --            ; --            ; --                    ; --  ;
; DATA_OUT[4] ; Output   ; --            ; --            ; --                    ; --  ;
; DATA_OUT[5] ; Output   ; --            ; --            ; --                    ; --  ;
; SYNC        ; Output   ; --            ; --            ; --                    ; --  ;
; UART_TX     ; Output   ; --            ; --            ; --                    ; --  ;
; UART_RX_RX  ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; CLK         ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; ADC_IN[0]   ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; ADC_IN[1]   ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; ADC_IN[2]   ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; ADC_IN[3]   ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; ADC_IN[4]   ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; ADC_IN[5]   ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; ADC_IN[6]   ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; ADC_IN[7]   ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; CLK(n)      ; Input    ; --            ; --            ; --                    ; --  ;
+-------------+----------+---------------+---------------+-----------------------+-----+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                           ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; UART_RX_RX                                                                                                                                                                                                    ;                   ;         ;
; CLK                                                                                                                                                                                                           ;                   ;         ;
;      - ADC_Manager:ADC_Manager1|c_00_value[0]                                                                                                                                                                 ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_00_value[1]                                                                                                                                                                 ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_00_value[2]                                                                                                                                                                 ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_00_value[3]                                                                                                                                                                 ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_00_value[4]                                                                                                                                                                 ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_00_value[5]                                                                                                                                                                 ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_00_value[6]                                                                                                                                                                 ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_00_value[7]                                                                                                                                                                 ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_00_value[8]                                                                                                                                                                 ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_00_value[9]                                                                                                                                                                 ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_00_value[10]                                                                                                                                                                ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_00_value[11]                                                                                                                                                                ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_10_value[0]                                                                                                                                                                 ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_10_value[1]                                                                                                                                                                 ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_10_value[2]                                                                                                                                                                 ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_10_value[3]                                                                                                                                                                 ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_10_value[4]                                                                                                                                                                 ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_10_value[5]                                                                                                                                                                 ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_10_value[6]                                                                                                                                                                 ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_10_value[7]                                                                                                                                                                 ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_10_value[8]                                                                                                                                                                 ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_10_value[9]                                                                                                                                                                 ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_10_value[10]                                                                                                                                                                ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_10_value[11]                                                                                                                                                                ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_11_value[0]                                                                                                                                                                 ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_11_value[1]                                                                                                                                                                 ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_11_value[2]                                                                                                                                                                 ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_11_value[3]                                                                                                                                                                 ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_11_value[4]                                                                                                                                                                 ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_11_value[5]                                                                                                                                                                 ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_11_value[6]                                                                                                                                                                 ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_11_value[7]                                                                                                                                                                 ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_11_value[8]                                                                                                                                                                 ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_11_value[9]                                                                                                                                                                 ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_11_value[10]                                                                                                                                                                ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_11_value[11]                                                                                                                                                                ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_01_value[0]                                                                                                                                                                 ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_01_value[1]                                                                                                                                                                 ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_01_value[2]                                                                                                                                                                 ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_01_value[3]                                                                                                                                                                 ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_01_value[4]                                                                                                                                                                 ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_01_value[5]                                                                                                                                                                 ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_01_value[6]                                                                                                                                                                 ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_01_value[7]                                                                                                                                                                 ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_01_value[8]                                                                                                                                                                 ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_01_value[9]                                                                                                                                                                 ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_01_value[10]                                                                                                                                                                ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_01_value[11]                                                                                                                                                                ; 1                 ; 0       ;
;      - Clock_divider:clock_divider1|clock_out                                                                                                                                                                 ; 0                 ; 0       ;
;      - big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a0                                                                                                        ; 0                 ; 0       ;
;      - big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a4                                                                                                        ; 1                 ; 0       ;
;      - big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a16                                                                                                       ; 1                 ; 0       ;
;      - big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a32                                                                                                       ; 1                 ; 0       ;
;      - big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a37                                                                                                       ; 1                 ; 0       ;
;      - big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48                                                                                                       ; 0                 ; 0       ;
;      - big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a51                                                                                                       ; 1                 ; 0       ;
;      - big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a56                                                                                                       ; 1                 ; 0       ;
;      - big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a64                                                                                                       ; 0                 ; 0       ;
;      - big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a80                                                                                                       ; 1                 ; 0       ;
;      - big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a40                                                                                                       ; 1                 ; 0       ;
;      - big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a48                                                                                                       ; 0                 ; 0       ;
;      - big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a58                                                                                                       ; 1                 ; 0       ;
;      - big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a76                                                                                                       ; 0                 ; 0       ;
;      - big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ram_block1a96                                                                                                       ; 1                 ; 0       ;
;      - corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0                                                                                                       ; 0                 ; 0       ;
;      - corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a8                                                                                                       ; 0                 ; 0       ;
;      - corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16                                                                                                      ; 0                 ; 0       ;
;      - corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34                                                                                                      ; 0                 ; 0       ;
;      - corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a48                                                                                                      ; 0                 ; 0       ;
;      - corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56                                                                                                      ; 0                 ; 0       ;
;      - corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a100                                                                                                     ; 0                 ; 0       ;
;      - corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a118                                                                                                     ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX                                                                                                                                                 ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|counter_reg_bit1a[3] ; 1                 ; 0       ;
;      - UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|counter_reg_bit1a[2] ; 1                 ; 0       ;
;      - UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|counter_reg_bit1a[1] ; 1                 ; 0       ;
;      - UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|counter_reg_bit1a[0] ; 1                 ; 0       ;
;      - UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0       ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0       ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|counter_reg_bit4a[3]                        ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|counter_reg_bit4a[2]                        ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|counter_reg_bit4a[1]                        ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|counter_reg_bit4a[0]                        ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|counter_reg_bit4a[3]                              ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|counter_reg_bit4a[2]                              ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|counter_reg_bit4a[1]                              ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|counter_reg_bit4a[0]                              ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|data_buffer[0]                                                                                                                                                                ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|data_buffer[1]                                                                                                                                                                ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|data_buffer[2]                                                                                                                                                                ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|data_buffer[3]                                                                                                                                                                ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|data_buffer[5]                                                                                                                                                                ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|data_buffer[4]                                                                                                                                                                ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                                                   ; 1                 ; 0       ;
;      - Correlation_function:corr_long|output_56[2]                                                                                                                                                            ; 1                 ; 0       ;
;      - Correlation_function:corr_long|output_56[3]                                                                                                                                                            ; 1                 ; 0       ;
;      - Correlation_function:corr_long|output_56[4]                                                                                                                                                            ; 1                 ; 0       ;
;      - Correlation_function:corr_long|output_56[5]                                                                                                                                                            ; 1                 ; 0       ;
;      - Correlation_function:corr_long|output_56[6]                                                                                                                                                            ; 1                 ; 0       ;
;      - Correlation_function:corr_long|output_56[7]                                                                                                                                                            ; 1                 ; 0       ;
;      - Correlation_function:corr_long|output_56[8]                                                                                                                                                            ; 1                 ; 0       ;
;      - Correlation_function:corr_long|output_56[9]                                                                                                                                                            ; 1                 ; 0       ;
;      - Correlation_function:corr_long|output_56[10]                                                                                                                                                           ; 0                 ; 0       ;
;      - Correlation_function:corr_long|output_56[11]                                                                                                                                                           ; 0                 ; 0       ;
;      - Correlation_function:corr_long|output_56[1]                                                                                                                                                            ; 1                 ; 0       ;
;      - Correlation_function:corr_long|output_56[0]                                                                                                                                                            ; 1                 ; 0       ;
;      - Correlation_function:corr_long|output_56[12]                                                                                                                                                           ; 0                 ; 0       ;
;      - Correlation_function:corr_long|output_56[13]                                                                                                                                                           ; 0                 ; 0       ;
;      - Correlation_function:corr_long|output_56[14]                                                                                                                                                           ; 0                 ; 0       ;
;      - Correlation_function:corr_long|output_56[15]                                                                                                                                                           ; 0                 ; 0       ;
;      - Correlation_function:corr_long|output_56[16]                                                                                                                                                           ; 0                 ; 0       ;
;      - Correlation_function:corr_long|output_56[17]                                                                                                                                                           ; 0                 ; 0       ;
;      - Correlation_function:corr_long|output_56[18]                                                                                                                                                           ; 0                 ; 0       ;
;      - Correlation_function:corr_long|output_56[19]                                                                                                                                                           ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|main_state.finding_bits                                                                                                                                                       ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_short_func_input_index[3]                                                                                                                                                   ; 0                 ; 0       ;
;      - Clock_divider:clock_divider1|counter[14]                                                                                                                                                               ; 1                 ; 0       ;
;      - Clock_divider:clock_divider1|counter[13]                                                                                                                                                               ; 1                 ; 0       ;
;      - Clock_divider:clock_divider1|counter[12]                                                                                                                                                               ; 1                 ; 0       ;
;      - Clock_divider:clock_divider1|counter[11]                                                                                                                                                               ; 1                 ; 0       ;
;      - Clock_divider:clock_divider1|counter[10]                                                                                                                                                               ; 1                 ; 0       ;
;      - Clock_divider:clock_divider1|counter[9]                                                                                                                                                                ; 1                 ; 0       ;
;      - Clock_divider:clock_divider1|counter[8]                                                                                                                                                                ; 1                 ; 0       ;
;      - Clock_divider:clock_divider1|counter[7]                                                                                                                                                                ; 1                 ; 0       ;
;      - Clock_divider:clock_divider1|counter[6]                                                                                                                                                                ; 1                 ; 0       ;
;      - Clock_divider:clock_divider1|counter[5]                                                                                                                                                                ; 1                 ; 0       ;
;      - Clock_divider:clock_divider1|counter[4]                                                                                                                                                                ; 1                 ; 0       ;
;      - Clock_divider:clock_divider1|counter[3]                                                                                                                                                                ; 1                 ; 0       ;
;      - Clock_divider:clock_divider1|counter[1]                                                                                                                                                                ; 1                 ; 0       ;
;      - Clock_divider:clock_divider1|counter[15]                                                                                                                                                               ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|main_state.read_init_mem                                                                                                                                                      ; 0                 ; 0       ;
;      - Clock_divider:clock_divider1|counter[2]                                                                                                                                                                ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                 ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                                                                                                   ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|c_short_func_input_index[1]                                                                                                                                                   ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|main_state.waiting_bits                                                                                                                                                       ; 0                 ; 0       ;
;      - Clock_divider:clock_divider1|counter[0]                                                                                                                                                                ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out                                                                                                                             ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                 ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|main_state.finding_preambule                                                                                                                                                  ; 0                 ; 0       ;
;      - Correlation_function:corr_long|f                                                                                                                                                                       ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|main_state.waiting_preambule                                                                                                                                                  ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|data_counts[12]                                                                                                                                                               ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|data_counts[29]                                                                                                                                                               ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|data_counts[23]                                                                                                                                                               ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|data_counts[22]                                                                                                                                                               ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|data_counts[21]                                                                                                                                                               ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|data_counts[20]                                                                                                                                                               ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|data_counts[19]                                                                                                                                                               ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|data_counts[18]                                                                                                                                                               ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|data_counts[17]                                                                                                                                                               ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|data_counts[16]                                                                                                                                                               ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|data_counts[15]                                                                                                                                                               ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|data_counts[14]                                                                                                                                                               ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|data_counts[13]                                                                                                                                                               ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|data_counts[11]                                                                                                                                                               ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|data_counts[10]                                                                                                                                                               ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|data_counts[9]                                                                                                                                                                ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|data_counts[8]                                                                                                                                                                ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|data_counts[7]                                                                                                                                                                ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|data_counts[6]                                                                                                                                                                ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|data_counts[5]                                                                                                                                                                ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|data_counts[1]                                                                                                                                                                ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|data_counts[4]                                                                                                                                                                ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|data_counts[2]                                                                                                                                                                ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|data_counts[0]                                                                                                                                                                ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|data_counts[3]                                                                                                                                                                ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|data_counts[31]                                                                                                                                                               ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|data_counts[30]                                                                                                                                                               ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|data_counts[24]                                                                                                                                                               ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|data_counts[28]                                                                                                                                                               ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|data_counts[27]                                                                                                                                                               ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|data_counts[26]                                                                                                                                                               ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|data_counts[25]                                                                                                                                                               ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|main_state.waiting_after                                                                                                                                                      ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|main_state.sending_bits                                                                                                                                                       ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|DATA_DONE                                                                                                                                                                     ; 1                 ; 0       ;
;      - UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                    ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                               ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                             ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[7]                                                                                                                            ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[6]                                                                                                                            ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[0]                                                                                                                            ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[2]                                                                                                                            ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[1]                                                                                                                            ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[4]                                                                                                                            ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[3]                                                                                                                            ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[5]                                                                                                                            ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[14]                                                                                                                           ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[13]                                                                                                                           ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[12]                                                                                                                           ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[11]                                                                                                                           ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[10]                                                                                                                           ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[9]                                                                                                                            ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[15]                                                                                                                           ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[8]                                                                                                                            ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                 ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                               ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                      ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                                 ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                             ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                               ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                      ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                             ; 0                 ; 0       ;
;      - UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                             ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|corr_func_rom_adress_a[0]                                                                                                                                                     ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[1]                                                                                                                                                     ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[2]                                                                                                                                                     ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[3]                                                                                                                                                     ; 0                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[0]                                                                                                                                                     ; 1                 ; 0       ;
;      - ADC_Manager:ADC_Manager1|bit_polarity                                                                                                                                                                  ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[15]_OTERM55_OTERM277_NEW_REG594                                                                                                           ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM53_OTERM275_NEW_REG596                                                                                                           ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[13]_OTERM51_OTERM273_NEW_REG598                                                                                                           ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[12]_OTERM49_OTERM271_NEW_REG600                                                                                                           ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM23_OTERM245_NEW_REG602                                                                                                           ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM21_OTERM243_NEW_REG604                                                                                                           ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM19_OTERM241_NEW_REG606                                                                                                            ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM17_OTERM239_NEW_REG608                                                                                                            ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM15_OTERM237_NEW_REG610                                                                                                            ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM235_NEW_REG612                                                                                                            ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM11_OTERM233_NEW_REG614                                                                                                            ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM231_NEW_REG616                                                                                                             ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM7_OTERM229_NEW_REG618                                                                                                             ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM5_OTERM227_NEW_REG620                                                                                                             ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM225_NEW_REG622                                                                                                             ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM1_OTERM223_NEW_REG624                                                                                                             ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[15]_OTERM69_OTERM219_NEW_REG772                                                                                                           ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM67_OTERM217_NEW_REG774                                                                                                           ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[13]_OTERM65_OTERM215_NEW_REG776                                                                                                           ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[12]_OTERM63_OTERM213_NEW_REG778                                                                                                           ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM47_OTERM199_NEW_REG780                                                                                                           ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM45_OTERM197_NEW_REG782                                                                                                           ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM43_OTERM195_NEW_REG784                                                                                                            ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM41_OTERM193_NEW_REG786                                                                                                            ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM39_OTERM191_NEW_REG788                                                                                                            ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM37_OTERM189_NEW_REG790                                                                                                            ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM35_OTERM187_NEW_REG792                                                                                                            ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM33_OTERM185_NEW_REG794                                                                                                            ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM31_OTERM183_NEW_REG796                                                                                                            ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM29_OTERM181_NEW_REG798                                                                                                            ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM27_OTERM179_NEW_REG800                                                                                                            ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM25_OTERM177_NEW_REG802                                                                                                            ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[15]_OTERM69_OTERM219_NEW_REG804                                                                                                           ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM67_OTERM217_NEW_REG806                                                                                                           ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[13]_OTERM65_OTERM215_NEW_REG808                                                                                                           ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[12]_OTERM63_OTERM213_NEW_REG810                                                                                                           ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM47_OTERM199_NEW_REG812                                                                                                           ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM45_OTERM197_NEW_REG814                                                                                                           ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM43_OTERM195_NEW_REG816                                                                                                            ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM41_OTERM193_NEW_REG818                                                                                                            ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM39_OTERM191_NEW_REG820                                                                                                            ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM37_OTERM189_NEW_REG822                                                                                                            ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM35_OTERM187_NEW_REG824                                                                                                            ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM33_OTERM185_NEW_REG826                                                                                                            ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM31_OTERM183_NEW_REG828                                                                                                            ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM29_OTERM181_NEW_REG830                                                                                                            ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM27_OTERM179_NEW_REG832                                                                                                            ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM25_OTERM177_NEW_REG834                                                                                                            ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[15]_OTERM145_OTERM361_NEW_REG836                                                                                                          ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM359_NEW_REG838                                                                                                          ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[13]_OTERM141_OTERM357_NEW_REG840                                                                                                          ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM139_OTERM355_NEW_REG842                                                                                                          ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[11]_OTERM123_OTERM341_NEW_REG844                                                                                                          ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[10]_OTERM121_OTERM339_NEW_REG846                                                                                                          ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM119_OTERM337_NEW_REG848                                                                                                           ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[8]_OTERM117_OTERM335_NEW_REG850                                                                                                           ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[7]_OTERM115_OTERM333_NEW_REG852                                                                                                           ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[6]_OTERM113_OTERM331_NEW_REG854                                                                                                           ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[5]_OTERM111_OTERM329_NEW_REG856                                                                                                           ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[4]_OTERM109_OTERM327_NEW_REG858                                                                                                           ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[3]_OTERM107_OTERM325_NEW_REG860                                                                                                           ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[2]_OTERM105_OTERM323_NEW_REG862                                                                                                           ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM103_OTERM321_NEW_REG864                                                                                                           ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM101_OTERM319_NEW_REG866                                                                                                           ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[15]_OTERM145_OTERM361_NEW_REG868                                                                                                          ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM359_NEW_REG870                                                                                                          ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[13]_OTERM141_OTERM357_NEW_REG872                                                                                                          ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM139_OTERM355_NEW_REG874                                                                                                          ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[11]_OTERM123_OTERM341_NEW_REG876                                                                                                          ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[10]_OTERM121_OTERM339_NEW_REG878                                                                                                          ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM119_OTERM337_NEW_REG880                                                                                                           ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[8]_OTERM117_OTERM335_NEW_REG882                                                                                                           ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[7]_OTERM115_OTERM333_NEW_REG884                                                                                                           ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[6]_OTERM113_OTERM331_NEW_REG886                                                                                                           ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[5]_OTERM111_OTERM329_NEW_REG888                                                                                                           ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[4]_OTERM109_OTERM327_NEW_REG890                                                                                                           ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[3]_OTERM107_OTERM325_NEW_REG892                                                                                                           ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[2]_OTERM105_OTERM323_NEW_REG894                                                                                                           ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM103_OTERM321_NEW_REG896                                                                                                           ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM101_OTERM319_NEW_REG898                                                                                                           ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[15]_OTERM131_OTERM431_NEW_REG900                                                                                                          ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM129_OTERM429_NEW_REG902                                                                                                          ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[13]_OTERM127_OTERM427_NEW_REG904                                                                                                          ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM125_OTERM425_NEW_REG906                                                                                                          ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[11]_OTERM99_OTERM411_NEW_REG908                                                                                                           ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[10]_OTERM97_OTERM409_NEW_REG910                                                                                                           ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM95_OTERM407_NEW_REG912                                                                                                            ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[8]_OTERM93_OTERM405_NEW_REG914                                                                                                            ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[7]_OTERM91_OTERM403_NEW_REG916                                                                                                            ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[6]_OTERM89_OTERM401_NEW_REG918                                                                                                            ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[5]_OTERM87_OTERM399_NEW_REG920                                                                                                            ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[4]_OTERM85_OTERM397_NEW_REG922                                                                                                            ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[3]_OTERM83_OTERM395_NEW_REG924                                                                                                            ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[2]_OTERM81_OTERM393_NEW_REG926                                                                                                            ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM79_OTERM391_NEW_REG928                                                                                                            ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM77_OTERM389_NEW_REG930                                                                                                            ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[15]_OTERM131_OTERM431_NEW_REG932                                                                                                          ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM129_OTERM429_NEW_REG934                                                                                                          ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[13]_OTERM127_OTERM427_NEW_REG936                                                                                                          ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM125_OTERM425_NEW_REG938                                                                                                          ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[11]_OTERM99_OTERM411_NEW_REG940                                                                                                           ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[10]_OTERM97_OTERM409_NEW_REG942                                                                                                           ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM95_OTERM407_NEW_REG944                                                                                                            ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[8]_OTERM93_OTERM405_NEW_REG946                                                                                                            ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[7]_OTERM91_OTERM403_NEW_REG948                                                                                                            ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[6]_OTERM89_OTERM401_NEW_REG950                                                                                                            ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[5]_OTERM87_OTERM399_NEW_REG952                                                                                                            ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[4]_OTERM85_OTERM397_NEW_REG954                                                                                                            ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[3]_OTERM83_OTERM395_NEW_REG956                                                                                                            ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[2]_OTERM81_OTERM393_NEW_REG958                                                                                                            ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM79_OTERM391_NEW_REG960                                                                                                            ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM77_OTERM389_NEW_REG962                                                                                                            ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[15]_OTERM55_OTERM289_OTERM499_NEW_REG964                                                                                                  ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM53_OTERM287_OTERM497_NEW_REG966                                                                                                  ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[13]_OTERM51_OTERM285_OTERM495_NEW_REG968                                                                                                  ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[12]_OTERM49_OTERM283_OTERM493_NEW_REG970                                                                                                  ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM23_OTERM269_OTERM481_NEW_REG972                                                                                                  ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM21_OTERM267_OTERM479_NEW_REG974                                                                                                  ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM19_OTERM265_OTERM477_NEW_REG976                                                                                                   ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM17_OTERM263_OTERM475_NEW_REG978                                                                                                   ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM15_OTERM261_OTERM473_NEW_REG980                                                                                                   ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM259_OTERM471_NEW_REG982                                                                                                   ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM11_OTERM257_OTERM469_NEW_REG984                                                                                                   ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM255_OTERM467_NEW_REG986                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM7_OTERM253_OTERM465_NEW_REG988                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM5_OTERM251_OTERM463_NEW_REG990                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM249_OTERM461_NEW_REG992                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM1_OTERM247_OTERM459_NEW_REG994                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[15]_OTERM55_OTERM289_OTERM499_NEW_REG996                                                                                                  ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM53_OTERM287_OTERM497_NEW_REG998                                                                                                  ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[13]_OTERM51_OTERM285_OTERM495_NEW_REG1000                                                                                                 ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[12]_OTERM49_OTERM283_OTERM493_NEW_REG1002                                                                                                 ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM23_OTERM269_OTERM481_NEW_REG1004                                                                                                 ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM21_OTERM267_OTERM479_NEW_REG1006                                                                                                 ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM19_OTERM265_OTERM477_NEW_REG1008                                                                                                  ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM17_OTERM263_OTERM475_NEW_REG1010                                                                                                  ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM15_OTERM261_OTERM473_NEW_REG1012                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM259_OTERM471_NEW_REG1014                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM11_OTERM257_OTERM469_NEW_REG1016                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM255_OTERM467_NEW_REG1018                                                                                                   ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM7_OTERM253_OTERM465_NEW_REG1020                                                                                                   ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM5_OTERM251_OTERM463_NEW_REG1022                                                                                                   ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM249_OTERM461_NEW_REG1024                                                                                                   ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM1_OTERM247_OTERM459_NEW_REG1026                                                                                                   ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[15]_OTERM69_OTERM207_OTERM567_NEW_REG1028                                                                                                 ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM67_OTERM205_OTERM565_NEW_REG1030                                                                                                 ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[13]_OTERM65_OTERM203_OTERM563_NEW_REG1032                                                                                                 ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[12]_OTERM63_OTERM201_OTERM561_NEW_REG1034                                                                                                 ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM47_OTERM175_OTERM549_NEW_REG1036                                                                                                 ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM45_OTERM173_OTERM547_NEW_REG1038                                                                                                 ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM43_OTERM171_OTERM545_NEW_REG1040                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM41_OTERM169_OTERM543_NEW_REG1042                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM39_OTERM167_OTERM541_NEW_REG1044                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM37_OTERM165_OTERM539_NEW_REG1046                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM35_OTERM163_OTERM537_NEW_REG1048                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM33_OTERM161_OTERM535_NEW_REG1050                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM31_OTERM159_OTERM533_NEW_REG1052                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM29_OTERM157_OTERM531_NEW_REG1054                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM25_OTERM153_OTERM527_NEW_REG1058                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[15]_OTERM69_OTERM207_OTERM567_NEW_REG1060                                                                                                 ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM67_OTERM205_OTERM565_NEW_REG1062                                                                                                 ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[13]_OTERM65_OTERM203_OTERM563_NEW_REG1064                                                                                                 ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[12]_OTERM63_OTERM201_OTERM561_NEW_REG1066                                                                                                 ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM47_OTERM175_OTERM549_NEW_REG1068                                                                                                 ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM45_OTERM173_OTERM547_NEW_REG1070                                                                                                 ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM43_OTERM171_OTERM545_NEW_REG1072                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM41_OTERM169_OTERM543_NEW_REG1074                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM39_OTERM167_OTERM541_NEW_REG1076                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM37_OTERM165_OTERM539_NEW_REG1078                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM35_OTERM163_OTERM537_NEW_REG1080                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM33_OTERM161_OTERM535_NEW_REG1082                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM31_OTERM159_OTERM533_NEW_REG1084                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM29_OTERM157_OTERM531_NEW_REG1086                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM27_OTERM155_OTERM529_NEW_REG1088                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM25_OTERM153_OTERM527_NEW_REG1090                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[15]_OTERM55_OTERM289_OTERM489_NEW_REG1092                                                                                                 ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM53_OTERM287_OTERM487_NEW_REG1094                                                                                                 ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[13]_OTERM51_OTERM285_OTERM485_NEW_REG1096                                                                                                 ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[12]_OTERM49_OTERM283_OTERM483_NEW_REG1098                                                                                                 ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM23_OTERM269_OTERM457_NEW_REG1100                                                                                                 ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM21_OTERM267_OTERM455_NEW_REG1102                                                                                                 ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM19_OTERM265_OTERM453_NEW_REG1104                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM17_OTERM263_OTERM451_NEW_REG1106                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM15_OTERM261_OTERM449_NEW_REG1108                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM259_OTERM447_NEW_REG1110                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM11_OTERM257_OTERM445_NEW_REG1112                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM255_OTERM443_NEW_REG1114                                                                                                   ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM7_OTERM253_OTERM441_NEW_REG1116                                                                                                   ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM5_OTERM251_OTERM439_NEW_REG1118                                                                                                   ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM249_OTERM437_NEW_REG1120                                                                                                   ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM1_OTERM247_OTERM435_NEW_REG1122                                                                                                   ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[15]_OTERM55_OTERM289_OTERM489_NEW_REG1124                                                                                                 ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM53_OTERM287_OTERM487_NEW_REG1126                                                                                                 ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[13]_OTERM51_OTERM285_OTERM485_NEW_REG1128                                                                                                 ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[12]_OTERM49_OTERM283_OTERM483_NEW_REG1130                                                                                                 ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM23_OTERM269_OTERM457_NEW_REG1132                                                                                                 ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM21_OTERM267_OTERM455_NEW_REG1134                                                                                                 ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM19_OTERM265_OTERM453_NEW_REG1136                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM17_OTERM263_OTERM451_NEW_REG1138                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM15_OTERM261_OTERM449_NEW_REG1140                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM259_OTERM447_NEW_REG1142                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM11_OTERM257_OTERM445_NEW_REG1144                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM255_OTERM443_NEW_REG1146                                                                                                   ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM7_OTERM253_OTERM441_NEW_REG1148                                                                                                   ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM5_OTERM251_OTERM439_NEW_REG1150                                                                                                   ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM249_OTERM437_NEW_REG1152                                                                                                   ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM1_OTERM247_OTERM435_NEW_REG1154                                                                                                   ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[15]_OTERM69_OTERM207_OTERM557_NEW_REG1156                                                                                                 ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM67_OTERM205_OTERM555_NEW_REG1158                                                                                                 ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[13]_OTERM65_OTERM203_OTERM553_NEW_REG1160                                                                                                 ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[12]_OTERM63_OTERM201_OTERM551_NEW_REG1162                                                                                                 ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM47_OTERM175_OTERM525_NEW_REG1164                                                                                                 ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM45_OTERM173_OTERM523_NEW_REG1166                                                                                                 ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM43_OTERM171_OTERM521_NEW_REG1168                                                                                                  ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM41_OTERM169_OTERM519_NEW_REG1170                                                                                                  ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM39_OTERM167_OTERM517_NEW_REG1172                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM37_OTERM165_OTERM515_NEW_REG1174                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM35_OTERM163_OTERM513_NEW_REG1176                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM33_OTERM161_OTERM511_NEW_REG1178                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM31_OTERM159_OTERM509_NEW_REG1180                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM29_OTERM157_OTERM507_NEW_REG1182                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM27_OTERM155_OTERM505_NEW_REG1184                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM25_OTERM153_OTERM503_NEW_REG1186                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[15]_OTERM69_OTERM207_OTERM557_NEW_REG1188                                                                                                 ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM67_OTERM205_OTERM555_NEW_REG1190                                                                                                 ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[13]_OTERM65_OTERM203_OTERM553_NEW_REG1192                                                                                                 ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[12]_OTERM63_OTERM201_OTERM551_NEW_REG1194                                                                                                 ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM47_OTERM175_OTERM525_NEW_REG1196                                                                                                 ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM45_OTERM173_OTERM523_NEW_REG1198                                                                                                 ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM43_OTERM171_OTERM521_NEW_REG1200                                                                                                  ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM41_OTERM169_OTERM519_NEW_REG1202                                                                                                  ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM39_OTERM167_OTERM517_NEW_REG1204                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM37_OTERM165_OTERM515_NEW_REG1206                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM35_OTERM163_OTERM513_NEW_REG1208                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM33_OTERM161_OTERM511_NEW_REG1210                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM31_OTERM159_OTERM509_NEW_REG1212                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM29_OTERM157_OTERM507_NEW_REG1214                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM27_OTERM155_OTERM505_NEW_REG1216                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM25_OTERM153_OTERM503_NEW_REG1218                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[15]_OTERM55_OTERM277_OTERM633_NEW_REG1220                                                                                                 ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM53_OTERM275_OTERM631_NEW_REG1222                                                                                                 ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[13]_OTERM51_OTERM273_OTERM629_NEW_REG1224                                                                                                 ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[12]_OTERM49_OTERM271_OTERM627_NEW_REG1226                                                                                                 ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM23_OTERM245_OTERM593_NEW_REG1228                                                                                                 ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM21_OTERM243_OTERM591_NEW_REG1230                                                                                                 ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM19_OTERM241_OTERM589_NEW_REG1232                                                                                                  ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM17_OTERM239_OTERM587_NEW_REG1234                                                                                                  ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM15_OTERM237_OTERM585_NEW_REG1236                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM235_OTERM583_NEW_REG1238                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM11_OTERM233_OTERM581_NEW_REG1240                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM231_OTERM579_NEW_REG1242                                                                                                   ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM7_OTERM229_OTERM577_NEW_REG1244                                                                                                   ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM5_OTERM227_OTERM575_NEW_REG1246                                                                                                   ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM225_OTERM573_NEW_REG1248                                                                                                   ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM1_OTERM223_OTERM571_NEW_REG1250                                                                                                   ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[15]_OTERM55_OTERM277_OTERM633_NEW_REG1252                                                                                                 ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM53_OTERM275_OTERM631_NEW_REG1254                                                                                                 ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[13]_OTERM51_OTERM273_OTERM629_NEW_REG1256                                                                                                 ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[12]_OTERM49_OTERM271_OTERM627_NEW_REG1258                                                                                                 ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM23_OTERM245_OTERM593_NEW_REG1260                                                                                                 ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[10]_OTERM21_OTERM243_OTERM591_NEW_REG1262                                                                                                 ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[9]_OTERM19_OTERM241_OTERM589_NEW_REG1264                                                                                                  ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[8]_OTERM17_OTERM239_OTERM587_NEW_REG1266                                                                                                  ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[7]_OTERM15_OTERM237_OTERM585_NEW_REG1268                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM235_OTERM583_NEW_REG1270                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[5]_OTERM11_OTERM233_OTERM581_NEW_REG1272                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[4]_OTERM9_OTERM231_OTERM579_NEW_REG1274                                                                                                   ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[3]_OTERM7_OTERM229_OTERM577_NEW_REG1276                                                                                                   ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[2]_OTERM5_OTERM227_OTERM575_NEW_REG1278                                                                                                   ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM3_OTERM225_OTERM573_NEW_REG1280                                                                                                   ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM1_OTERM223_OTERM571_NEW_REG1282                                                                                                   ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[15]_OTERM131_OTERM419_OTERM759_NEW_REG1476                                                                                                ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM129_OTERM417_OTERM757_NEW_REG1478                                                                                                ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[13]_OTERM127_OTERM415_OTERM755_NEW_REG1480                                                                                                ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM125_OTERM413_OTERM753_NEW_REG1482                                                                                                ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[11]_OTERM99_OTERM387_OTERM727_NEW_REG1484                                                                                                 ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[10]_OTERM97_OTERM385_OTERM725_NEW_REG1486                                                                                                 ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM95_OTERM383_OTERM723_NEW_REG1488                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[8]_OTERM93_OTERM381_OTERM721_NEW_REG1490                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[7]_OTERM91_OTERM379_OTERM719_NEW_REG1492                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[6]_OTERM89_OTERM377_OTERM717_NEW_REG1494                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[5]_OTERM87_OTERM375_OTERM715_NEW_REG1496                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[4]_OTERM85_OTERM373_OTERM713_NEW_REG1498                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[3]_OTERM83_OTERM371_OTERM711_NEW_REG1500                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[2]_OTERM81_OTERM369_OTERM709_NEW_REG1502                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM79_OTERM367_OTERM707_NEW_REG1504                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM77_OTERM365_OTERM705_NEW_REG1506                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[15]_OTERM131_OTERM419_OTERM759_NEW_REG1508                                                                                                ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM129_OTERM417_OTERM757_NEW_REG1510                                                                                                ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[13]_OTERM127_OTERM415_OTERM755_NEW_REG1512                                                                                                ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM125_OTERM413_OTERM753_NEW_REG1514                                                                                                ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[11]_OTERM99_OTERM387_OTERM727_NEW_REG1516                                                                                                 ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[10]_OTERM97_OTERM385_OTERM725_NEW_REG1518                                                                                                 ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM95_OTERM383_OTERM723_NEW_REG1520                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[8]_OTERM93_OTERM381_OTERM721_NEW_REG1522                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[7]_OTERM91_OTERM379_OTERM719_NEW_REG1524                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[6]_OTERM89_OTERM377_OTERM717_NEW_REG1526                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[5]_OTERM87_OTERM375_OTERM715_NEW_REG1528                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[4]_OTERM85_OTERM373_OTERM713_NEW_REG1530                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[3]_OTERM83_OTERM371_OTERM711_NEW_REG1532                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[2]_OTERM81_OTERM369_OTERM709_NEW_REG1534                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM79_OTERM367_OTERM707_NEW_REG1536                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM77_OTERM365_OTERM705_NEW_REG1538                                                                                                  ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[0]_NEW_REG2326                                                                                                                                                 ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[1]_NEW_REG2328                                                                                                                                                 ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[2]_NEW_REG2330                                                                                                                                                 ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[3]_NEW_REG2332                                                                                                                                                 ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[4]_NEW_REG2334                                                                                                                                                 ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[5]_NEW_REG2336                                                                                                                                                 ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[6]_NEW_REG2338                                                                                                                                                 ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[7]_NEW_REG2340                                                                                                                                                 ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[8]_NEW_REG2342                                                                                                                                                 ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[9]_NEW_REG2344                                                                                                                                                 ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[10]_NEW_REG2346                                                                                                                                                ; 0                 ; 0       ;
;      - Correlation_function:corr_long|f_output[11]_NEW_REG2348                                                                                                                                                ; 0                 ; 0       ;
;      - Correlation_function:corr_long|f_output[12]_NEW_REG2366                                                                                                                                                ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[13]_NEW_REG2368                                                                                                                                                ; 0                 ; 0       ;
;      - Correlation_function:corr_long|f_output[14]_NEW_REG2370                                                                                                                                                ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[15]_NEW_REG2372                                                                                                                                                ; 0                 ; 0       ;
;      - Correlation_function:corr_long|f_output[16]_NEW_REG2374                                                                                                                                                ; 0                 ; 0       ;
;      - Correlation_function:corr_long|f_output[17]_NEW_REG2376                                                                                                                                                ; 0                 ; 0       ;
;      - Correlation_function:corr_long|f_output[18]_NEW_REG2378                                                                                                                                                ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[11]_OTERM2325_NEW_REG2380                                                                                                                                      ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[10]_OTERM2323_NEW_REG2382                                                                                                                                      ; 0                 ; 0       ;
;      - Correlation_function:corr_long|f_output[9]_OTERM2321_NEW_REG2384                                                                                                                                       ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[8]_OTERM2319_NEW_REG2386                                                                                                                                       ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[7]_OTERM2317_NEW_REG2388                                                                                                                                       ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[6]_OTERM2315_NEW_REG2390                                                                                                                                       ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[5]_OTERM2313_NEW_REG2392                                                                                                                                       ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[4]_OTERM2311_NEW_REG2394                                                                                                                                       ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[3]_OTERM2309_NEW_REG2396                                                                                                                                       ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[2]_OTERM2307_NEW_REG2398                                                                                                                                       ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[1]_OTERM2305_NEW_REG2400                                                                                                                                       ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[0]_OTERM2303_NEW_REG2402                                                                                                                                       ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[0]_OTERM2303_NEW_REG2404                                                                                                                                       ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[1]_OTERM2305_NEW_REG2406                                                                                                                                       ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[2]_OTERM2307_NEW_REG2408                                                                                                                                       ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[3]_OTERM2309_NEW_REG2410                                                                                                                                       ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[4]_OTERM2311_NEW_REG2412                                                                                                                                       ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[5]_OTERM2313_NEW_REG2414                                                                                                                                       ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[6]_OTERM2315_NEW_REG2416                                                                                                                                       ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[7]_OTERM2317_NEW_REG2418                                                                                                                                       ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[8]_OTERM2319_NEW_REG2420                                                                                                                                       ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[9]_OTERM2321_NEW_REG2422                                                                                                                                       ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[10]_OTERM2323_NEW_REG2424                                                                                                                                      ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[11]_OTERM2325_NEW_REG2426                                                                                                                                      ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[19]_OTERM2365_NEW_REG2428                                                                                                                                      ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[18]_OTERM2363_NEW_REG2430                                                                                                                                      ; 0                 ; 0       ;
;      - Correlation_function:corr_long|f_output[17]_OTERM2361_NEW_REG2432                                                                                                                                      ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[16]_OTERM2359_NEW_REG2434                                                                                                                                      ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[15]_OTERM2357_NEW_REG2436                                                                                                                                      ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[14]_OTERM2355_NEW_REG2438                                                                                                                                      ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[13]_OTERM2353_NEW_REG2440                                                                                                                                      ; 0                 ; 0       ;
;      - Correlation_function:corr_long|f_output[12]_OTERM2351_NEW_REG2442                                                                                                                                      ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[12]_OTERM2351_NEW_REG2444                                                                                                                                      ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[13]_OTERM2353_NEW_REG2446                                                                                                                                      ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[14]_OTERM2355_NEW_REG2448                                                                                                                                      ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[15]_OTERM2357_NEW_REG2450                                                                                                                                      ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[16]_OTERM2359_NEW_REG2452                                                                                                                                      ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[17]_OTERM2361_NEW_REG2454                                                                                                                                      ; 1                 ; 0       ;
;      - Correlation_function:corr_long|f_output[18]_OTERM2363_NEW_REG2456                                                                                                                                      ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add1~30_OTERM2461_NEW_REG2560                                                                                                                    ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add1~28_OTERM2463_NEW_REG2562                                                                                                                    ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add1~26_OTERM2465_NEW_REG2564                                                                                                                    ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add1~24_OTERM2467_NEW_REG2566                                                                                                                    ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add1~22_OTERM2469_NEW_REG2568                                                                                                                    ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add1~20_OTERM2471_NEW_REG2570                                                                                                                    ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add1~18_OTERM2473_NEW_REG2572                                                                                                                    ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add1~16_OTERM2475_NEW_REG2574                                                                                                                    ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add1~14_OTERM2477_NEW_REG2576                                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add1~12_OTERM2479_NEW_REG2578                                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add1~10_OTERM2481_NEW_REG2580                                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add1~8_OTERM2483_NEW_REG2582                                                                                                                     ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add1~6_OTERM2485_NEW_REG2584                                                                                                                     ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add1~4_OTERM2487_NEW_REG2586                                                                                                                     ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add1~2_OTERM2489_NEW_REG2588                                                                                                                     ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add1~0_OTERM2491_NEW_REG2590                                                                                                                     ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add1~30_OTERM2461_NEW_REG2592                                                                                                                    ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add1~28_OTERM2463_NEW_REG2594                                                                                                                    ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add1~26_OTERM2465_NEW_REG2596                                                                                                                    ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add1~24_OTERM2467_NEW_REG2598                                                                                                                    ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add1~22_OTERM2469_NEW_REG2600                                                                                                                    ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add1~14_OTERM2477_NEW_REG2602                                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add1~20_OTERM2471_NEW_REG2604                                                                                                                    ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add1~12_OTERM2479_NEW_REG2606                                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add1~18_OTERM2473_NEW_REG2608                                                                                                                    ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add1~10_OTERM2481_NEW_REG2610                                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add1~16_OTERM2475_NEW_REG2612                                                                                                                    ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add1~8_OTERM2483_NEW_REG2614                                                                                                                     ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add1~6_OTERM2485_NEW_REG2616                                                                                                                     ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add1~4_OTERM2487_NEW_REG2618                                                                                                                     ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add1~2_OTERM2489_NEW_REG2620                                                                                                                     ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add1~0_OTERM2491_NEW_REG2622                                                                                                                     ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add0~30_OTERM2495_NEW_REG2624                                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add0~28_OTERM2497_NEW_REG2626                                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add0~26_OTERM2499_NEW_REG2628                                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add0~24_OTERM2501_NEW_REG2630                                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add0~22_OTERM2503_NEW_REG2632                                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add0~20_OTERM2505_NEW_REG2634                                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add0~18_OTERM2507_NEW_REG2636                                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add0~16_OTERM2509_NEW_REG2638                                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add0~14_OTERM2511_NEW_REG2640                                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add0~12_OTERM2513_NEW_REG2642                                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add0~10_OTERM2515_NEW_REG2644                                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add0~8_OTERM2517_NEW_REG2646                                                                                                                     ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add0~6_OTERM2519_NEW_REG2648                                                                                                                     ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add0~4_OTERM2521_NEW_REG2650                                                                                                                     ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add0~2_OTERM2523_NEW_REG2652                                                                                                                     ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add0~0_OTERM2525_NEW_REG2654                                                                                                                     ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add0~30_OTERM2495_NEW_REG2656                                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add0~28_OTERM2497_NEW_REG2658                                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add0~26_OTERM2499_NEW_REG2660                                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add0~24_OTERM2501_NEW_REG2662                                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add0~6_OTERM2519_NEW_REG2664                                                                                                                     ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add0~22_OTERM2503_NEW_REG2666                                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add0~14_OTERM2511_NEW_REG2668                                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add0~4_OTERM2521_NEW_REG2670                                                                                                                     ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add0~20_OTERM2505_NEW_REG2672                                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add0~12_OTERM2513_NEW_REG2674                                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add0~2_OTERM2523_NEW_REG2676                                                                                                                     ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add0~18_OTERM2507_NEW_REG2678                                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add0~10_OTERM2515_NEW_REG2680                                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add0~0_OTERM2525_NEW_REG2682                                                                                                                     ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add0~16_OTERM2509_NEW_REG2684                                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add0~8_OTERM2517_NEW_REG2686                                                                                                                     ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add5~30_OTERM2529_NEW_REG2688                                                                                                                    ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add5~28_OTERM2531_NEW_REG2690                                                                                                                    ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add5~26_OTERM2533_NEW_REG2692                                                                                                                    ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add5~24_OTERM2535_NEW_REG2694                                                                                                                    ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add5~22_OTERM2537_NEW_REG2696                                                                                                                    ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add5~20_OTERM2539_NEW_REG2698                                                                                                                    ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add5~18_OTERM2541_NEW_REG2700                                                                                                                    ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add5~16_OTERM2543_NEW_REG2702                                                                                                                    ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add5~14_OTERM2545_NEW_REG2704                                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add5~12_OTERM2547_NEW_REG2706                                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add5~10_OTERM2549_NEW_REG2708                                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add5~8_OTERM2551_NEW_REG2710                                                                                                                     ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add5~6_OTERM2553_NEW_REG2712                                                                                                                     ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add5~4_OTERM2555_NEW_REG2714                                                                                                                     ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add5~2_OTERM2557_NEW_REG2716                                                                                                                     ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add5~0_OTERM2559_NEW_REG2718                                                                                                                     ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add5~30_OTERM2529_NEW_REG2720                                                                                                                    ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add5~28_OTERM2531_NEW_REG2722                                                                                                                    ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add5~26_OTERM2533_NEW_REG2724                                                                                                                    ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add5~24_OTERM2535_NEW_REG2726                                                                                                                    ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add5~22_OTERM2537_NEW_REG2728                                                                                                                    ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add5~20_OTERM2539_NEW_REG2730                                                                                                                    ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add5~18_OTERM2541_NEW_REG2732                                                                                                                    ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add5~16_OTERM2543_NEW_REG2734                                                                                                                    ; 0                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add5~14_OTERM2545_NEW_REG2736                                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add5~12_OTERM2547_NEW_REG2738                                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add5~10_OTERM2549_NEW_REG2740                                                                                                                    ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add5~8_OTERM2551_NEW_REG2742                                                                                                                     ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add5~6_OTERM2553_NEW_REG2744                                                                                                                     ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add5~4_OTERM2555_NEW_REG2746                                                                                                                     ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add5~2_OTERM2557_NEW_REG2748                                                                                                                     ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate5|Add5~0_OTERM2559_NEW_REG2750                                                                                                                     ; 1                 ; 0       ;
;      - Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM27_OTERM155_OTERM529_NEW_REG1056~_Duplicate                                                                                       ; 1                 ; 0       ;
; ADC_IN[0]                                                                                                                                                                                                     ;                   ;         ;
;      - ADC_ram_shifter:adc_ram_shifter_1|temp_shift[0]                                                                                                                                                        ; 1                 ; 6       ;
;      - ADC_ram_shifter:adc_ram_shifter_1|data[0]                                                                                                                                                              ; 1                 ; 6       ;
; ADC_IN[1]                                                                                                                                                                                                     ;                   ;         ;
; ADC_IN[2]                                                                                                                                                                                                     ;                   ;         ;
; ADC_IN[3]                                                                                                                                                                                                     ;                   ;         ;
; ADC_IN[4]                                                                                                                                                                                                     ;                   ;         ;
; ADC_IN[5]                                                                                                                                                                                                     ;                   ;         ;
;      - ADC_ram_shifter:adc_ram_shifter_1|temp_shift[5]                                                                                                                                                        ; 0                 ; 6       ;
;      - ADC_ram_shifter:adc_ram_shifter_1|data[5]                                                                                                                                                              ; 0                 ; 6       ;
; ADC_IN[6]                                                                                                                                                                                                     ;                   ;         ;
;      - ADC_ram_shifter:adc_ram_shifter_1|data[6]~feeder                                                                                                                                                       ; 0                 ; 6       ;
;      - ADC_ram_shifter:adc_ram_shifter_1|temp_shift[6]~feeder                                                                                                                                                 ; 0                 ; 6       ;
; ADC_IN[7]                                                                                                                                                                                                     ;                   ;         ;
;      - ADC_ram_shifter:adc_ram_shifter_1|temp_shift[7]                                                                                                                                                        ; 1                 ; 6       ;
;      - ADC_ram_shifter:adc_ram_shifter_1|data[7]                                                                                                                                                              ; 1                 ; 6       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                             ; Location          ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; ADC_Manager:ADC_Manager1|WideOr5                                                                                                                                 ; LCCOMB_X3_Y4_N12  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC_Manager:ADC_Manager1|c_00_value[11]~0                                                                                                                        ; LCCOMB_X8_Y12_N6  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC_Manager:ADC_Manager1|c_01_value[11]~0                                                                                                                        ; LCCOMB_X7_Y12_N0  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC_Manager:ADC_Manager1|c_10_value[11]~0                                                                                                                        ; LCCOMB_X7_Y12_N30 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC_Manager:ADC_Manager1|c_11_value[11]~0                                                                                                                        ; LCCOMB_X7_Y12_N6  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC_Manager:ADC_Manager1|c_en                                                                                                                                    ; LCCOMB_X9_Y6_N26  ; 20      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ADC_Manager:ADC_Manager1|data_buffer[0]~9                                                                                                                        ; LCCOMB_X3_Y13_N2  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC_Manager:ADC_Manager1|data_buffer[2]~12                                                                                                                       ; LCCOMB_X3_Y13_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC_Manager:ADC_Manager1|data_counts[12]~32                                                                                                                      ; LCCOMB_X8_Y12_N2  ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADC_Manager:ADC_Manager1|main_state.finding_bits                                                                                                                 ; LCFF_X12_Y9_N13   ; 784     ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ADC_Manager:ADC_Manager1|main_state.waiting_preambule                                                                                                            ; LCFF_X7_Y9_N21    ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; CLK                                                                                                                                                              ; PIN_3             ; 669     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Clock_divider:clock_divider1|clock_out                                                                                                                           ; LCFF_X1_Y6_N23    ; 593     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; Correlation_function:corr_long|f_output[3]~44                                                                                                                    ; LCCOMB_X12_Y8_N2  ; 78      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out                                                                                       ; LCFF_X1_Y6_N9     ; 17      ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|_~0 ; LCCOMB_X2_Y11_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|valid_rreq                  ; LCCOMB_X1_Y13_N4  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|valid_wreq                  ; LCCOMB_X2_Y11_N10 ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                           ; LCFF_X1_Y13_N1    ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                 ;
+----------------------------------------------------------------------------+----------------+---------+----------------------+------------------+---------------------------+
; Name                                                                       ; Location       ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------+----------------+---------+----------------------+------------------+---------------------------+
; Clock_divider:clock_divider1|clock_out                                     ; LCFF_X1_Y6_N23 ; 593     ; Global Clock         ; GCLK2            ; --                        ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out ; LCFF_X1_Y6_N9  ; 17      ; Global Clock         ; GCLK1            ; --                        ;
+----------------------------------------------------------------------------+----------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                        ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ADC_Manager:ADC_Manager1|main_state.finding_bits                                                                                                                                            ; 784     ;
; CLK                                                                                                                                                                                         ; 670     ;
; ADC_ram_shifter:adc_ram_shifter_1|last_stop                                                                                                                                                 ; 504     ;
; ~GND                                                                                                                                                                                        ; 414     ;
; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                                                                                                                       ; 242     ;
; Correlation_function:corr_long|f                                                                                                                                                            ; 202     ;
; Correlation_function:corr_long|f_output[3]~44                                                                                                                                               ; 78      ;
; ADC_Manager:ADC_Manager1|main_state.waiting_bits                                                                                                                                            ; 42      ;
; ADC_Manager:ADC_Manager1|data_counts[12]~32                                                                                                                                                 ; 36      ;
; ADC_Manager:ADC_Manager1|main_state.waiting_preambule                                                                                                                                       ; 35      ;
; ADC_Manager:ADC_Manager1|WideOr5                                                                                                                                                            ; 32      ;
; ADC_Manager:ADC_Manager1|c_en                                                                                                                                                               ; 20      ;
; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[2]                                                                                                                                          ; 18      ;
; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[1]                                                                                                                                          ; 18      ;
; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[3]                                                                                                                                          ; 17      ;
; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                                        ; 17      ;
; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                      ; 12      ;
; ADC_Manager:ADC_Manager1|c_11_value[11]~0                                                                                                                                                   ; 12      ;
; ADC_Manager:ADC_Manager1|c_00_value[11]~0                                                                                                                                                   ; 12      ;
; ADC_Manager:ADC_Manager1|c_01_value[11]~0                                                                                                                                                   ; 12      ;
; ADC_Manager:ADC_Manager1|c_10_value[11]~0                                                                                                                                                   ; 12      ;
; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[0]                                                                                                                                          ; 10      ;
; ADC_Manager:ADC_Manager1|c_short_func_input_index[3]                                                                                                                                        ; 10      ;
; ADC_Manager:ADC_Manager1|corr_func_rom_adress_a[0]                                                                                                                                          ; 9       ;
; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|valid_wreq                                             ; 9       ;
; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]                                                                                                                                        ; 9       ;
; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                      ; 9       ;
; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                           ; 8       ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out                                                                                                                  ; 7       ;
; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                                                                                        ; 7       ;
; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                           ; 7       ;
; ADC_Manager:ADC_Manager1|c_11_value[2]                                                                                                                                                      ; 7       ;
; ADC_Manager:ADC_Manager1|c_11_value[3]                                                                                                                                                      ; 7       ;
; ADC_Manager:ADC_Manager1|c_11_value[4]                                                                                                                                                      ; 7       ;
; ADC_Manager:ADC_Manager1|c_11_value[5]                                                                                                                                                      ; 7       ;
; ADC_Manager:ADC_Manager1|c_11_value[6]                                                                                                                                                      ; 7       ;
; ADC_Manager:ADC_Manager1|c_11_value[7]                                                                                                                                                      ; 7       ;
; ADC_Manager:ADC_Manager1|c_11_value[8]                                                                                                                                                      ; 7       ;
; ADC_Manager:ADC_Manager1|c_11_value[9]                                                                                                                                                      ; 7       ;
; ADC_Manager:ADC_Manager1|c_11_value[10]                                                                                                                                                     ; 7       ;
; ADC_Manager:ADC_Manager1|c_11_value[11]                                                                                                                                                     ; 7       ;
; ADC_Manager:ADC_Manager1|c_00_value[2]                                                                                                                                                      ; 7       ;
; ADC_Manager:ADC_Manager1|c_00_value[3]                                                                                                                                                      ; 7       ;
; ADC_Manager:ADC_Manager1|c_00_value[4]                                                                                                                                                      ; 7       ;
; ADC_Manager:ADC_Manager1|c_00_value[5]                                                                                                                                                      ; 7       ;
; ADC_Manager:ADC_Manager1|c_00_value[6]                                                                                                                                                      ; 7       ;
; ADC_Manager:ADC_Manager1|c_00_value[7]                                                                                                                                                      ; 7       ;
; ADC_Manager:ADC_Manager1|c_00_value[8]                                                                                                                                                      ; 7       ;
; ADC_Manager:ADC_Manager1|c_00_value[9]                                                                                                                                                      ; 7       ;
; ADC_Manager:ADC_Manager1|c_00_value[10]                                                                                                                                                     ; 7       ;
; ADC_Manager:ADC_Manager1|c_00_value[11]                                                                                                                                                     ; 7       ;
; ADC_Manager:ADC_Manager1|c_01_value[2]                                                                                                                                                      ; 7       ;
; ADC_Manager:ADC_Manager1|c_10_value[2]                                                                                                                                                      ; 7       ;
; ADC_Manager:ADC_Manager1|c_01_value[3]                                                                                                                                                      ; 7       ;
; ADC_Manager:ADC_Manager1|c_10_value[3]                                                                                                                                                      ; 7       ;
; ADC_Manager:ADC_Manager1|c_01_value[4]                                                                                                                                                      ; 7       ;
; ADC_Manager:ADC_Manager1|c_10_value[4]                                                                                                                                                      ; 7       ;
; ADC_Manager:ADC_Manager1|c_01_value[5]                                                                                                                                                      ; 7       ;
; ADC_Manager:ADC_Manager1|c_10_value[5]                                                                                                                                                      ; 7       ;
; ADC_Manager:ADC_Manager1|c_01_value[6]                                                                                                                                                      ; 7       ;
; ADC_Manager:ADC_Manager1|c_10_value[6]                                                                                                                                                      ; 7       ;
; ADC_Manager:ADC_Manager1|c_01_value[7]                                                                                                                                                      ; 7       ;
; ADC_Manager:ADC_Manager1|c_10_value[7]                                                                                                                                                      ; 7       ;
; ADC_Manager:ADC_Manager1|c_01_value[8]                                                                                                                                                      ; 7       ;
; ADC_Manager:ADC_Manager1|c_10_value[8]                                                                                                                                                      ; 7       ;
; ADC_Manager:ADC_Manager1|c_01_value[9]                                                                                                                                                      ; 7       ;
; ADC_Manager:ADC_Manager1|c_10_value[9]                                                                                                                                                      ; 7       ;
; ADC_Manager:ADC_Manager1|c_01_value[10]                                                                                                                                                     ; 7       ;
; ADC_Manager:ADC_Manager1|c_10_value[10]                                                                                                                                                     ; 7       ;
; ADC_Manager:ADC_Manager1|c_01_value[11]                                                                                                                                                     ; 7       ;
; ADC_Manager:ADC_Manager1|c_10_value[11]                                                                                                                                                     ; 7       ;
; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                  ; 6       ;
; ADC_Manager:ADC_Manager1|c_11_value[0]                                                                                                                                                      ; 6       ;
; ADC_Manager:ADC_Manager1|c_11_value[1]                                                                                                                                                      ; 6       ;
; ADC_Manager:ADC_Manager1|c_00_value[0]                                                                                                                                                      ; 6       ;
; ADC_Manager:ADC_Manager1|c_00_value[1]                                                                                                                                                      ; 6       ;
; ADC_Manager:ADC_Manager1|c_01_value[0]                                                                                                                                                      ; 6       ;
; ADC_Manager:ADC_Manager1|c_10_value[0]                                                                                                                                                      ; 6       ;
; ADC_Manager:ADC_Manager1|c_01_value[1]                                                                                                                                                      ; 6       ;
; ADC_Manager:ADC_Manager1|c_10_value[1]                                                                                                                                                      ; 6       ;
; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX_BUSY                                                                                                                                 ; 5       ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[9]~2                                                                                                               ; 5       ;
; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|valid_rreq                                             ; 5       ;
; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; 5       ;
; ADC_Manager:ADC_Manager1|DATA_DONE                                                                                                                                                          ; 5       ;
; ADC_Manager:ADC_Manager1|main_state.sending_bits                                                                                                                                            ; 5       ;
; ADC_Manager:ADC_Manager1|main_state.waiting_after                                                                                                                                           ; 5       ;
; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                     ; 5       ;
; ADC_Manager:ADC_Manager1|main_state.read_init_mem                                                                                                                                           ; 5       ;
; Correlation_function:corr_long|f_output[11]~42                                                                                                                                              ; 5       ;
; Correlation_function:corr_long|f_output[10]~40                                                                                                                                              ; 5       ;
; Correlation_function:corr_long|f_output[9]~38                                                                                                                                               ; 5       ;
; Correlation_function:corr_long|f_output[8]~36                                                                                                                                               ; 5       ;
; Correlation_function:corr_long|f_output[7]~34                                                                                                                                               ; 5       ;
; Correlation_function:corr_long|f_output[6]~32                                                                                                                                               ; 5       ;
; Correlation_function:corr_long|f_output[5]~30                                                                                                                                               ; 5       ;
; Correlation_function:corr_long|f_output[4]~28                                                                                                                                               ; 5       ;
; Correlation_function:corr_long|f_output[3]~26                                                                                                                                               ; 5       ;
; Correlation_function:corr_long|f_output[2]~24                                                                                                                                               ; 5       ;
; Correlation_function:corr_long|f_output[1]~22                                                                                                                                               ; 5       ;
; Correlation_function:corr_long|f_output[0]~20                                                                                                                                               ; 5       ;
; UART_Controller:UART_Controller_1|Selector0~2                                                                                                                                               ; 4       ;
; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|_~0                            ; 4       ;
; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                    ; 4       ;
; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                      ; 4       ;
; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; 4       ;
; ADC_Manager:ADC_Manager1|Equal2~9                                                                                                                                                           ; 4       ;
; ADC_Manager:ADC_Manager1|Equal2~4                                                                                                                                                           ; 4       ;
; ADC_Manager:ADC_Manager1|Selector4~1                                                                                                                                                        ; 4       ;
; ADC_Manager:ADC_Manager1|bit_counter[0]                                                                                                                                                     ; 4       ;
; ADC_Manager:ADC_Manager1|Equal1~8                                                                                                                                                           ; 4       ;
; ADC_Manager:ADC_Manager1|Equal1~4                                                                                                                                                           ; 4       ;
; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                           ; 4       ;
; Clock_divider:clock_divider1|counter[2]                                                                                                                                                     ; 4       ;
; ADC_Manager:ADC_Manager1|data_buffer[2]~12                                                                                                                                                  ; 4       ;
; ADC_Manager:ADC_Manager1|process_1~2                                                                                                                                                        ; 4       ;
; ADC_Manager:ADC_Manager1|process_1~1                                                                                                                                                        ; 4       ;
; ADC_Manager:ADC_Manager1|process_1~0                                                                                                                                                        ; 4       ;
; ADC_Manager:ADC_Manager1|WideOr3~0                                                                                                                                                          ; 3       ;
; UART_Controller:UART_Controller_1|Selector0~1                                                                                                                                               ; 3       ;
; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.idle                                                                                                                      ; 3       ;
; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                      ; 3       ;
; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|Selector4~0                                                                                                                             ; 3       ;
; UART_Controller:UART_Controller_1|START_SEND_DATA~2                                                                                                                                         ; 3       ;
; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                           ; 3       ;
; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state~13                                                                                                                        ; 3       ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[8]                                                                                                                 ; 3       ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[5]                                                                                                                 ; 3       ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[3]                                                                                                                 ; 3       ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[4]                                                                                                                 ; 3       ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[1]                                                                                                                 ; 3       ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[2]                                                                                                                 ; 3       ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[0]                                                                                                                 ; 3       ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[6]                                                                                                                 ; 3       ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[7]                                                                                                                 ; 3       ;
; ADC_Manager:ADC_Manager1|data_counts[0]                                                                                                                                                     ; 3       ;
; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.start                                                                                                                     ; 3       ;
; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.data                                                                                                                      ; 3       ;
; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]~3                                                                                                                         ; 3       ;
; Clock_divider:clock_divider1|counter[0]                                                                                                                                                     ; 3       ;
; ADC_Manager:ADC_Manager1|bit_counter[7]                                                                                                                                                     ; 3       ;
; ADC_Manager:ADC_Manager1|bit_counter[2]                                                                                                                                                     ; 3       ;
; ADC_Manager:ADC_Manager1|bit_counter[1]                                                                                                                                                     ; 3       ;
; Clock_divider:clock_divider1|LessThan0~4                                                                                                                                                    ; 3       ;
; ADC_Manager:ADC_Manager1|data_buffer[3]                                                                                                                                                     ; 3       ;
; ADC_Manager:ADC_Manager1|data_buffer[2]                                                                                                                                                     ; 3       ;
; ADC_Manager:ADC_Manager1|data_buffer[1]                                                                                                                                                     ; 3       ;
; ADC_Manager:ADC_Manager1|data_buffer[0]                                                                                                                                                     ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[77]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[78]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[79]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[76]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[75]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[80]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[81]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[82]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[83]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[84]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[85]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[86]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[87]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[59]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[60]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[61]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[62]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[63]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[72]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[73]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[74]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[58]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[57]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[64]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[65]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[66]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[67]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[68]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[69]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[70]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[71]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[41]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[42]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[43]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[44]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[45]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[46]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[47]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[56]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[40]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[89]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[90]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[91]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[92]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[93]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[94]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[95]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102]                                                                                                 ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103]                                                                                                 ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[49]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[50]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[51]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[52]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[53]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[54]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[55]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[88]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[48]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107]                                                                                                 ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108]                                                                                                 ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109]                                                                                                 ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110]                                                                                                 ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111]                                                                                                 ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116]                                                                                                 ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117]                                                                                                 ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118]                                                                                                 ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119]                                                                                                 ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[97]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[98]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[99]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100]                                                                                                 ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101]                                                                                                 ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104]                                                                                                 ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105]                                                                                                 ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106]                                                                                                 ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[96]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115]                                                                                                 ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120]                                                                                                 ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121]                                                                                                 ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122]                                                                                                 ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123]                                                                                                 ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124]                                                                                                 ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[125]                                                                                                 ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[126]                                                                                                 ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[127]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[38]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[39]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[109]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[110]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[111]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[38]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[39]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111]                                                                                                 ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112]                                                                                                 ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113]                                                                                                 ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[37]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[37]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[104]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[105]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[106]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[107]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[108]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[116]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[117]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[118]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[119]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[33]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[34]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[35]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[36]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[44]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[45]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[46]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[47]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[33]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[34]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[35]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[36]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[44]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[45]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[46]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[47]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[32]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[32]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[40]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[41]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[42]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[43]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[103]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[112]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[113]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[114]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[115]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[40]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[41]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[42]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[43]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[17]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[18]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[19]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[20]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[21]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[22]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[23]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[31]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[22]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[23]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[31]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[16]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[29]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[30]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[96]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[97]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[98]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[99]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[100]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[101]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[102]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[29]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[30]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[96]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[97]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[98]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[99]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[5]                                                                                                   ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[6]                                                                                                   ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[7]                                                                                                   ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[24]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[25]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[26]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[27]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[28]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[5]                                                                                                   ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[6]                                                                                                   ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[7]                                                                                                   ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[4]                                                                                                   ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[4]                                                                                                   ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[13]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[14]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[15]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[85]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[86]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[87]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[13]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[15]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[85]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[86]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[87]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[29]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[30]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[31]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[1]                                                                                                   ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[2]                                                                                                   ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[3]                                                                                                   ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[8]                                                                                                   ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[9]                                                                                                   ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[10]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[11]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[12]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]                                                                                                   ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[2]                                                                                                   ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[3]                                                                                                   ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[8]                                                                                                   ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[9]                                                                                                   ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[0]                                                                                                   ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]                                                                                                   ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[36]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[37]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[38]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[39]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[81]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[82]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[83]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[84]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[92]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[93]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[94]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[95]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[81]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[82]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[83]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[84]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[92]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[93]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[94]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[95]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[80]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[80]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[123]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[124]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[125]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[126]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[127]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[125]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[126]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[127]                                                                                                 ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[32]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[33]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[34]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[35]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[52]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[53]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[54]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[55]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[88]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[89]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[90]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[91]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[52]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[53]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[54]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[55]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[88]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[89]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[90]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[91]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[51]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[51]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[120]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[121]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[122]                                                                                                 ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[2]                                                                                                   ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[3]                                                                                                   ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[4]                                                                                                   ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[5]                                                                                                   ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[6]                                                                                                   ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[7]                                                                                                   ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121]                                                                                                 ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122]                                                                                                 ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[2]                                                                                                   ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[3]                                                                                                   ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[4]                                                                                                   ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[5]                                                                                                   ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[6]                                                                                                   ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[7]                                                                                                   ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[49]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[50]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[58]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[59]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[60]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[61]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[62]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[63]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[49]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[50]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[58]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[59]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[60]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[61]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[62]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[63]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[48]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[48]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[0]                                                                                                   ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[1]                                                                                                   ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[9]                                                                                                   ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[10]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[11]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[12]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[13]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[14]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[15]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]                                                                                                   ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]                                                                                                   ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[9]                                                                                                   ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[13]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[15]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[57]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[65]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[66]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[67]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[68]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[69]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[70]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[71]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[57]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[65]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[66]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[67]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[68]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[69]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[70]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[71]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[56]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[56]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[8]                                                                                                   ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[8]                                                                                                   ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[22]                                                                                                  ; 3       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[23]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[72]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[73]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[74]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[75]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[76]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[77]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[78]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[79]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[72]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[73]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[74]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[75]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[76]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[77]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[78]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[79]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[64]                                                                                                  ; 3       ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[64]                                                                                                  ; 3       ;
; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[0] ; 3       ;
; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[1] ; 3       ;
; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[2] ; 3       ;
; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; 3       ;
; ADC_Manager:ADC_Manager1|counter[29]                                                                                                                                                        ; 3       ;
; ADC_Manager:ADC_Manager1|counter[28]                                                                                                                                                        ; 3       ;
; ADC_Manager:ADC_Manager1|counter[31]                                                                                                                                                        ; 3       ;
; ADC_Manager:ADC_Manager1|counter[30]                                                                                                                                                        ; 3       ;
; ADC_Manager:ADC_Manager1|counter[27]                                                                                                                                                        ; 3       ;
; ADC_Manager:ADC_Manager1|counter[26]                                                                                                                                                        ; 3       ;
; ADC_Manager:ADC_Manager1|counter[25]                                                                                                                                                        ; 3       ;
; ADC_Manager:ADC_Manager1|counter[24]                                                                                                                                                        ; 3       ;
; ADC_Manager:ADC_Manager1|counter[23]                                                                                                                                                        ; 3       ;
; ADC_Manager:ADC_Manager1|counter[22]                                                                                                                                                        ; 3       ;
; ADC_Manager:ADC_Manager1|counter[21]                                                                                                                                                        ; 3       ;
; ADC_Manager:ADC_Manager1|counter[20]                                                                                                                                                        ; 3       ;
; ADC_Manager:ADC_Manager1|counter[19]                                                                                                                                                        ; 3       ;
; ADC_Manager:ADC_Manager1|counter[18]                                                                                                                                                        ; 3       ;
; ADC_Manager:ADC_Manager1|counter[17]                                                                                                                                                        ; 3       ;
; ADC_Manager:ADC_Manager1|counter[16]                                                                                                                                                        ; 3       ;
; ADC_Manager:ADC_Manager1|counter[15]                                                                                                                                                        ; 3       ;
; ADC_Manager:ADC_Manager1|counter[14]                                                                                                                                                        ; 3       ;
; ADC_Manager:ADC_Manager1|counter[13]                                                                                                                                                        ; 3       ;
; ADC_Manager:ADC_Manager1|counter[12]                                                                                                                                                        ; 3       ;
; ADC_Manager:ADC_Manager1|counter[11]                                                                                                                                                        ; 3       ;
; ADC_Manager:ADC_Manager1|counter[10]                                                                                                                                                        ; 3       ;
; ADC_Manager:ADC_Manager1|counter[9]                                                                                                                                                         ; 3       ;
; ADC_Manager:ADC_Manager1|counter[8]                                                                                                                                                         ; 3       ;
; ADC_Manager:ADC_Manager1|counter[7]                                                                                                                                                         ; 3       ;
; ADC_Manager:ADC_Manager1|counter[6]                                                                                                                                                         ; 3       ;
; ADC_Manager:ADC_Manager1|counter[5]                                                                                                                                                         ; 3       ;
; ADC_Manager:ADC_Manager1|counter[4]                                                                                                                                                         ; 3       ;
; ADC_Manager:ADC_Manager1|counter[0]                                                                                                                                                         ; 3       ;
; ADC_Manager:ADC_Manager1|counter[3]                                                                                                                                                         ; 3       ;
; ADC_Manager:ADC_Manager1|counter[2]                                                                                                                                                         ; 3       ;
; ADC_Manager:ADC_Manager1|counter[1]                                                                                                                                                         ; 3       ;
; ADC_IN[7]                                                                                                                                                                                   ; 2       ;
; ADC_IN[6]                                                                                                                                                                                   ; 2       ;
; ADC_IN[5]                                                                                                                                                                                   ; 2       ;
; ADC_IN[4]                                                                                                                                                                                   ; 2       ;
; ADC_IN[3]                                                                                                                                                                                   ; 2       ;
; ADC_IN[2]                                                                                                                                                                                   ; 2       ;
; ADC_IN[1]                                                                                                                                                                                   ; 2       ;
; ADC_IN[0]                                                                                                                                                                                   ; 2       ;
; ADC_ram_shifter:adc_ram_shifter_1|temp_shift[7]                                                                                                                                             ; 2       ;
; ADC_ram_shifter:adc_ram_shifter_1|temp_shift[6]                                                                                                                                             ; 2       ;
; ADC_ram_shifter:adc_ram_shifter_1|temp_shift[5]                                                                                                                                             ; 2       ;
; ADC_ram_shifter:adc_ram_shifter_1|temp_shift[4]                                                                                                                                             ; 2       ;
; ADC_ram_shifter:adc_ram_shifter_1|temp_shift[3]                                                                                                                                             ; 2       ;
; ADC_ram_shifter:adc_ram_shifter_1|temp_shift[2]                                                                                                                                             ; 2       ;
; ADC_ram_shifter:adc_ram_shifter_1|temp_shift[1]                                                                                                                                             ; 2       ;
; ADC_ram_shifter:adc_ram_shifter_1|temp_shift[0]                                                                                                                                             ; 2       ;
; ADC_Manager:ADC_Manager1|bit_polarity                                                                                                                                                       ; 2       ;
; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; 2       ;
; UART_Controller:UART_Controller_1|Selector0~0                                                                                                                                               ; 2       ;
; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                  ; 2       ;
; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.stop                                                                                                                      ; 2       ;
; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; 2       ;
; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; 2       ;
; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|Selector6~1                                                                                                                             ; 2       ;
; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; 2       ;
; ADC_Manager:ADC_Manager1|LessThan0~5                                                                                                                                                        ; 2       ;
; ADC_Manager:ADC_Manager1|LessThan0~0                                                                                                                                                        ; 2       ;
; ADC_Manager:ADC_Manager1|Equal4~0                                                                                                                                                           ; 2       ;
; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state.sync                                                                                                                      ; 2       ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|LessThan0~4                                                                                                                ; 2       ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[15]                                                                                                                ; 2       ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[9]                                                                                                                 ; 2       ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[10]                                                                                                                ; 2       ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[11]                                                                                                                ; 2       ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[12]                                                                                                                ; 2       ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[13]                                                                                                                ; 2       ;
; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[14]                                                                                                                ; 2       ;
; ADC_Manager:ADC_Manager1|Equal1~10                                                                                                                                                          ; 2       ;
; ADC_Manager:ADC_Manager1|data_counts[25]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|data_counts[26]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|data_counts[27]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|data_counts[28]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|data_counts[24]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|data_counts[30]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|data_counts[31]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|data_counts[3]                                                                                                                                                     ; 2       ;
; ADC_Manager:ADC_Manager1|data_counts[2]                                                                                                                                                     ; 2       ;
; ADC_Manager:ADC_Manager1|data_counts[4]                                                                                                                                                     ; 2       ;
; ADC_Manager:ADC_Manager1|data_counts[1]                                                                                                                                                     ; 2       ;
; ADC_Manager:ADC_Manager1|data_counts[5]                                                                                                                                                     ; 2       ;
; ADC_Manager:ADC_Manager1|data_counts[6]                                                                                                                                                     ; 2       ;
; ADC_Manager:ADC_Manager1|data_counts[7]                                                                                                                                                     ; 2       ;
; ADC_Manager:ADC_Manager1|data_counts[8]                                                                                                                                                     ; 2       ;
; ADC_Manager:ADC_Manager1|data_counts[9]                                                                                                                                                     ; 2       ;
; ADC_Manager:ADC_Manager1|data_counts[10]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|data_counts[11]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|data_counts[13]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|data_counts[14]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|data_counts[15]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|data_counts[16]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|data_counts[17]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|data_counts[18]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|data_counts[19]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|data_counts[20]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|data_counts[21]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|data_counts[22]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|data_counts[23]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|data_counts[29]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|data_counts[12]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|Equal0~10                                                                                                                                                          ; 2       ;
; ADC_Manager:ADC_Manager1|Equal0~7                                                                                                                                                           ; 2       ;
; ADC_Manager:ADC_Manager1|Equal0~4                                                                                                                                                           ; 2       ;
; ADC_Manager:ADC_Manager1|Selector21~0                                                                                                                                                       ; 2       ;
; ADC_Manager:ADC_Manager1|Selector15~0                                                                                                                                                       ; 2       ;
; ADC_Manager:ADC_Manager1|Selector20~0                                                                                                                                                       ; 2       ;
; ADC_Manager:ADC_Manager1|Equal1~9                                                                                                                                                           ; 2       ;
; ADC_Manager:ADC_Manager1|bit_counter[9]                                                                                                                                                     ; 2       ;
; ADC_Manager:ADC_Manager1|bit_counter[31]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|bit_counter[30]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|bit_counter[29]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|bit_counter[28]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|bit_counter[27]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|bit_counter[26]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|bit_counter[25]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|bit_counter[24]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|bit_counter[23]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|bit_counter[22]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|bit_counter[21]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|bit_counter[20]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|bit_counter[19]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|bit_counter[18]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|bit_counter[17]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|bit_counter[16]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|bit_counter[15]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|bit_counter[14]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|bit_counter[13]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|bit_counter[12]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|bit_counter[11]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|bit_counter[10]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|bit_counter[8]                                                                                                                                                     ; 2       ;
; ADC_Manager:ADC_Manager1|bit_counter[6]                                                                                                                                                     ; 2       ;
; ADC_Manager:ADC_Manager1|bit_counter[5]                                                                                                                                                     ; 2       ;
; ADC_Manager:ADC_Manager1|bit_counter[3]                                                                                                                                                     ; 2       ;
; ADC_Manager:ADC_Manager1|bit_counter[4]                                                                                                                                                     ; 2       ;
; Clock_divider:clock_divider1|counter[15]                                                                                                                                                    ; 2       ;
; Clock_divider:clock_divider1|counter[1]                                                                                                                                                     ; 2       ;
; Clock_divider:clock_divider1|counter[3]                                                                                                                                                     ; 2       ;
; Clock_divider:clock_divider1|counter[4]                                                                                                                                                     ; 2       ;
; Clock_divider:clock_divider1|counter[5]                                                                                                                                                     ; 2       ;
; Clock_divider:clock_divider1|counter[6]                                                                                                                                                     ; 2       ;
; Clock_divider:clock_divider1|counter[7]                                                                                                                                                     ; 2       ;
; Clock_divider:clock_divider1|counter[8]                                                                                                                                                     ; 2       ;
; Clock_divider:clock_divider1|counter[9]                                                                                                                                                     ; 2       ;
; Clock_divider:clock_divider1|counter[10]                                                                                                                                                    ; 2       ;
; Clock_divider:clock_divider1|counter[11]                                                                                                                                                    ; 2       ;
; Clock_divider:clock_divider1|counter[12]                                                                                                                                                    ; 2       ;
; Clock_divider:clock_divider1|counter[13]                                                                                                                                                    ; 2       ;
; Clock_divider:clock_divider1|counter[14]                                                                                                                                                    ; 2       ;
; ADC_Manager:ADC_Manager1|data_buffer[0]~9                                                                                                                                                   ; 2       ;
; ADC_Manager:ADC_Manager1|LessThan12~2                                                                                                                                                       ; 2       ;
; ADC_Manager:ADC_Manager1|LessThan16~2                                                                                                                                                       ; 2       ;
; ADC_Manager:ADC_Manager1|LessThan8~2                                                                                                                                                        ; 2       ;
; ADC_Manager:ADC_Manager1|LessThan4~2                                                                                                                                                        ; 2       ;
; ADC_Manager:ADC_Manager1|data_buffer[5]                                                                                                                                                     ; 2       ;
; ADC_Manager:ADC_Manager1|data_buffer[4]                                                                                                                                                     ; 2       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[18]~55                                                                                                                         ; 2       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[17]~53                                                                                                                         ; 2       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[16]~51                                                                                                                         ; 2       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[15]~49                                                                                                                         ; 2       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]~47                                                                                                                         ; 2       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[13]~45                                                                                                                         ; 2       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[12]~43                                                                                                                         ; 2       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[18]~55                                                                                                                         ; 2       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[17]~53                                                                                                                         ; 2       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[16]~51                                                                                                                         ; 2       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[15]~49                                                                                                                         ; 2       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]~47                                                                                                                         ; 2       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[13]~45                                                                                                                         ; 2       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]~43                                                                                                                         ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[77]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[78]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[79]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[76]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[75]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[80]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[81]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[82]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[83]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[84]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[85]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[86]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[87]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[59]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[60]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[61]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[62]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[63]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[72]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[73]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[74]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[58]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[57]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[64]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[65]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[66]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[67]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[68]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[69]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[70]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[71]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[41]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[42]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[43]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[44]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[45]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[46]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[47]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[56]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[40]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[89]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[90]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[91]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[92]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[93]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[94]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[95]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[102]                                                                                                 ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[103]                                                                                                 ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[49]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[50]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[51]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[52]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[53]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[54]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[55]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[88]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[48]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[97]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[98]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[99]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[100]                                                                                                 ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[101]                                                                                                 ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[96]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[29]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[30]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[31]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[24]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[25]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[26]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[27]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[28]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[36]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[37]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[38]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[39]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[32]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[33]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[34]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[35]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[16]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[17]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[18]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[19]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[20]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[21]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[22]                                                                                                  ; 2       ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_b[23]                                                                                                  ; 2       ;
; Correlation_function:corr_long|f_output[19]~59                                                                                                                                              ; 2       ;
; Correlation_function:corr_long|f_output[15]~51                                                                                                                                              ; 2       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[11]~41                                                                                                                         ; 2       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[10]~39                                                                                                                         ; 2       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[9]~37                                                                                                                          ; 2       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[8]~35                                                                                                                          ; 2       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[7]~33                                                                                                                          ; 2       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]~31                                                                                                                          ; 2       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[5]~29                                                                                                                          ; 2       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[4]~27                                                                                                                          ; 2       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[3]~25                                                                                                                          ; 2       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[2]~23                                                                                                                          ; 2       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]~21                                                                                                                          ; 2       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]~19                                                                                                                          ; 2       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[11]~41                                                                                                                         ; 2       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[10]~39                                                                                                                         ; 2       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[9]~37                                                                                                                          ; 2       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[8]~35                                                                                                                          ; 2       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[7]~33                                                                                                                          ; 2       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[6]~31                                                                                                                          ; 2       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[5]~29                                                                                                                          ; 2       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[4]~27                                                                                                                          ; 2       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[3]~25                                                                                                                          ; 2       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[2]~23                                                                                                                          ; 2       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[1]~21                                                                                                                          ; 2       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]~19                                                                                                                          ; 2       ;
; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; 2       ;
; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]                        ; 2       ;
; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                        ; 2       ;
; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                        ; 2       ;
; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; 2       ;
; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[2]                              ; 2       ;
; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                              ; 2       ;
; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[0]                              ; 2       ;
; ADC_Manager:ADC_Manager1|LessThan15~22                                                                                                                                                      ; 2       ;
; ADC_Manager:ADC_Manager1|LessThan14~22                                                                                                                                                      ; 2       ;
; ADC_Manager:ADC_Manager1|LessThan13~22                                                                                                                                                      ; 2       ;
; ADC_Manager:ADC_Manager1|main_state.read_init_mem~feeder                                                                                                                                    ; 1       ;
; ADC_Manager:ADC_Manager1|LessThan0~6_Duplicate_8                                                                                                                                            ; 1       ;
; Correlation_function:corr_long|input_func_55[70]~14_Duplicate_98                                                                                                                            ; 1       ;
; Correlation_function:corr_long|input_func_55[76]~4_Duplicate_97                                                                                                                             ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate6|output[1]_OTERM27_OTERM155_OTERM529_OTERM1057~_Duplicate                                                                              ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~0_OTERM2559_OTERM2751                                                                                                            ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~2_OTERM2557_OTERM2749                                                                                                            ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~4_OTERM2555_OTERM2747                                                                                                            ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~6_OTERM2553_OTERM2745                                                                                                            ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~8_OTERM2551_OTERM2743                                                                                                            ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~10_OTERM2549_OTERM2741                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~12_OTERM2547_OTERM2739                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~14_OTERM2545_OTERM2737                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~16_OTERM2543_OTERM2735                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~18_OTERM2541_OTERM2733                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~20_OTERM2539_OTERM2731                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~22_OTERM2537_OTERM2729                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~24_OTERM2535_OTERM2727                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~26_OTERM2533_OTERM2725                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~28_OTERM2531_OTERM2723                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~30_OTERM2529_OTERM2721                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~0_OTERM2559_OTERM2719                                                                                                            ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~2_OTERM2557_OTERM2717                                                                                                            ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~4_OTERM2555_OTERM2715                                                                                                            ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~6_OTERM2553_OTERM2713                                                                                                            ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~8_OTERM2551_OTERM2711                                                                                                            ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~10_OTERM2549_OTERM2709                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~12_OTERM2547_OTERM2707                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~14_OTERM2545_OTERM2705                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~16_OTERM2543_OTERM2703                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~18_OTERM2541_OTERM2701                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~20_OTERM2539_OTERM2699                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~22_OTERM2537_OTERM2697                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~24_OTERM2535_OTERM2695                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~26_OTERM2533_OTERM2693                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~28_OTERM2531_OTERM2691                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add5~30_OTERM2529_OTERM2689                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~8_OTERM2517_OTERM2687                                                                                                            ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~16_OTERM2509_OTERM2685                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~0_OTERM2525_OTERM2683                                                                                                            ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~10_OTERM2515_OTERM2681                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~18_OTERM2507_OTERM2679                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~2_OTERM2523_OTERM2677                                                                                                            ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~12_OTERM2513_OTERM2675                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~20_OTERM2505_OTERM2673                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~4_OTERM2521_OTERM2671                                                                                                            ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~14_OTERM2511_OTERM2669                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~22_OTERM2503_OTERM2667                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~6_OTERM2519_OTERM2665                                                                                                            ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~24_OTERM2501_OTERM2663                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~26_OTERM2499_OTERM2661                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~28_OTERM2497_OTERM2659                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~30_OTERM2495_OTERM2657                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~0_OTERM2525_OTERM2655                                                                                                            ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~2_OTERM2523_OTERM2653                                                                                                            ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~4_OTERM2521_OTERM2651                                                                                                            ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~6_OTERM2519_OTERM2649                                                                                                            ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~8_OTERM2517_OTERM2647                                                                                                            ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~10_OTERM2515_OTERM2645                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~12_OTERM2513_OTERM2643                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~14_OTERM2511_OTERM2641                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~16_OTERM2509_OTERM2639                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~18_OTERM2507_OTERM2637                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~20_OTERM2505_OTERM2635                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~22_OTERM2503_OTERM2633                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~24_OTERM2501_OTERM2631                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~26_OTERM2499_OTERM2629                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~28_OTERM2497_OTERM2627                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add0~30_OTERM2495_OTERM2625                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~0_OTERM2491_OTERM2623                                                                                                            ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~2_OTERM2489_OTERM2621                                                                                                            ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~4_OTERM2487_OTERM2619                                                                                                            ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~6_OTERM2485_OTERM2617                                                                                                            ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~8_OTERM2483_OTERM2615                                                                                                            ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~16_OTERM2475_OTERM2613                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~10_OTERM2481_OTERM2611                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~18_OTERM2473_OTERM2609                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~12_OTERM2479_OTERM2607                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~20_OTERM2471_OTERM2605                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~14_OTERM2477_OTERM2603                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~22_OTERM2469_OTERM2601                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~24_OTERM2467_OTERM2599                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~26_OTERM2465_OTERM2597                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~28_OTERM2463_OTERM2595                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~30_OTERM2461_OTERM2593                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~0_OTERM2491_OTERM2591                                                                                                            ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~2_OTERM2489_OTERM2589                                                                                                            ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~4_OTERM2487_OTERM2587                                                                                                            ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~6_OTERM2485_OTERM2585                                                                                                            ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~8_OTERM2483_OTERM2583                                                                                                            ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~10_OTERM2481_OTERM2581                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~12_OTERM2479_OTERM2579                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~14_OTERM2477_OTERM2577                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~16_OTERM2475_OTERM2575                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~18_OTERM2473_OTERM2573                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~20_OTERM2471_OTERM2571                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~22_OTERM2469_OTERM2569                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~24_OTERM2467_OTERM2567                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~26_OTERM2465_OTERM2565                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~28_OTERM2463_OTERM2563                                                                                                           ; 1       ;
; Correlation_function:corr_long|Correlation_Gate:gate5|Add1~30_OTERM2461_OTERM2561                                                                                                           ; 1       ;
; Correlation_function:corr_long|f_output[18]_OTERM2363_OTERM2457                                                                                                                             ; 1       ;
; Correlation_function:corr_long|f_output[17]_OTERM2361_OTERM2455                                                                                                                             ; 1       ;
; Correlation_function:corr_long|f_output[16]_OTERM2359_OTERM2453                                                                                                                             ; 1       ;
; Correlation_function:corr_long|f_output[15]_OTERM2357_OTERM2451                                                                                                                             ; 1       ;
; Correlation_function:corr_long|f_output[14]_OTERM2355_OTERM2449                                                                                                                             ; 1       ;
; Correlation_function:corr_long|f_output[13]_OTERM2353_OTERM2447                                                                                                                             ; 1       ;
; Correlation_function:corr_long|f_output[12]_OTERM2351_OTERM2445                                                                                                                             ; 1       ;
; Correlation_function:corr_long|f_output[12]_OTERM2351_OTERM2443                                                                                                                             ; 1       ;
; Correlation_function:corr_long|f_output[13]_OTERM2353_OTERM2441                                                                                                                             ; 1       ;
; Correlation_function:corr_long|f_output[14]_OTERM2355_OTERM2439                                                                                                                             ; 1       ;
; Correlation_function:corr_long|f_output[15]_OTERM2357_OTERM2437                                                                                                                             ; 1       ;
; Correlation_function:corr_long|f_output[16]_OTERM2359_OTERM2435                                                                                                                             ; 1       ;
; Correlation_function:corr_long|f_output[17]_OTERM2361_OTERM2433                                                                                                                             ; 1       ;
; Correlation_function:corr_long|f_output[18]_OTERM2363_OTERM2431                                                                                                                             ; 1       ;
; Correlation_function:corr_long|f_output[19]_OTERM2365_OTERM2429                                                                                                                             ; 1       ;
; Correlation_function:corr_long|f_output[11]_OTERM2325_OTERM2427                                                                                                                             ; 1       ;
; Correlation_function:corr_long|f_output[10]_OTERM2323_OTERM2425                                                                                                                             ; 1       ;
; Correlation_function:corr_long|f_output[9]_OTERM2321_OTERM2423                                                                                                                              ; 1       ;
; Correlation_function:corr_long|f_output[8]_OTERM2319_OTERM2421                                                                                                                              ; 1       ;
; Correlation_function:corr_long|f_output[7]_OTERM2317_OTERM2419                                                                                                                              ; 1       ;
; Correlation_function:corr_long|f_output[6]_OTERM2315_OTERM2417                                                                                                                              ; 1       ;
; Correlation_function:corr_long|f_output[5]_OTERM2313_OTERM2415                                                                                                                              ; 1       ;
; Correlation_function:corr_long|f_output[4]_OTERM2311_OTERM2413                                                                                                                              ; 1       ;
; Correlation_function:corr_long|f_output[3]_OTERM2309_OTERM2411                                                                                                                              ; 1       ;
; Correlation_function:corr_long|f_output[2]_OTERM2307_OTERM2409                                                                                                                              ; 1       ;
; Correlation_function:corr_long|f_output[1]_OTERM2305_OTERM2407                                                                                                                              ; 1       ;
; Correlation_function:corr_long|f_output[0]_OTERM2303_OTERM2405                                                                                                                              ; 1       ;
; Correlation_function:corr_long|f_output[0]_OTERM2303_OTERM2403                                                                                                                              ; 1       ;
; Correlation_function:corr_long|f_output[1]_OTERM2305_OTERM2401                                                                                                                              ; 1       ;
; Correlation_function:corr_long|f_output[2]_OTERM2307_OTERM2399                                                                                                                              ; 1       ;
; Correlation_function:corr_long|f_output[3]_OTERM2309_OTERM2397                                                                                                                              ; 1       ;
; Correlation_function:corr_long|f_output[4]_OTERM2311_OTERM2395                                                                                                                              ; 1       ;
; Correlation_function:corr_long|f_output[5]_OTERM2313_OTERM2393                                                                                                                              ; 1       ;
; Correlation_function:corr_long|f_output[6]_OTERM2315_OTERM2391                                                                                                                              ; 1       ;
; Correlation_function:corr_long|f_output[7]_OTERM2317_OTERM2389                                                                                                                              ; 1       ;
; Correlation_function:corr_long|f_output[8]_OTERM2319_OTERM2387                                                                                                                              ; 1       ;
; Correlation_function:corr_long|f_output[9]_OTERM2321_OTERM2385                                                                                                                              ; 1       ;
; Correlation_function:corr_long|f_output[10]_OTERM2323_OTERM2383                                                                                                                             ; 1       ;
; Correlation_function:corr_long|f_output[11]_OTERM2325_OTERM2381                                                                                                                             ; 1       ;
; Correlation_function:corr_long|f_output[18]_OTERM2379                                                                                                                                       ; 1       ;
; Correlation_function:corr_long|f_output[17]_OTERM2377                                                                                                                                       ; 1       ;
; Correlation_function:corr_long|f_output[16]_OTERM2375                                                                                                                                       ; 1       ;
; Correlation_function:corr_long|f_output[15]_OTERM2373                                                                                                                                       ; 1       ;
; Correlation_function:corr_long|f_output[14]_OTERM2371                                                                                                                                       ; 1       ;
; Correlation_function:corr_long|f_output[13]_OTERM2369                                                                                                                                       ; 1       ;
; Correlation_function:corr_long|f_output[12]_OTERM2367                                                                                                                                       ; 1       ;
; Correlation_function:corr_long|f_output[11]_OTERM2349                                                                                                                                       ; 1       ;
; Correlation_function:corr_long|f_output[10]_OTERM2347                                                                                                                                       ; 1       ;
; Correlation_function:corr_long|f_output[9]_OTERM2345                                                                                                                                        ; 1       ;
; Correlation_function:corr_long|f_output[8]_OTERM2343                                                                                                                                        ; 1       ;
; Correlation_function:corr_long|f_output[7]_OTERM2341                                                                                                                                        ; 1       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                                                           ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF                     ; Location                                                                                                                                        ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 128  ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1    ; None                    ; M4K_X11_Y13                                                                                                                                     ; Don't care           ; Don't care      ; Don't care      ;
; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM                                                                                                  ; AUTO ; True Dual Port   ; Single Clock ; 8            ; 128          ; 8            ; 128          ; yes                    ; yes                     ; yes                    ; yes                     ; 1024 ; 8                           ; 128                         ; 8                           ; 128                         ; 1024                ; 10   ; None                    ; M4K_X23_Y8, M4K_X23_Y9, M4K_X23_Y10, M4K_X23_Y6, M4K_X11_Y8, M4K_X23_Y7, M4K_X23_Y12, M4K_X23_Y11, M4K_X23_Y13, M4K_X23_Y3                      ; Don't care           ; Don't care      ; Don't care      ;
; big_ram_wizard:ram2|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|ALTSYNCRAM                                                                                                  ; AUTO ; True Dual Port   ; Single Clock ; 8            ; 128          ; 8            ; 128          ; yes                    ; yes                     ; yes                    ; yes                     ; 1024 ; 8                           ; 128                         ; 8                           ; 128                         ; 1024                ; 12   ; None                    ; M4K_X23_Y8, M4K_X23_Y9, M4K_X23_Y10, M4K_X23_Y6, M4K_X11_Y8, M4K_X23_Y7, M4K_X23_Y3, M4K_X23_Y2, M4K_X23_Y4, M4K_X23_Y5, M4K_X23_Y1, M4K_X11_Y4 ; Don't care           ; Don't care      ; Don't care      ;
; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ALTSYNCRAM                                                                                                 ; AUTO ; True Dual Port   ; Single Clock ; 32           ; 128          ; 32           ; 128          ; yes                    ; no                      ; yes                    ; no                      ; 4096 ; 32                          ; 128                         ; 32                          ; 128                         ; 4096                ; 8    ; Conv_func_data_wide.mif ; M4K_X11_Y9, M4K_X11_Y7, M4K_X11_Y3, M4K_X11_Y5, M4K_X11_Y6, M4K_X11_Y12, M4K_X11_Y10, M4K_X11_Y11                                               ; Don't care           ; Don't care      ; Don't care      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 25          ; 2                   ; 26                ;
; Simple Multipliers (18-bit)           ; 0           ; 1                   ; 13                ;
; Embedded Multiplier Blocks            ; 13          ; --                  ; 13                ;
; Embedded Multiplier 9-bit elements    ; 25          ; 2                   ; 26                ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 25          ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                       ; Mode                      ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult9|mult_o5t:auto_generated|mac_out2      ; Simple Multiplier (9-bit) ; DSPOUT_X16_Y5_N3   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult9|mult_o5t:auto_generated|mac_mult1  ;                           ; DSPMULT_X16_Y5_N1  ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult8|mult_o5t:auto_generated|mac_out2      ; Simple Multiplier (9-bit) ; DSPOUT_X16_Y5_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult8|mult_o5t:auto_generated|mac_mult1  ;                           ; DSPMULT_X16_Y5_N0  ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult7|mult_o5t:auto_generated|mac_out2      ; Simple Multiplier (9-bit) ; DSPOUT_X16_Y4_N3   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult7|mult_o5t:auto_generated|mac_mult1  ;                           ; DSPMULT_X16_Y4_N1  ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult6|mult_o5t:auto_generated|mac_out2      ; Simple Multiplier (9-bit) ; DSPOUT_X16_Y4_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult6|mult_o5t:auto_generated|mac_mult1  ;                           ; DSPMULT_X16_Y4_N0  ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult11|mult_o5t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X16_Y3_N3   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult11|mult_o5t:auto_generated|mac_mult1 ;                           ; DSPMULT_X16_Y3_N1  ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult10|mult_o5t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X16_Y3_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult10|mult_o5t:auto_generated|mac_mult1 ;                           ; DSPMULT_X16_Y3_N0  ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult1|mult_o5t:auto_generated|mac_out2      ; Simple Multiplier (9-bit) ; DSPOUT_X16_Y1_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult1|mult_o5t:auto_generated|mac_mult1  ;                           ; DSPMULT_X16_Y1_N0  ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult0|mult_o5t:auto_generated|mac_out2      ; Simple Multiplier (9-bit) ; DSPOUT_X16_Y2_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult0|mult_o5t:auto_generated|mac_mult1  ;                           ; DSPMULT_X16_Y2_N0  ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult3|mult_o5t:auto_generated|mac_out2      ; Simple Multiplier (9-bit) ; DSPOUT_X16_Y1_N3   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult3|mult_o5t:auto_generated|mac_mult1  ;                           ; DSPMULT_X16_Y1_N1  ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult2|mult_o5t:auto_generated|mac_out2      ; Simple Multiplier (9-bit) ; DSPOUT_X16_Y2_N3   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult2|mult_o5t:auto_generated|mac_mult1  ;                           ; DSPMULT_X16_Y2_N1  ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult5|mult_o5t:auto_generated|mac_out2      ; Simple Multiplier (9-bit) ; DSPOUT_X16_Y6_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult5|mult_o5t:auto_generated|mac_mult1  ;                           ; DSPMULT_X16_Y6_N0  ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult4|mult_o5t:auto_generated|mac_out2      ; Simple Multiplier (9-bit) ; DSPOUT_X16_Y6_N3   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Correlation_function:corr_long|Correlation_Gate:gate5|lpm_mult:Mult4|mult_o5t:auto_generated|mac_mult1  ;                           ; DSPMULT_X16_Y6_N1  ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult11|mult_o5t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X16_Y11_N3  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult11|mult_o5t:auto_generated|mac_mult1 ;                           ; DSPMULT_X16_Y11_N1 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult10|mult_o5t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X16_Y13_N3  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult10|mult_o5t:auto_generated|mac_mult1 ;                           ; DSPMULT_X16_Y13_N1 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult12|mult_o5t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X16_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult12|mult_o5t:auto_generated|mac_mult1 ;                           ; DSPMULT_X16_Y13_N0 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult9|mult_o5t:auto_generated|mac_out2      ; Simple Multiplier (9-bit) ; DSPOUT_X16_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult9|mult_o5t:auto_generated|mac_mult1  ;                           ; DSPMULT_X16_Y11_N0 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult8|mult_o5t:auto_generated|mac_out2      ; Simple Multiplier (9-bit) ; DSPOUT_X16_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult8|mult_o5t:auto_generated|mac_mult1  ;                           ; DSPMULT_X16_Y10_N0 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult7|mult_o5t:auto_generated|mac_out2      ; Simple Multiplier (9-bit) ; DSPOUT_X16_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult7|mult_o5t:auto_generated|mac_mult1  ;                           ; DSPMULT_X16_Y9_N0  ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult6|mult_o5t:auto_generated|mac_out2      ; Simple Multiplier (9-bit) ; DSPOUT_X16_Y8_N3   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult6|mult_o5t:auto_generated|mac_mult1  ;                           ; DSPMULT_X16_Y8_N1  ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult1|mult_o5t:auto_generated|mac_out2      ; Simple Multiplier (9-bit) ; DSPOUT_X16_Y12_N3  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult1|mult_o5t:auto_generated|mac_mult1  ;                           ; DSPMULT_X16_Y12_N1 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult0|mult_o5t:auto_generated|mac_out2      ; Simple Multiplier (9-bit) ; DSPOUT_X16_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult0|mult_o5t:auto_generated|mac_mult1  ;                           ; DSPMULT_X16_Y12_N0 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult3|mult_o5t:auto_generated|mac_out2      ; Simple Multiplier (9-bit) ; DSPOUT_X16_Y7_N3   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult3|mult_o5t:auto_generated|mac_mult1  ;                           ; DSPMULT_X16_Y7_N1  ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult2|mult_o5t:auto_generated|mac_out2      ; Simple Multiplier (9-bit) ; DSPOUT_X16_Y10_N3  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult2|mult_o5t:auto_generated|mac_mult1  ;                           ; DSPMULT_X16_Y10_N1 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult5|mult_o5t:auto_generated|mac_out2      ; Simple Multiplier (9-bit) ; DSPOUT_X16_Y7_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult5|mult_o5t:auto_generated|mac_mult1  ;                           ; DSPMULT_X16_Y7_N0  ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult4|mult_o5t:auto_generated|mac_out2      ; Simple Multiplier (9-bit) ; DSPOUT_X16_Y8_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Correlation_function:corr_long|Correlation_Gate:gate6|lpm_mult:Mult4|mult_o5t:auto_generated|mac_mult1  ;                           ; DSPMULT_X16_Y8_N0  ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
+------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------------+
; Other Routing Usage Summary                           ;
+-----------------------------+-------------------------+
; Other Routing Resource Type ; Usage                   ;
+-----------------------------+-------------------------+
; Block interconnects         ; 4,318 / 15,666 ( 28 % ) ;
; C16 interconnects           ; 18 / 812 ( 2 % )        ;
; C4 interconnects            ; 2,414 / 11,424 ( 21 % ) ;
; Direct links                ; 476 / 15,666 ( 3 % )    ;
; Global clocks               ; 2 / 8 ( 25 % )          ;
; Local interconnects         ; 665 / 4,608 ( 14 % )    ;
; R24 interconnects           ; 26 / 652 ( 4 % )        ;
; R4 interconnects            ; 3,284 / 13,328 ( 25 % ) ;
+-----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.35) ; Number of LABs  (Total = 169) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 4                             ;
; 2                                           ; 5                             ;
; 3                                           ; 4                             ;
; 4                                           ; 5                             ;
; 5                                           ; 3                             ;
; 6                                           ; 2                             ;
; 7                                           ; 6                             ;
; 8                                           ; 1                             ;
; 9                                           ; 15                            ;
; 10                                          ; 10                            ;
; 11                                          ; 9                             ;
; 12                                          ; 4                             ;
; 13                                          ; 5                             ;
; 14                                          ; 4                             ;
; 15                                          ; 11                            ;
; 16                                          ; 81                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.25) ; Number of LABs  (Total = 169) ;
+------------------------------------+-------------------------------+
; 1 Clock                            ; 123                           ;
; 1 Clock enable                     ; 68                            ;
; 1 Sync. clear                      ; 13                            ;
; 1 Sync. load                       ; 2                             ;
; 2 Clock enables                    ; 3                             ;
; 2 Clocks                           ; 3                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.64) ; Number of LABs  (Total = 169) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 4                             ;
; 2                                            ; 6                             ;
; 3                                            ; 5                             ;
; 4                                            ; 4                             ;
; 5                                            ; 4                             ;
; 6                                            ; 3                             ;
; 7                                            ; 1                             ;
; 8                                            ; 4                             ;
; 9                                            ; 12                            ;
; 10                                           ; 7                             ;
; 11                                           ; 6                             ;
; 12                                           ; 4                             ;
; 13                                           ; 1                             ;
; 14                                           ; 0                             ;
; 15                                           ; 4                             ;
; 16                                           ; 10                            ;
; 17                                           ; 5                             ;
; 18                                           ; 4                             ;
; 19                                           ; 2                             ;
; 20                                           ; 5                             ;
; 21                                           ; 4                             ;
; 22                                           ; 5                             ;
; 23                                           ; 2                             ;
; 24                                           ; 2                             ;
; 25                                           ; 7                             ;
; 26                                           ; 2                             ;
; 27                                           ; 4                             ;
; 28                                           ; 4                             ;
; 29                                           ; 12                            ;
; 30                                           ; 9                             ;
; 31                                           ; 10                            ;
; 32                                           ; 17                            ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 10.61) ; Number of LABs  (Total = 169) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 0                             ;
; 1                                                ; 7                             ;
; 2                                                ; 9                             ;
; 3                                                ; 9                             ;
; 4                                                ; 3                             ;
; 5                                                ; 2                             ;
; 6                                                ; 6                             ;
; 7                                                ; 3                             ;
; 8                                                ; 9                             ;
; 9                                                ; 29                            ;
; 10                                               ; 14                            ;
; 11                                               ; 6                             ;
; 12                                               ; 5                             ;
; 13                                               ; 7                             ;
; 14                                               ; 4                             ;
; 15                                               ; 13                            ;
; 16                                               ; 26                            ;
; 17                                               ; 13                            ;
; 18                                               ; 0                             ;
; 19                                               ; 0                             ;
; 20                                               ; 3                             ;
; 21                                               ; 0                             ;
; 22                                               ; 0                             ;
; 23                                               ; 0                             ;
; 24                                               ; 1                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 18.79) ; Number of LABs  (Total = 169) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 1                             ;
; 3                                            ; 4                             ;
; 4                                            ; 3                             ;
; 5                                            ; 3                             ;
; 6                                            ; 4                             ;
; 7                                            ; 5                             ;
; 8                                            ; 4                             ;
; 9                                            ; 2                             ;
; 10                                           ; 2                             ;
; 11                                           ; 1                             ;
; 12                                           ; 0                             ;
; 13                                           ; 4                             ;
; 14                                           ; 5                             ;
; 15                                           ; 3                             ;
; 16                                           ; 2                             ;
; 17                                           ; 16                            ;
; 18                                           ; 23                            ;
; 19                                           ; 8                             ;
; 20                                           ; 9                             ;
; 21                                           ; 7                             ;
; 22                                           ; 6                             ;
; 23                                           ; 7                             ;
; 24                                           ; 8                             ;
; 25                                           ; 4                             ;
; 26                                           ; 12                            ;
; 27                                           ; 11                            ;
; 28                                           ; 7                             ;
; 29                                           ; 2                             ;
; 30                                           ; 4                             ;
; 31                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; I/O             ; CLK                  ; 50.4              ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                ;
+-----------------+----------------------------------------+-------------------+
; Source Register ; Destination Register                   ; Delay Added in ns ;
+-----------------+----------------------------------------+-------------------+
; CLK             ; ADC_Manager:ADC_Manager1|c_10_value[0] ; 2.244             ;
+-----------------+----------------------------------------+-------------------+
Note: This table only shows the top 1 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP2C5T144C8 for design "Uni_Projektas"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (119042): Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a72" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a73" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a74" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a75" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a76" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a77" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a78" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a79" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a64" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a65" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a66" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a67" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a68" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a69" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a70" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a71" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a57" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a58" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a59" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a60" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a61" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a62" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a63" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a48" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a49" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a50" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a51" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a52" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a53" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a54" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a55" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a88" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a89" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a90" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a91" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a92" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a93" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a94" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a95" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a80" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a81" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a82" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a83" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a84" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a85" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a86" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a87" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a8" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a9" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a10" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a11" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a12" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a13" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a14" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a15" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a1" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a2" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a4" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a5" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a6" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a7" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a24" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a25" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a26" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a27" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a28" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a29" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a30" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a31" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a17" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a18" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a19" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a20" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a21" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a22" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a23" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a40" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a41" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a42" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a43" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a44" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a45" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a46" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a47" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a32" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a33" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a35" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a36" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a37" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a38" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a39" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a104" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a105" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a106" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a107" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a108" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a109" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a110" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a111" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a96" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a97" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a98" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a99" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a100" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a101" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a102" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a103" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a120" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a121" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a122" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a123" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a124" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a125" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a126" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a127" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a112" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a113" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a114" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a115" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a116" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a117" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a118" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a119" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C5T144I8 is compatible
    Info (176445): Device EP2C8T144C8 is compatible
    Info (176445): Device EP2C8T144I8 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location 1
    Info (169125): Pin ~nCSO~ is reserved at location 2
    Info (169125): Pin ~LVDS41p/nCEO~ is reserved at location 76
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 17 pins of 18 total pins
    Info (169086): Pin DATA_OUT[0] not assigned to an exact location on the device
    Info (169086): Pin DATA_OUT[1] not assigned to an exact location on the device
    Info (169086): Pin DATA_OUT[2] not assigned to an exact location on the device
    Info (169086): Pin DATA_OUT[3] not assigned to an exact location on the device
    Info (169086): Pin DATA_OUT[4] not assigned to an exact location on the device
    Info (169086): Pin DATA_OUT[5] not assigned to an exact location on the device
    Info (169086): Pin SYNC not assigned to an exact location on the device
    Info (169086): Pin UART_TX not assigned to an exact location on the device
    Info (169086): Pin UART_RX_RX not assigned to an exact location on the device
    Info (169086): Pin ADC_IN[0] not assigned to an exact location on the device
    Info (169086): Pin ADC_IN[1] not assigned to an exact location on the device
    Info (169086): Pin ADC_IN[2] not assigned to an exact location on the device
    Info (169086): Pin ADC_IN[3] not assigned to an exact location on the device
    Info (169086): Pin ADC_IN[4] not assigned to an exact location on the device
    Info (169086): Pin ADC_IN[5] not assigned to an exact location on the device
    Info (169086): Pin ADC_IN[6] not assigned to an exact location on the device
    Info (169086): Pin ADC_IN[7] not assigned to an exact location on the device
Info (332104): Reading SDC File: 'Uni_Projektas.sdc'
Warning (332060): Node: Clock_divider:clock_divider1|clock_out was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out was determined to be a clock but was found without an associated clock assignment.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000          CLK
    Info (332111):   40.000         SYNC
Info (176353): Automatically promoted node Clock_divider:clock_divider1|clock_out 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node SYNC
Info (176353): Automatically promoted node UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]~3
        Info (176357): Destination node UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]~5
        Info (176357): Destination node UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_next_state~13
        Info (176357): Destination node UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|Selector5~0
        Info (176357): Destination node UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|Selector4~1
        Info (176357): Destination node UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|Selector6~1
        Info (176357): Destination node UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|Selector2~0
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 17 (unused VREF, 3.3V VCCIO, 9 input, 8 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  15 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 5101 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:03
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:06
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 5 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm logic and register replication
Info (128003): Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm fanout splitting
Info (128003): Physical synthesis algorithm fanout splitting complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:08
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 20% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14
Info (170194): Fitter routing operations ending: elapsed time is 00:00:07
Info (11888): Total time spent on timing analysis during the Fitter is 3.89 seconds.
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 8 output pins without output pin load capacitance assignment
    Info (306007): Pin "DATA_OUT[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DATA_OUT[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DATA_OUT[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DATA_OUT[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DATA_OUT[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DATA_OUT[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SYNC" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "UART_TX" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info (144001): Generated suppressed messages file C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/output_files/Uni_Projektas.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4871 megabytes
    Info: Processing ended: Sun Feb 19 10:19:56 2023
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:20


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/simon/Desktop/UNI/VHDL/Uni_Projektas/output_files/Uni_Projektas.fit.smsg.


