$date
	Sat Dec 25 19:58:42 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module multiplexer_tb $end
$var wire 64 ! result [63:0] $end
$var reg 1 " s $end
$var reg 64 # w0 [63:0] $end
$var reg 64 $ w1 [63:0] $end
$scope module mux $end
$var wire 1 " s $end
$var wire 64 % w0 [63:0] $end
$var wire 64 & w1 [63:0] $end
$var wire 64 ' result [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1101 '
b1101 &
b1011 %
b1101 $
b1011 #
1"
b1101 !
$end
#20
b1011 !
b1011 '
0"
#40
