Simulator report for Operator_qsim
Fri May 30 16:49:51 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 110 nodes    ;
; Simulation Coverage         ;      28.44 % ;
; Total Number of Transitions ; 401          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                          ; Default Value ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                       ; Timing        ;
; Start time                                                                                 ; 0 ns                                                             ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                              ;               ;
; Vector input source                                                                        ; C:/altera/13.0sp1/ProjetoOAC 1.0/Operator Module/Operador_SM.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                               ; On            ;
; Check outputs                                                                              ; Off                                                              ; Off           ;
; Report simulation coverage                                                                 ; On                                                               ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                               ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                               ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                               ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                              ; Off           ;
; Detect glitches                                                                            ; Off                                                              ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                              ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                              ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                              ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                              ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                               ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                       ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                              ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                              ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                             ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport                                                        ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport                                                        ; Transport     ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      28.44 % ;
; Total nodes checked                                 ; 110          ;
; Total output ports checked                          ; 109          ;
; Total output ports with complete 1/0-value coverage ; 31           ;
; Total output ports with no 1/0-value coverage       ; 78           ;
; Total output ports with no 1-value coverage         ; 78           ;
; Total output ports with no 0-value coverage         ; 78           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                        ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------------+
; Node Name                                                      ; Output Port Name                                               ; Output Port Type ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------------+
; |Operator|Corrige[3]                                           ; |Operator|Corrige[3]                                           ; regout           ;
; |Operator|Corrige[2]                                           ; |Operator|Corrige[2]                                           ; regout           ;
; |Operator|Corrige[1]                                           ; |Operator|Corrige[1]                                           ; regout           ;
; |Operator|Corrige[0]                                           ; |Operator|Corrige[0]                                           ; regout           ;
; |Operator|result[3]~reg0                                       ; |Operator|result[3]~reg0                                       ; regout           ;
; |Operator|result[2]~reg0                                       ; |Operator|result[2]~reg0                                       ; regout           ;
; |Operator|result[1]~reg0                                       ; |Operator|result[1]~reg0                                       ; regout           ;
; |Operator|result[0]~reg0                                       ; |Operator|result[0]~reg0                                       ; regout           ;
; |Operator|clk                                                  ; |Operator|clk                                                  ; out              ;
; |Operator|result[0]                                            ; |Operator|result[0]                                            ; pin_out          ;
; |Operator|result[1]                                            ; |Operator|result[1]                                            ; pin_out          ;
; |Operator|result[2]                                            ; |Operator|result[2]                                            ; pin_out          ;
; |Operator|result[3]                                            ; |Operator|result[3]                                            ; pin_out          ;
; |Operator|randomizer:R1|rand_temp[2]                           ; |Operator|randomizer:R1|rand_temp[2]                           ; regout           ;
; |Operator|randomizer:R1|rand_temp[1]                           ; |Operator|randomizer:R1|rand_temp[1]                           ; regout           ;
; |Operator|randomizer:R1|rand_temp[0]                           ; |Operator|randomizer:R1|rand_temp[0]                           ; regout           ;
; |Operator|randomizer:R1|temp~0                                 ; |Operator|randomizer:R1|temp~0                                 ; out0             ;
; |Operator|randomizer:R1|rand_temp[3]                           ; |Operator|randomizer:R1|rand_temp[3]                           ; regout           ;
; |Operator|randomizer:R1|rand_temp[4]                           ; |Operator|randomizer:R1|rand_temp[4]                           ; regout           ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~17             ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~17             ; out0             ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|result_node[0]~1 ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|result_node[0]~1 ; out0             ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|result_node[0]   ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|result_node[0]   ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~17             ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~17             ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|result_node[0]~1 ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|result_node[0]~1 ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|result_node[0]   ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|result_node[0]   ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~17             ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~17             ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|result_node[0]~1 ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|result_node[0]~1 ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|result_node[0]   ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|result_node[0]   ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~17             ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~17             ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]~1 ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]~1 ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]   ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]   ; out0             ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                           ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------------+
; Node Name                                                      ; Output Port Name                                               ; Output Port Type ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------------+
; |Operator|Address[0]                                           ; |Operator|Address[0]                                           ; out              ;
; |Operator|Address[1]                                           ; |Operator|Address[1]                                           ; out              ;
; |Operator|Address[2]                                           ; |Operator|Address[2]                                           ; out              ;
; |Operator|Address[3]                                           ; |Operator|Address[3]                                           ; out              ;
; |Operator|State_Number[0]                                      ; |Operator|State_Number[0]                                      ; out              ;
; |Operator|State_Number[1]                                      ; |Operator|State_Number[1]                                      ; out              ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~0              ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~0              ; out0             ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~1              ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~1              ; out0             ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~2              ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~2              ; out0             ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~3              ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~3              ; out0             ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~4              ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~4              ; out0             ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~5              ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~5              ; out0             ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~6              ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~6              ; out0             ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~7              ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~7              ; out0             ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~8              ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~8              ; out0             ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|result_node[0]~0 ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|result_node[0]~0 ; out0             ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~9              ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~9              ; out0             ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~10             ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~10             ; out0             ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~11             ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~11             ; out0             ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~12             ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~12             ; out0             ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~13             ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~13             ; out0             ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~14             ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~14             ; out0             ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~15             ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~15             ; out0             ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~16             ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~16             ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~0              ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~0              ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~1              ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~1              ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~2              ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~2              ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~3              ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~3              ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~4              ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~4              ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~5              ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~5              ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~6              ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~6              ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~7              ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~7              ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~8              ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~8              ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|result_node[0]~0 ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|result_node[0]~0 ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~9              ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~9              ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~10             ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~10             ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~11             ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~11             ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~12             ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~12             ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~13             ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~13             ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~14             ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~14             ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~15             ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~15             ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~16             ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~16             ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~0              ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~0              ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~1              ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~1              ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~2              ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~2              ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~3              ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~3              ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~4              ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~4              ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~5              ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~5              ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~6              ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~6              ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~7              ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~7              ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~8              ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~8              ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|result_node[0]~0 ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|result_node[0]~0 ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~9              ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~9              ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~10             ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~10             ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~11             ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~11             ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~12             ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~12             ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~13             ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~13             ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~14             ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~14             ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~15             ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~15             ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~16             ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~16             ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~0              ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~0              ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~1              ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~1              ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~2              ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~2              ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~3              ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~3              ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~4              ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~4              ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~5              ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~5              ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~6              ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~6              ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~7              ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~7              ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~8              ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~8              ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]~0 ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]~0 ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~9              ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~9              ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~10             ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~10             ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~11             ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~11             ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~12             ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~12             ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~13             ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~13             ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~14             ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~14             ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~15             ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~15             ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~16             ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~16             ; out0             ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                           ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------------+
; Node Name                                                      ; Output Port Name                                               ; Output Port Type ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------------+
; |Operator|Address[0]                                           ; |Operator|Address[0]                                           ; out              ;
; |Operator|Address[1]                                           ; |Operator|Address[1]                                           ; out              ;
; |Operator|Address[2]                                           ; |Operator|Address[2]                                           ; out              ;
; |Operator|Address[3]                                           ; |Operator|Address[3]                                           ; out              ;
; |Operator|State_Number[0]                                      ; |Operator|State_Number[0]                                      ; out              ;
; |Operator|State_Number[1]                                      ; |Operator|State_Number[1]                                      ; out              ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~0              ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~0              ; out0             ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~1              ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~1              ; out0             ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~2              ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~2              ; out0             ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~3              ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~3              ; out0             ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~4              ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~4              ; out0             ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~5              ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~5              ; out0             ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~6              ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~6              ; out0             ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~7              ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~7              ; out0             ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~8              ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~8              ; out0             ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|result_node[0]~0 ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|result_node[0]~0 ; out0             ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~9              ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~9              ; out0             ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~10             ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~10             ; out0             ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~11             ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~11             ; out0             ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~12             ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~12             ; out0             ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~13             ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~13             ; out0             ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~14             ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~14             ; out0             ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~15             ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~15             ; out0             ;
; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~16             ; |Operator|lpm_mux:Mux3|mux_7qc:auto_generated|_~16             ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~0              ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~0              ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~1              ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~1              ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~2              ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~2              ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~3              ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~3              ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~4              ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~4              ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~5              ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~5              ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~6              ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~6              ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~7              ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~7              ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~8              ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~8              ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|result_node[0]~0 ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|result_node[0]~0 ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~9              ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~9              ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~10             ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~10             ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~11             ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~11             ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~12             ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~12             ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~13             ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~13             ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~14             ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~14             ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~15             ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~15             ; out0             ;
; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~16             ; |Operator|lpm_mux:Mux2|mux_7qc:auto_generated|_~16             ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~0              ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~0              ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~1              ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~1              ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~2              ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~2              ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~3              ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~3              ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~4              ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~4              ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~5              ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~5              ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~6              ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~6              ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~7              ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~7              ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~8              ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~8              ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|result_node[0]~0 ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|result_node[0]~0 ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~9              ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~9              ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~10             ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~10             ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~11             ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~11             ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~12             ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~12             ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~13             ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~13             ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~14             ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~14             ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~15             ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~15             ; out0             ;
; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~16             ; |Operator|lpm_mux:Mux1|mux_7qc:auto_generated|_~16             ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~0              ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~0              ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~1              ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~1              ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~2              ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~2              ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~3              ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~3              ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~4              ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~4              ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~5              ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~5              ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~6              ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~6              ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~7              ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~7              ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~8              ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~8              ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]~0 ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|result_node[0]~0 ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~9              ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~9              ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~10             ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~10             ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~11             ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~11             ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~12             ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~12             ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~13             ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~13             ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~14             ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~14             ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~15             ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~15             ; out0             ;
; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~16             ; |Operator|lpm_mux:Mux0|mux_7qc:auto_generated|_~16             ; out0             ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri May 30 16:49:50 2014
Info: Command: quartus_sim --simulation_results_format=VWF Operator -c Operator_qsim
Info (324025): Using vector source file "C:/altera/13.0sp1/ProjetoOAC 1.0/Operator Module/Operador_SM.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      28.44 %
Info (328052): Number of transitions in simulation is 401
Info (324045): Vector file Operator_qsim.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 319 megabytes
    Info: Processing ended: Fri May 30 16:49:51 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


