
Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005780  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002f4  08005890  08005890  00015890  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005b84  08005b84  000201e4  2**0
                  CONTENTS
  4 .ARM          00000000  08005b84  08005b84  000201e4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005b84  08005b84  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005b84  08005b84  00015b84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005b88  08005b88  00015b88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08005b8c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001bd8  200001e4  08005d70  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001dbc  08005d70  00021dbc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000166de  00000000  00000000  0002020d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002b66  00000000  00000000  000368eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000012a0  00000000  00000000  00039458  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001168  00000000  00000000  0003a6f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000034fe  00000000  00000000  0003b860  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ed40  00000000  00000000  0003ed5e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000943b0  00000000  00000000  0004da9e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e1e4e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005070  00000000  00000000  000e1ecc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e4 	.word	0x200001e4
 800012c:	00000000 	.word	0x00000000
 8000130:	08005878 	.word	0x08005878

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e8 	.word	0x200001e8
 800014c:	08005878 	.word	0x08005878

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000174:	b580      	push	{r7, lr}
 8000176:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000178:	f000 ffee 	bl	8001158 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800017c:	f000 f8b6 	bl	80002ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000180:	f000 f944 	bl	800040c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000184:	f000 f8ee 	bl	8000364 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000188:	f000 f916 	bl	80003b8 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  clean_screen;
 800018c:	4b43      	ldr	r3, [pc, #268]	; (800029c <main+0x128>)
 800018e:	4a44      	ldr	r2, [pc, #272]	; (80002a0 <main+0x12c>)
 8000190:	6810      	ldr	r0, [r2, #0]
 8000192:	6018      	str	r0, [r3, #0]
 8000194:	7912      	ldrb	r2, [r2, #4]
 8000196:	711a      	strb	r2, [r3, #4]
  transmit;
 8000198:	4840      	ldr	r0, [pc, #256]	; (800029c <main+0x128>)
 800019a:	f7ff ffe3 	bl	8000164 <strlen>
 800019e:	4603      	mov	r3, r0
 80001a0:	b29a      	uxth	r2, r3
 80001a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80001a6:	493d      	ldr	r1, [pc, #244]	; (800029c <main+0x128>)
 80001a8:	483e      	ldr	r0, [pc, #248]	; (80002a4 <main+0x130>)
 80001aa:	f002 f956 	bl	800245a <HAL_UART_Transmit>
  cursor0_0
 80001ae:	4b3b      	ldr	r3, [pc, #236]	; (800029c <main+0x128>)
 80001b0:	4a3d      	ldr	r2, [pc, #244]	; (80002a8 <main+0x134>)
 80001b2:	6810      	ldr	r0, [r2, #0]
 80001b4:	6018      	str	r0, [r3, #0]
 80001b6:	8891      	ldrh	r1, [r2, #4]
 80001b8:	7992      	ldrb	r2, [r2, #6]
 80001ba:	8099      	strh	r1, [r3, #4]
 80001bc:	719a      	strb	r2, [r3, #6]
  transmit;
 80001be:	4837      	ldr	r0, [pc, #220]	; (800029c <main+0x128>)
 80001c0:	f7ff ffd0 	bl	8000164 <strlen>
 80001c4:	4603      	mov	r3, r0
 80001c6:	b29a      	uxth	r2, r3
 80001c8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80001cc:	4933      	ldr	r1, [pc, #204]	; (800029c <main+0x128>)
 80001ce:	4835      	ldr	r0, [pc, #212]	; (80002a4 <main+0x130>)
 80001d0:	f002 f943 	bl	800245a <HAL_UART_Transmit>
  scroll_window
 80001d4:	4b31      	ldr	r3, [pc, #196]	; (800029c <main+0x128>)
 80001d6:	4a35      	ldr	r2, [pc, #212]	; (80002ac <main+0x138>)
 80001d8:	6810      	ldr	r0, [r2, #0]
 80001da:	6018      	str	r0, [r3, #0]
 80001dc:	8891      	ldrh	r1, [r2, #4]
 80001de:	7992      	ldrb	r2, [r2, #6]
 80001e0:	8099      	strh	r1, [r3, #4]
 80001e2:	719a      	strb	r2, [r3, #6]
  transmit;
 80001e4:	482d      	ldr	r0, [pc, #180]	; (800029c <main+0x128>)
 80001e6:	f7ff ffbd 	bl	8000164 <strlen>
 80001ea:	4603      	mov	r3, r0
 80001ec:	b29a      	uxth	r2, r3
 80001ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80001f2:	492a      	ldr	r1, [pc, #168]	; (800029c <main+0x128>)
 80001f4:	482b      	ldr	r0, [pc, #172]	; (80002a4 <main+0x130>)
 80001f6:	f002 f930 	bl	800245a <HAL_UART_Transmit>
  cursor10_0
 80001fa:	4a28      	ldr	r2, [pc, #160]	; (800029c <main+0x128>)
 80001fc:	4b2c      	ldr	r3, [pc, #176]	; (80002b0 <main+0x13c>)
 80001fe:	cb03      	ldmia	r3!, {r0, r1}
 8000200:	6010      	str	r0, [r2, #0]
 8000202:	6051      	str	r1, [r2, #4]
  transmit;
 8000204:	4825      	ldr	r0, [pc, #148]	; (800029c <main+0x128>)
 8000206:	f7ff ffad 	bl	8000164 <strlen>
 800020a:	4603      	mov	r3, r0
 800020c:	b29a      	uxth	r2, r3
 800020e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000212:	4922      	ldr	r1, [pc, #136]	; (800029c <main+0x128>)
 8000214:	4823      	ldr	r0, [pc, #140]	; (80002a4 <main+0x130>)
 8000216:	f002 f920 	bl	800245a <HAL_UART_Transmit>
  strcpy((char*)cliBufferTX, "Welcome!\r\n");
 800021a:	4a20      	ldr	r2, [pc, #128]	; (800029c <main+0x128>)
 800021c:	4b25      	ldr	r3, [pc, #148]	; (80002b4 <main+0x140>)
 800021e:	cb03      	ldmia	r3!, {r0, r1}
 8000220:	6010      	str	r0, [r2, #0]
 8000222:	6051      	str	r1, [r2, #4]
 8000224:	8819      	ldrh	r1, [r3, #0]
 8000226:	789b      	ldrb	r3, [r3, #2]
 8000228:	8111      	strh	r1, [r2, #8]
 800022a:	7293      	strb	r3, [r2, #10]
  transmit;
 800022c:	481b      	ldr	r0, [pc, #108]	; (800029c <main+0x128>)
 800022e:	f7ff ff99 	bl	8000164 <strlen>
 8000232:	4603      	mov	r3, r0
 8000234:	b29a      	uxth	r2, r3
 8000236:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800023a:	4918      	ldr	r1, [pc, #96]	; (800029c <main+0x128>)
 800023c:	4819      	ldr	r0, [pc, #100]	; (80002a4 <main+0x130>)
 800023e:	f002 f90c 	bl	800245a <HAL_UART_Transmit>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000242:	f002 fb13 	bl	800286c <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of CLI_Queue */
  CLI_QueueHandle = osMessageQueueNew (16, sizeof(uint16_t), &CLI_Queue_attributes);
 8000246:	4a1c      	ldr	r2, [pc, #112]	; (80002b8 <main+0x144>)
 8000248:	2102      	movs	r1, #2
 800024a:	2010      	movs	r0, #16
 800024c:	f002 fc4c 	bl	8002ae8 <osMessageQueueNew>
 8000250:	4602      	mov	r2, r0
 8000252:	4b1a      	ldr	r3, [pc, #104]	; (80002bc <main+0x148>)
 8000254:	601a      	str	r2, [r3, #0]

  /* creation of Status_Queue */
  Status_QueueHandle = osMessageQueueNew (16, sizeof(uint16_t), &Status_Queue_attributes);
 8000256:	4a1a      	ldr	r2, [pc, #104]	; (80002c0 <main+0x14c>)
 8000258:	2102      	movs	r1, #2
 800025a:	2010      	movs	r0, #16
 800025c:	f002 fc44 	bl	8002ae8 <osMessageQueueNew>
 8000260:	4602      	mov	r2, r0
 8000262:	4b18      	ldr	r3, [pc, #96]	; (80002c4 <main+0x150>)
 8000264:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(Status_CLI_Task, NULL, &defaultTask_attributes);
 8000266:	4a18      	ldr	r2, [pc, #96]	; (80002c8 <main+0x154>)
 8000268:	2100      	movs	r1, #0
 800026a:	4818      	ldr	r0, [pc, #96]	; (80002cc <main+0x158>)
 800026c:	f002 fb64 	bl	8002938 <osThreadNew>
 8000270:	4602      	mov	r2, r0
 8000272:	4b17      	ldr	r3, [pc, #92]	; (80002d0 <main+0x15c>)
 8000274:	601a      	str	r2, [r3, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(RX_CLI_Task, NULL, &myTask02_attributes);
 8000276:	4a17      	ldr	r2, [pc, #92]	; (80002d4 <main+0x160>)
 8000278:	2100      	movs	r1, #0
 800027a:	4817      	ldr	r0, [pc, #92]	; (80002d8 <main+0x164>)
 800027c:	f002 fb5c 	bl	8002938 <osThreadNew>
 8000280:	4602      	mov	r2, r0
 8000282:	4b16      	ldr	r3, [pc, #88]	; (80002dc <main+0x168>)
 8000284:	601a      	str	r2, [r3, #0]

  /* creation of myTask03 */
  myTask03Handle = osThreadNew(stateControllerTask, NULL, &myTask03_attributes);
 8000286:	4a16      	ldr	r2, [pc, #88]	; (80002e0 <main+0x16c>)
 8000288:	2100      	movs	r1, #0
 800028a:	4816      	ldr	r0, [pc, #88]	; (80002e4 <main+0x170>)
 800028c:	f002 fb54 	bl	8002938 <osThreadNew>
 8000290:	4602      	mov	r2, r0
 8000292:	4b15      	ldr	r3, [pc, #84]	; (80002e8 <main+0x174>)
 8000294:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000296:	f002 fb1b 	bl	80028d0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 800029a:	e7fe      	b.n	800029a <main+0x126>
 800029c:	20001b54 	.word	0x20001b54
 80002a0:	080058d0 	.word	0x080058d0
 80002a4:	20001cec 	.word	0x20001cec
 80002a8:	080058d8 	.word	0x080058d8
 80002ac:	080058e0 	.word	0x080058e0
 80002b0:	080058e8 	.word	0x080058e8
 80002b4:	080058f0 	.word	0x080058f0
 80002b8:	08005a0c 	.word	0x08005a0c
 80002bc:	20001b0c 	.word	0x20001b0c
 80002c0:	08005a24 	.word	0x08005a24
 80002c4:	20001b10 	.word	0x20001b10
 80002c8:	080059a0 	.word	0x080059a0
 80002cc:	080004e9 	.word	0x080004e9
 80002d0:	20001b08 	.word	0x20001b08
 80002d4:	080059c4 	.word	0x080059c4
 80002d8:	0800075d 	.word	0x0800075d
 80002dc:	20001c1c 	.word	0x20001c1c
 80002e0:	080059e8 	.word	0x080059e8
 80002e4:	08000b61 	.word	0x08000b61
 80002e8:	20001ce8 	.word	0x20001ce8

080002ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002ec:	b580      	push	{r7, lr}
 80002ee:	b090      	sub	sp, #64	; 0x40
 80002f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002f2:	f107 0318 	add.w	r3, r7, #24
 80002f6:	2228      	movs	r2, #40	; 0x28
 80002f8:	2100      	movs	r1, #0
 80002fa:	4618      	mov	r0, r3
 80002fc:	f005 f9c3 	bl	8005686 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000300:	1d3b      	adds	r3, r7, #4
 8000302:	2200      	movs	r2, #0
 8000304:	601a      	str	r2, [r3, #0]
 8000306:	605a      	str	r2, [r3, #4]
 8000308:	609a      	str	r2, [r3, #8]
 800030a:	60da      	str	r2, [r3, #12]
 800030c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800030e:	2302      	movs	r3, #2
 8000310:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000312:	2301      	movs	r3, #1
 8000314:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000316:	2310      	movs	r3, #16
 8000318:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800031a:	2300      	movs	r3, #0
 800031c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800031e:	f107 0318 	add.w	r3, r7, #24
 8000322:	4618      	mov	r0, r3
 8000324:	f001 f9b6 	bl	8001694 <HAL_RCC_OscConfig>
 8000328:	4603      	mov	r3, r0
 800032a:	2b00      	cmp	r3, #0
 800032c:	d001      	beq.n	8000332 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800032e:	f000 fdb1 	bl	8000e94 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000332:	230f      	movs	r3, #15
 8000334:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000336:	2300      	movs	r3, #0
 8000338:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800033a:	2300      	movs	r3, #0
 800033c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800033e:	2300      	movs	r3, #0
 8000340:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000342:	2300      	movs	r3, #0
 8000344:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000346:	1d3b      	adds	r3, r7, #4
 8000348:	2100      	movs	r1, #0
 800034a:	4618      	mov	r0, r3
 800034c:	f001 fc22 	bl	8001b94 <HAL_RCC_ClockConfig>
 8000350:	4603      	mov	r3, r0
 8000352:	2b00      	cmp	r3, #0
 8000354:	d001      	beq.n	800035a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000356:	f000 fd9d 	bl	8000e94 <Error_Handler>
  }
}
 800035a:	bf00      	nop
 800035c:	3740      	adds	r7, #64	; 0x40
 800035e:	46bd      	mov	sp, r7
 8000360:	bd80      	pop	{r7, pc}
	...

08000364 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000364:	b580      	push	{r7, lr}
 8000366:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000368:	4b11      	ldr	r3, [pc, #68]	; (80003b0 <MX_USART2_UART_Init+0x4c>)
 800036a:	4a12      	ldr	r2, [pc, #72]	; (80003b4 <MX_USART2_UART_Init+0x50>)
 800036c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800036e:	4b10      	ldr	r3, [pc, #64]	; (80003b0 <MX_USART2_UART_Init+0x4c>)
 8000370:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000374:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000376:	4b0e      	ldr	r3, [pc, #56]	; (80003b0 <MX_USART2_UART_Init+0x4c>)
 8000378:	2200      	movs	r2, #0
 800037a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800037c:	4b0c      	ldr	r3, [pc, #48]	; (80003b0 <MX_USART2_UART_Init+0x4c>)
 800037e:	2200      	movs	r2, #0
 8000380:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000382:	4b0b      	ldr	r3, [pc, #44]	; (80003b0 <MX_USART2_UART_Init+0x4c>)
 8000384:	2200      	movs	r2, #0
 8000386:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000388:	4b09      	ldr	r3, [pc, #36]	; (80003b0 <MX_USART2_UART_Init+0x4c>)
 800038a:	220c      	movs	r2, #12
 800038c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800038e:	4b08      	ldr	r3, [pc, #32]	; (80003b0 <MX_USART2_UART_Init+0x4c>)
 8000390:	2200      	movs	r2, #0
 8000392:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000394:	4b06      	ldr	r3, [pc, #24]	; (80003b0 <MX_USART2_UART_Init+0x4c>)
 8000396:	2200      	movs	r2, #0
 8000398:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800039a:	4805      	ldr	r0, [pc, #20]	; (80003b0 <MX_USART2_UART_Init+0x4c>)
 800039c:	f002 f810 	bl	80023c0 <HAL_UART_Init>
 80003a0:	4603      	mov	r3, r0
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d001      	beq.n	80003aa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80003a6:	f000 fd75 	bl	8000e94 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80003aa:	bf00      	nop
 80003ac:	bd80      	pop	{r7, pc}
 80003ae:	bf00      	nop
 80003b0:	20001cec 	.word	0x20001cec
 80003b4:	40004400 	.word	0x40004400

080003b8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80003bc:	4b11      	ldr	r3, [pc, #68]	; (8000404 <MX_USART3_UART_Init+0x4c>)
 80003be:	4a12      	ldr	r2, [pc, #72]	; (8000408 <MX_USART3_UART_Init+0x50>)
 80003c0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80003c2:	4b10      	ldr	r3, [pc, #64]	; (8000404 <MX_USART3_UART_Init+0x4c>)
 80003c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80003c8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80003ca:	4b0e      	ldr	r3, [pc, #56]	; (8000404 <MX_USART3_UART_Init+0x4c>)
 80003cc:	2200      	movs	r2, #0
 80003ce:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80003d0:	4b0c      	ldr	r3, [pc, #48]	; (8000404 <MX_USART3_UART_Init+0x4c>)
 80003d2:	2200      	movs	r2, #0
 80003d4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80003d6:	4b0b      	ldr	r3, [pc, #44]	; (8000404 <MX_USART3_UART_Init+0x4c>)
 80003d8:	2200      	movs	r2, #0
 80003da:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80003dc:	4b09      	ldr	r3, [pc, #36]	; (8000404 <MX_USART3_UART_Init+0x4c>)
 80003de:	220c      	movs	r2, #12
 80003e0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003e2:	4b08      	ldr	r3, [pc, #32]	; (8000404 <MX_USART3_UART_Init+0x4c>)
 80003e4:	2200      	movs	r2, #0
 80003e6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80003e8:	4b06      	ldr	r3, [pc, #24]	; (8000404 <MX_USART3_UART_Init+0x4c>)
 80003ea:	2200      	movs	r2, #0
 80003ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80003ee:	4805      	ldr	r0, [pc, #20]	; (8000404 <MX_USART3_UART_Init+0x4c>)
 80003f0:	f001 ffe6 	bl	80023c0 <HAL_UART_Init>
 80003f4:	4603      	mov	r3, r0
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d001      	beq.n	80003fe <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80003fa:	f000 fd4b 	bl	8000e94 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80003fe:	bf00      	nop
 8000400:	bd80      	pop	{r7, pc}
 8000402:	bf00      	nop
 8000404:	20001b14 	.word	0x20001b14
 8000408:	40004800 	.word	0x40004800

0800040c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	b088      	sub	sp, #32
 8000410:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000412:	f107 0310 	add.w	r3, r7, #16
 8000416:	2200      	movs	r2, #0
 8000418:	601a      	str	r2, [r3, #0]
 800041a:	605a      	str	r2, [r3, #4]
 800041c:	609a      	str	r2, [r3, #8]
 800041e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000420:	4b2e      	ldr	r3, [pc, #184]	; (80004dc <MX_GPIO_Init+0xd0>)
 8000422:	699b      	ldr	r3, [r3, #24]
 8000424:	4a2d      	ldr	r2, [pc, #180]	; (80004dc <MX_GPIO_Init+0xd0>)
 8000426:	f043 0310 	orr.w	r3, r3, #16
 800042a:	6193      	str	r3, [r2, #24]
 800042c:	4b2b      	ldr	r3, [pc, #172]	; (80004dc <MX_GPIO_Init+0xd0>)
 800042e:	699b      	ldr	r3, [r3, #24]
 8000430:	f003 0310 	and.w	r3, r3, #16
 8000434:	60fb      	str	r3, [r7, #12]
 8000436:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000438:	4b28      	ldr	r3, [pc, #160]	; (80004dc <MX_GPIO_Init+0xd0>)
 800043a:	699b      	ldr	r3, [r3, #24]
 800043c:	4a27      	ldr	r2, [pc, #156]	; (80004dc <MX_GPIO_Init+0xd0>)
 800043e:	f043 0320 	orr.w	r3, r3, #32
 8000442:	6193      	str	r3, [r2, #24]
 8000444:	4b25      	ldr	r3, [pc, #148]	; (80004dc <MX_GPIO_Init+0xd0>)
 8000446:	699b      	ldr	r3, [r3, #24]
 8000448:	f003 0320 	and.w	r3, r3, #32
 800044c:	60bb      	str	r3, [r7, #8]
 800044e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000450:	4b22      	ldr	r3, [pc, #136]	; (80004dc <MX_GPIO_Init+0xd0>)
 8000452:	699b      	ldr	r3, [r3, #24]
 8000454:	4a21      	ldr	r2, [pc, #132]	; (80004dc <MX_GPIO_Init+0xd0>)
 8000456:	f043 0304 	orr.w	r3, r3, #4
 800045a:	6193      	str	r3, [r2, #24]
 800045c:	4b1f      	ldr	r3, [pc, #124]	; (80004dc <MX_GPIO_Init+0xd0>)
 800045e:	699b      	ldr	r3, [r3, #24]
 8000460:	f003 0304 	and.w	r3, r3, #4
 8000464:	607b      	str	r3, [r7, #4]
 8000466:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000468:	4b1c      	ldr	r3, [pc, #112]	; (80004dc <MX_GPIO_Init+0xd0>)
 800046a:	699b      	ldr	r3, [r3, #24]
 800046c:	4a1b      	ldr	r2, [pc, #108]	; (80004dc <MX_GPIO_Init+0xd0>)
 800046e:	f043 0308 	orr.w	r3, r3, #8
 8000472:	6193      	str	r3, [r2, #24]
 8000474:	4b19      	ldr	r3, [pc, #100]	; (80004dc <MX_GPIO_Init+0xd0>)
 8000476:	699b      	ldr	r3, [r3, #24]
 8000478:	f003 0308 	and.w	r3, r3, #8
 800047c:	603b      	str	r3, [r7, #0]
 800047e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8000480:	2200      	movs	r2, #0
 8000482:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 8000486:	4816      	ldr	r0, [pc, #88]	; (80004e0 <MX_GPIO_Init+0xd4>)
 8000488:	f001 f8d2 	bl	8001630 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800048c:	2200      	movs	r2, #0
 800048e:	f44f 7158 	mov.w	r1, #864	; 0x360
 8000492:	4814      	ldr	r0, [pc, #80]	; (80004e4 <MX_GPIO_Init+0xd8>)
 8000494:	f001 f8cc 	bl	8001630 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA6 PA7 PA8 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8000498:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800049c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800049e:	2301      	movs	r3, #1
 80004a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004a2:	2300      	movs	r3, #0
 80004a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004a6:	2302      	movs	r3, #2
 80004a8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004aa:	f107 0310 	add.w	r3, r7, #16
 80004ae:	4619      	mov	r1, r3
 80004b0:	480b      	ldr	r0, [pc, #44]	; (80004e0 <MX_GPIO_Init+0xd4>)
 80004b2:	f000 ff63 	bl	800137c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC5 PC6 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9;
 80004b6:	f44f 7358 	mov.w	r3, #864	; 0x360
 80004ba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004bc:	2301      	movs	r3, #1
 80004be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004c0:	2300      	movs	r3, #0
 80004c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004c4:	2302      	movs	r3, #2
 80004c6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80004c8:	f107 0310 	add.w	r3, r7, #16
 80004cc:	4619      	mov	r1, r3
 80004ce:	4805      	ldr	r0, [pc, #20]	; (80004e4 <MX_GPIO_Init+0xd8>)
 80004d0:	f000 ff54 	bl	800137c <HAL_GPIO_Init>

}
 80004d4:	bf00      	nop
 80004d6:	3720      	adds	r7, #32
 80004d8:	46bd      	mov	sp, r7
 80004da:	bd80      	pop	{r7, pc}
 80004dc:	40021000 	.word	0x40021000
 80004e0:	40010800 	.word	0x40010800
 80004e4:	40011000 	.word	0x40011000

080004e8 <Status_CLI_Task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Status_CLI_Task */
void Status_CLI_Task(void *argument)
{
 80004e8:	b5b0      	push	{r4, r5, r7, lr}
 80004ea:	b086      	sub	sp, #24
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	6078      	str	r0, [r7, #4]

  /* Infinite loop */
  for(;;)
  {
	  {
		  status = osMessageQueueGet(Status_QueueHandle, &statusMessage, NULL, 0U);
 80004f0:	4b8f      	ldr	r3, [pc, #572]	; (8000730 <Status_CLI_Task+0x248>)
 80004f2:	6818      	ldr	r0, [r3, #0]
 80004f4:	f107 0110 	add.w	r1, r7, #16
 80004f8:	2300      	movs	r3, #0
 80004fa:	2200      	movs	r2, #0
 80004fc:	f002 fbee 	bl	8002cdc <osMessageQueueGet>
 8000500:	6178      	str	r0, [r7, #20]
		        if (status == osOK)
 8000502:	697b      	ldr	r3, [r7, #20]
 8000504:	2b00      	cmp	r3, #0
 8000506:	f040 810f 	bne.w	8000728 <Status_CLI_Task+0x240>
		        {
		        	message = statusMessage;
 800050a:	8a3b      	ldrh	r3, [r7, #16]
 800050c:	827b      	strh	r3, [r7, #18]
		        	 if (message == 1)
 800050e:	8a7b      	ldrh	r3, [r7, #18]
 8000510:	2b01      	cmp	r3, #1
 8000512:	f040 8083 	bne.w	800061c <Status_CLI_Task+0x134>
		        			        {
		        		 	 	 	 itoa(x,period,10);
 8000516:	4b87      	ldr	r3, [pc, #540]	; (8000734 <Status_CLI_Task+0x24c>)
 8000518:	681b      	ldr	r3, [r3, #0]
 800051a:	f107 010c 	add.w	r1, r7, #12
 800051e:	220a      	movs	r2, #10
 8000520:	4618      	mov	r0, r3
 8000522:	f005 f8a3 	bl	800566c <itoa>
		        		 	 	 	save_cursor;
 8000526:	4b84      	ldr	r3, [pc, #528]	; (8000738 <Status_CLI_Task+0x250>)
 8000528:	4a84      	ldr	r2, [pc, #528]	; (800073c <Status_CLI_Task+0x254>)
 800052a:	6810      	ldr	r0, [r2, #0]
 800052c:	6018      	str	r0, [r3, #0]
		        		 	 	 	transmit;
 800052e:	4882      	ldr	r0, [pc, #520]	; (8000738 <Status_CLI_Task+0x250>)
 8000530:	f7ff fe18 	bl	8000164 <strlen>
 8000534:	4603      	mov	r3, r0
 8000536:	b29a      	uxth	r2, r3
 8000538:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800053c:	497e      	ldr	r1, [pc, #504]	; (8000738 <Status_CLI_Task+0x250>)
 800053e:	4880      	ldr	r0, [pc, #512]	; (8000740 <Status_CLI_Task+0x258>)
 8000540:	f001 ff8b 	bl	800245a <HAL_UART_Transmit>
		        			  		  cursor0_0;
 8000544:	4b7c      	ldr	r3, [pc, #496]	; (8000738 <Status_CLI_Task+0x250>)
 8000546:	4a7f      	ldr	r2, [pc, #508]	; (8000744 <Status_CLI_Task+0x25c>)
 8000548:	6810      	ldr	r0, [r2, #0]
 800054a:	6018      	str	r0, [r3, #0]
 800054c:	8891      	ldrh	r1, [r2, #4]
 800054e:	7992      	ldrb	r2, [r2, #6]
 8000550:	8099      	strh	r1, [r3, #4]
 8000552:	719a      	strb	r2, [r3, #6]
		        			  		  transmit;
 8000554:	4878      	ldr	r0, [pc, #480]	; (8000738 <Status_CLI_Task+0x250>)
 8000556:	f7ff fe05 	bl	8000164 <strlen>
 800055a:	4603      	mov	r3, r0
 800055c:	b29a      	uxth	r2, r3
 800055e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000562:	4975      	ldr	r1, [pc, #468]	; (8000738 <Status_CLI_Task+0x250>)
 8000564:	4876      	ldr	r0, [pc, #472]	; (8000740 <Status_CLI_Task+0x258>)
 8000566:	f001 ff78 	bl	800245a <HAL_UART_Transmit>
		        			  		clean_line;
 800056a:	4b73      	ldr	r3, [pc, #460]	; (8000738 <Status_CLI_Task+0x250>)
 800056c:	4a76      	ldr	r2, [pc, #472]	; (8000748 <Status_CLI_Task+0x260>)
 800056e:	6810      	ldr	r0, [r2, #0]
 8000570:	6018      	str	r0, [r3, #0]
 8000572:	7912      	ldrb	r2, [r2, #4]
 8000574:	711a      	strb	r2, [r3, #4]
		        			  		  transmit;
 8000576:	4870      	ldr	r0, [pc, #448]	; (8000738 <Status_CLI_Task+0x250>)
 8000578:	f7ff fdf4 	bl	8000164 <strlen>
 800057c:	4603      	mov	r3, r0
 800057e:	b29a      	uxth	r2, r3
 8000580:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000584:	496c      	ldr	r1, [pc, #432]	; (8000738 <Status_CLI_Task+0x250>)
 8000586:	486e      	ldr	r0, [pc, #440]	; (8000740 <Status_CLI_Task+0x258>)
 8000588:	f001 ff67 	bl	800245a <HAL_UART_Transmit>
		        			  		  strcpy(( char*)cliBufferTX, "scm mode. ");
 800058c:	4a6a      	ldr	r2, [pc, #424]	; (8000738 <Status_CLI_Task+0x250>)
 800058e:	4b6f      	ldr	r3, [pc, #444]	; (800074c <Status_CLI_Task+0x264>)
 8000590:	cb03      	ldmia	r3!, {r0, r1}
 8000592:	6010      	str	r0, [r2, #0]
 8000594:	6051      	str	r1, [r2, #4]
 8000596:	8819      	ldrh	r1, [r3, #0]
 8000598:	789b      	ldrb	r3, [r3, #2]
 800059a:	8111      	strh	r1, [r2, #8]
 800059c:	7293      	strb	r3, [r2, #10]
		        			    	  HAL_UART_Transmit(&huart2, cliBufferTX, strlen((char*)cliBufferTX),1000);
 800059e:	4866      	ldr	r0, [pc, #408]	; (8000738 <Status_CLI_Task+0x250>)
 80005a0:	f7ff fde0 	bl	8000164 <strlen>
 80005a4:	4603      	mov	r3, r0
 80005a6:	b29a      	uxth	r2, r3
 80005a8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ac:	4962      	ldr	r1, [pc, #392]	; (8000738 <Status_CLI_Task+0x250>)
 80005ae:	4864      	ldr	r0, [pc, #400]	; (8000740 <Status_CLI_Task+0x258>)
 80005b0:	f001 ff53 	bl	800245a <HAL_UART_Transmit>
		        			    	  HAL_UART_Transmit(&huart2, period, strlen((char*)period),1000);
 80005b4:	f107 030c 	add.w	r3, r7, #12
 80005b8:	4618      	mov	r0, r3
 80005ba:	f7ff fdd3 	bl	8000164 <strlen>
 80005be:	4603      	mov	r3, r0
 80005c0:	b29a      	uxth	r2, r3
 80005c2:	f107 010c 	add.w	r1, r7, #12
 80005c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ca:	485d      	ldr	r0, [pc, #372]	; (8000740 <Status_CLI_Task+0x258>)
 80005cc:	f001 ff45 	bl	800245a <HAL_UART_Transmit>
		        			  		  strcpy(( char*)cliBufferTX, " is the atm value");
 80005d0:	4a59      	ldr	r2, [pc, #356]	; (8000738 <Status_CLI_Task+0x250>)
 80005d2:	4b5f      	ldr	r3, [pc, #380]	; (8000750 <Status_CLI_Task+0x268>)
 80005d4:	4615      	mov	r5, r2
 80005d6:	461c      	mov	r4, r3
 80005d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80005da:	6028      	str	r0, [r5, #0]
 80005dc:	6069      	str	r1, [r5, #4]
 80005de:	60aa      	str	r2, [r5, #8]
 80005e0:	60eb      	str	r3, [r5, #12]
 80005e2:	8823      	ldrh	r3, [r4, #0]
 80005e4:	822b      	strh	r3, [r5, #16]
		        			    	  HAL_UART_Transmit(&huart2, cliBufferTX, strlen((char*)cliBufferTX),1000);
 80005e6:	4854      	ldr	r0, [pc, #336]	; (8000738 <Status_CLI_Task+0x250>)
 80005e8:	f7ff fdbc 	bl	8000164 <strlen>
 80005ec:	4603      	mov	r3, r0
 80005ee:	b29a      	uxth	r2, r3
 80005f0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005f4:	4950      	ldr	r1, [pc, #320]	; (8000738 <Status_CLI_Task+0x250>)
 80005f6:	4852      	ldr	r0, [pc, #328]	; (8000740 <Status_CLI_Task+0x258>)
 80005f8:	f001 ff2f 	bl	800245a <HAL_UART_Transmit>
		        			    	  go_to_saved_cursor_point;
 80005fc:	4b4e      	ldr	r3, [pc, #312]	; (8000738 <Status_CLI_Task+0x250>)
 80005fe:	4a55      	ldr	r2, [pc, #340]	; (8000754 <Status_CLI_Task+0x26c>)
 8000600:	6810      	ldr	r0, [r2, #0]
 8000602:	6018      	str	r0, [r3, #0]
		        			    	  transmit;
 8000604:	484c      	ldr	r0, [pc, #304]	; (8000738 <Status_CLI_Task+0x250>)
 8000606:	f7ff fdad 	bl	8000164 <strlen>
 800060a:	4603      	mov	r3, r0
 800060c:	b29a      	uxth	r2, r3
 800060e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000612:	4949      	ldr	r1, [pc, #292]	; (8000738 <Status_CLI_Task+0x250>)
 8000614:	484a      	ldr	r0, [pc, #296]	; (8000740 <Status_CLI_Task+0x258>)
 8000616:	f001 ff20 	bl	800245a <HAL_UART_Transmit>
 800061a:	e085      	b.n	8000728 <Status_CLI_Task+0x240>

		        			        }
		        	 else if (message == 2)
 800061c:	8a7b      	ldrh	r3, [r7, #18]
 800061e:	2b02      	cmp	r3, #2
 8000620:	f040 8082 	bne.w	8000728 <Status_CLI_Task+0x240>
		        			       		  {
		        		 	 	 	 	 itoa(x,period,10);
 8000624:	4b43      	ldr	r3, [pc, #268]	; (8000734 <Status_CLI_Task+0x24c>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	f107 010c 	add.w	r1, r7, #12
 800062c:	220a      	movs	r2, #10
 800062e:	4618      	mov	r0, r3
 8000630:	f005 f81c 	bl	800566c <itoa>
		        		 	 	 	 	save_cursor;
 8000634:	4b40      	ldr	r3, [pc, #256]	; (8000738 <Status_CLI_Task+0x250>)
 8000636:	4a41      	ldr	r2, [pc, #260]	; (800073c <Status_CLI_Task+0x254>)
 8000638:	6810      	ldr	r0, [r2, #0]
 800063a:	6018      	str	r0, [r3, #0]
		        		 	 	 	 	transmit;
 800063c:	483e      	ldr	r0, [pc, #248]	; (8000738 <Status_CLI_Task+0x250>)
 800063e:	f7ff fd91 	bl	8000164 <strlen>
 8000642:	4603      	mov	r3, r0
 8000644:	b29a      	uxth	r2, r3
 8000646:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800064a:	493b      	ldr	r1, [pc, #236]	; (8000738 <Status_CLI_Task+0x250>)
 800064c:	483c      	ldr	r0, [pc, #240]	; (8000740 <Status_CLI_Task+0x258>)
 800064e:	f001 ff04 	bl	800245a <HAL_UART_Transmit>
		        				  		  cursor0_0;
 8000652:	4b39      	ldr	r3, [pc, #228]	; (8000738 <Status_CLI_Task+0x250>)
 8000654:	4a3b      	ldr	r2, [pc, #236]	; (8000744 <Status_CLI_Task+0x25c>)
 8000656:	6810      	ldr	r0, [r2, #0]
 8000658:	6018      	str	r0, [r3, #0]
 800065a:	8891      	ldrh	r1, [r2, #4]
 800065c:	7992      	ldrb	r2, [r2, #6]
 800065e:	8099      	strh	r1, [r3, #4]
 8000660:	719a      	strb	r2, [r3, #6]
		        				  		  transmit;
 8000662:	4835      	ldr	r0, [pc, #212]	; (8000738 <Status_CLI_Task+0x250>)
 8000664:	f7ff fd7e 	bl	8000164 <strlen>
 8000668:	4603      	mov	r3, r0
 800066a:	b29a      	uxth	r2, r3
 800066c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000670:	4931      	ldr	r1, [pc, #196]	; (8000738 <Status_CLI_Task+0x250>)
 8000672:	4833      	ldr	r0, [pc, #204]	; (8000740 <Status_CLI_Task+0x258>)
 8000674:	f001 fef1 	bl	800245a <HAL_UART_Transmit>
		        				  		clean_line;
 8000678:	4b2f      	ldr	r3, [pc, #188]	; (8000738 <Status_CLI_Task+0x250>)
 800067a:	4a33      	ldr	r2, [pc, #204]	; (8000748 <Status_CLI_Task+0x260>)
 800067c:	6810      	ldr	r0, [r2, #0]
 800067e:	6018      	str	r0, [r3, #0]
 8000680:	7912      	ldrb	r2, [r2, #4]
 8000682:	711a      	strb	r2, [r3, #4]
		        				  		  transmit;
 8000684:	482c      	ldr	r0, [pc, #176]	; (8000738 <Status_CLI_Task+0x250>)
 8000686:	f7ff fd6d 	bl	8000164 <strlen>
 800068a:	4603      	mov	r3, r0
 800068c:	b29a      	uxth	r2, r3
 800068e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000692:	4929      	ldr	r1, [pc, #164]	; (8000738 <Status_CLI_Task+0x250>)
 8000694:	482a      	ldr	r0, [pc, #168]	; (8000740 <Status_CLI_Task+0x258>)
 8000696:	f001 fee0 	bl	800245a <HAL_UART_Transmit>
		        				  		  strcpy(( char*)cliBufferTX, "fsm mode. ");
 800069a:	4a27      	ldr	r2, [pc, #156]	; (8000738 <Status_CLI_Task+0x250>)
 800069c:	4b2e      	ldr	r3, [pc, #184]	; (8000758 <Status_CLI_Task+0x270>)
 800069e:	cb03      	ldmia	r3!, {r0, r1}
 80006a0:	6010      	str	r0, [r2, #0]
 80006a2:	6051      	str	r1, [r2, #4]
 80006a4:	8819      	ldrh	r1, [r3, #0]
 80006a6:	789b      	ldrb	r3, [r3, #2]
 80006a8:	8111      	strh	r1, [r2, #8]
 80006aa:	7293      	strb	r3, [r2, #10]
		        				    	  HAL_UART_Transmit(&huart2, cliBufferTX, strlen((char*)cliBufferTX),1000);
 80006ac:	4822      	ldr	r0, [pc, #136]	; (8000738 <Status_CLI_Task+0x250>)
 80006ae:	f7ff fd59 	bl	8000164 <strlen>
 80006b2:	4603      	mov	r3, r0
 80006b4:	b29a      	uxth	r2, r3
 80006b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006ba:	491f      	ldr	r1, [pc, #124]	; (8000738 <Status_CLI_Task+0x250>)
 80006bc:	4820      	ldr	r0, [pc, #128]	; (8000740 <Status_CLI_Task+0x258>)
 80006be:	f001 fecc 	bl	800245a <HAL_UART_Transmit>
			        			    	  HAL_UART_Transmit(&huart2, period, strlen((char*)period),1000);
 80006c2:	f107 030c 	add.w	r3, r7, #12
 80006c6:	4618      	mov	r0, r3
 80006c8:	f7ff fd4c 	bl	8000164 <strlen>
 80006cc:	4603      	mov	r3, r0
 80006ce:	b29a      	uxth	r2, r3
 80006d0:	f107 010c 	add.w	r1, r7, #12
 80006d4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006d8:	4819      	ldr	r0, [pc, #100]	; (8000740 <Status_CLI_Task+0x258>)
 80006da:	f001 febe 	bl	800245a <HAL_UART_Transmit>
			        			  		  strcpy(( char*)cliBufferTX, " is the atm value");
 80006de:	4a16      	ldr	r2, [pc, #88]	; (8000738 <Status_CLI_Task+0x250>)
 80006e0:	4b1b      	ldr	r3, [pc, #108]	; (8000750 <Status_CLI_Task+0x268>)
 80006e2:	4615      	mov	r5, r2
 80006e4:	461c      	mov	r4, r3
 80006e6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80006e8:	6028      	str	r0, [r5, #0]
 80006ea:	6069      	str	r1, [r5, #4]
 80006ec:	60aa      	str	r2, [r5, #8]
 80006ee:	60eb      	str	r3, [r5, #12]
 80006f0:	8823      	ldrh	r3, [r4, #0]
 80006f2:	822b      	strh	r3, [r5, #16]
			        			    	  HAL_UART_Transmit(&huart2, cliBufferTX, strlen((char*)cliBufferTX),1000);
 80006f4:	4810      	ldr	r0, [pc, #64]	; (8000738 <Status_CLI_Task+0x250>)
 80006f6:	f7ff fd35 	bl	8000164 <strlen>
 80006fa:	4603      	mov	r3, r0
 80006fc:	b29a      	uxth	r2, r3
 80006fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000702:	490d      	ldr	r1, [pc, #52]	; (8000738 <Status_CLI_Task+0x250>)
 8000704:	480e      	ldr	r0, [pc, #56]	; (8000740 <Status_CLI_Task+0x258>)
 8000706:	f001 fea8 	bl	800245a <HAL_UART_Transmit>
			        			    	  go_to_saved_cursor_point;
 800070a:	4b0b      	ldr	r3, [pc, #44]	; (8000738 <Status_CLI_Task+0x250>)
 800070c:	4a11      	ldr	r2, [pc, #68]	; (8000754 <Status_CLI_Task+0x26c>)
 800070e:	6810      	ldr	r0, [r2, #0]
 8000710:	6018      	str	r0, [r3, #0]
		        				    	  transmit;
 8000712:	4809      	ldr	r0, [pc, #36]	; (8000738 <Status_CLI_Task+0x250>)
 8000714:	f7ff fd26 	bl	8000164 <strlen>
 8000718:	4603      	mov	r3, r0
 800071a:	b29a      	uxth	r2, r3
 800071c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000720:	4905      	ldr	r1, [pc, #20]	; (8000738 <Status_CLI_Task+0x250>)
 8000722:	4807      	ldr	r0, [pc, #28]	; (8000740 <Status_CLI_Task+0x258>)
 8000724:	f001 fe99 	bl	800245a <HAL_UART_Transmit>
		        			       		  }
		        }


	  }
    osDelay(100);
 8000728:	2064      	movs	r0, #100	; 0x64
 800072a:	f002 f9af 	bl	8002a8c <osDelay>
		  status = osMessageQueueGet(Status_QueueHandle, &statusMessage, NULL, 0U);
 800072e:	e6df      	b.n	80004f0 <Status_CLI_Task+0x8>
 8000730:	20001b10 	.word	0x20001b10
 8000734:	20000000 	.word	0x20000000
 8000738:	20001b54 	.word	0x20001b54
 800073c:	080058fc 	.word	0x080058fc
 8000740:	20001cec 	.word	0x20001cec
 8000744:	080058d8 	.word	0x080058d8
 8000748:	08005900 	.word	0x08005900
 800074c:	08005908 	.word	0x08005908
 8000750:	08005914 	.word	0x08005914
 8000754:	08005928 	.word	0x08005928
 8000758:	0800592c 	.word	0x0800592c

0800075c <RX_CLI_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_RX_CLI_Task */
void RX_CLI_Task(void *argument)
{
 800075c:	b5b0      	push	{r4, r5, r7, lr}
 800075e:	b0b8      	sub	sp, #224	; 0xe0
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN RX_CLI_Task */
	uint16_t cliMessage;
	int8_t i=0;
 8000764:	2300      	movs	r3, #0
 8000766:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
	uint8_t *p;
	uint8_t cliBufferTX[200];
  /* Infinite loop */
  for(;;)
  {
	  if((HAL_UART_Receive(&huart2,cliBufferRX, 1,300) == HAL_OK))
 800076a:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800076e:	2201      	movs	r2, #1
 8000770:	49bd      	ldr	r1, [pc, #756]	; (8000a68 <RX_CLI_Task+0x30c>)
 8000772:	48be      	ldr	r0, [pc, #760]	; (8000a6c <RX_CLI_Task+0x310>)
 8000774:	f001 ff03 	bl	800257e <HAL_UART_Receive>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	f040 81e9 	bne.w	8000b52 <RX_CLI_Task+0x3f6>
	  {
		  cliBufferTX[i] = cliBufferRX[0];
 8000780:	f997 30df 	ldrsb.w	r3, [r7, #223]	; 0xdf
 8000784:	4ab8      	ldr	r2, [pc, #736]	; (8000a68 <RX_CLI_Task+0x30c>)
 8000786:	7812      	ldrb	r2, [r2, #0]
 8000788:	f107 01e0 	add.w	r1, r7, #224	; 0xe0
 800078c:	440b      	add	r3, r1
 800078e:	f803 2cd4 	strb.w	r2, [r3, #-212]
		  if( cliBufferTX[i]=='\r')
 8000792:	f997 30df 	ldrsb.w	r3, [r7, #223]	; 0xdf
 8000796:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 800079a:	4413      	add	r3, r2
 800079c:	f813 3cd4 	ldrb.w	r3, [r3, #-212]
 80007a0:	2b0d      	cmp	r3, #13
 80007a2:	f040 8179 	bne.w	8000a98 <RX_CLI_Task+0x33c>
		 		  {
		 			cliBufferTX[i]='\0';
 80007a6:	f997 30df 	ldrsb.w	r3, [r7, #223]	; 0xdf
 80007aa:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 80007ae:	4413      	add	r3, r2
 80007b0:	2200      	movs	r2, #0
 80007b2:	f803 2cd4 	strb.w	r2, [r3, #-212]
		 			cliBufferRX[0]='\r';
 80007b6:	4bac      	ldr	r3, [pc, #688]	; (8000a68 <RX_CLI_Task+0x30c>)
 80007b8:	220d      	movs	r2, #13
 80007ba:	701a      	strb	r2, [r3, #0]
		 			cliBufferRX[1]='\n';
 80007bc:	4baa      	ldr	r3, [pc, #680]	; (8000a68 <RX_CLI_Task+0x30c>)
 80007be:	220a      	movs	r2, #10
 80007c0:	705a      	strb	r2, [r3, #1]
		 			HAL_UART_Transmit(&huart2,cliBufferRX,2,1000);
 80007c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007c6:	2202      	movs	r2, #2
 80007c8:	49a7      	ldr	r1, [pc, #668]	; (8000a68 <RX_CLI_Task+0x30c>)
 80007ca:	48a8      	ldr	r0, [pc, #672]	; (8000a6c <RX_CLI_Task+0x310>)
 80007cc:	f001 fe45 	bl	800245a <HAL_UART_Transmit>
					if(strcmp(cliBufferTX,"help")==0)
 80007d0:	f107 030c 	add.w	r3, r7, #12
 80007d4:	49a6      	ldr	r1, [pc, #664]	; (8000a70 <RX_CLI_Task+0x314>)
 80007d6:	4618      	mov	r0, r3
 80007d8:	f7ff fcba 	bl	8000150 <strcmp>
 80007dc:	4603      	mov	r3, r0
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d161      	bne.n	80008a6 <RX_CLI_Task+0x14a>
					  {
						  cursor0_0;
 80007e2:	f107 030c 	add.w	r3, r7, #12
 80007e6:	4aa3      	ldr	r2, [pc, #652]	; (8000a74 <RX_CLI_Task+0x318>)
 80007e8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80007ec:	6018      	str	r0, [r3, #0]
 80007ee:	3304      	adds	r3, #4
 80007f0:	8019      	strh	r1, [r3, #0]
 80007f2:	3302      	adds	r3, #2
 80007f4:	0c0a      	lsrs	r2, r1, #16
 80007f6:	701a      	strb	r2, [r3, #0]
						  transmit;
 80007f8:	f107 030c 	add.w	r3, r7, #12
 80007fc:	4618      	mov	r0, r3
 80007fe:	f7ff fcb1 	bl	8000164 <strlen>
 8000802:	4603      	mov	r3, r0
 8000804:	b29a      	uxth	r2, r3
 8000806:	f107 010c 	add.w	r1, r7, #12
 800080a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800080e:	4897      	ldr	r0, [pc, #604]	; (8000a6c <RX_CLI_Task+0x310>)
 8000810:	f001 fe23 	bl	800245a <HAL_UART_Transmit>
						  clean_screen;
 8000814:	f107 030c 	add.w	r3, r7, #12
 8000818:	4a97      	ldr	r2, [pc, #604]	; (8000a78 <RX_CLI_Task+0x31c>)
 800081a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800081e:	6018      	str	r0, [r3, #0]
 8000820:	3304      	adds	r3, #4
 8000822:	7019      	strb	r1, [r3, #0]
						  transmit;
 8000824:	f107 030c 	add.w	r3, r7, #12
 8000828:	4618      	mov	r0, r3
 800082a:	f7ff fc9b 	bl	8000164 <strlen>
 800082e:	4603      	mov	r3, r0
 8000830:	b29a      	uxth	r2, r3
 8000832:	f107 010c 	add.w	r1, r7, #12
 8000836:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800083a:	488c      	ldr	r0, [pc, #560]	; (8000a6c <RX_CLI_Task+0x310>)
 800083c:	f001 fe0d 	bl	800245a <HAL_UART_Transmit>
				  	  	  strcpy(( char*)cliBufferTX, "enter scm,fsm,or atm x");
 8000840:	f107 030c 	add.w	r3, r7, #12
 8000844:	4a8d      	ldr	r2, [pc, #564]	; (8000a7c <RX_CLI_Task+0x320>)
 8000846:	461c      	mov	r4, r3
 8000848:	4615      	mov	r5, r2
 800084a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800084c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800084e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000852:	6020      	str	r0, [r4, #0]
 8000854:	3404      	adds	r4, #4
 8000856:	8021      	strh	r1, [r4, #0]
 8000858:	3402      	adds	r4, #2
 800085a:	0c0b      	lsrs	r3, r1, #16
 800085c:	7023      	strb	r3, [r4, #0]
				  	  	  HAL_UART_Transmit(&huart2, cliBufferTX, strlen((char*)cliBufferTX),1000);
 800085e:	f107 030c 	add.w	r3, r7, #12
 8000862:	4618      	mov	r0, r3
 8000864:	f7ff fc7e 	bl	8000164 <strlen>
 8000868:	4603      	mov	r3, r0
 800086a:	b29a      	uxth	r2, r3
 800086c:	f107 010c 	add.w	r1, r7, #12
 8000870:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000874:	487d      	ldr	r0, [pc, #500]	; (8000a6c <RX_CLI_Task+0x310>)
 8000876:	f001 fdf0 	bl	800245a <HAL_UART_Transmit>
				  	  	  cursor10_0;
 800087a:	f107 030c 	add.w	r3, r7, #12
 800087e:	4a80      	ldr	r2, [pc, #512]	; (8000a80 <RX_CLI_Task+0x324>)
 8000880:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000884:	e883 0003 	stmia.w	r3, {r0, r1}
				  	  	  transmit;
 8000888:	f107 030c 	add.w	r3, r7, #12
 800088c:	4618      	mov	r0, r3
 800088e:	f7ff fc69 	bl	8000164 <strlen>
 8000892:	4603      	mov	r3, r0
 8000894:	b29a      	uxth	r2, r3
 8000896:	f107 010c 	add.w	r1, r7, #12
 800089a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800089e:	4873      	ldr	r0, [pc, #460]	; (8000a6c <RX_CLI_Task+0x310>)
 80008a0:	f001 fddb 	bl	800245a <HAL_UART_Transmit>
 80008a4:	e0dc      	b.n	8000a60 <RX_CLI_Task+0x304>
					  }
					else if(strcmp(cliBufferTX,"scm")==0)
 80008a6:	f107 030c 	add.w	r3, r7, #12
 80008aa:	4976      	ldr	r1, [pc, #472]	; (8000a84 <RX_CLI_Task+0x328>)
 80008ac:	4618      	mov	r0, r3
 80008ae:	f7ff fc4f 	bl	8000150 <strcmp>
 80008b2:	4603      	mov	r3, r0
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d111      	bne.n	80008dc <RX_CLI_Task+0x180>
					  {
						cliMessage = 1;
 80008b8:	2301      	movs	r3, #1
 80008ba:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
						 if (osMessageQueuePut(CLI_QueueHandle, &cliMessage, 1U, 0U) != osOK)
 80008be:	4b72      	ldr	r3, [pc, #456]	; (8000a88 <RX_CLI_Task+0x32c>)
 80008c0:	6818      	ldr	r0, [r3, #0]
 80008c2:	f107 01d6 	add.w	r1, r7, #214	; 0xd6
 80008c6:	2300      	movs	r3, #0
 80008c8:	2201      	movs	r2, #1
 80008ca:	f002 f993 	bl	8002bf4 <osMessageQueuePut>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	f000 80c5 	beq.w	8000a60 <RX_CLI_Task+0x304>
								 		                {
								 		                    Error_Handler();
 80008d6:	f000 fadd 	bl	8000e94 <Error_Handler>
 80008da:	e0c1      	b.n	8000a60 <RX_CLI_Task+0x304>
								 		                }
					  }
					else if(strcmp(cliBufferTX,"fsm")==0)
 80008dc:	f107 030c 	add.w	r3, r7, #12
 80008e0:	496a      	ldr	r1, [pc, #424]	; (8000a8c <RX_CLI_Task+0x330>)
 80008e2:	4618      	mov	r0, r3
 80008e4:	f7ff fc34 	bl	8000150 <strcmp>
 80008e8:	4603      	mov	r3, r0
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d111      	bne.n	8000912 <RX_CLI_Task+0x1b6>
					  {
						cliMessage = 2;
 80008ee:	2302      	movs	r3, #2
 80008f0:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
						 if (osMessageQueuePut(CLI_QueueHandle, &cliMessage, 1U, 0U) != osOK)
 80008f4:	4b64      	ldr	r3, [pc, #400]	; (8000a88 <RX_CLI_Task+0x32c>)
 80008f6:	6818      	ldr	r0, [r3, #0]
 80008f8:	f107 01d6 	add.w	r1, r7, #214	; 0xd6
 80008fc:	2300      	movs	r3, #0
 80008fe:	2201      	movs	r2, #1
 8000900:	f002 f978 	bl	8002bf4 <osMessageQueuePut>
 8000904:	4603      	mov	r3, r0
 8000906:	2b00      	cmp	r3, #0
 8000908:	f000 80aa 	beq.w	8000a60 <RX_CLI_Task+0x304>
								 		                {
								 		                    Error_Handler();
 800090c:	f000 fac2 	bl	8000e94 <Error_Handler>
 8000910:	e0a6      	b.n	8000a60 <RX_CLI_Task+0x304>
								 		                }
					  }
					else if(cliBufferTX[0]=='a' && cliBufferTX[1] == 't' && cliBufferTX[2] == 'm' && cliBufferTX[3] == ' ')
 8000912:	7b3b      	ldrb	r3, [r7, #12]
 8000914:	2b61      	cmp	r3, #97	; 0x61
 8000916:	d16a      	bne.n	80009ee <RX_CLI_Task+0x292>
 8000918:	7b7b      	ldrb	r3, [r7, #13]
 800091a:	2b74      	cmp	r3, #116	; 0x74
 800091c:	d167      	bne.n	80009ee <RX_CLI_Task+0x292>
 800091e:	7bbb      	ldrb	r3, [r7, #14]
 8000920:	2b6d      	cmp	r3, #109	; 0x6d
 8000922:	d164      	bne.n	80009ee <RX_CLI_Task+0x292>
 8000924:	7bfb      	ldrb	r3, [r7, #15]
 8000926:	2b20      	cmp	r3, #32
 8000928:	d161      	bne.n	80009ee <RX_CLI_Task+0x292>
					  {
						cliMessage = 3;
 800092a:	2303      	movs	r3, #3
 800092c:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
						uint8_t num[3];
						num[0] = cliBufferTX[4];
 8000930:	7c3b      	ldrb	r3, [r7, #16]
 8000932:	723b      	strb	r3, [r7, #8]
						num[1] = cliBufferTX[5];
 8000934:	7c7b      	ldrb	r3, [r7, #17]
 8000936:	727b      	strb	r3, [r7, #9]
						num[2] = cliBufferTX[6];
 8000938:	7cbb      	ldrb	r3, [r7, #18]
 800093a:	72bb      	strb	r3, [r7, #10]

						x = atoi(num);
 800093c:	f107 0308 	add.w	r3, r7, #8
 8000940:	4618      	mov	r0, r3
 8000942:	f004 fe53 	bl	80055ec <atoi>
 8000946:	4602      	mov	r2, r0
 8000948:	4b51      	ldr	r3, [pc, #324]	; (8000a90 <RX_CLI_Task+0x334>)
 800094a:	601a      	str	r2, [r3, #0]
						if ((x >= 1) && (x <= 100))
 800094c:	4b50      	ldr	r3, [pc, #320]	; (8000a90 <RX_CLI_Task+0x334>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	2b00      	cmp	r3, #0
 8000952:	dd11      	ble.n	8000978 <RX_CLI_Task+0x21c>
 8000954:	4b4e      	ldr	r3, [pc, #312]	; (8000a90 <RX_CLI_Task+0x334>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	2b64      	cmp	r3, #100	; 0x64
 800095a:	dc0d      	bgt.n	8000978 <RX_CLI_Task+0x21c>
						{
				 			if (osMessageQueuePut(CLI_QueueHandle, &cliMessage, 1U, 0U) != osOK)
 800095c:	4b4a      	ldr	r3, [pc, #296]	; (8000a88 <RX_CLI_Task+0x32c>)
 800095e:	6818      	ldr	r0, [r3, #0]
 8000960:	f107 01d6 	add.w	r1, r7, #214	; 0xd6
 8000964:	2300      	movs	r3, #0
 8000966:	2201      	movs	r2, #1
 8000968:	f002 f944 	bl	8002bf4 <osMessageQueuePut>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d03c      	beq.n	80009ec <RX_CLI_Task+0x290>
				 											 		                {
				 											 		                    Error_Handler();
 8000972:	f000 fa8f 	bl	8000e94 <Error_Handler>
				 			if (osMessageQueuePut(CLI_QueueHandle, &cliMessage, 1U, 0U) != osOK)
 8000976:	e039      	b.n	80009ec <RX_CLI_Task+0x290>
				 											 		                }
						}
						else {
							invalid_command;
 8000978:	4a3b      	ldr	r2, [pc, #236]	; (8000a68 <RX_CLI_Task+0x30c>)
 800097a:	4b46      	ldr	r3, [pc, #280]	; (8000a94 <RX_CLI_Task+0x338>)
 800097c:	4615      	mov	r5, r2
 800097e:	461c      	mov	r4, r3
 8000980:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000982:	6028      	str	r0, [r5, #0]
 8000984:	6069      	str	r1, [r5, #4]
 8000986:	60aa      	str	r2, [r5, #8]
 8000988:	60eb      	str	r3, [r5, #12]
 800098a:	8823      	ldrh	r3, [r4, #0]
 800098c:	822b      	strh	r3, [r5, #16]
							HAL_UART_Transmit(&huart2, cliBufferRX, strlen((char*)cliBufferRX),1000);
 800098e:	4836      	ldr	r0, [pc, #216]	; (8000a68 <RX_CLI_Task+0x30c>)
 8000990:	f7ff fbe8 	bl	8000164 <strlen>
 8000994:	4603      	mov	r3, r0
 8000996:	b29a      	uxth	r2, r3
 8000998:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800099c:	4932      	ldr	r1, [pc, #200]	; (8000a68 <RX_CLI_Task+0x30c>)
 800099e:	4833      	ldr	r0, [pc, #204]	; (8000a6c <RX_CLI_Task+0x310>)
 80009a0:	f001 fd5b 	bl	800245a <HAL_UART_Transmit>
							transmit;
 80009a4:	f107 030c 	add.w	r3, r7, #12
 80009a8:	4618      	mov	r0, r3
 80009aa:	f7ff fbdb 	bl	8000164 <strlen>
 80009ae:	4603      	mov	r3, r0
 80009b0:	b29a      	uxth	r2, r3
 80009b2:	f107 010c 	add.w	r1, r7, #12
 80009b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009ba:	482c      	ldr	r0, [pc, #176]	; (8000a6c <RX_CLI_Task+0x310>)
 80009bc:	f001 fd4d 	bl	800245a <HAL_UART_Transmit>
				 			cliBufferTX[i]='\0';
 80009c0:	f997 30df 	ldrsb.w	r3, [r7, #223]	; 0xdf
 80009c4:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 80009c8:	4413      	add	r3, r2
 80009ca:	2200      	movs	r2, #0
 80009cc:	f803 2cd4 	strb.w	r2, [r3, #-212]
				 			cliBufferRX[0]='\r';
 80009d0:	4b25      	ldr	r3, [pc, #148]	; (8000a68 <RX_CLI_Task+0x30c>)
 80009d2:	220d      	movs	r2, #13
 80009d4:	701a      	strb	r2, [r3, #0]
				 			cliBufferRX[1]='\n';
 80009d6:	4b24      	ldr	r3, [pc, #144]	; (8000a68 <RX_CLI_Task+0x30c>)
 80009d8:	220a      	movs	r2, #10
 80009da:	705a      	strb	r2, [r3, #1]
				 			HAL_UART_Transmit(&huart2,cliBufferRX,2,1000);
 80009dc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009e0:	2202      	movs	r2, #2
 80009e2:	4921      	ldr	r1, [pc, #132]	; (8000a68 <RX_CLI_Task+0x30c>)
 80009e4:	4821      	ldr	r0, [pc, #132]	; (8000a6c <RX_CLI_Task+0x310>)
 80009e6:	f001 fd38 	bl	800245a <HAL_UART_Transmit>
					  {
 80009ea:	e039      	b.n	8000a60 <RX_CLI_Task+0x304>
 80009ec:	e038      	b.n	8000a60 <RX_CLI_Task+0x304>
							}
					  }

					else
											{
											invalid_command;
 80009ee:	4a1e      	ldr	r2, [pc, #120]	; (8000a68 <RX_CLI_Task+0x30c>)
 80009f0:	4b28      	ldr	r3, [pc, #160]	; (8000a94 <RX_CLI_Task+0x338>)
 80009f2:	4615      	mov	r5, r2
 80009f4:	461c      	mov	r4, r3
 80009f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80009f8:	6028      	str	r0, [r5, #0]
 80009fa:	6069      	str	r1, [r5, #4]
 80009fc:	60aa      	str	r2, [r5, #8]
 80009fe:	60eb      	str	r3, [r5, #12]
 8000a00:	8823      	ldrh	r3, [r4, #0]
 8000a02:	822b      	strh	r3, [r5, #16]
											HAL_UART_Transmit(&huart2, cliBufferRX, strlen((char*)cliBufferRX),1000);
 8000a04:	4818      	ldr	r0, [pc, #96]	; (8000a68 <RX_CLI_Task+0x30c>)
 8000a06:	f7ff fbad 	bl	8000164 <strlen>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	b29a      	uxth	r2, r3
 8000a0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a12:	4915      	ldr	r1, [pc, #84]	; (8000a68 <RX_CLI_Task+0x30c>)
 8000a14:	4815      	ldr	r0, [pc, #84]	; (8000a6c <RX_CLI_Task+0x310>)
 8000a16:	f001 fd20 	bl	800245a <HAL_UART_Transmit>
											transmit;
 8000a1a:	f107 030c 	add.w	r3, r7, #12
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f7ff fba0 	bl	8000164 <strlen>
 8000a24:	4603      	mov	r3, r0
 8000a26:	b29a      	uxth	r2, r3
 8000a28:	f107 010c 	add.w	r1, r7, #12
 8000a2c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a30:	480e      	ldr	r0, [pc, #56]	; (8000a6c <RX_CLI_Task+0x310>)
 8000a32:	f001 fd12 	bl	800245a <HAL_UART_Transmit>
								 			cliBufferTX[i]='\0';
 8000a36:	f997 30df 	ldrsb.w	r3, [r7, #223]	; 0xdf
 8000a3a:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 8000a3e:	4413      	add	r3, r2
 8000a40:	2200      	movs	r2, #0
 8000a42:	f803 2cd4 	strb.w	r2, [r3, #-212]
								 			cliBufferRX[0]='\r';
 8000a46:	4b08      	ldr	r3, [pc, #32]	; (8000a68 <RX_CLI_Task+0x30c>)
 8000a48:	220d      	movs	r2, #13
 8000a4a:	701a      	strb	r2, [r3, #0]
								 			cliBufferRX[1]='\n';
 8000a4c:	4b06      	ldr	r3, [pc, #24]	; (8000a68 <RX_CLI_Task+0x30c>)
 8000a4e:	220a      	movs	r2, #10
 8000a50:	705a      	strb	r2, [r3, #1]
								 			HAL_UART_Transmit(&huart2,cliBufferRX,2,1000);
 8000a52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a56:	2202      	movs	r2, #2
 8000a58:	4903      	ldr	r1, [pc, #12]	; (8000a68 <RX_CLI_Task+0x30c>)
 8000a5a:	4804      	ldr	r0, [pc, #16]	; (8000a6c <RX_CLI_Task+0x310>)
 8000a5c:	f001 fcfd 	bl	800245a <HAL_UART_Transmit>
											}
		 		    i=0;
 8000a60:	2300      	movs	r3, #0
 8000a62:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
 8000a66:	e074      	b.n	8000b52 <RX_CLI_Task+0x3f6>
 8000a68:	20001c20 	.word	0x20001c20
 8000a6c:	20001cec 	.word	0x20001cec
 8000a70:	08005938 	.word	0x08005938
 8000a74:	080058d8 	.word	0x080058d8
 8000a78:	080058d0 	.word	0x080058d0
 8000a7c:	08005940 	.word	0x08005940
 8000a80:	080058e8 	.word	0x080058e8
 8000a84:	08005958 	.word	0x08005958
 8000a88:	20001b0c 	.word	0x20001b0c
 8000a8c:	0800595c 	.word	0x0800595c
 8000a90:	20000000 	.word	0x20000000
 8000a94:	08005960 	.word	0x08005960
		 		  }
		  else if( cliBufferTX[i]=='\177')
 8000a98:	f997 30df 	ldrsb.w	r3, [r7, #223]	; 0xdf
 8000a9c:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 8000aa0:	4413      	add	r3, r2
 8000aa2:	f813 3cd4 	ldrb.w	r3, [r3, #-212]
 8000aa6:	2b7f      	cmp	r3, #127	; 0x7f
 8000aa8:	d11d      	bne.n	8000ae6 <RX_CLI_Task+0x38a>
		  			{
		  			  p=&cliBufferTX[i];
 8000aaa:	f997 30df 	ldrsb.w	r3, [r7, #223]	; 0xdf
 8000aae:	f107 020c 	add.w	r2, r7, #12
 8000ab2:	4413      	add	r3, r2
 8000ab4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
		  			  HAL_UART_Transmit(&huart2,p,1,1000);
 8000ab8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000abc:	2201      	movs	r2, #1
 8000abe:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 8000ac2:	4826      	ldr	r0, [pc, #152]	; (8000b5c <RX_CLI_Task+0x400>)
 8000ac4:	f001 fcc9 	bl	800245a <HAL_UART_Transmit>
		  			  i--;
 8000ac8:	f997 30df 	ldrsb.w	r3, [r7, #223]	; 0xdf
 8000acc:	b2db      	uxtb	r3, r3
 8000ace:	3b01      	subs	r3, #1
 8000ad0:	b2db      	uxtb	r3, r3
 8000ad2:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
		  			  if(i<0) i=0;
 8000ad6:	f997 30df 	ldrsb.w	r3, [r7, #223]	; 0xdf
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	da39      	bge.n	8000b52 <RX_CLI_Task+0x3f6>
 8000ade:	2300      	movs	r3, #0
 8000ae0:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
 8000ae4:	e035      	b.n	8000b52 <RX_CLI_Task+0x3f6>
		  			}
		  else if( cliBufferTX[i]==' ')
 8000ae6:	f997 30df 	ldrsb.w	r3, [r7, #223]	; 0xdf
 8000aea:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 8000aee:	4413      	add	r3, r2
 8000af0:	f813 3cd4 	ldrb.w	r3, [r3, #-212]
 8000af4:	2b20      	cmp	r3, #32
 8000af6:	d116      	bne.n	8000b26 <RX_CLI_Task+0x3ca>
		  		    {
		  			   p=&cliBufferTX[i];
 8000af8:	f997 30df 	ldrsb.w	r3, [r7, #223]	; 0xdf
 8000afc:	f107 020c 	add.w	r2, r7, #12
 8000b00:	4413      	add	r3, r2
 8000b02:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
		  			   HAL_UART_Transmit(&huart2,p,1,1000);
 8000b06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b0a:	2201      	movs	r2, #1
 8000b0c:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 8000b10:	4812      	ldr	r0, [pc, #72]	; (8000b5c <RX_CLI_Task+0x400>)
 8000b12:	f001 fca2 	bl	800245a <HAL_UART_Transmit>
		  			   i++;
 8000b16:	f997 30df 	ldrsb.w	r3, [r7, #223]	; 0xdf
 8000b1a:	b2db      	uxtb	r3, r3
 8000b1c:	3301      	adds	r3, #1
 8000b1e:	b2db      	uxtb	r3, r3
 8000b20:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
 8000b24:	e015      	b.n	8000b52 <RX_CLI_Task+0x3f6>
		  		    }
		  else
		 			{
			  	  	   p=&cliBufferTX[i];
 8000b26:	f997 30df 	ldrsb.w	r3, [r7, #223]	; 0xdf
 8000b2a:	f107 020c 	add.w	r2, r7, #12
 8000b2e:	4413      	add	r3, r2
 8000b30:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
		 			   HAL_UART_Transmit(&huart2,p,1,1000);
 8000b34:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b38:	2201      	movs	r2, #1
 8000b3a:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 8000b3e:	4807      	ldr	r0, [pc, #28]	; (8000b5c <RX_CLI_Task+0x400>)
 8000b40:	f001 fc8b 	bl	800245a <HAL_UART_Transmit>
		 			   i++;
 8000b44:	f997 30df 	ldrsb.w	r3, [r7, #223]	; 0xdf
 8000b48:	b2db      	uxtb	r3, r3
 8000b4a:	3301      	adds	r3, #1
 8000b4c:	b2db      	uxtb	r3, r3
 8000b4e:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
		 			}
	  }
    osDelay(1);
 8000b52:	2001      	movs	r0, #1
 8000b54:	f001 ff9a 	bl	8002a8c <osDelay>
	  if((HAL_UART_Receive(&huart2,cliBufferRX, 1,300) == HAL_OK))
 8000b58:	e607      	b.n	800076a <RX_CLI_Task+0xe>
 8000b5a:	bf00      	nop
 8000b5c:	20001cec 	.word	0x20001cec

08000b60 <stateControllerTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_stateControllerTask */
void stateControllerTask(void *argument)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b08a      	sub	sp, #40	; 0x28
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
	  uint16_t cliMessage;
		  uint16_t statusMessage = 2;
 8000b68:	2302      	movs	r3, #2
 8000b6a:	81bb      	strh	r3, [r7, #12]
		  osStatus_t status;
		  int sequence_fsm = 0;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	627b      	str	r3, [r7, #36]	; 0x24
		  int sequence_scm = 0;
 8000b70:	2300      	movs	r3, #0
 8000b72:	623b      	str	r3, [r7, #32]


		  /* Infinite loop */
	  for(;;)
	  {
		  status = osMessageQueueGet(CLI_QueueHandle, &cliMessage, 1U, 0U);
 8000b74:	4bb8      	ldr	r3, [pc, #736]	; (8000e58 <stateControllerTask+0x2f8>)
 8000b76:	6818      	ldr	r0, [r3, #0]
 8000b78:	f107 010e 	add.w	r1, r7, #14
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	2201      	movs	r2, #1
 8000b80:	f002 f8ac 	bl	8002cdc <osMessageQueueGet>
 8000b84:	6138      	str	r0, [r7, #16]
		  if (status == osOK)
 8000b86:	693b      	ldr	r3, [r7, #16]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d10e      	bne.n	8000baa <stateControllerTask+0x4a>
		  {
			  statusMessage = cliMessage;
 8000b8c:	89fb      	ldrh	r3, [r7, #14]
 8000b8e:	81bb      	strh	r3, [r7, #12]
			  if (osMessageQueuePut(Status_QueueHandle, &statusMessage, 1U, 0U) != osOK)
 8000b90:	4bb2      	ldr	r3, [pc, #712]	; (8000e5c <stateControllerTask+0x2fc>)
 8000b92:	6818      	ldr	r0, [r3, #0]
 8000b94:	f107 010c 	add.w	r1, r7, #12
 8000b98:	2300      	movs	r3, #0
 8000b9a:	2201      	movs	r2, #1
 8000b9c:	f002 f82a 	bl	8002bf4 <osMessageQueuePut>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d001      	beq.n	8000baa <stateControllerTask+0x4a>
			  		    {
			  		        Error_Handler();
 8000ba6:	f000 f975 	bl	8000e94 <Error_Handler>
			  		    }
		  }

		  	  if (statusMessage == 1)	// 0S - 70.5S
 8000baa:	89bb      	ldrh	r3, [r7, #12]
 8000bac:	2b01      	cmp	r3, #1
 8000bae:	f040 80fa 	bne.w	8000da6 <stateControllerTask+0x246>
		  	  {
		  		  if (sequence_scm == 0)
 8000bb2:	6a3b      	ldr	r3, [r7, #32]
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d137      	bne.n	8000c28 <stateControllerTask+0xc8>
		  		  {
		  			P_RED_CLOSE;
 8000bb8:	2201      	movs	r2, #1
 8000bba:	2140      	movs	r1, #64	; 0x40
 8000bbc:	48a8      	ldr	r0, [pc, #672]	; (8000e60 <stateControllerTask+0x300>)
 8000bbe:	f000 fd37 	bl	8001630 <HAL_GPIO_WritePin>
		  			P_YELLOW_CLOSE;
 8000bc2:	2201      	movs	r2, #1
 8000bc4:	2180      	movs	r1, #128	; 0x80
 8000bc6:	48a6      	ldr	r0, [pc, #664]	; (8000e60 <stateControllerTask+0x300>)
 8000bc8:	f000 fd32 	bl	8001630 <HAL_GPIO_WritePin>
		  			P_GREEN_OPEN;
 8000bcc:	2200      	movs	r2, #0
 8000bce:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bd2:	48a3      	ldr	r0, [pc, #652]	; (8000e60 <stateControllerTask+0x300>)
 8000bd4:	f000 fd2c 	bl	8001630 <HAL_GPIO_WritePin>
		  			P_BLUE_OPEN;
 8000bd8:	2200      	movs	r2, #0
 8000bda:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000bde:	48a0      	ldr	r0, [pc, #640]	; (8000e60 <stateControllerTask+0x300>)
 8000be0:	f000 fd26 	bl	8001630 <HAL_GPIO_WritePin>
		  			S_RED_OPEN;
 8000be4:	2200      	movs	r2, #0
 8000be6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000bea:	489e      	ldr	r0, [pc, #632]	; (8000e64 <stateControllerTask+0x304>)
 8000bec:	f000 fd20 	bl	8001630 <HAL_GPIO_WritePin>
		  			S_YELLOW_CLOSE;
 8000bf0:	2201      	movs	r2, #1
 8000bf2:	2140      	movs	r1, #64	; 0x40
 8000bf4:	489b      	ldr	r0, [pc, #620]	; (8000e64 <stateControllerTask+0x304>)
 8000bf6:	f000 fd1b 	bl	8001630 <HAL_GPIO_WritePin>
		  			S_GREEN_CLOSE;
 8000bfa:	2201      	movs	r2, #1
 8000bfc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c00:	4898      	ldr	r0, [pc, #608]	; (8000e64 <stateControllerTask+0x304>)
 8000c02:	f000 fd15 	bl	8001630 <HAL_GPIO_WritePin>
		  			S_BLUE_CLOSE;
 8000c06:	2201      	movs	r2, #1
 8000c08:	2120      	movs	r1, #32
 8000c0a:	4896      	ldr	r0, [pc, #600]	; (8000e64 <stateControllerTask+0x304>)
 8000c0c:	f000 fd10 	bl	8001630 <HAL_GPIO_WritePin>
		  			osDelay(70500/x);
 8000c10:	4b95      	ldr	r3, [pc, #596]	; (8000e68 <stateControllerTask+0x308>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	4a95      	ldr	r2, [pc, #596]	; (8000e6c <stateControllerTask+0x30c>)
 8000c16:	fb92 f3f3 	sdiv	r3, r2, r3
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f001 ff36 	bl	8002a8c <osDelay>
		  			sequence_scm++;
 8000c20:	6a3b      	ldr	r3, [r7, #32]
 8000c22:	3301      	adds	r3, #1
 8000c24:	623b      	str	r3, [r7, #32]
 8000c26:	e7a5      	b.n	8000b74 <stateControllerTask+0x14>

		  		  }
		  		  else if (sequence_scm == 1) // 70.5S - 83.5S
 8000c28:	6a3b      	ldr	r3, [r7, #32]
 8000c2a:	2b01      	cmp	r3, #1
 8000c2c:	d11a      	bne.n	8000c64 <stateControllerTask+0x104>
		  		{
		  			for(int Primary_WW = 0; Primary_WW<4; Primary_WW++)
 8000c2e:	2300      	movs	r3, #0
 8000c30:	61fb      	str	r3, [r7, #28]
 8000c32:	e010      	b.n	8000c56 <stateControllerTask+0xf6>
		  			{
		  				P_BLUE_TOG;
 8000c34:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c38:	4889      	ldr	r0, [pc, #548]	; (8000e60 <stateControllerTask+0x300>)
 8000c3a:	f000 fd11 	bl	8001660 <HAL_GPIO_TogglePin>
						osDelay(13000/x);
 8000c3e:	4b8a      	ldr	r3, [pc, #552]	; (8000e68 <stateControllerTask+0x308>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	f243 22c8 	movw	r2, #13000	; 0x32c8
 8000c46:	fb92 f3f3 	sdiv	r3, r2, r3
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	f001 ff1e 	bl	8002a8c <osDelay>
		  			for(int Primary_WW = 0; Primary_WW<4; Primary_WW++)
 8000c50:	69fb      	ldr	r3, [r7, #28]
 8000c52:	3301      	adds	r3, #1
 8000c54:	61fb      	str	r3, [r7, #28]
 8000c56:	69fb      	ldr	r3, [r7, #28]
 8000c58:	2b03      	cmp	r3, #3
 8000c5a:	ddeb      	ble.n	8000c34 <stateControllerTask+0xd4>
		  			}
		  			sequence_scm++;
 8000c5c:	6a3b      	ldr	r3, [r7, #32]
 8000c5e:	3301      	adds	r3, #1
 8000c60:	623b      	str	r3, [r7, #32]
 8000c62:	e787      	b.n	8000b74 <stateControllerTask+0x14>
		  		}
		  		  else if (sequence_scm == 2) //83.5s - 87s
 8000c64:	6a3b      	ldr	r3, [r7, #32]
 8000c66:	2b02      	cmp	r3, #2
 8000c68:	d11d      	bne.n	8000ca6 <stateControllerTask+0x146>
		  		{
		  			P_BLUE_CLOSE;
 8000c6a:	2201      	movs	r2, #1
 8000c6c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c70:	487b      	ldr	r0, [pc, #492]	; (8000e60 <stateControllerTask+0x300>)
 8000c72:	f000 fcdd 	bl	8001630 <HAL_GPIO_WritePin>
		  			P_YELLOW_OPEN;
 8000c76:	2200      	movs	r2, #0
 8000c78:	2180      	movs	r1, #128	; 0x80
 8000c7a:	4879      	ldr	r0, [pc, #484]	; (8000e60 <stateControllerTask+0x300>)
 8000c7c:	f000 fcd8 	bl	8001630 <HAL_GPIO_WritePin>
		  			P_GREEN_CLOSE
 8000c80:	2201      	movs	r2, #1
 8000c82:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c86:	4876      	ldr	r0, [pc, #472]	; (8000e60 <stateControllerTask+0x300>)
 8000c88:	f000 fcd2 	bl	8001630 <HAL_GPIO_WritePin>
		  			osDelay(3500/x);
 8000c8c:	4b76      	ldr	r3, [pc, #472]	; (8000e68 <stateControllerTask+0x308>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	f640 52ac 	movw	r2, #3500	; 0xdac
 8000c94:	fb92 f3f3 	sdiv	r3, r2, r3
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f001 fef7 	bl	8002a8c <osDelay>
		  			sequence_scm++;
 8000c9e:	6a3b      	ldr	r3, [r7, #32]
 8000ca0:	3301      	adds	r3, #1
 8000ca2:	623b      	str	r3, [r7, #32]
 8000ca4:	e766      	b.n	8000b74 <stateControllerTask+0x14>
		  		}
		  		  else if (sequence_scm == 3) //87s - 93s
 8000ca6:	6a3b      	ldr	r3, [r7, #32]
 8000ca8:	2b03      	cmp	r3, #3
 8000caa:	d116      	bne.n	8000cda <stateControllerTask+0x17a>
		  		{
		  			P_RED_OPEN;
 8000cac:	2200      	movs	r2, #0
 8000cae:	2140      	movs	r1, #64	; 0x40
 8000cb0:	486b      	ldr	r0, [pc, #428]	; (8000e60 <stateControllerTask+0x300>)
 8000cb2:	f000 fcbd 	bl	8001630 <HAL_GPIO_WritePin>
		  			P_YELLOW_CLOSE;
 8000cb6:	2201      	movs	r2, #1
 8000cb8:	2180      	movs	r1, #128	; 0x80
 8000cba:	4869      	ldr	r0, [pc, #420]	; (8000e60 <stateControllerTask+0x300>)
 8000cbc:	f000 fcb8 	bl	8001630 <HAL_GPIO_WritePin>
		  			osDelay(6000/x);
 8000cc0:	4b69      	ldr	r3, [pc, #420]	; (8000e68 <stateControllerTask+0x308>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	f241 7270 	movw	r2, #6000	; 0x1770
 8000cc8:	fb92 f3f3 	sdiv	r3, r2, r3
 8000ccc:	4618      	mov	r0, r3
 8000cce:	f001 fedd 	bl	8002a8c <osDelay>
		  			sequence_scm++;
 8000cd2:	6a3b      	ldr	r3, [r7, #32]
 8000cd4:	3301      	adds	r3, #1
 8000cd6:	623b      	str	r3, [r7, #32]
 8000cd8:	e74c      	b.n	8000b74 <stateControllerTask+0x14>
		  		}
		  		  else if (sequence_scm == 4)//93s - 113s
 8000cda:	6a3b      	ldr	r3, [r7, #32]
 8000cdc:	2b04      	cmp	r3, #4
 8000cde:	d11d      	bne.n	8000d1c <stateControllerTask+0x1bc>
		  		{
		  			S_RED_CLOSE;
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ce6:	485f      	ldr	r0, [pc, #380]	; (8000e64 <stateControllerTask+0x304>)
 8000ce8:	f000 fca2 	bl	8001630 <HAL_GPIO_WritePin>
		  			S_GREEN_OPEN;
 8000cec:	2200      	movs	r2, #0
 8000cee:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cf2:	485c      	ldr	r0, [pc, #368]	; (8000e64 <stateControllerTask+0x304>)
 8000cf4:	f000 fc9c 	bl	8001630 <HAL_GPIO_WritePin>
		  			S_BLUE_OPEN;
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	2120      	movs	r1, #32
 8000cfc:	4859      	ldr	r0, [pc, #356]	; (8000e64 <stateControllerTask+0x304>)
 8000cfe:	f000 fc97 	bl	8001630 <HAL_GPIO_WritePin>
		  			osDelay(20000/x);
 8000d02:	4b59      	ldr	r3, [pc, #356]	; (8000e68 <stateControllerTask+0x308>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	f644 6220 	movw	r2, #20000	; 0x4e20
 8000d0a:	fb92 f3f3 	sdiv	r3, r2, r3
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f001 febc 	bl	8002a8c <osDelay>
		  			sequence_scm++;
 8000d14:	6a3b      	ldr	r3, [r7, #32]
 8000d16:	3301      	adds	r3, #1
 8000d18:	623b      	str	r3, [r7, #32]
 8000d1a:	e72b      	b.n	8000b74 <stateControllerTask+0x14>
		  		}
		  		  else if (sequence_scm == 5)//113s - 121s
 8000d1c:	6a3b      	ldr	r3, [r7, #32]
 8000d1e:	2b05      	cmp	r3, #5
 8000d20:	d119      	bne.n	8000d56 <stateControllerTask+0x1f6>
		  		{
		  			for(int Secondary_WW = 0; Secondary_WW<8; Secondary_WW++)
 8000d22:	2300      	movs	r3, #0
 8000d24:	61bb      	str	r3, [r7, #24]
 8000d26:	e00f      	b.n	8000d48 <stateControllerTask+0x1e8>
		  			{
		  			S_BLUE_TOG;
 8000d28:	2120      	movs	r1, #32
 8000d2a:	484e      	ldr	r0, [pc, #312]	; (8000e64 <stateControllerTask+0x304>)
 8000d2c:	f000 fc98 	bl	8001660 <HAL_GPIO_TogglePin>
		  			osDelay(1000/x);
 8000d30:	4b4d      	ldr	r3, [pc, #308]	; (8000e68 <stateControllerTask+0x308>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000d38:	fb92 f3f3 	sdiv	r3, r2, r3
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f001 fea5 	bl	8002a8c <osDelay>
		  			for(int Secondary_WW = 0; Secondary_WW<8; Secondary_WW++)
 8000d42:	69bb      	ldr	r3, [r7, #24]
 8000d44:	3301      	adds	r3, #1
 8000d46:	61bb      	str	r3, [r7, #24]
 8000d48:	69bb      	ldr	r3, [r7, #24]
 8000d4a:	2b07      	cmp	r3, #7
 8000d4c:	ddec      	ble.n	8000d28 <stateControllerTask+0x1c8>
		  			}
		  			sequence_scm++;
 8000d4e:	6a3b      	ldr	r3, [r7, #32]
 8000d50:	3301      	adds	r3, #1
 8000d52:	623b      	str	r3, [r7, #32]
 8000d54:	e70e      	b.n	8000b74 <stateControllerTask+0x14>
		  		}
		  		  else if (sequence_scm == 6)//121s-124.5s
 8000d56:	6a3b      	ldr	r3, [r7, #32]
 8000d58:	2b06      	cmp	r3, #6
 8000d5a:	f47f af0b 	bne.w	8000b74 <stateControllerTask+0x14>
		  		{
		  			sequence_scm=0;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	623b      	str	r3, [r7, #32]
		  			S_GREEN_CLOSE;
 8000d62:	2201      	movs	r2, #1
 8000d64:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d68:	483e      	ldr	r0, [pc, #248]	; (8000e64 <stateControllerTask+0x304>)
 8000d6a:	f000 fc61 	bl	8001630 <HAL_GPIO_WritePin>
		  			S_YELLOW_OPEN;
 8000d6e:	2200      	movs	r2, #0
 8000d70:	2140      	movs	r1, #64	; 0x40
 8000d72:	483c      	ldr	r0, [pc, #240]	; (8000e64 <stateControllerTask+0x304>)
 8000d74:	f000 fc5c 	bl	8001630 <HAL_GPIO_WritePin>
		  			for(int Secondary_WW = 0; Secondary_WW<3; Secondary_WW++)
 8000d78:	2300      	movs	r3, #0
 8000d7a:	617b      	str	r3, [r7, #20]
 8000d7c:	e00f      	b.n	8000d9e <stateControllerTask+0x23e>
		  			{
		  			S_BLUE_TOG;
 8000d7e:	2120      	movs	r1, #32
 8000d80:	4838      	ldr	r0, [pc, #224]	; (8000e64 <stateControllerTask+0x304>)
 8000d82:	f000 fc6d 	bl	8001660 <HAL_GPIO_TogglePin>
		  			osDelay(1000/x);
 8000d86:	4b38      	ldr	r3, [pc, #224]	; (8000e68 <stateControllerTask+0x308>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000d8e:	fb92 f3f3 	sdiv	r3, r2, r3
 8000d92:	4618      	mov	r0, r3
 8000d94:	f001 fe7a 	bl	8002a8c <osDelay>
		  			for(int Secondary_WW = 0; Secondary_WW<3; Secondary_WW++)
 8000d98:	697b      	ldr	r3, [r7, #20]
 8000d9a:	3301      	adds	r3, #1
 8000d9c:	617b      	str	r3, [r7, #20]
 8000d9e:	697b      	ldr	r3, [r7, #20]
 8000da0:	2b02      	cmp	r3, #2
 8000da2:	ddec      	ble.n	8000d7e <stateControllerTask+0x21e>
 8000da4:	e6e6      	b.n	8000b74 <stateControllerTask+0x14>
		  			}

		  		}
		  	  }
		  	  else  if (statusMessage == 2)	//fsm mode
 8000da6:	89bb      	ldrh	r3, [r7, #12]
 8000da8:	2b02      	cmp	r3, #2
 8000daa:	f47f aee3 	bne.w	8000b74 <stateControllerTask+0x14>
			  {
				  if (sequence_fsm == 0)
 8000dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d137      	bne.n	8000e24 <stateControllerTask+0x2c4>
				  {
					  P_YELLOW_CLOSE;
 8000db4:	2201      	movs	r2, #1
 8000db6:	2180      	movs	r1, #128	; 0x80
 8000db8:	4829      	ldr	r0, [pc, #164]	; (8000e60 <stateControllerTask+0x300>)
 8000dba:	f000 fc39 	bl	8001630 <HAL_GPIO_WritePin>
					  P_GREEN_CLOSE;
 8000dbe:	2201      	movs	r2, #1
 8000dc0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000dc4:	4826      	ldr	r0, [pc, #152]	; (8000e60 <stateControllerTask+0x300>)
 8000dc6:	f000 fc33 	bl	8001630 <HAL_GPIO_WritePin>
					  P_BLUE_CLOSE;
 8000dca:	2201      	movs	r2, #1
 8000dcc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000dd0:	4823      	ldr	r0, [pc, #140]	; (8000e60 <stateControllerTask+0x300>)
 8000dd2:	f000 fc2d 	bl	8001630 <HAL_GPIO_WritePin>
					  S_YELLOW_CLOSE;
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	2140      	movs	r1, #64	; 0x40
 8000dda:	4822      	ldr	r0, [pc, #136]	; (8000e64 <stateControllerTask+0x304>)
 8000ddc:	f000 fc28 	bl	8001630 <HAL_GPIO_WritePin>
					  S_GREEN_CLOSE;
 8000de0:	2201      	movs	r2, #1
 8000de2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000de6:	481f      	ldr	r0, [pc, #124]	; (8000e64 <stateControllerTask+0x304>)
 8000de8:	f000 fc22 	bl	8001630 <HAL_GPIO_WritePin>
					  S_BLUE_CLOSE;
 8000dec:	2201      	movs	r2, #1
 8000dee:	2120      	movs	r1, #32
 8000df0:	481c      	ldr	r0, [pc, #112]	; (8000e64 <stateControllerTask+0x304>)
 8000df2:	f000 fc1d 	bl	8001630 <HAL_GPIO_WritePin>
					  P_RED_OPEN;
 8000df6:	2200      	movs	r2, #0
 8000df8:	2140      	movs	r1, #64	; 0x40
 8000dfa:	4819      	ldr	r0, [pc, #100]	; (8000e60 <stateControllerTask+0x300>)
 8000dfc:	f000 fc18 	bl	8001630 <HAL_GPIO_WritePin>
					  S_RED_OPEN;
 8000e00:	2200      	movs	r2, #0
 8000e02:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e06:	4817      	ldr	r0, [pc, #92]	; (8000e64 <stateControllerTask+0x304>)
 8000e08:	f000 fc12 	bl	8001630 <HAL_GPIO_WritePin>
					  osDelay(1500/x);
 8000e0c:	4b16      	ldr	r3, [pc, #88]	; (8000e68 <stateControllerTask+0x308>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8000e14:	fb92 f3f3 	sdiv	r3, r2, r3
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f001 fe37 	bl	8002a8c <osDelay>
					  sequence_fsm++;
 8000e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e20:	3301      	adds	r3, #1
 8000e22:	627b      	str	r3, [r7, #36]	; 0x24
				  }
				  if(sequence_fsm == 1)
 8000e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e26:	2b01      	cmp	r3, #1
 8000e28:	f47f aea4 	bne.w	8000b74 <stateControllerTask+0x14>
				  {
					  P_RED_TOG;
 8000e2c:	2140      	movs	r1, #64	; 0x40
 8000e2e:	480c      	ldr	r0, [pc, #48]	; (8000e60 <stateControllerTask+0x300>)
 8000e30:	f000 fc16 	bl	8001660 <HAL_GPIO_TogglePin>
					  S_RED_TOG;
 8000e34:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e38:	480a      	ldr	r0, [pc, #40]	; (8000e64 <stateControllerTask+0x304>)
 8000e3a:	f000 fc11 	bl	8001660 <HAL_GPIO_TogglePin>
					  osDelay(500/x);
 8000e3e:	4b0a      	ldr	r3, [pc, #40]	; (8000e68 <stateControllerTask+0x308>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000e46:	fb92 f3f3 	sdiv	r3, r2, r3
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f001 fe1e 	bl	8002a8c <osDelay>
					  sequence_fsm = 0;
 8000e50:	2300      	movs	r3, #0
 8000e52:	627b      	str	r3, [r7, #36]	; 0x24
		  status = osMessageQueueGet(CLI_QueueHandle, &cliMessage, 1U, 0U);
 8000e54:	e68e      	b.n	8000b74 <stateControllerTask+0x14>
 8000e56:	bf00      	nop
 8000e58:	20001b0c 	.word	0x20001b0c
 8000e5c:	20001b10 	.word	0x20001b10
 8000e60:	40010800 	.word	0x40010800
 8000e64:	40011000 	.word	0x40011000
 8000e68:	20000000 	.word	0x20000000
 8000e6c:	00011364 	.word	0x00011364

08000e70 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b082      	sub	sp, #8
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	4a04      	ldr	r2, [pc, #16]	; (8000e90 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000e7e:	4293      	cmp	r3, r2
 8000e80:	d101      	bne.n	8000e86 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000e82:	f000 f97f 	bl	8001184 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000e86:	bf00      	nop
 8000e88:	3708      	adds	r7, #8
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	40000800 	.word	0x40000800

08000e94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000e98:	bf00      	nop
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bc80      	pop	{r7}
 8000e9e:	4770      	bx	lr

08000ea0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b085      	sub	sp, #20
 8000ea4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000ea6:	4b15      	ldr	r3, [pc, #84]	; (8000efc <HAL_MspInit+0x5c>)
 8000ea8:	699b      	ldr	r3, [r3, #24]
 8000eaa:	4a14      	ldr	r2, [pc, #80]	; (8000efc <HAL_MspInit+0x5c>)
 8000eac:	f043 0301 	orr.w	r3, r3, #1
 8000eb0:	6193      	str	r3, [r2, #24]
 8000eb2:	4b12      	ldr	r3, [pc, #72]	; (8000efc <HAL_MspInit+0x5c>)
 8000eb4:	699b      	ldr	r3, [r3, #24]
 8000eb6:	f003 0301 	and.w	r3, r3, #1
 8000eba:	60bb      	str	r3, [r7, #8]
 8000ebc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ebe:	4b0f      	ldr	r3, [pc, #60]	; (8000efc <HAL_MspInit+0x5c>)
 8000ec0:	69db      	ldr	r3, [r3, #28]
 8000ec2:	4a0e      	ldr	r2, [pc, #56]	; (8000efc <HAL_MspInit+0x5c>)
 8000ec4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ec8:	61d3      	str	r3, [r2, #28]
 8000eca:	4b0c      	ldr	r3, [pc, #48]	; (8000efc <HAL_MspInit+0x5c>)
 8000ecc:	69db      	ldr	r3, [r3, #28]
 8000ece:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ed2:	607b      	str	r3, [r7, #4]
 8000ed4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000ed6:	4b0a      	ldr	r3, [pc, #40]	; (8000f00 <HAL_MspInit+0x60>)
 8000ed8:	685b      	ldr	r3, [r3, #4]
 8000eda:	60fb      	str	r3, [r7, #12]
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000ee2:	60fb      	str	r3, [r7, #12]
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000eea:	60fb      	str	r3, [r7, #12]
 8000eec:	4a04      	ldr	r2, [pc, #16]	; (8000f00 <HAL_MspInit+0x60>)
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ef2:	bf00      	nop
 8000ef4:	3714      	adds	r7, #20
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bc80      	pop	{r7}
 8000efa:	4770      	bx	lr
 8000efc:	40021000 	.word	0x40021000
 8000f00:	40010000 	.word	0x40010000

08000f04 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b08a      	sub	sp, #40	; 0x28
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f0c:	f107 0318 	add.w	r3, r7, #24
 8000f10:	2200      	movs	r2, #0
 8000f12:	601a      	str	r2, [r3, #0]
 8000f14:	605a      	str	r2, [r3, #4]
 8000f16:	609a      	str	r2, [r3, #8]
 8000f18:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	4a37      	ldr	r2, [pc, #220]	; (8000ffc <HAL_UART_MspInit+0xf8>)
 8000f20:	4293      	cmp	r3, r2
 8000f22:	d130      	bne.n	8000f86 <HAL_UART_MspInit+0x82>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f24:	4b36      	ldr	r3, [pc, #216]	; (8001000 <HAL_UART_MspInit+0xfc>)
 8000f26:	69db      	ldr	r3, [r3, #28]
 8000f28:	4a35      	ldr	r2, [pc, #212]	; (8001000 <HAL_UART_MspInit+0xfc>)
 8000f2a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f2e:	61d3      	str	r3, [r2, #28]
 8000f30:	4b33      	ldr	r3, [pc, #204]	; (8001000 <HAL_UART_MspInit+0xfc>)
 8000f32:	69db      	ldr	r3, [r3, #28]
 8000f34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f38:	617b      	str	r3, [r7, #20]
 8000f3a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f3c:	4b30      	ldr	r3, [pc, #192]	; (8001000 <HAL_UART_MspInit+0xfc>)
 8000f3e:	699b      	ldr	r3, [r3, #24]
 8000f40:	4a2f      	ldr	r2, [pc, #188]	; (8001000 <HAL_UART_MspInit+0xfc>)
 8000f42:	f043 0304 	orr.w	r3, r3, #4
 8000f46:	6193      	str	r3, [r2, #24]
 8000f48:	4b2d      	ldr	r3, [pc, #180]	; (8001000 <HAL_UART_MspInit+0xfc>)
 8000f4a:	699b      	ldr	r3, [r3, #24]
 8000f4c:	f003 0304 	and.w	r3, r3, #4
 8000f50:	613b      	str	r3, [r7, #16]
 8000f52:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000f54:	2304      	movs	r3, #4
 8000f56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f58:	2302      	movs	r3, #2
 8000f5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f5c:	2303      	movs	r3, #3
 8000f5e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f60:	f107 0318 	add.w	r3, r7, #24
 8000f64:	4619      	mov	r1, r3
 8000f66:	4827      	ldr	r0, [pc, #156]	; (8001004 <HAL_UART_MspInit+0x100>)
 8000f68:	f000 fa08 	bl	800137c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000f6c:	2308      	movs	r3, #8
 8000f6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f70:	2300      	movs	r3, #0
 8000f72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f74:	2300      	movs	r3, #0
 8000f76:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f78:	f107 0318 	add.w	r3, r7, #24
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	4821      	ldr	r0, [pc, #132]	; (8001004 <HAL_UART_MspInit+0x100>)
 8000f80:	f000 f9fc 	bl	800137c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000f84:	e036      	b.n	8000ff4 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART3)
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	4a1f      	ldr	r2, [pc, #124]	; (8001008 <HAL_UART_MspInit+0x104>)
 8000f8c:	4293      	cmp	r3, r2
 8000f8e:	d131      	bne.n	8000ff4 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000f90:	4b1b      	ldr	r3, [pc, #108]	; (8001000 <HAL_UART_MspInit+0xfc>)
 8000f92:	69db      	ldr	r3, [r3, #28]
 8000f94:	4a1a      	ldr	r2, [pc, #104]	; (8001000 <HAL_UART_MspInit+0xfc>)
 8000f96:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f9a:	61d3      	str	r3, [r2, #28]
 8000f9c:	4b18      	ldr	r3, [pc, #96]	; (8001000 <HAL_UART_MspInit+0xfc>)
 8000f9e:	69db      	ldr	r3, [r3, #28]
 8000fa0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000fa4:	60fb      	str	r3, [r7, #12]
 8000fa6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fa8:	4b15      	ldr	r3, [pc, #84]	; (8001000 <HAL_UART_MspInit+0xfc>)
 8000faa:	699b      	ldr	r3, [r3, #24]
 8000fac:	4a14      	ldr	r2, [pc, #80]	; (8001000 <HAL_UART_MspInit+0xfc>)
 8000fae:	f043 0308 	orr.w	r3, r3, #8
 8000fb2:	6193      	str	r3, [r2, #24]
 8000fb4:	4b12      	ldr	r3, [pc, #72]	; (8001000 <HAL_UART_MspInit+0xfc>)
 8000fb6:	699b      	ldr	r3, [r3, #24]
 8000fb8:	f003 0308 	and.w	r3, r3, #8
 8000fbc:	60bb      	str	r3, [r7, #8]
 8000fbe:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000fc0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000fc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fc6:	2302      	movs	r3, #2
 8000fc8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fca:	2303      	movs	r3, #3
 8000fcc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fce:	f107 0318 	add.w	r3, r7, #24
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	480d      	ldr	r0, [pc, #52]	; (800100c <HAL_UART_MspInit+0x108>)
 8000fd6:	f000 f9d1 	bl	800137c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000fda:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000fde:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fe8:	f107 0318 	add.w	r3, r7, #24
 8000fec:	4619      	mov	r1, r3
 8000fee:	4807      	ldr	r0, [pc, #28]	; (800100c <HAL_UART_MspInit+0x108>)
 8000ff0:	f000 f9c4 	bl	800137c <HAL_GPIO_Init>
}
 8000ff4:	bf00      	nop
 8000ff6:	3728      	adds	r7, #40	; 0x28
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	40004400 	.word	0x40004400
 8001000:	40021000 	.word	0x40021000
 8001004:	40010800 	.word	0x40010800
 8001008:	40004800 	.word	0x40004800
 800100c:	40010c00 	.word	0x40010c00

08001010 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b08c      	sub	sp, #48	; 0x30
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001018:	2300      	movs	r3, #0
 800101a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800101c:	2300      	movs	r3, #0
 800101e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 8001020:	2200      	movs	r2, #0
 8001022:	6879      	ldr	r1, [r7, #4]
 8001024:	201e      	movs	r0, #30
 8001026:	f000 f97e 	bl	8001326 <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800102a:	201e      	movs	r0, #30
 800102c:	f000 f997 	bl	800135e <HAL_NVIC_EnableIRQ>
  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001030:	4b1e      	ldr	r3, [pc, #120]	; (80010ac <HAL_InitTick+0x9c>)
 8001032:	69db      	ldr	r3, [r3, #28]
 8001034:	4a1d      	ldr	r2, [pc, #116]	; (80010ac <HAL_InitTick+0x9c>)
 8001036:	f043 0304 	orr.w	r3, r3, #4
 800103a:	61d3      	str	r3, [r2, #28]
 800103c:	4b1b      	ldr	r3, [pc, #108]	; (80010ac <HAL_InitTick+0x9c>)
 800103e:	69db      	ldr	r3, [r3, #28]
 8001040:	f003 0304 	and.w	r3, r3, #4
 8001044:	60fb      	str	r3, [r7, #12]
 8001046:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001048:	f107 0210 	add.w	r2, r7, #16
 800104c:	f107 0314 	add.w	r3, r7, #20
 8001050:	4611      	mov	r1, r2
 8001052:	4618      	mov	r0, r3
 8001054:	f000 ff1c 	bl	8001e90 <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001058:	f000 fef2 	bl	8001e40 <HAL_RCC_GetPCLK1Freq>
 800105c:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800105e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001060:	4a13      	ldr	r2, [pc, #76]	; (80010b0 <HAL_InitTick+0xa0>)
 8001062:	fba2 2303 	umull	r2, r3, r2, r3
 8001066:	0c9b      	lsrs	r3, r3, #18
 8001068:	3b01      	subs	r3, #1
 800106a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 800106c:	4b11      	ldr	r3, [pc, #68]	; (80010b4 <HAL_InitTick+0xa4>)
 800106e:	4a12      	ldr	r2, [pc, #72]	; (80010b8 <HAL_InitTick+0xa8>)
 8001070:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000 / 1000) - 1;
 8001072:	4b10      	ldr	r3, [pc, #64]	; (80010b4 <HAL_InitTick+0xa4>)
 8001074:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001078:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 800107a:	4a0e      	ldr	r2, [pc, #56]	; (80010b4 <HAL_InitTick+0xa4>)
 800107c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800107e:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8001080:	4b0c      	ldr	r3, [pc, #48]	; (80010b4 <HAL_InitTick+0xa4>)
 8001082:	2200      	movs	r2, #0
 8001084:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001086:	4b0b      	ldr	r3, [pc, #44]	; (80010b4 <HAL_InitTick+0xa4>)
 8001088:	2200      	movs	r2, #0
 800108a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 800108c:	4809      	ldr	r0, [pc, #36]	; (80010b4 <HAL_InitTick+0xa4>)
 800108e:	f000 ff4d 	bl	8001f2c <HAL_TIM_Base_Init>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d104      	bne.n	80010a2 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 8001098:	4806      	ldr	r0, [pc, #24]	; (80010b4 <HAL_InitTick+0xa4>)
 800109a:	f000 ff9f 	bl	8001fdc <HAL_TIM_Base_Start_IT>
 800109e:	4603      	mov	r3, r0
 80010a0:	e000      	b.n	80010a4 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 80010a2:	2301      	movs	r3, #1
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	3730      	adds	r7, #48	; 0x30
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	40021000 	.word	0x40021000
 80010b0:	431bde83 	.word	0x431bde83
 80010b4:	20001d30 	.word	0x20001d30
 80010b8:	40000800 	.word	0x40000800

080010bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80010c0:	bf00      	nop
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bc80      	pop	{r7}
 80010c6:	4770      	bx	lr

080010c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010cc:	e7fe      	b.n	80010cc <HardFault_Handler+0x4>

080010ce <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010ce:	b480      	push	{r7}
 80010d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010d2:	e7fe      	b.n	80010d2 <MemManage_Handler+0x4>

080010d4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010d8:	e7fe      	b.n	80010d8 <BusFault_Handler+0x4>

080010da <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010da:	b480      	push	{r7}
 80010dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010de:	e7fe      	b.n	80010de <UsageFault_Handler+0x4>

080010e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010e4:	bf00      	nop
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bc80      	pop	{r7}
 80010ea:	4770      	bx	lr

080010ec <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80010f0:	4802      	ldr	r0, [pc, #8]	; (80010fc <TIM4_IRQHandler+0x10>)
 80010f2:	f000 ffc5 	bl	8002080 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80010f6:	bf00      	nop
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	20001d30 	.word	0x20001d30

08001100 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001104:	bf00      	nop
 8001106:	46bd      	mov	sp, r7
 8001108:	bc80      	pop	{r7}
 800110a:	4770      	bx	lr

0800110c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800110c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800110e:	e003      	b.n	8001118 <LoopCopyDataInit>

08001110 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001110:	4b0b      	ldr	r3, [pc, #44]	; (8001140 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001112:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001114:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001116:	3104      	adds	r1, #4

08001118 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001118:	480a      	ldr	r0, [pc, #40]	; (8001144 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800111a:	4b0b      	ldr	r3, [pc, #44]	; (8001148 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800111c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800111e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001120:	d3f6      	bcc.n	8001110 <CopyDataInit>
  ldr r2, =_sbss
 8001122:	4a0a      	ldr	r2, [pc, #40]	; (800114c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001124:	e002      	b.n	800112c <LoopFillZerobss>

08001126 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001126:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001128:	f842 3b04 	str.w	r3, [r2], #4

0800112c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800112c:	4b08      	ldr	r3, [pc, #32]	; (8001150 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800112e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001130:	d3f9      	bcc.n	8001126 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001132:	f7ff ffe5 	bl	8001100 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001136:	f004 fa5d 	bl	80055f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800113a:	f7ff f81b 	bl	8000174 <main>
  bx lr
 800113e:	4770      	bx	lr
  ldr r3, =_sidata
 8001140:	08005b8c 	.word	0x08005b8c
  ldr r0, =_sdata
 8001144:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001148:	200001e4 	.word	0x200001e4
  ldr r2, =_sbss
 800114c:	200001e4 	.word	0x200001e4
  ldr r3, = _ebss
 8001150:	20001dbc 	.word	0x20001dbc

08001154 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001154:	e7fe      	b.n	8001154 <ADC1_2_IRQHandler>
	...

08001158 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800115c:	4b08      	ldr	r3, [pc, #32]	; (8001180 <HAL_Init+0x28>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4a07      	ldr	r2, [pc, #28]	; (8001180 <HAL_Init+0x28>)
 8001162:	f043 0310 	orr.w	r3, r3, #16
 8001166:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001168:	2003      	movs	r0, #3
 800116a:	f000 f8d1 	bl	8001310 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800116e:	2000      	movs	r0, #0
 8001170:	f7ff ff4e 	bl	8001010 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001174:	f7ff fe94 	bl	8000ea0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001178:	2300      	movs	r3, #0
}
 800117a:	4618      	mov	r0, r3
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	40022000 	.word	0x40022000

08001184 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001188:	4b05      	ldr	r3, [pc, #20]	; (80011a0 <HAL_IncTick+0x1c>)
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	461a      	mov	r2, r3
 800118e:	4b05      	ldr	r3, [pc, #20]	; (80011a4 <HAL_IncTick+0x20>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	4413      	add	r3, r2
 8001194:	4a03      	ldr	r2, [pc, #12]	; (80011a4 <HAL_IncTick+0x20>)
 8001196:	6013      	str	r3, [r2, #0]
}
 8001198:	bf00      	nop
 800119a:	46bd      	mov	sp, r7
 800119c:	bc80      	pop	{r7}
 800119e:	4770      	bx	lr
 80011a0:	2000000c 	.word	0x2000000c
 80011a4:	20001d78 	.word	0x20001d78

080011a8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0
  return uwTick;
 80011ac:	4b02      	ldr	r3, [pc, #8]	; (80011b8 <HAL_GetTick+0x10>)
 80011ae:	681b      	ldr	r3, [r3, #0]
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bc80      	pop	{r7}
 80011b6:	4770      	bx	lr
 80011b8:	20001d78 	.word	0x20001d78

080011bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011bc:	b480      	push	{r7}
 80011be:	b085      	sub	sp, #20
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	f003 0307 	and.w	r3, r3, #7
 80011ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011cc:	4b0c      	ldr	r3, [pc, #48]	; (8001200 <__NVIC_SetPriorityGrouping+0x44>)
 80011ce:	68db      	ldr	r3, [r3, #12]
 80011d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011d2:	68ba      	ldr	r2, [r7, #8]
 80011d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80011d8:	4013      	ands	r3, r2
 80011da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011e0:	68bb      	ldr	r3, [r7, #8]
 80011e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80011e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011ee:	4a04      	ldr	r2, [pc, #16]	; (8001200 <__NVIC_SetPriorityGrouping+0x44>)
 80011f0:	68bb      	ldr	r3, [r7, #8]
 80011f2:	60d3      	str	r3, [r2, #12]
}
 80011f4:	bf00      	nop
 80011f6:	3714      	adds	r7, #20
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bc80      	pop	{r7}
 80011fc:	4770      	bx	lr
 80011fe:	bf00      	nop
 8001200:	e000ed00 	.word	0xe000ed00

08001204 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001204:	b480      	push	{r7}
 8001206:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001208:	4b04      	ldr	r3, [pc, #16]	; (800121c <__NVIC_GetPriorityGrouping+0x18>)
 800120a:	68db      	ldr	r3, [r3, #12]
 800120c:	0a1b      	lsrs	r3, r3, #8
 800120e:	f003 0307 	and.w	r3, r3, #7
}
 8001212:	4618      	mov	r0, r3
 8001214:	46bd      	mov	sp, r7
 8001216:	bc80      	pop	{r7}
 8001218:	4770      	bx	lr
 800121a:	bf00      	nop
 800121c:	e000ed00 	.word	0xe000ed00

08001220 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001220:	b480      	push	{r7}
 8001222:	b083      	sub	sp, #12
 8001224:	af00      	add	r7, sp, #0
 8001226:	4603      	mov	r3, r0
 8001228:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800122a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800122e:	2b00      	cmp	r3, #0
 8001230:	db0b      	blt.n	800124a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001232:	79fb      	ldrb	r3, [r7, #7]
 8001234:	f003 021f 	and.w	r2, r3, #31
 8001238:	4906      	ldr	r1, [pc, #24]	; (8001254 <__NVIC_EnableIRQ+0x34>)
 800123a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800123e:	095b      	lsrs	r3, r3, #5
 8001240:	2001      	movs	r0, #1
 8001242:	fa00 f202 	lsl.w	r2, r0, r2
 8001246:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800124a:	bf00      	nop
 800124c:	370c      	adds	r7, #12
 800124e:	46bd      	mov	sp, r7
 8001250:	bc80      	pop	{r7}
 8001252:	4770      	bx	lr
 8001254:	e000e100 	.word	0xe000e100

08001258 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001258:	b480      	push	{r7}
 800125a:	b083      	sub	sp, #12
 800125c:	af00      	add	r7, sp, #0
 800125e:	4603      	mov	r3, r0
 8001260:	6039      	str	r1, [r7, #0]
 8001262:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001264:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001268:	2b00      	cmp	r3, #0
 800126a:	db0a      	blt.n	8001282 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	b2da      	uxtb	r2, r3
 8001270:	490c      	ldr	r1, [pc, #48]	; (80012a4 <__NVIC_SetPriority+0x4c>)
 8001272:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001276:	0112      	lsls	r2, r2, #4
 8001278:	b2d2      	uxtb	r2, r2
 800127a:	440b      	add	r3, r1
 800127c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001280:	e00a      	b.n	8001298 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	b2da      	uxtb	r2, r3
 8001286:	4908      	ldr	r1, [pc, #32]	; (80012a8 <__NVIC_SetPriority+0x50>)
 8001288:	79fb      	ldrb	r3, [r7, #7]
 800128a:	f003 030f 	and.w	r3, r3, #15
 800128e:	3b04      	subs	r3, #4
 8001290:	0112      	lsls	r2, r2, #4
 8001292:	b2d2      	uxtb	r2, r2
 8001294:	440b      	add	r3, r1
 8001296:	761a      	strb	r2, [r3, #24]
}
 8001298:	bf00      	nop
 800129a:	370c      	adds	r7, #12
 800129c:	46bd      	mov	sp, r7
 800129e:	bc80      	pop	{r7}
 80012a0:	4770      	bx	lr
 80012a2:	bf00      	nop
 80012a4:	e000e100 	.word	0xe000e100
 80012a8:	e000ed00 	.word	0xe000ed00

080012ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b089      	sub	sp, #36	; 0x24
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	60f8      	str	r0, [r7, #12]
 80012b4:	60b9      	str	r1, [r7, #8]
 80012b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	f003 0307 	and.w	r3, r3, #7
 80012be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012c0:	69fb      	ldr	r3, [r7, #28]
 80012c2:	f1c3 0307 	rsb	r3, r3, #7
 80012c6:	2b04      	cmp	r3, #4
 80012c8:	bf28      	it	cs
 80012ca:	2304      	movcs	r3, #4
 80012cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012ce:	69fb      	ldr	r3, [r7, #28]
 80012d0:	3304      	adds	r3, #4
 80012d2:	2b06      	cmp	r3, #6
 80012d4:	d902      	bls.n	80012dc <NVIC_EncodePriority+0x30>
 80012d6:	69fb      	ldr	r3, [r7, #28]
 80012d8:	3b03      	subs	r3, #3
 80012da:	e000      	b.n	80012de <NVIC_EncodePriority+0x32>
 80012dc:	2300      	movs	r3, #0
 80012de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012e0:	f04f 32ff 	mov.w	r2, #4294967295
 80012e4:	69bb      	ldr	r3, [r7, #24]
 80012e6:	fa02 f303 	lsl.w	r3, r2, r3
 80012ea:	43da      	mvns	r2, r3
 80012ec:	68bb      	ldr	r3, [r7, #8]
 80012ee:	401a      	ands	r2, r3
 80012f0:	697b      	ldr	r3, [r7, #20]
 80012f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012f4:	f04f 31ff 	mov.w	r1, #4294967295
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	fa01 f303 	lsl.w	r3, r1, r3
 80012fe:	43d9      	mvns	r1, r3
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001304:	4313      	orrs	r3, r2
         );
}
 8001306:	4618      	mov	r0, r3
 8001308:	3724      	adds	r7, #36	; 0x24
 800130a:	46bd      	mov	sp, r7
 800130c:	bc80      	pop	{r7}
 800130e:	4770      	bx	lr

08001310 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001318:	6878      	ldr	r0, [r7, #4]
 800131a:	f7ff ff4f 	bl	80011bc <__NVIC_SetPriorityGrouping>
}
 800131e:	bf00      	nop
 8001320:	3708      	adds	r7, #8
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}

08001326 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001326:	b580      	push	{r7, lr}
 8001328:	b086      	sub	sp, #24
 800132a:	af00      	add	r7, sp, #0
 800132c:	4603      	mov	r3, r0
 800132e:	60b9      	str	r1, [r7, #8]
 8001330:	607a      	str	r2, [r7, #4]
 8001332:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001334:	2300      	movs	r3, #0
 8001336:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001338:	f7ff ff64 	bl	8001204 <__NVIC_GetPriorityGrouping>
 800133c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800133e:	687a      	ldr	r2, [r7, #4]
 8001340:	68b9      	ldr	r1, [r7, #8]
 8001342:	6978      	ldr	r0, [r7, #20]
 8001344:	f7ff ffb2 	bl	80012ac <NVIC_EncodePriority>
 8001348:	4602      	mov	r2, r0
 800134a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800134e:	4611      	mov	r1, r2
 8001350:	4618      	mov	r0, r3
 8001352:	f7ff ff81 	bl	8001258 <__NVIC_SetPriority>
}
 8001356:	bf00      	nop
 8001358:	3718      	adds	r7, #24
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}

0800135e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800135e:	b580      	push	{r7, lr}
 8001360:	b082      	sub	sp, #8
 8001362:	af00      	add	r7, sp, #0
 8001364:	4603      	mov	r3, r0
 8001366:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001368:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800136c:	4618      	mov	r0, r3
 800136e:	f7ff ff57 	bl	8001220 <__NVIC_EnableIRQ>
}
 8001372:	bf00      	nop
 8001374:	3708      	adds	r7, #8
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
	...

0800137c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800137c:	b480      	push	{r7}
 800137e:	b08b      	sub	sp, #44	; 0x2c
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
 8001384:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001386:	2300      	movs	r3, #0
 8001388:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800138a:	2300      	movs	r3, #0
 800138c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800138e:	e127      	b.n	80015e0 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001390:	2201      	movs	r2, #1
 8001392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001394:	fa02 f303 	lsl.w	r3, r2, r3
 8001398:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800139a:	683b      	ldr	r3, [r7, #0]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	69fa      	ldr	r2, [r7, #28]
 80013a0:	4013      	ands	r3, r2
 80013a2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80013a4:	69ba      	ldr	r2, [r7, #24]
 80013a6:	69fb      	ldr	r3, [r7, #28]
 80013a8:	429a      	cmp	r2, r3
 80013aa:	f040 8116 	bne.w	80015da <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	2b12      	cmp	r3, #18
 80013b4:	d034      	beq.n	8001420 <HAL_GPIO_Init+0xa4>
 80013b6:	2b12      	cmp	r3, #18
 80013b8:	d80d      	bhi.n	80013d6 <HAL_GPIO_Init+0x5a>
 80013ba:	2b02      	cmp	r3, #2
 80013bc:	d02b      	beq.n	8001416 <HAL_GPIO_Init+0x9a>
 80013be:	2b02      	cmp	r3, #2
 80013c0:	d804      	bhi.n	80013cc <HAL_GPIO_Init+0x50>
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d031      	beq.n	800142a <HAL_GPIO_Init+0xae>
 80013c6:	2b01      	cmp	r3, #1
 80013c8:	d01c      	beq.n	8001404 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80013ca:	e048      	b.n	800145e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80013cc:	2b03      	cmp	r3, #3
 80013ce:	d043      	beq.n	8001458 <HAL_GPIO_Init+0xdc>
 80013d0:	2b11      	cmp	r3, #17
 80013d2:	d01b      	beq.n	800140c <HAL_GPIO_Init+0x90>
          break;
 80013d4:	e043      	b.n	800145e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80013d6:	4a89      	ldr	r2, [pc, #548]	; (80015fc <HAL_GPIO_Init+0x280>)
 80013d8:	4293      	cmp	r3, r2
 80013da:	d026      	beq.n	800142a <HAL_GPIO_Init+0xae>
 80013dc:	4a87      	ldr	r2, [pc, #540]	; (80015fc <HAL_GPIO_Init+0x280>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d806      	bhi.n	80013f0 <HAL_GPIO_Init+0x74>
 80013e2:	4a87      	ldr	r2, [pc, #540]	; (8001600 <HAL_GPIO_Init+0x284>)
 80013e4:	4293      	cmp	r3, r2
 80013e6:	d020      	beq.n	800142a <HAL_GPIO_Init+0xae>
 80013e8:	4a86      	ldr	r2, [pc, #536]	; (8001604 <HAL_GPIO_Init+0x288>)
 80013ea:	4293      	cmp	r3, r2
 80013ec:	d01d      	beq.n	800142a <HAL_GPIO_Init+0xae>
          break;
 80013ee:	e036      	b.n	800145e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80013f0:	4a85      	ldr	r2, [pc, #532]	; (8001608 <HAL_GPIO_Init+0x28c>)
 80013f2:	4293      	cmp	r3, r2
 80013f4:	d019      	beq.n	800142a <HAL_GPIO_Init+0xae>
 80013f6:	4a85      	ldr	r2, [pc, #532]	; (800160c <HAL_GPIO_Init+0x290>)
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d016      	beq.n	800142a <HAL_GPIO_Init+0xae>
 80013fc:	4a84      	ldr	r2, [pc, #528]	; (8001610 <HAL_GPIO_Init+0x294>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d013      	beq.n	800142a <HAL_GPIO_Init+0xae>
          break;
 8001402:	e02c      	b.n	800145e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	68db      	ldr	r3, [r3, #12]
 8001408:	623b      	str	r3, [r7, #32]
          break;
 800140a:	e028      	b.n	800145e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	68db      	ldr	r3, [r3, #12]
 8001410:	3304      	adds	r3, #4
 8001412:	623b      	str	r3, [r7, #32]
          break;
 8001414:	e023      	b.n	800145e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	68db      	ldr	r3, [r3, #12]
 800141a:	3308      	adds	r3, #8
 800141c:	623b      	str	r3, [r7, #32]
          break;
 800141e:	e01e      	b.n	800145e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	68db      	ldr	r3, [r3, #12]
 8001424:	330c      	adds	r3, #12
 8001426:	623b      	str	r3, [r7, #32]
          break;
 8001428:	e019      	b.n	800145e <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	689b      	ldr	r3, [r3, #8]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d102      	bne.n	8001438 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001432:	2304      	movs	r3, #4
 8001434:	623b      	str	r3, [r7, #32]
          break;
 8001436:	e012      	b.n	800145e <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	689b      	ldr	r3, [r3, #8]
 800143c:	2b01      	cmp	r3, #1
 800143e:	d105      	bne.n	800144c <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001440:	2308      	movs	r3, #8
 8001442:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	69fa      	ldr	r2, [r7, #28]
 8001448:	611a      	str	r2, [r3, #16]
          break;
 800144a:	e008      	b.n	800145e <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800144c:	2308      	movs	r3, #8
 800144e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	69fa      	ldr	r2, [r7, #28]
 8001454:	615a      	str	r2, [r3, #20]
          break;
 8001456:	e002      	b.n	800145e <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001458:	2300      	movs	r3, #0
 800145a:	623b      	str	r3, [r7, #32]
          break;
 800145c:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800145e:	69bb      	ldr	r3, [r7, #24]
 8001460:	2bff      	cmp	r3, #255	; 0xff
 8001462:	d801      	bhi.n	8001468 <HAL_GPIO_Init+0xec>
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	e001      	b.n	800146c <HAL_GPIO_Init+0xf0>
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	3304      	adds	r3, #4
 800146c:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800146e:	69bb      	ldr	r3, [r7, #24]
 8001470:	2bff      	cmp	r3, #255	; 0xff
 8001472:	d802      	bhi.n	800147a <HAL_GPIO_Init+0xfe>
 8001474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001476:	009b      	lsls	r3, r3, #2
 8001478:	e002      	b.n	8001480 <HAL_GPIO_Init+0x104>
 800147a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800147c:	3b08      	subs	r3, #8
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001482:	697b      	ldr	r3, [r7, #20]
 8001484:	681a      	ldr	r2, [r3, #0]
 8001486:	210f      	movs	r1, #15
 8001488:	693b      	ldr	r3, [r7, #16]
 800148a:	fa01 f303 	lsl.w	r3, r1, r3
 800148e:	43db      	mvns	r3, r3
 8001490:	401a      	ands	r2, r3
 8001492:	6a39      	ldr	r1, [r7, #32]
 8001494:	693b      	ldr	r3, [r7, #16]
 8001496:	fa01 f303 	lsl.w	r3, r1, r3
 800149a:	431a      	orrs	r2, r3
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	f000 8096 	beq.w	80015da <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80014ae:	4b59      	ldr	r3, [pc, #356]	; (8001614 <HAL_GPIO_Init+0x298>)
 80014b0:	699b      	ldr	r3, [r3, #24]
 80014b2:	4a58      	ldr	r2, [pc, #352]	; (8001614 <HAL_GPIO_Init+0x298>)
 80014b4:	f043 0301 	orr.w	r3, r3, #1
 80014b8:	6193      	str	r3, [r2, #24]
 80014ba:	4b56      	ldr	r3, [pc, #344]	; (8001614 <HAL_GPIO_Init+0x298>)
 80014bc:	699b      	ldr	r3, [r3, #24]
 80014be:	f003 0301 	and.w	r3, r3, #1
 80014c2:	60bb      	str	r3, [r7, #8]
 80014c4:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80014c6:	4a54      	ldr	r2, [pc, #336]	; (8001618 <HAL_GPIO_Init+0x29c>)
 80014c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014ca:	089b      	lsrs	r3, r3, #2
 80014cc:	3302      	adds	r3, #2
 80014ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014d2:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80014d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014d6:	f003 0303 	and.w	r3, r3, #3
 80014da:	009b      	lsls	r3, r3, #2
 80014dc:	220f      	movs	r2, #15
 80014de:	fa02 f303 	lsl.w	r3, r2, r3
 80014e2:	43db      	mvns	r3, r3
 80014e4:	68fa      	ldr	r2, [r7, #12]
 80014e6:	4013      	ands	r3, r2
 80014e8:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	4a4b      	ldr	r2, [pc, #300]	; (800161c <HAL_GPIO_Init+0x2a0>)
 80014ee:	4293      	cmp	r3, r2
 80014f0:	d013      	beq.n	800151a <HAL_GPIO_Init+0x19e>
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	4a4a      	ldr	r2, [pc, #296]	; (8001620 <HAL_GPIO_Init+0x2a4>)
 80014f6:	4293      	cmp	r3, r2
 80014f8:	d00d      	beq.n	8001516 <HAL_GPIO_Init+0x19a>
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	4a49      	ldr	r2, [pc, #292]	; (8001624 <HAL_GPIO_Init+0x2a8>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d007      	beq.n	8001512 <HAL_GPIO_Init+0x196>
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	4a48      	ldr	r2, [pc, #288]	; (8001628 <HAL_GPIO_Init+0x2ac>)
 8001506:	4293      	cmp	r3, r2
 8001508:	d101      	bne.n	800150e <HAL_GPIO_Init+0x192>
 800150a:	2303      	movs	r3, #3
 800150c:	e006      	b.n	800151c <HAL_GPIO_Init+0x1a0>
 800150e:	2304      	movs	r3, #4
 8001510:	e004      	b.n	800151c <HAL_GPIO_Init+0x1a0>
 8001512:	2302      	movs	r3, #2
 8001514:	e002      	b.n	800151c <HAL_GPIO_Init+0x1a0>
 8001516:	2301      	movs	r3, #1
 8001518:	e000      	b.n	800151c <HAL_GPIO_Init+0x1a0>
 800151a:	2300      	movs	r3, #0
 800151c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800151e:	f002 0203 	and.w	r2, r2, #3
 8001522:	0092      	lsls	r2, r2, #2
 8001524:	4093      	lsls	r3, r2
 8001526:	68fa      	ldr	r2, [r7, #12]
 8001528:	4313      	orrs	r3, r2
 800152a:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800152c:	493a      	ldr	r1, [pc, #232]	; (8001618 <HAL_GPIO_Init+0x29c>)
 800152e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001530:	089b      	lsrs	r3, r3, #2
 8001532:	3302      	adds	r3, #2
 8001534:	68fa      	ldr	r2, [r7, #12]
 8001536:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	685b      	ldr	r3, [r3, #4]
 800153e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001542:	2b00      	cmp	r3, #0
 8001544:	d006      	beq.n	8001554 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001546:	4b39      	ldr	r3, [pc, #228]	; (800162c <HAL_GPIO_Init+0x2b0>)
 8001548:	681a      	ldr	r2, [r3, #0]
 800154a:	4938      	ldr	r1, [pc, #224]	; (800162c <HAL_GPIO_Init+0x2b0>)
 800154c:	69bb      	ldr	r3, [r7, #24]
 800154e:	4313      	orrs	r3, r2
 8001550:	600b      	str	r3, [r1, #0]
 8001552:	e006      	b.n	8001562 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001554:	4b35      	ldr	r3, [pc, #212]	; (800162c <HAL_GPIO_Init+0x2b0>)
 8001556:	681a      	ldr	r2, [r3, #0]
 8001558:	69bb      	ldr	r3, [r7, #24]
 800155a:	43db      	mvns	r3, r3
 800155c:	4933      	ldr	r1, [pc, #204]	; (800162c <HAL_GPIO_Init+0x2b0>)
 800155e:	4013      	ands	r3, r2
 8001560:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	685b      	ldr	r3, [r3, #4]
 8001566:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800156a:	2b00      	cmp	r3, #0
 800156c:	d006      	beq.n	800157c <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800156e:	4b2f      	ldr	r3, [pc, #188]	; (800162c <HAL_GPIO_Init+0x2b0>)
 8001570:	685a      	ldr	r2, [r3, #4]
 8001572:	492e      	ldr	r1, [pc, #184]	; (800162c <HAL_GPIO_Init+0x2b0>)
 8001574:	69bb      	ldr	r3, [r7, #24]
 8001576:	4313      	orrs	r3, r2
 8001578:	604b      	str	r3, [r1, #4]
 800157a:	e006      	b.n	800158a <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800157c:	4b2b      	ldr	r3, [pc, #172]	; (800162c <HAL_GPIO_Init+0x2b0>)
 800157e:	685a      	ldr	r2, [r3, #4]
 8001580:	69bb      	ldr	r3, [r7, #24]
 8001582:	43db      	mvns	r3, r3
 8001584:	4929      	ldr	r1, [pc, #164]	; (800162c <HAL_GPIO_Init+0x2b0>)
 8001586:	4013      	ands	r3, r2
 8001588:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001592:	2b00      	cmp	r3, #0
 8001594:	d006      	beq.n	80015a4 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001596:	4b25      	ldr	r3, [pc, #148]	; (800162c <HAL_GPIO_Init+0x2b0>)
 8001598:	689a      	ldr	r2, [r3, #8]
 800159a:	4924      	ldr	r1, [pc, #144]	; (800162c <HAL_GPIO_Init+0x2b0>)
 800159c:	69bb      	ldr	r3, [r7, #24]
 800159e:	4313      	orrs	r3, r2
 80015a0:	608b      	str	r3, [r1, #8]
 80015a2:	e006      	b.n	80015b2 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80015a4:	4b21      	ldr	r3, [pc, #132]	; (800162c <HAL_GPIO_Init+0x2b0>)
 80015a6:	689a      	ldr	r2, [r3, #8]
 80015a8:	69bb      	ldr	r3, [r7, #24]
 80015aa:	43db      	mvns	r3, r3
 80015ac:	491f      	ldr	r1, [pc, #124]	; (800162c <HAL_GPIO_Init+0x2b0>)
 80015ae:	4013      	ands	r3, r2
 80015b0:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	685b      	ldr	r3, [r3, #4]
 80015b6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d006      	beq.n	80015cc <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80015be:	4b1b      	ldr	r3, [pc, #108]	; (800162c <HAL_GPIO_Init+0x2b0>)
 80015c0:	68da      	ldr	r2, [r3, #12]
 80015c2:	491a      	ldr	r1, [pc, #104]	; (800162c <HAL_GPIO_Init+0x2b0>)
 80015c4:	69bb      	ldr	r3, [r7, #24]
 80015c6:	4313      	orrs	r3, r2
 80015c8:	60cb      	str	r3, [r1, #12]
 80015ca:	e006      	b.n	80015da <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80015cc:	4b17      	ldr	r3, [pc, #92]	; (800162c <HAL_GPIO_Init+0x2b0>)
 80015ce:	68da      	ldr	r2, [r3, #12]
 80015d0:	69bb      	ldr	r3, [r7, #24]
 80015d2:	43db      	mvns	r3, r3
 80015d4:	4915      	ldr	r1, [pc, #84]	; (800162c <HAL_GPIO_Init+0x2b0>)
 80015d6:	4013      	ands	r3, r2
 80015d8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80015da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015dc:	3301      	adds	r3, #1
 80015de:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	681a      	ldr	r2, [r3, #0]
 80015e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015e6:	fa22 f303 	lsr.w	r3, r2, r3
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	f47f aed0 	bne.w	8001390 <HAL_GPIO_Init+0x14>
  }
}
 80015f0:	bf00      	nop
 80015f2:	372c      	adds	r7, #44	; 0x2c
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bc80      	pop	{r7}
 80015f8:	4770      	bx	lr
 80015fa:	bf00      	nop
 80015fc:	10210000 	.word	0x10210000
 8001600:	10110000 	.word	0x10110000
 8001604:	10120000 	.word	0x10120000
 8001608:	10310000 	.word	0x10310000
 800160c:	10320000 	.word	0x10320000
 8001610:	10220000 	.word	0x10220000
 8001614:	40021000 	.word	0x40021000
 8001618:	40010000 	.word	0x40010000
 800161c:	40010800 	.word	0x40010800
 8001620:	40010c00 	.word	0x40010c00
 8001624:	40011000 	.word	0x40011000
 8001628:	40011400 	.word	0x40011400
 800162c:	40010400 	.word	0x40010400

08001630 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001630:	b480      	push	{r7}
 8001632:	b083      	sub	sp, #12
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
 8001638:	460b      	mov	r3, r1
 800163a:	807b      	strh	r3, [r7, #2]
 800163c:	4613      	mov	r3, r2
 800163e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001640:	787b      	ldrb	r3, [r7, #1]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d003      	beq.n	800164e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001646:	887a      	ldrh	r2, [r7, #2]
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800164c:	e003      	b.n	8001656 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800164e:	887b      	ldrh	r3, [r7, #2]
 8001650:	041a      	lsls	r2, r3, #16
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	611a      	str	r2, [r3, #16]
}
 8001656:	bf00      	nop
 8001658:	370c      	adds	r7, #12
 800165a:	46bd      	mov	sp, r7
 800165c:	bc80      	pop	{r7}
 800165e:	4770      	bx	lr

08001660 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001660:	b480      	push	{r7}
 8001662:	b085      	sub	sp, #20
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
 8001668:	460b      	mov	r3, r1
 800166a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	68db      	ldr	r3, [r3, #12]
 8001670:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001672:	887a      	ldrh	r2, [r7, #2]
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	4013      	ands	r3, r2
 8001678:	041a      	lsls	r2, r3, #16
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	43d9      	mvns	r1, r3
 800167e:	887b      	ldrh	r3, [r7, #2]
 8001680:	400b      	ands	r3, r1
 8001682:	431a      	orrs	r2, r3
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	611a      	str	r2, [r3, #16]
}
 8001688:	bf00      	nop
 800168a:	3714      	adds	r7, #20
 800168c:	46bd      	mov	sp, r7
 800168e:	bc80      	pop	{r7}
 8001690:	4770      	bx	lr
	...

08001694 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b086      	sub	sp, #24
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d101      	bne.n	80016a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80016a2:	2301      	movs	r3, #1
 80016a4:	e26c      	b.n	8001b80 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f003 0301 	and.w	r3, r3, #1
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	f000 8087 	beq.w	80017c2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80016b4:	4b92      	ldr	r3, [pc, #584]	; (8001900 <HAL_RCC_OscConfig+0x26c>)
 80016b6:	685b      	ldr	r3, [r3, #4]
 80016b8:	f003 030c 	and.w	r3, r3, #12
 80016bc:	2b04      	cmp	r3, #4
 80016be:	d00c      	beq.n	80016da <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80016c0:	4b8f      	ldr	r3, [pc, #572]	; (8001900 <HAL_RCC_OscConfig+0x26c>)
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	f003 030c 	and.w	r3, r3, #12
 80016c8:	2b08      	cmp	r3, #8
 80016ca:	d112      	bne.n	80016f2 <HAL_RCC_OscConfig+0x5e>
 80016cc:	4b8c      	ldr	r3, [pc, #560]	; (8001900 <HAL_RCC_OscConfig+0x26c>)
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016d8:	d10b      	bne.n	80016f2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016da:	4b89      	ldr	r3, [pc, #548]	; (8001900 <HAL_RCC_OscConfig+0x26c>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d06c      	beq.n	80017c0 <HAL_RCC_OscConfig+0x12c>
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d168      	bne.n	80017c0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80016ee:	2301      	movs	r3, #1
 80016f0:	e246      	b.n	8001b80 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	685b      	ldr	r3, [r3, #4]
 80016f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016fa:	d106      	bne.n	800170a <HAL_RCC_OscConfig+0x76>
 80016fc:	4b80      	ldr	r3, [pc, #512]	; (8001900 <HAL_RCC_OscConfig+0x26c>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4a7f      	ldr	r2, [pc, #508]	; (8001900 <HAL_RCC_OscConfig+0x26c>)
 8001702:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001706:	6013      	str	r3, [r2, #0]
 8001708:	e02e      	b.n	8001768 <HAL_RCC_OscConfig+0xd4>
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	2b00      	cmp	r3, #0
 8001710:	d10c      	bne.n	800172c <HAL_RCC_OscConfig+0x98>
 8001712:	4b7b      	ldr	r3, [pc, #492]	; (8001900 <HAL_RCC_OscConfig+0x26c>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4a7a      	ldr	r2, [pc, #488]	; (8001900 <HAL_RCC_OscConfig+0x26c>)
 8001718:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800171c:	6013      	str	r3, [r2, #0]
 800171e:	4b78      	ldr	r3, [pc, #480]	; (8001900 <HAL_RCC_OscConfig+0x26c>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4a77      	ldr	r2, [pc, #476]	; (8001900 <HAL_RCC_OscConfig+0x26c>)
 8001724:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001728:	6013      	str	r3, [r2, #0]
 800172a:	e01d      	b.n	8001768 <HAL_RCC_OscConfig+0xd4>
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001734:	d10c      	bne.n	8001750 <HAL_RCC_OscConfig+0xbc>
 8001736:	4b72      	ldr	r3, [pc, #456]	; (8001900 <HAL_RCC_OscConfig+0x26c>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	4a71      	ldr	r2, [pc, #452]	; (8001900 <HAL_RCC_OscConfig+0x26c>)
 800173c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001740:	6013      	str	r3, [r2, #0]
 8001742:	4b6f      	ldr	r3, [pc, #444]	; (8001900 <HAL_RCC_OscConfig+0x26c>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	4a6e      	ldr	r2, [pc, #440]	; (8001900 <HAL_RCC_OscConfig+0x26c>)
 8001748:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800174c:	6013      	str	r3, [r2, #0]
 800174e:	e00b      	b.n	8001768 <HAL_RCC_OscConfig+0xd4>
 8001750:	4b6b      	ldr	r3, [pc, #428]	; (8001900 <HAL_RCC_OscConfig+0x26c>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4a6a      	ldr	r2, [pc, #424]	; (8001900 <HAL_RCC_OscConfig+0x26c>)
 8001756:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800175a:	6013      	str	r3, [r2, #0]
 800175c:	4b68      	ldr	r3, [pc, #416]	; (8001900 <HAL_RCC_OscConfig+0x26c>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4a67      	ldr	r2, [pc, #412]	; (8001900 <HAL_RCC_OscConfig+0x26c>)
 8001762:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001766:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d013      	beq.n	8001798 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001770:	f7ff fd1a 	bl	80011a8 <HAL_GetTick>
 8001774:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001776:	e008      	b.n	800178a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001778:	f7ff fd16 	bl	80011a8 <HAL_GetTick>
 800177c:	4602      	mov	r2, r0
 800177e:	693b      	ldr	r3, [r7, #16]
 8001780:	1ad3      	subs	r3, r2, r3
 8001782:	2b64      	cmp	r3, #100	; 0x64
 8001784:	d901      	bls.n	800178a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001786:	2303      	movs	r3, #3
 8001788:	e1fa      	b.n	8001b80 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800178a:	4b5d      	ldr	r3, [pc, #372]	; (8001900 <HAL_RCC_OscConfig+0x26c>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001792:	2b00      	cmp	r3, #0
 8001794:	d0f0      	beq.n	8001778 <HAL_RCC_OscConfig+0xe4>
 8001796:	e014      	b.n	80017c2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001798:	f7ff fd06 	bl	80011a8 <HAL_GetTick>
 800179c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800179e:	e008      	b.n	80017b2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017a0:	f7ff fd02 	bl	80011a8 <HAL_GetTick>
 80017a4:	4602      	mov	r2, r0
 80017a6:	693b      	ldr	r3, [r7, #16]
 80017a8:	1ad3      	subs	r3, r2, r3
 80017aa:	2b64      	cmp	r3, #100	; 0x64
 80017ac:	d901      	bls.n	80017b2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80017ae:	2303      	movs	r3, #3
 80017b0:	e1e6      	b.n	8001b80 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017b2:	4b53      	ldr	r3, [pc, #332]	; (8001900 <HAL_RCC_OscConfig+0x26c>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d1f0      	bne.n	80017a0 <HAL_RCC_OscConfig+0x10c>
 80017be:	e000      	b.n	80017c2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f003 0302 	and.w	r3, r3, #2
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d063      	beq.n	8001896 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80017ce:	4b4c      	ldr	r3, [pc, #304]	; (8001900 <HAL_RCC_OscConfig+0x26c>)
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	f003 030c 	and.w	r3, r3, #12
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d00b      	beq.n	80017f2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80017da:	4b49      	ldr	r3, [pc, #292]	; (8001900 <HAL_RCC_OscConfig+0x26c>)
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	f003 030c 	and.w	r3, r3, #12
 80017e2:	2b08      	cmp	r3, #8
 80017e4:	d11c      	bne.n	8001820 <HAL_RCC_OscConfig+0x18c>
 80017e6:	4b46      	ldr	r3, [pc, #280]	; (8001900 <HAL_RCC_OscConfig+0x26c>)
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d116      	bne.n	8001820 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017f2:	4b43      	ldr	r3, [pc, #268]	; (8001900 <HAL_RCC_OscConfig+0x26c>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f003 0302 	and.w	r3, r3, #2
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d005      	beq.n	800180a <HAL_RCC_OscConfig+0x176>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	691b      	ldr	r3, [r3, #16]
 8001802:	2b01      	cmp	r3, #1
 8001804:	d001      	beq.n	800180a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001806:	2301      	movs	r3, #1
 8001808:	e1ba      	b.n	8001b80 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800180a:	4b3d      	ldr	r3, [pc, #244]	; (8001900 <HAL_RCC_OscConfig+0x26c>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	695b      	ldr	r3, [r3, #20]
 8001816:	00db      	lsls	r3, r3, #3
 8001818:	4939      	ldr	r1, [pc, #228]	; (8001900 <HAL_RCC_OscConfig+0x26c>)
 800181a:	4313      	orrs	r3, r2
 800181c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800181e:	e03a      	b.n	8001896 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	691b      	ldr	r3, [r3, #16]
 8001824:	2b00      	cmp	r3, #0
 8001826:	d020      	beq.n	800186a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001828:	4b36      	ldr	r3, [pc, #216]	; (8001904 <HAL_RCC_OscConfig+0x270>)
 800182a:	2201      	movs	r2, #1
 800182c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800182e:	f7ff fcbb 	bl	80011a8 <HAL_GetTick>
 8001832:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001834:	e008      	b.n	8001848 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001836:	f7ff fcb7 	bl	80011a8 <HAL_GetTick>
 800183a:	4602      	mov	r2, r0
 800183c:	693b      	ldr	r3, [r7, #16]
 800183e:	1ad3      	subs	r3, r2, r3
 8001840:	2b02      	cmp	r3, #2
 8001842:	d901      	bls.n	8001848 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001844:	2303      	movs	r3, #3
 8001846:	e19b      	b.n	8001b80 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001848:	4b2d      	ldr	r3, [pc, #180]	; (8001900 <HAL_RCC_OscConfig+0x26c>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f003 0302 	and.w	r3, r3, #2
 8001850:	2b00      	cmp	r3, #0
 8001852:	d0f0      	beq.n	8001836 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001854:	4b2a      	ldr	r3, [pc, #168]	; (8001900 <HAL_RCC_OscConfig+0x26c>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	695b      	ldr	r3, [r3, #20]
 8001860:	00db      	lsls	r3, r3, #3
 8001862:	4927      	ldr	r1, [pc, #156]	; (8001900 <HAL_RCC_OscConfig+0x26c>)
 8001864:	4313      	orrs	r3, r2
 8001866:	600b      	str	r3, [r1, #0]
 8001868:	e015      	b.n	8001896 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800186a:	4b26      	ldr	r3, [pc, #152]	; (8001904 <HAL_RCC_OscConfig+0x270>)
 800186c:	2200      	movs	r2, #0
 800186e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001870:	f7ff fc9a 	bl	80011a8 <HAL_GetTick>
 8001874:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001876:	e008      	b.n	800188a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001878:	f7ff fc96 	bl	80011a8 <HAL_GetTick>
 800187c:	4602      	mov	r2, r0
 800187e:	693b      	ldr	r3, [r7, #16]
 8001880:	1ad3      	subs	r3, r2, r3
 8001882:	2b02      	cmp	r3, #2
 8001884:	d901      	bls.n	800188a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001886:	2303      	movs	r3, #3
 8001888:	e17a      	b.n	8001b80 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800188a:	4b1d      	ldr	r3, [pc, #116]	; (8001900 <HAL_RCC_OscConfig+0x26c>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f003 0302 	and.w	r3, r3, #2
 8001892:	2b00      	cmp	r3, #0
 8001894:	d1f0      	bne.n	8001878 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f003 0308 	and.w	r3, r3, #8
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d03a      	beq.n	8001918 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	699b      	ldr	r3, [r3, #24]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d019      	beq.n	80018de <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80018aa:	4b17      	ldr	r3, [pc, #92]	; (8001908 <HAL_RCC_OscConfig+0x274>)
 80018ac:	2201      	movs	r2, #1
 80018ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018b0:	f7ff fc7a 	bl	80011a8 <HAL_GetTick>
 80018b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018b6:	e008      	b.n	80018ca <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018b8:	f7ff fc76 	bl	80011a8 <HAL_GetTick>
 80018bc:	4602      	mov	r2, r0
 80018be:	693b      	ldr	r3, [r7, #16]
 80018c0:	1ad3      	subs	r3, r2, r3
 80018c2:	2b02      	cmp	r3, #2
 80018c4:	d901      	bls.n	80018ca <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80018c6:	2303      	movs	r3, #3
 80018c8:	e15a      	b.n	8001b80 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018ca:	4b0d      	ldr	r3, [pc, #52]	; (8001900 <HAL_RCC_OscConfig+0x26c>)
 80018cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018ce:	f003 0302 	and.w	r3, r3, #2
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d0f0      	beq.n	80018b8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80018d6:	2001      	movs	r0, #1
 80018d8:	f000 fb0a 	bl	8001ef0 <RCC_Delay>
 80018dc:	e01c      	b.n	8001918 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018de:	4b0a      	ldr	r3, [pc, #40]	; (8001908 <HAL_RCC_OscConfig+0x274>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018e4:	f7ff fc60 	bl	80011a8 <HAL_GetTick>
 80018e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018ea:	e00f      	b.n	800190c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018ec:	f7ff fc5c 	bl	80011a8 <HAL_GetTick>
 80018f0:	4602      	mov	r2, r0
 80018f2:	693b      	ldr	r3, [r7, #16]
 80018f4:	1ad3      	subs	r3, r2, r3
 80018f6:	2b02      	cmp	r3, #2
 80018f8:	d908      	bls.n	800190c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80018fa:	2303      	movs	r3, #3
 80018fc:	e140      	b.n	8001b80 <HAL_RCC_OscConfig+0x4ec>
 80018fe:	bf00      	nop
 8001900:	40021000 	.word	0x40021000
 8001904:	42420000 	.word	0x42420000
 8001908:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800190c:	4b9e      	ldr	r3, [pc, #632]	; (8001b88 <HAL_RCC_OscConfig+0x4f4>)
 800190e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001910:	f003 0302 	and.w	r3, r3, #2
 8001914:	2b00      	cmp	r3, #0
 8001916:	d1e9      	bne.n	80018ec <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f003 0304 	and.w	r3, r3, #4
 8001920:	2b00      	cmp	r3, #0
 8001922:	f000 80a6 	beq.w	8001a72 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001926:	2300      	movs	r3, #0
 8001928:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800192a:	4b97      	ldr	r3, [pc, #604]	; (8001b88 <HAL_RCC_OscConfig+0x4f4>)
 800192c:	69db      	ldr	r3, [r3, #28]
 800192e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001932:	2b00      	cmp	r3, #0
 8001934:	d10d      	bne.n	8001952 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001936:	4b94      	ldr	r3, [pc, #592]	; (8001b88 <HAL_RCC_OscConfig+0x4f4>)
 8001938:	69db      	ldr	r3, [r3, #28]
 800193a:	4a93      	ldr	r2, [pc, #588]	; (8001b88 <HAL_RCC_OscConfig+0x4f4>)
 800193c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001940:	61d3      	str	r3, [r2, #28]
 8001942:	4b91      	ldr	r3, [pc, #580]	; (8001b88 <HAL_RCC_OscConfig+0x4f4>)
 8001944:	69db      	ldr	r3, [r3, #28]
 8001946:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800194a:	60bb      	str	r3, [r7, #8]
 800194c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800194e:	2301      	movs	r3, #1
 8001950:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001952:	4b8e      	ldr	r3, [pc, #568]	; (8001b8c <HAL_RCC_OscConfig+0x4f8>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800195a:	2b00      	cmp	r3, #0
 800195c:	d118      	bne.n	8001990 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800195e:	4b8b      	ldr	r3, [pc, #556]	; (8001b8c <HAL_RCC_OscConfig+0x4f8>)
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4a8a      	ldr	r2, [pc, #552]	; (8001b8c <HAL_RCC_OscConfig+0x4f8>)
 8001964:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001968:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800196a:	f7ff fc1d 	bl	80011a8 <HAL_GetTick>
 800196e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001970:	e008      	b.n	8001984 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001972:	f7ff fc19 	bl	80011a8 <HAL_GetTick>
 8001976:	4602      	mov	r2, r0
 8001978:	693b      	ldr	r3, [r7, #16]
 800197a:	1ad3      	subs	r3, r2, r3
 800197c:	2b64      	cmp	r3, #100	; 0x64
 800197e:	d901      	bls.n	8001984 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001980:	2303      	movs	r3, #3
 8001982:	e0fd      	b.n	8001b80 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001984:	4b81      	ldr	r3, [pc, #516]	; (8001b8c <HAL_RCC_OscConfig+0x4f8>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800198c:	2b00      	cmp	r3, #0
 800198e:	d0f0      	beq.n	8001972 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	68db      	ldr	r3, [r3, #12]
 8001994:	2b01      	cmp	r3, #1
 8001996:	d106      	bne.n	80019a6 <HAL_RCC_OscConfig+0x312>
 8001998:	4b7b      	ldr	r3, [pc, #492]	; (8001b88 <HAL_RCC_OscConfig+0x4f4>)
 800199a:	6a1b      	ldr	r3, [r3, #32]
 800199c:	4a7a      	ldr	r2, [pc, #488]	; (8001b88 <HAL_RCC_OscConfig+0x4f4>)
 800199e:	f043 0301 	orr.w	r3, r3, #1
 80019a2:	6213      	str	r3, [r2, #32]
 80019a4:	e02d      	b.n	8001a02 <HAL_RCC_OscConfig+0x36e>
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	68db      	ldr	r3, [r3, #12]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d10c      	bne.n	80019c8 <HAL_RCC_OscConfig+0x334>
 80019ae:	4b76      	ldr	r3, [pc, #472]	; (8001b88 <HAL_RCC_OscConfig+0x4f4>)
 80019b0:	6a1b      	ldr	r3, [r3, #32]
 80019b2:	4a75      	ldr	r2, [pc, #468]	; (8001b88 <HAL_RCC_OscConfig+0x4f4>)
 80019b4:	f023 0301 	bic.w	r3, r3, #1
 80019b8:	6213      	str	r3, [r2, #32]
 80019ba:	4b73      	ldr	r3, [pc, #460]	; (8001b88 <HAL_RCC_OscConfig+0x4f4>)
 80019bc:	6a1b      	ldr	r3, [r3, #32]
 80019be:	4a72      	ldr	r2, [pc, #456]	; (8001b88 <HAL_RCC_OscConfig+0x4f4>)
 80019c0:	f023 0304 	bic.w	r3, r3, #4
 80019c4:	6213      	str	r3, [r2, #32]
 80019c6:	e01c      	b.n	8001a02 <HAL_RCC_OscConfig+0x36e>
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	68db      	ldr	r3, [r3, #12]
 80019cc:	2b05      	cmp	r3, #5
 80019ce:	d10c      	bne.n	80019ea <HAL_RCC_OscConfig+0x356>
 80019d0:	4b6d      	ldr	r3, [pc, #436]	; (8001b88 <HAL_RCC_OscConfig+0x4f4>)
 80019d2:	6a1b      	ldr	r3, [r3, #32]
 80019d4:	4a6c      	ldr	r2, [pc, #432]	; (8001b88 <HAL_RCC_OscConfig+0x4f4>)
 80019d6:	f043 0304 	orr.w	r3, r3, #4
 80019da:	6213      	str	r3, [r2, #32]
 80019dc:	4b6a      	ldr	r3, [pc, #424]	; (8001b88 <HAL_RCC_OscConfig+0x4f4>)
 80019de:	6a1b      	ldr	r3, [r3, #32]
 80019e0:	4a69      	ldr	r2, [pc, #420]	; (8001b88 <HAL_RCC_OscConfig+0x4f4>)
 80019e2:	f043 0301 	orr.w	r3, r3, #1
 80019e6:	6213      	str	r3, [r2, #32]
 80019e8:	e00b      	b.n	8001a02 <HAL_RCC_OscConfig+0x36e>
 80019ea:	4b67      	ldr	r3, [pc, #412]	; (8001b88 <HAL_RCC_OscConfig+0x4f4>)
 80019ec:	6a1b      	ldr	r3, [r3, #32]
 80019ee:	4a66      	ldr	r2, [pc, #408]	; (8001b88 <HAL_RCC_OscConfig+0x4f4>)
 80019f0:	f023 0301 	bic.w	r3, r3, #1
 80019f4:	6213      	str	r3, [r2, #32]
 80019f6:	4b64      	ldr	r3, [pc, #400]	; (8001b88 <HAL_RCC_OscConfig+0x4f4>)
 80019f8:	6a1b      	ldr	r3, [r3, #32]
 80019fa:	4a63      	ldr	r2, [pc, #396]	; (8001b88 <HAL_RCC_OscConfig+0x4f4>)
 80019fc:	f023 0304 	bic.w	r3, r3, #4
 8001a00:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	68db      	ldr	r3, [r3, #12]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d015      	beq.n	8001a36 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a0a:	f7ff fbcd 	bl	80011a8 <HAL_GetTick>
 8001a0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a10:	e00a      	b.n	8001a28 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a12:	f7ff fbc9 	bl	80011a8 <HAL_GetTick>
 8001a16:	4602      	mov	r2, r0
 8001a18:	693b      	ldr	r3, [r7, #16]
 8001a1a:	1ad3      	subs	r3, r2, r3
 8001a1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a20:	4293      	cmp	r3, r2
 8001a22:	d901      	bls.n	8001a28 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001a24:	2303      	movs	r3, #3
 8001a26:	e0ab      	b.n	8001b80 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a28:	4b57      	ldr	r3, [pc, #348]	; (8001b88 <HAL_RCC_OscConfig+0x4f4>)
 8001a2a:	6a1b      	ldr	r3, [r3, #32]
 8001a2c:	f003 0302 	and.w	r3, r3, #2
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d0ee      	beq.n	8001a12 <HAL_RCC_OscConfig+0x37e>
 8001a34:	e014      	b.n	8001a60 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a36:	f7ff fbb7 	bl	80011a8 <HAL_GetTick>
 8001a3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a3c:	e00a      	b.n	8001a54 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a3e:	f7ff fbb3 	bl	80011a8 <HAL_GetTick>
 8001a42:	4602      	mov	r2, r0
 8001a44:	693b      	ldr	r3, [r7, #16]
 8001a46:	1ad3      	subs	r3, r2, r3
 8001a48:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	d901      	bls.n	8001a54 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001a50:	2303      	movs	r3, #3
 8001a52:	e095      	b.n	8001b80 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a54:	4b4c      	ldr	r3, [pc, #304]	; (8001b88 <HAL_RCC_OscConfig+0x4f4>)
 8001a56:	6a1b      	ldr	r3, [r3, #32]
 8001a58:	f003 0302 	and.w	r3, r3, #2
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d1ee      	bne.n	8001a3e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001a60:	7dfb      	ldrb	r3, [r7, #23]
 8001a62:	2b01      	cmp	r3, #1
 8001a64:	d105      	bne.n	8001a72 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a66:	4b48      	ldr	r3, [pc, #288]	; (8001b88 <HAL_RCC_OscConfig+0x4f4>)
 8001a68:	69db      	ldr	r3, [r3, #28]
 8001a6a:	4a47      	ldr	r2, [pc, #284]	; (8001b88 <HAL_RCC_OscConfig+0x4f4>)
 8001a6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a70:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	69db      	ldr	r3, [r3, #28]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	f000 8081 	beq.w	8001b7e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a7c:	4b42      	ldr	r3, [pc, #264]	; (8001b88 <HAL_RCC_OscConfig+0x4f4>)
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	f003 030c 	and.w	r3, r3, #12
 8001a84:	2b08      	cmp	r3, #8
 8001a86:	d061      	beq.n	8001b4c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	69db      	ldr	r3, [r3, #28]
 8001a8c:	2b02      	cmp	r3, #2
 8001a8e:	d146      	bne.n	8001b1e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a90:	4b3f      	ldr	r3, [pc, #252]	; (8001b90 <HAL_RCC_OscConfig+0x4fc>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a96:	f7ff fb87 	bl	80011a8 <HAL_GetTick>
 8001a9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a9c:	e008      	b.n	8001ab0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a9e:	f7ff fb83 	bl	80011a8 <HAL_GetTick>
 8001aa2:	4602      	mov	r2, r0
 8001aa4:	693b      	ldr	r3, [r7, #16]
 8001aa6:	1ad3      	subs	r3, r2, r3
 8001aa8:	2b02      	cmp	r3, #2
 8001aaa:	d901      	bls.n	8001ab0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001aac:	2303      	movs	r3, #3
 8001aae:	e067      	b.n	8001b80 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ab0:	4b35      	ldr	r3, [pc, #212]	; (8001b88 <HAL_RCC_OscConfig+0x4f4>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d1f0      	bne.n	8001a9e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6a1b      	ldr	r3, [r3, #32]
 8001ac0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ac4:	d108      	bne.n	8001ad8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001ac6:	4b30      	ldr	r3, [pc, #192]	; (8001b88 <HAL_RCC_OscConfig+0x4f4>)
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	689b      	ldr	r3, [r3, #8]
 8001ad2:	492d      	ldr	r1, [pc, #180]	; (8001b88 <HAL_RCC_OscConfig+0x4f4>)
 8001ad4:	4313      	orrs	r3, r2
 8001ad6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ad8:	4b2b      	ldr	r3, [pc, #172]	; (8001b88 <HAL_RCC_OscConfig+0x4f4>)
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6a19      	ldr	r1, [r3, #32]
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ae8:	430b      	orrs	r3, r1
 8001aea:	4927      	ldr	r1, [pc, #156]	; (8001b88 <HAL_RCC_OscConfig+0x4f4>)
 8001aec:	4313      	orrs	r3, r2
 8001aee:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001af0:	4b27      	ldr	r3, [pc, #156]	; (8001b90 <HAL_RCC_OscConfig+0x4fc>)
 8001af2:	2201      	movs	r2, #1
 8001af4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001af6:	f7ff fb57 	bl	80011a8 <HAL_GetTick>
 8001afa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001afc:	e008      	b.n	8001b10 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001afe:	f7ff fb53 	bl	80011a8 <HAL_GetTick>
 8001b02:	4602      	mov	r2, r0
 8001b04:	693b      	ldr	r3, [r7, #16]
 8001b06:	1ad3      	subs	r3, r2, r3
 8001b08:	2b02      	cmp	r3, #2
 8001b0a:	d901      	bls.n	8001b10 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001b0c:	2303      	movs	r3, #3
 8001b0e:	e037      	b.n	8001b80 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b10:	4b1d      	ldr	r3, [pc, #116]	; (8001b88 <HAL_RCC_OscConfig+0x4f4>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d0f0      	beq.n	8001afe <HAL_RCC_OscConfig+0x46a>
 8001b1c:	e02f      	b.n	8001b7e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b1e:	4b1c      	ldr	r3, [pc, #112]	; (8001b90 <HAL_RCC_OscConfig+0x4fc>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b24:	f7ff fb40 	bl	80011a8 <HAL_GetTick>
 8001b28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b2a:	e008      	b.n	8001b3e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b2c:	f7ff fb3c 	bl	80011a8 <HAL_GetTick>
 8001b30:	4602      	mov	r2, r0
 8001b32:	693b      	ldr	r3, [r7, #16]
 8001b34:	1ad3      	subs	r3, r2, r3
 8001b36:	2b02      	cmp	r3, #2
 8001b38:	d901      	bls.n	8001b3e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001b3a:	2303      	movs	r3, #3
 8001b3c:	e020      	b.n	8001b80 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b3e:	4b12      	ldr	r3, [pc, #72]	; (8001b88 <HAL_RCC_OscConfig+0x4f4>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d1f0      	bne.n	8001b2c <HAL_RCC_OscConfig+0x498>
 8001b4a:	e018      	b.n	8001b7e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	69db      	ldr	r3, [r3, #28]
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d101      	bne.n	8001b58 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001b54:	2301      	movs	r3, #1
 8001b56:	e013      	b.n	8001b80 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b58:	4b0b      	ldr	r3, [pc, #44]	; (8001b88 <HAL_RCC_OscConfig+0x4f4>)
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6a1b      	ldr	r3, [r3, #32]
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	d106      	bne.n	8001b7a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b76:	429a      	cmp	r2, r3
 8001b78:	d001      	beq.n	8001b7e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e000      	b.n	8001b80 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001b7e:	2300      	movs	r3, #0
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	3718      	adds	r7, #24
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	40021000 	.word	0x40021000
 8001b8c:	40007000 	.word	0x40007000
 8001b90:	42420060 	.word	0x42420060

08001b94 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b084      	sub	sp, #16
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
 8001b9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d101      	bne.n	8001ba8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	e0d0      	b.n	8001d4a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ba8:	4b6a      	ldr	r3, [pc, #424]	; (8001d54 <HAL_RCC_ClockConfig+0x1c0>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f003 0307 	and.w	r3, r3, #7
 8001bb0:	683a      	ldr	r2, [r7, #0]
 8001bb2:	429a      	cmp	r2, r3
 8001bb4:	d910      	bls.n	8001bd8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bb6:	4b67      	ldr	r3, [pc, #412]	; (8001d54 <HAL_RCC_ClockConfig+0x1c0>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f023 0207 	bic.w	r2, r3, #7
 8001bbe:	4965      	ldr	r1, [pc, #404]	; (8001d54 <HAL_RCC_ClockConfig+0x1c0>)
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bc6:	4b63      	ldr	r3, [pc, #396]	; (8001d54 <HAL_RCC_ClockConfig+0x1c0>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f003 0307 	and.w	r3, r3, #7
 8001bce:	683a      	ldr	r2, [r7, #0]
 8001bd0:	429a      	cmp	r2, r3
 8001bd2:	d001      	beq.n	8001bd8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	e0b8      	b.n	8001d4a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f003 0302 	and.w	r3, r3, #2
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d020      	beq.n	8001c26 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f003 0304 	and.w	r3, r3, #4
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d005      	beq.n	8001bfc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001bf0:	4b59      	ldr	r3, [pc, #356]	; (8001d58 <HAL_RCC_ClockConfig+0x1c4>)
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	4a58      	ldr	r2, [pc, #352]	; (8001d58 <HAL_RCC_ClockConfig+0x1c4>)
 8001bf6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001bfa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f003 0308 	and.w	r3, r3, #8
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d005      	beq.n	8001c14 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c08:	4b53      	ldr	r3, [pc, #332]	; (8001d58 <HAL_RCC_ClockConfig+0x1c4>)
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	4a52      	ldr	r2, [pc, #328]	; (8001d58 <HAL_RCC_ClockConfig+0x1c4>)
 8001c0e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001c12:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c14:	4b50      	ldr	r3, [pc, #320]	; (8001d58 <HAL_RCC_ClockConfig+0x1c4>)
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	689b      	ldr	r3, [r3, #8]
 8001c20:	494d      	ldr	r1, [pc, #308]	; (8001d58 <HAL_RCC_ClockConfig+0x1c4>)
 8001c22:	4313      	orrs	r3, r2
 8001c24:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f003 0301 	and.w	r3, r3, #1
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d040      	beq.n	8001cb4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	2b01      	cmp	r3, #1
 8001c38:	d107      	bne.n	8001c4a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c3a:	4b47      	ldr	r3, [pc, #284]	; (8001d58 <HAL_RCC_ClockConfig+0x1c4>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d115      	bne.n	8001c72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c46:	2301      	movs	r3, #1
 8001c48:	e07f      	b.n	8001d4a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	2b02      	cmp	r3, #2
 8001c50:	d107      	bne.n	8001c62 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c52:	4b41      	ldr	r3, [pc, #260]	; (8001d58 <HAL_RCC_ClockConfig+0x1c4>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d109      	bne.n	8001c72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	e073      	b.n	8001d4a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c62:	4b3d      	ldr	r3, [pc, #244]	; (8001d58 <HAL_RCC_ClockConfig+0x1c4>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f003 0302 	and.w	r3, r3, #2
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d101      	bne.n	8001c72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	e06b      	b.n	8001d4a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c72:	4b39      	ldr	r3, [pc, #228]	; (8001d58 <HAL_RCC_ClockConfig+0x1c4>)
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	f023 0203 	bic.w	r2, r3, #3
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	4936      	ldr	r1, [pc, #216]	; (8001d58 <HAL_RCC_ClockConfig+0x1c4>)
 8001c80:	4313      	orrs	r3, r2
 8001c82:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c84:	f7ff fa90 	bl	80011a8 <HAL_GetTick>
 8001c88:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c8a:	e00a      	b.n	8001ca2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c8c:	f7ff fa8c 	bl	80011a8 <HAL_GetTick>
 8001c90:	4602      	mov	r2, r0
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	1ad3      	subs	r3, r2, r3
 8001c96:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d901      	bls.n	8001ca2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	e053      	b.n	8001d4a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ca2:	4b2d      	ldr	r3, [pc, #180]	; (8001d58 <HAL_RCC_ClockConfig+0x1c4>)
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	f003 020c 	and.w	r2, r3, #12
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	009b      	lsls	r3, r3, #2
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	d1eb      	bne.n	8001c8c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001cb4:	4b27      	ldr	r3, [pc, #156]	; (8001d54 <HAL_RCC_ClockConfig+0x1c0>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f003 0307 	and.w	r3, r3, #7
 8001cbc:	683a      	ldr	r2, [r7, #0]
 8001cbe:	429a      	cmp	r2, r3
 8001cc0:	d210      	bcs.n	8001ce4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cc2:	4b24      	ldr	r3, [pc, #144]	; (8001d54 <HAL_RCC_ClockConfig+0x1c0>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f023 0207 	bic.w	r2, r3, #7
 8001cca:	4922      	ldr	r1, [pc, #136]	; (8001d54 <HAL_RCC_ClockConfig+0x1c0>)
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	4313      	orrs	r3, r2
 8001cd0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cd2:	4b20      	ldr	r3, [pc, #128]	; (8001d54 <HAL_RCC_ClockConfig+0x1c0>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f003 0307 	and.w	r3, r3, #7
 8001cda:	683a      	ldr	r2, [r7, #0]
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	d001      	beq.n	8001ce4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	e032      	b.n	8001d4a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f003 0304 	and.w	r3, r3, #4
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d008      	beq.n	8001d02 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001cf0:	4b19      	ldr	r3, [pc, #100]	; (8001d58 <HAL_RCC_ClockConfig+0x1c4>)
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	68db      	ldr	r3, [r3, #12]
 8001cfc:	4916      	ldr	r1, [pc, #88]	; (8001d58 <HAL_RCC_ClockConfig+0x1c4>)
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f003 0308 	and.w	r3, r3, #8
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d009      	beq.n	8001d22 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001d0e:	4b12      	ldr	r3, [pc, #72]	; (8001d58 <HAL_RCC_ClockConfig+0x1c4>)
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	691b      	ldr	r3, [r3, #16]
 8001d1a:	00db      	lsls	r3, r3, #3
 8001d1c:	490e      	ldr	r1, [pc, #56]	; (8001d58 <HAL_RCC_ClockConfig+0x1c4>)
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001d22:	f000 f821 	bl	8001d68 <HAL_RCC_GetSysClockFreq>
 8001d26:	4601      	mov	r1, r0
 8001d28:	4b0b      	ldr	r3, [pc, #44]	; (8001d58 <HAL_RCC_ClockConfig+0x1c4>)
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	091b      	lsrs	r3, r3, #4
 8001d2e:	f003 030f 	and.w	r3, r3, #15
 8001d32:	4a0a      	ldr	r2, [pc, #40]	; (8001d5c <HAL_RCC_ClockConfig+0x1c8>)
 8001d34:	5cd3      	ldrb	r3, [r2, r3]
 8001d36:	fa21 f303 	lsr.w	r3, r1, r3
 8001d3a:	4a09      	ldr	r2, [pc, #36]	; (8001d60 <HAL_RCC_ClockConfig+0x1cc>)
 8001d3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001d3e:	4b09      	ldr	r3, [pc, #36]	; (8001d64 <HAL_RCC_ClockConfig+0x1d0>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4618      	mov	r0, r3
 8001d44:	f7ff f964 	bl	8001010 <HAL_InitTick>

  return HAL_OK;
 8001d48:	2300      	movs	r3, #0
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	3710      	adds	r7, #16
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	40022000 	.word	0x40022000
 8001d58:	40021000 	.word	0x40021000
 8001d5c:	08005a3c 	.word	0x08005a3c
 8001d60:	20000004 	.word	0x20000004
 8001d64:	20000008 	.word	0x20000008

08001d68 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d68:	b490      	push	{r4, r7}
 8001d6a:	b08a      	sub	sp, #40	; 0x28
 8001d6c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001d6e:	4b2a      	ldr	r3, [pc, #168]	; (8001e18 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001d70:	1d3c      	adds	r4, r7, #4
 8001d72:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001d74:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001d78:	4b28      	ldr	r3, [pc, #160]	; (8001e1c <HAL_RCC_GetSysClockFreq+0xb4>)
 8001d7a:	881b      	ldrh	r3, [r3, #0]
 8001d7c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	61fb      	str	r3, [r7, #28]
 8001d82:	2300      	movs	r3, #0
 8001d84:	61bb      	str	r3, [r7, #24]
 8001d86:	2300      	movs	r3, #0
 8001d88:	627b      	str	r3, [r7, #36]	; 0x24
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001d92:	4b23      	ldr	r3, [pc, #140]	; (8001e20 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001d98:	69fb      	ldr	r3, [r7, #28]
 8001d9a:	f003 030c 	and.w	r3, r3, #12
 8001d9e:	2b04      	cmp	r3, #4
 8001da0:	d002      	beq.n	8001da8 <HAL_RCC_GetSysClockFreq+0x40>
 8001da2:	2b08      	cmp	r3, #8
 8001da4:	d003      	beq.n	8001dae <HAL_RCC_GetSysClockFreq+0x46>
 8001da6:	e02d      	b.n	8001e04 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001da8:	4b1e      	ldr	r3, [pc, #120]	; (8001e24 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001daa:	623b      	str	r3, [r7, #32]
      break;
 8001dac:	e02d      	b.n	8001e0a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001dae:	69fb      	ldr	r3, [r7, #28]
 8001db0:	0c9b      	lsrs	r3, r3, #18
 8001db2:	f003 030f 	and.w	r3, r3, #15
 8001db6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001dba:	4413      	add	r3, r2
 8001dbc:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001dc0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001dc2:	69fb      	ldr	r3, [r7, #28]
 8001dc4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d013      	beq.n	8001df4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001dcc:	4b14      	ldr	r3, [pc, #80]	; (8001e20 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	0c5b      	lsrs	r3, r3, #17
 8001dd2:	f003 0301 	and.w	r3, r3, #1
 8001dd6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001dda:	4413      	add	r3, r2
 8001ddc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001de0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001de2:	697b      	ldr	r3, [r7, #20]
 8001de4:	4a0f      	ldr	r2, [pc, #60]	; (8001e24 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001de6:	fb02 f203 	mul.w	r2, r2, r3
 8001dea:	69bb      	ldr	r3, [r7, #24]
 8001dec:	fbb2 f3f3 	udiv	r3, r2, r3
 8001df0:	627b      	str	r3, [r7, #36]	; 0x24
 8001df2:	e004      	b.n	8001dfe <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	4a0c      	ldr	r2, [pc, #48]	; (8001e28 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001df8:	fb02 f303 	mul.w	r3, r2, r3
 8001dfc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e00:	623b      	str	r3, [r7, #32]
      break;
 8001e02:	e002      	b.n	8001e0a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001e04:	4b07      	ldr	r3, [pc, #28]	; (8001e24 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001e06:	623b      	str	r3, [r7, #32]
      break;
 8001e08:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e0a:	6a3b      	ldr	r3, [r7, #32]
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	3728      	adds	r7, #40	; 0x28
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bc90      	pop	{r4, r7}
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	08005974 	.word	0x08005974
 8001e1c:	08005984 	.word	0x08005984
 8001e20:	40021000 	.word	0x40021000
 8001e24:	007a1200 	.word	0x007a1200
 8001e28:	003d0900 	.word	0x003d0900

08001e2c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e30:	4b02      	ldr	r3, [pc, #8]	; (8001e3c <HAL_RCC_GetHCLKFreq+0x10>)
 8001e32:	681b      	ldr	r3, [r3, #0]
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bc80      	pop	{r7}
 8001e3a:	4770      	bx	lr
 8001e3c:	20000004 	.word	0x20000004

08001e40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001e44:	f7ff fff2 	bl	8001e2c <HAL_RCC_GetHCLKFreq>
 8001e48:	4601      	mov	r1, r0
 8001e4a:	4b05      	ldr	r3, [pc, #20]	; (8001e60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	0a1b      	lsrs	r3, r3, #8
 8001e50:	f003 0307 	and.w	r3, r3, #7
 8001e54:	4a03      	ldr	r2, [pc, #12]	; (8001e64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e56:	5cd3      	ldrb	r3, [r2, r3]
 8001e58:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	40021000 	.word	0x40021000
 8001e64:	08005a4c 	.word	0x08005a4c

08001e68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001e6c:	f7ff ffde 	bl	8001e2c <HAL_RCC_GetHCLKFreq>
 8001e70:	4601      	mov	r1, r0
 8001e72:	4b05      	ldr	r3, [pc, #20]	; (8001e88 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	0adb      	lsrs	r3, r3, #11
 8001e78:	f003 0307 	and.w	r3, r3, #7
 8001e7c:	4a03      	ldr	r2, [pc, #12]	; (8001e8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e7e:	5cd3      	ldrb	r3, [r2, r3]
 8001e80:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	40021000 	.word	0x40021000
 8001e8c:	08005a4c 	.word	0x08005a4c

08001e90 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b083      	sub	sp, #12
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
 8001e98:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	220f      	movs	r2, #15
 8001e9e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001ea0:	4b11      	ldr	r3, [pc, #68]	; (8001ee8 <HAL_RCC_GetClockConfig+0x58>)
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	f003 0203 	and.w	r2, r3, #3
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001eac:	4b0e      	ldr	r3, [pc, #56]	; (8001ee8 <HAL_RCC_GetClockConfig+0x58>)
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001eb8:	4b0b      	ldr	r3, [pc, #44]	; (8001ee8 <HAL_RCC_GetClockConfig+0x58>)
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001ec4:	4b08      	ldr	r3, [pc, #32]	; (8001ee8 <HAL_RCC_GetClockConfig+0x58>)
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	08db      	lsrs	r3, r3, #3
 8001eca:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001ed2:	4b06      	ldr	r3, [pc, #24]	; (8001eec <HAL_RCC_GetClockConfig+0x5c>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f003 0207 	and.w	r2, r3, #7
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8001ede:	bf00      	nop
 8001ee0:	370c      	adds	r7, #12
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bc80      	pop	{r7}
 8001ee6:	4770      	bx	lr
 8001ee8:	40021000 	.word	0x40021000
 8001eec:	40022000 	.word	0x40022000

08001ef0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b085      	sub	sp, #20
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001ef8:	4b0a      	ldr	r3, [pc, #40]	; (8001f24 <RCC_Delay+0x34>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a0a      	ldr	r2, [pc, #40]	; (8001f28 <RCC_Delay+0x38>)
 8001efe:	fba2 2303 	umull	r2, r3, r2, r3
 8001f02:	0a5b      	lsrs	r3, r3, #9
 8001f04:	687a      	ldr	r2, [r7, #4]
 8001f06:	fb02 f303 	mul.w	r3, r2, r3
 8001f0a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001f0c:	bf00      	nop
  }
  while (Delay --);
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	1e5a      	subs	r2, r3, #1
 8001f12:	60fa      	str	r2, [r7, #12]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d1f9      	bne.n	8001f0c <RCC_Delay+0x1c>
}
 8001f18:	bf00      	nop
 8001f1a:	3714      	adds	r7, #20
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bc80      	pop	{r7}
 8001f20:	4770      	bx	lr
 8001f22:	bf00      	nop
 8001f24:	20000004 	.word	0x20000004
 8001f28:	10624dd3 	.word	0x10624dd3

08001f2c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d101      	bne.n	8001f3e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e041      	b.n	8001fc2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d106      	bne.n	8001f58 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f52:	6878      	ldr	r0, [r7, #4]
 8001f54:	f000 f839 	bl	8001fca <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2202      	movs	r2, #2
 8001f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681a      	ldr	r2, [r3, #0]
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	3304      	adds	r3, #4
 8001f68:	4619      	mov	r1, r3
 8001f6a:	4610      	mov	r0, r2
 8001f6c:	f000 f9b4 	bl	80022d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2201      	movs	r2, #1
 8001f74:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2201      	movs	r2, #1
 8001f84:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2201      	movs	r2, #1
 8001f94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2201      	movs	r2, #1
 8001fac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2201      	movs	r2, #1
 8001fbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001fc0:	2300      	movs	r3, #0
}
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	3708      	adds	r7, #8
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}

08001fca <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001fca:	b480      	push	{r7}
 8001fcc:	b083      	sub	sp, #12
 8001fce:	af00      	add	r7, sp, #0
 8001fd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001fd2:	bf00      	nop
 8001fd4:	370c      	adds	r7, #12
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bc80      	pop	{r7}
 8001fda:	4770      	bx	lr

08001fdc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b085      	sub	sp, #20
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fea:	b2db      	uxtb	r3, r3
 8001fec:	2b01      	cmp	r3, #1
 8001fee:	d001      	beq.n	8001ff4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	e03a      	b.n	800206a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2202      	movs	r2, #2
 8001ff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	68da      	ldr	r2, [r3, #12]
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f042 0201 	orr.w	r2, r2, #1
 800200a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a18      	ldr	r2, [pc, #96]	; (8002074 <HAL_TIM_Base_Start_IT+0x98>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d00e      	beq.n	8002034 <HAL_TIM_Base_Start_IT+0x58>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800201e:	d009      	beq.n	8002034 <HAL_TIM_Base_Start_IT+0x58>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a14      	ldr	r2, [pc, #80]	; (8002078 <HAL_TIM_Base_Start_IT+0x9c>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d004      	beq.n	8002034 <HAL_TIM_Base_Start_IT+0x58>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4a13      	ldr	r2, [pc, #76]	; (800207c <HAL_TIM_Base_Start_IT+0xa0>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d111      	bne.n	8002058 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	689b      	ldr	r3, [r3, #8]
 800203a:	f003 0307 	and.w	r3, r3, #7
 800203e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	2b06      	cmp	r3, #6
 8002044:	d010      	beq.n	8002068 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f042 0201 	orr.w	r2, r2, #1
 8002054:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002056:	e007      	b.n	8002068 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	681a      	ldr	r2, [r3, #0]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f042 0201 	orr.w	r2, r2, #1
 8002066:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002068:	2300      	movs	r3, #0
}
 800206a:	4618      	mov	r0, r3
 800206c:	3714      	adds	r7, #20
 800206e:	46bd      	mov	sp, r7
 8002070:	bc80      	pop	{r7}
 8002072:	4770      	bx	lr
 8002074:	40012c00 	.word	0x40012c00
 8002078:	40000400 	.word	0x40000400
 800207c:	40000800 	.word	0x40000800

08002080 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b082      	sub	sp, #8
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	691b      	ldr	r3, [r3, #16]
 800208e:	f003 0302 	and.w	r3, r3, #2
 8002092:	2b02      	cmp	r3, #2
 8002094:	d122      	bne.n	80020dc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	68db      	ldr	r3, [r3, #12]
 800209c:	f003 0302 	and.w	r3, r3, #2
 80020a0:	2b02      	cmp	r3, #2
 80020a2:	d11b      	bne.n	80020dc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f06f 0202 	mvn.w	r2, #2
 80020ac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2201      	movs	r2, #1
 80020b2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	699b      	ldr	r3, [r3, #24]
 80020ba:	f003 0303 	and.w	r3, r3, #3
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d003      	beq.n	80020ca <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80020c2:	6878      	ldr	r0, [r7, #4]
 80020c4:	f000 f8ed 	bl	80022a2 <HAL_TIM_IC_CaptureCallback>
 80020c8:	e005      	b.n	80020d6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80020ca:	6878      	ldr	r0, [r7, #4]
 80020cc:	f000 f8e0 	bl	8002290 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020d0:	6878      	ldr	r0, [r7, #4]
 80020d2:	f000 f8ef 	bl	80022b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2200      	movs	r2, #0
 80020da:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	691b      	ldr	r3, [r3, #16]
 80020e2:	f003 0304 	and.w	r3, r3, #4
 80020e6:	2b04      	cmp	r3, #4
 80020e8:	d122      	bne.n	8002130 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	68db      	ldr	r3, [r3, #12]
 80020f0:	f003 0304 	and.w	r3, r3, #4
 80020f4:	2b04      	cmp	r3, #4
 80020f6:	d11b      	bne.n	8002130 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f06f 0204 	mvn.w	r2, #4
 8002100:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2202      	movs	r2, #2
 8002106:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	699b      	ldr	r3, [r3, #24]
 800210e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002112:	2b00      	cmp	r3, #0
 8002114:	d003      	beq.n	800211e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002116:	6878      	ldr	r0, [r7, #4]
 8002118:	f000 f8c3 	bl	80022a2 <HAL_TIM_IC_CaptureCallback>
 800211c:	e005      	b.n	800212a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800211e:	6878      	ldr	r0, [r7, #4]
 8002120:	f000 f8b6 	bl	8002290 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002124:	6878      	ldr	r0, [r7, #4]
 8002126:	f000 f8c5 	bl	80022b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2200      	movs	r2, #0
 800212e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	691b      	ldr	r3, [r3, #16]
 8002136:	f003 0308 	and.w	r3, r3, #8
 800213a:	2b08      	cmp	r3, #8
 800213c:	d122      	bne.n	8002184 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	68db      	ldr	r3, [r3, #12]
 8002144:	f003 0308 	and.w	r3, r3, #8
 8002148:	2b08      	cmp	r3, #8
 800214a:	d11b      	bne.n	8002184 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f06f 0208 	mvn.w	r2, #8
 8002154:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2204      	movs	r2, #4
 800215a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	69db      	ldr	r3, [r3, #28]
 8002162:	f003 0303 	and.w	r3, r3, #3
 8002166:	2b00      	cmp	r3, #0
 8002168:	d003      	beq.n	8002172 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800216a:	6878      	ldr	r0, [r7, #4]
 800216c:	f000 f899 	bl	80022a2 <HAL_TIM_IC_CaptureCallback>
 8002170:	e005      	b.n	800217e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002172:	6878      	ldr	r0, [r7, #4]
 8002174:	f000 f88c 	bl	8002290 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002178:	6878      	ldr	r0, [r7, #4]
 800217a:	f000 f89b 	bl	80022b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2200      	movs	r2, #0
 8002182:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	691b      	ldr	r3, [r3, #16]
 800218a:	f003 0310 	and.w	r3, r3, #16
 800218e:	2b10      	cmp	r3, #16
 8002190:	d122      	bne.n	80021d8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	68db      	ldr	r3, [r3, #12]
 8002198:	f003 0310 	and.w	r3, r3, #16
 800219c:	2b10      	cmp	r3, #16
 800219e:	d11b      	bne.n	80021d8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f06f 0210 	mvn.w	r2, #16
 80021a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2208      	movs	r2, #8
 80021ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	69db      	ldr	r3, [r3, #28]
 80021b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d003      	beq.n	80021c6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021be:	6878      	ldr	r0, [r7, #4]
 80021c0:	f000 f86f 	bl	80022a2 <HAL_TIM_IC_CaptureCallback>
 80021c4:	e005      	b.n	80021d2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021c6:	6878      	ldr	r0, [r7, #4]
 80021c8:	f000 f862 	bl	8002290 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021cc:	6878      	ldr	r0, [r7, #4]
 80021ce:	f000 f871 	bl	80022b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2200      	movs	r2, #0
 80021d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	691b      	ldr	r3, [r3, #16]
 80021de:	f003 0301 	and.w	r3, r3, #1
 80021e2:	2b01      	cmp	r3, #1
 80021e4:	d10e      	bne.n	8002204 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	68db      	ldr	r3, [r3, #12]
 80021ec:	f003 0301 	and.w	r3, r3, #1
 80021f0:	2b01      	cmp	r3, #1
 80021f2:	d107      	bne.n	8002204 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f06f 0201 	mvn.w	r2, #1
 80021fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80021fe:	6878      	ldr	r0, [r7, #4]
 8002200:	f7fe fe36 	bl	8000e70 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	691b      	ldr	r3, [r3, #16]
 800220a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800220e:	2b80      	cmp	r3, #128	; 0x80
 8002210:	d10e      	bne.n	8002230 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	68db      	ldr	r3, [r3, #12]
 8002218:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800221c:	2b80      	cmp	r3, #128	; 0x80
 800221e:	d107      	bne.n	8002230 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002228:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	f000 f8bf 	bl	80023ae <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	691b      	ldr	r3, [r3, #16]
 8002236:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800223a:	2b40      	cmp	r3, #64	; 0x40
 800223c:	d10e      	bne.n	800225c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	68db      	ldr	r3, [r3, #12]
 8002244:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002248:	2b40      	cmp	r3, #64	; 0x40
 800224a:	d107      	bne.n	800225c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002254:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002256:	6878      	ldr	r0, [r7, #4]
 8002258:	f000 f835 	bl	80022c6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	691b      	ldr	r3, [r3, #16]
 8002262:	f003 0320 	and.w	r3, r3, #32
 8002266:	2b20      	cmp	r3, #32
 8002268:	d10e      	bne.n	8002288 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	f003 0320 	and.w	r3, r3, #32
 8002274:	2b20      	cmp	r3, #32
 8002276:	d107      	bne.n	8002288 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f06f 0220 	mvn.w	r2, #32
 8002280:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002282:	6878      	ldr	r0, [r7, #4]
 8002284:	f000 f88a 	bl	800239c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002288:	bf00      	nop
 800228a:	3708      	adds	r7, #8
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}

08002290 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002290:	b480      	push	{r7}
 8002292:	b083      	sub	sp, #12
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002298:	bf00      	nop
 800229a:	370c      	adds	r7, #12
 800229c:	46bd      	mov	sp, r7
 800229e:	bc80      	pop	{r7}
 80022a0:	4770      	bx	lr

080022a2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80022a2:	b480      	push	{r7}
 80022a4:	b083      	sub	sp, #12
 80022a6:	af00      	add	r7, sp, #0
 80022a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80022aa:	bf00      	nop
 80022ac:	370c      	adds	r7, #12
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bc80      	pop	{r7}
 80022b2:	4770      	bx	lr

080022b4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b083      	sub	sp, #12
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80022bc:	bf00      	nop
 80022be:	370c      	adds	r7, #12
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bc80      	pop	{r7}
 80022c4:	4770      	bx	lr

080022c6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80022c6:	b480      	push	{r7}
 80022c8:	b083      	sub	sp, #12
 80022ca:	af00      	add	r7, sp, #0
 80022cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80022ce:	bf00      	nop
 80022d0:	370c      	adds	r7, #12
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bc80      	pop	{r7}
 80022d6:	4770      	bx	lr

080022d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80022d8:	b480      	push	{r7}
 80022da:	b085      	sub	sp, #20
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
 80022e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	4a29      	ldr	r2, [pc, #164]	; (8002390 <TIM_Base_SetConfig+0xb8>)
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d00b      	beq.n	8002308 <TIM_Base_SetConfig+0x30>
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022f6:	d007      	beq.n	8002308 <TIM_Base_SetConfig+0x30>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	4a26      	ldr	r2, [pc, #152]	; (8002394 <TIM_Base_SetConfig+0xbc>)
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d003      	beq.n	8002308 <TIM_Base_SetConfig+0x30>
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	4a25      	ldr	r2, [pc, #148]	; (8002398 <TIM_Base_SetConfig+0xc0>)
 8002304:	4293      	cmp	r3, r2
 8002306:	d108      	bne.n	800231a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800230e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	68fa      	ldr	r2, [r7, #12]
 8002316:	4313      	orrs	r3, r2
 8002318:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	4a1c      	ldr	r2, [pc, #112]	; (8002390 <TIM_Base_SetConfig+0xb8>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d00b      	beq.n	800233a <TIM_Base_SetConfig+0x62>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002328:	d007      	beq.n	800233a <TIM_Base_SetConfig+0x62>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	4a19      	ldr	r2, [pc, #100]	; (8002394 <TIM_Base_SetConfig+0xbc>)
 800232e:	4293      	cmp	r3, r2
 8002330:	d003      	beq.n	800233a <TIM_Base_SetConfig+0x62>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	4a18      	ldr	r2, [pc, #96]	; (8002398 <TIM_Base_SetConfig+0xc0>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d108      	bne.n	800234c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002340:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	68db      	ldr	r3, [r3, #12]
 8002346:	68fa      	ldr	r2, [r7, #12]
 8002348:	4313      	orrs	r3, r2
 800234a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	695b      	ldr	r3, [r3, #20]
 8002356:	4313      	orrs	r3, r2
 8002358:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	68fa      	ldr	r2, [r7, #12]
 800235e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	689a      	ldr	r2, [r3, #8]
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	4a07      	ldr	r2, [pc, #28]	; (8002390 <TIM_Base_SetConfig+0xb8>)
 8002374:	4293      	cmp	r3, r2
 8002376:	d103      	bne.n	8002380 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	691a      	ldr	r2, [r3, #16]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2201      	movs	r2, #1
 8002384:	615a      	str	r2, [r3, #20]
}
 8002386:	bf00      	nop
 8002388:	3714      	adds	r7, #20
 800238a:	46bd      	mov	sp, r7
 800238c:	bc80      	pop	{r7}
 800238e:	4770      	bx	lr
 8002390:	40012c00 	.word	0x40012c00
 8002394:	40000400 	.word	0x40000400
 8002398:	40000800 	.word	0x40000800

0800239c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800239c:	b480      	push	{r7}
 800239e:	b083      	sub	sp, #12
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80023a4:	bf00      	nop
 80023a6:	370c      	adds	r7, #12
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bc80      	pop	{r7}
 80023ac:	4770      	bx	lr

080023ae <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80023ae:	b480      	push	{r7}
 80023b0:	b083      	sub	sp, #12
 80023b2:	af00      	add	r7, sp, #0
 80023b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80023b6:	bf00      	nop
 80023b8:	370c      	adds	r7, #12
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bc80      	pop	{r7}
 80023be:	4770      	bx	lr

080023c0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d101      	bne.n	80023d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	e03f      	b.n	8002452 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80023d8:	b2db      	uxtb	r3, r3
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d106      	bne.n	80023ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2200      	movs	r2, #0
 80023e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80023e6:	6878      	ldr	r0, [r7, #4]
 80023e8:	f7fe fd8c 	bl	8000f04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2224      	movs	r2, #36	; 0x24
 80023f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	68da      	ldr	r2, [r3, #12]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002402:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002404:	6878      	ldr	r0, [r7, #4]
 8002406:	f000 f9a3 	bl	8002750 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	691a      	ldr	r2, [r3, #16]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002418:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	695a      	ldr	r2, [r3, #20]
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002428:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	68da      	ldr	r2, [r3, #12]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002438:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2200      	movs	r2, #0
 800243e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2220      	movs	r2, #32
 8002444:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2220      	movs	r2, #32
 800244c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002450:	2300      	movs	r3, #0
}
 8002452:	4618      	mov	r0, r3
 8002454:	3708      	adds	r7, #8
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}

0800245a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800245a:	b580      	push	{r7, lr}
 800245c:	b08a      	sub	sp, #40	; 0x28
 800245e:	af02      	add	r7, sp, #8
 8002460:	60f8      	str	r0, [r7, #12]
 8002462:	60b9      	str	r1, [r7, #8]
 8002464:	603b      	str	r3, [r7, #0]
 8002466:	4613      	mov	r3, r2
 8002468:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800246a:	2300      	movs	r3, #0
 800246c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002474:	b2db      	uxtb	r3, r3
 8002476:	2b20      	cmp	r3, #32
 8002478:	d17c      	bne.n	8002574 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800247a:	68bb      	ldr	r3, [r7, #8]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d002      	beq.n	8002486 <HAL_UART_Transmit+0x2c>
 8002480:	88fb      	ldrh	r3, [r7, #6]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d101      	bne.n	800248a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	e075      	b.n	8002576 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002490:	2b01      	cmp	r3, #1
 8002492:	d101      	bne.n	8002498 <HAL_UART_Transmit+0x3e>
 8002494:	2302      	movs	r3, #2
 8002496:	e06e      	b.n	8002576 <HAL_UART_Transmit+0x11c>
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	2201      	movs	r2, #1
 800249c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	2200      	movs	r2, #0
 80024a4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	2221      	movs	r2, #33	; 0x21
 80024aa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80024ae:	f7fe fe7b 	bl	80011a8 <HAL_GetTick>
 80024b2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	88fa      	ldrh	r2, [r7, #6]
 80024b8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	88fa      	ldrh	r2, [r7, #6]
 80024be:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024c8:	d108      	bne.n	80024dc <HAL_UART_Transmit+0x82>
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	691b      	ldr	r3, [r3, #16]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d104      	bne.n	80024dc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80024d2:	2300      	movs	r3, #0
 80024d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80024d6:	68bb      	ldr	r3, [r7, #8]
 80024d8:	61bb      	str	r3, [r7, #24]
 80024da:	e003      	b.n	80024e4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80024e0:	2300      	movs	r3, #0
 80024e2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	2200      	movs	r2, #0
 80024e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80024ec:	e02a      	b.n	8002544 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	9300      	str	r3, [sp, #0]
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	2200      	movs	r2, #0
 80024f6:	2180      	movs	r1, #128	; 0x80
 80024f8:	68f8      	ldr	r0, [r7, #12]
 80024fa:	f000 f8df 	bl	80026bc <UART_WaitOnFlagUntilTimeout>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	d001      	beq.n	8002508 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002504:	2303      	movs	r3, #3
 8002506:	e036      	b.n	8002576 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002508:	69fb      	ldr	r3, [r7, #28]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d10b      	bne.n	8002526 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800250e:	69bb      	ldr	r3, [r7, #24]
 8002510:	881b      	ldrh	r3, [r3, #0]
 8002512:	461a      	mov	r2, r3
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800251c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800251e:	69bb      	ldr	r3, [r7, #24]
 8002520:	3302      	adds	r3, #2
 8002522:	61bb      	str	r3, [r7, #24]
 8002524:	e007      	b.n	8002536 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002526:	69fb      	ldr	r3, [r7, #28]
 8002528:	781a      	ldrb	r2, [r3, #0]
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002530:	69fb      	ldr	r3, [r7, #28]
 8002532:	3301      	adds	r3, #1
 8002534:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800253a:	b29b      	uxth	r3, r3
 800253c:	3b01      	subs	r3, #1
 800253e:	b29a      	uxth	r2, r3
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002548:	b29b      	uxth	r3, r3
 800254a:	2b00      	cmp	r3, #0
 800254c:	d1cf      	bne.n	80024ee <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	9300      	str	r3, [sp, #0]
 8002552:	697b      	ldr	r3, [r7, #20]
 8002554:	2200      	movs	r2, #0
 8002556:	2140      	movs	r1, #64	; 0x40
 8002558:	68f8      	ldr	r0, [r7, #12]
 800255a:	f000 f8af 	bl	80026bc <UART_WaitOnFlagUntilTimeout>
 800255e:	4603      	mov	r3, r0
 8002560:	2b00      	cmp	r3, #0
 8002562:	d001      	beq.n	8002568 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002564:	2303      	movs	r3, #3
 8002566:	e006      	b.n	8002576 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	2220      	movs	r2, #32
 800256c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8002570:	2300      	movs	r3, #0
 8002572:	e000      	b.n	8002576 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002574:	2302      	movs	r3, #2
  }
}
 8002576:	4618      	mov	r0, r3
 8002578:	3720      	adds	r7, #32
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}

0800257e <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800257e:	b580      	push	{r7, lr}
 8002580:	b08a      	sub	sp, #40	; 0x28
 8002582:	af02      	add	r7, sp, #8
 8002584:	60f8      	str	r0, [r7, #12]
 8002586:	60b9      	str	r1, [r7, #8]
 8002588:	603b      	str	r3, [r7, #0]
 800258a:	4613      	mov	r3, r2
 800258c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800258e:	2300      	movs	r3, #0
 8002590:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002598:	b2db      	uxtb	r3, r3
 800259a:	2b20      	cmp	r3, #32
 800259c:	f040 8089 	bne.w	80026b2 <HAL_UART_Receive+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d002      	beq.n	80025ac <HAL_UART_Receive+0x2e>
 80025a6:	88fb      	ldrh	r3, [r7, #6]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d101      	bne.n	80025b0 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	e081      	b.n	80026b4 <HAL_UART_Receive+0x136>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80025b6:	2b01      	cmp	r3, #1
 80025b8:	d101      	bne.n	80025be <HAL_UART_Receive+0x40>
 80025ba:	2302      	movs	r3, #2
 80025bc:	e07a      	b.n	80026b4 <HAL_UART_Receive+0x136>
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	2201      	movs	r2, #1
 80025c2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	2200      	movs	r2, #0
 80025ca:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	2222      	movs	r2, #34	; 0x22
 80025d0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80025d4:	f7fe fde8 	bl	80011a8 <HAL_GetTick>
 80025d8:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	88fa      	ldrh	r2, [r7, #6]
 80025de:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	88fa      	ldrh	r2, [r7, #6]
 80025e4:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	689b      	ldr	r3, [r3, #8]
 80025ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80025ee:	d108      	bne.n	8002602 <HAL_UART_Receive+0x84>
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	691b      	ldr	r3, [r3, #16]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d104      	bne.n	8002602 <HAL_UART_Receive+0x84>
    {
      pdata8bits  = NULL;
 80025f8:	2300      	movs	r3, #0
 80025fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	61bb      	str	r3, [r7, #24]
 8002600:	e003      	b.n	800260a <HAL_UART_Receive+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8002602:	68bb      	ldr	r3, [r7, #8]
 8002604:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002606:	2300      	movs	r3, #0
 8002608:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	2200      	movs	r2, #0
 800260e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002612:	e043      	b.n	800269c <HAL_UART_Receive+0x11e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	9300      	str	r3, [sp, #0]
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	2200      	movs	r2, #0
 800261c:	2120      	movs	r1, #32
 800261e:	68f8      	ldr	r0, [r7, #12]
 8002620:	f000 f84c 	bl	80026bc <UART_WaitOnFlagUntilTimeout>
 8002624:	4603      	mov	r3, r0
 8002626:	2b00      	cmp	r3, #0
 8002628:	d001      	beq.n	800262e <HAL_UART_Receive+0xb0>
      {
        return HAL_TIMEOUT;
 800262a:	2303      	movs	r3, #3
 800262c:	e042      	b.n	80026b4 <HAL_UART_Receive+0x136>
      }
      if (pdata8bits == NULL)
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d10c      	bne.n	800264e <HAL_UART_Receive+0xd0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	b29b      	uxth	r3, r3
 800263c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002640:	b29a      	uxth	r2, r3
 8002642:	69bb      	ldr	r3, [r7, #24]
 8002644:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002646:	69bb      	ldr	r3, [r7, #24]
 8002648:	3302      	adds	r3, #2
 800264a:	61bb      	str	r3, [r7, #24]
 800264c:	e01f      	b.n	800268e <HAL_UART_Receive+0x110>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	689b      	ldr	r3, [r3, #8]
 8002652:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002656:	d007      	beq.n	8002668 <HAL_UART_Receive+0xea>
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	689b      	ldr	r3, [r3, #8]
 800265c:	2b00      	cmp	r3, #0
 800265e:	d10a      	bne.n	8002676 <HAL_UART_Receive+0xf8>
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	691b      	ldr	r3, [r3, #16]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d106      	bne.n	8002676 <HAL_UART_Receive+0xf8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	b2da      	uxtb	r2, r3
 8002670:	69fb      	ldr	r3, [r7, #28]
 8002672:	701a      	strb	r2, [r3, #0]
 8002674:	e008      	b.n	8002688 <HAL_UART_Receive+0x10a>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	b2db      	uxtb	r3, r3
 800267e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002682:	b2da      	uxtb	r2, r3
 8002684:	69fb      	ldr	r3, [r7, #28]
 8002686:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002688:	69fb      	ldr	r3, [r7, #28]
 800268a:	3301      	adds	r3, #1
 800268c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002692:	b29b      	uxth	r3, r3
 8002694:	3b01      	subs	r3, #1
 8002696:	b29a      	uxth	r2, r3
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80026a0:	b29b      	uxth	r3, r3
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d1b6      	bne.n	8002614 <HAL_UART_Receive+0x96>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	2220      	movs	r2, #32
 80026aa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 80026ae:	2300      	movs	r3, #0
 80026b0:	e000      	b.n	80026b4 <HAL_UART_Receive+0x136>
  }
  else
  {
    return HAL_BUSY;
 80026b2:	2302      	movs	r3, #2
  }
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	3720      	adds	r7, #32
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}

080026bc <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b084      	sub	sp, #16
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	60f8      	str	r0, [r7, #12]
 80026c4:	60b9      	str	r1, [r7, #8]
 80026c6:	603b      	str	r3, [r7, #0]
 80026c8:	4613      	mov	r3, r2
 80026ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80026cc:	e02c      	b.n	8002728 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026ce:	69bb      	ldr	r3, [r7, #24]
 80026d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026d4:	d028      	beq.n	8002728 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80026d6:	69bb      	ldr	r3, [r7, #24]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d007      	beq.n	80026ec <UART_WaitOnFlagUntilTimeout+0x30>
 80026dc:	f7fe fd64 	bl	80011a8 <HAL_GetTick>
 80026e0:	4602      	mov	r2, r0
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	1ad3      	subs	r3, r2, r3
 80026e6:	69ba      	ldr	r2, [r7, #24]
 80026e8:	429a      	cmp	r2, r3
 80026ea:	d21d      	bcs.n	8002728 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	68da      	ldr	r2, [r3, #12]
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80026fa:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	695a      	ldr	r2, [r3, #20]
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f022 0201 	bic.w	r2, r2, #1
 800270a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	2220      	movs	r2, #32
 8002710:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	2220      	movs	r2, #32
 8002718:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	2200      	movs	r2, #0
 8002720:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8002724:	2303      	movs	r3, #3
 8002726:	e00f      	b.n	8002748 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	681a      	ldr	r2, [r3, #0]
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	4013      	ands	r3, r2
 8002732:	68ba      	ldr	r2, [r7, #8]
 8002734:	429a      	cmp	r2, r3
 8002736:	bf0c      	ite	eq
 8002738:	2301      	moveq	r3, #1
 800273a:	2300      	movne	r3, #0
 800273c:	b2db      	uxtb	r3, r3
 800273e:	461a      	mov	r2, r3
 8002740:	79fb      	ldrb	r3, [r7, #7]
 8002742:	429a      	cmp	r2, r3
 8002744:	d0c3      	beq.n	80026ce <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002746:	2300      	movs	r3, #0
}
 8002748:	4618      	mov	r0, r3
 800274a:	3710      	adds	r7, #16
 800274c:	46bd      	mov	sp, r7
 800274e:	bd80      	pop	{r7, pc}

08002750 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b084      	sub	sp, #16
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	691b      	ldr	r3, [r3, #16]
 800275e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	68da      	ldr	r2, [r3, #12]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	430a      	orrs	r2, r1
 800276c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	689a      	ldr	r2, [r3, #8]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	691b      	ldr	r3, [r3, #16]
 8002776:	431a      	orrs	r2, r3
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	695b      	ldr	r3, [r3, #20]
 800277c:	4313      	orrs	r3, r2
 800277e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	68db      	ldr	r3, [r3, #12]
 8002786:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800278a:	f023 030c 	bic.w	r3, r3, #12
 800278e:	687a      	ldr	r2, [r7, #4]
 8002790:	6812      	ldr	r2, [r2, #0]
 8002792:	68b9      	ldr	r1, [r7, #8]
 8002794:	430b      	orrs	r3, r1
 8002796:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	695b      	ldr	r3, [r3, #20]
 800279e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	699a      	ldr	r2, [r3, #24]
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	430a      	orrs	r2, r1
 80027ac:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a2c      	ldr	r2, [pc, #176]	; (8002864 <UART_SetConfig+0x114>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d103      	bne.n	80027c0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80027b8:	f7ff fb56 	bl	8001e68 <HAL_RCC_GetPCLK2Freq>
 80027bc:	60f8      	str	r0, [r7, #12]
 80027be:	e002      	b.n	80027c6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80027c0:	f7ff fb3e 	bl	8001e40 <HAL_RCC_GetPCLK1Freq>
 80027c4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80027c6:	68fa      	ldr	r2, [r7, #12]
 80027c8:	4613      	mov	r3, r2
 80027ca:	009b      	lsls	r3, r3, #2
 80027cc:	4413      	add	r3, r2
 80027ce:	009a      	lsls	r2, r3, #2
 80027d0:	441a      	add	r2, r3
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	009b      	lsls	r3, r3, #2
 80027d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80027dc:	4a22      	ldr	r2, [pc, #136]	; (8002868 <UART_SetConfig+0x118>)
 80027de:	fba2 2303 	umull	r2, r3, r2, r3
 80027e2:	095b      	lsrs	r3, r3, #5
 80027e4:	0119      	lsls	r1, r3, #4
 80027e6:	68fa      	ldr	r2, [r7, #12]
 80027e8:	4613      	mov	r3, r2
 80027ea:	009b      	lsls	r3, r3, #2
 80027ec:	4413      	add	r3, r2
 80027ee:	009a      	lsls	r2, r3, #2
 80027f0:	441a      	add	r2, r3
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	009b      	lsls	r3, r3, #2
 80027f8:	fbb2 f2f3 	udiv	r2, r2, r3
 80027fc:	4b1a      	ldr	r3, [pc, #104]	; (8002868 <UART_SetConfig+0x118>)
 80027fe:	fba3 0302 	umull	r0, r3, r3, r2
 8002802:	095b      	lsrs	r3, r3, #5
 8002804:	2064      	movs	r0, #100	; 0x64
 8002806:	fb00 f303 	mul.w	r3, r0, r3
 800280a:	1ad3      	subs	r3, r2, r3
 800280c:	011b      	lsls	r3, r3, #4
 800280e:	3332      	adds	r3, #50	; 0x32
 8002810:	4a15      	ldr	r2, [pc, #84]	; (8002868 <UART_SetConfig+0x118>)
 8002812:	fba2 2303 	umull	r2, r3, r2, r3
 8002816:	095b      	lsrs	r3, r3, #5
 8002818:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800281c:	4419      	add	r1, r3
 800281e:	68fa      	ldr	r2, [r7, #12]
 8002820:	4613      	mov	r3, r2
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	4413      	add	r3, r2
 8002826:	009a      	lsls	r2, r3, #2
 8002828:	441a      	add	r2, r3
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	009b      	lsls	r3, r3, #2
 8002830:	fbb2 f2f3 	udiv	r2, r2, r3
 8002834:	4b0c      	ldr	r3, [pc, #48]	; (8002868 <UART_SetConfig+0x118>)
 8002836:	fba3 0302 	umull	r0, r3, r3, r2
 800283a:	095b      	lsrs	r3, r3, #5
 800283c:	2064      	movs	r0, #100	; 0x64
 800283e:	fb00 f303 	mul.w	r3, r0, r3
 8002842:	1ad3      	subs	r3, r2, r3
 8002844:	011b      	lsls	r3, r3, #4
 8002846:	3332      	adds	r3, #50	; 0x32
 8002848:	4a07      	ldr	r2, [pc, #28]	; (8002868 <UART_SetConfig+0x118>)
 800284a:	fba2 2303 	umull	r2, r3, r2, r3
 800284e:	095b      	lsrs	r3, r3, #5
 8002850:	f003 020f 	and.w	r2, r3, #15
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	440a      	add	r2, r1
 800285a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800285c:	bf00      	nop
 800285e:	3710      	adds	r7, #16
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}
 8002864:	40013800 	.word	0x40013800
 8002868:	51eb851f 	.word	0x51eb851f

0800286c <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800286c:	b480      	push	{r7}
 800286e:	b085      	sub	sp, #20
 8002870:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002872:	f3ef 8305 	mrs	r3, IPSR
 8002876:	60bb      	str	r3, [r7, #8]
  return(result);
 8002878:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800287a:	2b00      	cmp	r3, #0
 800287c:	d10f      	bne.n	800289e <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800287e:	f3ef 8310 	mrs	r3, PRIMASK
 8002882:	607b      	str	r3, [r7, #4]
  return(result);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d109      	bne.n	800289e <osKernelInitialize+0x32>
 800288a:	4b10      	ldr	r3, [pc, #64]	; (80028cc <osKernelInitialize+0x60>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	2b02      	cmp	r3, #2
 8002890:	d109      	bne.n	80028a6 <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8002892:	f3ef 8311 	mrs	r3, BASEPRI
 8002896:	603b      	str	r3, [r7, #0]
  return(result);
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d003      	beq.n	80028a6 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800289e:	f06f 0305 	mvn.w	r3, #5
 80028a2:	60fb      	str	r3, [r7, #12]
 80028a4:	e00c      	b.n	80028c0 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 80028a6:	4b09      	ldr	r3, [pc, #36]	; (80028cc <osKernelInitialize+0x60>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d105      	bne.n	80028ba <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 80028ae:	4b07      	ldr	r3, [pc, #28]	; (80028cc <osKernelInitialize+0x60>)
 80028b0:	2201      	movs	r2, #1
 80028b2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80028b4:	2300      	movs	r3, #0
 80028b6:	60fb      	str	r3, [r7, #12]
 80028b8:	e002      	b.n	80028c0 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80028ba:	f04f 33ff 	mov.w	r3, #4294967295
 80028be:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80028c0:	68fb      	ldr	r3, [r7, #12]
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	3714      	adds	r7, #20
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bc80      	pop	{r7}
 80028ca:	4770      	bx	lr
 80028cc:	20000200 	.word	0x20000200

080028d0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b084      	sub	sp, #16
 80028d4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80028d6:	f3ef 8305 	mrs	r3, IPSR
 80028da:	60bb      	str	r3, [r7, #8]
  return(result);
 80028dc:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d10f      	bne.n	8002902 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80028e2:	f3ef 8310 	mrs	r3, PRIMASK
 80028e6:	607b      	str	r3, [r7, #4]
  return(result);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d109      	bne.n	8002902 <osKernelStart+0x32>
 80028ee:	4b11      	ldr	r3, [pc, #68]	; (8002934 <osKernelStart+0x64>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	2b02      	cmp	r3, #2
 80028f4:	d109      	bne.n	800290a <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80028f6:	f3ef 8311 	mrs	r3, BASEPRI
 80028fa:	603b      	str	r3, [r7, #0]
  return(result);
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d003      	beq.n	800290a <osKernelStart+0x3a>
    stat = osErrorISR;
 8002902:	f06f 0305 	mvn.w	r3, #5
 8002906:	60fb      	str	r3, [r7, #12]
 8002908:	e00e      	b.n	8002928 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 800290a:	4b0a      	ldr	r3, [pc, #40]	; (8002934 <osKernelStart+0x64>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	2b01      	cmp	r3, #1
 8002910:	d107      	bne.n	8002922 <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8002912:	4b08      	ldr	r3, [pc, #32]	; (8002934 <osKernelStart+0x64>)
 8002914:	2202      	movs	r2, #2
 8002916:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8002918:	f001 fa8a 	bl	8003e30 <vTaskStartScheduler>
      stat = osOK;
 800291c:	2300      	movs	r3, #0
 800291e:	60fb      	str	r3, [r7, #12]
 8002920:	e002      	b.n	8002928 <osKernelStart+0x58>
    } else {
      stat = osError;
 8002922:	f04f 33ff 	mov.w	r3, #4294967295
 8002926:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8002928:	68fb      	ldr	r3, [r7, #12]
}
 800292a:	4618      	mov	r0, r3
 800292c:	3710      	adds	r7, #16
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	20000200 	.word	0x20000200

08002938 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8002938:	b580      	push	{r7, lr}
 800293a:	b092      	sub	sp, #72	; 0x48
 800293c:	af04      	add	r7, sp, #16
 800293e:	60f8      	str	r0, [r7, #12]
 8002940:	60b9      	str	r1, [r7, #8]
 8002942:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8002944:	2300      	movs	r3, #0
 8002946:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002948:	f3ef 8305 	mrs	r3, IPSR
 800294c:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800294e:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8002950:	2b00      	cmp	r3, #0
 8002952:	f040 8094 	bne.w	8002a7e <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002956:	f3ef 8310 	mrs	r3, PRIMASK
 800295a:	623b      	str	r3, [r7, #32]
  return(result);
 800295c:	6a3b      	ldr	r3, [r7, #32]
 800295e:	2b00      	cmp	r3, #0
 8002960:	f040 808d 	bne.w	8002a7e <osThreadNew+0x146>
 8002964:	4b48      	ldr	r3, [pc, #288]	; (8002a88 <osThreadNew+0x150>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	2b02      	cmp	r3, #2
 800296a:	d106      	bne.n	800297a <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800296c:	f3ef 8311 	mrs	r3, BASEPRI
 8002970:	61fb      	str	r3, [r7, #28]
  return(result);
 8002972:	69fb      	ldr	r3, [r7, #28]
 8002974:	2b00      	cmp	r3, #0
 8002976:	f040 8082 	bne.w	8002a7e <osThreadNew+0x146>
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d07e      	beq.n	8002a7e <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8002980:	2380      	movs	r3, #128	; 0x80
 8002982:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8002984:	2318      	movs	r3, #24
 8002986:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8002988:	2300      	movs	r3, #0
 800298a:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 800298c:	f107 031b 	add.w	r3, r7, #27
 8002990:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8002992:	f04f 33ff 	mov.w	r3, #4294967295
 8002996:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d045      	beq.n	8002a2a <osThreadNew+0xf2>
      if (attr->name != NULL) {
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d002      	beq.n	80029ac <osThreadNew+0x74>
        name = attr->name;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	699b      	ldr	r3, [r3, #24]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d002      	beq.n	80029ba <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	699b      	ldr	r3, [r3, #24]
 80029b8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80029ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d008      	beq.n	80029d2 <osThreadNew+0x9a>
 80029c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029c2:	2b38      	cmp	r3, #56	; 0x38
 80029c4:	d805      	bhi.n	80029d2 <osThreadNew+0x9a>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	f003 0301 	and.w	r3, r3, #1
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d001      	beq.n	80029d6 <osThreadNew+0x9e>
        return (NULL);
 80029d2:	2300      	movs	r3, #0
 80029d4:	e054      	b.n	8002a80 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	695b      	ldr	r3, [r3, #20]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d003      	beq.n	80029e6 <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	695b      	ldr	r3, [r3, #20]
 80029e2:	089b      	lsrs	r3, r3, #2
 80029e4:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d00e      	beq.n	8002a0c <osThreadNew+0xd4>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	68db      	ldr	r3, [r3, #12]
 80029f2:	2b5b      	cmp	r3, #91	; 0x5b
 80029f4:	d90a      	bls.n	8002a0c <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d006      	beq.n	8002a0c <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	695b      	ldr	r3, [r3, #20]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d002      	beq.n	8002a0c <osThreadNew+0xd4>
        mem = 1;
 8002a06:	2301      	movs	r3, #1
 8002a08:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a0a:	e010      	b.n	8002a2e <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d10c      	bne.n	8002a2e <osThreadNew+0xf6>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	68db      	ldr	r3, [r3, #12]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d108      	bne.n	8002a2e <osThreadNew+0xf6>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	691b      	ldr	r3, [r3, #16]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d104      	bne.n	8002a2e <osThreadNew+0xf6>
          mem = 0;
 8002a24:	2300      	movs	r3, #0
 8002a26:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a28:	e001      	b.n	8002a2e <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8002a2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	d110      	bne.n	8002a56 <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8002a38:	687a      	ldr	r2, [r7, #4]
 8002a3a:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002a3c:	9202      	str	r2, [sp, #8]
 8002a3e:	9301      	str	r3, [sp, #4]
 8002a40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a42:	9300      	str	r3, [sp, #0]
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a48:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002a4a:	68f8      	ldr	r0, [r7, #12]
 8002a4c:	f001 f828 	bl	8003aa0 <xTaskCreateStatic>
 8002a50:	4603      	mov	r3, r0
 8002a52:	617b      	str	r3, [r7, #20]
 8002a54:	e013      	b.n	8002a7e <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8002a56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d110      	bne.n	8002a7e <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8002a5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a5e:	b29a      	uxth	r2, r3
 8002a60:	f107 0314 	add.w	r3, r7, #20
 8002a64:	9301      	str	r3, [sp, #4]
 8002a66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a68:	9300      	str	r3, [sp, #0]
 8002a6a:	68bb      	ldr	r3, [r7, #8]
 8002a6c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002a6e:	68f8      	ldr	r0, [r7, #12]
 8002a70:	f001 f86f 	bl	8003b52 <xTaskCreate>
 8002a74:	4603      	mov	r3, r0
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d001      	beq.n	8002a7e <osThreadNew+0x146>
          hTask = NULL;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8002a7e:	697b      	ldr	r3, [r7, #20]
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	3738      	adds	r7, #56	; 0x38
 8002a84:	46bd      	mov	sp, r7
 8002a86:	bd80      	pop	{r7, pc}
 8002a88:	20000200 	.word	0x20000200

08002a8c <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b086      	sub	sp, #24
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002a94:	f3ef 8305 	mrs	r3, IPSR
 8002a98:	613b      	str	r3, [r7, #16]
  return(result);
 8002a9a:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d10f      	bne.n	8002ac0 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002aa0:	f3ef 8310 	mrs	r3, PRIMASK
 8002aa4:	60fb      	str	r3, [r7, #12]
  return(result);
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d109      	bne.n	8002ac0 <osDelay+0x34>
 8002aac:	4b0d      	ldr	r3, [pc, #52]	; (8002ae4 <osDelay+0x58>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	2b02      	cmp	r3, #2
 8002ab2:	d109      	bne.n	8002ac8 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8002ab4:	f3ef 8311 	mrs	r3, BASEPRI
 8002ab8:	60bb      	str	r3, [r7, #8]
  return(result);
 8002aba:	68bb      	ldr	r3, [r7, #8]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d003      	beq.n	8002ac8 <osDelay+0x3c>
    stat = osErrorISR;
 8002ac0:	f06f 0305 	mvn.w	r3, #5
 8002ac4:	617b      	str	r3, [r7, #20]
 8002ac6:	e007      	b.n	8002ad8 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d002      	beq.n	8002ad8 <osDelay+0x4c>
      vTaskDelay(ticks);
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	f001 f978 	bl	8003dc8 <vTaskDelay>
    }
  }

  return (stat);
 8002ad8:	697b      	ldr	r3, [r7, #20]
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	3718      	adds	r7, #24
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	20000200 	.word	0x20000200

08002ae8 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b08c      	sub	sp, #48	; 0x30
 8002aec:	af02      	add	r7, sp, #8
 8002aee:	60f8      	str	r0, [r7, #12]
 8002af0:	60b9      	str	r1, [r7, #8]
 8002af2:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8002af4:	2300      	movs	r3, #0
 8002af6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002af8:	f3ef 8305 	mrs	r3, IPSR
 8002afc:	61bb      	str	r3, [r7, #24]
  return(result);
 8002afe:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d170      	bne.n	8002be6 <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b04:	f3ef 8310 	mrs	r3, PRIMASK
 8002b08:	617b      	str	r3, [r7, #20]
  return(result);
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d16a      	bne.n	8002be6 <osMessageQueueNew+0xfe>
 8002b10:	4b37      	ldr	r3, [pc, #220]	; (8002bf0 <osMessageQueueNew+0x108>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	2b02      	cmp	r3, #2
 8002b16:	d105      	bne.n	8002b24 <osMessageQueueNew+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8002b18:	f3ef 8311 	mrs	r3, BASEPRI
 8002b1c:	613b      	str	r3, [r7, #16]
  return(result);
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d160      	bne.n	8002be6 <osMessageQueueNew+0xfe>
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d05d      	beq.n	8002be6 <osMessageQueueNew+0xfe>
 8002b2a:	68bb      	ldr	r3, [r7, #8]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d05a      	beq.n	8002be6 <osMessageQueueNew+0xfe>
    mem = -1;
 8002b30:	f04f 33ff 	mov.w	r3, #4294967295
 8002b34:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d029      	beq.n	8002b90 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d012      	beq.n	8002b6a <osMessageQueueNew+0x82>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	68db      	ldr	r3, [r3, #12]
 8002b48:	2b4f      	cmp	r3, #79	; 0x4f
 8002b4a:	d90e      	bls.n	8002b6a <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d00a      	beq.n	8002b6a <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	695a      	ldr	r2, [r3, #20]
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	68b9      	ldr	r1, [r7, #8]
 8002b5c:	fb01 f303 	mul.w	r3, r1, r3
 8002b60:	429a      	cmp	r2, r3
 8002b62:	d302      	bcc.n	8002b6a <osMessageQueueNew+0x82>
        mem = 1;
 8002b64:	2301      	movs	r3, #1
 8002b66:	623b      	str	r3, [r7, #32]
 8002b68:	e014      	b.n	8002b94 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d110      	bne.n	8002b94 <osMessageQueueNew+0xac>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	68db      	ldr	r3, [r3, #12]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d10c      	bne.n	8002b94 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d108      	bne.n	8002b94 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	695b      	ldr	r3, [r3, #20]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d104      	bne.n	8002b94 <osMessageQueueNew+0xac>
          mem = 0;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	623b      	str	r3, [r7, #32]
 8002b8e:	e001      	b.n	8002b94 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8002b90:	2300      	movs	r3, #0
 8002b92:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8002b94:	6a3b      	ldr	r3, [r7, #32]
 8002b96:	2b01      	cmp	r3, #1
 8002b98:	d10c      	bne.n	8002bb4 <osMessageQueueNew+0xcc>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	691a      	ldr	r2, [r3, #16]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6899      	ldr	r1, [r3, #8]
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	9300      	str	r3, [sp, #0]
 8002ba6:	460b      	mov	r3, r1
 8002ba8:	68b9      	ldr	r1, [r7, #8]
 8002baa:	68f8      	ldr	r0, [r7, #12]
 8002bac:	f000 fa52 	bl	8003054 <xQueueGenericCreateStatic>
 8002bb0:	6278      	str	r0, [r7, #36]	; 0x24
 8002bb2:	e008      	b.n	8002bc6 <osMessageQueueNew+0xde>
    }
    else {
      if (mem == 0) {
 8002bb4:	6a3b      	ldr	r3, [r7, #32]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d105      	bne.n	8002bc6 <osMessageQueueNew+0xde>
        hQueue = xQueueCreate (msg_count, msg_size);
 8002bba:	2200      	movs	r2, #0
 8002bbc:	68b9      	ldr	r1, [r7, #8]
 8002bbe:	68f8      	ldr	r0, [r7, #12]
 8002bc0:	f000 faba 	bl	8003138 <xQueueGenericCreate>
 8002bc4:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8002bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d00c      	beq.n	8002be6 <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d003      	beq.n	8002bda <osMessageQueueNew+0xf2>
        name = attr->name;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	61fb      	str	r3, [r7, #28]
 8002bd8:	e001      	b.n	8002bde <osMessageQueueNew+0xf6>
      } else {
        name = NULL;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8002bde:	69f9      	ldr	r1, [r7, #28]
 8002be0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002be2:	f000 ff01 	bl	80039e8 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8002be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	3728      	adds	r7, #40	; 0x28
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	20000200 	.word	0x20000200

08002bf4 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b08a      	sub	sp, #40	; 0x28
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	60f8      	str	r0, [r7, #12]
 8002bfc:	60b9      	str	r1, [r7, #8]
 8002bfe:	603b      	str	r3, [r7, #0]
 8002c00:	4613      	mov	r3, r2
 8002c02:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002c0c:	f3ef 8305 	mrs	r3, IPSR
 8002c10:	61fb      	str	r3, [r7, #28]
  return(result);
 8002c12:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d10f      	bne.n	8002c38 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c18:	f3ef 8310 	mrs	r3, PRIMASK
 8002c1c:	61bb      	str	r3, [r7, #24]
  return(result);
 8002c1e:	69bb      	ldr	r3, [r7, #24]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d109      	bne.n	8002c38 <osMessageQueuePut+0x44>
 8002c24:	4b2b      	ldr	r3, [pc, #172]	; (8002cd4 <osMessageQueuePut+0xe0>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	2b02      	cmp	r3, #2
 8002c2a:	d12e      	bne.n	8002c8a <osMessageQueuePut+0x96>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8002c2c:	f3ef 8311 	mrs	r3, BASEPRI
 8002c30:	617b      	str	r3, [r7, #20]
  return(result);
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d028      	beq.n	8002c8a <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002c38:	6a3b      	ldr	r3, [r7, #32]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d005      	beq.n	8002c4a <osMessageQueuePut+0x56>
 8002c3e:	68bb      	ldr	r3, [r7, #8]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d002      	beq.n	8002c4a <osMessageQueuePut+0x56>
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d003      	beq.n	8002c52 <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 8002c4a:	f06f 0303 	mvn.w	r3, #3
 8002c4e:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002c50:	e039      	b.n	8002cc6 <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 8002c52:	2300      	movs	r3, #0
 8002c54:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8002c56:	f107 0210 	add.w	r2, r7, #16
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	68b9      	ldr	r1, [r7, #8]
 8002c5e:	6a38      	ldr	r0, [r7, #32]
 8002c60:	f000 fbc4 	bl	80033ec <xQueueGenericSendFromISR>
 8002c64:	4603      	mov	r3, r0
 8002c66:	2b01      	cmp	r3, #1
 8002c68:	d003      	beq.n	8002c72 <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 8002c6a:	f06f 0302 	mvn.w	r3, #2
 8002c6e:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002c70:	e029      	b.n	8002cc6 <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d026      	beq.n	8002cc6 <osMessageQueuePut+0xd2>
 8002c78:	4b17      	ldr	r3, [pc, #92]	; (8002cd8 <osMessageQueuePut+0xe4>)
 8002c7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c7e:	601a      	str	r2, [r3, #0]
 8002c80:	f3bf 8f4f 	dsb	sy
 8002c84:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002c88:	e01d      	b.n	8002cc6 <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8002c8a:	6a3b      	ldr	r3, [r7, #32]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d002      	beq.n	8002c96 <osMessageQueuePut+0xa2>
 8002c90:	68bb      	ldr	r3, [r7, #8]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d103      	bne.n	8002c9e <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 8002c96:	f06f 0303 	mvn.w	r3, #3
 8002c9a:	627b      	str	r3, [r7, #36]	; 0x24
 8002c9c:	e014      	b.n	8002cc8 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	683a      	ldr	r2, [r7, #0]
 8002ca2:	68b9      	ldr	r1, [r7, #8]
 8002ca4:	6a38      	ldr	r0, [r7, #32]
 8002ca6:	f000 faa7 	bl	80031f8 <xQueueGenericSend>
 8002caa:	4603      	mov	r3, r0
 8002cac:	2b01      	cmp	r3, #1
 8002cae:	d00b      	beq.n	8002cc8 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d003      	beq.n	8002cbe <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 8002cb6:	f06f 0301 	mvn.w	r3, #1
 8002cba:	627b      	str	r3, [r7, #36]	; 0x24
 8002cbc:	e004      	b.n	8002cc8 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 8002cbe:	f06f 0302 	mvn.w	r3, #2
 8002cc2:	627b      	str	r3, [r7, #36]	; 0x24
 8002cc4:	e000      	b.n	8002cc8 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002cc6:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8002cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	3728      	adds	r7, #40	; 0x28
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	bf00      	nop
 8002cd4:	20000200 	.word	0x20000200
 8002cd8:	e000ed04 	.word	0xe000ed04

08002cdc <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b08a      	sub	sp, #40	; 0x28
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	60f8      	str	r0, [r7, #12]
 8002ce4:	60b9      	str	r1, [r7, #8]
 8002ce6:	607a      	str	r2, [r7, #4]
 8002ce8:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002cf2:	f3ef 8305 	mrs	r3, IPSR
 8002cf6:	61fb      	str	r3, [r7, #28]
  return(result);
 8002cf8:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d10f      	bne.n	8002d1e <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002cfe:	f3ef 8310 	mrs	r3, PRIMASK
 8002d02:	61bb      	str	r3, [r7, #24]
  return(result);
 8002d04:	69bb      	ldr	r3, [r7, #24]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d109      	bne.n	8002d1e <osMessageQueueGet+0x42>
 8002d0a:	4b2b      	ldr	r3, [pc, #172]	; (8002db8 <osMessageQueueGet+0xdc>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	2b02      	cmp	r3, #2
 8002d10:	d12e      	bne.n	8002d70 <osMessageQueueGet+0x94>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8002d12:	f3ef 8311 	mrs	r3, BASEPRI
 8002d16:	617b      	str	r3, [r7, #20]
  return(result);
 8002d18:	697b      	ldr	r3, [r7, #20]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d028      	beq.n	8002d70 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002d1e:	6a3b      	ldr	r3, [r7, #32]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d005      	beq.n	8002d30 <osMessageQueueGet+0x54>
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d002      	beq.n	8002d30 <osMessageQueueGet+0x54>
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d003      	beq.n	8002d38 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 8002d30:	f06f 0303 	mvn.w	r3, #3
 8002d34:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002d36:	e038      	b.n	8002daa <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8002d3c:	f107 0310 	add.w	r3, r7, #16
 8002d40:	461a      	mov	r2, r3
 8002d42:	68b9      	ldr	r1, [r7, #8]
 8002d44:	6a38      	ldr	r0, [r7, #32]
 8002d46:	f000 fcc1 	bl	80036cc <xQueueReceiveFromISR>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	2b01      	cmp	r3, #1
 8002d4e:	d003      	beq.n	8002d58 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 8002d50:	f06f 0302 	mvn.w	r3, #2
 8002d54:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002d56:	e028      	b.n	8002daa <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 8002d58:	693b      	ldr	r3, [r7, #16]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d025      	beq.n	8002daa <osMessageQueueGet+0xce>
 8002d5e:	4b17      	ldr	r3, [pc, #92]	; (8002dbc <osMessageQueueGet+0xe0>)
 8002d60:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d64:	601a      	str	r2, [r3, #0]
 8002d66:	f3bf 8f4f 	dsb	sy
 8002d6a:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002d6e:	e01c      	b.n	8002daa <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8002d70:	6a3b      	ldr	r3, [r7, #32]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d002      	beq.n	8002d7c <osMessageQueueGet+0xa0>
 8002d76:	68bb      	ldr	r3, [r7, #8]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d103      	bne.n	8002d84 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 8002d7c:	f06f 0303 	mvn.w	r3, #3
 8002d80:	627b      	str	r3, [r7, #36]	; 0x24
 8002d82:	e013      	b.n	8002dac <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8002d84:	683a      	ldr	r2, [r7, #0]
 8002d86:	68b9      	ldr	r1, [r7, #8]
 8002d88:	6a38      	ldr	r0, [r7, #32]
 8002d8a:	f000 fbc3 	bl	8003514 <xQueueReceive>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	2b01      	cmp	r3, #1
 8002d92:	d00b      	beq.n	8002dac <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d003      	beq.n	8002da2 <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 8002d9a:	f06f 0301 	mvn.w	r3, #1
 8002d9e:	627b      	str	r3, [r7, #36]	; 0x24
 8002da0:	e004      	b.n	8002dac <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 8002da2:	f06f 0302 	mvn.w	r3, #2
 8002da6:	627b      	str	r3, [r7, #36]	; 0x24
 8002da8:	e000      	b.n	8002dac <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002daa:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8002dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	3728      	adds	r7, #40	; 0x28
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop
 8002db8:	20000200 	.word	0x20000200
 8002dbc:	e000ed04 	.word	0xe000ed04

08002dc0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002dc0:	b480      	push	{r7}
 8002dc2:	b085      	sub	sp, #20
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	60f8      	str	r0, [r7, #12]
 8002dc8:	60b9      	str	r1, [r7, #8]
 8002dca:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	4a06      	ldr	r2, [pc, #24]	; (8002de8 <vApplicationGetIdleTaskMemory+0x28>)
 8002dd0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002dd2:	68bb      	ldr	r3, [r7, #8]
 8002dd4:	4a05      	ldr	r2, [pc, #20]	; (8002dec <vApplicationGetIdleTaskMemory+0x2c>)
 8002dd6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2280      	movs	r2, #128	; 0x80
 8002ddc:	601a      	str	r2, [r3, #0]
}
 8002dde:	bf00      	nop
 8002de0:	3714      	adds	r7, #20
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bc80      	pop	{r7}
 8002de6:	4770      	bx	lr
 8002de8:	20000204 	.word	0x20000204
 8002dec:	20000260 	.word	0x20000260

08002df0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002df0:	b480      	push	{r7}
 8002df2:	b085      	sub	sp, #20
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	60f8      	str	r0, [r7, #12]
 8002df8:	60b9      	str	r1, [r7, #8]
 8002dfa:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	4a07      	ldr	r2, [pc, #28]	; (8002e1c <vApplicationGetTimerTaskMemory+0x2c>)
 8002e00:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002e02:	68bb      	ldr	r3, [r7, #8]
 8002e04:	4a06      	ldr	r2, [pc, #24]	; (8002e20 <vApplicationGetTimerTaskMemory+0x30>)
 8002e06:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002e0e:	601a      	str	r2, [r3, #0]
}
 8002e10:	bf00      	nop
 8002e12:	3714      	adds	r7, #20
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bc80      	pop	{r7}
 8002e18:	4770      	bx	lr
 8002e1a:	bf00      	nop
 8002e1c:	20000460 	.word	0x20000460
 8002e20:	200004bc 	.word	0x200004bc

08002e24 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002e24:	b480      	push	{r7}
 8002e26:	b083      	sub	sp, #12
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	f103 0208 	add.w	r2, r3, #8
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	f04f 32ff 	mov.w	r2, #4294967295
 8002e3c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	f103 0208 	add.w	r2, r3, #8
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	f103 0208 	add.w	r2, r3, #8
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2200      	movs	r2, #0
 8002e56:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002e58:	bf00      	nop
 8002e5a:	370c      	adds	r7, #12
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bc80      	pop	{r7}
 8002e60:	4770      	bx	lr

08002e62 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002e62:	b480      	push	{r7}
 8002e64:	b083      	sub	sp, #12
 8002e66:	af00      	add	r7, sp, #0
 8002e68:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002e70:	bf00      	nop
 8002e72:	370c      	adds	r7, #12
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bc80      	pop	{r7}
 8002e78:	4770      	bx	lr

08002e7a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002e7a:	b480      	push	{r7}
 8002e7c:	b085      	sub	sp, #20
 8002e7e:	af00      	add	r7, sp, #0
 8002e80:	6078      	str	r0, [r7, #4]
 8002e82:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	68fa      	ldr	r2, [r7, #12]
 8002e8e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	689a      	ldr	r2, [r3, #8]
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	683a      	ldr	r2, [r7, #0]
 8002e9e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	683a      	ldr	r2, [r7, #0]
 8002ea4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	687a      	ldr	r2, [r7, #4]
 8002eaa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	1c5a      	adds	r2, r3, #1
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	601a      	str	r2, [r3, #0]
}
 8002eb6:	bf00      	nop
 8002eb8:	3714      	adds	r7, #20
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bc80      	pop	{r7}
 8002ebe:	4770      	bx	lr

08002ec0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b085      	sub	sp, #20
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
 8002ec8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ed6:	d103      	bne.n	8002ee0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	691b      	ldr	r3, [r3, #16]
 8002edc:	60fb      	str	r3, [r7, #12]
 8002ede:	e00c      	b.n	8002efa <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	3308      	adds	r3, #8
 8002ee4:	60fb      	str	r3, [r7, #12]
 8002ee6:	e002      	b.n	8002eee <vListInsert+0x2e>
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	60fb      	str	r3, [r7, #12]
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	68ba      	ldr	r2, [r7, #8]
 8002ef6:	429a      	cmp	r2, r3
 8002ef8:	d2f6      	bcs.n	8002ee8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	685a      	ldr	r2, [r3, #4]
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	683a      	ldr	r2, [r7, #0]
 8002f08:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	68fa      	ldr	r2, [r7, #12]
 8002f0e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	683a      	ldr	r2, [r7, #0]
 8002f14:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	687a      	ldr	r2, [r7, #4]
 8002f1a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	1c5a      	adds	r2, r3, #1
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	601a      	str	r2, [r3, #0]
}
 8002f26:	bf00      	nop
 8002f28:	3714      	adds	r7, #20
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bc80      	pop	{r7}
 8002f2e:	4770      	bx	lr

08002f30 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002f30:	b480      	push	{r7}
 8002f32:	b085      	sub	sp, #20
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	691b      	ldr	r3, [r3, #16]
 8002f3c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	687a      	ldr	r2, [r7, #4]
 8002f44:	6892      	ldr	r2, [r2, #8]
 8002f46:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	689b      	ldr	r3, [r3, #8]
 8002f4c:	687a      	ldr	r2, [r7, #4]
 8002f4e:	6852      	ldr	r2, [r2, #4]
 8002f50:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	687a      	ldr	r2, [r7, #4]
 8002f58:	429a      	cmp	r2, r3
 8002f5a:	d103      	bne.n	8002f64 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	689a      	ldr	r2, [r3, #8]
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2200      	movs	r2, #0
 8002f68:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	1e5a      	subs	r2, r3, #1
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681b      	ldr	r3, [r3, #0]
}
 8002f78:	4618      	mov	r0, r3
 8002f7a:	3714      	adds	r7, #20
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bc80      	pop	{r7}
 8002f80:	4770      	bx	lr
	...

08002f84 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b084      	sub	sp, #16
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
 8002f8c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d109      	bne.n	8002fac <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002f98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f9c:	f383 8811 	msr	BASEPRI, r3
 8002fa0:	f3bf 8f6f 	isb	sy
 8002fa4:	f3bf 8f4f 	dsb	sy
 8002fa8:	60bb      	str	r3, [r7, #8]
 8002faa:	e7fe      	b.n	8002faa <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8002fac:	f002 f854 	bl	8005058 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fb8:	68f9      	ldr	r1, [r7, #12]
 8002fba:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002fbc:	fb01 f303 	mul.w	r3, r1, r3
 8002fc0:	441a      	add	r2, r3
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681a      	ldr	r2, [r3, #0]
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681a      	ldr	r2, [r3, #0]
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fdc:	3b01      	subs	r3, #1
 8002fde:	68f9      	ldr	r1, [r7, #12]
 8002fe0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002fe2:	fb01 f303 	mul.w	r3, r1, r3
 8002fe6:	441a      	add	r2, r3
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	22ff      	movs	r2, #255	; 0xff
 8002ff0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	22ff      	movs	r2, #255	; 0xff
 8002ff8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d114      	bne.n	800302c <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	691b      	ldr	r3, [r3, #16]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d01a      	beq.n	8003040 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	3310      	adds	r3, #16
 800300e:	4618      	mov	r0, r3
 8003010:	f001 f992 	bl	8004338 <xTaskRemoveFromEventList>
 8003014:	4603      	mov	r3, r0
 8003016:	2b00      	cmp	r3, #0
 8003018:	d012      	beq.n	8003040 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800301a:	4b0d      	ldr	r3, [pc, #52]	; (8003050 <xQueueGenericReset+0xcc>)
 800301c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003020:	601a      	str	r2, [r3, #0]
 8003022:	f3bf 8f4f 	dsb	sy
 8003026:	f3bf 8f6f 	isb	sy
 800302a:	e009      	b.n	8003040 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	3310      	adds	r3, #16
 8003030:	4618      	mov	r0, r3
 8003032:	f7ff fef7 	bl	8002e24 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	3324      	adds	r3, #36	; 0x24
 800303a:	4618      	mov	r0, r3
 800303c:	f7ff fef2 	bl	8002e24 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003040:	f002 f838 	bl	80050b4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003044:	2301      	movs	r3, #1
}
 8003046:	4618      	mov	r0, r3
 8003048:	3710      	adds	r7, #16
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}
 800304e:	bf00      	nop
 8003050:	e000ed04 	.word	0xe000ed04

08003054 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003054:	b580      	push	{r7, lr}
 8003056:	b08e      	sub	sp, #56	; 0x38
 8003058:	af02      	add	r7, sp, #8
 800305a:	60f8      	str	r0, [r7, #12]
 800305c:	60b9      	str	r1, [r7, #8]
 800305e:	607a      	str	r2, [r7, #4]
 8003060:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d109      	bne.n	800307c <xQueueGenericCreateStatic+0x28>
 8003068:	f04f 0350 	mov.w	r3, #80	; 0x50
 800306c:	f383 8811 	msr	BASEPRI, r3
 8003070:	f3bf 8f6f 	isb	sy
 8003074:	f3bf 8f4f 	dsb	sy
 8003078:	62bb      	str	r3, [r7, #40]	; 0x28
 800307a:	e7fe      	b.n	800307a <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d109      	bne.n	8003096 <xQueueGenericCreateStatic+0x42>
 8003082:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003086:	f383 8811 	msr	BASEPRI, r3
 800308a:	f3bf 8f6f 	isb	sy
 800308e:	f3bf 8f4f 	dsb	sy
 8003092:	627b      	str	r3, [r7, #36]	; 0x24
 8003094:	e7fe      	b.n	8003094 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d002      	beq.n	80030a2 <xQueueGenericCreateStatic+0x4e>
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d001      	beq.n	80030a6 <xQueueGenericCreateStatic+0x52>
 80030a2:	2301      	movs	r3, #1
 80030a4:	e000      	b.n	80030a8 <xQueueGenericCreateStatic+0x54>
 80030a6:	2300      	movs	r3, #0
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d109      	bne.n	80030c0 <xQueueGenericCreateStatic+0x6c>
 80030ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030b0:	f383 8811 	msr	BASEPRI, r3
 80030b4:	f3bf 8f6f 	isb	sy
 80030b8:	f3bf 8f4f 	dsb	sy
 80030bc:	623b      	str	r3, [r7, #32]
 80030be:	e7fe      	b.n	80030be <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d102      	bne.n	80030cc <xQueueGenericCreateStatic+0x78>
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d101      	bne.n	80030d0 <xQueueGenericCreateStatic+0x7c>
 80030cc:	2301      	movs	r3, #1
 80030ce:	e000      	b.n	80030d2 <xQueueGenericCreateStatic+0x7e>
 80030d0:	2300      	movs	r3, #0
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d109      	bne.n	80030ea <xQueueGenericCreateStatic+0x96>
 80030d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030da:	f383 8811 	msr	BASEPRI, r3
 80030de:	f3bf 8f6f 	isb	sy
 80030e2:	f3bf 8f4f 	dsb	sy
 80030e6:	61fb      	str	r3, [r7, #28]
 80030e8:	e7fe      	b.n	80030e8 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80030ea:	2350      	movs	r3, #80	; 0x50
 80030ec:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80030ee:	697b      	ldr	r3, [r7, #20]
 80030f0:	2b50      	cmp	r3, #80	; 0x50
 80030f2:	d009      	beq.n	8003108 <xQueueGenericCreateStatic+0xb4>
 80030f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030f8:	f383 8811 	msr	BASEPRI, r3
 80030fc:	f3bf 8f6f 	isb	sy
 8003100:	f3bf 8f4f 	dsb	sy
 8003104:	61bb      	str	r3, [r7, #24]
 8003106:	e7fe      	b.n	8003106 <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800310c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800310e:	2b00      	cmp	r3, #0
 8003110:	d00d      	beq.n	800312e <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003112:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003114:	2201      	movs	r2, #1
 8003116:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800311a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800311e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003120:	9300      	str	r3, [sp, #0]
 8003122:	4613      	mov	r3, r2
 8003124:	687a      	ldr	r2, [r7, #4]
 8003126:	68b9      	ldr	r1, [r7, #8]
 8003128:	68f8      	ldr	r0, [r7, #12]
 800312a:	f000 f842 	bl	80031b2 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800312e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8003130:	4618      	mov	r0, r3
 8003132:	3730      	adds	r7, #48	; 0x30
 8003134:	46bd      	mov	sp, r7
 8003136:	bd80      	pop	{r7, pc}

08003138 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003138:	b580      	push	{r7, lr}
 800313a:	b08a      	sub	sp, #40	; 0x28
 800313c:	af02      	add	r7, sp, #8
 800313e:	60f8      	str	r0, [r7, #12]
 8003140:	60b9      	str	r1, [r7, #8]
 8003142:	4613      	mov	r3, r2
 8003144:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d109      	bne.n	8003160 <xQueueGenericCreate+0x28>
 800314c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003150:	f383 8811 	msr	BASEPRI, r3
 8003154:	f3bf 8f6f 	isb	sy
 8003158:	f3bf 8f4f 	dsb	sy
 800315c:	613b      	str	r3, [r7, #16]
 800315e:	e7fe      	b.n	800315e <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8003160:	68bb      	ldr	r3, [r7, #8]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d102      	bne.n	800316c <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8003166:	2300      	movs	r3, #0
 8003168:	61fb      	str	r3, [r7, #28]
 800316a:	e004      	b.n	8003176 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	68ba      	ldr	r2, [r7, #8]
 8003170:	fb02 f303 	mul.w	r3, r2, r3
 8003174:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8003176:	69fb      	ldr	r3, [r7, #28]
 8003178:	3350      	adds	r3, #80	; 0x50
 800317a:	4618      	mov	r0, r3
 800317c:	f002 f862 	bl	8005244 <pvPortMalloc>
 8003180:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003182:	69bb      	ldr	r3, [r7, #24]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d00f      	beq.n	80031a8 <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8003188:	69bb      	ldr	r3, [r7, #24]
 800318a:	3350      	adds	r3, #80	; 0x50
 800318c:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800318e:	69bb      	ldr	r3, [r7, #24]
 8003190:	2200      	movs	r2, #0
 8003192:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003196:	79fa      	ldrb	r2, [r7, #7]
 8003198:	69bb      	ldr	r3, [r7, #24]
 800319a:	9300      	str	r3, [sp, #0]
 800319c:	4613      	mov	r3, r2
 800319e:	697a      	ldr	r2, [r7, #20]
 80031a0:	68b9      	ldr	r1, [r7, #8]
 80031a2:	68f8      	ldr	r0, [r7, #12]
 80031a4:	f000 f805 	bl	80031b2 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80031a8:	69bb      	ldr	r3, [r7, #24]
	}
 80031aa:	4618      	mov	r0, r3
 80031ac:	3720      	adds	r7, #32
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}

080031b2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80031b2:	b580      	push	{r7, lr}
 80031b4:	b084      	sub	sp, #16
 80031b6:	af00      	add	r7, sp, #0
 80031b8:	60f8      	str	r0, [r7, #12]
 80031ba:	60b9      	str	r1, [r7, #8]
 80031bc:	607a      	str	r2, [r7, #4]
 80031be:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80031c0:	68bb      	ldr	r3, [r7, #8]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d103      	bne.n	80031ce <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80031c6:	69bb      	ldr	r3, [r7, #24]
 80031c8:	69ba      	ldr	r2, [r7, #24]
 80031ca:	601a      	str	r2, [r3, #0]
 80031cc:	e002      	b.n	80031d4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80031ce:	69bb      	ldr	r3, [r7, #24]
 80031d0:	687a      	ldr	r2, [r7, #4]
 80031d2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80031d4:	69bb      	ldr	r3, [r7, #24]
 80031d6:	68fa      	ldr	r2, [r7, #12]
 80031d8:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80031da:	69bb      	ldr	r3, [r7, #24]
 80031dc:	68ba      	ldr	r2, [r7, #8]
 80031de:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80031e0:	2101      	movs	r1, #1
 80031e2:	69b8      	ldr	r0, [r7, #24]
 80031e4:	f7ff fece 	bl	8002f84 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80031e8:	69bb      	ldr	r3, [r7, #24]
 80031ea:	78fa      	ldrb	r2, [r7, #3]
 80031ec:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80031f0:	bf00      	nop
 80031f2:	3710      	adds	r7, #16
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bd80      	pop	{r7, pc}

080031f8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b08e      	sub	sp, #56	; 0x38
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	60f8      	str	r0, [r7, #12]
 8003200:	60b9      	str	r1, [r7, #8]
 8003202:	607a      	str	r2, [r7, #4]
 8003204:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003206:	2300      	movs	r3, #0
 8003208:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800320e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003210:	2b00      	cmp	r3, #0
 8003212:	d109      	bne.n	8003228 <xQueueGenericSend+0x30>
 8003214:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003218:	f383 8811 	msr	BASEPRI, r3
 800321c:	f3bf 8f6f 	isb	sy
 8003220:	f3bf 8f4f 	dsb	sy
 8003224:	62bb      	str	r3, [r7, #40]	; 0x28
 8003226:	e7fe      	b.n	8003226 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d103      	bne.n	8003236 <xQueueGenericSend+0x3e>
 800322e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003232:	2b00      	cmp	r3, #0
 8003234:	d101      	bne.n	800323a <xQueueGenericSend+0x42>
 8003236:	2301      	movs	r3, #1
 8003238:	e000      	b.n	800323c <xQueueGenericSend+0x44>
 800323a:	2300      	movs	r3, #0
 800323c:	2b00      	cmp	r3, #0
 800323e:	d109      	bne.n	8003254 <xQueueGenericSend+0x5c>
 8003240:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003244:	f383 8811 	msr	BASEPRI, r3
 8003248:	f3bf 8f6f 	isb	sy
 800324c:	f3bf 8f4f 	dsb	sy
 8003250:	627b      	str	r3, [r7, #36]	; 0x24
 8003252:	e7fe      	b.n	8003252 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	2b02      	cmp	r3, #2
 8003258:	d103      	bne.n	8003262 <xQueueGenericSend+0x6a>
 800325a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800325c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800325e:	2b01      	cmp	r3, #1
 8003260:	d101      	bne.n	8003266 <xQueueGenericSend+0x6e>
 8003262:	2301      	movs	r3, #1
 8003264:	e000      	b.n	8003268 <xQueueGenericSend+0x70>
 8003266:	2300      	movs	r3, #0
 8003268:	2b00      	cmp	r3, #0
 800326a:	d109      	bne.n	8003280 <xQueueGenericSend+0x88>
 800326c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003270:	f383 8811 	msr	BASEPRI, r3
 8003274:	f3bf 8f6f 	isb	sy
 8003278:	f3bf 8f4f 	dsb	sy
 800327c:	623b      	str	r3, [r7, #32]
 800327e:	e7fe      	b.n	800327e <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003280:	f001 fa14 	bl	80046ac <xTaskGetSchedulerState>
 8003284:	4603      	mov	r3, r0
 8003286:	2b00      	cmp	r3, #0
 8003288:	d102      	bne.n	8003290 <xQueueGenericSend+0x98>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d101      	bne.n	8003294 <xQueueGenericSend+0x9c>
 8003290:	2301      	movs	r3, #1
 8003292:	e000      	b.n	8003296 <xQueueGenericSend+0x9e>
 8003294:	2300      	movs	r3, #0
 8003296:	2b00      	cmp	r3, #0
 8003298:	d109      	bne.n	80032ae <xQueueGenericSend+0xb6>
 800329a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800329e:	f383 8811 	msr	BASEPRI, r3
 80032a2:	f3bf 8f6f 	isb	sy
 80032a6:	f3bf 8f4f 	dsb	sy
 80032aa:	61fb      	str	r3, [r7, #28]
 80032ac:	e7fe      	b.n	80032ac <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80032ae:	f001 fed3 	bl	8005058 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80032b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80032b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032ba:	429a      	cmp	r2, r3
 80032bc:	d302      	bcc.n	80032c4 <xQueueGenericSend+0xcc>
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	2b02      	cmp	r3, #2
 80032c2:	d129      	bne.n	8003318 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80032c4:	683a      	ldr	r2, [r7, #0]
 80032c6:	68b9      	ldr	r1, [r7, #8]
 80032c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80032ca:	f000 fa7c 	bl	80037c6 <prvCopyDataToQueue>
 80032ce:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80032d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d010      	beq.n	80032fa <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80032d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032da:	3324      	adds	r3, #36	; 0x24
 80032dc:	4618      	mov	r0, r3
 80032de:	f001 f82b 	bl	8004338 <xTaskRemoveFromEventList>
 80032e2:	4603      	mov	r3, r0
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d013      	beq.n	8003310 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80032e8:	4b3f      	ldr	r3, [pc, #252]	; (80033e8 <xQueueGenericSend+0x1f0>)
 80032ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80032ee:	601a      	str	r2, [r3, #0]
 80032f0:	f3bf 8f4f 	dsb	sy
 80032f4:	f3bf 8f6f 	isb	sy
 80032f8:	e00a      	b.n	8003310 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80032fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d007      	beq.n	8003310 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003300:	4b39      	ldr	r3, [pc, #228]	; (80033e8 <xQueueGenericSend+0x1f0>)
 8003302:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003306:	601a      	str	r2, [r3, #0]
 8003308:	f3bf 8f4f 	dsb	sy
 800330c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003310:	f001 fed0 	bl	80050b4 <vPortExitCritical>
				return pdPASS;
 8003314:	2301      	movs	r3, #1
 8003316:	e063      	b.n	80033e0 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d103      	bne.n	8003326 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800331e:	f001 fec9 	bl	80050b4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003322:	2300      	movs	r3, #0
 8003324:	e05c      	b.n	80033e0 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003326:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003328:	2b00      	cmp	r3, #0
 800332a:	d106      	bne.n	800333a <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800332c:	f107 0314 	add.w	r3, r7, #20
 8003330:	4618      	mov	r0, r3
 8003332:	f001 f863 	bl	80043fc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003336:	2301      	movs	r3, #1
 8003338:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800333a:	f001 febb 	bl	80050b4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800333e:	f000 fddb 	bl	8003ef8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003342:	f001 fe89 	bl	8005058 <vPortEnterCritical>
 8003346:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003348:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800334c:	b25b      	sxtb	r3, r3
 800334e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003352:	d103      	bne.n	800335c <xQueueGenericSend+0x164>
 8003354:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003356:	2200      	movs	r2, #0
 8003358:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800335c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800335e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003362:	b25b      	sxtb	r3, r3
 8003364:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003368:	d103      	bne.n	8003372 <xQueueGenericSend+0x17a>
 800336a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800336c:	2200      	movs	r2, #0
 800336e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003372:	f001 fe9f 	bl	80050b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003376:	1d3a      	adds	r2, r7, #4
 8003378:	f107 0314 	add.w	r3, r7, #20
 800337c:	4611      	mov	r1, r2
 800337e:	4618      	mov	r0, r3
 8003380:	f001 f852 	bl	8004428 <xTaskCheckForTimeOut>
 8003384:	4603      	mov	r3, r0
 8003386:	2b00      	cmp	r3, #0
 8003388:	d124      	bne.n	80033d4 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800338a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800338c:	f000 fb13 	bl	80039b6 <prvIsQueueFull>
 8003390:	4603      	mov	r3, r0
 8003392:	2b00      	cmp	r3, #0
 8003394:	d018      	beq.n	80033c8 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003396:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003398:	3310      	adds	r3, #16
 800339a:	687a      	ldr	r2, [r7, #4]
 800339c:	4611      	mov	r1, r2
 800339e:	4618      	mov	r0, r3
 80033a0:	f000 ff7c 	bl	800429c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80033a4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80033a6:	f000 fa9e 	bl	80038e6 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80033aa:	f000 fdb3 	bl	8003f14 <xTaskResumeAll>
 80033ae:	4603      	mov	r3, r0
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	f47f af7c 	bne.w	80032ae <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 80033b6:	4b0c      	ldr	r3, [pc, #48]	; (80033e8 <xQueueGenericSend+0x1f0>)
 80033b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80033bc:	601a      	str	r2, [r3, #0]
 80033be:	f3bf 8f4f 	dsb	sy
 80033c2:	f3bf 8f6f 	isb	sy
 80033c6:	e772      	b.n	80032ae <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80033c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80033ca:	f000 fa8c 	bl	80038e6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80033ce:	f000 fda1 	bl	8003f14 <xTaskResumeAll>
 80033d2:	e76c      	b.n	80032ae <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80033d4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80033d6:	f000 fa86 	bl	80038e6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80033da:	f000 fd9b 	bl	8003f14 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80033de:	2300      	movs	r3, #0
		}
	}
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	3738      	adds	r7, #56	; 0x38
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}
 80033e8:	e000ed04 	.word	0xe000ed04

080033ec <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b08e      	sub	sp, #56	; 0x38
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	60f8      	str	r0, [r7, #12]
 80033f4:	60b9      	str	r1, [r7, #8]
 80033f6:	607a      	str	r2, [r7, #4]
 80033f8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80033fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003400:	2b00      	cmp	r3, #0
 8003402:	d109      	bne.n	8003418 <xQueueGenericSendFromISR+0x2c>
 8003404:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003408:	f383 8811 	msr	BASEPRI, r3
 800340c:	f3bf 8f6f 	isb	sy
 8003410:	f3bf 8f4f 	dsb	sy
 8003414:	627b      	str	r3, [r7, #36]	; 0x24
 8003416:	e7fe      	b.n	8003416 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d103      	bne.n	8003426 <xQueueGenericSendFromISR+0x3a>
 800341e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003422:	2b00      	cmp	r3, #0
 8003424:	d101      	bne.n	800342a <xQueueGenericSendFromISR+0x3e>
 8003426:	2301      	movs	r3, #1
 8003428:	e000      	b.n	800342c <xQueueGenericSendFromISR+0x40>
 800342a:	2300      	movs	r3, #0
 800342c:	2b00      	cmp	r3, #0
 800342e:	d109      	bne.n	8003444 <xQueueGenericSendFromISR+0x58>
 8003430:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003434:	f383 8811 	msr	BASEPRI, r3
 8003438:	f3bf 8f6f 	isb	sy
 800343c:	f3bf 8f4f 	dsb	sy
 8003440:	623b      	str	r3, [r7, #32]
 8003442:	e7fe      	b.n	8003442 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	2b02      	cmp	r3, #2
 8003448:	d103      	bne.n	8003452 <xQueueGenericSendFromISR+0x66>
 800344a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800344c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800344e:	2b01      	cmp	r3, #1
 8003450:	d101      	bne.n	8003456 <xQueueGenericSendFromISR+0x6a>
 8003452:	2301      	movs	r3, #1
 8003454:	e000      	b.n	8003458 <xQueueGenericSendFromISR+0x6c>
 8003456:	2300      	movs	r3, #0
 8003458:	2b00      	cmp	r3, #0
 800345a:	d109      	bne.n	8003470 <xQueueGenericSendFromISR+0x84>
 800345c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003460:	f383 8811 	msr	BASEPRI, r3
 8003464:	f3bf 8f6f 	isb	sy
 8003468:	f3bf 8f4f 	dsb	sy
 800346c:	61fb      	str	r3, [r7, #28]
 800346e:	e7fe      	b.n	800346e <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003470:	f001 feac 	bl	80051cc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003474:	f3ef 8211 	mrs	r2, BASEPRI
 8003478:	f04f 0350 	mov.w	r3, #80	; 0x50
 800347c:	f383 8811 	msr	BASEPRI, r3
 8003480:	f3bf 8f6f 	isb	sy
 8003484:	f3bf 8f4f 	dsb	sy
 8003488:	61ba      	str	r2, [r7, #24]
 800348a:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800348c:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800348e:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003490:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003492:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003494:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003496:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003498:	429a      	cmp	r2, r3
 800349a:	d302      	bcc.n	80034a2 <xQueueGenericSendFromISR+0xb6>
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	2b02      	cmp	r3, #2
 80034a0:	d12c      	bne.n	80034fc <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80034a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034a4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80034a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80034ac:	683a      	ldr	r2, [r7, #0]
 80034ae:	68b9      	ldr	r1, [r7, #8]
 80034b0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80034b2:	f000 f988 	bl	80037c6 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80034b6:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80034ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034be:	d112      	bne.n	80034e6 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80034c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d016      	beq.n	80034f6 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80034c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034ca:	3324      	adds	r3, #36	; 0x24
 80034cc:	4618      	mov	r0, r3
 80034ce:	f000 ff33 	bl	8004338 <xTaskRemoveFromEventList>
 80034d2:	4603      	mov	r3, r0
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d00e      	beq.n	80034f6 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d00b      	beq.n	80034f6 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2201      	movs	r2, #1
 80034e2:	601a      	str	r2, [r3, #0]
 80034e4:	e007      	b.n	80034f6 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80034e6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80034ea:	3301      	adds	r3, #1
 80034ec:	b2db      	uxtb	r3, r3
 80034ee:	b25a      	sxtb	r2, r3
 80034f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80034f6:	2301      	movs	r3, #1
 80034f8:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80034fa:	e001      	b.n	8003500 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80034fc:	2300      	movs	r3, #0
 80034fe:	637b      	str	r3, [r7, #52]	; 0x34
 8003500:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003502:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003504:	693b      	ldr	r3, [r7, #16]
 8003506:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800350a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800350c:	4618      	mov	r0, r3
 800350e:	3738      	adds	r7, #56	; 0x38
 8003510:	46bd      	mov	sp, r7
 8003512:	bd80      	pop	{r7, pc}

08003514 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b08c      	sub	sp, #48	; 0x30
 8003518:	af00      	add	r7, sp, #0
 800351a:	60f8      	str	r0, [r7, #12]
 800351c:	60b9      	str	r1, [r7, #8]
 800351e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003520:	2300      	movs	r3, #0
 8003522:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003528:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800352a:	2b00      	cmp	r3, #0
 800352c:	d109      	bne.n	8003542 <xQueueReceive+0x2e>
	__asm volatile
 800352e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003532:	f383 8811 	msr	BASEPRI, r3
 8003536:	f3bf 8f6f 	isb	sy
 800353a:	f3bf 8f4f 	dsb	sy
 800353e:	623b      	str	r3, [r7, #32]
 8003540:	e7fe      	b.n	8003540 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003542:	68bb      	ldr	r3, [r7, #8]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d103      	bne.n	8003550 <xQueueReceive+0x3c>
 8003548:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800354a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800354c:	2b00      	cmp	r3, #0
 800354e:	d101      	bne.n	8003554 <xQueueReceive+0x40>
 8003550:	2301      	movs	r3, #1
 8003552:	e000      	b.n	8003556 <xQueueReceive+0x42>
 8003554:	2300      	movs	r3, #0
 8003556:	2b00      	cmp	r3, #0
 8003558:	d109      	bne.n	800356e <xQueueReceive+0x5a>
 800355a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800355e:	f383 8811 	msr	BASEPRI, r3
 8003562:	f3bf 8f6f 	isb	sy
 8003566:	f3bf 8f4f 	dsb	sy
 800356a:	61fb      	str	r3, [r7, #28]
 800356c:	e7fe      	b.n	800356c <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800356e:	f001 f89d 	bl	80046ac <xTaskGetSchedulerState>
 8003572:	4603      	mov	r3, r0
 8003574:	2b00      	cmp	r3, #0
 8003576:	d102      	bne.n	800357e <xQueueReceive+0x6a>
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d101      	bne.n	8003582 <xQueueReceive+0x6e>
 800357e:	2301      	movs	r3, #1
 8003580:	e000      	b.n	8003584 <xQueueReceive+0x70>
 8003582:	2300      	movs	r3, #0
 8003584:	2b00      	cmp	r3, #0
 8003586:	d109      	bne.n	800359c <xQueueReceive+0x88>
 8003588:	f04f 0350 	mov.w	r3, #80	; 0x50
 800358c:	f383 8811 	msr	BASEPRI, r3
 8003590:	f3bf 8f6f 	isb	sy
 8003594:	f3bf 8f4f 	dsb	sy
 8003598:	61bb      	str	r3, [r7, #24]
 800359a:	e7fe      	b.n	800359a <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800359c:	f001 fd5c 	bl	8005058 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80035a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035a4:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80035a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d01f      	beq.n	80035ec <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80035ac:	68b9      	ldr	r1, [r7, #8]
 80035ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80035b0:	f000 f973 	bl	800389a <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80035b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035b6:	1e5a      	subs	r2, r3, #1
 80035b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035ba:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80035bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035be:	691b      	ldr	r3, [r3, #16]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d00f      	beq.n	80035e4 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80035c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035c6:	3310      	adds	r3, #16
 80035c8:	4618      	mov	r0, r3
 80035ca:	f000 feb5 	bl	8004338 <xTaskRemoveFromEventList>
 80035ce:	4603      	mov	r3, r0
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d007      	beq.n	80035e4 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80035d4:	4b3c      	ldr	r3, [pc, #240]	; (80036c8 <xQueueReceive+0x1b4>)
 80035d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80035da:	601a      	str	r2, [r3, #0]
 80035dc:	f3bf 8f4f 	dsb	sy
 80035e0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80035e4:	f001 fd66 	bl	80050b4 <vPortExitCritical>
				return pdPASS;
 80035e8:	2301      	movs	r3, #1
 80035ea:	e069      	b.n	80036c0 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d103      	bne.n	80035fa <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80035f2:	f001 fd5f 	bl	80050b4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80035f6:	2300      	movs	r3, #0
 80035f8:	e062      	b.n	80036c0 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 80035fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d106      	bne.n	800360e <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003600:	f107 0310 	add.w	r3, r7, #16
 8003604:	4618      	mov	r0, r3
 8003606:	f000 fef9 	bl	80043fc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800360a:	2301      	movs	r3, #1
 800360c:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800360e:	f001 fd51 	bl	80050b4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003612:	f000 fc71 	bl	8003ef8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003616:	f001 fd1f 	bl	8005058 <vPortEnterCritical>
 800361a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800361c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003620:	b25b      	sxtb	r3, r3
 8003622:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003626:	d103      	bne.n	8003630 <xQueueReceive+0x11c>
 8003628:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800362a:	2200      	movs	r2, #0
 800362c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003632:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003636:	b25b      	sxtb	r3, r3
 8003638:	f1b3 3fff 	cmp.w	r3, #4294967295
 800363c:	d103      	bne.n	8003646 <xQueueReceive+0x132>
 800363e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003640:	2200      	movs	r2, #0
 8003642:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003646:	f001 fd35 	bl	80050b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800364a:	1d3a      	adds	r2, r7, #4
 800364c:	f107 0310 	add.w	r3, r7, #16
 8003650:	4611      	mov	r1, r2
 8003652:	4618      	mov	r0, r3
 8003654:	f000 fee8 	bl	8004428 <xTaskCheckForTimeOut>
 8003658:	4603      	mov	r3, r0
 800365a:	2b00      	cmp	r3, #0
 800365c:	d123      	bne.n	80036a6 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800365e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003660:	f000 f993 	bl	800398a <prvIsQueueEmpty>
 8003664:	4603      	mov	r3, r0
 8003666:	2b00      	cmp	r3, #0
 8003668:	d017      	beq.n	800369a <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800366a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800366c:	3324      	adds	r3, #36	; 0x24
 800366e:	687a      	ldr	r2, [r7, #4]
 8003670:	4611      	mov	r1, r2
 8003672:	4618      	mov	r0, r3
 8003674:	f000 fe12 	bl	800429c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003678:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800367a:	f000 f934 	bl	80038e6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800367e:	f000 fc49 	bl	8003f14 <xTaskResumeAll>
 8003682:	4603      	mov	r3, r0
 8003684:	2b00      	cmp	r3, #0
 8003686:	d189      	bne.n	800359c <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8003688:	4b0f      	ldr	r3, [pc, #60]	; (80036c8 <xQueueReceive+0x1b4>)
 800368a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800368e:	601a      	str	r2, [r3, #0]
 8003690:	f3bf 8f4f 	dsb	sy
 8003694:	f3bf 8f6f 	isb	sy
 8003698:	e780      	b.n	800359c <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800369a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800369c:	f000 f923 	bl	80038e6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80036a0:	f000 fc38 	bl	8003f14 <xTaskResumeAll>
 80036a4:	e77a      	b.n	800359c <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80036a6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80036a8:	f000 f91d 	bl	80038e6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80036ac:	f000 fc32 	bl	8003f14 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80036b0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80036b2:	f000 f96a 	bl	800398a <prvIsQueueEmpty>
 80036b6:	4603      	mov	r3, r0
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	f43f af6f 	beq.w	800359c <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80036be:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80036c0:	4618      	mov	r0, r3
 80036c2:	3730      	adds	r7, #48	; 0x30
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bd80      	pop	{r7, pc}
 80036c8:	e000ed04 	.word	0xe000ed04

080036cc <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b08e      	sub	sp, #56	; 0x38
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	60f8      	str	r0, [r7, #12]
 80036d4:	60b9      	str	r1, [r7, #8]
 80036d6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80036dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d109      	bne.n	80036f6 <xQueueReceiveFromISR+0x2a>
 80036e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036e6:	f383 8811 	msr	BASEPRI, r3
 80036ea:	f3bf 8f6f 	isb	sy
 80036ee:	f3bf 8f4f 	dsb	sy
 80036f2:	623b      	str	r3, [r7, #32]
 80036f4:	e7fe      	b.n	80036f4 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d103      	bne.n	8003704 <xQueueReceiveFromISR+0x38>
 80036fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003700:	2b00      	cmp	r3, #0
 8003702:	d101      	bne.n	8003708 <xQueueReceiveFromISR+0x3c>
 8003704:	2301      	movs	r3, #1
 8003706:	e000      	b.n	800370a <xQueueReceiveFromISR+0x3e>
 8003708:	2300      	movs	r3, #0
 800370a:	2b00      	cmp	r3, #0
 800370c:	d109      	bne.n	8003722 <xQueueReceiveFromISR+0x56>
 800370e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003712:	f383 8811 	msr	BASEPRI, r3
 8003716:	f3bf 8f6f 	isb	sy
 800371a:	f3bf 8f4f 	dsb	sy
 800371e:	61fb      	str	r3, [r7, #28]
 8003720:	e7fe      	b.n	8003720 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003722:	f001 fd53 	bl	80051cc <vPortValidateInterruptPriority>
	__asm volatile
 8003726:	f3ef 8211 	mrs	r2, BASEPRI
 800372a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800372e:	f383 8811 	msr	BASEPRI, r3
 8003732:	f3bf 8f6f 	isb	sy
 8003736:	f3bf 8f4f 	dsb	sy
 800373a:	61ba      	str	r2, [r7, #24]
 800373c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800373e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003740:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003742:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003744:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003746:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003748:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800374a:	2b00      	cmp	r3, #0
 800374c:	d02f      	beq.n	80037ae <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800374e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003750:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003754:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003758:	68b9      	ldr	r1, [r7, #8]
 800375a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800375c:	f000 f89d 	bl	800389a <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003760:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003762:	1e5a      	subs	r2, r3, #1
 8003764:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003766:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8003768:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800376c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003770:	d112      	bne.n	8003798 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003772:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003774:	691b      	ldr	r3, [r3, #16]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d016      	beq.n	80037a8 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800377a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800377c:	3310      	adds	r3, #16
 800377e:	4618      	mov	r0, r3
 8003780:	f000 fdda 	bl	8004338 <xTaskRemoveFromEventList>
 8003784:	4603      	mov	r3, r0
 8003786:	2b00      	cmp	r3, #0
 8003788:	d00e      	beq.n	80037a8 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d00b      	beq.n	80037a8 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2201      	movs	r2, #1
 8003794:	601a      	str	r2, [r3, #0]
 8003796:	e007      	b.n	80037a8 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8003798:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800379c:	3301      	adds	r3, #1
 800379e:	b2db      	uxtb	r3, r3
 80037a0:	b25a      	sxtb	r2, r3
 80037a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80037a8:	2301      	movs	r3, #1
 80037aa:	637b      	str	r3, [r7, #52]	; 0x34
 80037ac:	e001      	b.n	80037b2 <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 80037ae:	2300      	movs	r3, #0
 80037b0:	637b      	str	r3, [r7, #52]	; 0x34
 80037b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037b4:	613b      	str	r3, [r7, #16]
	__asm volatile
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80037bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80037be:	4618      	mov	r0, r3
 80037c0:	3738      	adds	r7, #56	; 0x38
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}

080037c6 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80037c6:	b580      	push	{r7, lr}
 80037c8:	b086      	sub	sp, #24
 80037ca:	af00      	add	r7, sp, #0
 80037cc:	60f8      	str	r0, [r7, #12]
 80037ce:	60b9      	str	r1, [r7, #8]
 80037d0:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80037d2:	2300      	movs	r3, #0
 80037d4:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037da:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d10d      	bne.n	8003800 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d14d      	bne.n	8003888 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	4618      	mov	r0, r3
 80037f2:	f000 ff79 	bl	80046e8 <xTaskPriorityDisinherit>
 80037f6:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	2200      	movs	r2, #0
 80037fc:	605a      	str	r2, [r3, #4]
 80037fe:	e043      	b.n	8003888 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d119      	bne.n	800383a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	6898      	ldr	r0, [r3, #8]
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800380e:	461a      	mov	r2, r3
 8003810:	68b9      	ldr	r1, [r7, #8]
 8003812:	f001 ff2d 	bl	8005670 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	689a      	ldr	r2, [r3, #8]
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800381e:	441a      	add	r2, r3
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	689a      	ldr	r2, [r3, #8]
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	429a      	cmp	r2, r3
 800382e:	d32b      	bcc.n	8003888 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681a      	ldr	r2, [r3, #0]
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	609a      	str	r2, [r3, #8]
 8003838:	e026      	b.n	8003888 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	68d8      	ldr	r0, [r3, #12]
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003842:	461a      	mov	r2, r3
 8003844:	68b9      	ldr	r1, [r7, #8]
 8003846:	f001 ff13 	bl	8005670 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	68da      	ldr	r2, [r3, #12]
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003852:	425b      	negs	r3, r3
 8003854:	441a      	add	r2, r3
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	68da      	ldr	r2, [r3, #12]
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	429a      	cmp	r2, r3
 8003864:	d207      	bcs.n	8003876 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	685a      	ldr	r2, [r3, #4]
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800386e:	425b      	negs	r3, r3
 8003870:	441a      	add	r2, r3
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2b02      	cmp	r3, #2
 800387a:	d105      	bne.n	8003888 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800387c:	693b      	ldr	r3, [r7, #16]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d002      	beq.n	8003888 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003882:	693b      	ldr	r3, [r7, #16]
 8003884:	3b01      	subs	r3, #1
 8003886:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003888:	693b      	ldr	r3, [r7, #16]
 800388a:	1c5a      	adds	r2, r3, #1
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003890:	697b      	ldr	r3, [r7, #20]
}
 8003892:	4618      	mov	r0, r3
 8003894:	3718      	adds	r7, #24
 8003896:	46bd      	mov	sp, r7
 8003898:	bd80      	pop	{r7, pc}

0800389a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800389a:	b580      	push	{r7, lr}
 800389c:	b082      	sub	sp, #8
 800389e:	af00      	add	r7, sp, #0
 80038a0:	6078      	str	r0, [r7, #4]
 80038a2:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d018      	beq.n	80038de <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	68da      	ldr	r2, [r3, #12]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038b4:	441a      	add	r2, r3
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	68da      	ldr	r2, [r3, #12]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	429a      	cmp	r2, r3
 80038c4:	d303      	bcc.n	80038ce <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	68d9      	ldr	r1, [r3, #12]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038d6:	461a      	mov	r2, r3
 80038d8:	6838      	ldr	r0, [r7, #0]
 80038da:	f001 fec9 	bl	8005670 <memcpy>
	}
}
 80038de:	bf00      	nop
 80038e0:	3708      	adds	r7, #8
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bd80      	pop	{r7, pc}

080038e6 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80038e6:	b580      	push	{r7, lr}
 80038e8:	b084      	sub	sp, #16
 80038ea:	af00      	add	r7, sp, #0
 80038ec:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80038ee:	f001 fbb3 	bl	8005058 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80038f8:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80038fa:	e011      	b.n	8003920 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003900:	2b00      	cmp	r3, #0
 8003902:	d012      	beq.n	800392a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	3324      	adds	r3, #36	; 0x24
 8003908:	4618      	mov	r0, r3
 800390a:	f000 fd15 	bl	8004338 <xTaskRemoveFromEventList>
 800390e:	4603      	mov	r3, r0
 8003910:	2b00      	cmp	r3, #0
 8003912:	d001      	beq.n	8003918 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003914:	f000 fde8 	bl	80044e8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003918:	7bfb      	ldrb	r3, [r7, #15]
 800391a:	3b01      	subs	r3, #1
 800391c:	b2db      	uxtb	r3, r3
 800391e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003920:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003924:	2b00      	cmp	r3, #0
 8003926:	dce9      	bgt.n	80038fc <prvUnlockQueue+0x16>
 8003928:	e000      	b.n	800392c <prvUnlockQueue+0x46>
					break;
 800392a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	22ff      	movs	r2, #255	; 0xff
 8003930:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003934:	f001 fbbe 	bl	80050b4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003938:	f001 fb8e 	bl	8005058 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003942:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003944:	e011      	b.n	800396a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	691b      	ldr	r3, [r3, #16]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d012      	beq.n	8003974 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	3310      	adds	r3, #16
 8003952:	4618      	mov	r0, r3
 8003954:	f000 fcf0 	bl	8004338 <xTaskRemoveFromEventList>
 8003958:	4603      	mov	r3, r0
 800395a:	2b00      	cmp	r3, #0
 800395c:	d001      	beq.n	8003962 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800395e:	f000 fdc3 	bl	80044e8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003962:	7bbb      	ldrb	r3, [r7, #14]
 8003964:	3b01      	subs	r3, #1
 8003966:	b2db      	uxtb	r3, r3
 8003968:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800396a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800396e:	2b00      	cmp	r3, #0
 8003970:	dce9      	bgt.n	8003946 <prvUnlockQueue+0x60>
 8003972:	e000      	b.n	8003976 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003974:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	22ff      	movs	r2, #255	; 0xff
 800397a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800397e:	f001 fb99 	bl	80050b4 <vPortExitCritical>
}
 8003982:	bf00      	nop
 8003984:	3710      	adds	r7, #16
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}

0800398a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800398a:	b580      	push	{r7, lr}
 800398c:	b084      	sub	sp, #16
 800398e:	af00      	add	r7, sp, #0
 8003990:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003992:	f001 fb61 	bl	8005058 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800399a:	2b00      	cmp	r3, #0
 800399c:	d102      	bne.n	80039a4 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800399e:	2301      	movs	r3, #1
 80039a0:	60fb      	str	r3, [r7, #12]
 80039a2:	e001      	b.n	80039a8 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80039a4:	2300      	movs	r3, #0
 80039a6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80039a8:	f001 fb84 	bl	80050b4 <vPortExitCritical>

	return xReturn;
 80039ac:	68fb      	ldr	r3, [r7, #12]
}
 80039ae:	4618      	mov	r0, r3
 80039b0:	3710      	adds	r7, #16
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bd80      	pop	{r7, pc}

080039b6 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80039b6:	b580      	push	{r7, lr}
 80039b8:	b084      	sub	sp, #16
 80039ba:	af00      	add	r7, sp, #0
 80039bc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80039be:	f001 fb4b 	bl	8005058 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039ca:	429a      	cmp	r2, r3
 80039cc:	d102      	bne.n	80039d4 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80039ce:	2301      	movs	r3, #1
 80039d0:	60fb      	str	r3, [r7, #12]
 80039d2:	e001      	b.n	80039d8 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80039d4:	2300      	movs	r3, #0
 80039d6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80039d8:	f001 fb6c 	bl	80050b4 <vPortExitCritical>

	return xReturn;
 80039dc:	68fb      	ldr	r3, [r7, #12]
}
 80039de:	4618      	mov	r0, r3
 80039e0:	3710      	adds	r7, #16
 80039e2:	46bd      	mov	sp, r7
 80039e4:	bd80      	pop	{r7, pc}
	...

080039e8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80039e8:	b480      	push	{r7}
 80039ea:	b085      	sub	sp, #20
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
 80039f0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80039f2:	2300      	movs	r3, #0
 80039f4:	60fb      	str	r3, [r7, #12]
 80039f6:	e014      	b.n	8003a22 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80039f8:	4a0e      	ldr	r2, [pc, #56]	; (8003a34 <vQueueAddToRegistry+0x4c>)
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d10b      	bne.n	8003a1c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003a04:	490b      	ldr	r1, [pc, #44]	; (8003a34 <vQueueAddToRegistry+0x4c>)
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	683a      	ldr	r2, [r7, #0]
 8003a0a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003a0e:	4a09      	ldr	r2, [pc, #36]	; (8003a34 <vQueueAddToRegistry+0x4c>)
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	00db      	lsls	r3, r3, #3
 8003a14:	4413      	add	r3, r2
 8003a16:	687a      	ldr	r2, [r7, #4]
 8003a18:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003a1a:	e005      	b.n	8003a28 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	3301      	adds	r3, #1
 8003a20:	60fb      	str	r3, [r7, #12]
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	2b07      	cmp	r3, #7
 8003a26:	d9e7      	bls.n	80039f8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003a28:	bf00      	nop
 8003a2a:	3714      	adds	r7, #20
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bc80      	pop	{r7}
 8003a30:	4770      	bx	lr
 8003a32:	bf00      	nop
 8003a34:	20001d7c 	.word	0x20001d7c

08003a38 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b086      	sub	sp, #24
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	60f8      	str	r0, [r7, #12]
 8003a40:	60b9      	str	r1, [r7, #8]
 8003a42:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003a48:	f001 fb06 	bl	8005058 <vPortEnterCritical>
 8003a4c:	697b      	ldr	r3, [r7, #20]
 8003a4e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003a52:	b25b      	sxtb	r3, r3
 8003a54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a58:	d103      	bne.n	8003a62 <vQueueWaitForMessageRestricted+0x2a>
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003a62:	697b      	ldr	r3, [r7, #20]
 8003a64:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003a68:	b25b      	sxtb	r3, r3
 8003a6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a6e:	d103      	bne.n	8003a78 <vQueueWaitForMessageRestricted+0x40>
 8003a70:	697b      	ldr	r3, [r7, #20]
 8003a72:	2200      	movs	r2, #0
 8003a74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003a78:	f001 fb1c 	bl	80050b4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d106      	bne.n	8003a92 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003a84:	697b      	ldr	r3, [r7, #20]
 8003a86:	3324      	adds	r3, #36	; 0x24
 8003a88:	687a      	ldr	r2, [r7, #4]
 8003a8a:	68b9      	ldr	r1, [r7, #8]
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	f000 fc29 	bl	80042e4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003a92:	6978      	ldr	r0, [r7, #20]
 8003a94:	f7ff ff27 	bl	80038e6 <prvUnlockQueue>
	}
 8003a98:	bf00      	nop
 8003a9a:	3718      	adds	r7, #24
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}

08003aa0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b08e      	sub	sp, #56	; 0x38
 8003aa4:	af04      	add	r7, sp, #16
 8003aa6:	60f8      	str	r0, [r7, #12]
 8003aa8:	60b9      	str	r1, [r7, #8]
 8003aaa:	607a      	str	r2, [r7, #4]
 8003aac:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003aae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d109      	bne.n	8003ac8 <xTaskCreateStatic+0x28>
	__asm volatile
 8003ab4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ab8:	f383 8811 	msr	BASEPRI, r3
 8003abc:	f3bf 8f6f 	isb	sy
 8003ac0:	f3bf 8f4f 	dsb	sy
 8003ac4:	623b      	str	r3, [r7, #32]
 8003ac6:	e7fe      	b.n	8003ac6 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8003ac8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d109      	bne.n	8003ae2 <xTaskCreateStatic+0x42>
 8003ace:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ad2:	f383 8811 	msr	BASEPRI, r3
 8003ad6:	f3bf 8f6f 	isb	sy
 8003ada:	f3bf 8f4f 	dsb	sy
 8003ade:	61fb      	str	r3, [r7, #28]
 8003ae0:	e7fe      	b.n	8003ae0 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003ae2:	235c      	movs	r3, #92	; 0x5c
 8003ae4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003ae6:	693b      	ldr	r3, [r7, #16]
 8003ae8:	2b5c      	cmp	r3, #92	; 0x5c
 8003aea:	d009      	beq.n	8003b00 <xTaskCreateStatic+0x60>
 8003aec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003af0:	f383 8811 	msr	BASEPRI, r3
 8003af4:	f3bf 8f6f 	isb	sy
 8003af8:	f3bf 8f4f 	dsb	sy
 8003afc:	61bb      	str	r3, [r7, #24]
 8003afe:	e7fe      	b.n	8003afe <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003b00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d01e      	beq.n	8003b44 <xTaskCreateStatic+0xa4>
 8003b06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d01b      	beq.n	8003b44 <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003b0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b0e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b12:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003b14:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b18:	2202      	movs	r2, #2
 8003b1a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003b1e:	2300      	movs	r3, #0
 8003b20:	9303      	str	r3, [sp, #12]
 8003b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b24:	9302      	str	r3, [sp, #8]
 8003b26:	f107 0314 	add.w	r3, r7, #20
 8003b2a:	9301      	str	r3, [sp, #4]
 8003b2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b2e:	9300      	str	r3, [sp, #0]
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	687a      	ldr	r2, [r7, #4]
 8003b34:	68b9      	ldr	r1, [r7, #8]
 8003b36:	68f8      	ldr	r0, [r7, #12]
 8003b38:	f000 f850 	bl	8003bdc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003b3c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003b3e:	f000 f8d3 	bl	8003ce8 <prvAddNewTaskToReadyList>
 8003b42:	e001      	b.n	8003b48 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8003b44:	2300      	movs	r3, #0
 8003b46:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003b48:	697b      	ldr	r3, [r7, #20]
	}
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	3728      	adds	r7, #40	; 0x28
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}

08003b52 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003b52:	b580      	push	{r7, lr}
 8003b54:	b08c      	sub	sp, #48	; 0x30
 8003b56:	af04      	add	r7, sp, #16
 8003b58:	60f8      	str	r0, [r7, #12]
 8003b5a:	60b9      	str	r1, [r7, #8]
 8003b5c:	603b      	str	r3, [r7, #0]
 8003b5e:	4613      	mov	r3, r2
 8003b60:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b62:	88fb      	ldrh	r3, [r7, #6]
 8003b64:	009b      	lsls	r3, r3, #2
 8003b66:	4618      	mov	r0, r3
 8003b68:	f001 fb6c 	bl	8005244 <pvPortMalloc>
 8003b6c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003b6e:	697b      	ldr	r3, [r7, #20]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d00e      	beq.n	8003b92 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8003b74:	205c      	movs	r0, #92	; 0x5c
 8003b76:	f001 fb65 	bl	8005244 <pvPortMalloc>
 8003b7a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003b7c:	69fb      	ldr	r3, [r7, #28]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d003      	beq.n	8003b8a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003b82:	69fb      	ldr	r3, [r7, #28]
 8003b84:	697a      	ldr	r2, [r7, #20]
 8003b86:	631a      	str	r2, [r3, #48]	; 0x30
 8003b88:	e005      	b.n	8003b96 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003b8a:	6978      	ldr	r0, [r7, #20]
 8003b8c:	f001 fc1c 	bl	80053c8 <vPortFree>
 8003b90:	e001      	b.n	8003b96 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003b92:	2300      	movs	r3, #0
 8003b94:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003b96:	69fb      	ldr	r3, [r7, #28]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d017      	beq.n	8003bcc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003b9c:	69fb      	ldr	r3, [r7, #28]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003ba4:	88fa      	ldrh	r2, [r7, #6]
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	9303      	str	r3, [sp, #12]
 8003baa:	69fb      	ldr	r3, [r7, #28]
 8003bac:	9302      	str	r3, [sp, #8]
 8003bae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bb0:	9301      	str	r3, [sp, #4]
 8003bb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bb4:	9300      	str	r3, [sp, #0]
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	68b9      	ldr	r1, [r7, #8]
 8003bba:	68f8      	ldr	r0, [r7, #12]
 8003bbc:	f000 f80e 	bl	8003bdc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003bc0:	69f8      	ldr	r0, [r7, #28]
 8003bc2:	f000 f891 	bl	8003ce8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	61bb      	str	r3, [r7, #24]
 8003bca:	e002      	b.n	8003bd2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003bcc:	f04f 33ff 	mov.w	r3, #4294967295
 8003bd0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003bd2:	69bb      	ldr	r3, [r7, #24]
	}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	3720      	adds	r7, #32
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bd80      	pop	{r7, pc}

08003bdc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b088      	sub	sp, #32
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	60f8      	str	r0, [r7, #12]
 8003be4:	60b9      	str	r1, [r7, #8]
 8003be6:	607a      	str	r2, [r7, #4]
 8003be8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003bea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bec:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	009b      	lsls	r3, r3, #2
 8003bf2:	461a      	mov	r2, r3
 8003bf4:	21a5      	movs	r1, #165	; 0xa5
 8003bf6:	f001 fd46 	bl	8005686 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8003bfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bfc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003c04:	3b01      	subs	r3, #1
 8003c06:	009b      	lsls	r3, r3, #2
 8003c08:	4413      	add	r3, r2
 8003c0a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003c0c:	69bb      	ldr	r3, [r7, #24]
 8003c0e:	f023 0307 	bic.w	r3, r3, #7
 8003c12:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003c14:	69bb      	ldr	r3, [r7, #24]
 8003c16:	f003 0307 	and.w	r3, r3, #7
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d009      	beq.n	8003c32 <prvInitialiseNewTask+0x56>
 8003c1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c22:	f383 8811 	msr	BASEPRI, r3
 8003c26:	f3bf 8f6f 	isb	sy
 8003c2a:	f3bf 8f4f 	dsb	sy
 8003c2e:	617b      	str	r3, [r7, #20]
 8003c30:	e7fe      	b.n	8003c30 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003c32:	2300      	movs	r3, #0
 8003c34:	61fb      	str	r3, [r7, #28]
 8003c36:	e012      	b.n	8003c5e <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003c38:	68ba      	ldr	r2, [r7, #8]
 8003c3a:	69fb      	ldr	r3, [r7, #28]
 8003c3c:	4413      	add	r3, r2
 8003c3e:	7819      	ldrb	r1, [r3, #0]
 8003c40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003c42:	69fb      	ldr	r3, [r7, #28]
 8003c44:	4413      	add	r3, r2
 8003c46:	3334      	adds	r3, #52	; 0x34
 8003c48:	460a      	mov	r2, r1
 8003c4a:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8003c4c:	68ba      	ldr	r2, [r7, #8]
 8003c4e:	69fb      	ldr	r3, [r7, #28]
 8003c50:	4413      	add	r3, r2
 8003c52:	781b      	ldrb	r3, [r3, #0]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d006      	beq.n	8003c66 <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003c58:	69fb      	ldr	r3, [r7, #28]
 8003c5a:	3301      	adds	r3, #1
 8003c5c:	61fb      	str	r3, [r7, #28]
 8003c5e:	69fb      	ldr	r3, [r7, #28]
 8003c60:	2b0f      	cmp	r3, #15
 8003c62:	d9e9      	bls.n	8003c38 <prvInitialiseNewTask+0x5c>
 8003c64:	e000      	b.n	8003c68 <prvInitialiseNewTask+0x8c>
		{
			break;
 8003c66:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003c68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003c70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c72:	2b37      	cmp	r3, #55	; 0x37
 8003c74:	d901      	bls.n	8003c7a <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003c76:	2337      	movs	r3, #55	; 0x37
 8003c78:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003c7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c7c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c7e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003c80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c82:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c84:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003c86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c88:	2200      	movs	r2, #0
 8003c8a:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003c8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c8e:	3304      	adds	r3, #4
 8003c90:	4618      	mov	r0, r3
 8003c92:	f7ff f8e6 	bl	8002e62 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003c96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c98:	3318      	adds	r3, #24
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f7ff f8e1 	bl	8002e62 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003ca0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ca2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ca4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ca6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ca8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003cac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cae:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003cb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cb2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003cb4:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003cb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cb8:	2200      	movs	r2, #0
 8003cba:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003cbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003cc4:	683a      	ldr	r2, [r7, #0]
 8003cc6:	68f9      	ldr	r1, [r7, #12]
 8003cc8:	69b8      	ldr	r0, [r7, #24]
 8003cca:	f001 f8d7 	bl	8004e7c <pxPortInitialiseStack>
 8003cce:	4602      	mov	r2, r0
 8003cd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cd2:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8003cd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d002      	beq.n	8003ce0 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003cda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cdc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003cde:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003ce0:	bf00      	nop
 8003ce2:	3720      	adds	r7, #32
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	bd80      	pop	{r7, pc}

08003ce8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b082      	sub	sp, #8
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003cf0:	f001 f9b2 	bl	8005058 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003cf4:	4b2d      	ldr	r3, [pc, #180]	; (8003dac <prvAddNewTaskToReadyList+0xc4>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	3301      	adds	r3, #1
 8003cfa:	4a2c      	ldr	r2, [pc, #176]	; (8003dac <prvAddNewTaskToReadyList+0xc4>)
 8003cfc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003cfe:	4b2c      	ldr	r3, [pc, #176]	; (8003db0 <prvAddNewTaskToReadyList+0xc8>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d109      	bne.n	8003d1a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003d06:	4a2a      	ldr	r2, [pc, #168]	; (8003db0 <prvAddNewTaskToReadyList+0xc8>)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003d0c:	4b27      	ldr	r3, [pc, #156]	; (8003dac <prvAddNewTaskToReadyList+0xc4>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	2b01      	cmp	r3, #1
 8003d12:	d110      	bne.n	8003d36 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003d14:	f000 fc0c 	bl	8004530 <prvInitialiseTaskLists>
 8003d18:	e00d      	b.n	8003d36 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003d1a:	4b26      	ldr	r3, [pc, #152]	; (8003db4 <prvAddNewTaskToReadyList+0xcc>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d109      	bne.n	8003d36 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003d22:	4b23      	ldr	r3, [pc, #140]	; (8003db0 <prvAddNewTaskToReadyList+0xc8>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d2c:	429a      	cmp	r2, r3
 8003d2e:	d802      	bhi.n	8003d36 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003d30:	4a1f      	ldr	r2, [pc, #124]	; (8003db0 <prvAddNewTaskToReadyList+0xc8>)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003d36:	4b20      	ldr	r3, [pc, #128]	; (8003db8 <prvAddNewTaskToReadyList+0xd0>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	3301      	adds	r3, #1
 8003d3c:	4a1e      	ldr	r2, [pc, #120]	; (8003db8 <prvAddNewTaskToReadyList+0xd0>)
 8003d3e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003d40:	4b1d      	ldr	r3, [pc, #116]	; (8003db8 <prvAddNewTaskToReadyList+0xd0>)
 8003d42:	681a      	ldr	r2, [r3, #0]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d4c:	4b1b      	ldr	r3, [pc, #108]	; (8003dbc <prvAddNewTaskToReadyList+0xd4>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	429a      	cmp	r2, r3
 8003d52:	d903      	bls.n	8003d5c <prvAddNewTaskToReadyList+0x74>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d58:	4a18      	ldr	r2, [pc, #96]	; (8003dbc <prvAddNewTaskToReadyList+0xd4>)
 8003d5a:	6013      	str	r3, [r2, #0]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d60:	4613      	mov	r3, r2
 8003d62:	009b      	lsls	r3, r3, #2
 8003d64:	4413      	add	r3, r2
 8003d66:	009b      	lsls	r3, r3, #2
 8003d68:	4a15      	ldr	r2, [pc, #84]	; (8003dc0 <prvAddNewTaskToReadyList+0xd8>)
 8003d6a:	441a      	add	r2, r3
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	3304      	adds	r3, #4
 8003d70:	4619      	mov	r1, r3
 8003d72:	4610      	mov	r0, r2
 8003d74:	f7ff f881 	bl	8002e7a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003d78:	f001 f99c 	bl	80050b4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003d7c:	4b0d      	ldr	r3, [pc, #52]	; (8003db4 <prvAddNewTaskToReadyList+0xcc>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d00e      	beq.n	8003da2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003d84:	4b0a      	ldr	r3, [pc, #40]	; (8003db0 <prvAddNewTaskToReadyList+0xc8>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d8e:	429a      	cmp	r2, r3
 8003d90:	d207      	bcs.n	8003da2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003d92:	4b0c      	ldr	r3, [pc, #48]	; (8003dc4 <prvAddNewTaskToReadyList+0xdc>)
 8003d94:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003d98:	601a      	str	r2, [r3, #0]
 8003d9a:	f3bf 8f4f 	dsb	sy
 8003d9e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003da2:	bf00      	nop
 8003da4:	3708      	adds	r7, #8
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}
 8003daa:	bf00      	nop
 8003dac:	20000d90 	.word	0x20000d90
 8003db0:	200008bc 	.word	0x200008bc
 8003db4:	20000d9c 	.word	0x20000d9c
 8003db8:	20000dac 	.word	0x20000dac
 8003dbc:	20000d98 	.word	0x20000d98
 8003dc0:	200008c0 	.word	0x200008c0
 8003dc4:	e000ed04 	.word	0xe000ed04

08003dc8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b084      	sub	sp, #16
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d016      	beq.n	8003e08 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003dda:	4b13      	ldr	r3, [pc, #76]	; (8003e28 <vTaskDelay+0x60>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d009      	beq.n	8003df6 <vTaskDelay+0x2e>
 8003de2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003de6:	f383 8811 	msr	BASEPRI, r3
 8003dea:	f3bf 8f6f 	isb	sy
 8003dee:	f3bf 8f4f 	dsb	sy
 8003df2:	60bb      	str	r3, [r7, #8]
 8003df4:	e7fe      	b.n	8003df4 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8003df6:	f000 f87f 	bl	8003ef8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003dfa:	2100      	movs	r1, #0
 8003dfc:	6878      	ldr	r0, [r7, #4]
 8003dfe:	f000 fcdf 	bl	80047c0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003e02:	f000 f887 	bl	8003f14 <xTaskResumeAll>
 8003e06:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d107      	bne.n	8003e1e <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8003e0e:	4b07      	ldr	r3, [pc, #28]	; (8003e2c <vTaskDelay+0x64>)
 8003e10:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e14:	601a      	str	r2, [r3, #0]
 8003e16:	f3bf 8f4f 	dsb	sy
 8003e1a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003e1e:	bf00      	nop
 8003e20:	3710      	adds	r7, #16
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}
 8003e26:	bf00      	nop
 8003e28:	20000db8 	.word	0x20000db8
 8003e2c:	e000ed04 	.word	0xe000ed04

08003e30 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b08a      	sub	sp, #40	; 0x28
 8003e34:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003e36:	2300      	movs	r3, #0
 8003e38:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003e3e:	463a      	mov	r2, r7
 8003e40:	1d39      	adds	r1, r7, #4
 8003e42:	f107 0308 	add.w	r3, r7, #8
 8003e46:	4618      	mov	r0, r3
 8003e48:	f7fe ffba 	bl	8002dc0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003e4c:	6839      	ldr	r1, [r7, #0]
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	68ba      	ldr	r2, [r7, #8]
 8003e52:	9202      	str	r2, [sp, #8]
 8003e54:	9301      	str	r3, [sp, #4]
 8003e56:	2300      	movs	r3, #0
 8003e58:	9300      	str	r3, [sp, #0]
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	460a      	mov	r2, r1
 8003e5e:	4920      	ldr	r1, [pc, #128]	; (8003ee0 <vTaskStartScheduler+0xb0>)
 8003e60:	4820      	ldr	r0, [pc, #128]	; (8003ee4 <vTaskStartScheduler+0xb4>)
 8003e62:	f7ff fe1d 	bl	8003aa0 <xTaskCreateStatic>
 8003e66:	4602      	mov	r2, r0
 8003e68:	4b1f      	ldr	r3, [pc, #124]	; (8003ee8 <vTaskStartScheduler+0xb8>)
 8003e6a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003e6c:	4b1e      	ldr	r3, [pc, #120]	; (8003ee8 <vTaskStartScheduler+0xb8>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d002      	beq.n	8003e7a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003e74:	2301      	movs	r3, #1
 8003e76:	617b      	str	r3, [r7, #20]
 8003e78:	e001      	b.n	8003e7e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	d102      	bne.n	8003e8a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003e84:	f000 fcf0 	bl	8004868 <xTimerCreateTimerTask>
 8003e88:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003e8a:	697b      	ldr	r3, [r7, #20]
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	d115      	bne.n	8003ebc <vTaskStartScheduler+0x8c>
 8003e90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e94:	f383 8811 	msr	BASEPRI, r3
 8003e98:	f3bf 8f6f 	isb	sy
 8003e9c:	f3bf 8f4f 	dsb	sy
 8003ea0:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003ea2:	4b12      	ldr	r3, [pc, #72]	; (8003eec <vTaskStartScheduler+0xbc>)
 8003ea4:	f04f 32ff 	mov.w	r2, #4294967295
 8003ea8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003eaa:	4b11      	ldr	r3, [pc, #68]	; (8003ef0 <vTaskStartScheduler+0xc0>)
 8003eac:	2201      	movs	r2, #1
 8003eae:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8003eb0:	4b10      	ldr	r3, [pc, #64]	; (8003ef4 <vTaskStartScheduler+0xc4>)
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003eb6:	f001 f85f 	bl	8004f78 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003eba:	e00d      	b.n	8003ed8 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003ebc:	697b      	ldr	r3, [r7, #20]
 8003ebe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ec2:	d109      	bne.n	8003ed8 <vTaskStartScheduler+0xa8>
 8003ec4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ec8:	f383 8811 	msr	BASEPRI, r3
 8003ecc:	f3bf 8f6f 	isb	sy
 8003ed0:	f3bf 8f4f 	dsb	sy
 8003ed4:	60fb      	str	r3, [r7, #12]
 8003ed6:	e7fe      	b.n	8003ed6 <vTaskStartScheduler+0xa6>
}
 8003ed8:	bf00      	nop
 8003eda:	3718      	adds	r7, #24
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bd80      	pop	{r7, pc}
 8003ee0:	08005988 	.word	0x08005988
 8003ee4:	08004501 	.word	0x08004501
 8003ee8:	20000db4 	.word	0x20000db4
 8003eec:	20000db0 	.word	0x20000db0
 8003ef0:	20000d9c 	.word	0x20000d9c
 8003ef4:	20000d94 	.word	0x20000d94

08003ef8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003ef8:	b480      	push	{r7}
 8003efa:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8003efc:	4b04      	ldr	r3, [pc, #16]	; (8003f10 <vTaskSuspendAll+0x18>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	3301      	adds	r3, #1
 8003f02:	4a03      	ldr	r2, [pc, #12]	; (8003f10 <vTaskSuspendAll+0x18>)
 8003f04:	6013      	str	r3, [r2, #0]
}
 8003f06:	bf00      	nop
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bc80      	pop	{r7}
 8003f0c:	4770      	bx	lr
 8003f0e:	bf00      	nop
 8003f10:	20000db8 	.word	0x20000db8

08003f14 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b084      	sub	sp, #16
 8003f18:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003f1e:	2300      	movs	r3, #0
 8003f20:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003f22:	4b41      	ldr	r3, [pc, #260]	; (8004028 <xTaskResumeAll+0x114>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d109      	bne.n	8003f3e <xTaskResumeAll+0x2a>
 8003f2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f2e:	f383 8811 	msr	BASEPRI, r3
 8003f32:	f3bf 8f6f 	isb	sy
 8003f36:	f3bf 8f4f 	dsb	sy
 8003f3a:	603b      	str	r3, [r7, #0]
 8003f3c:	e7fe      	b.n	8003f3c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003f3e:	f001 f88b 	bl	8005058 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003f42:	4b39      	ldr	r3, [pc, #228]	; (8004028 <xTaskResumeAll+0x114>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	3b01      	subs	r3, #1
 8003f48:	4a37      	ldr	r2, [pc, #220]	; (8004028 <xTaskResumeAll+0x114>)
 8003f4a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f4c:	4b36      	ldr	r3, [pc, #216]	; (8004028 <xTaskResumeAll+0x114>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d162      	bne.n	800401a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003f54:	4b35      	ldr	r3, [pc, #212]	; (800402c <xTaskResumeAll+0x118>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d05e      	beq.n	800401a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003f5c:	e02f      	b.n	8003fbe <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8003f5e:	4b34      	ldr	r3, [pc, #208]	; (8004030 <xTaskResumeAll+0x11c>)
 8003f60:	68db      	ldr	r3, [r3, #12]
 8003f62:	68db      	ldr	r3, [r3, #12]
 8003f64:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	3318      	adds	r3, #24
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	f7fe ffe0 	bl	8002f30 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	3304      	adds	r3, #4
 8003f74:	4618      	mov	r0, r3
 8003f76:	f7fe ffdb 	bl	8002f30 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f7e:	4b2d      	ldr	r3, [pc, #180]	; (8004034 <xTaskResumeAll+0x120>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	429a      	cmp	r2, r3
 8003f84:	d903      	bls.n	8003f8e <xTaskResumeAll+0x7a>
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f8a:	4a2a      	ldr	r2, [pc, #168]	; (8004034 <xTaskResumeAll+0x120>)
 8003f8c:	6013      	str	r3, [r2, #0]
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f92:	4613      	mov	r3, r2
 8003f94:	009b      	lsls	r3, r3, #2
 8003f96:	4413      	add	r3, r2
 8003f98:	009b      	lsls	r3, r3, #2
 8003f9a:	4a27      	ldr	r2, [pc, #156]	; (8004038 <xTaskResumeAll+0x124>)
 8003f9c:	441a      	add	r2, r3
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	3304      	adds	r3, #4
 8003fa2:	4619      	mov	r1, r3
 8003fa4:	4610      	mov	r0, r2
 8003fa6:	f7fe ff68 	bl	8002e7a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fae:	4b23      	ldr	r3, [pc, #140]	; (800403c <xTaskResumeAll+0x128>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	d302      	bcc.n	8003fbe <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8003fb8:	4b21      	ldr	r3, [pc, #132]	; (8004040 <xTaskResumeAll+0x12c>)
 8003fba:	2201      	movs	r2, #1
 8003fbc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003fbe:	4b1c      	ldr	r3, [pc, #112]	; (8004030 <xTaskResumeAll+0x11c>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d1cb      	bne.n	8003f5e <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d001      	beq.n	8003fd0 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003fcc:	f000 fb4a 	bl	8004664 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8003fd0:	4b1c      	ldr	r3, [pc, #112]	; (8004044 <xTaskResumeAll+0x130>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d010      	beq.n	8003ffe <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003fdc:	f000 f844 	bl	8004068 <xTaskIncrementTick>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d002      	beq.n	8003fec <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8003fe6:	4b16      	ldr	r3, [pc, #88]	; (8004040 <xTaskResumeAll+0x12c>)
 8003fe8:	2201      	movs	r2, #1
 8003fea:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	3b01      	subs	r3, #1
 8003ff0:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d1f1      	bne.n	8003fdc <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8003ff8:	4b12      	ldr	r3, [pc, #72]	; (8004044 <xTaskResumeAll+0x130>)
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003ffe:	4b10      	ldr	r3, [pc, #64]	; (8004040 <xTaskResumeAll+0x12c>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d009      	beq.n	800401a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004006:	2301      	movs	r3, #1
 8004008:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800400a:	4b0f      	ldr	r3, [pc, #60]	; (8004048 <xTaskResumeAll+0x134>)
 800400c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004010:	601a      	str	r2, [r3, #0]
 8004012:	f3bf 8f4f 	dsb	sy
 8004016:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800401a:	f001 f84b 	bl	80050b4 <vPortExitCritical>

	return xAlreadyYielded;
 800401e:	68bb      	ldr	r3, [r7, #8]
}
 8004020:	4618      	mov	r0, r3
 8004022:	3710      	adds	r7, #16
 8004024:	46bd      	mov	sp, r7
 8004026:	bd80      	pop	{r7, pc}
 8004028:	20000db8 	.word	0x20000db8
 800402c:	20000d90 	.word	0x20000d90
 8004030:	20000d50 	.word	0x20000d50
 8004034:	20000d98 	.word	0x20000d98
 8004038:	200008c0 	.word	0x200008c0
 800403c:	200008bc 	.word	0x200008bc
 8004040:	20000da4 	.word	0x20000da4
 8004044:	20000da0 	.word	0x20000da0
 8004048:	e000ed04 	.word	0xe000ed04

0800404c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800404c:	b480      	push	{r7}
 800404e:	b083      	sub	sp, #12
 8004050:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004052:	4b04      	ldr	r3, [pc, #16]	; (8004064 <xTaskGetTickCount+0x18>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004058:	687b      	ldr	r3, [r7, #4]
}
 800405a:	4618      	mov	r0, r3
 800405c:	370c      	adds	r7, #12
 800405e:	46bd      	mov	sp, r7
 8004060:	bc80      	pop	{r7}
 8004062:	4770      	bx	lr
 8004064:	20000d94 	.word	0x20000d94

08004068 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b086      	sub	sp, #24
 800406c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800406e:	2300      	movs	r3, #0
 8004070:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004072:	4b51      	ldr	r3, [pc, #324]	; (80041b8 <xTaskIncrementTick+0x150>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	2b00      	cmp	r3, #0
 8004078:	f040 808d 	bne.w	8004196 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800407c:	4b4f      	ldr	r3, [pc, #316]	; (80041bc <xTaskIncrementTick+0x154>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	3301      	adds	r3, #1
 8004082:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004084:	4a4d      	ldr	r2, [pc, #308]	; (80041bc <xTaskIncrementTick+0x154>)
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d11f      	bne.n	80040d0 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8004090:	4b4b      	ldr	r3, [pc, #300]	; (80041c0 <xTaskIncrementTick+0x158>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d009      	beq.n	80040ae <xTaskIncrementTick+0x46>
 800409a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800409e:	f383 8811 	msr	BASEPRI, r3
 80040a2:	f3bf 8f6f 	isb	sy
 80040a6:	f3bf 8f4f 	dsb	sy
 80040aa:	603b      	str	r3, [r7, #0]
 80040ac:	e7fe      	b.n	80040ac <xTaskIncrementTick+0x44>
 80040ae:	4b44      	ldr	r3, [pc, #272]	; (80041c0 <xTaskIncrementTick+0x158>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	60fb      	str	r3, [r7, #12]
 80040b4:	4b43      	ldr	r3, [pc, #268]	; (80041c4 <xTaskIncrementTick+0x15c>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4a41      	ldr	r2, [pc, #260]	; (80041c0 <xTaskIncrementTick+0x158>)
 80040ba:	6013      	str	r3, [r2, #0]
 80040bc:	4a41      	ldr	r2, [pc, #260]	; (80041c4 <xTaskIncrementTick+0x15c>)
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	6013      	str	r3, [r2, #0]
 80040c2:	4b41      	ldr	r3, [pc, #260]	; (80041c8 <xTaskIncrementTick+0x160>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	3301      	adds	r3, #1
 80040c8:	4a3f      	ldr	r2, [pc, #252]	; (80041c8 <xTaskIncrementTick+0x160>)
 80040ca:	6013      	str	r3, [r2, #0]
 80040cc:	f000 faca 	bl	8004664 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80040d0:	4b3e      	ldr	r3, [pc, #248]	; (80041cc <xTaskIncrementTick+0x164>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	693a      	ldr	r2, [r7, #16]
 80040d6:	429a      	cmp	r2, r3
 80040d8:	d34e      	bcc.n	8004178 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80040da:	4b39      	ldr	r3, [pc, #228]	; (80041c0 <xTaskIncrementTick+0x158>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d101      	bne.n	80040e8 <xTaskIncrementTick+0x80>
 80040e4:	2301      	movs	r3, #1
 80040e6:	e000      	b.n	80040ea <xTaskIncrementTick+0x82>
 80040e8:	2300      	movs	r3, #0
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d004      	beq.n	80040f8 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80040ee:	4b37      	ldr	r3, [pc, #220]	; (80041cc <xTaskIncrementTick+0x164>)
 80040f0:	f04f 32ff 	mov.w	r2, #4294967295
 80040f4:	601a      	str	r2, [r3, #0]
					break;
 80040f6:	e03f      	b.n	8004178 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80040f8:	4b31      	ldr	r3, [pc, #196]	; (80041c0 <xTaskIncrementTick+0x158>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	68db      	ldr	r3, [r3, #12]
 80040fe:	68db      	ldr	r3, [r3, #12]
 8004100:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004102:	68bb      	ldr	r3, [r7, #8]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004108:	693a      	ldr	r2, [r7, #16]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	429a      	cmp	r2, r3
 800410e:	d203      	bcs.n	8004118 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004110:	4a2e      	ldr	r2, [pc, #184]	; (80041cc <xTaskIncrementTick+0x164>)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6013      	str	r3, [r2, #0]
						break;
 8004116:	e02f      	b.n	8004178 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004118:	68bb      	ldr	r3, [r7, #8]
 800411a:	3304      	adds	r3, #4
 800411c:	4618      	mov	r0, r3
 800411e:	f7fe ff07 	bl	8002f30 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004122:	68bb      	ldr	r3, [r7, #8]
 8004124:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004126:	2b00      	cmp	r3, #0
 8004128:	d004      	beq.n	8004134 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800412a:	68bb      	ldr	r3, [r7, #8]
 800412c:	3318      	adds	r3, #24
 800412e:	4618      	mov	r0, r3
 8004130:	f7fe fefe 	bl	8002f30 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004134:	68bb      	ldr	r3, [r7, #8]
 8004136:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004138:	4b25      	ldr	r3, [pc, #148]	; (80041d0 <xTaskIncrementTick+0x168>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	429a      	cmp	r2, r3
 800413e:	d903      	bls.n	8004148 <xTaskIncrementTick+0xe0>
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004144:	4a22      	ldr	r2, [pc, #136]	; (80041d0 <xTaskIncrementTick+0x168>)
 8004146:	6013      	str	r3, [r2, #0]
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800414c:	4613      	mov	r3, r2
 800414e:	009b      	lsls	r3, r3, #2
 8004150:	4413      	add	r3, r2
 8004152:	009b      	lsls	r3, r3, #2
 8004154:	4a1f      	ldr	r2, [pc, #124]	; (80041d4 <xTaskIncrementTick+0x16c>)
 8004156:	441a      	add	r2, r3
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	3304      	adds	r3, #4
 800415c:	4619      	mov	r1, r3
 800415e:	4610      	mov	r0, r2
 8004160:	f7fe fe8b 	bl	8002e7a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004164:	68bb      	ldr	r3, [r7, #8]
 8004166:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004168:	4b1b      	ldr	r3, [pc, #108]	; (80041d8 <xTaskIncrementTick+0x170>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800416e:	429a      	cmp	r2, r3
 8004170:	d3b3      	bcc.n	80040da <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8004172:	2301      	movs	r3, #1
 8004174:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004176:	e7b0      	b.n	80040da <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004178:	4b17      	ldr	r3, [pc, #92]	; (80041d8 <xTaskIncrementTick+0x170>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800417e:	4915      	ldr	r1, [pc, #84]	; (80041d4 <xTaskIncrementTick+0x16c>)
 8004180:	4613      	mov	r3, r2
 8004182:	009b      	lsls	r3, r3, #2
 8004184:	4413      	add	r3, r2
 8004186:	009b      	lsls	r3, r3, #2
 8004188:	440b      	add	r3, r1
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	2b01      	cmp	r3, #1
 800418e:	d907      	bls.n	80041a0 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8004190:	2301      	movs	r3, #1
 8004192:	617b      	str	r3, [r7, #20]
 8004194:	e004      	b.n	80041a0 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8004196:	4b11      	ldr	r3, [pc, #68]	; (80041dc <xTaskIncrementTick+0x174>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	3301      	adds	r3, #1
 800419c:	4a0f      	ldr	r2, [pc, #60]	; (80041dc <xTaskIncrementTick+0x174>)
 800419e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80041a0:	4b0f      	ldr	r3, [pc, #60]	; (80041e0 <xTaskIncrementTick+0x178>)
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d001      	beq.n	80041ac <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 80041a8:	2301      	movs	r3, #1
 80041aa:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80041ac:	697b      	ldr	r3, [r7, #20]
}
 80041ae:	4618      	mov	r0, r3
 80041b0:	3718      	adds	r7, #24
 80041b2:	46bd      	mov	sp, r7
 80041b4:	bd80      	pop	{r7, pc}
 80041b6:	bf00      	nop
 80041b8:	20000db8 	.word	0x20000db8
 80041bc:	20000d94 	.word	0x20000d94
 80041c0:	20000d48 	.word	0x20000d48
 80041c4:	20000d4c 	.word	0x20000d4c
 80041c8:	20000da8 	.word	0x20000da8
 80041cc:	20000db0 	.word	0x20000db0
 80041d0:	20000d98 	.word	0x20000d98
 80041d4:	200008c0 	.word	0x200008c0
 80041d8:	200008bc 	.word	0x200008bc
 80041dc:	20000da0 	.word	0x20000da0
 80041e0:	20000da4 	.word	0x20000da4

080041e4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80041e4:	b480      	push	{r7}
 80041e6:	b085      	sub	sp, #20
 80041e8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80041ea:	4b27      	ldr	r3, [pc, #156]	; (8004288 <vTaskSwitchContext+0xa4>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d003      	beq.n	80041fa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80041f2:	4b26      	ldr	r3, [pc, #152]	; (800428c <vTaskSwitchContext+0xa8>)
 80041f4:	2201      	movs	r2, #1
 80041f6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80041f8:	e040      	b.n	800427c <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80041fa:	4b24      	ldr	r3, [pc, #144]	; (800428c <vTaskSwitchContext+0xa8>)
 80041fc:	2200      	movs	r2, #0
 80041fe:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004200:	4b23      	ldr	r3, [pc, #140]	; (8004290 <vTaskSwitchContext+0xac>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	60fb      	str	r3, [r7, #12]
 8004206:	e00f      	b.n	8004228 <vTaskSwitchContext+0x44>
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d109      	bne.n	8004222 <vTaskSwitchContext+0x3e>
 800420e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004212:	f383 8811 	msr	BASEPRI, r3
 8004216:	f3bf 8f6f 	isb	sy
 800421a:	f3bf 8f4f 	dsb	sy
 800421e:	607b      	str	r3, [r7, #4]
 8004220:	e7fe      	b.n	8004220 <vTaskSwitchContext+0x3c>
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	3b01      	subs	r3, #1
 8004226:	60fb      	str	r3, [r7, #12]
 8004228:	491a      	ldr	r1, [pc, #104]	; (8004294 <vTaskSwitchContext+0xb0>)
 800422a:	68fa      	ldr	r2, [r7, #12]
 800422c:	4613      	mov	r3, r2
 800422e:	009b      	lsls	r3, r3, #2
 8004230:	4413      	add	r3, r2
 8004232:	009b      	lsls	r3, r3, #2
 8004234:	440b      	add	r3, r1
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d0e5      	beq.n	8004208 <vTaskSwitchContext+0x24>
 800423c:	68fa      	ldr	r2, [r7, #12]
 800423e:	4613      	mov	r3, r2
 8004240:	009b      	lsls	r3, r3, #2
 8004242:	4413      	add	r3, r2
 8004244:	009b      	lsls	r3, r3, #2
 8004246:	4a13      	ldr	r2, [pc, #76]	; (8004294 <vTaskSwitchContext+0xb0>)
 8004248:	4413      	add	r3, r2
 800424a:	60bb      	str	r3, [r7, #8]
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	685a      	ldr	r2, [r3, #4]
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	605a      	str	r2, [r3, #4]
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	685a      	ldr	r2, [r3, #4]
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	3308      	adds	r3, #8
 800425e:	429a      	cmp	r2, r3
 8004260:	d104      	bne.n	800426c <vTaskSwitchContext+0x88>
 8004262:	68bb      	ldr	r3, [r7, #8]
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	685a      	ldr	r2, [r3, #4]
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	605a      	str	r2, [r3, #4]
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	68db      	ldr	r3, [r3, #12]
 8004272:	4a09      	ldr	r2, [pc, #36]	; (8004298 <vTaskSwitchContext+0xb4>)
 8004274:	6013      	str	r3, [r2, #0]
 8004276:	4a06      	ldr	r2, [pc, #24]	; (8004290 <vTaskSwitchContext+0xac>)
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	6013      	str	r3, [r2, #0]
}
 800427c:	bf00      	nop
 800427e:	3714      	adds	r7, #20
 8004280:	46bd      	mov	sp, r7
 8004282:	bc80      	pop	{r7}
 8004284:	4770      	bx	lr
 8004286:	bf00      	nop
 8004288:	20000db8 	.word	0x20000db8
 800428c:	20000da4 	.word	0x20000da4
 8004290:	20000d98 	.word	0x20000d98
 8004294:	200008c0 	.word	0x200008c0
 8004298:	200008bc 	.word	0x200008bc

0800429c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b084      	sub	sp, #16
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
 80042a4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d109      	bne.n	80042c0 <vTaskPlaceOnEventList+0x24>
 80042ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042b0:	f383 8811 	msr	BASEPRI, r3
 80042b4:	f3bf 8f6f 	isb	sy
 80042b8:	f3bf 8f4f 	dsb	sy
 80042bc:	60fb      	str	r3, [r7, #12]
 80042be:	e7fe      	b.n	80042be <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80042c0:	4b07      	ldr	r3, [pc, #28]	; (80042e0 <vTaskPlaceOnEventList+0x44>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	3318      	adds	r3, #24
 80042c6:	4619      	mov	r1, r3
 80042c8:	6878      	ldr	r0, [r7, #4]
 80042ca:	f7fe fdf9 	bl	8002ec0 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80042ce:	2101      	movs	r1, #1
 80042d0:	6838      	ldr	r0, [r7, #0]
 80042d2:	f000 fa75 	bl	80047c0 <prvAddCurrentTaskToDelayedList>
}
 80042d6:	bf00      	nop
 80042d8:	3710      	adds	r7, #16
 80042da:	46bd      	mov	sp, r7
 80042dc:	bd80      	pop	{r7, pc}
 80042de:	bf00      	nop
 80042e0:	200008bc 	.word	0x200008bc

080042e4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b086      	sub	sp, #24
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	60f8      	str	r0, [r7, #12]
 80042ec:	60b9      	str	r1, [r7, #8]
 80042ee:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d109      	bne.n	800430a <vTaskPlaceOnEventListRestricted+0x26>
 80042f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042fa:	f383 8811 	msr	BASEPRI, r3
 80042fe:	f3bf 8f6f 	isb	sy
 8004302:	f3bf 8f4f 	dsb	sy
 8004306:	617b      	str	r3, [r7, #20]
 8004308:	e7fe      	b.n	8004308 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800430a:	4b0a      	ldr	r3, [pc, #40]	; (8004334 <vTaskPlaceOnEventListRestricted+0x50>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	3318      	adds	r3, #24
 8004310:	4619      	mov	r1, r3
 8004312:	68f8      	ldr	r0, [r7, #12]
 8004314:	f7fe fdb1 	bl	8002e7a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d002      	beq.n	8004324 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 800431e:	f04f 33ff 	mov.w	r3, #4294967295
 8004322:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004324:	6879      	ldr	r1, [r7, #4]
 8004326:	68b8      	ldr	r0, [r7, #8]
 8004328:	f000 fa4a 	bl	80047c0 <prvAddCurrentTaskToDelayedList>
	}
 800432c:	bf00      	nop
 800432e:	3718      	adds	r7, #24
 8004330:	46bd      	mov	sp, r7
 8004332:	bd80      	pop	{r7, pc}
 8004334:	200008bc 	.word	0x200008bc

08004338 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b086      	sub	sp, #24
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	68db      	ldr	r3, [r3, #12]
 8004344:	68db      	ldr	r3, [r3, #12]
 8004346:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004348:	693b      	ldr	r3, [r7, #16]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d109      	bne.n	8004362 <xTaskRemoveFromEventList+0x2a>
 800434e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004352:	f383 8811 	msr	BASEPRI, r3
 8004356:	f3bf 8f6f 	isb	sy
 800435a:	f3bf 8f4f 	dsb	sy
 800435e:	60fb      	str	r3, [r7, #12]
 8004360:	e7fe      	b.n	8004360 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	3318      	adds	r3, #24
 8004366:	4618      	mov	r0, r3
 8004368:	f7fe fde2 	bl	8002f30 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800436c:	4b1d      	ldr	r3, [pc, #116]	; (80043e4 <xTaskRemoveFromEventList+0xac>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d11d      	bne.n	80043b0 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	3304      	adds	r3, #4
 8004378:	4618      	mov	r0, r3
 800437a:	f7fe fdd9 	bl	8002f30 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004382:	4b19      	ldr	r3, [pc, #100]	; (80043e8 <xTaskRemoveFromEventList+0xb0>)
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	429a      	cmp	r2, r3
 8004388:	d903      	bls.n	8004392 <xTaskRemoveFromEventList+0x5a>
 800438a:	693b      	ldr	r3, [r7, #16]
 800438c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800438e:	4a16      	ldr	r2, [pc, #88]	; (80043e8 <xTaskRemoveFromEventList+0xb0>)
 8004390:	6013      	str	r3, [r2, #0]
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004396:	4613      	mov	r3, r2
 8004398:	009b      	lsls	r3, r3, #2
 800439a:	4413      	add	r3, r2
 800439c:	009b      	lsls	r3, r3, #2
 800439e:	4a13      	ldr	r2, [pc, #76]	; (80043ec <xTaskRemoveFromEventList+0xb4>)
 80043a0:	441a      	add	r2, r3
 80043a2:	693b      	ldr	r3, [r7, #16]
 80043a4:	3304      	adds	r3, #4
 80043a6:	4619      	mov	r1, r3
 80043a8:	4610      	mov	r0, r2
 80043aa:	f7fe fd66 	bl	8002e7a <vListInsertEnd>
 80043ae:	e005      	b.n	80043bc <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80043b0:	693b      	ldr	r3, [r7, #16]
 80043b2:	3318      	adds	r3, #24
 80043b4:	4619      	mov	r1, r3
 80043b6:	480e      	ldr	r0, [pc, #56]	; (80043f0 <xTaskRemoveFromEventList+0xb8>)
 80043b8:	f7fe fd5f 	bl	8002e7a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80043bc:	693b      	ldr	r3, [r7, #16]
 80043be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043c0:	4b0c      	ldr	r3, [pc, #48]	; (80043f4 <xTaskRemoveFromEventList+0xbc>)
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043c6:	429a      	cmp	r2, r3
 80043c8:	d905      	bls.n	80043d6 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80043ca:	2301      	movs	r3, #1
 80043cc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80043ce:	4b0a      	ldr	r3, [pc, #40]	; (80043f8 <xTaskRemoveFromEventList+0xc0>)
 80043d0:	2201      	movs	r2, #1
 80043d2:	601a      	str	r2, [r3, #0]
 80043d4:	e001      	b.n	80043da <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80043d6:	2300      	movs	r3, #0
 80043d8:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80043da:	697b      	ldr	r3, [r7, #20]
}
 80043dc:	4618      	mov	r0, r3
 80043de:	3718      	adds	r7, #24
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bd80      	pop	{r7, pc}
 80043e4:	20000db8 	.word	0x20000db8
 80043e8:	20000d98 	.word	0x20000d98
 80043ec:	200008c0 	.word	0x200008c0
 80043f0:	20000d50 	.word	0x20000d50
 80043f4:	200008bc 	.word	0x200008bc
 80043f8:	20000da4 	.word	0x20000da4

080043fc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80043fc:	b480      	push	{r7}
 80043fe:	b083      	sub	sp, #12
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004404:	4b06      	ldr	r3, [pc, #24]	; (8004420 <vTaskInternalSetTimeOutState+0x24>)
 8004406:	681a      	ldr	r2, [r3, #0]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800440c:	4b05      	ldr	r3, [pc, #20]	; (8004424 <vTaskInternalSetTimeOutState+0x28>)
 800440e:	681a      	ldr	r2, [r3, #0]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	605a      	str	r2, [r3, #4]
}
 8004414:	bf00      	nop
 8004416:	370c      	adds	r7, #12
 8004418:	46bd      	mov	sp, r7
 800441a:	bc80      	pop	{r7}
 800441c:	4770      	bx	lr
 800441e:	bf00      	nop
 8004420:	20000da8 	.word	0x20000da8
 8004424:	20000d94 	.word	0x20000d94

08004428 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b088      	sub	sp, #32
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
 8004430:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d109      	bne.n	800444c <xTaskCheckForTimeOut+0x24>
 8004438:	f04f 0350 	mov.w	r3, #80	; 0x50
 800443c:	f383 8811 	msr	BASEPRI, r3
 8004440:	f3bf 8f6f 	isb	sy
 8004444:	f3bf 8f4f 	dsb	sy
 8004448:	613b      	str	r3, [r7, #16]
 800444a:	e7fe      	b.n	800444a <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d109      	bne.n	8004466 <xTaskCheckForTimeOut+0x3e>
 8004452:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004456:	f383 8811 	msr	BASEPRI, r3
 800445a:	f3bf 8f6f 	isb	sy
 800445e:	f3bf 8f4f 	dsb	sy
 8004462:	60fb      	str	r3, [r7, #12]
 8004464:	e7fe      	b.n	8004464 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8004466:	f000 fdf7 	bl	8005058 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800446a:	4b1d      	ldr	r3, [pc, #116]	; (80044e0 <xTaskCheckForTimeOut+0xb8>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	69ba      	ldr	r2, [r7, #24]
 8004476:	1ad3      	subs	r3, r2, r3
 8004478:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004482:	d102      	bne.n	800448a <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004484:	2300      	movs	r3, #0
 8004486:	61fb      	str	r3, [r7, #28]
 8004488:	e023      	b.n	80044d2 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681a      	ldr	r2, [r3, #0]
 800448e:	4b15      	ldr	r3, [pc, #84]	; (80044e4 <xTaskCheckForTimeOut+0xbc>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	429a      	cmp	r2, r3
 8004494:	d007      	beq.n	80044a6 <xTaskCheckForTimeOut+0x7e>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	69ba      	ldr	r2, [r7, #24]
 800449c:	429a      	cmp	r2, r3
 800449e:	d302      	bcc.n	80044a6 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80044a0:	2301      	movs	r3, #1
 80044a2:	61fb      	str	r3, [r7, #28]
 80044a4:	e015      	b.n	80044d2 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	697a      	ldr	r2, [r7, #20]
 80044ac:	429a      	cmp	r2, r3
 80044ae:	d20b      	bcs.n	80044c8 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	681a      	ldr	r2, [r3, #0]
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	1ad2      	subs	r2, r2, r3
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80044bc:	6878      	ldr	r0, [r7, #4]
 80044be:	f7ff ff9d 	bl	80043fc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80044c2:	2300      	movs	r3, #0
 80044c4:	61fb      	str	r3, [r7, #28]
 80044c6:	e004      	b.n	80044d2 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	2200      	movs	r2, #0
 80044cc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80044ce:	2301      	movs	r3, #1
 80044d0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80044d2:	f000 fdef 	bl	80050b4 <vPortExitCritical>

	return xReturn;
 80044d6:	69fb      	ldr	r3, [r7, #28]
}
 80044d8:	4618      	mov	r0, r3
 80044da:	3720      	adds	r7, #32
 80044dc:	46bd      	mov	sp, r7
 80044de:	bd80      	pop	{r7, pc}
 80044e0:	20000d94 	.word	0x20000d94
 80044e4:	20000da8 	.word	0x20000da8

080044e8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80044e8:	b480      	push	{r7}
 80044ea:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80044ec:	4b03      	ldr	r3, [pc, #12]	; (80044fc <vTaskMissedYield+0x14>)
 80044ee:	2201      	movs	r2, #1
 80044f0:	601a      	str	r2, [r3, #0]
}
 80044f2:	bf00      	nop
 80044f4:	46bd      	mov	sp, r7
 80044f6:	bc80      	pop	{r7}
 80044f8:	4770      	bx	lr
 80044fa:	bf00      	nop
 80044fc:	20000da4 	.word	0x20000da4

08004500 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b082      	sub	sp, #8
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004508:	f000 f852 	bl	80045b0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800450c:	4b06      	ldr	r3, [pc, #24]	; (8004528 <prvIdleTask+0x28>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	2b01      	cmp	r3, #1
 8004512:	d9f9      	bls.n	8004508 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004514:	4b05      	ldr	r3, [pc, #20]	; (800452c <prvIdleTask+0x2c>)
 8004516:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800451a:	601a      	str	r2, [r3, #0]
 800451c:	f3bf 8f4f 	dsb	sy
 8004520:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004524:	e7f0      	b.n	8004508 <prvIdleTask+0x8>
 8004526:	bf00      	nop
 8004528:	200008c0 	.word	0x200008c0
 800452c:	e000ed04 	.word	0xe000ed04

08004530 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b082      	sub	sp, #8
 8004534:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004536:	2300      	movs	r3, #0
 8004538:	607b      	str	r3, [r7, #4]
 800453a:	e00c      	b.n	8004556 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800453c:	687a      	ldr	r2, [r7, #4]
 800453e:	4613      	mov	r3, r2
 8004540:	009b      	lsls	r3, r3, #2
 8004542:	4413      	add	r3, r2
 8004544:	009b      	lsls	r3, r3, #2
 8004546:	4a12      	ldr	r2, [pc, #72]	; (8004590 <prvInitialiseTaskLists+0x60>)
 8004548:	4413      	add	r3, r2
 800454a:	4618      	mov	r0, r3
 800454c:	f7fe fc6a 	bl	8002e24 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	3301      	adds	r3, #1
 8004554:	607b      	str	r3, [r7, #4]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2b37      	cmp	r3, #55	; 0x37
 800455a:	d9ef      	bls.n	800453c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800455c:	480d      	ldr	r0, [pc, #52]	; (8004594 <prvInitialiseTaskLists+0x64>)
 800455e:	f7fe fc61 	bl	8002e24 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004562:	480d      	ldr	r0, [pc, #52]	; (8004598 <prvInitialiseTaskLists+0x68>)
 8004564:	f7fe fc5e 	bl	8002e24 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004568:	480c      	ldr	r0, [pc, #48]	; (800459c <prvInitialiseTaskLists+0x6c>)
 800456a:	f7fe fc5b 	bl	8002e24 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800456e:	480c      	ldr	r0, [pc, #48]	; (80045a0 <prvInitialiseTaskLists+0x70>)
 8004570:	f7fe fc58 	bl	8002e24 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004574:	480b      	ldr	r0, [pc, #44]	; (80045a4 <prvInitialiseTaskLists+0x74>)
 8004576:	f7fe fc55 	bl	8002e24 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800457a:	4b0b      	ldr	r3, [pc, #44]	; (80045a8 <prvInitialiseTaskLists+0x78>)
 800457c:	4a05      	ldr	r2, [pc, #20]	; (8004594 <prvInitialiseTaskLists+0x64>)
 800457e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004580:	4b0a      	ldr	r3, [pc, #40]	; (80045ac <prvInitialiseTaskLists+0x7c>)
 8004582:	4a05      	ldr	r2, [pc, #20]	; (8004598 <prvInitialiseTaskLists+0x68>)
 8004584:	601a      	str	r2, [r3, #0]
}
 8004586:	bf00      	nop
 8004588:	3708      	adds	r7, #8
 800458a:	46bd      	mov	sp, r7
 800458c:	bd80      	pop	{r7, pc}
 800458e:	bf00      	nop
 8004590:	200008c0 	.word	0x200008c0
 8004594:	20000d20 	.word	0x20000d20
 8004598:	20000d34 	.word	0x20000d34
 800459c:	20000d50 	.word	0x20000d50
 80045a0:	20000d64 	.word	0x20000d64
 80045a4:	20000d7c 	.word	0x20000d7c
 80045a8:	20000d48 	.word	0x20000d48
 80045ac:	20000d4c 	.word	0x20000d4c

080045b0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b082      	sub	sp, #8
 80045b4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80045b6:	e019      	b.n	80045ec <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80045b8:	f000 fd4e 	bl	8005058 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80045bc:	4b0f      	ldr	r3, [pc, #60]	; (80045fc <prvCheckTasksWaitingTermination+0x4c>)
 80045be:	68db      	ldr	r3, [r3, #12]
 80045c0:	68db      	ldr	r3, [r3, #12]
 80045c2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	3304      	adds	r3, #4
 80045c8:	4618      	mov	r0, r3
 80045ca:	f7fe fcb1 	bl	8002f30 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80045ce:	4b0c      	ldr	r3, [pc, #48]	; (8004600 <prvCheckTasksWaitingTermination+0x50>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	3b01      	subs	r3, #1
 80045d4:	4a0a      	ldr	r2, [pc, #40]	; (8004600 <prvCheckTasksWaitingTermination+0x50>)
 80045d6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80045d8:	4b0a      	ldr	r3, [pc, #40]	; (8004604 <prvCheckTasksWaitingTermination+0x54>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	3b01      	subs	r3, #1
 80045de:	4a09      	ldr	r2, [pc, #36]	; (8004604 <prvCheckTasksWaitingTermination+0x54>)
 80045e0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80045e2:	f000 fd67 	bl	80050b4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80045e6:	6878      	ldr	r0, [r7, #4]
 80045e8:	f000 f80e 	bl	8004608 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80045ec:	4b05      	ldr	r3, [pc, #20]	; (8004604 <prvCheckTasksWaitingTermination+0x54>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d1e1      	bne.n	80045b8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80045f4:	bf00      	nop
 80045f6:	3708      	adds	r7, #8
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}
 80045fc:	20000d64 	.word	0x20000d64
 8004600:	20000d90 	.word	0x20000d90
 8004604:	20000d78 	.word	0x20000d78

08004608 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004608:	b580      	push	{r7, lr}
 800460a:	b084      	sub	sp, #16
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004616:	2b00      	cmp	r3, #0
 8004618:	d108      	bne.n	800462c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800461e:	4618      	mov	r0, r3
 8004620:	f000 fed2 	bl	80053c8 <vPortFree>
				vPortFree( pxTCB );
 8004624:	6878      	ldr	r0, [r7, #4]
 8004626:	f000 fecf 	bl	80053c8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800462a:	e017      	b.n	800465c <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004632:	2b01      	cmp	r3, #1
 8004634:	d103      	bne.n	800463e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	f000 fec6 	bl	80053c8 <vPortFree>
	}
 800463c:	e00e      	b.n	800465c <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004644:	2b02      	cmp	r3, #2
 8004646:	d009      	beq.n	800465c <prvDeleteTCB+0x54>
 8004648:	f04f 0350 	mov.w	r3, #80	; 0x50
 800464c:	f383 8811 	msr	BASEPRI, r3
 8004650:	f3bf 8f6f 	isb	sy
 8004654:	f3bf 8f4f 	dsb	sy
 8004658:	60fb      	str	r3, [r7, #12]
 800465a:	e7fe      	b.n	800465a <prvDeleteTCB+0x52>
	}
 800465c:	bf00      	nop
 800465e:	3710      	adds	r7, #16
 8004660:	46bd      	mov	sp, r7
 8004662:	bd80      	pop	{r7, pc}

08004664 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004664:	b480      	push	{r7}
 8004666:	b083      	sub	sp, #12
 8004668:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800466a:	4b0e      	ldr	r3, [pc, #56]	; (80046a4 <prvResetNextTaskUnblockTime+0x40>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d101      	bne.n	8004678 <prvResetNextTaskUnblockTime+0x14>
 8004674:	2301      	movs	r3, #1
 8004676:	e000      	b.n	800467a <prvResetNextTaskUnblockTime+0x16>
 8004678:	2300      	movs	r3, #0
 800467a:	2b00      	cmp	r3, #0
 800467c:	d004      	beq.n	8004688 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800467e:	4b0a      	ldr	r3, [pc, #40]	; (80046a8 <prvResetNextTaskUnblockTime+0x44>)
 8004680:	f04f 32ff 	mov.w	r2, #4294967295
 8004684:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004686:	e008      	b.n	800469a <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004688:	4b06      	ldr	r3, [pc, #24]	; (80046a4 <prvResetNextTaskUnblockTime+0x40>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	68db      	ldr	r3, [r3, #12]
 800468e:	68db      	ldr	r3, [r3, #12]
 8004690:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	4a04      	ldr	r2, [pc, #16]	; (80046a8 <prvResetNextTaskUnblockTime+0x44>)
 8004698:	6013      	str	r3, [r2, #0]
}
 800469a:	bf00      	nop
 800469c:	370c      	adds	r7, #12
 800469e:	46bd      	mov	sp, r7
 80046a0:	bc80      	pop	{r7}
 80046a2:	4770      	bx	lr
 80046a4:	20000d48 	.word	0x20000d48
 80046a8:	20000db0 	.word	0x20000db0

080046ac <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80046ac:	b480      	push	{r7}
 80046ae:	b083      	sub	sp, #12
 80046b0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80046b2:	4b0b      	ldr	r3, [pc, #44]	; (80046e0 <xTaskGetSchedulerState+0x34>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d102      	bne.n	80046c0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80046ba:	2301      	movs	r3, #1
 80046bc:	607b      	str	r3, [r7, #4]
 80046be:	e008      	b.n	80046d2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80046c0:	4b08      	ldr	r3, [pc, #32]	; (80046e4 <xTaskGetSchedulerState+0x38>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d102      	bne.n	80046ce <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80046c8:	2302      	movs	r3, #2
 80046ca:	607b      	str	r3, [r7, #4]
 80046cc:	e001      	b.n	80046d2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80046ce:	2300      	movs	r3, #0
 80046d0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80046d2:	687b      	ldr	r3, [r7, #4]
	}
 80046d4:	4618      	mov	r0, r3
 80046d6:	370c      	adds	r7, #12
 80046d8:	46bd      	mov	sp, r7
 80046da:	bc80      	pop	{r7}
 80046dc:	4770      	bx	lr
 80046de:	bf00      	nop
 80046e0:	20000d9c 	.word	0x20000d9c
 80046e4:	20000db8 	.word	0x20000db8

080046e8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b086      	sub	sp, #24
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80046f4:	2300      	movs	r3, #0
 80046f6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d054      	beq.n	80047a8 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80046fe:	4b2d      	ldr	r3, [pc, #180]	; (80047b4 <xTaskPriorityDisinherit+0xcc>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	693a      	ldr	r2, [r7, #16]
 8004704:	429a      	cmp	r2, r3
 8004706:	d009      	beq.n	800471c <xTaskPriorityDisinherit+0x34>
 8004708:	f04f 0350 	mov.w	r3, #80	; 0x50
 800470c:	f383 8811 	msr	BASEPRI, r3
 8004710:	f3bf 8f6f 	isb	sy
 8004714:	f3bf 8f4f 	dsb	sy
 8004718:	60fb      	str	r3, [r7, #12]
 800471a:	e7fe      	b.n	800471a <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 800471c:	693b      	ldr	r3, [r7, #16]
 800471e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004720:	2b00      	cmp	r3, #0
 8004722:	d109      	bne.n	8004738 <xTaskPriorityDisinherit+0x50>
 8004724:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004728:	f383 8811 	msr	BASEPRI, r3
 800472c:	f3bf 8f6f 	isb	sy
 8004730:	f3bf 8f4f 	dsb	sy
 8004734:	60bb      	str	r3, [r7, #8]
 8004736:	e7fe      	b.n	8004736 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8004738:	693b      	ldr	r3, [r7, #16]
 800473a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800473c:	1e5a      	subs	r2, r3, #1
 800473e:	693b      	ldr	r3, [r7, #16]
 8004740:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004746:	693b      	ldr	r3, [r7, #16]
 8004748:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800474a:	429a      	cmp	r2, r3
 800474c:	d02c      	beq.n	80047a8 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800474e:	693b      	ldr	r3, [r7, #16]
 8004750:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004752:	2b00      	cmp	r3, #0
 8004754:	d128      	bne.n	80047a8 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004756:	693b      	ldr	r3, [r7, #16]
 8004758:	3304      	adds	r3, #4
 800475a:	4618      	mov	r0, r3
 800475c:	f7fe fbe8 	bl	8002f30 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004760:	693b      	ldr	r3, [r7, #16]
 8004762:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004764:	693b      	ldr	r3, [r7, #16]
 8004766:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004768:	693b      	ldr	r3, [r7, #16]
 800476a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800476c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004774:	693b      	ldr	r3, [r7, #16]
 8004776:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004778:	4b0f      	ldr	r3, [pc, #60]	; (80047b8 <xTaskPriorityDisinherit+0xd0>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	429a      	cmp	r2, r3
 800477e:	d903      	bls.n	8004788 <xTaskPriorityDisinherit+0xa0>
 8004780:	693b      	ldr	r3, [r7, #16]
 8004782:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004784:	4a0c      	ldr	r2, [pc, #48]	; (80047b8 <xTaskPriorityDisinherit+0xd0>)
 8004786:	6013      	str	r3, [r2, #0]
 8004788:	693b      	ldr	r3, [r7, #16]
 800478a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800478c:	4613      	mov	r3, r2
 800478e:	009b      	lsls	r3, r3, #2
 8004790:	4413      	add	r3, r2
 8004792:	009b      	lsls	r3, r3, #2
 8004794:	4a09      	ldr	r2, [pc, #36]	; (80047bc <xTaskPriorityDisinherit+0xd4>)
 8004796:	441a      	add	r2, r3
 8004798:	693b      	ldr	r3, [r7, #16]
 800479a:	3304      	adds	r3, #4
 800479c:	4619      	mov	r1, r3
 800479e:	4610      	mov	r0, r2
 80047a0:	f7fe fb6b 	bl	8002e7a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80047a4:	2301      	movs	r3, #1
 80047a6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80047a8:	697b      	ldr	r3, [r7, #20]
	}
 80047aa:	4618      	mov	r0, r3
 80047ac:	3718      	adds	r7, #24
 80047ae:	46bd      	mov	sp, r7
 80047b0:	bd80      	pop	{r7, pc}
 80047b2:	bf00      	nop
 80047b4:	200008bc 	.word	0x200008bc
 80047b8:	20000d98 	.word	0x20000d98
 80047bc:	200008c0 	.word	0x200008c0

080047c0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b084      	sub	sp, #16
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
 80047c8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80047ca:	4b21      	ldr	r3, [pc, #132]	; (8004850 <prvAddCurrentTaskToDelayedList+0x90>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80047d0:	4b20      	ldr	r3, [pc, #128]	; (8004854 <prvAddCurrentTaskToDelayedList+0x94>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	3304      	adds	r3, #4
 80047d6:	4618      	mov	r0, r3
 80047d8:	f7fe fbaa 	bl	8002f30 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047e2:	d10a      	bne.n	80047fa <prvAddCurrentTaskToDelayedList+0x3a>
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d007      	beq.n	80047fa <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80047ea:	4b1a      	ldr	r3, [pc, #104]	; (8004854 <prvAddCurrentTaskToDelayedList+0x94>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	3304      	adds	r3, #4
 80047f0:	4619      	mov	r1, r3
 80047f2:	4819      	ldr	r0, [pc, #100]	; (8004858 <prvAddCurrentTaskToDelayedList+0x98>)
 80047f4:	f7fe fb41 	bl	8002e7a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80047f8:	e026      	b.n	8004848 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80047fa:	68fa      	ldr	r2, [r7, #12]
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	4413      	add	r3, r2
 8004800:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004802:	4b14      	ldr	r3, [pc, #80]	; (8004854 <prvAddCurrentTaskToDelayedList+0x94>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	68ba      	ldr	r2, [r7, #8]
 8004808:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800480a:	68ba      	ldr	r2, [r7, #8]
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	429a      	cmp	r2, r3
 8004810:	d209      	bcs.n	8004826 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004812:	4b12      	ldr	r3, [pc, #72]	; (800485c <prvAddCurrentTaskToDelayedList+0x9c>)
 8004814:	681a      	ldr	r2, [r3, #0]
 8004816:	4b0f      	ldr	r3, [pc, #60]	; (8004854 <prvAddCurrentTaskToDelayedList+0x94>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	3304      	adds	r3, #4
 800481c:	4619      	mov	r1, r3
 800481e:	4610      	mov	r0, r2
 8004820:	f7fe fb4e 	bl	8002ec0 <vListInsert>
}
 8004824:	e010      	b.n	8004848 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004826:	4b0e      	ldr	r3, [pc, #56]	; (8004860 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	4b0a      	ldr	r3, [pc, #40]	; (8004854 <prvAddCurrentTaskToDelayedList+0x94>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	3304      	adds	r3, #4
 8004830:	4619      	mov	r1, r3
 8004832:	4610      	mov	r0, r2
 8004834:	f7fe fb44 	bl	8002ec0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004838:	4b0a      	ldr	r3, [pc, #40]	; (8004864 <prvAddCurrentTaskToDelayedList+0xa4>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	68ba      	ldr	r2, [r7, #8]
 800483e:	429a      	cmp	r2, r3
 8004840:	d202      	bcs.n	8004848 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004842:	4a08      	ldr	r2, [pc, #32]	; (8004864 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004844:	68bb      	ldr	r3, [r7, #8]
 8004846:	6013      	str	r3, [r2, #0]
}
 8004848:	bf00      	nop
 800484a:	3710      	adds	r7, #16
 800484c:	46bd      	mov	sp, r7
 800484e:	bd80      	pop	{r7, pc}
 8004850:	20000d94 	.word	0x20000d94
 8004854:	200008bc 	.word	0x200008bc
 8004858:	20000d7c 	.word	0x20000d7c
 800485c:	20000d4c 	.word	0x20000d4c
 8004860:	20000d48 	.word	0x20000d48
 8004864:	20000db0 	.word	0x20000db0

08004868 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b08a      	sub	sp, #40	; 0x28
 800486c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800486e:	2300      	movs	r3, #0
 8004870:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004872:	f000 fac3 	bl	8004dfc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004876:	4b1c      	ldr	r3, [pc, #112]	; (80048e8 <xTimerCreateTimerTask+0x80>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d021      	beq.n	80048c2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800487e:	2300      	movs	r3, #0
 8004880:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004882:	2300      	movs	r3, #0
 8004884:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004886:	1d3a      	adds	r2, r7, #4
 8004888:	f107 0108 	add.w	r1, r7, #8
 800488c:	f107 030c 	add.w	r3, r7, #12
 8004890:	4618      	mov	r0, r3
 8004892:	f7fe faad 	bl	8002df0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004896:	6879      	ldr	r1, [r7, #4]
 8004898:	68bb      	ldr	r3, [r7, #8]
 800489a:	68fa      	ldr	r2, [r7, #12]
 800489c:	9202      	str	r2, [sp, #8]
 800489e:	9301      	str	r3, [sp, #4]
 80048a0:	2302      	movs	r3, #2
 80048a2:	9300      	str	r3, [sp, #0]
 80048a4:	2300      	movs	r3, #0
 80048a6:	460a      	mov	r2, r1
 80048a8:	4910      	ldr	r1, [pc, #64]	; (80048ec <xTimerCreateTimerTask+0x84>)
 80048aa:	4811      	ldr	r0, [pc, #68]	; (80048f0 <xTimerCreateTimerTask+0x88>)
 80048ac:	f7ff f8f8 	bl	8003aa0 <xTaskCreateStatic>
 80048b0:	4602      	mov	r2, r0
 80048b2:	4b10      	ldr	r3, [pc, #64]	; (80048f4 <xTimerCreateTimerTask+0x8c>)
 80048b4:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80048b6:	4b0f      	ldr	r3, [pc, #60]	; (80048f4 <xTimerCreateTimerTask+0x8c>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d001      	beq.n	80048c2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80048be:	2301      	movs	r3, #1
 80048c0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80048c2:	697b      	ldr	r3, [r7, #20]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d109      	bne.n	80048dc <xTimerCreateTimerTask+0x74>
 80048c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048cc:	f383 8811 	msr	BASEPRI, r3
 80048d0:	f3bf 8f6f 	isb	sy
 80048d4:	f3bf 8f4f 	dsb	sy
 80048d8:	613b      	str	r3, [r7, #16]
 80048da:	e7fe      	b.n	80048da <xTimerCreateTimerTask+0x72>
	return xReturn;
 80048dc:	697b      	ldr	r3, [r7, #20]
}
 80048de:	4618      	mov	r0, r3
 80048e0:	3718      	adds	r7, #24
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bd80      	pop	{r7, pc}
 80048e6:	bf00      	nop
 80048e8:	20000dec 	.word	0x20000dec
 80048ec:	08005990 	.word	0x08005990
 80048f0:	08004a11 	.word	0x08004a11
 80048f4:	20000df0 	.word	0x20000df0

080048f8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b08a      	sub	sp, #40	; 0x28
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	60f8      	str	r0, [r7, #12]
 8004900:	60b9      	str	r1, [r7, #8]
 8004902:	607a      	str	r2, [r7, #4]
 8004904:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004906:	2300      	movs	r3, #0
 8004908:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d109      	bne.n	8004924 <xTimerGenericCommand+0x2c>
 8004910:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004914:	f383 8811 	msr	BASEPRI, r3
 8004918:	f3bf 8f6f 	isb	sy
 800491c:	f3bf 8f4f 	dsb	sy
 8004920:	623b      	str	r3, [r7, #32]
 8004922:	e7fe      	b.n	8004922 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004924:	4b19      	ldr	r3, [pc, #100]	; (800498c <xTimerGenericCommand+0x94>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d02a      	beq.n	8004982 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004938:	68bb      	ldr	r3, [r7, #8]
 800493a:	2b05      	cmp	r3, #5
 800493c:	dc18      	bgt.n	8004970 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800493e:	f7ff feb5 	bl	80046ac <xTaskGetSchedulerState>
 8004942:	4603      	mov	r3, r0
 8004944:	2b02      	cmp	r3, #2
 8004946:	d109      	bne.n	800495c <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004948:	4b10      	ldr	r3, [pc, #64]	; (800498c <xTimerGenericCommand+0x94>)
 800494a:	6818      	ldr	r0, [r3, #0]
 800494c:	f107 0110 	add.w	r1, r7, #16
 8004950:	2300      	movs	r3, #0
 8004952:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004954:	f7fe fc50 	bl	80031f8 <xQueueGenericSend>
 8004958:	6278      	str	r0, [r7, #36]	; 0x24
 800495a:	e012      	b.n	8004982 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800495c:	4b0b      	ldr	r3, [pc, #44]	; (800498c <xTimerGenericCommand+0x94>)
 800495e:	6818      	ldr	r0, [r3, #0]
 8004960:	f107 0110 	add.w	r1, r7, #16
 8004964:	2300      	movs	r3, #0
 8004966:	2200      	movs	r2, #0
 8004968:	f7fe fc46 	bl	80031f8 <xQueueGenericSend>
 800496c:	6278      	str	r0, [r7, #36]	; 0x24
 800496e:	e008      	b.n	8004982 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004970:	4b06      	ldr	r3, [pc, #24]	; (800498c <xTimerGenericCommand+0x94>)
 8004972:	6818      	ldr	r0, [r3, #0]
 8004974:	f107 0110 	add.w	r1, r7, #16
 8004978:	2300      	movs	r3, #0
 800497a:	683a      	ldr	r2, [r7, #0]
 800497c:	f7fe fd36 	bl	80033ec <xQueueGenericSendFromISR>
 8004980:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004984:	4618      	mov	r0, r3
 8004986:	3728      	adds	r7, #40	; 0x28
 8004988:	46bd      	mov	sp, r7
 800498a:	bd80      	pop	{r7, pc}
 800498c:	20000dec 	.word	0x20000dec

08004990 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b088      	sub	sp, #32
 8004994:	af02      	add	r7, sp, #8
 8004996:	6078      	str	r0, [r7, #4]
 8004998:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800499a:	4b1c      	ldr	r3, [pc, #112]	; (8004a0c <prvProcessExpiredTimer+0x7c>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	68db      	ldr	r3, [r3, #12]
 80049a0:	68db      	ldr	r3, [r3, #12]
 80049a2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	3304      	adds	r3, #4
 80049a8:	4618      	mov	r0, r3
 80049aa:	f7fe fac1 	bl	8002f30 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80049ae:	697b      	ldr	r3, [r7, #20]
 80049b0:	69db      	ldr	r3, [r3, #28]
 80049b2:	2b01      	cmp	r3, #1
 80049b4:	d121      	bne.n	80049fa <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80049b6:	697b      	ldr	r3, [r7, #20]
 80049b8:	699a      	ldr	r2, [r3, #24]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	18d1      	adds	r1, r2, r3
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	683a      	ldr	r2, [r7, #0]
 80049c2:	6978      	ldr	r0, [r7, #20]
 80049c4:	f000 f8c8 	bl	8004b58 <prvInsertTimerInActiveList>
 80049c8:	4603      	mov	r3, r0
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d015      	beq.n	80049fa <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80049ce:	2300      	movs	r3, #0
 80049d0:	9300      	str	r3, [sp, #0]
 80049d2:	2300      	movs	r3, #0
 80049d4:	687a      	ldr	r2, [r7, #4]
 80049d6:	2100      	movs	r1, #0
 80049d8:	6978      	ldr	r0, [r7, #20]
 80049da:	f7ff ff8d 	bl	80048f8 <xTimerGenericCommand>
 80049de:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d109      	bne.n	80049fa <prvProcessExpiredTimer+0x6a>
 80049e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049ea:	f383 8811 	msr	BASEPRI, r3
 80049ee:	f3bf 8f6f 	isb	sy
 80049f2:	f3bf 8f4f 	dsb	sy
 80049f6:	60fb      	str	r3, [r7, #12]
 80049f8:	e7fe      	b.n	80049f8 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80049fa:	697b      	ldr	r3, [r7, #20]
 80049fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049fe:	6978      	ldr	r0, [r7, #20]
 8004a00:	4798      	blx	r3
}
 8004a02:	bf00      	nop
 8004a04:	3718      	adds	r7, #24
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd80      	pop	{r7, pc}
 8004a0a:	bf00      	nop
 8004a0c:	20000de4 	.word	0x20000de4

08004a10 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b084      	sub	sp, #16
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004a18:	f107 0308 	add.w	r3, r7, #8
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	f000 f857 	bl	8004ad0 <prvGetNextExpireTime>
 8004a22:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	4619      	mov	r1, r3
 8004a28:	68f8      	ldr	r0, [r7, #12]
 8004a2a:	f000 f803 	bl	8004a34 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004a2e:	f000 f8d5 	bl	8004bdc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004a32:	e7f1      	b.n	8004a18 <prvTimerTask+0x8>

08004a34 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b084      	sub	sp, #16
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
 8004a3c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004a3e:	f7ff fa5b 	bl	8003ef8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004a42:	f107 0308 	add.w	r3, r7, #8
 8004a46:	4618      	mov	r0, r3
 8004a48:	f000 f866 	bl	8004b18 <prvSampleTimeNow>
 8004a4c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004a4e:	68bb      	ldr	r3, [r7, #8]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d130      	bne.n	8004ab6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d10a      	bne.n	8004a70 <prvProcessTimerOrBlockTask+0x3c>
 8004a5a:	687a      	ldr	r2, [r7, #4]
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	429a      	cmp	r2, r3
 8004a60:	d806      	bhi.n	8004a70 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004a62:	f7ff fa57 	bl	8003f14 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004a66:	68f9      	ldr	r1, [r7, #12]
 8004a68:	6878      	ldr	r0, [r7, #4]
 8004a6a:	f7ff ff91 	bl	8004990 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004a6e:	e024      	b.n	8004aba <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d008      	beq.n	8004a88 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004a76:	4b13      	ldr	r3, [pc, #76]	; (8004ac4 <prvProcessTimerOrBlockTask+0x90>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	bf0c      	ite	eq
 8004a80:	2301      	moveq	r3, #1
 8004a82:	2300      	movne	r3, #0
 8004a84:	b2db      	uxtb	r3, r3
 8004a86:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004a88:	4b0f      	ldr	r3, [pc, #60]	; (8004ac8 <prvProcessTimerOrBlockTask+0x94>)
 8004a8a:	6818      	ldr	r0, [r3, #0]
 8004a8c:	687a      	ldr	r2, [r7, #4]
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	1ad3      	subs	r3, r2, r3
 8004a92:	683a      	ldr	r2, [r7, #0]
 8004a94:	4619      	mov	r1, r3
 8004a96:	f7fe ffcf 	bl	8003a38 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004a9a:	f7ff fa3b 	bl	8003f14 <xTaskResumeAll>
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d10a      	bne.n	8004aba <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004aa4:	4b09      	ldr	r3, [pc, #36]	; (8004acc <prvProcessTimerOrBlockTask+0x98>)
 8004aa6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004aaa:	601a      	str	r2, [r3, #0]
 8004aac:	f3bf 8f4f 	dsb	sy
 8004ab0:	f3bf 8f6f 	isb	sy
}
 8004ab4:	e001      	b.n	8004aba <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004ab6:	f7ff fa2d 	bl	8003f14 <xTaskResumeAll>
}
 8004aba:	bf00      	nop
 8004abc:	3710      	adds	r7, #16
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}
 8004ac2:	bf00      	nop
 8004ac4:	20000de8 	.word	0x20000de8
 8004ac8:	20000dec 	.word	0x20000dec
 8004acc:	e000ed04 	.word	0xe000ed04

08004ad0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	b085      	sub	sp, #20
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004ad8:	4b0e      	ldr	r3, [pc, #56]	; (8004b14 <prvGetNextExpireTime+0x44>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	bf0c      	ite	eq
 8004ae2:	2301      	moveq	r3, #1
 8004ae4:	2300      	movne	r3, #0
 8004ae6:	b2db      	uxtb	r3, r3
 8004ae8:	461a      	mov	r2, r3
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d105      	bne.n	8004b02 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004af6:	4b07      	ldr	r3, [pc, #28]	; (8004b14 <prvGetNextExpireTime+0x44>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	68db      	ldr	r3, [r3, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	60fb      	str	r3, [r7, #12]
 8004b00:	e001      	b.n	8004b06 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004b02:	2300      	movs	r3, #0
 8004b04:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004b06:	68fb      	ldr	r3, [r7, #12]
}
 8004b08:	4618      	mov	r0, r3
 8004b0a:	3714      	adds	r7, #20
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	bc80      	pop	{r7}
 8004b10:	4770      	bx	lr
 8004b12:	bf00      	nop
 8004b14:	20000de4 	.word	0x20000de4

08004b18 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b084      	sub	sp, #16
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004b20:	f7ff fa94 	bl	800404c <xTaskGetTickCount>
 8004b24:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004b26:	4b0b      	ldr	r3, [pc, #44]	; (8004b54 <prvSampleTimeNow+0x3c>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	68fa      	ldr	r2, [r7, #12]
 8004b2c:	429a      	cmp	r2, r3
 8004b2e:	d205      	bcs.n	8004b3c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004b30:	f000 f904 	bl	8004d3c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2201      	movs	r2, #1
 8004b38:	601a      	str	r2, [r3, #0]
 8004b3a:	e002      	b.n	8004b42 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004b42:	4a04      	ldr	r2, [pc, #16]	; (8004b54 <prvSampleTimeNow+0x3c>)
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004b48:	68fb      	ldr	r3, [r7, #12]
}
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	3710      	adds	r7, #16
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bd80      	pop	{r7, pc}
 8004b52:	bf00      	nop
 8004b54:	20000df4 	.word	0x20000df4

08004b58 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b086      	sub	sp, #24
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	60f8      	str	r0, [r7, #12]
 8004b60:	60b9      	str	r1, [r7, #8]
 8004b62:	607a      	str	r2, [r7, #4]
 8004b64:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004b66:	2300      	movs	r3, #0
 8004b68:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	68ba      	ldr	r2, [r7, #8]
 8004b6e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	68fa      	ldr	r2, [r7, #12]
 8004b74:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004b76:	68ba      	ldr	r2, [r7, #8]
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	429a      	cmp	r2, r3
 8004b7c:	d812      	bhi.n	8004ba4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004b7e:	687a      	ldr	r2, [r7, #4]
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	1ad2      	subs	r2, r2, r3
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	699b      	ldr	r3, [r3, #24]
 8004b88:	429a      	cmp	r2, r3
 8004b8a:	d302      	bcc.n	8004b92 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	617b      	str	r3, [r7, #20]
 8004b90:	e01b      	b.n	8004bca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004b92:	4b10      	ldr	r3, [pc, #64]	; (8004bd4 <prvInsertTimerInActiveList+0x7c>)
 8004b94:	681a      	ldr	r2, [r3, #0]
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	3304      	adds	r3, #4
 8004b9a:	4619      	mov	r1, r3
 8004b9c:	4610      	mov	r0, r2
 8004b9e:	f7fe f98f 	bl	8002ec0 <vListInsert>
 8004ba2:	e012      	b.n	8004bca <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004ba4:	687a      	ldr	r2, [r7, #4]
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	429a      	cmp	r2, r3
 8004baa:	d206      	bcs.n	8004bba <prvInsertTimerInActiveList+0x62>
 8004bac:	68ba      	ldr	r2, [r7, #8]
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	429a      	cmp	r2, r3
 8004bb2:	d302      	bcc.n	8004bba <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	617b      	str	r3, [r7, #20]
 8004bb8:	e007      	b.n	8004bca <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004bba:	4b07      	ldr	r3, [pc, #28]	; (8004bd8 <prvInsertTimerInActiveList+0x80>)
 8004bbc:	681a      	ldr	r2, [r3, #0]
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	3304      	adds	r3, #4
 8004bc2:	4619      	mov	r1, r3
 8004bc4:	4610      	mov	r0, r2
 8004bc6:	f7fe f97b 	bl	8002ec0 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004bca:	697b      	ldr	r3, [r7, #20]
}
 8004bcc:	4618      	mov	r0, r3
 8004bce:	3718      	adds	r7, #24
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bd80      	pop	{r7, pc}
 8004bd4:	20000de8 	.word	0x20000de8
 8004bd8:	20000de4 	.word	0x20000de4

08004bdc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b08e      	sub	sp, #56	; 0x38
 8004be0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004be2:	e099      	b.n	8004d18 <prvProcessReceivedCommands+0x13c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	da17      	bge.n	8004c1a <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004bea:	1d3b      	adds	r3, r7, #4
 8004bec:	3304      	adds	r3, #4
 8004bee:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004bf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d109      	bne.n	8004c0a <prvProcessReceivedCommands+0x2e>
 8004bf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bfa:	f383 8811 	msr	BASEPRI, r3
 8004bfe:	f3bf 8f6f 	isb	sy
 8004c02:	f3bf 8f4f 	dsb	sy
 8004c06:	61fb      	str	r3, [r7, #28]
 8004c08:	e7fe      	b.n	8004c08 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004c0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c10:	6850      	ldr	r0, [r2, #4]
 8004c12:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c14:	6892      	ldr	r2, [r2, #8]
 8004c16:	4611      	mov	r1, r2
 8004c18:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	db7a      	blt.n	8004d16 <prvProcessReceivedCommands+0x13a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004c24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c26:	695b      	ldr	r3, [r3, #20]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d004      	beq.n	8004c36 <prvProcessReceivedCommands+0x5a>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004c2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c2e:	3304      	adds	r3, #4
 8004c30:	4618      	mov	r0, r3
 8004c32:	f7fe f97d 	bl	8002f30 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004c36:	463b      	mov	r3, r7
 8004c38:	4618      	mov	r0, r3
 8004c3a:	f7ff ff6d 	bl	8004b18 <prvSampleTimeNow>
 8004c3e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2b09      	cmp	r3, #9
 8004c44:	d868      	bhi.n	8004d18 <prvProcessReceivedCommands+0x13c>
 8004c46:	a201      	add	r2, pc, #4	; (adr r2, 8004c4c <prvProcessReceivedCommands+0x70>)
 8004c48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c4c:	08004c75 	.word	0x08004c75
 8004c50:	08004c75 	.word	0x08004c75
 8004c54:	08004c75 	.word	0x08004c75
 8004c58:	08004d19 	.word	0x08004d19
 8004c5c:	08004ccf 	.word	0x08004ccf
 8004c60:	08004d05 	.word	0x08004d05
 8004c64:	08004c75 	.word	0x08004c75
 8004c68:	08004c75 	.word	0x08004c75
 8004c6c:	08004d19 	.word	0x08004d19
 8004c70:	08004ccf 	.word	0x08004ccf
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004c74:	68ba      	ldr	r2, [r7, #8]
 8004c76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c78:	699b      	ldr	r3, [r3, #24]
 8004c7a:	18d1      	adds	r1, r2, r3
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c80:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004c82:	f7ff ff69 	bl	8004b58 <prvInsertTimerInActiveList>
 8004c86:	4603      	mov	r3, r0
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d045      	beq.n	8004d18 <prvProcessReceivedCommands+0x13c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004c8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c90:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004c92:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8004c94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c96:	69db      	ldr	r3, [r3, #28]
 8004c98:	2b01      	cmp	r3, #1
 8004c9a:	d13d      	bne.n	8004d18 <prvProcessReceivedCommands+0x13c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004c9c:	68ba      	ldr	r2, [r7, #8]
 8004c9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ca0:	699b      	ldr	r3, [r3, #24]
 8004ca2:	441a      	add	r2, r3
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	9300      	str	r3, [sp, #0]
 8004ca8:	2300      	movs	r3, #0
 8004caa:	2100      	movs	r1, #0
 8004cac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004cae:	f7ff fe23 	bl	80048f8 <xTimerGenericCommand>
 8004cb2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004cb4:	6a3b      	ldr	r3, [r7, #32]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d12e      	bne.n	8004d18 <prvProcessReceivedCommands+0x13c>
 8004cba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cbe:	f383 8811 	msr	BASEPRI, r3
 8004cc2:	f3bf 8f6f 	isb	sy
 8004cc6:	f3bf 8f4f 	dsb	sy
 8004cca:	61bb      	str	r3, [r7, #24]
 8004ccc:	e7fe      	b.n	8004ccc <prvProcessReceivedCommands+0xf0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004cce:	68ba      	ldr	r2, [r7, #8]
 8004cd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cd2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004cd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cd6:	699b      	ldr	r3, [r3, #24]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d109      	bne.n	8004cf0 <prvProcessReceivedCommands+0x114>
 8004cdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ce0:	f383 8811 	msr	BASEPRI, r3
 8004ce4:	f3bf 8f6f 	isb	sy
 8004ce8:	f3bf 8f4f 	dsb	sy
 8004cec:	617b      	str	r3, [r7, #20]
 8004cee:	e7fe      	b.n	8004cee <prvProcessReceivedCommands+0x112>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004cf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cf2:	699a      	ldr	r2, [r3, #24]
 8004cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cf6:	18d1      	adds	r1, r2, r3
 8004cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cfa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cfc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004cfe:	f7ff ff2b 	bl	8004b58 <prvInsertTimerInActiveList>
					break;
 8004d02:	e009      	b.n	8004d18 <prvProcessReceivedCommands+0x13c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8004d04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d06:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d104      	bne.n	8004d18 <prvProcessReceivedCommands+0x13c>
						{
							vPortFree( pxTimer );
 8004d0e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004d10:	f000 fb5a 	bl	80053c8 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004d14:	e000      	b.n	8004d18 <prvProcessReceivedCommands+0x13c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8004d16:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004d18:	4b07      	ldr	r3, [pc, #28]	; (8004d38 <prvProcessReceivedCommands+0x15c>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	1d39      	adds	r1, r7, #4
 8004d1e:	2200      	movs	r2, #0
 8004d20:	4618      	mov	r0, r3
 8004d22:	f7fe fbf7 	bl	8003514 <xQueueReceive>
 8004d26:	4603      	mov	r3, r0
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	f47f af5b 	bne.w	8004be4 <prvProcessReceivedCommands+0x8>
	}
}
 8004d2e:	bf00      	nop
 8004d30:	3730      	adds	r7, #48	; 0x30
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}
 8004d36:	bf00      	nop
 8004d38:	20000dec 	.word	0x20000dec

08004d3c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b088      	sub	sp, #32
 8004d40:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004d42:	e044      	b.n	8004dce <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004d44:	4b2b      	ldr	r3, [pc, #172]	; (8004df4 <prvSwitchTimerLists+0xb8>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	68db      	ldr	r3, [r3, #12]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004d4e:	4b29      	ldr	r3, [pc, #164]	; (8004df4 <prvSwitchTimerLists+0xb8>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	68db      	ldr	r3, [r3, #12]
 8004d54:	68db      	ldr	r3, [r3, #12]
 8004d56:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	3304      	adds	r3, #4
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	f7fe f8e7 	bl	8002f30 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d66:	68f8      	ldr	r0, [r7, #12]
 8004d68:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	69db      	ldr	r3, [r3, #28]
 8004d6e:	2b01      	cmp	r3, #1
 8004d70:	d12d      	bne.n	8004dce <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	699b      	ldr	r3, [r3, #24]
 8004d76:	693a      	ldr	r2, [r7, #16]
 8004d78:	4413      	add	r3, r2
 8004d7a:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004d7c:	68ba      	ldr	r2, [r7, #8]
 8004d7e:	693b      	ldr	r3, [r7, #16]
 8004d80:	429a      	cmp	r2, r3
 8004d82:	d90e      	bls.n	8004da2 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	68ba      	ldr	r2, [r7, #8]
 8004d88:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	68fa      	ldr	r2, [r7, #12]
 8004d8e:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004d90:	4b18      	ldr	r3, [pc, #96]	; (8004df4 <prvSwitchTimerLists+0xb8>)
 8004d92:	681a      	ldr	r2, [r3, #0]
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	3304      	adds	r3, #4
 8004d98:	4619      	mov	r1, r3
 8004d9a:	4610      	mov	r0, r2
 8004d9c:	f7fe f890 	bl	8002ec0 <vListInsert>
 8004da0:	e015      	b.n	8004dce <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004da2:	2300      	movs	r3, #0
 8004da4:	9300      	str	r3, [sp, #0]
 8004da6:	2300      	movs	r3, #0
 8004da8:	693a      	ldr	r2, [r7, #16]
 8004daa:	2100      	movs	r1, #0
 8004dac:	68f8      	ldr	r0, [r7, #12]
 8004dae:	f7ff fda3 	bl	80048f8 <xTimerGenericCommand>
 8004db2:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d109      	bne.n	8004dce <prvSwitchTimerLists+0x92>
 8004dba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dbe:	f383 8811 	msr	BASEPRI, r3
 8004dc2:	f3bf 8f6f 	isb	sy
 8004dc6:	f3bf 8f4f 	dsb	sy
 8004dca:	603b      	str	r3, [r7, #0]
 8004dcc:	e7fe      	b.n	8004dcc <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004dce:	4b09      	ldr	r3, [pc, #36]	; (8004df4 <prvSwitchTimerLists+0xb8>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d1b5      	bne.n	8004d44 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004dd8:	4b06      	ldr	r3, [pc, #24]	; (8004df4 <prvSwitchTimerLists+0xb8>)
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004dde:	4b06      	ldr	r3, [pc, #24]	; (8004df8 <prvSwitchTimerLists+0xbc>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	4a04      	ldr	r2, [pc, #16]	; (8004df4 <prvSwitchTimerLists+0xb8>)
 8004de4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004de6:	4a04      	ldr	r2, [pc, #16]	; (8004df8 <prvSwitchTimerLists+0xbc>)
 8004de8:	697b      	ldr	r3, [r7, #20]
 8004dea:	6013      	str	r3, [r2, #0]
}
 8004dec:	bf00      	nop
 8004dee:	3718      	adds	r7, #24
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bd80      	pop	{r7, pc}
 8004df4:	20000de4 	.word	0x20000de4
 8004df8:	20000de8 	.word	0x20000de8

08004dfc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b082      	sub	sp, #8
 8004e00:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004e02:	f000 f929 	bl	8005058 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004e06:	4b15      	ldr	r3, [pc, #84]	; (8004e5c <prvCheckForValidListAndQueue+0x60>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d120      	bne.n	8004e50 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004e0e:	4814      	ldr	r0, [pc, #80]	; (8004e60 <prvCheckForValidListAndQueue+0x64>)
 8004e10:	f7fe f808 	bl	8002e24 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004e14:	4813      	ldr	r0, [pc, #76]	; (8004e64 <prvCheckForValidListAndQueue+0x68>)
 8004e16:	f7fe f805 	bl	8002e24 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004e1a:	4b13      	ldr	r3, [pc, #76]	; (8004e68 <prvCheckForValidListAndQueue+0x6c>)
 8004e1c:	4a10      	ldr	r2, [pc, #64]	; (8004e60 <prvCheckForValidListAndQueue+0x64>)
 8004e1e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004e20:	4b12      	ldr	r3, [pc, #72]	; (8004e6c <prvCheckForValidListAndQueue+0x70>)
 8004e22:	4a10      	ldr	r2, [pc, #64]	; (8004e64 <prvCheckForValidListAndQueue+0x68>)
 8004e24:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004e26:	2300      	movs	r3, #0
 8004e28:	9300      	str	r3, [sp, #0]
 8004e2a:	4b11      	ldr	r3, [pc, #68]	; (8004e70 <prvCheckForValidListAndQueue+0x74>)
 8004e2c:	4a11      	ldr	r2, [pc, #68]	; (8004e74 <prvCheckForValidListAndQueue+0x78>)
 8004e2e:	2110      	movs	r1, #16
 8004e30:	200a      	movs	r0, #10
 8004e32:	f7fe f90f 	bl	8003054 <xQueueGenericCreateStatic>
 8004e36:	4602      	mov	r2, r0
 8004e38:	4b08      	ldr	r3, [pc, #32]	; (8004e5c <prvCheckForValidListAndQueue+0x60>)
 8004e3a:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004e3c:	4b07      	ldr	r3, [pc, #28]	; (8004e5c <prvCheckForValidListAndQueue+0x60>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d005      	beq.n	8004e50 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004e44:	4b05      	ldr	r3, [pc, #20]	; (8004e5c <prvCheckForValidListAndQueue+0x60>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	490b      	ldr	r1, [pc, #44]	; (8004e78 <prvCheckForValidListAndQueue+0x7c>)
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	f7fe fdcc 	bl	80039e8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004e50:	f000 f930 	bl	80050b4 <vPortExitCritical>
}
 8004e54:	bf00      	nop
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bd80      	pop	{r7, pc}
 8004e5a:	bf00      	nop
 8004e5c:	20000dec 	.word	0x20000dec
 8004e60:	20000dbc 	.word	0x20000dbc
 8004e64:	20000dd0 	.word	0x20000dd0
 8004e68:	20000de4 	.word	0x20000de4
 8004e6c:	20000de8 	.word	0x20000de8
 8004e70:	20000e98 	.word	0x20000e98
 8004e74:	20000df8 	.word	0x20000df8
 8004e78:	08005998 	.word	0x08005998

08004e7c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	b085      	sub	sp, #20
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	60f8      	str	r0, [r7, #12]
 8004e84:	60b9      	str	r1, [r7, #8]
 8004e86:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	3b04      	subs	r3, #4
 8004e8c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004e94:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	3b04      	subs	r3, #4
 8004e9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004e9c:	68bb      	ldr	r3, [r7, #8]
 8004e9e:	f023 0201 	bic.w	r2, r3, #1
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	3b04      	subs	r3, #4
 8004eaa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004eac:	4a08      	ldr	r2, [pc, #32]	; (8004ed0 <pxPortInitialiseStack+0x54>)
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	3b14      	subs	r3, #20
 8004eb6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004eb8:	687a      	ldr	r2, [r7, #4]
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	3b20      	subs	r3, #32
 8004ec2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
}
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	3714      	adds	r7, #20
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	bc80      	pop	{r7}
 8004ece:	4770      	bx	lr
 8004ed0:	08004ed5 	.word	0x08004ed5

08004ed4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	b085      	sub	sp, #20
 8004ed8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8004eda:	2300      	movs	r3, #0
 8004edc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004ede:	4b10      	ldr	r3, [pc, #64]	; (8004f20 <prvTaskExitError+0x4c>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ee6:	d009      	beq.n	8004efc <prvTaskExitError+0x28>
 8004ee8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004eec:	f383 8811 	msr	BASEPRI, r3
 8004ef0:	f3bf 8f6f 	isb	sy
 8004ef4:	f3bf 8f4f 	dsb	sy
 8004ef8:	60fb      	str	r3, [r7, #12]
 8004efa:	e7fe      	b.n	8004efa <prvTaskExitError+0x26>
 8004efc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f00:	f383 8811 	msr	BASEPRI, r3
 8004f04:	f3bf 8f6f 	isb	sy
 8004f08:	f3bf 8f4f 	dsb	sy
 8004f0c:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004f0e:	bf00      	nop
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d0fc      	beq.n	8004f10 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004f16:	bf00      	nop
 8004f18:	3714      	adds	r7, #20
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bc80      	pop	{r7}
 8004f1e:	4770      	bx	lr
 8004f20:	20000010 	.word	0x20000010
	...

08004f30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004f30:	4b07      	ldr	r3, [pc, #28]	; (8004f50 <pxCurrentTCBConst2>)
 8004f32:	6819      	ldr	r1, [r3, #0]
 8004f34:	6808      	ldr	r0, [r1, #0]
 8004f36:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004f3a:	f380 8809 	msr	PSP, r0
 8004f3e:	f3bf 8f6f 	isb	sy
 8004f42:	f04f 0000 	mov.w	r0, #0
 8004f46:	f380 8811 	msr	BASEPRI, r0
 8004f4a:	f04e 0e0d 	orr.w	lr, lr, #13
 8004f4e:	4770      	bx	lr

08004f50 <pxCurrentTCBConst2>:
 8004f50:	200008bc 	.word	0x200008bc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004f54:	bf00      	nop
 8004f56:	bf00      	nop

08004f58 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8004f58:	4806      	ldr	r0, [pc, #24]	; (8004f74 <prvPortStartFirstTask+0x1c>)
 8004f5a:	6800      	ldr	r0, [r0, #0]
 8004f5c:	6800      	ldr	r0, [r0, #0]
 8004f5e:	f380 8808 	msr	MSP, r0
 8004f62:	b662      	cpsie	i
 8004f64:	b661      	cpsie	f
 8004f66:	f3bf 8f4f 	dsb	sy
 8004f6a:	f3bf 8f6f 	isb	sy
 8004f6e:	df00      	svc	0
 8004f70:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004f72:	bf00      	nop
 8004f74:	e000ed08 	.word	0xe000ed08

08004f78 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b084      	sub	sp, #16
 8004f7c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004f7e:	4b31      	ldr	r3, [pc, #196]	; (8005044 <xPortStartScheduler+0xcc>)
 8004f80:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	781b      	ldrb	r3, [r3, #0]
 8004f86:	b2db      	uxtb	r3, r3
 8004f88:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	22ff      	movs	r2, #255	; 0xff
 8004f8e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	781b      	ldrb	r3, [r3, #0]
 8004f94:	b2db      	uxtb	r3, r3
 8004f96:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004f98:	78fb      	ldrb	r3, [r7, #3]
 8004f9a:	b2db      	uxtb	r3, r3
 8004f9c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004fa0:	b2da      	uxtb	r2, r3
 8004fa2:	4b29      	ldr	r3, [pc, #164]	; (8005048 <xPortStartScheduler+0xd0>)
 8004fa4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004fa6:	4b29      	ldr	r3, [pc, #164]	; (800504c <xPortStartScheduler+0xd4>)
 8004fa8:	2207      	movs	r2, #7
 8004faa:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004fac:	e009      	b.n	8004fc2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8004fae:	4b27      	ldr	r3, [pc, #156]	; (800504c <xPortStartScheduler+0xd4>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	3b01      	subs	r3, #1
 8004fb4:	4a25      	ldr	r2, [pc, #148]	; (800504c <xPortStartScheduler+0xd4>)
 8004fb6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004fb8:	78fb      	ldrb	r3, [r7, #3]
 8004fba:	b2db      	uxtb	r3, r3
 8004fbc:	005b      	lsls	r3, r3, #1
 8004fbe:	b2db      	uxtb	r3, r3
 8004fc0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004fc2:	78fb      	ldrb	r3, [r7, #3]
 8004fc4:	b2db      	uxtb	r3, r3
 8004fc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fca:	2b80      	cmp	r3, #128	; 0x80
 8004fcc:	d0ef      	beq.n	8004fae <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004fce:	4b1f      	ldr	r3, [pc, #124]	; (800504c <xPortStartScheduler+0xd4>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f1c3 0307 	rsb	r3, r3, #7
 8004fd6:	2b04      	cmp	r3, #4
 8004fd8:	d009      	beq.n	8004fee <xPortStartScheduler+0x76>
 8004fda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fde:	f383 8811 	msr	BASEPRI, r3
 8004fe2:	f3bf 8f6f 	isb	sy
 8004fe6:	f3bf 8f4f 	dsb	sy
 8004fea:	60bb      	str	r3, [r7, #8]
 8004fec:	e7fe      	b.n	8004fec <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004fee:	4b17      	ldr	r3, [pc, #92]	; (800504c <xPortStartScheduler+0xd4>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	021b      	lsls	r3, r3, #8
 8004ff4:	4a15      	ldr	r2, [pc, #84]	; (800504c <xPortStartScheduler+0xd4>)
 8004ff6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004ff8:	4b14      	ldr	r3, [pc, #80]	; (800504c <xPortStartScheduler+0xd4>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005000:	4a12      	ldr	r2, [pc, #72]	; (800504c <xPortStartScheduler+0xd4>)
 8005002:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	b2da      	uxtb	r2, r3
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800500c:	4b10      	ldr	r3, [pc, #64]	; (8005050 <xPortStartScheduler+0xd8>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	4a0f      	ldr	r2, [pc, #60]	; (8005050 <xPortStartScheduler+0xd8>)
 8005012:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005016:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005018:	4b0d      	ldr	r3, [pc, #52]	; (8005050 <xPortStartScheduler+0xd8>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a0c      	ldr	r2, [pc, #48]	; (8005050 <xPortStartScheduler+0xd8>)
 800501e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005022:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005024:	f000 f8b0 	bl	8005188 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005028:	4b0a      	ldr	r3, [pc, #40]	; (8005054 <xPortStartScheduler+0xdc>)
 800502a:	2200      	movs	r2, #0
 800502c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800502e:	f7ff ff93 	bl	8004f58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005032:	f7ff f8d7 	bl	80041e4 <vTaskSwitchContext>
	prvTaskExitError();
 8005036:	f7ff ff4d 	bl	8004ed4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800503a:	2300      	movs	r3, #0
}
 800503c:	4618      	mov	r0, r3
 800503e:	3710      	adds	r7, #16
 8005040:	46bd      	mov	sp, r7
 8005042:	bd80      	pop	{r7, pc}
 8005044:	e000e400 	.word	0xe000e400
 8005048:	20000ee8 	.word	0x20000ee8
 800504c:	20000eec 	.word	0x20000eec
 8005050:	e000ed20 	.word	0xe000ed20
 8005054:	20000010 	.word	0x20000010

08005058 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005058:	b480      	push	{r7}
 800505a:	b083      	sub	sp, #12
 800505c:	af00      	add	r7, sp, #0
 800505e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005062:	f383 8811 	msr	BASEPRI, r3
 8005066:	f3bf 8f6f 	isb	sy
 800506a:	f3bf 8f4f 	dsb	sy
 800506e:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005070:	4b0e      	ldr	r3, [pc, #56]	; (80050ac <vPortEnterCritical+0x54>)
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	3301      	adds	r3, #1
 8005076:	4a0d      	ldr	r2, [pc, #52]	; (80050ac <vPortEnterCritical+0x54>)
 8005078:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800507a:	4b0c      	ldr	r3, [pc, #48]	; (80050ac <vPortEnterCritical+0x54>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	2b01      	cmp	r3, #1
 8005080:	d10e      	bne.n	80050a0 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005082:	4b0b      	ldr	r3, [pc, #44]	; (80050b0 <vPortEnterCritical+0x58>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	b2db      	uxtb	r3, r3
 8005088:	2b00      	cmp	r3, #0
 800508a:	d009      	beq.n	80050a0 <vPortEnterCritical+0x48>
 800508c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005090:	f383 8811 	msr	BASEPRI, r3
 8005094:	f3bf 8f6f 	isb	sy
 8005098:	f3bf 8f4f 	dsb	sy
 800509c:	603b      	str	r3, [r7, #0]
 800509e:	e7fe      	b.n	800509e <vPortEnterCritical+0x46>
	}
}
 80050a0:	bf00      	nop
 80050a2:	370c      	adds	r7, #12
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bc80      	pop	{r7}
 80050a8:	4770      	bx	lr
 80050aa:	bf00      	nop
 80050ac:	20000010 	.word	0x20000010
 80050b0:	e000ed04 	.word	0xe000ed04

080050b4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80050b4:	b480      	push	{r7}
 80050b6:	b083      	sub	sp, #12
 80050b8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80050ba:	4b10      	ldr	r3, [pc, #64]	; (80050fc <vPortExitCritical+0x48>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d109      	bne.n	80050d6 <vPortExitCritical+0x22>
 80050c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050c6:	f383 8811 	msr	BASEPRI, r3
 80050ca:	f3bf 8f6f 	isb	sy
 80050ce:	f3bf 8f4f 	dsb	sy
 80050d2:	607b      	str	r3, [r7, #4]
 80050d4:	e7fe      	b.n	80050d4 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80050d6:	4b09      	ldr	r3, [pc, #36]	; (80050fc <vPortExitCritical+0x48>)
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	3b01      	subs	r3, #1
 80050dc:	4a07      	ldr	r2, [pc, #28]	; (80050fc <vPortExitCritical+0x48>)
 80050de:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80050e0:	4b06      	ldr	r3, [pc, #24]	; (80050fc <vPortExitCritical+0x48>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d104      	bne.n	80050f2 <vPortExitCritical+0x3e>
 80050e8:	2300      	movs	r3, #0
 80050ea:	603b      	str	r3, [r7, #0]
	__asm volatile
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80050f2:	bf00      	nop
 80050f4:	370c      	adds	r7, #12
 80050f6:	46bd      	mov	sp, r7
 80050f8:	bc80      	pop	{r7}
 80050fa:	4770      	bx	lr
 80050fc:	20000010 	.word	0x20000010

08005100 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005100:	f3ef 8009 	mrs	r0, PSP
 8005104:	f3bf 8f6f 	isb	sy
 8005108:	4b0d      	ldr	r3, [pc, #52]	; (8005140 <pxCurrentTCBConst>)
 800510a:	681a      	ldr	r2, [r3, #0]
 800510c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005110:	6010      	str	r0, [r2, #0]
 8005112:	e92d 4008 	stmdb	sp!, {r3, lr}
 8005116:	f04f 0050 	mov.w	r0, #80	; 0x50
 800511a:	f380 8811 	msr	BASEPRI, r0
 800511e:	f7ff f861 	bl	80041e4 <vTaskSwitchContext>
 8005122:	f04f 0000 	mov.w	r0, #0
 8005126:	f380 8811 	msr	BASEPRI, r0
 800512a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800512e:	6819      	ldr	r1, [r3, #0]
 8005130:	6808      	ldr	r0, [r1, #0]
 8005132:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005136:	f380 8809 	msr	PSP, r0
 800513a:	f3bf 8f6f 	isb	sy
 800513e:	4770      	bx	lr

08005140 <pxCurrentTCBConst>:
 8005140:	200008bc 	.word	0x200008bc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005144:	bf00      	nop
 8005146:	bf00      	nop

08005148 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005148:	b580      	push	{r7, lr}
 800514a:	b082      	sub	sp, #8
 800514c:	af00      	add	r7, sp, #0
	__asm volatile
 800514e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005152:	f383 8811 	msr	BASEPRI, r3
 8005156:	f3bf 8f6f 	isb	sy
 800515a:	f3bf 8f4f 	dsb	sy
 800515e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005160:	f7fe ff82 	bl	8004068 <xTaskIncrementTick>
 8005164:	4603      	mov	r3, r0
 8005166:	2b00      	cmp	r3, #0
 8005168:	d003      	beq.n	8005172 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800516a:	4b06      	ldr	r3, [pc, #24]	; (8005184 <SysTick_Handler+0x3c>)
 800516c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005170:	601a      	str	r2, [r3, #0]
 8005172:	2300      	movs	r3, #0
 8005174:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800517c:	bf00      	nop
 800517e:	3708      	adds	r7, #8
 8005180:	46bd      	mov	sp, r7
 8005182:	bd80      	pop	{r7, pc}
 8005184:	e000ed04 	.word	0xe000ed04

08005188 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005188:	b480      	push	{r7}
 800518a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800518c:	4b0a      	ldr	r3, [pc, #40]	; (80051b8 <vPortSetupTimerInterrupt+0x30>)
 800518e:	2200      	movs	r2, #0
 8005190:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005192:	4b0a      	ldr	r3, [pc, #40]	; (80051bc <vPortSetupTimerInterrupt+0x34>)
 8005194:	2200      	movs	r2, #0
 8005196:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005198:	4b09      	ldr	r3, [pc, #36]	; (80051c0 <vPortSetupTimerInterrupt+0x38>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4a09      	ldr	r2, [pc, #36]	; (80051c4 <vPortSetupTimerInterrupt+0x3c>)
 800519e:	fba2 2303 	umull	r2, r3, r2, r3
 80051a2:	099b      	lsrs	r3, r3, #6
 80051a4:	4a08      	ldr	r2, [pc, #32]	; (80051c8 <vPortSetupTimerInterrupt+0x40>)
 80051a6:	3b01      	subs	r3, #1
 80051a8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80051aa:	4b03      	ldr	r3, [pc, #12]	; (80051b8 <vPortSetupTimerInterrupt+0x30>)
 80051ac:	2207      	movs	r2, #7
 80051ae:	601a      	str	r2, [r3, #0]
}
 80051b0:	bf00      	nop
 80051b2:	46bd      	mov	sp, r7
 80051b4:	bc80      	pop	{r7}
 80051b6:	4770      	bx	lr
 80051b8:	e000e010 	.word	0xe000e010
 80051bc:	e000e018 	.word	0xe000e018
 80051c0:	20000004 	.word	0x20000004
 80051c4:	10624dd3 	.word	0x10624dd3
 80051c8:	e000e014 	.word	0xe000e014

080051cc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80051cc:	b480      	push	{r7}
 80051ce:	b085      	sub	sp, #20
 80051d0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80051d2:	f3ef 8305 	mrs	r3, IPSR
 80051d6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	2b0f      	cmp	r3, #15
 80051dc:	d913      	bls.n	8005206 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80051de:	4a15      	ldr	r2, [pc, #84]	; (8005234 <vPortValidateInterruptPriority+0x68>)
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	4413      	add	r3, r2
 80051e4:	781b      	ldrb	r3, [r3, #0]
 80051e6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80051e8:	4b13      	ldr	r3, [pc, #76]	; (8005238 <vPortValidateInterruptPriority+0x6c>)
 80051ea:	781b      	ldrb	r3, [r3, #0]
 80051ec:	7afa      	ldrb	r2, [r7, #11]
 80051ee:	429a      	cmp	r2, r3
 80051f0:	d209      	bcs.n	8005206 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 80051f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051f6:	f383 8811 	msr	BASEPRI, r3
 80051fa:	f3bf 8f6f 	isb	sy
 80051fe:	f3bf 8f4f 	dsb	sy
 8005202:	607b      	str	r3, [r7, #4]
 8005204:	e7fe      	b.n	8005204 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005206:	4b0d      	ldr	r3, [pc, #52]	; (800523c <vPortValidateInterruptPriority+0x70>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800520e:	4b0c      	ldr	r3, [pc, #48]	; (8005240 <vPortValidateInterruptPriority+0x74>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	429a      	cmp	r2, r3
 8005214:	d909      	bls.n	800522a <vPortValidateInterruptPriority+0x5e>
 8005216:	f04f 0350 	mov.w	r3, #80	; 0x50
 800521a:	f383 8811 	msr	BASEPRI, r3
 800521e:	f3bf 8f6f 	isb	sy
 8005222:	f3bf 8f4f 	dsb	sy
 8005226:	603b      	str	r3, [r7, #0]
 8005228:	e7fe      	b.n	8005228 <vPortValidateInterruptPriority+0x5c>
	}
 800522a:	bf00      	nop
 800522c:	3714      	adds	r7, #20
 800522e:	46bd      	mov	sp, r7
 8005230:	bc80      	pop	{r7}
 8005232:	4770      	bx	lr
 8005234:	e000e3f0 	.word	0xe000e3f0
 8005238:	20000ee8 	.word	0x20000ee8
 800523c:	e000ed0c 	.word	0xe000ed0c
 8005240:	20000eec 	.word	0x20000eec

08005244 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b08a      	sub	sp, #40	; 0x28
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800524c:	2300      	movs	r3, #0
 800524e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005250:	f7fe fe52 	bl	8003ef8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005254:	4b57      	ldr	r3, [pc, #348]	; (80053b4 <pvPortMalloc+0x170>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d101      	bne.n	8005260 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800525c:	f000 f90c 	bl	8005478 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005260:	4b55      	ldr	r3, [pc, #340]	; (80053b8 <pvPortMalloc+0x174>)
 8005262:	681a      	ldr	r2, [r3, #0]
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	4013      	ands	r3, r2
 8005268:	2b00      	cmp	r3, #0
 800526a:	f040 808c 	bne.w	8005386 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d01c      	beq.n	80052ae <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8005274:	2208      	movs	r2, #8
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	4413      	add	r3, r2
 800527a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	f003 0307 	and.w	r3, r3, #7
 8005282:	2b00      	cmp	r3, #0
 8005284:	d013      	beq.n	80052ae <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	f023 0307 	bic.w	r3, r3, #7
 800528c:	3308      	adds	r3, #8
 800528e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	f003 0307 	and.w	r3, r3, #7
 8005296:	2b00      	cmp	r3, #0
 8005298:	d009      	beq.n	80052ae <pvPortMalloc+0x6a>
 800529a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800529e:	f383 8811 	msr	BASEPRI, r3
 80052a2:	f3bf 8f6f 	isb	sy
 80052a6:	f3bf 8f4f 	dsb	sy
 80052aa:	617b      	str	r3, [r7, #20]
 80052ac:	e7fe      	b.n	80052ac <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d068      	beq.n	8005386 <pvPortMalloc+0x142>
 80052b4:	4b41      	ldr	r3, [pc, #260]	; (80053bc <pvPortMalloc+0x178>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	687a      	ldr	r2, [r7, #4]
 80052ba:	429a      	cmp	r2, r3
 80052bc:	d863      	bhi.n	8005386 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80052be:	4b40      	ldr	r3, [pc, #256]	; (80053c0 <pvPortMalloc+0x17c>)
 80052c0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80052c2:	4b3f      	ldr	r3, [pc, #252]	; (80053c0 <pvPortMalloc+0x17c>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80052c8:	e004      	b.n	80052d4 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 80052ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052cc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80052ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80052d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052d6:	685b      	ldr	r3, [r3, #4]
 80052d8:	687a      	ldr	r2, [r7, #4]
 80052da:	429a      	cmp	r2, r3
 80052dc:	d903      	bls.n	80052e6 <pvPortMalloc+0xa2>
 80052de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d1f1      	bne.n	80052ca <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80052e6:	4b33      	ldr	r3, [pc, #204]	; (80053b4 <pvPortMalloc+0x170>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052ec:	429a      	cmp	r2, r3
 80052ee:	d04a      	beq.n	8005386 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80052f0:	6a3b      	ldr	r3, [r7, #32]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	2208      	movs	r2, #8
 80052f6:	4413      	add	r3, r2
 80052f8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80052fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052fc:	681a      	ldr	r2, [r3, #0]
 80052fe:	6a3b      	ldr	r3, [r7, #32]
 8005300:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005304:	685a      	ldr	r2, [r3, #4]
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	1ad2      	subs	r2, r2, r3
 800530a:	2308      	movs	r3, #8
 800530c:	005b      	lsls	r3, r3, #1
 800530e:	429a      	cmp	r2, r3
 8005310:	d91e      	bls.n	8005350 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005312:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	4413      	add	r3, r2
 8005318:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800531a:	69bb      	ldr	r3, [r7, #24]
 800531c:	f003 0307 	and.w	r3, r3, #7
 8005320:	2b00      	cmp	r3, #0
 8005322:	d009      	beq.n	8005338 <pvPortMalloc+0xf4>
 8005324:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005328:	f383 8811 	msr	BASEPRI, r3
 800532c:	f3bf 8f6f 	isb	sy
 8005330:	f3bf 8f4f 	dsb	sy
 8005334:	613b      	str	r3, [r7, #16]
 8005336:	e7fe      	b.n	8005336 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800533a:	685a      	ldr	r2, [r3, #4]
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	1ad2      	subs	r2, r2, r3
 8005340:	69bb      	ldr	r3, [r7, #24]
 8005342:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005346:	687a      	ldr	r2, [r7, #4]
 8005348:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800534a:	69b8      	ldr	r0, [r7, #24]
 800534c:	f000 f8f6 	bl	800553c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005350:	4b1a      	ldr	r3, [pc, #104]	; (80053bc <pvPortMalloc+0x178>)
 8005352:	681a      	ldr	r2, [r3, #0]
 8005354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	1ad3      	subs	r3, r2, r3
 800535a:	4a18      	ldr	r2, [pc, #96]	; (80053bc <pvPortMalloc+0x178>)
 800535c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800535e:	4b17      	ldr	r3, [pc, #92]	; (80053bc <pvPortMalloc+0x178>)
 8005360:	681a      	ldr	r2, [r3, #0]
 8005362:	4b18      	ldr	r3, [pc, #96]	; (80053c4 <pvPortMalloc+0x180>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	429a      	cmp	r2, r3
 8005368:	d203      	bcs.n	8005372 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800536a:	4b14      	ldr	r3, [pc, #80]	; (80053bc <pvPortMalloc+0x178>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	4a15      	ldr	r2, [pc, #84]	; (80053c4 <pvPortMalloc+0x180>)
 8005370:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005374:	685a      	ldr	r2, [r3, #4]
 8005376:	4b10      	ldr	r3, [pc, #64]	; (80053b8 <pvPortMalloc+0x174>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	431a      	orrs	r2, r3
 800537c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800537e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005382:	2200      	movs	r2, #0
 8005384:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005386:	f7fe fdc5 	bl	8003f14 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800538a:	69fb      	ldr	r3, [r7, #28]
 800538c:	f003 0307 	and.w	r3, r3, #7
 8005390:	2b00      	cmp	r3, #0
 8005392:	d009      	beq.n	80053a8 <pvPortMalloc+0x164>
 8005394:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005398:	f383 8811 	msr	BASEPRI, r3
 800539c:	f3bf 8f6f 	isb	sy
 80053a0:	f3bf 8f4f 	dsb	sy
 80053a4:	60fb      	str	r3, [r7, #12]
 80053a6:	e7fe      	b.n	80053a6 <pvPortMalloc+0x162>
	return pvReturn;
 80053a8:	69fb      	ldr	r3, [r7, #28]
}
 80053aa:	4618      	mov	r0, r3
 80053ac:	3728      	adds	r7, #40	; 0x28
 80053ae:	46bd      	mov	sp, r7
 80053b0:	bd80      	pop	{r7, pc}
 80053b2:	bf00      	nop
 80053b4:	20001af8 	.word	0x20001af8
 80053b8:	20001b04 	.word	0x20001b04
 80053bc:	20001afc 	.word	0x20001afc
 80053c0:	20001af0 	.word	0x20001af0
 80053c4:	20001b00 	.word	0x20001b00

080053c8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b086      	sub	sp, #24
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d046      	beq.n	8005468 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80053da:	2308      	movs	r3, #8
 80053dc:	425b      	negs	r3, r3
 80053de:	697a      	ldr	r2, [r7, #20]
 80053e0:	4413      	add	r3, r2
 80053e2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80053e4:	697b      	ldr	r3, [r7, #20]
 80053e6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80053e8:	693b      	ldr	r3, [r7, #16]
 80053ea:	685a      	ldr	r2, [r3, #4]
 80053ec:	4b20      	ldr	r3, [pc, #128]	; (8005470 <vPortFree+0xa8>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4013      	ands	r3, r2
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d109      	bne.n	800540a <vPortFree+0x42>
 80053f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053fa:	f383 8811 	msr	BASEPRI, r3
 80053fe:	f3bf 8f6f 	isb	sy
 8005402:	f3bf 8f4f 	dsb	sy
 8005406:	60fb      	str	r3, [r7, #12]
 8005408:	e7fe      	b.n	8005408 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800540a:	693b      	ldr	r3, [r7, #16]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d009      	beq.n	8005426 <vPortFree+0x5e>
 8005412:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005416:	f383 8811 	msr	BASEPRI, r3
 800541a:	f3bf 8f6f 	isb	sy
 800541e:	f3bf 8f4f 	dsb	sy
 8005422:	60bb      	str	r3, [r7, #8]
 8005424:	e7fe      	b.n	8005424 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005426:	693b      	ldr	r3, [r7, #16]
 8005428:	685a      	ldr	r2, [r3, #4]
 800542a:	4b11      	ldr	r3, [pc, #68]	; (8005470 <vPortFree+0xa8>)
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	4013      	ands	r3, r2
 8005430:	2b00      	cmp	r3, #0
 8005432:	d019      	beq.n	8005468 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005434:	693b      	ldr	r3, [r7, #16]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d115      	bne.n	8005468 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	685a      	ldr	r2, [r3, #4]
 8005440:	4b0b      	ldr	r3, [pc, #44]	; (8005470 <vPortFree+0xa8>)
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	43db      	mvns	r3, r3
 8005446:	401a      	ands	r2, r3
 8005448:	693b      	ldr	r3, [r7, #16]
 800544a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800544c:	f7fe fd54 	bl	8003ef8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005450:	693b      	ldr	r3, [r7, #16]
 8005452:	685a      	ldr	r2, [r3, #4]
 8005454:	4b07      	ldr	r3, [pc, #28]	; (8005474 <vPortFree+0xac>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	4413      	add	r3, r2
 800545a:	4a06      	ldr	r2, [pc, #24]	; (8005474 <vPortFree+0xac>)
 800545c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800545e:	6938      	ldr	r0, [r7, #16]
 8005460:	f000 f86c 	bl	800553c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8005464:	f7fe fd56 	bl	8003f14 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005468:	bf00      	nop
 800546a:	3718      	adds	r7, #24
 800546c:	46bd      	mov	sp, r7
 800546e:	bd80      	pop	{r7, pc}
 8005470:	20001b04 	.word	0x20001b04
 8005474:	20001afc 	.word	0x20001afc

08005478 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005478:	b480      	push	{r7}
 800547a:	b085      	sub	sp, #20
 800547c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800547e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005482:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005484:	4b27      	ldr	r3, [pc, #156]	; (8005524 <prvHeapInit+0xac>)
 8005486:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	f003 0307 	and.w	r3, r3, #7
 800548e:	2b00      	cmp	r3, #0
 8005490:	d00c      	beq.n	80054ac <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	3307      	adds	r3, #7
 8005496:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	f023 0307 	bic.w	r3, r3, #7
 800549e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80054a0:	68ba      	ldr	r2, [r7, #8]
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	1ad3      	subs	r3, r2, r3
 80054a6:	4a1f      	ldr	r2, [pc, #124]	; (8005524 <prvHeapInit+0xac>)
 80054a8:	4413      	add	r3, r2
 80054aa:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80054b0:	4a1d      	ldr	r2, [pc, #116]	; (8005528 <prvHeapInit+0xb0>)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80054b6:	4b1c      	ldr	r3, [pc, #112]	; (8005528 <prvHeapInit+0xb0>)
 80054b8:	2200      	movs	r2, #0
 80054ba:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	68ba      	ldr	r2, [r7, #8]
 80054c0:	4413      	add	r3, r2
 80054c2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80054c4:	2208      	movs	r2, #8
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	1a9b      	subs	r3, r3, r2
 80054ca:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	f023 0307 	bic.w	r3, r3, #7
 80054d2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	4a15      	ldr	r2, [pc, #84]	; (800552c <prvHeapInit+0xb4>)
 80054d8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80054da:	4b14      	ldr	r3, [pc, #80]	; (800552c <prvHeapInit+0xb4>)
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	2200      	movs	r2, #0
 80054e0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80054e2:	4b12      	ldr	r3, [pc, #72]	; (800552c <prvHeapInit+0xb4>)
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	2200      	movs	r2, #0
 80054e8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	68fa      	ldr	r2, [r7, #12]
 80054f2:	1ad2      	subs	r2, r2, r3
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80054f8:	4b0c      	ldr	r3, [pc, #48]	; (800552c <prvHeapInit+0xb4>)
 80054fa:	681a      	ldr	r2, [r3, #0]
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	685b      	ldr	r3, [r3, #4]
 8005504:	4a0a      	ldr	r2, [pc, #40]	; (8005530 <prvHeapInit+0xb8>)
 8005506:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	685b      	ldr	r3, [r3, #4]
 800550c:	4a09      	ldr	r2, [pc, #36]	; (8005534 <prvHeapInit+0xbc>)
 800550e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005510:	4b09      	ldr	r3, [pc, #36]	; (8005538 <prvHeapInit+0xc0>)
 8005512:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005516:	601a      	str	r2, [r3, #0]
}
 8005518:	bf00      	nop
 800551a:	3714      	adds	r7, #20
 800551c:	46bd      	mov	sp, r7
 800551e:	bc80      	pop	{r7}
 8005520:	4770      	bx	lr
 8005522:	bf00      	nop
 8005524:	20000ef0 	.word	0x20000ef0
 8005528:	20001af0 	.word	0x20001af0
 800552c:	20001af8 	.word	0x20001af8
 8005530:	20001b00 	.word	0x20001b00
 8005534:	20001afc 	.word	0x20001afc
 8005538:	20001b04 	.word	0x20001b04

0800553c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800553c:	b480      	push	{r7}
 800553e:	b085      	sub	sp, #20
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005544:	4b27      	ldr	r3, [pc, #156]	; (80055e4 <prvInsertBlockIntoFreeList+0xa8>)
 8005546:	60fb      	str	r3, [r7, #12]
 8005548:	e002      	b.n	8005550 <prvInsertBlockIntoFreeList+0x14>
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	60fb      	str	r3, [r7, #12]
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	687a      	ldr	r2, [r7, #4]
 8005556:	429a      	cmp	r2, r3
 8005558:	d8f7      	bhi.n	800554a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	685b      	ldr	r3, [r3, #4]
 8005562:	68ba      	ldr	r2, [r7, #8]
 8005564:	4413      	add	r3, r2
 8005566:	687a      	ldr	r2, [r7, #4]
 8005568:	429a      	cmp	r2, r3
 800556a:	d108      	bne.n	800557e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	685a      	ldr	r2, [r3, #4]
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	685b      	ldr	r3, [r3, #4]
 8005574:	441a      	add	r2, r3
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	685b      	ldr	r3, [r3, #4]
 8005586:	68ba      	ldr	r2, [r7, #8]
 8005588:	441a      	add	r2, r3
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	429a      	cmp	r2, r3
 8005590:	d118      	bne.n	80055c4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681a      	ldr	r2, [r3, #0]
 8005596:	4b14      	ldr	r3, [pc, #80]	; (80055e8 <prvInsertBlockIntoFreeList+0xac>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	429a      	cmp	r2, r3
 800559c:	d00d      	beq.n	80055ba <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	685a      	ldr	r2, [r3, #4]
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	685b      	ldr	r3, [r3, #4]
 80055a8:	441a      	add	r2, r3
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	681a      	ldr	r2, [r3, #0]
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	601a      	str	r2, [r3, #0]
 80055b8:	e008      	b.n	80055cc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80055ba:	4b0b      	ldr	r3, [pc, #44]	; (80055e8 <prvInsertBlockIntoFreeList+0xac>)
 80055bc:	681a      	ldr	r2, [r3, #0]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	601a      	str	r2, [r3, #0]
 80055c2:	e003      	b.n	80055cc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681a      	ldr	r2, [r3, #0]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80055cc:	68fa      	ldr	r2, [r7, #12]
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	429a      	cmp	r2, r3
 80055d2:	d002      	beq.n	80055da <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	687a      	ldr	r2, [r7, #4]
 80055d8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80055da:	bf00      	nop
 80055dc:	3714      	adds	r7, #20
 80055de:	46bd      	mov	sp, r7
 80055e0:	bc80      	pop	{r7}
 80055e2:	4770      	bx	lr
 80055e4:	20001af0 	.word	0x20001af0
 80055e8:	20001af8 	.word	0x20001af8

080055ec <atoi>:
 80055ec:	220a      	movs	r2, #10
 80055ee:	2100      	movs	r1, #0
 80055f0:	f000 b8cc 	b.w	800578c <strtol>

080055f4 <__libc_init_array>:
 80055f4:	b570      	push	{r4, r5, r6, lr}
 80055f6:	2500      	movs	r5, #0
 80055f8:	4e0c      	ldr	r6, [pc, #48]	; (800562c <__libc_init_array+0x38>)
 80055fa:	4c0d      	ldr	r4, [pc, #52]	; (8005630 <__libc_init_array+0x3c>)
 80055fc:	1ba4      	subs	r4, r4, r6
 80055fe:	10a4      	asrs	r4, r4, #2
 8005600:	42a5      	cmp	r5, r4
 8005602:	d109      	bne.n	8005618 <__libc_init_array+0x24>
 8005604:	f000 f938 	bl	8005878 <_init>
 8005608:	2500      	movs	r5, #0
 800560a:	4e0a      	ldr	r6, [pc, #40]	; (8005634 <__libc_init_array+0x40>)
 800560c:	4c0a      	ldr	r4, [pc, #40]	; (8005638 <__libc_init_array+0x44>)
 800560e:	1ba4      	subs	r4, r4, r6
 8005610:	10a4      	asrs	r4, r4, #2
 8005612:	42a5      	cmp	r5, r4
 8005614:	d105      	bne.n	8005622 <__libc_init_array+0x2e>
 8005616:	bd70      	pop	{r4, r5, r6, pc}
 8005618:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800561c:	4798      	blx	r3
 800561e:	3501      	adds	r5, #1
 8005620:	e7ee      	b.n	8005600 <__libc_init_array+0xc>
 8005622:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005626:	4798      	blx	r3
 8005628:	3501      	adds	r5, #1
 800562a:	e7f2      	b.n	8005612 <__libc_init_array+0x1e>
 800562c:	08005b84 	.word	0x08005b84
 8005630:	08005b84 	.word	0x08005b84
 8005634:	08005b84 	.word	0x08005b84
 8005638:	08005b88 	.word	0x08005b88

0800563c <__itoa>:
 800563c:	1e93      	subs	r3, r2, #2
 800563e:	2b22      	cmp	r3, #34	; 0x22
 8005640:	b510      	push	{r4, lr}
 8005642:	460c      	mov	r4, r1
 8005644:	d904      	bls.n	8005650 <__itoa+0x14>
 8005646:	2300      	movs	r3, #0
 8005648:	461c      	mov	r4, r3
 800564a:	700b      	strb	r3, [r1, #0]
 800564c:	4620      	mov	r0, r4
 800564e:	bd10      	pop	{r4, pc}
 8005650:	2a0a      	cmp	r2, #10
 8005652:	d109      	bne.n	8005668 <__itoa+0x2c>
 8005654:	2800      	cmp	r0, #0
 8005656:	da07      	bge.n	8005668 <__itoa+0x2c>
 8005658:	232d      	movs	r3, #45	; 0x2d
 800565a:	700b      	strb	r3, [r1, #0]
 800565c:	2101      	movs	r1, #1
 800565e:	4240      	negs	r0, r0
 8005660:	4421      	add	r1, r4
 8005662:	f000 f8a9 	bl	80057b8 <__utoa>
 8005666:	e7f1      	b.n	800564c <__itoa+0x10>
 8005668:	2100      	movs	r1, #0
 800566a:	e7f9      	b.n	8005660 <__itoa+0x24>

0800566c <itoa>:
 800566c:	f7ff bfe6 	b.w	800563c <__itoa>

08005670 <memcpy>:
 8005670:	b510      	push	{r4, lr}
 8005672:	1e43      	subs	r3, r0, #1
 8005674:	440a      	add	r2, r1
 8005676:	4291      	cmp	r1, r2
 8005678:	d100      	bne.n	800567c <memcpy+0xc>
 800567a:	bd10      	pop	{r4, pc}
 800567c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005680:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005684:	e7f7      	b.n	8005676 <memcpy+0x6>

08005686 <memset>:
 8005686:	4603      	mov	r3, r0
 8005688:	4402      	add	r2, r0
 800568a:	4293      	cmp	r3, r2
 800568c:	d100      	bne.n	8005690 <memset+0xa>
 800568e:	4770      	bx	lr
 8005690:	f803 1b01 	strb.w	r1, [r3], #1
 8005694:	e7f9      	b.n	800568a <memset+0x4>

08005696 <_strtol_l.isra.0>:
 8005696:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800569a:	4680      	mov	r8, r0
 800569c:	4689      	mov	r9, r1
 800569e:	4692      	mov	sl, r2
 80056a0:	461e      	mov	r6, r3
 80056a2:	460f      	mov	r7, r1
 80056a4:	463d      	mov	r5, r7
 80056a6:	9808      	ldr	r0, [sp, #32]
 80056a8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80056ac:	f000 f8c2 	bl	8005834 <__locale_ctype_ptr_l>
 80056b0:	4420      	add	r0, r4
 80056b2:	7843      	ldrb	r3, [r0, #1]
 80056b4:	f013 0308 	ands.w	r3, r3, #8
 80056b8:	d132      	bne.n	8005720 <_strtol_l.isra.0+0x8a>
 80056ba:	2c2d      	cmp	r4, #45	; 0x2d
 80056bc:	d132      	bne.n	8005724 <_strtol_l.isra.0+0x8e>
 80056be:	2201      	movs	r2, #1
 80056c0:	787c      	ldrb	r4, [r7, #1]
 80056c2:	1cbd      	adds	r5, r7, #2
 80056c4:	2e00      	cmp	r6, #0
 80056c6:	d05d      	beq.n	8005784 <_strtol_l.isra.0+0xee>
 80056c8:	2e10      	cmp	r6, #16
 80056ca:	d109      	bne.n	80056e0 <_strtol_l.isra.0+0x4a>
 80056cc:	2c30      	cmp	r4, #48	; 0x30
 80056ce:	d107      	bne.n	80056e0 <_strtol_l.isra.0+0x4a>
 80056d0:	782b      	ldrb	r3, [r5, #0]
 80056d2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80056d6:	2b58      	cmp	r3, #88	; 0x58
 80056d8:	d14f      	bne.n	800577a <_strtol_l.isra.0+0xe4>
 80056da:	2610      	movs	r6, #16
 80056dc:	786c      	ldrb	r4, [r5, #1]
 80056de:	3502      	adds	r5, #2
 80056e0:	2a00      	cmp	r2, #0
 80056e2:	bf14      	ite	ne
 80056e4:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80056e8:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80056ec:	2700      	movs	r7, #0
 80056ee:	fbb1 fcf6 	udiv	ip, r1, r6
 80056f2:	4638      	mov	r0, r7
 80056f4:	fb06 1e1c 	mls	lr, r6, ip, r1
 80056f8:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 80056fc:	2b09      	cmp	r3, #9
 80056fe:	d817      	bhi.n	8005730 <_strtol_l.isra.0+0x9a>
 8005700:	461c      	mov	r4, r3
 8005702:	42a6      	cmp	r6, r4
 8005704:	dd23      	ble.n	800574e <_strtol_l.isra.0+0xb8>
 8005706:	1c7b      	adds	r3, r7, #1
 8005708:	d007      	beq.n	800571a <_strtol_l.isra.0+0x84>
 800570a:	4584      	cmp	ip, r0
 800570c:	d31c      	bcc.n	8005748 <_strtol_l.isra.0+0xb2>
 800570e:	d101      	bne.n	8005714 <_strtol_l.isra.0+0x7e>
 8005710:	45a6      	cmp	lr, r4
 8005712:	db19      	blt.n	8005748 <_strtol_l.isra.0+0xb2>
 8005714:	2701      	movs	r7, #1
 8005716:	fb00 4006 	mla	r0, r0, r6, r4
 800571a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800571e:	e7eb      	b.n	80056f8 <_strtol_l.isra.0+0x62>
 8005720:	462f      	mov	r7, r5
 8005722:	e7bf      	b.n	80056a4 <_strtol_l.isra.0+0xe>
 8005724:	2c2b      	cmp	r4, #43	; 0x2b
 8005726:	bf04      	itt	eq
 8005728:	1cbd      	addeq	r5, r7, #2
 800572a:	787c      	ldrbeq	r4, [r7, #1]
 800572c:	461a      	mov	r2, r3
 800572e:	e7c9      	b.n	80056c4 <_strtol_l.isra.0+0x2e>
 8005730:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8005734:	2b19      	cmp	r3, #25
 8005736:	d801      	bhi.n	800573c <_strtol_l.isra.0+0xa6>
 8005738:	3c37      	subs	r4, #55	; 0x37
 800573a:	e7e2      	b.n	8005702 <_strtol_l.isra.0+0x6c>
 800573c:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8005740:	2b19      	cmp	r3, #25
 8005742:	d804      	bhi.n	800574e <_strtol_l.isra.0+0xb8>
 8005744:	3c57      	subs	r4, #87	; 0x57
 8005746:	e7dc      	b.n	8005702 <_strtol_l.isra.0+0x6c>
 8005748:	f04f 37ff 	mov.w	r7, #4294967295
 800574c:	e7e5      	b.n	800571a <_strtol_l.isra.0+0x84>
 800574e:	1c7b      	adds	r3, r7, #1
 8005750:	d108      	bne.n	8005764 <_strtol_l.isra.0+0xce>
 8005752:	2322      	movs	r3, #34	; 0x22
 8005754:	4608      	mov	r0, r1
 8005756:	f8c8 3000 	str.w	r3, [r8]
 800575a:	f1ba 0f00 	cmp.w	sl, #0
 800575e:	d107      	bne.n	8005770 <_strtol_l.isra.0+0xda>
 8005760:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005764:	b102      	cbz	r2, 8005768 <_strtol_l.isra.0+0xd2>
 8005766:	4240      	negs	r0, r0
 8005768:	f1ba 0f00 	cmp.w	sl, #0
 800576c:	d0f8      	beq.n	8005760 <_strtol_l.isra.0+0xca>
 800576e:	b10f      	cbz	r7, 8005774 <_strtol_l.isra.0+0xde>
 8005770:	f105 39ff 	add.w	r9, r5, #4294967295
 8005774:	f8ca 9000 	str.w	r9, [sl]
 8005778:	e7f2      	b.n	8005760 <_strtol_l.isra.0+0xca>
 800577a:	2430      	movs	r4, #48	; 0x30
 800577c:	2e00      	cmp	r6, #0
 800577e:	d1af      	bne.n	80056e0 <_strtol_l.isra.0+0x4a>
 8005780:	2608      	movs	r6, #8
 8005782:	e7ad      	b.n	80056e0 <_strtol_l.isra.0+0x4a>
 8005784:	2c30      	cmp	r4, #48	; 0x30
 8005786:	d0a3      	beq.n	80056d0 <_strtol_l.isra.0+0x3a>
 8005788:	260a      	movs	r6, #10
 800578a:	e7a9      	b.n	80056e0 <_strtol_l.isra.0+0x4a>

0800578c <strtol>:
 800578c:	4b08      	ldr	r3, [pc, #32]	; (80057b0 <strtol+0x24>)
 800578e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005790:	681c      	ldr	r4, [r3, #0]
 8005792:	4d08      	ldr	r5, [pc, #32]	; (80057b4 <strtol+0x28>)
 8005794:	6a23      	ldr	r3, [r4, #32]
 8005796:	2b00      	cmp	r3, #0
 8005798:	bf08      	it	eq
 800579a:	462b      	moveq	r3, r5
 800579c:	9300      	str	r3, [sp, #0]
 800579e:	4613      	mov	r3, r2
 80057a0:	460a      	mov	r2, r1
 80057a2:	4601      	mov	r1, r0
 80057a4:	4620      	mov	r0, r4
 80057a6:	f7ff ff76 	bl	8005696 <_strtol_l.isra.0>
 80057aa:	b003      	add	sp, #12
 80057ac:	bd30      	pop	{r4, r5, pc}
 80057ae:	bf00      	nop
 80057b0:	20000014 	.word	0x20000014
 80057b4:	20000078 	.word	0x20000078

080057b8 <__utoa>:
 80057b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057ba:	b08b      	sub	sp, #44	; 0x2c
 80057bc:	4605      	mov	r5, r0
 80057be:	460c      	mov	r4, r1
 80057c0:	466e      	mov	r6, sp
 80057c2:	4b1b      	ldr	r3, [pc, #108]	; (8005830 <__utoa+0x78>)
 80057c4:	f103 0c20 	add.w	ip, r3, #32
 80057c8:	4637      	mov	r7, r6
 80057ca:	6818      	ldr	r0, [r3, #0]
 80057cc:	6859      	ldr	r1, [r3, #4]
 80057ce:	3308      	adds	r3, #8
 80057d0:	c703      	stmia	r7!, {r0, r1}
 80057d2:	4563      	cmp	r3, ip
 80057d4:	463e      	mov	r6, r7
 80057d6:	d1f7      	bne.n	80057c8 <__utoa+0x10>
 80057d8:	6818      	ldr	r0, [r3, #0]
 80057da:	791b      	ldrb	r3, [r3, #4]
 80057dc:	6038      	str	r0, [r7, #0]
 80057de:	713b      	strb	r3, [r7, #4]
 80057e0:	1e93      	subs	r3, r2, #2
 80057e2:	2b22      	cmp	r3, #34	; 0x22
 80057e4:	f04f 0300 	mov.w	r3, #0
 80057e8:	d904      	bls.n	80057f4 <__utoa+0x3c>
 80057ea:	7023      	strb	r3, [r4, #0]
 80057ec:	461c      	mov	r4, r3
 80057ee:	4620      	mov	r0, r4
 80057f0:	b00b      	add	sp, #44	; 0x2c
 80057f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80057f4:	1e66      	subs	r6, r4, #1
 80057f6:	fbb5 f0f2 	udiv	r0, r5, r2
 80057fa:	fb02 5510 	mls	r5, r2, r0, r5
 80057fe:	af0a      	add	r7, sp, #40	; 0x28
 8005800:	443d      	add	r5, r7
 8005802:	f815 5c28 	ldrb.w	r5, [r5, #-40]
 8005806:	1c59      	adds	r1, r3, #1
 8005808:	f806 5f01 	strb.w	r5, [r6, #1]!
 800580c:	4605      	mov	r5, r0
 800580e:	b968      	cbnz	r0, 800582c <__utoa+0x74>
 8005810:	4622      	mov	r2, r4
 8005812:	5460      	strb	r0, [r4, r1]
 8005814:	4423      	add	r3, r4
 8005816:	1b19      	subs	r1, r3, r4
 8005818:	1b10      	subs	r0, r2, r4
 800581a:	4281      	cmp	r1, r0
 800581c:	dde7      	ble.n	80057ee <__utoa+0x36>
 800581e:	7811      	ldrb	r1, [r2, #0]
 8005820:	7818      	ldrb	r0, [r3, #0]
 8005822:	f802 0b01 	strb.w	r0, [r2], #1
 8005826:	f803 1901 	strb.w	r1, [r3], #-1
 800582a:	e7f4      	b.n	8005816 <__utoa+0x5e>
 800582c:	460b      	mov	r3, r1
 800582e:	e7e2      	b.n	80057f6 <__utoa+0x3e>
 8005830:	08005a54 	.word	0x08005a54

08005834 <__locale_ctype_ptr_l>:
 8005834:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8005838:	4770      	bx	lr

0800583a <__ascii_mbtowc>:
 800583a:	b082      	sub	sp, #8
 800583c:	b901      	cbnz	r1, 8005840 <__ascii_mbtowc+0x6>
 800583e:	a901      	add	r1, sp, #4
 8005840:	b142      	cbz	r2, 8005854 <__ascii_mbtowc+0x1a>
 8005842:	b14b      	cbz	r3, 8005858 <__ascii_mbtowc+0x1e>
 8005844:	7813      	ldrb	r3, [r2, #0]
 8005846:	600b      	str	r3, [r1, #0]
 8005848:	7812      	ldrb	r2, [r2, #0]
 800584a:	1c10      	adds	r0, r2, #0
 800584c:	bf18      	it	ne
 800584e:	2001      	movne	r0, #1
 8005850:	b002      	add	sp, #8
 8005852:	4770      	bx	lr
 8005854:	4610      	mov	r0, r2
 8005856:	e7fb      	b.n	8005850 <__ascii_mbtowc+0x16>
 8005858:	f06f 0001 	mvn.w	r0, #1
 800585c:	e7f8      	b.n	8005850 <__ascii_mbtowc+0x16>

0800585e <__ascii_wctomb>:
 800585e:	b149      	cbz	r1, 8005874 <__ascii_wctomb+0x16>
 8005860:	2aff      	cmp	r2, #255	; 0xff
 8005862:	bf8b      	itete	hi
 8005864:	238a      	movhi	r3, #138	; 0x8a
 8005866:	700a      	strbls	r2, [r1, #0]
 8005868:	6003      	strhi	r3, [r0, #0]
 800586a:	2001      	movls	r0, #1
 800586c:	bf88      	it	hi
 800586e:	f04f 30ff 	movhi.w	r0, #4294967295
 8005872:	4770      	bx	lr
 8005874:	4608      	mov	r0, r1
 8005876:	4770      	bx	lr

08005878 <_init>:
 8005878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800587a:	bf00      	nop
 800587c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800587e:	bc08      	pop	{r3}
 8005880:	469e      	mov	lr, r3
 8005882:	4770      	bx	lr

08005884 <_fini>:
 8005884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005886:	bf00      	nop
 8005888:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800588a:	bc08      	pop	{r3}
 800588c:	469e      	mov	lr, r3
 800588e:	4770      	bx	lr
