Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu May 25 18:57:54 2023
| Host         : LAPTOP-N1U65B11 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    98 |
|    Minimum number of control sets                        |    98 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   415 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    98 |
| >= 0 to < 4        |    24 |
| >= 4 to < 6        |    44 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     7 |
| >= 14 to < 16      |     2 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             175 |           77 |
| No           | No                    | Yes                    |              14 |           13 |
| No           | Yes                   | No                     |             105 |           42 |
| Yes          | No                    | No                     |             392 |          112 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             283 |          113 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+--------------+
|                                    Clock Signal                                    |                                     Enable Signal                                    |                              Set/Reset Signal                              | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+--------------+
|  uart/module_UART_Transiver/module_UART_Distributor/Wire_Distributor_ReadyToOutput |                                                                                      | uart/module_UART_Transiver/module_UART_Queue/Output_Queue_Ready_reg_4      |                1 |              1 |         1.00 |
|  uart/module_UART_Transiver/module_UART_Distributor/Wire_Distributor_ReadyToOutput |                                                                                      | uart/module_UART_Transiver/module_UART_Queue/Output_Queue_Ready_reg_10     |                1 |              1 |         1.00 |
|  uart/module_UART_Transiver/module_UART_Distributor/Wire_Distributor_ReadyToOutput |                                                                                      | uart/module_UART_Transiver/module_UART_Queue/Output_Queue_Ready_reg_11     |                1 |              1 |         1.00 |
|  symbolDecoder/handler/keyboardDataBuffer_reg[7]_0                                 |                                                                                      |                                                                            |                1 |              1 |         1.00 |
|  divider/counter/out_reg[0]_0                                                      |                                                                                      |                                                                            |                1 |              1 |         1.00 |
|  uart/module_UART_Transiver/module_UART_Queue/Output_Queue_Ready_reg_8             |                                                                                      | uart/module_UART_Transiver/module_UART_Queue/Output_Queue_Ready_reg_9      |                1 |              1 |         1.00 |
|  uart/module_UART_Transiver/module_UART_Queue/Output_Queue_Ready_reg_6             |                                                                                      | uart/module_UART_Transiver/module_UART_Queue/Output_Queue_Ready_reg_7      |                1 |              1 |         1.00 |
|  uart/module_UART_Transiver/module_UART_Queue/Output_Queue_Ready_reg_4             |                                                                                      | uart/module_UART_Transiver/module_UART_Queue/Output_Queue_Ready_reg_5      |                1 |              1 |         1.00 |
|  uart/module_UART_Transiver/module_UART_Queue/Output_Queue_Ready_reg_2             |                                                                                      | uart/module_UART_Transiver/module_UART_Queue/Output_Queue_Ready_reg_3      |                1 |              1 |         1.00 |
|  uart/module_UART_Transiver/module_UART_Queue/Output_Queue_Ready_reg_12            |                                                                                      | uart/module_UART_Transiver/module_UART_Queue/Output_Queue_Ready_reg_13     |                1 |              1 |         1.00 |
|  clock_IBUF_BUFG                                                                   | uart/module_UART_Transiver/module_UART_Package_Transiver/Output_Tx1_out              |                                                                            |                1 |              1 |         1.00 |
|  uart/module_UART_Transiver/module_UART_Queue/Output_Queue_Ready_reg_10            |                                                                                      | uart/module_UART_Transiver/module_UART_Queue/Output_Queue_Ready_reg_11     |                1 |              1 |         1.00 |
|  uart/module_UART_Transiver/module_UART_Distributor/Wire_Distributor_ReadyToOutput |                                                                                      | uart/module_UART_Transiver/module_UART_Queue/Output_Queue_Ready_reg_8      |                1 |              1 |         1.00 |
|  uart/module_UART_Transiver/module_UART_Distributor/Wire_Distributor_ReadyToOutput |                                                                                      | uart/module_UART_Transiver/module_UART_Queue/Output_Queue_Ready_reg_9      |                1 |              1 |         1.00 |
|  uart/module_UART_Transiver/module_UART_Distributor/Wire_Distributor_ReadyToOutput |                                                                                      | uart/module_UART_Transiver/module_UART_Queue/Output_Queue_Ready_reg_13     |                1 |              1 |         1.00 |
|  uart/module_UART_Transiver/module_UART_Distributor/Wire_Distributor_ReadyToOutput |                                                                                      | uart/module_UART_Transiver/module_UART_Queue/Output_Queue_Ready_reg_3      |                1 |              1 |         1.00 |
|  uart/module_UART_Transiver/module_UART_Distributor/Wire_Distributor_ReadyToOutput |                                                                                      | uart/module_UART_Transiver/module_UART_Queue/Output_Queue_Ready_reg_2      |                1 |              1 |         1.00 |
|  uart/module_UART_Transiver/module_UART_Distributor/Wire_Distributor_ReadyToOutput |                                                                                      | uart/module_UART_Transiver/module_UART_Queue/Output_Queue_Ready_reg_7      |                1 |              1 |         1.00 |
|  uart/module_UART_Transiver/module_UART_Distributor/Wire_Distributor_ReadyToOutput |                                                                                      | uart/module_UART_Transiver/module_UART_Queue/Output_Queue_Ready_reg_6      |                1 |              1 |         1.00 |
|  uart/module_UART_Transiver/module_UART_Distributor/Wire_Distributor_ReadyToOutput |                                                                                      | uart/module_UART_Transiver/module_UART_Queue/Output_Queue_Ready_reg_12     |                1 |              1 |         1.00 |
|  uart/module_UART_Transiver/module_UART_Distributor/Wire_Distributor_ReadyToOutput |                                                                                      | uart/module_UART_Transiver/module_UART_Queue/Output_Queue_Ready_reg_5      |                1 |              1 |         1.00 |
| ~symbolDecoder/handler/keyboardClockSyncronized[1]                                 |                                                                                      |                                                                            |                1 |              2 |         2.00 |
|  symbolDecoder/handler/E[0]                                                        |                                                                                      |                                                                            |                1 |              2 |         2.00 |
|  uart/module_UART_Transiver/module_UART_Distributor/Wire_Distributor_ReadyToOutput |                                                                                      | uart/module_UART_Transiver/module_UART_Queue/Wire_Queue_ReadyToOutput      |                1 |              2 |         2.00 |
| ~symbolDecoder/handler/keyboardClockSyncronized[1]                                 |                                                                                      | symbolDecoder/handler/counter[3]_i_1_n_0                                   |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                                                   | countSort/secondCounter/E[7]                                                         | module_InputInterfaceController/Filter_ButtonDown/Wire_ButtonDown_clk      |                3 |              4 |         1.33 |
|  clock_IBUF_BUFG                                                                   | countSort/secondCounter/E[6]                                                         | module_InputInterfaceController/Filter_ButtonDown/Wire_ButtonDown_clk      |                3 |              4 |         1.33 |
|  clock_IBUF_BUFG                                                                   | uart/module_UART_BackpackData_Transiver_Helper/BitCounter[3]_i_2_n_0                 | uart/module_UART_BackpackData_Transiver_Helper/BitCounter[3]_i_1_n_0       |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                                                   | module_VGA_Manager/pixel_counter                                                     | module_VGA_Manager/x_char[3]_i_1_n_0                                       |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                                                   | module_VGA_Manager/y_char[3]_i_2_n_0                                                 | module_VGA_Manager/y_char[3]_i_1_n_0                                       |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                                                   | uart/module_UART_BackpackData_Transiver_Helper/Output_Transfer1                      | uart/module_UART_BackpackData_Transiver_Helper/TransferingDelay[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                                                   | module_InputInterfaceController/Filter_ButtonDown/E[0]                               |                                                                            |                3 |              4 |         1.33 |
|  clock_IBUF_BUFG                                                                   | countSort/thirdCounter/state_reg[2]_0[4]                                             | module_InputInterfaceController/Filter_ButtonDown/Wire_ButtonDown_clk      |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                                                   | countSort/thirdCounter/state_reg[2]_0[5]                                             | module_InputInterfaceController/Filter_ButtonDown/Wire_ButtonDown_clk      |                2 |              4 |         2.00 |
|  clock_IBUF_BUFG                                                                   | countSort/thirdCounter/state_reg[2]_0[9]                                             | module_InputInterfaceController/Filter_ButtonDown/Wire_ButtonDown_clk      |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                                                   | countSort/thirdCounter/state_reg[2]_0[13]                                            | module_InputInterfaceController/Filter_ButtonDown/Wire_ButtonDown_clk      |                2 |              4 |         2.00 |
|  clock_IBUF_BUFG                                                                   | countSort/thirdCounter/state_reg[2]_0[15]                                            | module_InputInterfaceController/Filter_ButtonDown/Wire_ButtonDown_clk      |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                                                   | countSort/thirdCounter/state_reg[2]_0[2]                                             | module_InputInterfaceController/Filter_ButtonDown/Wire_ButtonDown_clk      |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                                                   | countSort/thirdCounter/state_reg[2]_0[0]                                             | module_InputInterfaceController/Filter_ButtonDown/Wire_ButtonDown_clk      |                2 |              4 |         2.00 |
|  clock_IBUF_BUFG                                                                   | countSort/thirdCounter/state_reg[2]_0[14]                                            | module_InputInterfaceController/Filter_ButtonDown/Wire_ButtonDown_clk      |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                                                   | countSort/thirdCounter/state_reg[2]_0[6]                                             | module_InputInterfaceController/Filter_ButtonDown/Wire_ButtonDown_clk      |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                                                   | countSort/thirdCounter/state_reg[2]_0[3]                                             | module_InputInterfaceController/Filter_ButtonDown/Wire_ButtonDown_clk      |                2 |              4 |         2.00 |
|  clock_IBUF_BUFG                                                                   | countSort/thirdCounter/state_reg[2]_0[8]                                             | module_InputInterfaceController/Filter_ButtonDown/Wire_ButtonDown_clk      |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                                                   | countSort/thirdCounter/state_reg[2]_0[7]                                             | module_InputInterfaceController/Filter_ButtonDown/Wire_ButtonDown_clk      |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                                                   | countSort/thirdCounter/state_reg[2]_0[12]                                            | module_InputInterfaceController/Filter_ButtonDown/Wire_ButtonDown_clk      |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                                                   | countSort/thirdCounter/state_reg[2]_0[1]                                             | module_InputInterfaceController/Filter_ButtonDown/Wire_ButtonDown_clk      |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                                                   | countSort/thirdCounter/state_reg[2]_0[11]                                            | module_InputInterfaceController/Filter_ButtonDown/Wire_ButtonDown_clk      |                2 |              4 |         2.00 |
|  clock_IBUF_BUFG                                                                   | countSort/thirdCounter/state_reg[2]_0[10]                                            | module_InputInterfaceController/Filter_ButtonDown/Wire_ButtonDown_clk      |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                                                   | uart/module_UART_Transiver/module_UART_Package_Transiver/Counter0                    |                                                                            |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                                                   | countSort/secondCounter/E[8]                                                         | module_InputInterfaceController/Filter_ButtonDown/Wire_ButtonDown_clk      |                2 |              4 |         2.00 |
|  clock_IBUF_BUFG                                                                   | countSort/thirdCounter/out[3]_i_1__1_n_0                                             | module_InputInterfaceController/Filter_ButtonDown/Wire_ButtonDown_clk      |                2 |              4 |         2.00 |
|  clock_IBUF_BUFG                                                                   | countSort/thirdCounter/E[0]                                                          | module_InputInterfaceController/Filter_ButtonDown/Wire_ButtonDown_clk      |                2 |              4 |         2.00 |
|  clock_IBUF_BUFG                                                                   | countSort/thirdCounter/E[1]                                                          | module_InputInterfaceController/Filter_ButtonDown/Wire_ButtonDown_clk      |                3 |              4 |         1.33 |
|  clock_IBUF_BUFG                                                                   | countSort/firstCounter/sel                                                           | module_InputInterfaceController/Filter_ButtonDown/Wire_ButtonDown_clk      |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG                                                                   | countSort/firstCounter/E[0]                                                          | module_InputInterfaceController/Filter_ButtonDown/Wire_ButtonDown_clk      |                3 |              4 |         1.33 |
|  clock_IBUF_BUFG                                                                   | countSort/firstCounter/E[1]                                                          | module_InputInterfaceController/Filter_ButtonDown/Wire_ButtonDown_clk      |                3 |              4 |         1.33 |
|  clock_IBUF_BUFG                                                                   | countSort/secondCounter/out[3]_i_1__0_n_0                                            | module_InputInterfaceController/Filter_ButtonDown/Wire_ButtonDown_clk      |                4 |              4 |         1.00 |
|  clock_IBUF_BUFG                                                                   | countSort/secondCounter/E[3]                                                         | module_InputInterfaceController/Filter_ButtonDown/Wire_ButtonDown_clk      |                2 |              4 |         2.00 |
|  clock_IBUF_BUFG                                                                   | countSort/secondCounter/E[10]                                                        | module_InputInterfaceController/Filter_ButtonDown/Wire_ButtonDown_clk      |                3 |              4 |         1.33 |
|  clock_IBUF_BUFG                                                                   | countSort/secondCounter/E[0]                                                         | module_InputInterfaceController/Filter_ButtonDown/Wire_ButtonDown_clk      |                3 |              4 |         1.33 |
|  clock_IBUF_BUFG                                                                   | countSort/secondCounter/E[4]                                                         | module_InputInterfaceController/Filter_ButtonDown/Wire_ButtonDown_clk      |                2 |              4 |         2.00 |
|  clock_IBUF_BUFG                                                                   | countSort/secondCounter/E[11]                                                        | module_InputInterfaceController/Filter_ButtonDown/Wire_ButtonDown_clk      |                3 |              4 |         1.33 |
|  clock_IBUF_BUFG                                                                   | countSort/secondCounter/E[1]                                                         | module_InputInterfaceController/Filter_ButtonDown/Wire_ButtonDown_clk      |                3 |              4 |         1.33 |
|  clock_IBUF_BUFG                                                                   | countSort/secondCounter/E[5]                                                         | module_InputInterfaceController/Filter_ButtonDown/Wire_ButtonDown_clk      |                3 |              4 |         1.33 |
|  clock_IBUF_BUFG                                                                   | countSort/secondCounter/E[9]                                                         | module_InputInterfaceController/Filter_ButtonDown/Wire_ButtonDown_clk      |                3 |              4 |         1.33 |
|  clock_IBUF_BUFG                                                                   | countSort/secondCounter/E[2]                                                         | module_InputInterfaceController/Filter_ButtonDown/Wire_ButtonDown_clk      |                3 |              4 |         1.33 |
| ~symbolDecoder/handler/keyboardClockSyncronized[1]                                 | symbolDecoder/handler/FSM_onehot_state[4]_i_1_n_0                                    |                                                                            |                1 |              5 |         5.00 |
|  clock_IBUF_BUFG                                                                   | uart/module_UART_Reader/module_UART_ListenerUART_Listener/module_counter/Wire_IsHalf |                                                                            |                3 |              5 |         1.67 |
|  clock_IBUF_BUFG                                                                   | uart/module_UART_Transiver/module_UART_Queue/Memory[22]_i_1_n_0                      |                                                                            |                2 |              6 |         3.00 |
|  clock_IBUF_BUFG                                                                   | uart/module_UART_Transiver/module_UART_Queue/Memory[30]_i_1_n_0                      |                                                                            |                2 |              6 |         3.00 |
|  clock_IBUF_BUFG                                                                   | uart/module_UART_Transiver/module_UART_Queue/Memory[14]_i_1_n_0                      |                                                                            |                2 |              6 |         3.00 |
|  clock_IBUF_BUFG                                                                   | uart/module_UART_Transiver/module_UART_Queue/Memory[6]_i_1_n_0                       |                                                                            |                1 |              6 |         6.00 |
| ~symbolDecoder/handler/keyboardClockSyncronized[1]                                 | symbolDecoder/handler/keyboardDataBuffer_0                                           |                                                                            |                3 |              8 |         2.67 |
|  VGA_clk                                                                           |                                                                                      |                                                                            |                5 |              8 |         1.60 |
|  VGA_clk                                                                           | module_VGA/V_counter                                                                 | module_VGA/V_counter[8]_i_1_n_0                                            |                2 |              8 |         4.00 |
|  uart/module_UART_ASCII_To_Hex/module_ReadyToOutput_Syncronizator/RegisterB        |                                                                                      |                                                                            |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG                                                                   | module_VGA_Manager/y0[9]_i_1_n_0                                                     |                                                                            |                2 |             10 |         5.00 |
|  VGA_clk                                                                           | module_VGA/H_counter                                                                 | module_VGA/H_counter[10]_i_1_n_0                                           |                5 |             11 |         2.20 |
|  VGA_clk                                                                           | module_VGA/vgaColor                                                                  | module_VGA/Output_Color_Address0                                           |                3 |             12 |         4.00 |
|  clock_IBUF_BUFG                                                                   |                                                                                      | module_InputInterfaceController/Filter_ButtonLeft/ClearCounter_reg_n_0     |                5 |             13 |         2.60 |
|  clock_IBUF_BUFG                                                                   | module_VGA_Manager/x0                                                                | module_VGA_Manager/char_counter[4]_i_1_n_0                                 |                4 |             13 |         3.25 |
|  clock_IBUF_BUFG                                                                   |                                                                                      | module_InputInterfaceController/Filter_ButtonRight/ClearCounter_reg_n_0    |                5 |             13 |         2.60 |
|  clock_IBUF_BUFG                                                                   |                                                                                      | module_InputInterfaceController/Filter_ButtonInsert/ClearCounter_reg_n_0   |                6 |             13 |         2.17 |
|  clock_IBUF_BUFG                                                                   |                                                                                      | module_InputInterfaceController/Filter_ButtonDown/ClearCounter_reg_n_0     |                5 |             13 |         2.60 |
|  clock_IBUF_BUFG                                                                   |                                                                                      | module_InputInterfaceController/Filter_ButtonClear/ClearCounter            |                5 |             13 |         2.60 |
|  clock_IBUF_BUFG                                                                   |                                                                                      | uart/module_UART_Transiver/module_UART_Package_Transiver/Counter0          |                4 |             15 |         3.75 |
|  clock_IBUF_BUFG                                                                   |                                                                                      | uart/module_UART_Reader/module_UART_ListenerUART_Listener/ClearCounter     |                5 |             15 |         3.00 |
|  clock_IBUF_BUFG                                                                   | uart/module_UART_Reader/module_UART_Queue/Output_Transfer_reg                        |                                                                            |                3 |             16 |         5.33 |
|  divider/outClock                                                                  |                                                                                      |                                                                            |                6 |             18 |         3.00 |
|  VGA_clk                                                                           | module_VGA/Output_Color_Address[0]_i_1_n_0                                           | module_VGA/Output_Color_Address0                                           |                5 |             19 |         3.80 |
|  clock_IBUF_BUFG                                                                   | module_VGA_Manager/pixel_counter                                                     |                                                                            |                5 |             19 |         3.80 |
|  clock_IBUF_BUFG                                                                   | module_VGA_Manager/frame_buf_addr[18]_i_1_n_0                                        |                                                                            |                4 |             19 |         4.75 |
|  clock_IBUF_BUFG                                                                   | uart/module_UART_Reader/module_UART_ListenerUART_Listener/isReadyOutput_reg_0[0]     |                                                                            |               24 |             64 |         2.67 |
|  clock_IBUF_BUFG                                                                   | countSort/currentValue[63]_i_2_n_0                                                   | module_InputInterfaceController/Filter_ButtonDown/Wire_ButtonDown_clk      |               18 |             64 |         3.56 |
|  clock_IBUF_BUFG                                                                   | module_VGA_Manager/error_reg                                                         |                                                                            |               20 |             64 |         3.20 |
|  clock_IBUF_BUFG                                                                   | module_VGA_Manager/string_reg[8][1]_i_1_n_0                                          |                                                                            |               14 |             65 |         4.64 |
|  clock_IBUF_BUFG                                                                   | module_VGA_Manager/color_reg                                                         |                                                                            |               21 |             84 |         4.00 |
|  clock_IBUF_BUFG                                                                   |                                                                                      |                                                                            |               60 |            135 |         2.25 |
+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+--------------+


