INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nages/SR_Latch/SR_Latch.srcs/sources_1/new/SR_Latch_Nand.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_Latch_Nand
INFO: [VRFC 10-2458] undeclared symbol S, assumed default net type wire [C:/Users/nages/SR_Latch/SR_Latch.srcs/sources_1/new/SR_Latch_Nand.v:25]
