\hypertarget{struct_r_n_g___type_def}{}\doxysection{RNG\+\_\+\+Type\+Def Struct Reference}
\label{struct_r_n_g___type_def}\index{RNG\_TypeDef@{RNG\_TypeDef}}


RNG.  




{\ttfamily \#include $<$stm32h723xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_n_g___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_n_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_n_g___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}}
\item 
\mbox{\Hypertarget{struct_r_n_g___type_def_a0e5030971ec1bfd3101f83f546493c83}\label{struct_r_n_g___type_def_a0e5030971ec1bfd3101f83f546493c83}} 
uint32\+\_\+t {\bfseries RESERVED}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_n_g___type_def_a845a96f74eb9e952921091c4c621242e}{HTCR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
RNG. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_r_n_g___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_r_n_g___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{RNG\_TypeDef@{RNG\_TypeDef}!CR@{CR}}
\index{CR@{CR}!RNG\_TypeDef@{RNG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

RNG control register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_r_n_g___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}\label{struct_r_n_g___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}} 
\index{RNG\_TypeDef@{RNG\_TypeDef}!DR@{DR}}
\index{DR@{DR}!RNG\_TypeDef@{RNG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DR}

RNG data register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_r_n_g___type_def_a845a96f74eb9e952921091c4c621242e}\label{struct_r_n_g___type_def_a845a96f74eb9e952921091c4c621242e}} 
\index{RNG\_TypeDef@{RNG\_TypeDef}!HTCR@{HTCR}}
\index{HTCR@{HTCR}!RNG\_TypeDef@{RNG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{HTCR}{HTCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HTCR}

RNG health test configuration register, Address offset\+: 0x10 \mbox{\Hypertarget{struct_r_n_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}\label{struct_r_n_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{RNG\_TypeDef@{RNG\_TypeDef}!SR@{SR}}
\index{SR@{SR}!RNG\_TypeDef@{RNG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

RNG status register, Address offset\+: 0x04 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+User\+\_\+4/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+10.\+1/ethernet\+\_\+\+UDB/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+H7xx/\+Include/\mbox{\hyperlink{stm32h723xx_8h}{stm32h723xx.\+h}}\end{DoxyCompactItemize}
