<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCA 200-202] Port 'outLeds' has no reset." projectName="advios.prj" solutionName="solution1" date="2022-10-12T22:54:08.076+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] 'Loop-1' (../temp/advios.cpp:25:7) in function 'advios::controlLeds' is an infinite loop." projectName="advios.prj" solutionName="solution1" date="2022-10-12T22:54:08.030+0200" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] 'Loop-1' (../temp/advios.cpp:11:18) in function 'advios::makePulse' is an infinite loop." projectName="advios.prj" solutionName="solution1" date="2022-10-12T22:54:07.771+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-41] Resource core 'AXI4LiteS' on port '&amp;ctrl' is deprecated. Please use the interface directive to specify the AXI interface." projectName="advios.prj" solutionName="solution1" date="2022-10-12T22:54:05.689+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Route 35-198] Port &quot;ctrl[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ctrl[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;&#xA;Phase 1 Build RT Design | Checksum: 192e202c4&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1034.980 ; gain = 60.672&#xD;&#xA;&#xD;&#xA;Phase 2 Router Initialization&#xD;&#xA;&#xD;&#xA;Phase 2.1 Create Timer&#xD;&#xA;Phase 2.1 Create Timer | Checksum: 192e202c4&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1034.980 ; gain = 60.672&#xD;&#xA;&#xD;&#xA;Phase 2.2 Fix Topology Constraints&#xD;&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 192e202c4&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1039.953 ; gain = 65.645&#xD;&#xA;&#xD;&#xA;Phase 2.3 Pre Route Cleanup&#xD;&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 192e202c4&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1039.953 ; gain = 65.645&#xD;&#xA; Number of Nodes with overlaps = 0&#xD;&#xA;&#xD;&#xA;Phase 2.4 Update Timing&#xD;&#xA;Phase 2.4 Update Timing | Checksum: 23164e837&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1040.828 ; gain = 66.520" projectName="advios.prj" solutionName="solution1" date="2022-10-12T22:57:15.613+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inSwitch[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inSwitch[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="advios.prj" solutionName="solution1" date="2022-10-12T22:57:05.722+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;reset&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;reset&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="advios.prj" solutionName="solution1" date="2022-10-12T22:57:05.691+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ctrl[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ctrl[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="advios.prj" solutionName="solution1" date="2022-10-12T22:57:05.675+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inSwitch[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inSwitch[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="advios.prj" solutionName="solution1" date="2022-10-12T22:57:05.644+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ctrl[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ctrl[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="advios.prj" solutionName="solution1" date="2022-10-12T22:57:05.613+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inSwitch[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inSwitch[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="advios.prj" solutionName="solution1" date="2022-10-12T22:57:05.597+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ctrl[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ctrl[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="advios.prj" solutionName="solution1" date="2022-10-12T22:57:05.550+0200" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inSwitch[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inSwitch[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="advios.prj" solutionName="solution1" date="2022-10-12T22:57:05.534+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (grp_advios_makePulse_fu_88/ap_CS_fsm_reg[0]) is unused and will be removed from module advios.&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 632.051 ; gain = 409.879&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 632.051 ; gain = 409.879&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Timing Optimization&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 632.051 ; gain = 409.879&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Technology Mapping&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 632.051 ; gain = 409.879&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 632.051 ; gain = 409.879&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Instances&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 632.051 ; gain = 409.879&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Rebuilding User Hierarchy&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 632.051 ; gain = 409.879&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Ports&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 632.051 ; gain = 409.879&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 632.051 ; gain = 409.879&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Nets&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 632.051 ; gain = 409.879&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Writing Synthesis Report&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report BlackBoxes: &#xD;&#xA;+-+--------------+----------+&#xD;&#xA;| |BlackBox name |Instances |&#xD;&#xA;+-+--------------+----------+&#xD;&#xA;+-+--------------+----------+&#xD;&#xA;&#xD;&#xA;Report Cell Usage: &#xD;&#xA;+------+-------+------+&#xD;&#xA;|      |Cell   |Count |&#xD;&#xA;+------+-------+------+&#xD;&#xA;|1     |CARRY4 |     7|&#xD;&#xA;|2     |LUT1   |    29|&#xD;&#xA;|3     |LUT2   |     1|&#xD;&#xA;|4     |LUT3   |     2|&#xD;&#xA;|5     |LUT4   |     7|&#xD;&#xA;|6     |LUT5   |     6|&#xD;&#xA;|7     |LUT6   |     7|&#xD;&#xA;|8     |FDRE   |    40|&#xD;&#xA;|9     |FDSE   |     1|&#xD;&#xA;+------+-------+------+&#xD;&#xA;&#xD;&#xA;Report Instance Areas: &#xD;&#xA;+------+-------------------------------+-------------------+------+&#xD;&#xA;|      |Instance                       |Module             |Cells |&#xD;&#xA;+------+-------------------------------+-------------------+------+&#xD;&#xA;|1     |top                            |                   |   100|&#xD;&#xA;|2     |  grp_advios_controlLeds_fu_72 |advios_controlLeds |    12|&#xD;&#xA;|3     |  grp_advios_makePulse_fu_88   |advios_makePulse   |    76|&#xD;&#xA;+------+-------------------------------+-------------------+------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 632.051 ; gain = 409.879&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.&#xD;&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 632.051 ; gain = 119.691&#xD;&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 632.051 ; gain = 409.879" projectName="advios.prj" solutionName="solution1" date="2022-10-12T22:56:11.003+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (grp_advios_controlLeds_fu_72/ap_CS_fsm_reg[0]) is unused and will be removed from module advios." projectName="advios.prj" solutionName="solution1" date="2022-10-12T22:55:56.010+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element grp_advios_makePulse_fu_88/i_reg_100_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/exercises/exercise_8/advios.prj/solution1/impl/vhdl/advios_makePulse.vhd:72]" projectName="advios.prj" solutionName="solution1" date="2022-10-12T22:55:55.979+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/exercises/exercise_8/advios.prj/solution1/impl/vhdl/advios.vhd:79]" projectName="advios.prj" solutionName="solution1" date="2022-10-12T22:55:55.947+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element i_reg_100_reg was removed.  [C:/Users/User/Desktop/UNI/EmbeddedRealTimeSystem/Assignment2/exercises/exercise_8/advios.prj/solution1/impl/vhdl/advios_makePulse.vhd:72]&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 632.051 ; gain = 409.879&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start RTL Component Statistics &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Detailed RTL Component Info : &#xD;&#xA;+---Adders : &#xD;&#xA;&#x9;   2 Input      4 Bit       Adders := 1     &#xD;&#xA;+---Registers : &#xD;&#xA;&#x9;                4 Bit    Registers := 4     &#xD;&#xA;&#x9;                1 Bit    Registers := 1     &#xD;&#xA;+---Muxes : &#xD;&#xA;&#x9;   4 Input      4 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input      4 Bit        Muxes := 2     &#xD;&#xA;&#x9;   5 Input      4 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input      1 Bit        Muxes := 3     &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Component Statistics &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start RTL Hierarchical Component Statistics &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Hierarchical RTL Component report &#xD;&#xA;Module advios &#xD;&#xA;Detailed RTL Component Info : &#xD;&#xA;+---Registers : &#xD;&#xA;&#x9;                4 Bit    Registers := 2     &#xD;&#xA;Module advios_controlLeds &#xD;&#xA;Detailed RTL Component Info : &#xD;&#xA;+---Registers : &#xD;&#xA;&#x9;                4 Bit    Registers := 1     &#xD;&#xA;&#x9;                1 Bit    Registers := 1     &#xD;&#xA;+---Muxes : &#xD;&#xA;&#x9;   4 Input      4 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input      4 Bit        Muxes := 2     &#xD;&#xA;&#x9;   2 Input      1 Bit        Muxes := 2     &#xD;&#xA;Module advios_makePulse &#xD;&#xA;Detailed RTL Component Info : &#xD;&#xA;+---Adders : &#xD;&#xA;&#x9;   2 Input      4 Bit       Adders := 1     &#xD;&#xA;+---Registers : &#xD;&#xA;&#x9;                4 Bit    Registers := 1     &#xD;&#xA;+---Muxes : &#xD;&#xA;&#x9;   5 Input      4 Bit        Muxes := 1     &#xD;&#xA;&#x9;   2 Input      1 Bit        Muxes := 1     &#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Hierarchical Component Statistics&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Part Resource Summary&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Part Resources:&#xD;&#xA;DSPs: 80 (col length:40)&#xD;&#xA;BRAMs: 120 (col length: RAMB18 40 RAMB36 20)&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Part Resource Summary&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Cross Boundary and Area Optimization&#xD;&#xA;---------------------------------------------------------------------------------" projectName="advios.prj" solutionName="solution1" date="2022-10-12T22:55:55.916+0200" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
