
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rs,rt,code,50}                      Premise(F2)
	S3= GPR[rs]=a                                               Premise(F3)
	S4= GPR[rt]=b                                               Premise(F4)

IF	S5= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S6= PC.Out=addr                                             PC-Out(S1)
	S7= PC.Out=>IMem.RAddr                                      Premise(F5)
	S8= IMem.RAddr=addr                                         Path(S6,S7)
	S9= CP0.ASID=>IMem.ASID                                     Premise(F6)
	S10= IMem.ASID=pid                                          Path(S5,S9)
	S11= IMem.Out={0,rs,rt,code,50}                             IMem-Read(S10,S8,S2)
	S12= IMem.Out=>FU.IR_IF                                     Premise(F7)
	S13= FU.IR_IF={0,rs,rt,code,50}                             Path(S11,S12)
	S14= IMem.Out=>IR_ID.In                                     Premise(F8)
	S15= IR_ID.In={0,rs,rt,code,50}                             Path(S11,S14)
	S16= FU.Halt_IF=>CU_IF.Halt                                 Premise(F9)
	S17= FU.Bub_IF=>CU_IF.Bub                                   Premise(F10)
	S18= IR_ID.Out=>FU.IR_ID                                    Premise(F11)
	S19= IR_ID.Out31_26=>CU_ID.Op                               Premise(F12)
	S20= IR_ID.Out25_21=>GPR.RReg1                              Premise(F13)
	S21= IR_ID.Out20_16=>GPR.RReg2                              Premise(F14)
	S22= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F15)
	S23= GPR.Rdata1=>FU.InID1                                   Premise(F16)
	S24= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F17)
	S25= FU.OutID1=>A_EX.In                                     Premise(F18)
	S26= GPR.Rdata2=>FU.InID2                                   Premise(F19)
	S27= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F20)
	S28= FU.OutID2=>B_EX.In                                     Premise(F21)
	S29= IR_ID.Out=>IR_EX.In                                    Premise(F22)
	S30= FU.Halt_ID=>CU_ID.Halt                                 Premise(F23)
	S31= FU.Bub_ID=>CU_ID.Bub                                   Premise(F24)
	S32= IR_EX.Out=>FU.IR_EX                                    Premise(F25)
	S33= IR_EX.Out31_26=>CU_EX.Op                               Premise(F26)
	S34= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F27)
	S35= A_EX.Out=>CMPU.A                                       Premise(F28)
	S36= B_EX.Out=>CMPU.B                                       Premise(F29)
	S37= CMPU.lt=>ConditionReg_MEM.In                           Premise(F30)
	S38= IR_EX.Out=>IR_MEM.In                                   Premise(F31)
	S39= IR_MEM.Out=>FU.IR_MEM                                  Premise(F32)
	S40= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F33)
	S41= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F34)
	S42= PC.Out=>CP0.EPCIn                                      Premise(F35)
	S43= CP0.EPCIn=addr                                         Path(S6,S42)
	S44= CU_MEM.TrapAddr=>PC.In                                 Premise(F36)
	S45= CP0.ASID=>PIDReg.In                                    Premise(F37)
	S46= PIDReg.In=pid                                          Path(S5,S45)
	S47= ConditionReg_MEM.Out=>CU_MEM.lt                        Premise(F38)
	S48= IR_MEM.Out=>IR_WB.In                                   Premise(F39)
	S49= ConditionReg_MEM.Out=>ConditionReg_WB.In               Premise(F40)
	S50= IR_WB.Out=>FU.IR_WB                                    Premise(F41)
	S51= IR_WB.Out31_26=>CU_WB.Op                               Premise(F42)
	S52= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F43)
	S53= CtrlPC=0                                               Premise(F44)
	S54= CtrlPCInc=1                                            Premise(F45)
	S55= PC[Out]=addr+4                                         PC-Inc(S1,S53,S54)
	S56= PC[CIA]=addr                                           PC-Inc(S1,S53,S54)
	S57= CtrlIMem=0                                             Premise(F46)
	S58= IMem[{pid,addr}]={0,rs,rt,code,50}                     IMem-Hold(S2,S57)
	S59= CtrlASIDIn=0                                           Premise(F47)
	S60= CtrlCP0=0                                              Premise(F48)
	S61= CP0[ASID]=pid                                          CP0-Hold(S0,S60)
	S62= CtrlEPCIn=0                                            Premise(F49)
	S63= CtrlExCodeIn=0                                         Premise(F50)
	S64= CtrlIR_ID=1                                            Premise(F51)
	S65= [IR_ID]={0,rs,rt,code,50}                              IR_ID-Write(S15,S64)
	S66= CtrlGPR=0                                              Premise(F52)
	S67= GPR[rs]=a                                              GPR-Hold(S3,S66)
	S68= GPR[rt]=b                                              GPR-Hold(S4,S66)
	S69= CtrlA_EX=0                                             Premise(F53)
	S70= CtrlB_EX=0                                             Premise(F54)
	S71= CtrlIR_EX=0                                            Premise(F55)
	S72= CtrlConditionReg_MEM=0                                 Premise(F56)
	S73= CtrlIR_MEM=0                                           Premise(F57)
	S74= CtrlPIDReg=0                                           Premise(F58)
	S75= CtrlIR_WB=0                                            Premise(F59)
	S76= CtrlConditionReg_WB=0                                  Premise(F60)

ID	S77= PC.Out=addr+4                                          PC-Out(S55)
	S78= PC.CIA=addr                                            PC-Out(S56)
	S79= PC.CIA31_28=addr[31:28]                                PC-Out(S56)
	S80= CP0.ASID=pid                                           CP0-Read-ASID(S61)
	S81= IR_ID.Out={0,rs,rt,code,50}                            IR-Out(S65)
	S82= IR_ID.Out31_26=0                                       IR-Out(S65)
	S83= IR_ID.Out25_21=rs                                      IR-Out(S65)
	S84= IR_ID.Out20_16=rt                                      IR-Out(S65)
	S85= IR_ID.Out15_6=code                                     IR-Out(S65)
	S86= IR_ID.Out5_0=50                                        IR-Out(S65)
	S87= PC.Out=>IMem.RAddr                                     Premise(F61)
	S88= IMem.RAddr=addr+4                                      Path(S77,S87)
	S89= CP0.ASID=>IMem.ASID                                    Premise(F62)
	S90= IMem.ASID=pid                                          Path(S80,S89)
	S91= IMem.Out=>FU.IR_IF                                     Premise(F63)
	S92= IMem.Out=>IR_ID.In                                     Premise(F64)
	S93= FU.Halt_IF=>CU_IF.Halt                                 Premise(F65)
	S94= FU.Bub_IF=>CU_IF.Bub                                   Premise(F66)
	S95= IR_ID.Out=>FU.IR_ID                                    Premise(F67)
	S96= FU.IR_ID={0,rs,rt,code,50}                             Path(S81,S95)
	S97= IR_ID.Out31_26=>CU_ID.Op                               Premise(F68)
	S98= CU_ID.Op=0                                             Path(S82,S97)
	S99= IR_ID.Out25_21=>GPR.RReg1                              Premise(F69)
	S100= GPR.RReg1=rs                                          Path(S83,S99)
	S101= GPR.Rdata1=a                                          GPR-Read(S100,S67)
	S102= IR_ID.Out20_16=>GPR.RReg2                             Premise(F70)
	S103= GPR.RReg2=rt                                          Path(S84,S102)
	S104= GPR.Rdata2=b                                          GPR-Read(S103,S68)
	S105= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F71)
	S106= CU_ID.IRFunc=50                                       Path(S86,S105)
	S107= GPR.Rdata1=>FU.InID1                                  Premise(F72)
	S108= FU.InID1=a                                            Path(S101,S107)
	S109= FU.OutID1=FU(a)                                       FU-Forward(S108)
	S110= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F73)
	S111= FU.InID1_RReg=rs                                      Path(S83,S110)
	S112= FU.OutID1=>A_EX.In                                    Premise(F74)
	S113= A_EX.In=FU(a)                                         Path(S109,S112)
	S114= GPR.Rdata2=>FU.InID2                                  Premise(F75)
	S115= FU.InID2=b                                            Path(S104,S114)
	S116= FU.OutID2=FU(b)                                       FU-Forward(S115)
	S117= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F76)
	S118= FU.InID2_RReg=rt                                      Path(S84,S117)
	S119= FU.OutID2=>B_EX.In                                    Premise(F77)
	S120= B_EX.In=FU(b)                                         Path(S116,S119)
	S121= IR_ID.Out=>IR_EX.In                                   Premise(F78)
	S122= IR_EX.In={0,rs,rt,code,50}                            Path(S81,S121)
	S123= FU.Halt_ID=>CU_ID.Halt                                Premise(F79)
	S124= FU.Bub_ID=>CU_ID.Bub                                  Premise(F80)
	S125= IR_EX.Out=>FU.IR_EX                                   Premise(F81)
	S126= IR_EX.Out31_26=>CU_EX.Op                              Premise(F82)
	S127= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F83)
	S128= A_EX.Out=>CMPU.A                                      Premise(F84)
	S129= B_EX.Out=>CMPU.B                                      Premise(F85)
	S130= CMPU.lt=>ConditionReg_MEM.In                          Premise(F86)
	S131= IR_EX.Out=>IR_MEM.In                                  Premise(F87)
	S132= IR_MEM.Out=>FU.IR_MEM                                 Premise(F88)
	S133= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F89)
	S134= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F90)
	S135= PC.Out=>CP0.EPCIn                                     Premise(F91)
	S136= CP0.EPCIn=addr+4                                      Path(S77,S135)
	S137= CU_MEM.TrapAddr=>PC.In                                Premise(F92)
	S138= CP0.ASID=>PIDReg.In                                   Premise(F93)
	S139= PIDReg.In=pid                                         Path(S80,S138)
	S140= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F94)
	S141= IR_MEM.Out=>IR_WB.In                                  Premise(F95)
	S142= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F96)
	S143= IR_WB.Out=>FU.IR_WB                                   Premise(F97)
	S144= IR_WB.Out31_26=>CU_WB.Op                              Premise(F98)
	S145= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F99)
	S146= CtrlPC=0                                              Premise(F100)
	S147= CtrlPCInc=0                                           Premise(F101)
	S148= PC[CIA]=addr                                          PC-Hold(S56,S147)
	S149= PC[Out]=addr+4                                        PC-Hold(S55,S146,S147)
	S150= CtrlIMem=0                                            Premise(F102)
	S151= IMem[{pid,addr}]={0,rs,rt,code,50}                    IMem-Hold(S58,S150)
	S152= CtrlASIDIn=0                                          Premise(F103)
	S153= CtrlCP0=0                                             Premise(F104)
	S154= CP0[ASID]=pid                                         CP0-Hold(S61,S153)
	S155= CtrlEPCIn=0                                           Premise(F105)
	S156= CtrlExCodeIn=0                                        Premise(F106)
	S157= CtrlIR_ID=0                                           Premise(F107)
	S158= [IR_ID]={0,rs,rt,code,50}                             IR_ID-Hold(S65,S157)
	S159= CtrlGPR=0                                             Premise(F108)
	S160= GPR[rs]=a                                             GPR-Hold(S67,S159)
	S161= GPR[rt]=b                                             GPR-Hold(S68,S159)
	S162= CtrlA_EX=1                                            Premise(F109)
	S163= [A_EX]=FU(a)                                          A_EX-Write(S113,S162)
	S164= CtrlB_EX=1                                            Premise(F110)
	S165= [B_EX]=FU(b)                                          B_EX-Write(S120,S164)
	S166= CtrlIR_EX=1                                           Premise(F111)
	S167= [IR_EX]={0,rs,rt,code,50}                             IR_EX-Write(S122,S166)
	S168= CtrlConditionReg_MEM=0                                Premise(F112)
	S169= CtrlIR_MEM=0                                          Premise(F113)
	S170= CtrlPIDReg=0                                          Premise(F114)
	S171= CtrlIR_WB=0                                           Premise(F115)
	S172= CtrlConditionReg_WB=0                                 Premise(F116)

EX	S173= PC.CIA=addr                                           PC-Out(S148)
	S174= PC.CIA31_28=addr[31:28]                               PC-Out(S148)
	S175= PC.Out=addr+4                                         PC-Out(S149)
	S176= CP0.ASID=pid                                          CP0-Read-ASID(S154)
	S177= IR_ID.Out={0,rs,rt,code,50}                           IR-Out(S158)
	S178= IR_ID.Out31_26=0                                      IR-Out(S158)
	S179= IR_ID.Out25_21=rs                                     IR-Out(S158)
	S180= IR_ID.Out20_16=rt                                     IR-Out(S158)
	S181= IR_ID.Out15_6=code                                    IR-Out(S158)
	S182= IR_ID.Out5_0=50                                       IR-Out(S158)
	S183= A_EX.Out=FU(a)                                        A_EX-Out(S163)
	S184= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S163)
	S185= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S163)
	S186= B_EX.Out=FU(b)                                        B_EX-Out(S165)
	S187= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S165)
	S188= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S165)
	S189= IR_EX.Out={0,rs,rt,code,50}                           IR_EX-Out(S167)
	S190= IR_EX.Out31_26=0                                      IR_EX-Out(S167)
	S191= IR_EX.Out25_21=rs                                     IR_EX-Out(S167)
	S192= IR_EX.Out20_16=rt                                     IR_EX-Out(S167)
	S193= IR_EX.Out15_6=code                                    IR_EX-Out(S167)
	S194= IR_EX.Out5_0=50                                       IR_EX-Out(S167)
	S195= PC.Out=>IMem.RAddr                                    Premise(F117)
	S196= IMem.RAddr=addr+4                                     Path(S175,S195)
	S197= CP0.ASID=>IMem.ASID                                   Premise(F118)
	S198= IMem.ASID=pid                                         Path(S176,S197)
	S199= IMem.Out=>FU.IR_IF                                    Premise(F119)
	S200= IMem.Out=>IR_ID.In                                    Premise(F120)
	S201= FU.Halt_IF=>CU_IF.Halt                                Premise(F121)
	S202= FU.Bub_IF=>CU_IF.Bub                                  Premise(F122)
	S203= IR_ID.Out=>FU.IR_ID                                   Premise(F123)
	S204= FU.IR_ID={0,rs,rt,code,50}                            Path(S177,S203)
	S205= IR_ID.Out31_26=>CU_ID.Op                              Premise(F124)
	S206= CU_ID.Op=0                                            Path(S178,S205)
	S207= IR_ID.Out25_21=>GPR.RReg1                             Premise(F125)
	S208= GPR.RReg1=rs                                          Path(S179,S207)
	S209= GPR.Rdata1=a                                          GPR-Read(S208,S160)
	S210= IR_ID.Out20_16=>GPR.RReg2                             Premise(F126)
	S211= GPR.RReg2=rt                                          Path(S180,S210)
	S212= GPR.Rdata2=b                                          GPR-Read(S211,S161)
	S213= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F127)
	S214= CU_ID.IRFunc=50                                       Path(S182,S213)
	S215= GPR.Rdata1=>FU.InID1                                  Premise(F128)
	S216= FU.InID1=a                                            Path(S209,S215)
	S217= FU.OutID1=FU(a)                                       FU-Forward(S216)
	S218= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F129)
	S219= FU.InID1_RReg=rs                                      Path(S179,S218)
	S220= FU.OutID1=>A_EX.In                                    Premise(F130)
	S221= A_EX.In=FU(a)                                         Path(S217,S220)
	S222= GPR.Rdata2=>FU.InID2                                  Premise(F131)
	S223= FU.InID2=b                                            Path(S212,S222)
	S224= FU.OutID2=FU(b)                                       FU-Forward(S223)
	S225= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F132)
	S226= FU.InID2_RReg=rt                                      Path(S180,S225)
	S227= FU.OutID2=>B_EX.In                                    Premise(F133)
	S228= B_EX.In=FU(b)                                         Path(S224,S227)
	S229= IR_ID.Out=>IR_EX.In                                   Premise(F134)
	S230= IR_EX.In={0,rs,rt,code,50}                            Path(S177,S229)
	S231= FU.Halt_ID=>CU_ID.Halt                                Premise(F135)
	S232= FU.Bub_ID=>CU_ID.Bub                                  Premise(F136)
	S233= IR_EX.Out=>FU.IR_EX                                   Premise(F137)
	S234= FU.IR_EX={0,rs,rt,code,50}                            Path(S189,S233)
	S235= IR_EX.Out31_26=>CU_EX.Op                              Premise(F138)
	S236= CU_EX.Op=0                                            Path(S190,S235)
	S237= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F139)
	S238= CU_EX.IRFunc=50                                       Path(S194,S237)
	S239= A_EX.Out=>CMPU.A                                      Premise(F140)
	S240= CMPU.A=FU(a)                                          Path(S183,S239)
	S241= B_EX.Out=>CMPU.B                                      Premise(F141)
	S242= CMPU.B=FU(b)                                          Path(S186,S241)
	S243= CMPU.Func=6'b000011                                   Premise(F142)
	S244= CMPU.Out=CompareS(FU(a),FU(b))                        CMPU-CMPS(S240,S242)
	S245= CMPU.zero=CompareS(FU(a),FU(b))                       CMPU-CMPS(S240,S242)
	S246= CMPU.gt=CompareS(FU(a),FU(b))                         CMPU-CMPS(S240,S242)
	S247= CMPU.lt=CompareS(FU(a),FU(b))                         CMPU-CMPS(S240,S242)
	S248= CMPU.lt=>ConditionReg_MEM.In                          Premise(F143)
	S249= ConditionReg_MEM.In=CompareS(FU(a),FU(b))             Path(S247,S248)
	S250= IR_EX.Out=>IR_MEM.In                                  Premise(F144)
	S251= IR_MEM.In={0,rs,rt,code,50}                           Path(S189,S250)
	S252= FU.InEX_WReg=5'b00000                                 Premise(F145)
	S253= IR_MEM.Out=>FU.IR_MEM                                 Premise(F146)
	S254= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F147)
	S255= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F148)
	S256= PC.Out=>CP0.EPCIn                                     Premise(F149)
	S257= CP0.EPCIn=addr+4                                      Path(S175,S256)
	S258= CU_MEM.TrapAddr=>PC.In                                Premise(F150)
	S259= CP0.ASID=>PIDReg.In                                   Premise(F151)
	S260= PIDReg.In=pid                                         Path(S176,S259)
	S261= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F152)
	S262= IR_MEM.Out=>IR_WB.In                                  Premise(F153)
	S263= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F154)
	S264= IR_WB.Out=>FU.IR_WB                                   Premise(F155)
	S265= IR_WB.Out31_26=>CU_WB.Op                              Premise(F156)
	S266= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F157)
	S267= CtrlPC=0                                              Premise(F158)
	S268= CtrlPCInc=0                                           Premise(F159)
	S269= PC[CIA]=addr                                          PC-Hold(S148,S268)
	S270= PC[Out]=addr+4                                        PC-Hold(S149,S267,S268)
	S271= CtrlIMem=0                                            Premise(F160)
	S272= IMem[{pid,addr}]={0,rs,rt,code,50}                    IMem-Hold(S151,S271)
	S273= CtrlASIDIn=0                                          Premise(F161)
	S274= CtrlCP0=0                                             Premise(F162)
	S275= CP0[ASID]=pid                                         CP0-Hold(S154,S274)
	S276= CtrlEPCIn=0                                           Premise(F163)
	S277= CtrlExCodeIn=0                                        Premise(F164)
	S278= CtrlIR_ID=0                                           Premise(F165)
	S279= [IR_ID]={0,rs,rt,code,50}                             IR_ID-Hold(S158,S278)
	S280= CtrlGPR=0                                             Premise(F166)
	S281= GPR[rs]=a                                             GPR-Hold(S160,S280)
	S282= GPR[rt]=b                                             GPR-Hold(S161,S280)
	S283= CtrlA_EX=0                                            Premise(F167)
	S284= [A_EX]=FU(a)                                          A_EX-Hold(S163,S283)
	S285= CtrlB_EX=0                                            Premise(F168)
	S286= [B_EX]=FU(b)                                          B_EX-Hold(S165,S285)
	S287= CtrlIR_EX=0                                           Premise(F169)
	S288= [IR_EX]={0,rs,rt,code,50}                             IR_EX-Hold(S167,S287)
	S289= CtrlConditionReg_MEM=1                                Premise(F170)
	S290= [ConditionReg_MEM]=CompareS(FU(a),FU(b))              ConditionReg_MEM-Write(S249,S289)
	S291= CtrlIR_MEM=1                                          Premise(F171)
	S292= [IR_MEM]={0,rs,rt,code,50}                            IR_MEM-Write(S251,S291)
	S293= CtrlPIDReg=0                                          Premise(F172)
	S294= CtrlIR_WB=0                                           Premise(F173)
	S295= CtrlConditionReg_WB=0                                 Premise(F174)

MEM	S296= PC.CIA=addr                                           PC-Out(S269)
	S297= PC.CIA31_28=addr[31:28]                               PC-Out(S269)
	S298= PC.Out=addr+4                                         PC-Out(S270)
	S299= CP0.ASID=pid                                          CP0-Read-ASID(S275)
	S300= IR_ID.Out={0,rs,rt,code,50}                           IR-Out(S279)
	S301= IR_ID.Out31_26=0                                      IR-Out(S279)
	S302= IR_ID.Out25_21=rs                                     IR-Out(S279)
	S303= IR_ID.Out20_16=rt                                     IR-Out(S279)
	S304= IR_ID.Out15_6=code                                    IR-Out(S279)
	S305= IR_ID.Out5_0=50                                       IR-Out(S279)
	S306= A_EX.Out=FU(a)                                        A_EX-Out(S284)
	S307= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S284)
	S308= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S284)
	S309= B_EX.Out=FU(b)                                        B_EX-Out(S286)
	S310= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S286)
	S311= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S286)
	S312= IR_EX.Out={0,rs,rt,code,50}                           IR_EX-Out(S288)
	S313= IR_EX.Out31_26=0                                      IR_EX-Out(S288)
	S314= IR_EX.Out25_21=rs                                     IR_EX-Out(S288)
	S315= IR_EX.Out20_16=rt                                     IR_EX-Out(S288)
	S316= IR_EX.Out15_6=code                                    IR_EX-Out(S288)
	S317= IR_EX.Out5_0=50                                       IR_EX-Out(S288)
	S318= ConditionReg_MEM.Out=CompareS(FU(a),FU(b))            ConditionReg_MEM-Out(S290)
	S319= ConditionReg_MEM.Out1_0={CompareS(FU(a),FU(b))}[1:0]  ConditionReg_MEM-Out(S290)
	S320= ConditionReg_MEM.Out4_0={CompareS(FU(a),FU(b))}[4:0]  ConditionReg_MEM-Out(S290)
	S321= IR_MEM.Out={0,rs,rt,code,50}                          IR_MEM-Out(S292)
	S322= IR_MEM.Out31_26=0                                     IR_MEM-Out(S292)
	S323= IR_MEM.Out25_21=rs                                    IR_MEM-Out(S292)
	S324= IR_MEM.Out20_16=rt                                    IR_MEM-Out(S292)
	S325= IR_MEM.Out15_6=code                                   IR_MEM-Out(S292)
	S326= IR_MEM.Out5_0=50                                      IR_MEM-Out(S292)
	S327= PC.Out=>IMem.RAddr                                    Premise(F175)
	S328= IMem.RAddr=addr+4                                     Path(S298,S327)
	S329= CP0.ASID=>IMem.ASID                                   Premise(F176)
	S330= IMem.ASID=pid                                         Path(S299,S329)
	S331= IMem.Out=>FU.IR_IF                                    Premise(F177)
	S332= IMem.Out=>IR_ID.In                                    Premise(F178)
	S333= FU.Halt_IF=>CU_IF.Halt                                Premise(F179)
	S334= FU.Bub_IF=>CU_IF.Bub                                  Premise(F180)
	S335= IR_ID.Out=>FU.IR_ID                                   Premise(F181)
	S336= FU.IR_ID={0,rs,rt,code,50}                            Path(S300,S335)
	S337= IR_ID.Out31_26=>CU_ID.Op                              Premise(F182)
	S338= CU_ID.Op=0                                            Path(S301,S337)
	S339= IR_ID.Out25_21=>GPR.RReg1                             Premise(F183)
	S340= GPR.RReg1=rs                                          Path(S302,S339)
	S341= GPR.Rdata1=a                                          GPR-Read(S340,S281)
	S342= IR_ID.Out20_16=>GPR.RReg2                             Premise(F184)
	S343= GPR.RReg2=rt                                          Path(S303,S342)
	S344= GPR.Rdata2=b                                          GPR-Read(S343,S282)
	S345= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F185)
	S346= CU_ID.IRFunc=50                                       Path(S305,S345)
	S347= GPR.Rdata1=>FU.InID1                                  Premise(F186)
	S348= FU.InID1=a                                            Path(S341,S347)
	S349= FU.OutID1=FU(a)                                       FU-Forward(S348)
	S350= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F187)
	S351= FU.InID1_RReg=rs                                      Path(S302,S350)
	S352= FU.OutID1=>A_EX.In                                    Premise(F188)
	S353= A_EX.In=FU(a)                                         Path(S349,S352)
	S354= GPR.Rdata2=>FU.InID2                                  Premise(F189)
	S355= FU.InID2=b                                            Path(S344,S354)
	S356= FU.OutID2=FU(b)                                       FU-Forward(S355)
	S357= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F190)
	S358= FU.InID2_RReg=rt                                      Path(S303,S357)
	S359= FU.OutID2=>B_EX.In                                    Premise(F191)
	S360= B_EX.In=FU(b)                                         Path(S356,S359)
	S361= IR_ID.Out=>IR_EX.In                                   Premise(F192)
	S362= IR_EX.In={0,rs,rt,code,50}                            Path(S300,S361)
	S363= FU.Halt_ID=>CU_ID.Halt                                Premise(F193)
	S364= FU.Bub_ID=>CU_ID.Bub                                  Premise(F194)
	S365= IR_EX.Out=>FU.IR_EX                                   Premise(F195)
	S366= FU.IR_EX={0,rs,rt,code,50}                            Path(S312,S365)
	S367= IR_EX.Out31_26=>CU_EX.Op                              Premise(F196)
	S368= CU_EX.Op=0                                            Path(S313,S367)
	S369= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F197)
	S370= CU_EX.IRFunc=50                                       Path(S317,S369)
	S371= A_EX.Out=>CMPU.A                                      Premise(F198)
	S372= CMPU.A=FU(a)                                          Path(S306,S371)
	S373= B_EX.Out=>CMPU.B                                      Premise(F199)
	S374= CMPU.B=FU(b)                                          Path(S309,S373)
	S375= CMPU.lt=>ConditionReg_MEM.In                          Premise(F200)
	S376= IR_EX.Out=>IR_MEM.In                                  Premise(F201)
	S377= IR_MEM.In={0,rs,rt,code,50}                           Path(S312,S376)
	S378= IR_MEM.Out=>FU.IR_MEM                                 Premise(F202)
	S379= FU.IR_MEM={0,rs,rt,code,50}                           Path(S321,S378)
	S380= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F203)
	S381= CU_MEM.Op=0                                           Path(S322,S380)
	S382= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F204)
	S383= CU_MEM.IRFunc=50                                      Path(S326,S382)
	S384= PC.Out=>CP0.EPCIn                                     Premise(F205)
	S385= CP0.EPCIn=addr+4                                      Path(S298,S384)
	S386= CP0.ExCodeIn=5'h0d                                    Premise(F206)
	S387= CU_MEM.TrapAddr=>PC.In                                Premise(F207)
	S388= CP0.ASID=>PIDReg.In                                   Premise(F208)
	S389= PIDReg.In=pid                                         Path(S299,S388)
	S390= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F209)
	S391= CU_MEM.lt=CompareS(FU(a),FU(b))                       Path(S318,S390)
	S392= IR_MEM.Out=>IR_WB.In                                  Premise(F210)
	S393= IR_WB.In={0,rs,rt,code,50}                            Path(S321,S392)
	S394= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F211)
	S395= ConditionReg_WB.In=CompareS(FU(a),FU(b))              Path(S318,S394)
	S396= FU.InMEM_WReg=5'b00000                                Premise(F212)
	S397= IR_WB.Out=>FU.IR_WB                                   Premise(F213)
	S398= IR_WB.Out31_26=>CU_WB.Op                              Premise(F214)
	S399= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F215)
	S400= CtrlPC=1                                              Premise(F216)
	S401= CtrlPCInc=0                                           Premise(F217)
	S402= PC[CIA]=addr                                          PC-Hold(S269,S401)
	S403= CtrlIMem=0                                            Premise(F218)
	S404= IMem[{pid,addr}]={0,rs,rt,code,50}                    IMem-Hold(S272,S403)
	S405= CtrlASIDIn=0                                          Premise(F219)
	S406= CtrlCP0=0                                             Premise(F220)
	S407= CP0[ASID]=pid                                         CP0-Hold(S275,S406)
	S408= CtrlEPCIn=1                                           Premise(F221)
	S409= CP0[EPC]=addr+4                                       CP0-Write-EPC(S385,S408)
	S410= CtrlExCodeIn=1                                        Premise(F222)
	S411= CP0[ExCode]=5'h0d                                     CP0-Write-ExCode(S386,S410)
	S412= CtrlIR_ID=0                                           Premise(F223)
	S413= [IR_ID]={0,rs,rt,code,50}                             IR_ID-Hold(S279,S412)
	S414= CtrlGPR=0                                             Premise(F224)
	S415= GPR[rs]=a                                             GPR-Hold(S281,S414)
	S416= GPR[rt]=b                                             GPR-Hold(S282,S414)
	S417= CtrlA_EX=0                                            Premise(F225)
	S418= [A_EX]=FU(a)                                          A_EX-Hold(S284,S417)
	S419= CtrlB_EX=0                                            Premise(F226)
	S420= [B_EX]=FU(b)                                          B_EX-Hold(S286,S419)
	S421= CtrlIR_EX=0                                           Premise(F227)
	S422= [IR_EX]={0,rs,rt,code,50}                             IR_EX-Hold(S288,S421)
	S423= CtrlConditionReg_MEM=0                                Premise(F228)
	S424= [ConditionReg_MEM]=CompareS(FU(a),FU(b))              ConditionReg_MEM-Hold(S290,S423)
	S425= CtrlIR_MEM=0                                          Premise(F229)
	S426= [IR_MEM]={0,rs,rt,code,50}                            IR_MEM-Hold(S292,S425)
	S427= CtrlPIDReg=1                                          Premise(F230)
	S428= [PIDReg]=pid                                          PIDReg-Write(S389,S427)
	S429= CtrlIR_WB=1                                           Premise(F231)
	S430= [IR_WB]={0,rs,rt,code,50}                             IR_WB-Write(S393,S429)
	S431= CtrlConditionReg_WB=1                                 Premise(F232)
	S432= [ConditionReg_WB]=CompareS(FU(a),FU(b))               ConditionReg_WB-Write(S395,S431)

WB	S433= PC.CIA=addr                                           PC-Out(S402)
	S434= PC.CIA31_28=addr[31:28]                               PC-Out(S402)
	S435= CP0.ASID=pid                                          CP0-Read-ASID(S407)
	S436= CP0.EPC=addr+4                                        CP0-Read-EPC(S409)
	S437= IR_ID.Out={0,rs,rt,code,50}                           IR-Out(S413)
	S438= IR_ID.Out31_26=0                                      IR-Out(S413)
	S439= IR_ID.Out25_21=rs                                     IR-Out(S413)
	S440= IR_ID.Out20_16=rt                                     IR-Out(S413)
	S441= IR_ID.Out15_6=code                                    IR-Out(S413)
	S442= IR_ID.Out5_0=50                                       IR-Out(S413)
	S443= A_EX.Out=FU(a)                                        A_EX-Out(S418)
	S444= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S418)
	S445= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S418)
	S446= B_EX.Out=FU(b)                                        B_EX-Out(S420)
	S447= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S420)
	S448= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S420)
	S449= IR_EX.Out={0,rs,rt,code,50}                           IR_EX-Out(S422)
	S450= IR_EX.Out31_26=0                                      IR_EX-Out(S422)
	S451= IR_EX.Out25_21=rs                                     IR_EX-Out(S422)
	S452= IR_EX.Out20_16=rt                                     IR_EX-Out(S422)
	S453= IR_EX.Out15_6=code                                    IR_EX-Out(S422)
	S454= IR_EX.Out5_0=50                                       IR_EX-Out(S422)
	S455= ConditionReg_MEM.Out=CompareS(FU(a),FU(b))            ConditionReg_MEM-Out(S424)
	S456= ConditionReg_MEM.Out1_0={CompareS(FU(a),FU(b))}[1:0]  ConditionReg_MEM-Out(S424)
	S457= ConditionReg_MEM.Out4_0={CompareS(FU(a),FU(b))}[4:0]  ConditionReg_MEM-Out(S424)
	S458= IR_MEM.Out={0,rs,rt,code,50}                          IR_MEM-Out(S426)
	S459= IR_MEM.Out31_26=0                                     IR_MEM-Out(S426)
	S460= IR_MEM.Out25_21=rs                                    IR_MEM-Out(S426)
	S461= IR_MEM.Out20_16=rt                                    IR_MEM-Out(S426)
	S462= IR_MEM.Out15_6=code                                   IR_MEM-Out(S426)
	S463= IR_MEM.Out5_0=50                                      IR_MEM-Out(S426)
	S464= PIDReg.Out=pid                                        PIDReg-Out(S428)
	S465= PIDReg.Out1_0={pid}[1:0]                              PIDReg-Out(S428)
	S466= PIDReg.Out4_0={pid}[4:0]                              PIDReg-Out(S428)
	S467= IR_WB.Out={0,rs,rt,code,50}                           IR-Out(S430)
	S468= IR_WB.Out31_26=0                                      IR-Out(S430)
	S469= IR_WB.Out25_21=rs                                     IR-Out(S430)
	S470= IR_WB.Out20_16=rt                                     IR-Out(S430)
	S471= IR_WB.Out15_6=code                                    IR-Out(S430)
	S472= IR_WB.Out5_0=50                                       IR-Out(S430)
	S473= ConditionReg_WB.Out=CompareS(FU(a),FU(b))             ConditionReg_WB-Out(S432)
	S474= ConditionReg_WB.Out1_0={CompareS(FU(a),FU(b))}[1:0]   ConditionReg_WB-Out(S432)
	S475= ConditionReg_WB.Out4_0={CompareS(FU(a),FU(b))}[4:0]   ConditionReg_WB-Out(S432)
	S476= PC.Out=>IMem.RAddr                                    Premise(F233)
	S477= CP0.ASID=>IMem.ASID                                   Premise(F234)
	S478= IMem.ASID=pid                                         Path(S435,S477)
	S479= IMem.Out=>FU.IR_IF                                    Premise(F235)
	S480= IMem.Out=>IR_ID.In                                    Premise(F236)
	S481= FU.Halt_IF=>CU_IF.Halt                                Premise(F237)
	S482= FU.Bub_IF=>CU_IF.Bub                                  Premise(F238)
	S483= IR_ID.Out=>FU.IR_ID                                   Premise(F239)
	S484= FU.IR_ID={0,rs,rt,code,50}                            Path(S437,S483)
	S485= IR_ID.Out31_26=>CU_ID.Op                              Premise(F240)
	S486= CU_ID.Op=0                                            Path(S438,S485)
	S487= IR_ID.Out25_21=>GPR.RReg1                             Premise(F241)
	S488= GPR.RReg1=rs                                          Path(S439,S487)
	S489= GPR.Rdata1=a                                          GPR-Read(S488,S415)
	S490= IR_ID.Out20_16=>GPR.RReg2                             Premise(F242)
	S491= GPR.RReg2=rt                                          Path(S440,S490)
	S492= GPR.Rdata2=b                                          GPR-Read(S491,S416)
	S493= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F243)
	S494= CU_ID.IRFunc=50                                       Path(S442,S493)
	S495= GPR.Rdata1=>FU.InID1                                  Premise(F244)
	S496= FU.InID1=a                                            Path(S489,S495)
	S497= FU.OutID1=FU(a)                                       FU-Forward(S496)
	S498= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F245)
	S499= FU.InID1_RReg=rs                                      Path(S439,S498)
	S500= FU.OutID1=>A_EX.In                                    Premise(F246)
	S501= A_EX.In=FU(a)                                         Path(S497,S500)
	S502= GPR.Rdata2=>FU.InID2                                  Premise(F247)
	S503= FU.InID2=b                                            Path(S492,S502)
	S504= FU.OutID2=FU(b)                                       FU-Forward(S503)
	S505= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F248)
	S506= FU.InID2_RReg=rt                                      Path(S440,S505)
	S507= FU.OutID2=>B_EX.In                                    Premise(F249)
	S508= B_EX.In=FU(b)                                         Path(S504,S507)
	S509= IR_ID.Out=>IR_EX.In                                   Premise(F250)
	S510= IR_EX.In={0,rs,rt,code,50}                            Path(S437,S509)
	S511= FU.Halt_ID=>CU_ID.Halt                                Premise(F251)
	S512= FU.Bub_ID=>CU_ID.Bub                                  Premise(F252)
	S513= IR_EX.Out=>FU.IR_EX                                   Premise(F253)
	S514= FU.IR_EX={0,rs,rt,code,50}                            Path(S449,S513)
	S515= IR_EX.Out31_26=>CU_EX.Op                              Premise(F254)
	S516= CU_EX.Op=0                                            Path(S450,S515)
	S517= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F255)
	S518= CU_EX.IRFunc=50                                       Path(S454,S517)
	S519= A_EX.Out=>CMPU.A                                      Premise(F256)
	S520= CMPU.A=FU(a)                                          Path(S443,S519)
	S521= B_EX.Out=>CMPU.B                                      Premise(F257)
	S522= CMPU.B=FU(b)                                          Path(S446,S521)
	S523= CMPU.lt=>ConditionReg_MEM.In                          Premise(F258)
	S524= IR_EX.Out=>IR_MEM.In                                  Premise(F259)
	S525= IR_MEM.In={0,rs,rt,code,50}                           Path(S449,S524)
	S526= IR_MEM.Out=>FU.IR_MEM                                 Premise(F260)
	S527= FU.IR_MEM={0,rs,rt,code,50}                           Path(S458,S526)
	S528= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F261)
	S529= CU_MEM.Op=0                                           Path(S459,S528)
	S530= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F262)
	S531= CU_MEM.IRFunc=50                                      Path(S463,S530)
	S532= PC.Out=>CP0.EPCIn                                     Premise(F263)
	S533= CU_MEM.TrapAddr=>PC.In                                Premise(F264)
	S534= CP0.ASID=>PIDReg.In                                   Premise(F265)
	S535= PIDReg.In=pid                                         Path(S435,S534)
	S536= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F266)
	S537= CU_MEM.lt=CompareS(FU(a),FU(b))                       Path(S455,S536)
	S538= IR_MEM.Out=>IR_WB.In                                  Premise(F267)
	S539= IR_WB.In={0,rs,rt,code,50}                            Path(S458,S538)
	S540= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F268)
	S541= ConditionReg_WB.In=CompareS(FU(a),FU(b))              Path(S455,S540)
	S542= IR_WB.Out=>FU.IR_WB                                   Premise(F269)
	S543= FU.IR_WB={0,rs,rt,code,50}                            Path(S467,S542)
	S544= IR_WB.Out31_26=>CU_WB.Op                              Premise(F270)
	S545= CU_WB.Op=0                                            Path(S468,S544)
	S546= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F271)
	S547= CU_WB.IRFunc=50                                       Path(S472,S546)
	S548= FU.InWB_WReg=5'b00000                                 Premise(F272)
	S549= CtrlPC=0                                              Premise(F273)
	S550= CtrlPCInc=0                                           Premise(F274)
	S551= PC[CIA]=addr                                          PC-Hold(S402,S550)
	S552= CtrlIMem=0                                            Premise(F275)
	S553= IMem[{pid,addr}]={0,rs,rt,code,50}                    IMem-Hold(S404,S552)
	S554= CtrlASIDIn=0                                          Premise(F276)
	S555= CtrlCP0=0                                             Premise(F277)
	S556= CP0[ASID]=pid                                         CP0-Hold(S407,S555)
	S557= CP0[EPC]=addr+4                                       CP0-Hold(S409,S555)
	S558= CP0[ExCode]=5'h0d                                     CP0-Hold(S411,S555)
	S559= CtrlEPCIn=0                                           Premise(F278)
	S560= CtrlExCodeIn=0                                        Premise(F279)
	S561= CtrlIR_ID=0                                           Premise(F280)
	S562= [IR_ID]={0,rs,rt,code,50}                             IR_ID-Hold(S413,S561)
	S563= CtrlGPR=0                                             Premise(F281)
	S564= GPR[rs]=a                                             GPR-Hold(S415,S563)
	S565= GPR[rt]=b                                             GPR-Hold(S416,S563)
	S566= CtrlA_EX=0                                            Premise(F282)
	S567= [A_EX]=FU(a)                                          A_EX-Hold(S418,S566)
	S568= CtrlB_EX=0                                            Premise(F283)
	S569= [B_EX]=FU(b)                                          B_EX-Hold(S420,S568)
	S570= CtrlIR_EX=0                                           Premise(F284)
	S571= [IR_EX]={0,rs,rt,code,50}                             IR_EX-Hold(S422,S570)
	S572= CtrlConditionReg_MEM=0                                Premise(F285)
	S573= [ConditionReg_MEM]=CompareS(FU(a),FU(b))              ConditionReg_MEM-Hold(S424,S572)
	S574= CtrlIR_MEM=0                                          Premise(F286)
	S575= [IR_MEM]={0,rs,rt,code,50}                            IR_MEM-Hold(S426,S574)
	S576= CtrlPIDReg=0                                          Premise(F287)
	S577= [PIDReg]=pid                                          PIDReg-Hold(S428,S576)
	S578= CtrlIR_WB=0                                           Premise(F288)
	S579= [IR_WB]={0,rs,rt,code,50}                             IR_WB-Hold(S430,S578)
	S580= CtrlConditionReg_WB=0                                 Premise(F289)
	S581= [ConditionReg_WB]=CompareS(FU(a),FU(b))               ConditionReg_WB-Hold(S432,S580)

POST	S551= PC[CIA]=addr                                          PC-Hold(S402,S550)
	S553= IMem[{pid,addr}]={0,rs,rt,code,50}                    IMem-Hold(S404,S552)
	S556= CP0[ASID]=pid                                         CP0-Hold(S407,S555)
	S557= CP0[EPC]=addr+4                                       CP0-Hold(S409,S555)
	S558= CP0[ExCode]=5'h0d                                     CP0-Hold(S411,S555)
	S562= [IR_ID]={0,rs,rt,code,50}                             IR_ID-Hold(S413,S561)
	S564= GPR[rs]=a                                             GPR-Hold(S415,S563)
	S565= GPR[rt]=b                                             GPR-Hold(S416,S563)
	S567= [A_EX]=FU(a)                                          A_EX-Hold(S418,S566)
	S569= [B_EX]=FU(b)                                          B_EX-Hold(S420,S568)
	S571= [IR_EX]={0,rs,rt,code,50}                             IR_EX-Hold(S422,S570)
	S573= [ConditionReg_MEM]=CompareS(FU(a),FU(b))              ConditionReg_MEM-Hold(S424,S572)
	S575= [IR_MEM]={0,rs,rt,code,50}                            IR_MEM-Hold(S426,S574)
	S577= [PIDReg]=pid                                          PIDReg-Hold(S428,S576)
	S579= [IR_WB]={0,rs,rt,code,50}                             IR_WB-Hold(S430,S578)
	S581= [ConditionReg_WB]=CompareS(FU(a),FU(b))               ConditionReg_WB-Hold(S432,S580)

