
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 8)  (130 536)  (130 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 9)  (131 537)  (131 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 1)  (185 529)  (185 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (16 9)  (184 537)  (184 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (1 11)  (205 538)  (205 538)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (13 4)  (269 532)  (269 532)  routing T_5_33.lc_trk_g0_6 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g0_6 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (4 6)  (250 535)  (250 535)  routing T_5_33.span4_vert_38 <X> T_5_33.lc_trk_g0_6
 (5 7)  (251 534)  (251 534)  routing T_5_33.span4_vert_38 <X> T_5_33.lc_trk_g0_6
 (6 7)  (252 534)  (252 534)  routing T_5_33.span4_vert_38 <X> T_5_33.lc_trk_g0_6
 (7 7)  (253 534)  (253 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_38 lc_trk_g0_6


IO_Tile_6_33

 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (16 9)  (292 537)  (292 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (13 13)  (323 541)  (323 541)  routing T_6_33.span4_vert_19 <X> T_6_33.span4_horz_r_3
 (14 13)  (324 541)  (324 541)  routing T_6_33.span4_vert_19 <X> T_6_33.span4_horz_r_3
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (12 4)  (376 532)  (376 532)  routing T_7_33.lc_trk_g1_1 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (346 532)  (346 532)  IOB_0 IO Functioning bit
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (6 8)  (360 536)  (360 536)  routing T_7_33.span4_vert_9 <X> T_7_33.lc_trk_g1_1
 (7 8)  (361 536)  (361 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_9 lc_trk_g1_1
 (8 8)  (362 536)  (362 536)  routing T_7_33.span4_vert_9 <X> T_7_33.lc_trk_g1_1
 (16 8)  (346 536)  (346 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (8 9)  (362 537)  (362 537)  routing T_7_33.span4_vert_9 <X> T_7_33.lc_trk_g1_1
 (17 9)  (347 537)  (347 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (17 2)  (401 531)  (401 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (14 7)  (432 534)  (432 534)  routing T_8_33.span4_horz_l_14 <X> T_8_33.span4_horz_r_2
 (3 9)  (423 537)  (423 537)  IO control bit: BIOUP_IE_0

 (12 10)  (430 539)  (430 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (431 539)  (431 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (412 541)  (412 541)  routing T_8_33.span4_horz_r_4 <X> T_8_33.lc_trk_g1_4
 (5 13)  (413 541)  (413 541)  routing T_8_33.span4_horz_r_4 <X> T_8_33.lc_trk_g1_4
 (7 13)  (415 541)  (415 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0

 (14 13)  (528 541)  (528 541)  routing T_10_33.span4_horz_l_15 <X> T_10_33.span4_horz_r_3


IO_Tile_11_33

 (11 0)  (579 528)  (579 528)  routing T_11_33.span4_vert_1 <X> T_11_33.span4_horz_l_12
 (12 0)  (580 528)  (580 528)  routing T_11_33.span4_vert_1 <X> T_11_33.span4_horz_l_12
 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0

 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (17 9)  (551 537)  (551 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0

 (14 7)  (636 534)  (636 534)  routing T_12_33.span4_horz_l_14 <X> T_12_33.span4_horz_r_2


IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0

 (14 13)  (744 541)  (744 541)  routing T_14_33.span4_horz_l_15 <X> T_14_33.span4_horz_r_3


IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (6 4)  (834 532)  (834 532)  routing T_16_33.span12_vert_21 <X> T_16_33.lc_trk_g0_5
 (7 4)  (835 532)  (835 532)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_21 lc_trk_g0_5
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 wire_gbuf/in
 (8 5)  (836 533)  (836 533)  routing T_16_33.span12_vert_21 <X> T_16_33.lc_trk_g0_5
 (15 5)  (853 533)  (853 533)  routing T_16_33.lc_trk_g0_5 <X> T_16_33.wire_gbuf/in
 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (6 6)  (834 535)  (834 535)  routing T_16_33.span12_vert_15 <X> T_16_33.lc_trk_g0_7
 (7 6)  (835 535)  (835 535)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_15 lc_trk_g0_7
 (14 7)  (852 534)  (852 534)  routing T_16_33.span4_horz_l_14 <X> T_16_33.span4_horz_r_2
 (13 10)  (851 539)  (851 539)  routing T_16_33.lc_trk_g0_7 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (820 539)  (820 539)  IOB_1 IO Functioning bit
 (12 11)  (850 538)  (850 538)  routing T_16_33.lc_trk_g0_7 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (851 538)  (851 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit
 (16 14)  (820 543)  (820 543)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (16 0)  (878 528)  (878 528)  IOB_0 IO Functioning bit
 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (12 4)  (908 532)  (908 532)  routing T_17_33.lc_trk_g1_7 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (909 532)  (909 532)  routing T_17_33.lc_trk_g1_7 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (14 4)  (910 532)  (910 532)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 4)  (911 532)  (911 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (16 4)  (878 532)  (878 532)  IOB_0 IO Functioning bit
 (12 5)  (908 533)  (908 533)  routing T_17_33.lc_trk_g1_7 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (909 533)  (909 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (14 5)  (910 533)  (910 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (15 5)  (911 533)  (911 533)  routing T_17_33.lc_trk_g1_6 <X> T_17_33.wire_gbuf/in
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (5 14)  (891 543)  (891 543)  routing T_17_33.span4_horz_r_15 <X> T_17_33.lc_trk_g1_7
 (7 14)  (893 543)  (893 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (894 543)  (894 543)  routing T_17_33.span4_horz_r_15 <X> T_17_33.lc_trk_g1_7
 (4 15)  (890 542)  (890 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (5 15)  (891 542)  (891 542)  routing T_17_33.span4_horz_r_6 <X> T_17_33.lc_trk_g1_6
 (7 15)  (893 542)  (893 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_6 lc_trk_g1_6


IO_Tile_18_33

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0

 (4 8)  (998 536)  (998 536)  routing T_19_33.span4_vert_40 <X> T_19_33.lc_trk_g1_0
 (4 9)  (998 537)  (998 537)  routing T_19_33.span4_vert_40 <X> T_19_33.lc_trk_g1_0
 (5 9)  (999 537)  (999 537)  routing T_19_33.span4_vert_40 <X> T_19_33.lc_trk_g1_0
 (6 9)  (1000 537)  (1000 537)  routing T_19_33.span4_vert_40 <X> T_19_33.lc_trk_g1_0
 (7 9)  (1001 537)  (1001 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_40 lc_trk_g1_0
 (12 10)  (1016 539)  (1016 539)  routing T_19_33.lc_trk_g1_0 <X> T_19_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (986 539)  (986 539)  IOB_1 IO Functioning bit
 (13 11)  (1017 538)  (1017 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit
 (16 14)  (986 543)  (986 543)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (13 4)  (1071 532)  (1071 532)  routing T_20_33.lc_trk_g0_6 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (12 5)  (1070 533)  (1070 533)  routing T_20_33.lc_trk_g0_6 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (4 6)  (1052 535)  (1052 535)  routing T_20_33.span4_vert_14 <X> T_20_33.lc_trk_g0_6
 (4 7)  (1052 534)  (1052 534)  routing T_20_33.span4_vert_14 <X> T_20_33.lc_trk_g0_6
 (6 7)  (1054 534)  (1054 534)  routing T_20_33.span4_vert_14 <X> T_20_33.lc_trk_g0_6
 (7 7)  (1055 534)  (1055 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_vert_14 lc_trk_g0_6
 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1071 539)  (1071 539)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (12 11)  (1070 538)  (1070 538)  routing T_20_33.lc_trk_g1_6 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (4 14)  (1052 543)  (1052 543)  routing T_20_33.span4_horz_r_14 <X> T_20_33.lc_trk_g1_6
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit
 (5 15)  (1053 542)  (1053 542)  routing T_20_33.span4_horz_r_14 <X> T_20_33.lc_trk_g1_6
 (7 15)  (1055 542)  (1055 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0

 (11 6)  (1123 535)  (1123 535)  routing T_21_33.span4_vert_13 <X> T_21_33.span4_horz_l_14
 (12 6)  (1124 535)  (1124 535)  routing T_21_33.span4_vert_13 <X> T_21_33.span4_horz_l_14


IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0

 (13 13)  (1287 541)  (1287 541)  routing T_24_33.span4_vert_19 <X> T_24_33.span4_horz_r_3
 (14 13)  (1288 541)  (1288 541)  routing T_24_33.span4_vert_19 <X> T_24_33.span4_horz_r_3


IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (12 4)  (1340 532)  (1340 532)  routing T_25_33.lc_trk_g1_3 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 532)  (1310 532)  IOB_0 IO Functioning bit
 (12 5)  (1340 533)  (1340 533)  routing T_25_33.lc_trk_g1_3 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (5 10)  (1323 539)  (1323 539)  routing T_25_33.span4_vert_19 <X> T_25_33.lc_trk_g1_3
 (6 10)  (1324 539)  (1324 539)  routing T_25_33.span4_vert_19 <X> T_25_33.lc_trk_g1_3
 (7 10)  (1325 539)  (1325 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_19 lc_trk_g1_3


IO_Tile_26_33

 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (12 4)  (1382 532)  (1382 532)  routing T_26_33.lc_trk_g1_3 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1352 532)  (1352 532)  IOB_0 IO Functioning bit
 (12 5)  (1382 533)  (1382 533)  routing T_26_33.lc_trk_g1_3 <X> T_26_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1383 533)  (1383 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (4 9)  (1364 537)  (1364 537)  routing T_26_33.span4_horz_r_0 <X> T_26_33.lc_trk_g1_0
 (5 9)  (1365 537)  (1365 537)  routing T_26_33.span4_horz_r_0 <X> T_26_33.lc_trk_g1_0
 (7 9)  (1367 537)  (1367 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_0 lc_trk_g1_0
 (5 10)  (1365 539)  (1365 539)  routing T_26_33.span4_horz_r_11 <X> T_26_33.lc_trk_g1_3
 (7 10)  (1367 539)  (1367 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_11 lc_trk_g1_3
 (8 10)  (1368 539)  (1368 539)  routing T_26_33.span4_horz_r_11 <X> T_26_33.lc_trk_g1_3
 (12 10)  (1382 539)  (1382 539)  routing T_26_33.lc_trk_g1_0 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (16 14)  (1352 543)  (1352 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_5 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g1_5 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (6 12)  (1420 540)  (1420 540)  routing T_27_33.span4_vert_13 <X> T_27_33.lc_trk_g1_5
 (7 12)  (1421 540)  (1421 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_13 lc_trk_g1_5
 (8 12)  (1422 540)  (1422 540)  routing T_27_33.span4_vert_13 <X> T_27_33.lc_trk_g1_5
 (8 13)  (1422 541)  (1422 541)  routing T_27_33.span4_vert_13 <X> T_27_33.lc_trk_g1_5


IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (4 8)  (1472 536)  (1472 536)  routing T_28_33.span4_vert_0 <X> T_28_33.lc_trk_g1_0
 (6 9)  (1474 537)  (1474 537)  routing T_28_33.span4_vert_0 <X> T_28_33.lc_trk_g1_0
 (7 9)  (1475 537)  (1475 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_0 lc_trk_g1_0
 (12 10)  (1490 539)  (1490 539)  routing T_28_33.lc_trk_g1_0 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (12 4)  (1544 532)  (1544 532)  routing T_29_33.lc_trk_g1_3 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1514 532)  (1514 532)  IOB_0 IO Functioning bit
 (12 5)  (1544 533)  (1544 533)  routing T_29_33.lc_trk_g1_3 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (4 10)  (1526 539)  (1526 539)  routing T_29_33.span4_vert_10 <X> T_29_33.lc_trk_g1_2
 (6 10)  (1528 539)  (1528 539)  routing T_29_33.span4_vert_3 <X> T_29_33.lc_trk_g1_3
 (7 10)  (1529 539)  (1529 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_3 lc_trk_g1_3
 (8 10)  (1530 539)  (1530 539)  routing T_29_33.span4_vert_3 <X> T_29_33.lc_trk_g1_3
 (12 10)  (1544 539)  (1544 539)  routing T_29_33.lc_trk_g1_2 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (4 11)  (1526 538)  (1526 538)  routing T_29_33.span4_vert_10 <X> T_29_33.lc_trk_g1_2
 (6 11)  (1528 538)  (1528 538)  routing T_29_33.span4_vert_10 <X> T_29_33.lc_trk_g1_2
 (7 11)  (1529 538)  (1529 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_10 lc_trk_g1_2
 (12 11)  (1544 538)  (1544 538)  routing T_29_33.lc_trk_g1_2 <X> T_29_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (16 14)  (1514 543)  (1514 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (11 0)  (1597 528)  (1597 528)  routing T_30_33.span4_vert_1 <X> T_30_33.span4_horz_l_12
 (12 0)  (1598 528)  (1598 528)  routing T_30_33.span4_vert_1 <X> T_30_33.span4_horz_l_12
 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (17 2)  (1569 531)  (1569 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (17 5)  (1569 533)  (1569 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (5 6)  (1581 535)  (1581 535)  routing T_30_33.span12_vert_7 <X> T_30_33.lc_trk_g0_7
 (7 6)  (1583 535)  (1583 535)  Enable bit of Mux _local_links/g0_mux_7 => span12_vert_7 lc_trk_g0_7
 (8 6)  (1584 535)  (1584 535)  routing T_30_33.span12_vert_7 <X> T_30_33.lc_trk_g0_7
 (8 7)  (1584 534)  (1584 534)  routing T_30_33.span12_vert_7 <X> T_30_33.lc_trk_g0_7
 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0

 (13 10)  (1599 539)  (1599 539)  routing T_30_33.lc_trk_g0_7 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (12 11)  (1598 538)  (1598 538)  routing T_30_33.lc_trk_g0_7 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (16 14)  (1568 543)  (1568 543)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (4 4)  (1634 532)  (1634 532)  routing T_31_33.span4_vert_44 <X> T_31_33.lc_trk_g0_4
 (13 4)  (1653 532)  (1653 532)  routing T_31_33.lc_trk_g0_4 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1622 532)  (1622 532)  IOB_0 IO Functioning bit
 (4 5)  (1634 533)  (1634 533)  routing T_31_33.span4_vert_44 <X> T_31_33.lc_trk_g0_4
 (5 5)  (1635 533)  (1635 533)  routing T_31_33.span4_vert_44 <X> T_31_33.lc_trk_g0_4
 (6 5)  (1636 533)  (1636 533)  routing T_31_33.span4_vert_44 <X> T_31_33.lc_trk_g0_4
 (7 5)  (1637 533)  (1637 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_44 lc_trk_g0_4
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (12 10)  (1652 539)  (1652 539)  routing T_31_33.lc_trk_g1_6 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1653 539)  (1653 539)  routing T_31_33.lc_trk_g1_6 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (12 11)  (1652 538)  (1652 538)  routing T_31_33.lc_trk_g1_6 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (4 14)  (1634 543)  (1634 543)  routing T_31_33.span4_vert_38 <X> T_31_33.lc_trk_g1_6
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit
 (5 15)  (1635 542)  (1635 542)  routing T_31_33.span4_vert_38 <X> T_31_33.lc_trk_g1_6
 (6 15)  (1636 542)  (1636 542)  routing T_31_33.span4_vert_38 <X> T_31_33.lc_trk_g1_6
 (7 15)  (1637 542)  (1637 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_38 lc_trk_g1_6


IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_5_32

 (4 6)  (238 518)  (238 518)  routing T_5_32.sp4_v_b_7 <X> T_5_32.sp4_v_t_38
 (6 6)  (240 518)  (240 518)  routing T_5_32.sp4_v_b_7 <X> T_5_32.sp4_v_t_38


LogicTile_19_32

 (11 6)  (993 518)  (993 518)  routing T_19_32.sp4_v_b_2 <X> T_19_32.sp4_v_t_40
 (12 7)  (994 519)  (994 519)  routing T_19_32.sp4_v_b_2 <X> T_19_32.sp4_v_t_40


LogicTile_30_32

 (19 1)  (1583 513)  (1583 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_31_32

 (4 6)  (1622 518)  (1622 518)  routing T_31_32.sp4_v_b_3 <X> T_31_32.sp4_v_t_38
 (6 14)  (1624 526)  (1624 526)  routing T_31_32.sp4_v_b_6 <X> T_31_32.sp4_v_t_44
 (5 15)  (1623 527)  (1623 527)  routing T_31_32.sp4_v_b_6 <X> T_31_32.sp4_v_t_44


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_3_31

 (3 4)  (129 500)  (129 500)  routing T_3_31.sp12_v_t_23 <X> T_3_31.sp12_h_r_0


LogicTile_7_31

 (3 0)  (345 496)  (345 496)  routing T_7_31.sp12_v_t_23 <X> T_7_31.sp12_v_b_0


LogicTile_15_31

 (3 1)  (765 497)  (765 497)  routing T_15_31.sp12_h_l_23 <X> T_15_31.sp12_v_b_0
 (3 5)  (765 501)  (765 501)  routing T_15_31.sp12_h_l_23 <X> T_15_31.sp12_h_r_0


LogicTile_16_31

 (3 14)  (819 510)  (819 510)  routing T_16_31.sp12_v_b_1 <X> T_16_31.sp12_v_t_22


RAM_Tile_25_31

 (2 12)  (1308 508)  (1308 508)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_28_31

 (11 4)  (1467 500)  (1467 500)  routing T_28_31.sp4_h_l_46 <X> T_28_31.sp4_v_b_5
 (13 4)  (1469 500)  (1469 500)  routing T_28_31.sp4_h_l_46 <X> T_28_31.sp4_v_b_5
 (12 5)  (1468 501)  (1468 501)  routing T_28_31.sp4_h_l_46 <X> T_28_31.sp4_v_b_5


LogicTile_29_31

 (12 4)  (1522 500)  (1522 500)  routing T_29_31.sp4_v_b_5 <X> T_29_31.sp4_h_r_5
 (11 5)  (1521 501)  (1521 501)  routing T_29_31.sp4_v_b_5 <X> T_29_31.sp4_h_r_5


IO_Tile_33_31

 (4 0)  (1730 496)  (1730 496)  routing T_33_31.span4_horz_40 <X> T_33_31.lc_trk_g0_0
 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (4 1)  (1730 497)  (1730 497)  routing T_33_31.span4_horz_40 <X> T_33_31.lc_trk_g0_0
 (5 1)  (1731 497)  (1731 497)  routing T_33_31.span4_horz_40 <X> T_33_31.lc_trk_g0_0
 (6 1)  (1732 497)  (1732 497)  routing T_33_31.span4_horz_40 <X> T_33_31.lc_trk_g0_0
 (7 1)  (1733 497)  (1733 497)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_40 lc_trk_g0_0
 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (16 4)  (1742 500)  (1742 500)  IOB_0 IO Functioning bit
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0



IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 481)  (0 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (17 5)  (0 485)  (0 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 489)  (0 489)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit


LogicTile_4_30

 (3 1)  (183 481)  (183 481)  routing T_4_30.sp12_h_l_23 <X> T_4_30.sp12_v_b_0


LogicTile_6_30

 (3 1)  (291 481)  (291 481)  routing T_6_30.sp12_h_l_23 <X> T_6_30.sp12_v_b_0
 (3 5)  (291 485)  (291 485)  routing T_6_30.sp12_h_l_23 <X> T_6_30.sp12_h_r_0
 (4 10)  (292 490)  (292 490)  routing T_6_30.sp4_v_b_6 <X> T_6_30.sp4_v_t_43


RAM_Tile_8_30

 (2 8)  (398 488)  (398 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_11_30

 (11 5)  (557 485)  (557 485)  routing T_11_30.sp4_h_l_44 <X> T_11_30.sp4_h_r_5
 (13 5)  (559 485)  (559 485)  routing T_11_30.sp4_h_l_44 <X> T_11_30.sp4_h_r_5


LogicTile_15_30

 (8 1)  (770 481)  (770 481)  routing T_15_30.sp4_h_r_1 <X> T_15_30.sp4_v_b_1
 (11 12)  (773 492)  (773 492)  routing T_15_30.sp4_h_l_40 <X> T_15_30.sp4_v_b_11
 (13 12)  (775 492)  (775 492)  routing T_15_30.sp4_h_l_40 <X> T_15_30.sp4_v_b_11
 (12 13)  (774 493)  (774 493)  routing T_15_30.sp4_h_l_40 <X> T_15_30.sp4_v_b_11


LogicTile_16_30

 (19 13)  (835 493)  (835 493)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_18_30

 (3 1)  (931 481)  (931 481)  routing T_18_30.sp12_h_l_23 <X> T_18_30.sp12_v_b_0


LogicTile_19_30

 (5 0)  (987 480)  (987 480)  routing T_19_30.sp4_v_b_0 <X> T_19_30.sp4_h_r_0
 (6 1)  (988 481)  (988 481)  routing T_19_30.sp4_v_b_0 <X> T_19_30.sp4_h_r_0


LogicTile_20_30

 (6 6)  (1042 486)  (1042 486)  routing T_20_30.sp4_v_b_0 <X> T_20_30.sp4_v_t_38
 (5 7)  (1041 487)  (1041 487)  routing T_20_30.sp4_v_b_0 <X> T_20_30.sp4_v_t_38


LogicTile_21_30

 (4 2)  (1094 482)  (1094 482)  routing T_21_30.sp4_v_b_4 <X> T_21_30.sp4_v_t_37
 (6 2)  (1096 482)  (1096 482)  routing T_21_30.sp4_v_b_4 <X> T_21_30.sp4_v_t_37
 (5 8)  (1095 488)  (1095 488)  routing T_21_30.sp4_v_b_6 <X> T_21_30.sp4_h_r_6
 (6 9)  (1096 489)  (1096 489)  routing T_21_30.sp4_v_b_6 <X> T_21_30.sp4_h_r_6


LogicTile_22_30

 (3 0)  (1147 480)  (1147 480)  routing T_22_30.sp12_h_r_0 <X> T_22_30.sp12_v_b_0
 (3 1)  (1147 481)  (1147 481)  routing T_22_30.sp12_h_r_0 <X> T_22_30.sp12_v_b_0


LogicTile_23_30

 (6 1)  (1204 481)  (1204 481)  routing T_23_30.sp4_h_l_37 <X> T_23_30.sp4_h_r_0


LogicTile_24_30

 (4 10)  (1256 490)  (1256 490)  routing T_24_30.sp4_v_b_6 <X> T_24_30.sp4_v_t_43


RAM_Tile_25_30

 (5 11)  (1311 491)  (1311 491)  routing T_25_30.sp4_h_l_43 <X> T_25_30.sp4_v_t_43


LogicTile_27_30

 (5 3)  (1407 483)  (1407 483)  routing T_27_30.sp4_h_l_37 <X> T_27_30.sp4_v_t_37


LogicTile_28_30

 (3 0)  (1459 480)  (1459 480)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0
 (3 1)  (1459 481)  (1459 481)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0
 (3 2)  (1459 482)  (1459 482)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23
 (3 3)  (1459 483)  (1459 483)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23


LogicTile_30_30

 (3 0)  (1567 480)  (1567 480)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_v_b_0
 (3 1)  (1567 481)  (1567 481)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_v_b_0


IO_Tile_33_30

 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (17 2)  (1743 482)  (1743 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 488)  (1742 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 489)  (1742 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit


IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



LogicTile_6_29

 (19 6)  (307 470)  (307 470)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_7_29

 (4 14)  (346 478)  (346 478)  routing T_7_29.sp4_h_r_3 <X> T_7_29.sp4_v_t_44
 (6 14)  (348 478)  (348 478)  routing T_7_29.sp4_h_r_3 <X> T_7_29.sp4_v_t_44
 (5 15)  (347 479)  (347 479)  routing T_7_29.sp4_h_r_3 <X> T_7_29.sp4_v_t_44


LogicTile_11_29

 (9 3)  (555 467)  (555 467)  routing T_11_29.sp4_v_b_1 <X> T_11_29.sp4_v_t_36
 (5 6)  (551 470)  (551 470)  routing T_11_29.sp4_h_r_0 <X> T_11_29.sp4_h_l_38
 (4 7)  (550 471)  (550 471)  routing T_11_29.sp4_h_r_0 <X> T_11_29.sp4_h_l_38


LogicTile_14_29

 (3 0)  (711 464)  (711 464)  routing T_14_29.sp12_h_r_0 <X> T_14_29.sp12_v_b_0
 (3 1)  (711 465)  (711 465)  routing T_14_29.sp12_h_r_0 <X> T_14_29.sp12_v_b_0


LogicTile_15_29

 (5 2)  (767 466)  (767 466)  routing T_15_29.sp4_v_b_0 <X> T_15_29.sp4_h_l_37


LogicTile_18_29

 (3 0)  (931 464)  (931 464)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0
 (3 1)  (931 465)  (931 465)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0


LogicTile_19_29

 (19 0)  (1001 464)  (1001 464)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (3 4)  (985 468)  (985 468)  routing T_19_29.sp12_v_b_0 <X> T_19_29.sp12_h_r_0
 (3 5)  (985 469)  (985 469)  routing T_19_29.sp12_v_b_0 <X> T_19_29.sp12_h_r_0


LogicTile_21_29

 (8 8)  (1098 472)  (1098 472)  routing T_21_29.sp4_v_b_1 <X> T_21_29.sp4_h_r_7
 (9 8)  (1099 472)  (1099 472)  routing T_21_29.sp4_v_b_1 <X> T_21_29.sp4_h_r_7
 (10 8)  (1100 472)  (1100 472)  routing T_21_29.sp4_v_b_1 <X> T_21_29.sp4_h_r_7


LogicTile_24_29

 (19 6)  (1271 470)  (1271 470)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


RAM_Tile_25_29

 (2 4)  (1308 468)  (1308 468)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_r_18
 (9 12)  (1315 476)  (1315 476)  routing T_25_29.sp4_h_l_42 <X> T_25_29.sp4_h_r_10
 (10 12)  (1316 476)  (1316 476)  routing T_25_29.sp4_h_l_42 <X> T_25_29.sp4_h_r_10


LogicTile_26_29

 (3 2)  (1351 466)  (1351 466)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_h_l_23
 (3 3)  (1351 467)  (1351 467)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_h_l_23


LogicTile_28_29

 (6 2)  (1462 466)  (1462 466)  routing T_28_29.sp4_h_l_42 <X> T_28_29.sp4_v_t_37


LogicTile_29_29

 (4 6)  (1514 470)  (1514 470)  routing T_29_29.sp4_v_b_7 <X> T_29_29.sp4_v_t_38
 (6 6)  (1516 470)  (1516 470)  routing T_29_29.sp4_v_b_7 <X> T_29_29.sp4_v_t_38
 (8 15)  (1518 479)  (1518 479)  routing T_29_29.sp4_h_l_47 <X> T_29_29.sp4_v_t_47


LogicTile_30_29

 (3 0)  (1567 464)  (1567 464)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_v_b_0
 (3 1)  (1567 465)  (1567 465)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_v_b_0
 (3 2)  (1567 466)  (1567 466)  routing T_30_29.sp12_v_t_23 <X> T_30_29.sp12_h_l_23


LogicTile_32_29

 (8 5)  (1680 469)  (1680 469)  routing T_32_29.sp4_h_r_4 <X> T_32_29.sp4_v_b_4


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (0 9)  (1726 473)  (1726 473)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (16 9)  (1742 473)  (1742 473)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 473)  (1743 473)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0



LogicTile_5_28

 (9 11)  (243 459)  (243 459)  routing T_5_28.sp4_v_b_7 <X> T_5_28.sp4_v_t_42


LogicTile_15_28

 (19 0)  (781 448)  (781 448)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_16_28

 (3 6)  (819 454)  (819 454)  routing T_16_28.sp12_v_b_0 <X> T_16_28.sp12_v_t_23


LogicTile_19_28

 (11 2)  (993 450)  (993 450)  routing T_19_28.sp4_v_b_11 <X> T_19_28.sp4_v_t_39
 (12 3)  (994 451)  (994 451)  routing T_19_28.sp4_v_b_11 <X> T_19_28.sp4_v_t_39


LogicTile_20_28

 (3 0)  (1039 448)  (1039 448)  routing T_20_28.sp12_h_r_0 <X> T_20_28.sp12_v_b_0
 (3 1)  (1039 449)  (1039 449)  routing T_20_28.sp12_h_r_0 <X> T_20_28.sp12_v_b_0


LogicTile_21_28

 (19 1)  (1109 449)  (1109 449)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (3 12)  (1093 460)  (1093 460)  routing T_21_28.sp12_v_b_1 <X> T_21_28.sp12_h_r_1
 (3 13)  (1093 461)  (1093 461)  routing T_21_28.sp12_v_b_1 <X> T_21_28.sp12_h_r_1


LogicTile_28_28

 (2 6)  (1458 454)  (1458 454)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_31_28

 (4 6)  (1622 454)  (1622 454)  routing T_31_28.sp4_v_b_3 <X> T_31_28.sp4_v_t_38
 (5 11)  (1623 459)  (1623 459)  routing T_31_28.sp4_h_l_43 <X> T_31_28.sp4_v_t_43


LogicTile_32_28

 (3 2)  (1675 450)  (1675 450)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_h_l_23
 (3 3)  (1675 451)  (1675 451)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_h_l_23


IO_Tile_33_28

 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 449)  (1743 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 433)  (0 433)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (4 5)  (13 437)  (13 437)  routing T_0_27.span4_vert_b_4 <X> T_0_27.lc_trk_g0_4
 (5 5)  (12 437)  (12 437)  routing T_0_27.span4_vert_b_4 <X> T_0_27.lc_trk_g0_4
 (7 5)  (10 437)  (10 437)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (10 10)  (7 442)  (7 442)  routing T_0_27.lc_trk_g0_4 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 442)  (5 442)  routing T_0_27.lc_trk_g1_4 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g1_4 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 444)  (13 444)  routing T_0_27.span4_vert_b_12 <X> T_0_27.lc_trk_g1_4
 (5 13)  (12 445)  (12 445)  routing T_0_27.span4_vert_b_12 <X> T_0_27.lc_trk_g1_4
 (7 13)  (10 445)  (10 445)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit


LogicTile_3_27

 (3 0)  (129 432)  (129 432)  routing T_3_27.sp12_v_t_23 <X> T_3_27.sp12_v_b_0


LogicTile_7_27

 (3 0)  (345 432)  (345 432)  routing T_7_27.sp12_v_t_23 <X> T_7_27.sp12_v_b_0


LogicTile_11_27

 (3 0)  (549 432)  (549 432)  routing T_11_27.sp12_v_t_23 <X> T_11_27.sp12_v_b_0


LogicTile_12_27

 (3 1)  (603 433)  (603 433)  routing T_12_27.sp12_h_l_23 <X> T_12_27.sp12_v_b_0


LogicTile_18_27

 (3 0)  (931 432)  (931 432)  routing T_18_27.sp12_h_r_0 <X> T_18_27.sp12_v_b_0
 (3 1)  (931 433)  (931 433)  routing T_18_27.sp12_h_r_0 <X> T_18_27.sp12_v_b_0


LogicTile_28_27

 (11 8)  (1467 440)  (1467 440)  routing T_28_27.sp4_v_t_40 <X> T_28_27.sp4_v_b_8
 (12 9)  (1468 441)  (1468 441)  routing T_28_27.sp4_v_t_40 <X> T_28_27.sp4_v_b_8


LogicTile_29_27

 (11 6)  (1521 438)  (1521 438)  routing T_29_27.sp4_v_b_9 <X> T_29_27.sp4_v_t_40
 (13 6)  (1523 438)  (1523 438)  routing T_29_27.sp4_v_b_9 <X> T_29_27.sp4_v_t_40


LogicTile_30_27

 (3 0)  (1567 432)  (1567 432)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_v_b_0
 (3 1)  (1567 433)  (1567 433)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_v_b_0
 (3 2)  (1567 434)  (1567 434)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_h_l_23
 (3 3)  (1567 435)  (1567 435)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_h_l_23


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 441)  (1742 441)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


IO_Tile_0_26

 (11 0)  (6 416)  (6 416)  routing T_0_26.span4_horz_1 <X> T_0_26.span4_vert_t_12
 (12 0)  (5 416)  (5 416)  routing T_0_26.span4_horz_1 <X> T_0_26.span4_vert_t_12
 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_4_26

 (9 2)  (189 418)  (189 418)  routing T_4_26.sp4_v_b_1 <X> T_4_26.sp4_h_l_36


LogicTile_15_26

 (10 4)  (772 420)  (772 420)  routing T_15_26.sp4_v_t_46 <X> T_15_26.sp4_h_r_4
 (4 12)  (766 428)  (766 428)  routing T_15_26.sp4_v_t_36 <X> T_15_26.sp4_v_b_9
 (6 12)  (768 428)  (768 428)  routing T_15_26.sp4_v_t_36 <X> T_15_26.sp4_v_b_9


LogicTile_18_26

 (27 2)  (955 418)  (955 418)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 418)  (956 418)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 418)  (957 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 418)  (958 418)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 418)  (960 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 418)  (961 418)  routing T_18_26.lc_trk_g2_2 <X> T_18_26.wire_logic_cluster/lc_1/in_3
 (37 2)  (965 418)  (965 418)  LC_1 Logic Functioning bit
 (38 2)  (966 418)  (966 418)  LC_1 Logic Functioning bit
 (41 2)  (969 418)  (969 418)  LC_1 Logic Functioning bit
 (27 3)  (955 419)  (955 419)  routing T_18_26.lc_trk_g3_0 <X> T_18_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 419)  (956 419)  routing T_18_26.lc_trk_g3_0 <X> T_18_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 419)  (957 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 419)  (958 419)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_1/in_1
 (31 3)  (959 419)  (959 419)  routing T_18_26.lc_trk_g2_2 <X> T_18_26.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 419)  (960 419)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (961 419)  (961 419)  routing T_18_26.lc_trk_g2_1 <X> T_18_26.input_2_1
 (36 3)  (964 419)  (964 419)  LC_1 Logic Functioning bit
 (39 3)  (967 419)  (967 419)  LC_1 Logic Functioning bit
 (43 3)  (971 419)  (971 419)  LC_1 Logic Functioning bit
 (53 3)  (981 419)  (981 419)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (27 6)  (955 422)  (955 422)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 422)  (956 422)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 422)  (957 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 422)  (958 422)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 422)  (960 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 422)  (961 422)  routing T_18_26.lc_trk_g2_2 <X> T_18_26.wire_logic_cluster/lc_3/in_3
 (37 6)  (965 422)  (965 422)  LC_3 Logic Functioning bit
 (38 6)  (966 422)  (966 422)  LC_3 Logic Functioning bit
 (42 6)  (970 422)  (970 422)  LC_3 Logic Functioning bit
 (46 6)  (974 422)  (974 422)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (27 7)  (955 423)  (955 423)  routing T_18_26.lc_trk_g3_0 <X> T_18_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 423)  (956 423)  routing T_18_26.lc_trk_g3_0 <X> T_18_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 423)  (957 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 423)  (958 423)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 423)  (959 423)  routing T_18_26.lc_trk_g2_2 <X> T_18_26.wire_logic_cluster/lc_3/in_3
 (32 7)  (960 423)  (960 423)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (961 423)  (961 423)  routing T_18_26.lc_trk_g2_1 <X> T_18_26.input_2_3
 (36 7)  (964 423)  (964 423)  LC_3 Logic Functioning bit
 (39 7)  (967 423)  (967 423)  LC_3 Logic Functioning bit
 (40 7)  (968 423)  (968 423)  LC_3 Logic Functioning bit
 (15 8)  (943 424)  (943 424)  routing T_18_26.sp4_h_r_41 <X> T_18_26.lc_trk_g2_1
 (16 8)  (944 424)  (944 424)  routing T_18_26.sp4_h_r_41 <X> T_18_26.lc_trk_g2_1
 (17 8)  (945 424)  (945 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (946 424)  (946 424)  routing T_18_26.sp4_h_r_41 <X> T_18_26.lc_trk_g2_1
 (26 8)  (954 424)  (954 424)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 424)  (955 424)  routing T_18_26.lc_trk_g3_0 <X> T_18_26.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 424)  (956 424)  routing T_18_26.lc_trk_g3_0 <X> T_18_26.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 424)  (957 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 424)  (960 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 424)  (961 424)  routing T_18_26.lc_trk_g2_1 <X> T_18_26.wire_logic_cluster/lc_4/in_3
 (37 8)  (965 424)  (965 424)  LC_4 Logic Functioning bit
 (39 8)  (967 424)  (967 424)  LC_4 Logic Functioning bit
 (46 8)  (974 424)  (974 424)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (18 9)  (946 425)  (946 425)  routing T_18_26.sp4_h_r_41 <X> T_18_26.lc_trk_g2_1
 (22 9)  (950 425)  (950 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (954 425)  (954 425)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 425)  (955 425)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 425)  (956 425)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 425)  (957 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (960 425)  (960 425)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (961 425)  (961 425)  routing T_18_26.lc_trk_g2_2 <X> T_18_26.input_2_4
 (35 9)  (963 425)  (963 425)  routing T_18_26.lc_trk_g2_2 <X> T_18_26.input_2_4
 (39 9)  (967 425)  (967 425)  LC_4 Logic Functioning bit
 (41 9)  (969 425)  (969 425)  LC_4 Logic Functioning bit
 (43 9)  (971 425)  (971 425)  LC_4 Logic Functioning bit
 (26 12)  (954 428)  (954 428)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 428)  (955 428)  routing T_18_26.lc_trk_g3_0 <X> T_18_26.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 428)  (956 428)  routing T_18_26.lc_trk_g3_0 <X> T_18_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 428)  (957 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 428)  (960 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 428)  (961 428)  routing T_18_26.lc_trk_g2_1 <X> T_18_26.wire_logic_cluster/lc_6/in_3
 (39 12)  (967 428)  (967 428)  LC_6 Logic Functioning bit
 (41 12)  (969 428)  (969 428)  LC_6 Logic Functioning bit
 (43 12)  (971 428)  (971 428)  LC_6 Logic Functioning bit
 (16 13)  (944 429)  (944 429)  routing T_18_26.sp12_v_b_8 <X> T_18_26.lc_trk_g3_0
 (17 13)  (945 429)  (945 429)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (26 13)  (954 429)  (954 429)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 429)  (955 429)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 429)  (956 429)  routing T_18_26.lc_trk_g3_7 <X> T_18_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 429)  (957 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (960 429)  (960 429)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (961 429)  (961 429)  routing T_18_26.lc_trk_g2_2 <X> T_18_26.input_2_6
 (35 13)  (963 429)  (963 429)  routing T_18_26.lc_trk_g2_2 <X> T_18_26.input_2_6
 (37 13)  (965 429)  (965 429)  LC_6 Logic Functioning bit
 (39 13)  (967 429)  (967 429)  LC_6 Logic Functioning bit
 (46 13)  (974 429)  (974 429)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (22 14)  (950 430)  (950 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (949 431)  (949 431)  routing T_18_26.sp4_r_v_b_47 <X> T_18_26.lc_trk_g3_7


LogicTile_19_26

 (8 5)  (990 421)  (990 421)  routing T_19_26.sp4_h_l_41 <X> T_19_26.sp4_v_b_4
 (9 5)  (991 421)  (991 421)  routing T_19_26.sp4_h_l_41 <X> T_19_26.sp4_v_b_4


LogicTile_20_26

 (5 3)  (1041 419)  (1041 419)  routing T_20_26.sp4_h_l_37 <X> T_20_26.sp4_v_t_37


LogicTile_21_26

 (10 7)  (1100 423)  (1100 423)  routing T_21_26.sp4_h_l_46 <X> T_21_26.sp4_v_t_41
 (6 10)  (1096 426)  (1096 426)  routing T_21_26.sp4_h_l_36 <X> T_21_26.sp4_v_t_43


IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 401)  (0 401)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 408)  (1 408)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25

 (3 1)  (75 401)  (75 401)  routing T_2_25.sp12_h_l_23 <X> T_2_25.sp12_v_b_0


LogicTile_3_25



LogicTile_4_25

 (19 1)  (199 401)  (199 401)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25

 (3 0)  (399 400)  (399 400)  routing T_8_25.sp12_v_t_23 <X> T_8_25.sp12_v_b_0


LogicTile_9_25



LogicTile_10_25

 (2 12)  (494 412)  (494 412)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_25

 (8 3)  (554 403)  (554 403)  routing T_11_25.sp4_h_r_1 <X> T_11_25.sp4_v_t_36
 (9 3)  (555 403)  (555 403)  routing T_11_25.sp4_h_r_1 <X> T_11_25.sp4_v_t_36


LogicTile_12_25

 (3 5)  (603 405)  (603 405)  routing T_12_25.sp12_h_l_23 <X> T_12_25.sp12_h_r_0
 (3 12)  (603 412)  (603 412)  routing T_12_25.sp12_v_b_1 <X> T_12_25.sp12_h_r_1
 (3 13)  (603 413)  (603 413)  routing T_12_25.sp12_v_b_1 <X> T_12_25.sp12_h_r_1


LogicTile_13_25

 (11 4)  (665 404)  (665 404)  routing T_13_25.sp4_h_l_46 <X> T_13_25.sp4_v_b_5
 (13 4)  (667 404)  (667 404)  routing T_13_25.sp4_h_l_46 <X> T_13_25.sp4_v_b_5
 (12 5)  (666 405)  (666 405)  routing T_13_25.sp4_h_l_46 <X> T_13_25.sp4_v_b_5


LogicTile_14_25

 (26 4)  (734 404)  (734 404)  routing T_14_25.lc_trk_g1_5 <X> T_14_25.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 404)  (735 404)  routing T_14_25.lc_trk_g3_0 <X> T_14_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 404)  (736 404)  routing T_14_25.lc_trk_g3_0 <X> T_14_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 404)  (737 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 404)  (739 404)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 404)  (740 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 404)  (741 404)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 404)  (742 404)  routing T_14_25.lc_trk_g3_4 <X> T_14_25.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 404)  (745 404)  LC_2 Logic Functioning bit
 (39 4)  (747 404)  (747 404)  LC_2 Logic Functioning bit
 (40 4)  (748 404)  (748 404)  LC_2 Logic Functioning bit
 (42 4)  (750 404)  (750 404)  LC_2 Logic Functioning bit
 (27 5)  (735 405)  (735 405)  routing T_14_25.lc_trk_g1_5 <X> T_14_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 405)  (737 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (41 5)  (749 405)  (749 405)  LC_2 Logic Functioning bit
 (43 5)  (751 405)  (751 405)  LC_2 Logic Functioning bit
 (47 5)  (755 405)  (755 405)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (15 6)  (723 406)  (723 406)  routing T_14_25.sp12_h_r_5 <X> T_14_25.lc_trk_g1_5
 (17 6)  (725 406)  (725 406)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (726 406)  (726 406)  routing T_14_25.sp12_h_r_5 <X> T_14_25.lc_trk_g1_5
 (18 7)  (726 407)  (726 407)  routing T_14_25.sp12_h_r_5 <X> T_14_25.lc_trk_g1_5
 (16 13)  (724 413)  (724 413)  routing T_14_25.sp12_v_b_8 <X> T_14_25.lc_trk_g3_0
 (17 13)  (725 413)  (725 413)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (17 15)  (725 415)  (725 415)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_15_25



LogicTile_16_25

 (2 0)  (818 400)  (818 400)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_17_25



LogicTile_18_25

 (3 0)  (931 400)  (931 400)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0
 (3 1)  (931 401)  (931 401)  routing T_18_25.sp12_h_r_0 <X> T_18_25.sp12_v_b_0


LogicTile_19_25

 (10 15)  (992 415)  (992 415)  routing T_19_25.sp4_h_l_40 <X> T_19_25.sp4_v_t_47


LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25

 (3 12)  (1255 412)  (1255 412)  routing T_24_25.sp12_v_b_1 <X> T_24_25.sp12_h_r_1
 (3 13)  (1255 413)  (1255 413)  routing T_24_25.sp12_v_b_1 <X> T_24_25.sp12_h_r_1


RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25

 (16 0)  (1472 400)  (1472 400)  routing T_28_25.sp12_h_r_9 <X> T_28_25.lc_trk_g0_1
 (17 0)  (1473 400)  (1473 400)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (29 0)  (1485 400)  (1485 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1488 400)  (1488 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (1490 400)  (1490 400)  routing T_28_25.lc_trk_g1_2 <X> T_28_25.wire_logic_cluster/lc_0/in_3
 (37 0)  (1493 400)  (1493 400)  LC_0 Logic Functioning bit
 (39 0)  (1495 400)  (1495 400)  LC_0 Logic Functioning bit
 (40 0)  (1496 400)  (1496 400)  LC_0 Logic Functioning bit
 (42 0)  (1498 400)  (1498 400)  LC_0 Logic Functioning bit
 (28 1)  (1484 401)  (1484 401)  routing T_28_25.lc_trk_g2_0 <X> T_28_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (1485 401)  (1485 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (1487 401)  (1487 401)  routing T_28_25.lc_trk_g1_2 <X> T_28_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (1488 401)  (1488 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (1489 401)  (1489 401)  routing T_28_25.lc_trk_g3_3 <X> T_28_25.input_2_0
 (34 1)  (1490 401)  (1490 401)  routing T_28_25.lc_trk_g3_3 <X> T_28_25.input_2_0
 (35 1)  (1491 401)  (1491 401)  routing T_28_25.lc_trk_g3_3 <X> T_28_25.input_2_0
 (36 1)  (1492 401)  (1492 401)  LC_0 Logic Functioning bit
 (39 1)  (1495 401)  (1495 401)  LC_0 Logic Functioning bit
 (40 1)  (1496 401)  (1496 401)  LC_0 Logic Functioning bit
 (42 1)  (1498 401)  (1498 401)  LC_0 Logic Functioning bit
 (53 1)  (1509 401)  (1509 401)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (25 4)  (1481 404)  (1481 404)  routing T_28_25.sp4_h_r_10 <X> T_28_25.lc_trk_g1_2
 (22 5)  (1478 405)  (1478 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1479 405)  (1479 405)  routing T_28_25.sp4_h_r_10 <X> T_28_25.lc_trk_g1_2
 (24 5)  (1480 405)  (1480 405)  routing T_28_25.sp4_h_r_10 <X> T_28_25.lc_trk_g1_2
 (14 8)  (1470 408)  (1470 408)  routing T_28_25.sp4_v_t_21 <X> T_28_25.lc_trk_g2_0
 (14 9)  (1470 409)  (1470 409)  routing T_28_25.sp4_v_t_21 <X> T_28_25.lc_trk_g2_0
 (16 9)  (1472 409)  (1472 409)  routing T_28_25.sp4_v_t_21 <X> T_28_25.lc_trk_g2_0
 (17 9)  (1473 409)  (1473 409)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 12)  (1478 412)  (1478 412)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1479 412)  (1479 412)  routing T_28_25.sp12_v_b_11 <X> T_28_25.lc_trk_g3_3


LogicTile_29_25

 (9 11)  (1519 411)  (1519 411)  routing T_29_25.sp4_v_b_11 <X> T_29_25.sp4_v_t_42
 (10 11)  (1520 411)  (1520 411)  routing T_29_25.sp4_v_b_11 <X> T_29_25.sp4_v_t_42


LogicTile_30_25

 (3 0)  (1567 400)  (1567 400)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_v_b_0
 (3 2)  (1567 402)  (1567 402)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_h_l_23


LogicTile_31_25



LogicTile_32_25

 (8 14)  (1680 414)  (1680 414)  routing T_32_25.sp4_v_t_41 <X> T_32_25.sp4_h_l_47
 (9 14)  (1681 414)  (1681 414)  routing T_32_25.sp4_v_t_41 <X> T_32_25.sp4_h_l_47
 (10 14)  (1682 414)  (1682 414)  routing T_32_25.sp4_v_t_41 <X> T_32_25.sp4_h_l_47


IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0



IO_Tile_0_24

 (12 0)  (5 384)  (5 384)  routing T_0_24.span4_horz_25 <X> T_0_24.span4_vert_t_12
 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0



LogicTile_1_24



LogicTile_2_24

 (8 2)  (80 386)  (80 386)  routing T_2_24.sp4_h_r_1 <X> T_2_24.sp4_h_l_36


LogicTile_3_24

 (19 13)  (145 397)  (145 397)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_4_24



LogicTile_5_24

 (8 11)  (242 395)  (242 395)  routing T_5_24.sp4_h_r_1 <X> T_5_24.sp4_v_t_42
 (9 11)  (243 395)  (243 395)  routing T_5_24.sp4_h_r_1 <X> T_5_24.sp4_v_t_42
 (10 11)  (244 395)  (244 395)  routing T_5_24.sp4_h_r_1 <X> T_5_24.sp4_v_t_42
 (7 13)  (241 397)  (241 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_6_24

 (3 6)  (291 390)  (291 390)  routing T_6_24.sp12_v_b_0 <X> T_6_24.sp12_v_t_23
 (19 13)  (307 397)  (307 397)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24

 (7 13)  (553 397)  (553 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_24

 (7 13)  (607 397)  (607 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24



LogicTile_14_24



LogicTile_15_24

 (3 3)  (765 387)  (765 387)  routing T_15_24.sp12_v_b_0 <X> T_15_24.sp12_h_l_23
 (19 6)  (781 390)  (781 390)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_16_24

 (22 12)  (838 396)  (838 396)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (839 396)  (839 396)  routing T_16_24.sp12_v_b_11 <X> T_16_24.lc_trk_g3_3
 (32 14)  (848 398)  (848 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 398)  (849 398)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 398)  (850 398)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_7/in_3
 (40 14)  (856 398)  (856 398)  LC_7 Logic Functioning bit
 (41 14)  (857 398)  (857 398)  LC_7 Logic Functioning bit
 (42 14)  (858 398)  (858 398)  LC_7 Logic Functioning bit
 (43 14)  (859 398)  (859 398)  LC_7 Logic Functioning bit
 (52 14)  (868 398)  (868 398)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6

 (31 15)  (847 399)  (847 399)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_7/in_3
 (40 15)  (856 399)  (856 399)  LC_7 Logic Functioning bit
 (41 15)  (857 399)  (857 399)  LC_7 Logic Functioning bit
 (42 15)  (858 399)  (858 399)  LC_7 Logic Functioning bit
 (43 15)  (859 399)  (859 399)  LC_7 Logic Functioning bit


LogicTile_17_24

 (3 12)  (877 396)  (877 396)  routing T_17_24.sp12_v_b_1 <X> T_17_24.sp12_h_r_1
 (3 13)  (877 397)  (877 397)  routing T_17_24.sp12_v_b_1 <X> T_17_24.sp12_h_r_1
 (7 13)  (881 397)  (881 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_24

 (3 3)  (931 387)  (931 387)  routing T_18_24.sp12_v_b_0 <X> T_18_24.sp12_h_l_23
 (3 4)  (931 388)  (931 388)  routing T_18_24.sp12_v_b_0 <X> T_18_24.sp12_h_r_0
 (3 5)  (931 389)  (931 389)  routing T_18_24.sp12_v_b_0 <X> T_18_24.sp12_h_r_0
 (7 15)  (935 399)  (935 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_24

 (7 13)  (989 397)  (989 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (989 399)  (989 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_24

 (7 13)  (1043 397)  (1043 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (1043 399)  (1043 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24

 (3 6)  (1255 390)  (1255 390)  routing T_24_24.sp12_v_b_0 <X> T_24_24.sp12_v_t_23


RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24

 (2 14)  (1458 398)  (1458 398)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_24



LogicTile_30_24

 (3 7)  (1567 391)  (1567 391)  routing T_30_24.sp12_h_l_23 <X> T_30_24.sp12_v_t_23


LogicTile_31_24

 (6 6)  (1624 390)  (1624 390)  routing T_31_24.sp4_h_l_47 <X> T_31_24.sp4_v_t_38


LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0



LogicTile_4_23

 (3 4)  (183 372)  (183 372)  routing T_4_23.sp12_v_t_23 <X> T_4_23.sp12_h_r_0


LogicTile_6_23

 (3 4)  (291 372)  (291 372)  routing T_6_23.sp12_v_t_23 <X> T_6_23.sp12_h_r_0


RAM_Tile_8_23

 (19 15)  (415 383)  (415 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_l_3


LogicTile_11_23

 (4 4)  (550 372)  (550 372)  routing T_11_23.sp4_h_l_38 <X> T_11_23.sp4_v_b_3
 (5 5)  (551 373)  (551 373)  routing T_11_23.sp4_h_l_38 <X> T_11_23.sp4_v_b_3


LogicTile_14_23

 (2 12)  (710 380)  (710 380)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_17_23

 (13 12)  (887 380)  (887 380)  routing T_17_23.sp4_h_l_46 <X> T_17_23.sp4_v_b_11
 (12 13)  (886 381)  (886 381)  routing T_17_23.sp4_h_l_46 <X> T_17_23.sp4_v_b_11


LogicTile_18_23

 (3 0)  (931 368)  (931 368)  routing T_18_23.sp12_h_r_0 <X> T_18_23.sp12_v_b_0
 (3 1)  (931 369)  (931 369)  routing T_18_23.sp12_h_r_0 <X> T_18_23.sp12_v_b_0


LogicTile_26_23

 (3 0)  (1351 368)  (1351 368)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_v_b_0
 (3 1)  (1351 369)  (1351 369)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_v_b_0


LogicTile_30_23

 (3 2)  (1567 370)  (1567 370)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23
 (3 3)  (1567 371)  (1567 371)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 377)  (1742 377)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 377)  (1743 377)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 360)  (1 360)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_2_22

 (3 5)  (75 357)  (75 357)  routing T_2_22.sp12_h_l_23 <X> T_2_22.sp12_h_r_0


RAM_Tile_8_22

 (2 8)  (398 360)  (398 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_10_22

 (2 12)  (494 364)  (494 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_22

 (4 4)  (550 356)  (550 356)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_v_b_3
 (6 4)  (552 356)  (552 356)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_v_b_3
 (5 5)  (551 357)  (551 357)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_v_b_3


LogicTile_12_22

 (3 5)  (603 357)  (603 357)  routing T_12_22.sp12_h_l_23 <X> T_12_22.sp12_h_r_0


LogicTile_13_22

 (13 12)  (667 364)  (667 364)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_11
 (12 13)  (666 365)  (666 365)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_11


LogicTile_14_22

 (3 1)  (711 353)  (711 353)  routing T_14_22.sp12_h_l_23 <X> T_14_22.sp12_v_b_0


LogicTile_16_22

 (2 0)  (818 352)  (818 352)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_19_22

 (9 5)  (991 357)  (991 357)  routing T_19_22.sp4_v_t_41 <X> T_19_22.sp4_v_b_4
 (11 12)  (993 364)  (993 364)  routing T_19_22.sp4_h_l_40 <X> T_19_22.sp4_v_b_11
 (13 12)  (995 364)  (995 364)  routing T_19_22.sp4_h_l_40 <X> T_19_22.sp4_v_b_11
 (12 13)  (994 365)  (994 365)  routing T_19_22.sp4_h_l_40 <X> T_19_22.sp4_v_b_11
 (10 15)  (992 367)  (992 367)  routing T_19_22.sp4_h_l_40 <X> T_19_22.sp4_v_t_47


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_4_21

 (3 4)  (183 340)  (183 340)  routing T_4_21.sp12_v_t_23 <X> T_4_21.sp12_h_r_0


LogicTile_13_21

 (9 1)  (663 337)  (663 337)  routing T_13_21.sp4_v_t_40 <X> T_13_21.sp4_v_b_1
 (10 1)  (664 337)  (664 337)  routing T_13_21.sp4_v_t_40 <X> T_13_21.sp4_v_b_1


LogicTile_14_21

 (2 12)  (710 348)  (710 348)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_15_21

 (5 8)  (767 344)  (767 344)  routing T_15_21.sp4_v_t_43 <X> T_15_21.sp4_h_r_6


LogicTile_16_21

 (3 5)  (819 341)  (819 341)  routing T_16_21.sp12_h_l_23 <X> T_16_21.sp12_h_r_0


LogicTile_17_21

 (0 2)  (874 338)  (874 338)  routing T_17_21.glb_netwk_6 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (1 2)  (875 338)  (875 338)  routing T_17_21.glb_netwk_6 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (2 2)  (876 338)  (876 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 2)  (906 338)  (906 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 338)  (907 338)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 338)  (908 338)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 338)  (910 338)  LC_1 Logic Functioning bit
 (37 2)  (911 338)  (911 338)  LC_1 Logic Functioning bit
 (38 2)  (912 338)  (912 338)  LC_1 Logic Functioning bit
 (39 2)  (913 338)  (913 338)  LC_1 Logic Functioning bit
 (45 2)  (919 338)  (919 338)  LC_1 Logic Functioning bit
 (31 3)  (905 339)  (905 339)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 339)  (910 339)  LC_1 Logic Functioning bit
 (37 3)  (911 339)  (911 339)  LC_1 Logic Functioning bit
 (38 3)  (912 339)  (912 339)  LC_1 Logic Functioning bit
 (39 3)  (913 339)  (913 339)  LC_1 Logic Functioning bit
 (44 3)  (918 339)  (918 339)  LC_1 Logic Functioning bit
 (11 4)  (885 340)  (885 340)  routing T_17_21.sp4_h_l_46 <X> T_17_21.sp4_v_b_5
 (13 4)  (887 340)  (887 340)  routing T_17_21.sp4_h_l_46 <X> T_17_21.sp4_v_b_5
 (12 5)  (886 341)  (886 341)  routing T_17_21.sp4_h_l_46 <X> T_17_21.sp4_v_b_5
 (21 12)  (895 348)  (895 348)  routing T_17_21.sp4_v_t_22 <X> T_17_21.lc_trk_g3_3
 (22 12)  (896 348)  (896 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (897 348)  (897 348)  routing T_17_21.sp4_v_t_22 <X> T_17_21.lc_trk_g3_3
 (21 13)  (895 349)  (895 349)  routing T_17_21.sp4_v_t_22 <X> T_17_21.lc_trk_g3_3
 (0 14)  (874 350)  (874 350)  routing T_17_21.glb_netwk_4 <X> T_17_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 350)  (875 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_21

 (22 8)  (950 344)  (950 344)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (951 344)  (951 344)  routing T_18_21.sp12_v_b_19 <X> T_18_21.lc_trk_g2_3
 (27 8)  (955 344)  (955 344)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 344)  (956 344)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 344)  (957 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 344)  (958 344)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 344)  (960 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 344)  (961 344)  routing T_18_21.lc_trk_g2_3 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (42 8)  (970 344)  (970 344)  LC_4 Logic Functioning bit
 (21 9)  (949 345)  (949 345)  routing T_18_21.sp12_v_b_19 <X> T_18_21.lc_trk_g2_3
 (26 9)  (954 345)  (954 345)  routing T_18_21.lc_trk_g3_3 <X> T_18_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 345)  (955 345)  routing T_18_21.lc_trk_g3_3 <X> T_18_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 345)  (956 345)  routing T_18_21.lc_trk_g3_3 <X> T_18_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 345)  (957 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 345)  (958 345)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 345)  (959 345)  routing T_18_21.lc_trk_g2_3 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 345)  (960 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (961 345)  (961 345)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.input_2_4
 (34 9)  (962 345)  (962 345)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.input_2_4
 (17 12)  (945 348)  (945 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (949 348)  (949 348)  routing T_18_21.sp4_h_r_43 <X> T_18_21.lc_trk_g3_3
 (22 12)  (950 348)  (950 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (951 348)  (951 348)  routing T_18_21.sp4_h_r_43 <X> T_18_21.lc_trk_g3_3
 (24 12)  (952 348)  (952 348)  routing T_18_21.sp4_h_r_43 <X> T_18_21.lc_trk_g3_3
 (21 13)  (949 349)  (949 349)  routing T_18_21.sp4_h_r_43 <X> T_18_21.lc_trk_g3_3
 (22 15)  (950 351)  (950 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_19_21

 (4 0)  (986 336)  (986 336)  routing T_19_21.sp4_h_l_43 <X> T_19_21.sp4_v_b_0
 (6 0)  (988 336)  (988 336)  routing T_19_21.sp4_h_l_43 <X> T_19_21.sp4_v_b_0
 (14 0)  (996 336)  (996 336)  routing T_19_21.wire_logic_cluster/lc_0/out <X> T_19_21.lc_trk_g0_0
 (26 0)  (1008 336)  (1008 336)  routing T_19_21.lc_trk_g0_4 <X> T_19_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (1009 336)  (1009 336)  routing T_19_21.lc_trk_g1_4 <X> T_19_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 336)  (1011 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 336)  (1012 336)  routing T_19_21.lc_trk_g1_4 <X> T_19_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 336)  (1014 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 336)  (1015 336)  routing T_19_21.lc_trk_g3_0 <X> T_19_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 336)  (1016 336)  routing T_19_21.lc_trk_g3_0 <X> T_19_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 336)  (1018 336)  LC_0 Logic Functioning bit
 (37 0)  (1019 336)  (1019 336)  LC_0 Logic Functioning bit
 (38 0)  (1020 336)  (1020 336)  LC_0 Logic Functioning bit
 (41 0)  (1023 336)  (1023 336)  LC_0 Logic Functioning bit
 (42 0)  (1024 336)  (1024 336)  LC_0 Logic Functioning bit
 (43 0)  (1025 336)  (1025 336)  LC_0 Logic Functioning bit
 (45 0)  (1027 336)  (1027 336)  LC_0 Logic Functioning bit
 (52 0)  (1034 336)  (1034 336)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (5 1)  (987 337)  (987 337)  routing T_19_21.sp4_h_l_43 <X> T_19_21.sp4_v_b_0
 (17 1)  (999 337)  (999 337)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (1011 337)  (1011 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (1014 337)  (1014 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (1018 337)  (1018 337)  LC_0 Logic Functioning bit
 (37 1)  (1019 337)  (1019 337)  LC_0 Logic Functioning bit
 (38 1)  (1020 337)  (1020 337)  LC_0 Logic Functioning bit
 (42 1)  (1024 337)  (1024 337)  LC_0 Logic Functioning bit
 (44 1)  (1026 337)  (1026 337)  LC_0 Logic Functioning bit
 (0 2)  (982 338)  (982 338)  routing T_19_21.glb_netwk_6 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (1 2)  (983 338)  (983 338)  routing T_19_21.glb_netwk_6 <X> T_19_21.wire_logic_cluster/lc_7/clk
 (2 2)  (984 338)  (984 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (996 338)  (996 338)  routing T_19_21.lft_op_4 <X> T_19_21.lc_trk_g0_4
 (15 3)  (997 339)  (997 339)  routing T_19_21.lft_op_4 <X> T_19_21.lc_trk_g0_4
 (17 3)  (999 339)  (999 339)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (10 5)  (992 341)  (992 341)  routing T_19_21.sp4_h_r_11 <X> T_19_21.sp4_v_b_4
 (14 6)  (996 342)  (996 342)  routing T_19_21.sp4_v_t_1 <X> T_19_21.lc_trk_g1_4
 (14 7)  (996 343)  (996 343)  routing T_19_21.sp4_v_t_1 <X> T_19_21.lc_trk_g1_4
 (16 7)  (998 343)  (998 343)  routing T_19_21.sp4_v_t_1 <X> T_19_21.lc_trk_g1_4
 (17 7)  (999 343)  (999 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (15 13)  (997 349)  (997 349)  routing T_19_21.sp4_v_t_29 <X> T_19_21.lc_trk_g3_0
 (16 13)  (998 349)  (998 349)  routing T_19_21.sp4_v_t_29 <X> T_19_21.lc_trk_g3_0
 (17 13)  (999 349)  (999 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (0 14)  (982 350)  (982 350)  routing T_19_21.glb_netwk_4 <X> T_19_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 350)  (983 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_20_21

 (3 0)  (1039 336)  (1039 336)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_b_0
 (3 1)  (1039 337)  (1039 337)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_v_b_0
 (0 2)  (1036 338)  (1036 338)  routing T_20_21.glb_netwk_6 <X> T_20_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 338)  (1037 338)  routing T_20_21.glb_netwk_6 <X> T_20_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 338)  (1038 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (1037 340)  (1037 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1057 340)  (1057 340)  routing T_20_21.sp4_h_r_11 <X> T_20_21.lc_trk_g1_3
 (22 4)  (1058 340)  (1058 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1059 340)  (1059 340)  routing T_20_21.sp4_h_r_11 <X> T_20_21.lc_trk_g1_3
 (24 4)  (1060 340)  (1060 340)  routing T_20_21.sp4_h_r_11 <X> T_20_21.lc_trk_g1_3
 (0 5)  (1036 341)  (1036 341)  routing T_20_21.lc_trk_g1_3 <X> T_20_21.wire_logic_cluster/lc_7/cen
 (1 5)  (1037 341)  (1037 341)  routing T_20_21.lc_trk_g1_3 <X> T_20_21.wire_logic_cluster/lc_7/cen
 (22 9)  (1058 345)  (1058 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1061 345)  (1061 345)  routing T_20_21.sp4_r_v_b_34 <X> T_20_21.lc_trk_g2_2
 (32 10)  (1068 346)  (1068 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1069 346)  (1069 346)  routing T_20_21.lc_trk_g2_2 <X> T_20_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 346)  (1072 346)  LC_5 Logic Functioning bit
 (37 10)  (1073 346)  (1073 346)  LC_5 Logic Functioning bit
 (38 10)  (1074 346)  (1074 346)  LC_5 Logic Functioning bit
 (39 10)  (1075 346)  (1075 346)  LC_5 Logic Functioning bit
 (45 10)  (1081 346)  (1081 346)  LC_5 Logic Functioning bit
 (47 10)  (1083 346)  (1083 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (31 11)  (1067 347)  (1067 347)  routing T_20_21.lc_trk_g2_2 <X> T_20_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (1072 347)  (1072 347)  LC_5 Logic Functioning bit
 (37 11)  (1073 347)  (1073 347)  LC_5 Logic Functioning bit
 (38 11)  (1074 347)  (1074 347)  LC_5 Logic Functioning bit
 (39 11)  (1075 347)  (1075 347)  LC_5 Logic Functioning bit
 (44 11)  (1080 347)  (1080 347)  LC_5 Logic Functioning bit
 (12 12)  (1048 348)  (1048 348)  routing T_20_21.sp4_v_b_5 <X> T_20_21.sp4_h_r_11
 (11 13)  (1047 349)  (1047 349)  routing T_20_21.sp4_v_b_5 <X> T_20_21.sp4_h_r_11
 (13 13)  (1049 349)  (1049 349)  routing T_20_21.sp4_v_b_5 <X> T_20_21.sp4_h_r_11
 (0 14)  (1036 350)  (1036 350)  routing T_20_21.glb_netwk_4 <X> T_20_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 350)  (1037 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_22_21

 (3 0)  (1147 336)  (1147 336)  routing T_22_21.sp12_h_r_0 <X> T_22_21.sp12_v_b_0
 (3 1)  (1147 337)  (1147 337)  routing T_22_21.sp12_h_r_0 <X> T_22_21.sp12_v_b_0
 (2 4)  (1146 340)  (1146 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (19 8)  (1163 344)  (1163 344)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_23_21

 (11 15)  (1209 351)  (1209 351)  routing T_23_21.sp4_h_r_3 <X> T_23_21.sp4_h_l_46
 (13 15)  (1211 351)  (1211 351)  routing T_23_21.sp4_h_r_3 <X> T_23_21.sp4_h_l_46


LogicTile_24_21

 (19 15)  (1271 351)  (1271 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_25_21

 (8 8)  (1314 344)  (1314 344)  routing T_25_21.sp4_h_l_42 <X> T_25_21.sp4_h_r_7


LogicTile_26_21

 (2 6)  (1350 342)  (1350 342)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_29_21

 (8 1)  (1518 337)  (1518 337)  routing T_29_21.sp4_h_l_42 <X> T_29_21.sp4_v_b_1
 (9 1)  (1519 337)  (1519 337)  routing T_29_21.sp4_h_l_42 <X> T_29_21.sp4_v_b_1
 (10 1)  (1520 337)  (1520 337)  routing T_29_21.sp4_h_l_42 <X> T_29_21.sp4_v_b_1
 (11 14)  (1521 350)  (1521 350)  routing T_29_21.sp4_h_l_43 <X> T_29_21.sp4_v_t_46


LogicTile_32_21

 (3 2)  (1675 338)  (1675 338)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (3 3)  (1675 339)  (1675 339)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 344)  (1742 344)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 321)  (0 321)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 329)  (1 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_10_20

 (3 1)  (495 321)  (495 321)  routing T_10_20.sp12_h_l_23 <X> T_10_20.sp12_v_b_0


LogicTile_11_20

 (0 2)  (546 322)  (546 322)  routing T_11_20.glb_netwk_6 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (1 2)  (547 322)  (547 322)  routing T_11_20.glb_netwk_6 <X> T_11_20.wire_logic_cluster/lc_7/clk
 (2 2)  (548 322)  (548 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 8)  (577 328)  (577 328)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 328)  (578 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 328)  (579 328)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 328)  (580 328)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 328)  (582 328)  LC_4 Logic Functioning bit
 (37 8)  (583 328)  (583 328)  LC_4 Logic Functioning bit
 (38 8)  (584 328)  (584 328)  LC_4 Logic Functioning bit
 (39 8)  (585 328)  (585 328)  LC_4 Logic Functioning bit
 (45 8)  (591 328)  (591 328)  LC_4 Logic Functioning bit
 (31 9)  (577 329)  (577 329)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 329)  (582 329)  LC_4 Logic Functioning bit
 (37 9)  (583 329)  (583 329)  LC_4 Logic Functioning bit
 (38 9)  (584 329)  (584 329)  LC_4 Logic Functioning bit
 (39 9)  (585 329)  (585 329)  LC_4 Logic Functioning bit
 (44 9)  (590 329)  (590 329)  LC_4 Logic Functioning bit
 (0 14)  (546 334)  (546 334)  routing T_11_20.glb_netwk_4 <X> T_11_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 334)  (547 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (571 334)  (571 334)  routing T_11_20.sp4_v_b_38 <X> T_11_20.lc_trk_g3_6
 (22 15)  (568 335)  (568 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (569 335)  (569 335)  routing T_11_20.sp4_v_b_38 <X> T_11_20.lc_trk_g3_6
 (25 15)  (571 335)  (571 335)  routing T_11_20.sp4_v_b_38 <X> T_11_20.lc_trk_g3_6


LogicTile_12_20

 (3 1)  (603 321)  (603 321)  routing T_12_20.sp12_h_l_23 <X> T_12_20.sp12_v_b_0
 (0 2)  (600 322)  (600 322)  routing T_12_20.glb_netwk_6 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (1 2)  (601 322)  (601 322)  routing T_12_20.glb_netwk_6 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (2 2)  (602 322)  (602 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 6)  (614 326)  (614 326)  routing T_12_20.lft_op_4 <X> T_12_20.lc_trk_g1_4
 (15 7)  (615 327)  (615 327)  routing T_12_20.lft_op_4 <X> T_12_20.lc_trk_g1_4
 (17 7)  (617 327)  (617 327)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (31 8)  (631 328)  (631 328)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 328)  (632 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 328)  (634 328)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 328)  (636 328)  LC_4 Logic Functioning bit
 (37 8)  (637 328)  (637 328)  LC_4 Logic Functioning bit
 (38 8)  (638 328)  (638 328)  LC_4 Logic Functioning bit
 (39 8)  (639 328)  (639 328)  LC_4 Logic Functioning bit
 (45 8)  (645 328)  (645 328)  LC_4 Logic Functioning bit
 (53 8)  (653 328)  (653 328)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (36 9)  (636 329)  (636 329)  LC_4 Logic Functioning bit
 (37 9)  (637 329)  (637 329)  LC_4 Logic Functioning bit
 (38 9)  (638 329)  (638 329)  LC_4 Logic Functioning bit
 (39 9)  (639 329)  (639 329)  LC_4 Logic Functioning bit
 (44 9)  (644 329)  (644 329)  LC_4 Logic Functioning bit
 (48 9)  (648 329)  (648 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (0 14)  (600 334)  (600 334)  routing T_12_20.glb_netwk_4 <X> T_12_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 334)  (601 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_20

 (15 0)  (889 320)  (889 320)  routing T_17_20.top_op_1 <X> T_17_20.lc_trk_g0_1
 (17 0)  (891 320)  (891 320)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (18 1)  (892 321)  (892 321)  routing T_17_20.top_op_1 <X> T_17_20.lc_trk_g0_1
 (0 2)  (874 322)  (874 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (1 2)  (875 322)  (875 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (2 2)  (876 322)  (876 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 8)  (903 328)  (903 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (36 8)  (910 328)  (910 328)  LC_4 Logic Functioning bit
 (38 8)  (912 328)  (912 328)  LC_4 Logic Functioning bit
 (41 8)  (915 328)  (915 328)  LC_4 Logic Functioning bit
 (43 8)  (917 328)  (917 328)  LC_4 Logic Functioning bit
 (45 8)  (919 328)  (919 328)  LC_4 Logic Functioning bit
 (46 8)  (920 328)  (920 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (925 328)  (925 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (36 9)  (910 329)  (910 329)  LC_4 Logic Functioning bit
 (38 9)  (912 329)  (912 329)  LC_4 Logic Functioning bit
 (41 9)  (915 329)  (915 329)  LC_4 Logic Functioning bit
 (43 9)  (917 329)  (917 329)  LC_4 Logic Functioning bit
 (44 9)  (918 329)  (918 329)  LC_4 Logic Functioning bit
 (46 9)  (920 329)  (920 329)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (48 9)  (922 329)  (922 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (52 9)  (926 329)  (926 329)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (0 14)  (874 334)  (874 334)  routing T_17_20.glb_netwk_4 <X> T_17_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 334)  (875 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_20

 (3 0)  (931 320)  (931 320)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_b_0
 (3 1)  (931 321)  (931 321)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_b_0
 (29 2)  (957 322)  (957 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 322)  (958 322)  routing T_18_20.lc_trk_g0_4 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (959 322)  (959 322)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 322)  (960 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 322)  (961 322)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (963 322)  (963 322)  routing T_18_20.lc_trk_g2_5 <X> T_18_20.input_2_1
 (41 2)  (969 322)  (969 322)  LC_1 Logic Functioning bit
 (14 3)  (942 323)  (942 323)  routing T_18_20.sp4_r_v_b_28 <X> T_18_20.lc_trk_g0_4
 (17 3)  (945 323)  (945 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (26 3)  (954 323)  (954 323)  routing T_18_20.lc_trk_g2_3 <X> T_18_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 323)  (956 323)  routing T_18_20.lc_trk_g2_3 <X> T_18_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 323)  (957 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (960 323)  (960 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (961 323)  (961 323)  routing T_18_20.lc_trk_g2_5 <X> T_18_20.input_2_1
 (39 3)  (967 323)  (967 323)  LC_1 Logic Functioning bit
 (22 8)  (950 328)  (950 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (21 9)  (949 329)  (949 329)  routing T_18_20.sp4_r_v_b_35 <X> T_18_20.lc_trk_g2_3
 (17 10)  (945 330)  (945 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (14 11)  (942 331)  (942 331)  routing T_18_20.sp12_v_b_20 <X> T_18_20.lc_trk_g2_4
 (16 11)  (944 331)  (944 331)  routing T_18_20.sp12_v_b_20 <X> T_18_20.lc_trk_g2_4
 (17 11)  (945 331)  (945 331)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4


LogicTile_19_20

 (15 0)  (997 320)  (997 320)  routing T_19_20.lft_op_1 <X> T_19_20.lc_trk_g0_1
 (17 0)  (999 320)  (999 320)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1000 320)  (1000 320)  routing T_19_20.lft_op_1 <X> T_19_20.lc_trk_g0_1
 (21 0)  (1003 320)  (1003 320)  routing T_19_20.sp4_v_b_11 <X> T_19_20.lc_trk_g0_3
 (22 0)  (1004 320)  (1004 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (1005 320)  (1005 320)  routing T_19_20.sp4_v_b_11 <X> T_19_20.lc_trk_g0_3
 (25 0)  (1007 320)  (1007 320)  routing T_19_20.wire_logic_cluster/lc_2/out <X> T_19_20.lc_trk_g0_2
 (21 1)  (1003 321)  (1003 321)  routing T_19_20.sp4_v_b_11 <X> T_19_20.lc_trk_g0_3
 (22 1)  (1004 321)  (1004 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (982 322)  (982 322)  routing T_19_20.glb_netwk_6 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (1 2)  (983 322)  (983 322)  routing T_19_20.glb_netwk_6 <X> T_19_20.wire_logic_cluster/lc_7/clk
 (2 2)  (984 322)  (984 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 4)  (1011 324)  (1011 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 324)  (1014 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 324)  (1016 324)  routing T_19_20.lc_trk_g1_2 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 324)  (1018 324)  LC_2 Logic Functioning bit
 (38 4)  (1020 324)  (1020 324)  LC_2 Logic Functioning bit
 (42 4)  (1024 324)  (1024 324)  LC_2 Logic Functioning bit
 (43 4)  (1025 324)  (1025 324)  LC_2 Logic Functioning bit
 (45 4)  (1027 324)  (1027 324)  LC_2 Logic Functioning bit
 (52 4)  (1034 324)  (1034 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (22 5)  (1004 325)  (1004 325)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1006 325)  (1006 325)  routing T_19_20.bot_op_2 <X> T_19_20.lc_trk_g1_2
 (28 5)  (1010 325)  (1010 325)  routing T_19_20.lc_trk_g2_0 <X> T_19_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 325)  (1011 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 325)  (1013 325)  routing T_19_20.lc_trk_g1_2 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 325)  (1014 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1017 325)  (1017 325)  routing T_19_20.lc_trk_g0_2 <X> T_19_20.input_2_2
 (36 5)  (1018 325)  (1018 325)  LC_2 Logic Functioning bit
 (37 5)  (1019 325)  (1019 325)  LC_2 Logic Functioning bit
 (38 5)  (1020 325)  (1020 325)  LC_2 Logic Functioning bit
 (39 5)  (1021 325)  (1021 325)  LC_2 Logic Functioning bit
 (42 5)  (1024 325)  (1024 325)  LC_2 Logic Functioning bit
 (43 5)  (1025 325)  (1025 325)  LC_2 Logic Functioning bit
 (44 5)  (1026 325)  (1026 325)  LC_2 Logic Functioning bit
 (11 6)  (993 326)  (993 326)  routing T_19_20.sp4_h_l_37 <X> T_19_20.sp4_v_t_40
 (14 8)  (996 328)  (996 328)  routing T_19_20.sp4_h_l_21 <X> T_19_20.lc_trk_g2_0
 (15 9)  (997 329)  (997 329)  routing T_19_20.sp4_h_l_21 <X> T_19_20.lc_trk_g2_0
 (16 9)  (998 329)  (998 329)  routing T_19_20.sp4_h_l_21 <X> T_19_20.lc_trk_g2_0
 (17 9)  (999 329)  (999 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (28 10)  (1010 330)  (1010 330)  routing T_19_20.lc_trk_g2_0 <X> T_19_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1011 330)  (1011 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (1013 330)  (1013 330)  routing T_19_20.lc_trk_g3_5 <X> T_19_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1014 330)  (1014 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (1015 330)  (1015 330)  routing T_19_20.lc_trk_g3_5 <X> T_19_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 330)  (1016 330)  routing T_19_20.lc_trk_g3_5 <X> T_19_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 330)  (1018 330)  LC_5 Logic Functioning bit
 (37 10)  (1019 330)  (1019 330)  LC_5 Logic Functioning bit
 (38 10)  (1020 330)  (1020 330)  LC_5 Logic Functioning bit
 (39 10)  (1021 330)  (1021 330)  LC_5 Logic Functioning bit
 (42 10)  (1024 330)  (1024 330)  LC_5 Logic Functioning bit
 (43 10)  (1025 330)  (1025 330)  LC_5 Logic Functioning bit
 (45 10)  (1027 330)  (1027 330)  LC_5 Logic Functioning bit
 (47 10)  (1029 330)  (1029 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (26 11)  (1008 331)  (1008 331)  routing T_19_20.lc_trk_g0_3 <X> T_19_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 331)  (1011 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (1014 331)  (1014 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (1016 331)  (1016 331)  routing T_19_20.lc_trk_g1_2 <X> T_19_20.input_2_5
 (35 11)  (1017 331)  (1017 331)  routing T_19_20.lc_trk_g1_2 <X> T_19_20.input_2_5
 (36 11)  (1018 331)  (1018 331)  LC_5 Logic Functioning bit
 (38 11)  (1020 331)  (1020 331)  LC_5 Logic Functioning bit
 (39 11)  (1021 331)  (1021 331)  LC_5 Logic Functioning bit
 (43 11)  (1025 331)  (1025 331)  LC_5 Logic Functioning bit
 (44 11)  (1026 331)  (1026 331)  LC_5 Logic Functioning bit
 (0 14)  (982 334)  (982 334)  routing T_19_20.glb_netwk_4 <X> T_19_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 334)  (983 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (999 334)  (999 334)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (1000 334)  (1000 334)  routing T_19_20.wire_logic_cluster/lc_5/out <X> T_19_20.lc_trk_g3_5


LogicTile_20_20

 (26 0)  (1062 320)  (1062 320)  routing T_20_20.lc_trk_g0_4 <X> T_20_20.wire_logic_cluster/lc_0/in_0
 (32 0)  (1068 320)  (1068 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 320)  (1069 320)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 320)  (1070 320)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 320)  (1072 320)  LC_0 Logic Functioning bit
 (37 0)  (1073 320)  (1073 320)  LC_0 Logic Functioning bit
 (38 0)  (1074 320)  (1074 320)  LC_0 Logic Functioning bit
 (39 0)  (1075 320)  (1075 320)  LC_0 Logic Functioning bit
 (41 0)  (1077 320)  (1077 320)  LC_0 Logic Functioning bit
 (43 0)  (1079 320)  (1079 320)  LC_0 Logic Functioning bit
 (29 1)  (1065 321)  (1065 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 321)  (1067 321)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (1072 321)  (1072 321)  LC_0 Logic Functioning bit
 (37 1)  (1073 321)  (1073 321)  LC_0 Logic Functioning bit
 (38 1)  (1074 321)  (1074 321)  LC_0 Logic Functioning bit
 (39 1)  (1075 321)  (1075 321)  LC_0 Logic Functioning bit
 (40 1)  (1076 321)  (1076 321)  LC_0 Logic Functioning bit
 (42 1)  (1078 321)  (1078 321)  LC_0 Logic Functioning bit
 (48 1)  (1084 321)  (1084 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (17 3)  (1053 323)  (1053 323)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (1 6)  (1037 326)  (1037 326)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (1 7)  (1037 327)  (1037 327)  routing T_20_20.glb_netwk_4 <X> T_20_20.glb2local_0
 (25 12)  (1061 332)  (1061 332)  routing T_20_20.bnl_op_2 <X> T_20_20.lc_trk_g3_2
 (22 13)  (1058 333)  (1058 333)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (1061 333)  (1061 333)  routing T_20_20.bnl_op_2 <X> T_20_20.lc_trk_g3_2


LogicTile_21_20

 (6 8)  (1096 328)  (1096 328)  routing T_21_20.sp4_h_r_1 <X> T_21_20.sp4_v_b_6


LogicTile_22_20

 (19 13)  (1163 333)  (1163 333)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_30_20

 (3 2)  (1567 322)  (1567 322)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23
 (3 3)  (1567 323)  (1567 323)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23
 (3 15)  (1567 335)  (1567 335)  routing T_30_20.sp12_h_l_22 <X> T_30_20.sp12_v_t_22


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 326)  (1729 326)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 328)  (1742 328)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 329)  (1742 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0



LogicTile_7_19

 (3 4)  (345 308)  (345 308)  routing T_7_19.sp12_v_t_23 <X> T_7_19.sp12_h_r_0


LogicTile_11_19

 (6 8)  (552 312)  (552 312)  routing T_11_19.sp4_v_t_38 <X> T_11_19.sp4_v_b_6
 (5 9)  (551 313)  (551 313)  routing T_11_19.sp4_v_t_38 <X> T_11_19.sp4_v_b_6


LogicTile_12_19

 (31 2)  (631 306)  (631 306)  routing T_12_19.lc_trk_g0_4 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 306)  (632 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (640 306)  (640 306)  LC_1 Logic Functioning bit
 (41 2)  (641 306)  (641 306)  LC_1 Logic Functioning bit
 (42 2)  (642 306)  (642 306)  LC_1 Logic Functioning bit
 (43 2)  (643 306)  (643 306)  LC_1 Logic Functioning bit
 (14 3)  (614 307)  (614 307)  routing T_12_19.top_op_4 <X> T_12_19.lc_trk_g0_4
 (15 3)  (615 307)  (615 307)  routing T_12_19.top_op_4 <X> T_12_19.lc_trk_g0_4
 (17 3)  (617 307)  (617 307)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (40 3)  (640 307)  (640 307)  LC_1 Logic Functioning bit
 (41 3)  (641 307)  (641 307)  LC_1 Logic Functioning bit
 (42 3)  (642 307)  (642 307)  LC_1 Logic Functioning bit
 (43 3)  (643 307)  (643 307)  LC_1 Logic Functioning bit
 (51 3)  (651 307)  (651 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23


LogicTile_15_19

 (2 8)  (764 312)  (764 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_17_19

 (0 2)  (874 306)  (874 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (1 2)  (875 306)  (875 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (2 2)  (876 306)  (876 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (905 306)  (905 306)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 306)  (906 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 306)  (907 306)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 306)  (908 306)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 306)  (910 306)  LC_1 Logic Functioning bit
 (37 2)  (911 306)  (911 306)  LC_1 Logic Functioning bit
 (38 2)  (912 306)  (912 306)  LC_1 Logic Functioning bit
 (39 2)  (913 306)  (913 306)  LC_1 Logic Functioning bit
 (45 2)  (919 306)  (919 306)  LC_1 Logic Functioning bit
 (36 3)  (910 307)  (910 307)  LC_1 Logic Functioning bit
 (37 3)  (911 307)  (911 307)  LC_1 Logic Functioning bit
 (38 3)  (912 307)  (912 307)  LC_1 Logic Functioning bit
 (39 3)  (913 307)  (913 307)  LC_1 Logic Functioning bit
 (44 3)  (918 307)  (918 307)  LC_1 Logic Functioning bit
 (17 8)  (891 312)  (891 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (892 312)  (892 312)  routing T_17_19.wire_logic_cluster/lc_1/out <X> T_17_19.lc_trk_g2_1
 (32 8)  (906 312)  (906 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 312)  (907 312)  routing T_17_19.lc_trk_g2_1 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 312)  (910 312)  LC_4 Logic Functioning bit
 (37 8)  (911 312)  (911 312)  LC_4 Logic Functioning bit
 (38 8)  (912 312)  (912 312)  LC_4 Logic Functioning bit
 (39 8)  (913 312)  (913 312)  LC_4 Logic Functioning bit
 (45 8)  (919 312)  (919 312)  LC_4 Logic Functioning bit
 (36 9)  (910 313)  (910 313)  LC_4 Logic Functioning bit
 (37 9)  (911 313)  (911 313)  LC_4 Logic Functioning bit
 (38 9)  (912 313)  (912 313)  LC_4 Logic Functioning bit
 (39 9)  (913 313)  (913 313)  LC_4 Logic Functioning bit
 (44 9)  (918 313)  (918 313)  LC_4 Logic Functioning bit
 (46 9)  (920 313)  (920 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (48 9)  (922 313)  (922 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (52 9)  (926 313)  (926 313)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (10 12)  (884 316)  (884 316)  routing T_17_19.sp4_v_t_40 <X> T_17_19.sp4_h_r_10
 (0 14)  (874 318)  (874 318)  routing T_17_19.glb_netwk_4 <X> T_17_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 318)  (875 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (890 318)  (890 318)  routing T_17_19.sp4_v_t_16 <X> T_17_19.lc_trk_g3_5
 (17 14)  (891 318)  (891 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (892 318)  (892 318)  routing T_17_19.sp4_v_t_16 <X> T_17_19.lc_trk_g3_5


LogicTile_18_19

 (3 0)  (931 304)  (931 304)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_b_0
 (3 1)  (931 305)  (931 305)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_b_0
 (4 4)  (932 308)  (932 308)  routing T_18_19.sp4_h_l_44 <X> T_18_19.sp4_v_b_3
 (6 4)  (934 308)  (934 308)  routing T_18_19.sp4_h_l_44 <X> T_18_19.sp4_v_b_3
 (5 5)  (933 309)  (933 309)  routing T_18_19.sp4_h_l_44 <X> T_18_19.sp4_v_b_3


LogicTile_19_19

 (21 0)  (1003 304)  (1003 304)  routing T_19_19.sp4_v_b_11 <X> T_19_19.lc_trk_g0_3
 (22 0)  (1004 304)  (1004 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (1005 304)  (1005 304)  routing T_19_19.sp4_v_b_11 <X> T_19_19.lc_trk_g0_3
 (21 1)  (1003 305)  (1003 305)  routing T_19_19.sp4_v_b_11 <X> T_19_19.lc_trk_g0_3
 (15 4)  (997 308)  (997 308)  routing T_19_19.sp4_v_b_17 <X> T_19_19.lc_trk_g1_1
 (16 4)  (998 308)  (998 308)  routing T_19_19.sp4_v_b_17 <X> T_19_19.lc_trk_g1_1
 (17 4)  (999 308)  (999 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (27 4)  (1009 308)  (1009 308)  routing T_19_19.lc_trk_g3_2 <X> T_19_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 308)  (1010 308)  routing T_19_19.lc_trk_g3_2 <X> T_19_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 308)  (1011 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 308)  (1014 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (38 4)  (1020 308)  (1020 308)  LC_2 Logic Functioning bit
 (27 5)  (1009 309)  (1009 309)  routing T_19_19.lc_trk_g1_1 <X> T_19_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 309)  (1011 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 309)  (1012 309)  routing T_19_19.lc_trk_g3_2 <X> T_19_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 309)  (1013 309)  routing T_19_19.lc_trk_g0_3 <X> T_19_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 309)  (1014 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (1015 309)  (1015 309)  routing T_19_19.lc_trk_g2_0 <X> T_19_19.input_2_2
 (38 5)  (1020 309)  (1020 309)  LC_2 Logic Functioning bit
 (39 5)  (1021 309)  (1021 309)  LC_2 Logic Functioning bit
 (40 5)  (1022 309)  (1022 309)  LC_2 Logic Functioning bit
 (51 5)  (1033 309)  (1033 309)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 8)  (996 312)  (996 312)  routing T_19_19.sp4_h_l_21 <X> T_19_19.lc_trk_g2_0
 (15 9)  (997 313)  (997 313)  routing T_19_19.sp4_h_l_21 <X> T_19_19.lc_trk_g2_0
 (16 9)  (998 313)  (998 313)  routing T_19_19.sp4_h_l_21 <X> T_19_19.lc_trk_g2_0
 (17 9)  (999 313)  (999 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (25 12)  (1007 316)  (1007 316)  routing T_19_19.sp4_h_r_34 <X> T_19_19.lc_trk_g3_2
 (22 13)  (1004 317)  (1004 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1005 317)  (1005 317)  routing T_19_19.sp4_h_r_34 <X> T_19_19.lc_trk_g3_2
 (24 13)  (1006 317)  (1006 317)  routing T_19_19.sp4_h_r_34 <X> T_19_19.lc_trk_g3_2


LogicTile_21_19

 (6 8)  (1096 312)  (1096 312)  routing T_21_19.sp4_h_r_1 <X> T_21_19.sp4_v_b_6
 (8 15)  (1098 319)  (1098 319)  routing T_21_19.sp4_h_l_47 <X> T_21_19.sp4_v_t_47


LogicTile_22_19

 (3 0)  (1147 304)  (1147 304)  routing T_22_19.sp12_h_r_0 <X> T_22_19.sp12_v_b_0
 (3 1)  (1147 305)  (1147 305)  routing T_22_19.sp12_h_r_0 <X> T_22_19.sp12_v_b_0
 (19 10)  (1163 314)  (1163 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (19 13)  (1163 317)  (1163 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_30_19

 (3 2)  (1567 306)  (1567 306)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23
 (3 3)  (1567 307)  (1567 307)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 312)  (1742 312)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 313)  (1742 313)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 289)  (0 289)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 297)  (1 297)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_4_18

 (3 4)  (183 292)  (183 292)  routing T_4_18.sp12_v_t_23 <X> T_4_18.sp12_h_r_0


LogicTile_5_18

 (12 9)  (246 297)  (246 297)  routing T_5_18.sp4_h_r_8 <X> T_5_18.sp4_v_b_8


LogicTile_6_18

 (3 4)  (291 292)  (291 292)  routing T_6_18.sp12_v_t_23 <X> T_6_18.sp12_h_r_0


RAM_Tile_8_18

 (2 8)  (398 296)  (398 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20
 (2 12)  (398 300)  (398 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_9_18

 (12 10)  (450 298)  (450 298)  routing T_9_18.sp4_h_r_5 <X> T_9_18.sp4_h_l_45
 (13 11)  (451 299)  (451 299)  routing T_9_18.sp4_h_r_5 <X> T_9_18.sp4_h_l_45


LogicTile_10_18

 (37 0)  (529 288)  (529 288)  LC_0 Logic Functioning bit
 (39 0)  (531 288)  (531 288)  LC_0 Logic Functioning bit
 (40 0)  (532 288)  (532 288)  LC_0 Logic Functioning bit
 (42 0)  (534 288)  (534 288)  LC_0 Logic Functioning bit
 (46 0)  (538 288)  (538 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (518 289)  (518 289)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 289)  (519 289)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 289)  (520 289)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 289)  (521 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (36 1)  (528 289)  (528 289)  LC_0 Logic Functioning bit
 (38 1)  (530 289)  (530 289)  LC_0 Logic Functioning bit
 (41 1)  (533 289)  (533 289)  LC_0 Logic Functioning bit
 (43 1)  (535 289)  (535 289)  LC_0 Logic Functioning bit
 (46 1)  (538 289)  (538 289)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (2 4)  (494 292)  (494 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (22 12)  (514 300)  (514 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3


LogicTile_11_18

 (5 4)  (551 292)  (551 292)  routing T_11_18.sp4_v_t_38 <X> T_11_18.sp4_h_r_3
 (11 4)  (557 292)  (557 292)  routing T_11_18.sp4_h_l_46 <X> T_11_18.sp4_v_b_5
 (13 4)  (559 292)  (559 292)  routing T_11_18.sp4_h_l_46 <X> T_11_18.sp4_v_b_5
 (12 5)  (558 293)  (558 293)  routing T_11_18.sp4_h_l_46 <X> T_11_18.sp4_v_b_5
 (4 12)  (550 300)  (550 300)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_v_b_9
 (5 13)  (551 301)  (551 301)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_v_b_9


LogicTile_12_18

 (17 0)  (617 288)  (617 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 288)  (618 288)  routing T_12_18.wire_logic_cluster/lc_1/out <X> T_12_18.lc_trk_g0_1
 (21 0)  (621 288)  (621 288)  routing T_12_18.wire_logic_cluster/lc_3/out <X> T_12_18.lc_trk_g0_3
 (22 0)  (622 288)  (622 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (627 288)  (627 288)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 288)  (630 288)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (631 288)  (631 288)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 288)  (633 288)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 288)  (636 288)  LC_0 Logic Functioning bit
 (37 0)  (637 288)  (637 288)  LC_0 Logic Functioning bit
 (38 0)  (638 288)  (638 288)  LC_0 Logic Functioning bit
 (39 0)  (639 288)  (639 288)  LC_0 Logic Functioning bit
 (44 0)  (644 288)  (644 288)  LC_0 Logic Functioning bit
 (30 1)  (630 289)  (630 289)  routing T_12_18.lc_trk_g1_6 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 289)  (631 289)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 289)  (632 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (634 289)  (634 289)  routing T_12_18.lc_trk_g1_1 <X> T_12_18.input_2_0
 (40 1)  (640 289)  (640 289)  LC_0 Logic Functioning bit
 (41 1)  (641 289)  (641 289)  LC_0 Logic Functioning bit
 (42 1)  (642 289)  (642 289)  LC_0 Logic Functioning bit
 (43 1)  (643 289)  (643 289)  LC_0 Logic Functioning bit
 (0 2)  (600 290)  (600 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (1 2)  (601 290)  (601 290)  routing T_12_18.glb_netwk_6 <X> T_12_18.wire_logic_cluster/lc_7/clk
 (2 2)  (602 290)  (602 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (627 290)  (627 290)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 290)  (629 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 290)  (630 290)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 290)  (636 290)  LC_1 Logic Functioning bit
 (37 2)  (637 290)  (637 290)  LC_1 Logic Functioning bit
 (38 2)  (638 290)  (638 290)  LC_1 Logic Functioning bit
 (39 2)  (639 290)  (639 290)  LC_1 Logic Functioning bit
 (44 2)  (644 290)  (644 290)  LC_1 Logic Functioning bit
 (40 3)  (640 291)  (640 291)  LC_1 Logic Functioning bit
 (41 3)  (641 291)  (641 291)  LC_1 Logic Functioning bit
 (42 3)  (642 291)  (642 291)  LC_1 Logic Functioning bit
 (43 3)  (643 291)  (643 291)  LC_1 Logic Functioning bit
 (2 4)  (602 292)  (602 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (14 4)  (614 292)  (614 292)  routing T_12_18.wire_logic_cluster/lc_0/out <X> T_12_18.lc_trk_g1_0
 (15 4)  (615 292)  (615 292)  routing T_12_18.top_op_1 <X> T_12_18.lc_trk_g1_1
 (17 4)  (617 292)  (617 292)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (27 4)  (627 292)  (627 292)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 292)  (628 292)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 292)  (629 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 292)  (630 292)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 292)  (632 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 292)  (636 292)  LC_2 Logic Functioning bit
 (37 4)  (637 292)  (637 292)  LC_2 Logic Functioning bit
 (38 4)  (638 292)  (638 292)  LC_2 Logic Functioning bit
 (39 4)  (639 292)  (639 292)  LC_2 Logic Functioning bit
 (44 4)  (644 292)  (644 292)  LC_2 Logic Functioning bit
 (17 5)  (617 293)  (617 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (618 293)  (618 293)  routing T_12_18.top_op_1 <X> T_12_18.lc_trk_g1_1
 (40 5)  (640 293)  (640 293)  LC_2 Logic Functioning bit
 (41 5)  (641 293)  (641 293)  LC_2 Logic Functioning bit
 (42 5)  (642 293)  (642 293)  LC_2 Logic Functioning bit
 (43 5)  (643 293)  (643 293)  LC_2 Logic Functioning bit
 (17 6)  (617 294)  (617 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 294)  (618 294)  routing T_12_18.wire_logic_cluster/lc_5/out <X> T_12_18.lc_trk_g1_5
 (21 6)  (621 294)  (621 294)  routing T_12_18.wire_logic_cluster/lc_7/out <X> T_12_18.lc_trk_g1_7
 (22 6)  (622 294)  (622 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (625 294)  (625 294)  routing T_12_18.wire_logic_cluster/lc_6/out <X> T_12_18.lc_trk_g1_6
 (27 6)  (627 294)  (627 294)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 294)  (629 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 294)  (630 294)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (637 294)  (637 294)  LC_3 Logic Functioning bit
 (39 6)  (639 294)  (639 294)  LC_3 Logic Functioning bit
 (41 6)  (641 294)  (641 294)  LC_3 Logic Functioning bit
 (43 6)  (643 294)  (643 294)  LC_3 Logic Functioning bit
 (22 7)  (622 295)  (622 295)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (630 295)  (630 295)  routing T_12_18.lc_trk_g1_7 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (37 7)  (637 295)  (637 295)  LC_3 Logic Functioning bit
 (39 7)  (639 295)  (639 295)  LC_3 Logic Functioning bit
 (41 7)  (641 295)  (641 295)  LC_3 Logic Functioning bit
 (43 7)  (643 295)  (643 295)  LC_3 Logic Functioning bit
 (2 8)  (602 296)  (602 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (19 8)  (619 296)  (619 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (26 8)  (626 296)  (626 296)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 296)  (627 296)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 296)  (628 296)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 296)  (629 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 296)  (633 296)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 296)  (634 296)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 296)  (636 296)  LC_4 Logic Functioning bit
 (38 8)  (638 296)  (638 296)  LC_4 Logic Functioning bit
 (43 8)  (643 296)  (643 296)  LC_4 Logic Functioning bit
 (45 8)  (645 296)  (645 296)  LC_4 Logic Functioning bit
 (22 9)  (622 297)  (622 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (626 297)  (626 297)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (627 297)  (627 297)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 297)  (628 297)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 297)  (629 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 297)  (630 297)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 297)  (632 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (633 297)  (633 297)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.input_2_4
 (35 9)  (635 297)  (635 297)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.input_2_4
 (19 10)  (619 298)  (619 298)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (22 10)  (622 298)  (622 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (623 298)  (623 298)  routing T_12_18.sp4_v_b_47 <X> T_12_18.lc_trk_g2_7
 (24 10)  (624 298)  (624 298)  routing T_12_18.sp4_v_b_47 <X> T_12_18.lc_trk_g2_7
 (28 10)  (628 298)  (628 298)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 298)  (629 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 298)  (631 298)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 298)  (632 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 298)  (633 298)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 298)  (634 298)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 298)  (636 298)  LC_5 Logic Functioning bit
 (45 10)  (645 298)  (645 298)  LC_5 Logic Functioning bit
 (27 11)  (627 299)  (627 299)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 299)  (628 299)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 299)  (629 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 299)  (630 299)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 299)  (631 299)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 299)  (632 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (636 299)  (636 299)  LC_5 Logic Functioning bit
 (37 11)  (637 299)  (637 299)  LC_5 Logic Functioning bit
 (14 12)  (614 300)  (614 300)  routing T_12_18.sp4_v_t_21 <X> T_12_18.lc_trk_g3_0
 (25 12)  (625 300)  (625 300)  routing T_12_18.wire_logic_cluster/lc_2/out <X> T_12_18.lc_trk_g3_2
 (26 12)  (626 300)  (626 300)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 300)  (627 300)  routing T_12_18.lc_trk_g1_0 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 300)  (629 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 300)  (632 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 300)  (633 300)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 300)  (634 300)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 300)  (636 300)  LC_6 Logic Functioning bit
 (38 12)  (638 300)  (638 300)  LC_6 Logic Functioning bit
 (43 12)  (643 300)  (643 300)  LC_6 Logic Functioning bit
 (45 12)  (645 300)  (645 300)  LC_6 Logic Functioning bit
 (14 13)  (614 301)  (614 301)  routing T_12_18.sp4_v_t_21 <X> T_12_18.lc_trk_g3_0
 (16 13)  (616 301)  (616 301)  routing T_12_18.sp4_v_t_21 <X> T_12_18.lc_trk_g3_0
 (17 13)  (617 301)  (617 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (622 301)  (622 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (626 301)  (626 301)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 301)  (627 301)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 301)  (628 301)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 301)  (629 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (632 301)  (632 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (633 301)  (633 301)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.input_2_6
 (35 13)  (635 301)  (635 301)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.input_2_6
 (14 14)  (614 302)  (614 302)  routing T_12_18.wire_logic_cluster/lc_4/out <X> T_12_18.lc_trk_g3_4
 (22 14)  (622 302)  (622 302)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (623 302)  (623 302)  routing T_12_18.sp12_v_b_23 <X> T_12_18.lc_trk_g3_7
 (28 14)  (628 302)  (628 302)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 302)  (629 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 302)  (631 302)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 302)  (632 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 302)  (633 302)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 302)  (634 302)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 302)  (636 302)  LC_7 Logic Functioning bit
 (45 14)  (645 302)  (645 302)  LC_7 Logic Functioning bit
 (17 15)  (617 303)  (617 303)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (621 303)  (621 303)  routing T_12_18.sp12_v_b_23 <X> T_12_18.lc_trk_g3_7
 (27 15)  (627 303)  (627 303)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 303)  (628 303)  routing T_12_18.lc_trk_g3_0 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 303)  (629 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 303)  (630 303)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 303)  (631 303)  routing T_12_18.lc_trk_g3_7 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 303)  (632 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (635 303)  (635 303)  routing T_12_18.lc_trk_g0_3 <X> T_12_18.input_2_7
 (36 15)  (636 303)  (636 303)  LC_7 Logic Functioning bit
 (37 15)  (637 303)  (637 303)  LC_7 Logic Functioning bit


LogicTile_13_18

 (9 0)  (663 288)  (663 288)  routing T_13_18.sp4_v_t_36 <X> T_13_18.sp4_h_r_1
 (11 0)  (665 288)  (665 288)  routing T_13_18.sp4_h_r_9 <X> T_13_18.sp4_v_b_2
 (22 2)  (676 290)  (676 290)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (677 290)  (677 290)  routing T_13_18.sp12_h_l_12 <X> T_13_18.lc_trk_g0_7
 (22 4)  (676 292)  (676 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (677 292)  (677 292)  routing T_13_18.sp12_h_l_16 <X> T_13_18.lc_trk_g1_3
 (27 4)  (681 292)  (681 292)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 292)  (682 292)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 292)  (684 292)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 292)  (685 292)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 292)  (690 292)  LC_2 Logic Functioning bit
 (37 4)  (691 292)  (691 292)  LC_2 Logic Functioning bit
 (38 4)  (692 292)  (692 292)  LC_2 Logic Functioning bit
 (39 4)  (693 292)  (693 292)  LC_2 Logic Functioning bit
 (40 4)  (694 292)  (694 292)  LC_2 Logic Functioning bit
 (42 4)  (696 292)  (696 292)  LC_2 Logic Functioning bit
 (51 4)  (705 292)  (705 292)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (8 5)  (662 293)  (662 293)  routing T_13_18.sp4_v_t_36 <X> T_13_18.sp4_v_b_4
 (10 5)  (664 293)  (664 293)  routing T_13_18.sp4_v_t_36 <X> T_13_18.sp4_v_b_4
 (21 5)  (675 293)  (675 293)  routing T_13_18.sp12_h_l_16 <X> T_13_18.lc_trk_g1_3
 (26 5)  (680 293)  (680 293)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 293)  (681 293)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 293)  (685 293)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 293)  (686 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (687 293)  (687 293)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.input_2_2
 (34 5)  (688 293)  (688 293)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.input_2_2
 (35 5)  (689 293)  (689 293)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.input_2_2
 (37 5)  (691 293)  (691 293)  LC_2 Logic Functioning bit
 (39 5)  (693 293)  (693 293)  LC_2 Logic Functioning bit
 (41 5)  (695 293)  (695 293)  LC_2 Logic Functioning bit
 (42 5)  (696 293)  (696 293)  LC_2 Logic Functioning bit
 (43 5)  (697 293)  (697 293)  LC_2 Logic Functioning bit
 (5 9)  (659 297)  (659 297)  routing T_13_18.sp4_h_r_6 <X> T_13_18.sp4_v_b_6
 (8 9)  (662 297)  (662 297)  routing T_13_18.sp4_h_l_42 <X> T_13_18.sp4_v_b_7
 (9 9)  (663 297)  (663 297)  routing T_13_18.sp4_h_l_42 <X> T_13_18.sp4_v_b_7
 (13 12)  (667 300)  (667 300)  routing T_13_18.sp4_v_t_46 <X> T_13_18.sp4_v_b_11
 (22 12)  (676 300)  (676 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (677 300)  (677 300)  routing T_13_18.sp4_h_r_27 <X> T_13_18.lc_trk_g3_3
 (24 12)  (678 300)  (678 300)  routing T_13_18.sp4_h_r_27 <X> T_13_18.lc_trk_g3_3
 (21 13)  (675 301)  (675 301)  routing T_13_18.sp4_h_r_27 <X> T_13_18.lc_trk_g3_3
 (14 14)  (668 302)  (668 302)  routing T_13_18.sp4_v_b_36 <X> T_13_18.lc_trk_g3_4
 (14 15)  (668 303)  (668 303)  routing T_13_18.sp4_v_b_36 <X> T_13_18.lc_trk_g3_4
 (16 15)  (670 303)  (670 303)  routing T_13_18.sp4_v_b_36 <X> T_13_18.lc_trk_g3_4
 (17 15)  (671 303)  (671 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_14_18

 (4 0)  (712 288)  (712 288)  routing T_14_18.sp4_h_l_37 <X> T_14_18.sp4_v_b_0
 (5 1)  (713 289)  (713 289)  routing T_14_18.sp4_h_l_37 <X> T_14_18.sp4_v_b_0
 (2 8)  (710 296)  (710 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (19 10)  (727 298)  (727 298)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_15_18

 (4 4)  (766 292)  (766 292)  routing T_15_18.sp4_h_l_38 <X> T_15_18.sp4_v_b_3
 (5 5)  (767 293)  (767 293)  routing T_15_18.sp4_h_l_38 <X> T_15_18.sp4_v_b_3
 (8 9)  (770 297)  (770 297)  routing T_15_18.sp4_h_l_42 <X> T_15_18.sp4_v_b_7
 (9 9)  (771 297)  (771 297)  routing T_15_18.sp4_h_l_42 <X> T_15_18.sp4_v_b_7
 (4 12)  (766 300)  (766 300)  routing T_15_18.sp4_h_l_44 <X> T_15_18.sp4_v_b_9
 (5 13)  (767 301)  (767 301)  routing T_15_18.sp4_h_l_44 <X> T_15_18.sp4_v_b_9


LogicTile_16_18

 (26 4)  (842 292)  (842 292)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (31 4)  (847 292)  (847 292)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 292)  (848 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 292)  (849 292)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 292)  (850 292)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (853 292)  (853 292)  LC_2 Logic Functioning bit
 (39 4)  (855 292)  (855 292)  LC_2 Logic Functioning bit
 (40 4)  (856 292)  (856 292)  LC_2 Logic Functioning bit
 (41 4)  (857 292)  (857 292)  LC_2 Logic Functioning bit
 (42 4)  (858 292)  (858 292)  LC_2 Logic Functioning bit
 (43 4)  (859 292)  (859 292)  LC_2 Logic Functioning bit
 (28 5)  (844 293)  (844 293)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 293)  (845 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (852 293)  (852 293)  LC_2 Logic Functioning bit
 (38 5)  (854 293)  (854 293)  LC_2 Logic Functioning bit
 (40 5)  (856 293)  (856 293)  LC_2 Logic Functioning bit
 (41 5)  (857 293)  (857 293)  LC_2 Logic Functioning bit
 (42 5)  (858 293)  (858 293)  LC_2 Logic Functioning bit
 (43 5)  (859 293)  (859 293)  LC_2 Logic Functioning bit
 (26 6)  (842 294)  (842 294)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 294)  (843 294)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 294)  (844 294)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 294)  (845 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 294)  (846 294)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 294)  (848 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 294)  (849 294)  routing T_16_18.lc_trk_g2_0 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (50 6)  (866 294)  (866 294)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (842 295)  (842 295)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 295)  (843 295)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 295)  (844 295)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 295)  (845 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 295)  (846 295)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (39 7)  (855 295)  (855 295)  LC_3 Logic Functioning bit
 (14 9)  (830 297)  (830 297)  routing T_16_18.sp4_r_v_b_32 <X> T_16_18.lc_trk_g2_0
 (17 9)  (833 297)  (833 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (15 11)  (831 299)  (831 299)  routing T_16_18.tnr_op_4 <X> T_16_18.lc_trk_g2_4
 (17 11)  (833 299)  (833 299)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (14 14)  (830 302)  (830 302)  routing T_16_18.sp4_h_r_36 <X> T_16_18.lc_trk_g3_4
 (22 14)  (838 302)  (838 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (839 302)  (839 302)  routing T_16_18.sp4_h_r_31 <X> T_16_18.lc_trk_g3_7
 (24 14)  (840 302)  (840 302)  routing T_16_18.sp4_h_r_31 <X> T_16_18.lc_trk_g3_7
 (25 14)  (841 302)  (841 302)  routing T_16_18.rgt_op_6 <X> T_16_18.lc_trk_g3_6
 (15 15)  (831 303)  (831 303)  routing T_16_18.sp4_h_r_36 <X> T_16_18.lc_trk_g3_4
 (16 15)  (832 303)  (832 303)  routing T_16_18.sp4_h_r_36 <X> T_16_18.lc_trk_g3_4
 (17 15)  (833 303)  (833 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (837 303)  (837 303)  routing T_16_18.sp4_h_r_31 <X> T_16_18.lc_trk_g3_7
 (22 15)  (838 303)  (838 303)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (840 303)  (840 303)  routing T_16_18.rgt_op_6 <X> T_16_18.lc_trk_g3_6


LogicTile_17_18

 (26 0)  (900 288)  (900 288)  routing T_17_18.lc_trk_g0_4 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (902 288)  (902 288)  routing T_17_18.lc_trk_g2_1 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 288)  (903 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 288)  (905 288)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 288)  (906 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 288)  (907 288)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 288)  (908 288)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (37 0)  (911 288)  (911 288)  LC_0 Logic Functioning bit
 (39 0)  (913 288)  (913 288)  LC_0 Logic Functioning bit
 (40 0)  (914 288)  (914 288)  LC_0 Logic Functioning bit
 (42 0)  (916 288)  (916 288)  LC_0 Logic Functioning bit
 (29 1)  (903 289)  (903 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 289)  (905 289)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 289)  (906 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (908 289)  (908 289)  routing T_17_18.lc_trk_g1_1 <X> T_17_18.input_2_0
 (39 1)  (913 289)  (913 289)  LC_0 Logic Functioning bit
 (40 1)  (914 289)  (914 289)  LC_0 Logic Functioning bit
 (42 1)  (916 289)  (916 289)  LC_0 Logic Functioning bit
 (0 2)  (874 290)  (874 290)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (1 2)  (875 290)  (875 290)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (2 2)  (876 290)  (876 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (19 2)  (893 290)  (893 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (26 2)  (900 290)  (900 290)  routing T_17_18.lc_trk_g2_5 <X> T_17_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (902 290)  (902 290)  routing T_17_18.lc_trk_g2_0 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 290)  (903 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 290)  (905 290)  routing T_17_18.lc_trk_g0_4 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 290)  (906 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (38 2)  (912 290)  (912 290)  LC_1 Logic Functioning bit
 (41 2)  (915 290)  (915 290)  LC_1 Logic Functioning bit
 (45 2)  (919 290)  (919 290)  LC_1 Logic Functioning bit
 (50 2)  (924 290)  (924 290)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (888 291)  (888 291)  routing T_17_18.top_op_4 <X> T_17_18.lc_trk_g0_4
 (15 3)  (889 291)  (889 291)  routing T_17_18.top_op_4 <X> T_17_18.lc_trk_g0_4
 (17 3)  (891 291)  (891 291)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (28 3)  (902 291)  (902 291)  routing T_17_18.lc_trk_g2_5 <X> T_17_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 291)  (903 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (40 3)  (914 291)  (914 291)  LC_1 Logic Functioning bit
 (15 4)  (889 292)  (889 292)  routing T_17_18.sp4_h_r_9 <X> T_17_18.lc_trk_g1_1
 (16 4)  (890 292)  (890 292)  routing T_17_18.sp4_h_r_9 <X> T_17_18.lc_trk_g1_1
 (17 4)  (891 292)  (891 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (892 292)  (892 292)  routing T_17_18.sp4_h_r_9 <X> T_17_18.lc_trk_g1_1
 (25 4)  (899 292)  (899 292)  routing T_17_18.lft_op_2 <X> T_17_18.lc_trk_g1_2
 (22 5)  (896 293)  (896 293)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (898 293)  (898 293)  routing T_17_18.lft_op_2 <X> T_17_18.lc_trk_g1_2
 (14 6)  (888 294)  (888 294)  routing T_17_18.bnr_op_4 <X> T_17_18.lc_trk_g1_4
 (14 7)  (888 295)  (888 295)  routing T_17_18.bnr_op_4 <X> T_17_18.lc_trk_g1_4
 (17 7)  (891 295)  (891 295)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (11 8)  (885 296)  (885 296)  routing T_17_18.sp4_h_r_3 <X> T_17_18.sp4_v_b_8
 (14 8)  (888 296)  (888 296)  routing T_17_18.sp4_v_t_21 <X> T_17_18.lc_trk_g2_0
 (17 8)  (891 296)  (891 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (892 296)  (892 296)  routing T_17_18.wire_logic_cluster/lc_1/out <X> T_17_18.lc_trk_g2_1
 (14 9)  (888 297)  (888 297)  routing T_17_18.sp4_v_t_21 <X> T_17_18.lc_trk_g2_0
 (16 9)  (890 297)  (890 297)  routing T_17_18.sp4_v_t_21 <X> T_17_18.lc_trk_g2_0
 (17 9)  (891 297)  (891 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (5 10)  (879 298)  (879 298)  routing T_17_18.sp4_h_r_3 <X> T_17_18.sp4_h_l_43
 (17 10)  (891 298)  (891 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (900 298)  (900 298)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (902 298)  (902 298)  routing T_17_18.lc_trk_g2_0 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 298)  (903 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 298)  (905 298)  routing T_17_18.lc_trk_g0_4 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 298)  (906 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (909 298)  (909 298)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.input_2_5
 (36 10)  (910 298)  (910 298)  LC_5 Logic Functioning bit
 (37 10)  (911 298)  (911 298)  LC_5 Logic Functioning bit
 (39 10)  (913 298)  (913 298)  LC_5 Logic Functioning bit
 (40 10)  (914 298)  (914 298)  LC_5 Logic Functioning bit
 (43 10)  (917 298)  (917 298)  LC_5 Logic Functioning bit
 (4 11)  (878 299)  (878 299)  routing T_17_18.sp4_h_r_3 <X> T_17_18.sp4_h_l_43
 (18 11)  (892 299)  (892 299)  routing T_17_18.sp4_r_v_b_37 <X> T_17_18.lc_trk_g2_5
 (26 11)  (900 299)  (900 299)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 299)  (901 299)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 299)  (902 299)  routing T_17_18.lc_trk_g3_6 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 299)  (903 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (32 11)  (906 299)  (906 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (908 299)  (908 299)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.input_2_5
 (36 11)  (910 299)  (910 299)  LC_5 Logic Functioning bit
 (37 11)  (911 299)  (911 299)  LC_5 Logic Functioning bit
 (38 11)  (912 299)  (912 299)  LC_5 Logic Functioning bit
 (41 11)  (915 299)  (915 299)  LC_5 Logic Functioning bit
 (43 11)  (917 299)  (917 299)  LC_5 Logic Functioning bit
 (28 12)  (902 300)  (902 300)  routing T_17_18.lc_trk_g2_5 <X> T_17_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 300)  (903 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 300)  (904 300)  routing T_17_18.lc_trk_g2_5 <X> T_17_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 300)  (906 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 300)  (908 300)  routing T_17_18.lc_trk_g1_2 <X> T_17_18.wire_logic_cluster/lc_6/in_3
 (38 12)  (912 300)  (912 300)  LC_6 Logic Functioning bit
 (45 12)  (919 300)  (919 300)  LC_6 Logic Functioning bit
 (50 12)  (924 300)  (924 300)  Cascade bit: LH_LC06_inmux02_5

 (4 13)  (878 301)  (878 301)  routing T_17_18.sp4_h_l_36 <X> T_17_18.sp4_h_r_9
 (6 13)  (880 301)  (880 301)  routing T_17_18.sp4_h_l_36 <X> T_17_18.sp4_h_r_9
 (28 13)  (902 301)  (902 301)  routing T_17_18.lc_trk_g2_0 <X> T_17_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 301)  (903 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 301)  (905 301)  routing T_17_18.lc_trk_g1_2 <X> T_17_18.wire_logic_cluster/lc_6/in_3
 (38 13)  (912 301)  (912 301)  LC_6 Logic Functioning bit
 (41 13)  (915 301)  (915 301)  LC_6 Logic Functioning bit
 (25 14)  (899 302)  (899 302)  routing T_17_18.wire_logic_cluster/lc_6/out <X> T_17_18.lc_trk_g3_6
 (22 15)  (896 303)  (896 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_18_18

 (9 10)  (937 298)  (937 298)  routing T_18_18.sp4_v_b_7 <X> T_18_18.sp4_h_l_42
 (19 10)  (947 298)  (947 298)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (19 15)  (947 303)  (947 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_18

 (5 5)  (987 293)  (987 293)  routing T_19_18.sp4_h_r_3 <X> T_19_18.sp4_v_b_3


LogicTile_20_18

 (19 15)  (1055 303)  (1055 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_22_18

 (11 12)  (1155 300)  (1155 300)  routing T_22_18.sp4_v_t_45 <X> T_22_18.sp4_v_b_11
 (12 13)  (1156 301)  (1156 301)  routing T_22_18.sp4_v_t_45 <X> T_22_18.sp4_v_b_11


LogicTile_28_18

 (3 2)  (1459 290)  (1459 290)  routing T_28_18.sp12_v_t_23 <X> T_28_18.sp12_h_l_23


LogicTile_30_18

 (3 2)  (1567 290)  (1567 290)  routing T_30_18.sp12_v_t_23 <X> T_30_18.sp12_h_l_23


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (6 2)  (11 274)  (11 274)  routing T_0_17.span12_horz_11 <X> T_0_17.lc_trk_g0_3
 (7 2)  (10 274)  (10 274)  Enable bit of Mux _local_links/g0_mux_3 => span12_horz_11 lc_trk_g0_3
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (14 4)  (3 276)  (3 276)  routing T_0_17.lc_trk_g0_3 <X> T_0_17.wire_gbuf/in
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in
 (17 5)  (0 277)  (0 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (16 9)  (1 281)  (1 281)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit


LogicTile_4_17

 (3 1)  (183 273)  (183 273)  routing T_4_17.sp12_h_l_23 <X> T_4_17.sp12_v_b_0


LogicTile_5_17

 (17 2)  (251 274)  (251 274)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (15 6)  (249 278)  (249 278)  routing T_5_17.sp4_v_b_21 <X> T_5_17.lc_trk_g1_5
 (16 6)  (250 278)  (250 278)  routing T_5_17.sp4_v_b_21 <X> T_5_17.lc_trk_g1_5
 (17 6)  (251 278)  (251 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (1 8)  (235 280)  (235 280)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (1 9)  (235 281)  (235 281)  routing T_5_17.glb_netwk_4 <X> T_5_17.glb2local_1
 (26 12)  (260 284)  (260 284)  routing T_5_17.lc_trk_g1_5 <X> T_5_17.wire_logic_cluster/lc_6/in_0
 (29 12)  (263 284)  (263 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 284)  (264 284)  routing T_5_17.lc_trk_g0_5 <X> T_5_17.wire_logic_cluster/lc_6/in_1
 (36 12)  (270 284)  (270 284)  LC_6 Logic Functioning bit
 (38 12)  (272 284)  (272 284)  LC_6 Logic Functioning bit
 (41 12)  (275 284)  (275 284)  LC_6 Logic Functioning bit
 (43 12)  (277 284)  (277 284)  LC_6 Logic Functioning bit
 (48 12)  (282 284)  (282 284)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (27 13)  (261 285)  (261 285)  routing T_5_17.lc_trk_g1_5 <X> T_5_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 285)  (263 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (270 285)  (270 285)  LC_6 Logic Functioning bit
 (37 13)  (271 285)  (271 285)  LC_6 Logic Functioning bit
 (38 13)  (272 285)  (272 285)  LC_6 Logic Functioning bit
 (39 13)  (273 285)  (273 285)  LC_6 Logic Functioning bit
 (40 13)  (274 285)  (274 285)  LC_6 Logic Functioning bit
 (41 13)  (275 285)  (275 285)  LC_6 Logic Functioning bit
 (42 13)  (276 285)  (276 285)  LC_6 Logic Functioning bit
 (43 13)  (277 285)  (277 285)  LC_6 Logic Functioning bit


RAM_Tile_8_17

 (2 12)  (398 284)  (398 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_17

 (13 12)  (559 284)  (559 284)  routing T_11_17.sp4_h_l_46 <X> T_11_17.sp4_v_b_11
 (12 13)  (558 285)  (558 285)  routing T_11_17.sp4_h_l_46 <X> T_11_17.sp4_v_b_11


LogicTile_12_17

 (17 0)  (617 272)  (617 272)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (618 272)  (618 272)  routing T_12_17.bnr_op_1 <X> T_12_17.lc_trk_g0_1
 (18 1)  (618 273)  (618 273)  routing T_12_17.bnr_op_1 <X> T_12_17.lc_trk_g0_1
 (14 3)  (614 275)  (614 275)  routing T_12_17.top_op_4 <X> T_12_17.lc_trk_g0_4
 (15 3)  (615 275)  (615 275)  routing T_12_17.top_op_4 <X> T_12_17.lc_trk_g0_4
 (17 3)  (617 275)  (617 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 4)  (626 276)  (626 276)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 276)  (631 276)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 276)  (634 276)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 276)  (635 276)  routing T_12_17.lc_trk_g0_4 <X> T_12_17.input_2_2
 (38 4)  (638 276)  (638 276)  LC_2 Logic Functioning bit
 (26 5)  (626 277)  (626 277)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 277)  (627 277)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 277)  (629 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 277)  (631 277)  routing T_12_17.lc_trk_g1_6 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 277)  (632 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (3 6)  (603 278)  (603 278)  routing T_12_17.sp12_h_r_0 <X> T_12_17.sp12_v_t_23
 (15 6)  (615 278)  (615 278)  routing T_12_17.top_op_5 <X> T_12_17.lc_trk_g1_5
 (17 6)  (617 278)  (617 278)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (622 278)  (622 278)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (624 278)  (624 278)  routing T_12_17.top_op_7 <X> T_12_17.lc_trk_g1_7
 (27 6)  (627 278)  (627 278)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 278)  (629 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 278)  (630 278)  routing T_12_17.lc_trk_g1_5 <X> T_12_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 278)  (631 278)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 278)  (632 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 278)  (633 278)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 278)  (634 278)  routing T_12_17.lc_trk_g3_5 <X> T_12_17.wire_logic_cluster/lc_3/in_3
 (42 6)  (642 278)  (642 278)  LC_3 Logic Functioning bit
 (50 6)  (650 278)  (650 278)  Cascade bit: LH_LC03_inmux02_5

 (3 7)  (603 279)  (603 279)  routing T_12_17.sp12_h_r_0 <X> T_12_17.sp12_v_t_23
 (18 7)  (618 279)  (618 279)  routing T_12_17.top_op_5 <X> T_12_17.lc_trk_g1_5
 (21 7)  (621 279)  (621 279)  routing T_12_17.top_op_7 <X> T_12_17.lc_trk_g1_7
 (22 7)  (622 279)  (622 279)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (624 279)  (624 279)  routing T_12_17.top_op_6 <X> T_12_17.lc_trk_g1_6
 (25 7)  (625 279)  (625 279)  routing T_12_17.top_op_6 <X> T_12_17.lc_trk_g1_6
 (42 7)  (642 279)  (642 279)  LC_3 Logic Functioning bit
 (15 14)  (615 286)  (615 286)  routing T_12_17.sp4_v_t_32 <X> T_12_17.lc_trk_g3_5
 (16 14)  (616 286)  (616 286)  routing T_12_17.sp4_v_t_32 <X> T_12_17.lc_trk_g3_5
 (17 14)  (617 286)  (617 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5


LogicTile_13_17

 (9 0)  (663 272)  (663 272)  routing T_13_17.sp4_v_t_36 <X> T_13_17.sp4_h_r_1
 (15 0)  (669 272)  (669 272)  routing T_13_17.sp4_h_r_1 <X> T_13_17.lc_trk_g0_1
 (16 0)  (670 272)  (670 272)  routing T_13_17.sp4_h_r_1 <X> T_13_17.lc_trk_g0_1
 (17 0)  (671 272)  (671 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (18 1)  (672 273)  (672 273)  routing T_13_17.sp4_h_r_1 <X> T_13_17.lc_trk_g0_1
 (22 1)  (676 273)  (676 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (677 273)  (677 273)  routing T_13_17.sp4_v_b_18 <X> T_13_17.lc_trk_g0_2
 (24 1)  (678 273)  (678 273)  routing T_13_17.sp4_v_b_18 <X> T_13_17.lc_trk_g0_2
 (21 2)  (675 274)  (675 274)  routing T_13_17.sp4_v_b_15 <X> T_13_17.lc_trk_g0_7
 (22 2)  (676 274)  (676 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (677 274)  (677 274)  routing T_13_17.sp4_v_b_15 <X> T_13_17.lc_trk_g0_7
 (21 3)  (675 275)  (675 275)  routing T_13_17.sp4_v_b_15 <X> T_13_17.lc_trk_g0_7
 (22 3)  (676 275)  (676 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (677 275)  (677 275)  routing T_13_17.sp4_v_b_22 <X> T_13_17.lc_trk_g0_6
 (24 3)  (678 275)  (678 275)  routing T_13_17.sp4_v_b_22 <X> T_13_17.lc_trk_g0_6
 (26 4)  (680 276)  (680 276)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 276)  (683 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 276)  (685 276)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 276)  (690 276)  LC_2 Logic Functioning bit
 (37 4)  (691 276)  (691 276)  LC_2 Logic Functioning bit
 (39 4)  (693 276)  (693 276)  LC_2 Logic Functioning bit
 (40 4)  (694 276)  (694 276)  LC_2 Logic Functioning bit
 (41 4)  (695 276)  (695 276)  LC_2 Logic Functioning bit
 (42 4)  (696 276)  (696 276)  LC_2 Logic Functioning bit
 (51 4)  (705 276)  (705 276)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (26 5)  (680 277)  (680 277)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 277)  (685 277)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 277)  (686 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (689 277)  (689 277)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.input_2_2
 (36 5)  (690 277)  (690 277)  LC_2 Logic Functioning bit
 (37 5)  (691 277)  (691 277)  LC_2 Logic Functioning bit
 (40 5)  (694 277)  (694 277)  LC_2 Logic Functioning bit
 (41 5)  (695 277)  (695 277)  LC_2 Logic Functioning bit
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 286)  (684 286)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (689 286)  (689 286)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.input_2_7
 (36 14)  (690 286)  (690 286)  LC_7 Logic Functioning bit
 (37 14)  (691 286)  (691 286)  LC_7 Logic Functioning bit
 (38 14)  (692 286)  (692 286)  LC_7 Logic Functioning bit
 (40 14)  (694 286)  (694 286)  LC_7 Logic Functioning bit
 (41 14)  (695 286)  (695 286)  LC_7 Logic Functioning bit
 (43 14)  (697 286)  (697 286)  LC_7 Logic Functioning bit
 (29 15)  (683 287)  (683 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 287)  (684 287)  routing T_13_17.lc_trk_g0_6 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 287)  (685 287)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 287)  (686 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (689 287)  (689 287)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.input_2_7
 (36 15)  (690 287)  (690 287)  LC_7 Logic Functioning bit
 (37 15)  (691 287)  (691 287)  LC_7 Logic Functioning bit
 (40 15)  (694 287)  (694 287)  LC_7 Logic Functioning bit
 (41 15)  (695 287)  (695 287)  LC_7 Logic Functioning bit
 (42 15)  (696 287)  (696 287)  LC_7 Logic Functioning bit
 (52 15)  (706 287)  (706 287)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_14_17

 (5 1)  (713 273)  (713 273)  routing T_14_17.sp4_h_r_0 <X> T_14_17.sp4_v_b_0


LogicTile_15_17

 (25 2)  (787 274)  (787 274)  routing T_15_17.sp4_v_t_3 <X> T_15_17.lc_trk_g0_6
 (29 2)  (791 274)  (791 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 274)  (792 274)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 274)  (793 274)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 274)  (794 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (798 274)  (798 274)  LC_1 Logic Functioning bit
 (37 2)  (799 274)  (799 274)  LC_1 Logic Functioning bit
 (40 2)  (802 274)  (802 274)  LC_1 Logic Functioning bit
 (41 2)  (803 274)  (803 274)  LC_1 Logic Functioning bit
 (15 3)  (777 275)  (777 275)  routing T_15_17.sp4_v_t_9 <X> T_15_17.lc_trk_g0_4
 (16 3)  (778 275)  (778 275)  routing T_15_17.sp4_v_t_9 <X> T_15_17.lc_trk_g0_4
 (17 3)  (779 275)  (779 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (784 275)  (784 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (785 275)  (785 275)  routing T_15_17.sp4_v_t_3 <X> T_15_17.lc_trk_g0_6
 (25 3)  (787 275)  (787 275)  routing T_15_17.sp4_v_t_3 <X> T_15_17.lc_trk_g0_6
 (28 3)  (790 275)  (790 275)  routing T_15_17.lc_trk_g2_1 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 275)  (791 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 275)  (792 275)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (794 275)  (794 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (796 275)  (796 275)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.input_2_1
 (35 3)  (797 275)  (797 275)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.input_2_1
 (36 3)  (798 275)  (798 275)  LC_1 Logic Functioning bit
 (37 3)  (799 275)  (799 275)  LC_1 Logic Functioning bit
 (39 3)  (801 275)  (801 275)  LC_1 Logic Functioning bit
 (40 3)  (802 275)  (802 275)  LC_1 Logic Functioning bit
 (41 3)  (803 275)  (803 275)  LC_1 Logic Functioning bit
 (42 3)  (804 275)  (804 275)  LC_1 Logic Functioning bit
 (47 3)  (809 275)  (809 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (22 5)  (784 277)  (784 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (785 277)  (785 277)  routing T_15_17.sp4_v_b_18 <X> T_15_17.lc_trk_g1_2
 (24 5)  (786 277)  (786 277)  routing T_15_17.sp4_v_b_18 <X> T_15_17.lc_trk_g1_2
 (3 6)  (765 278)  (765 278)  routing T_15_17.sp12_v_b_0 <X> T_15_17.sp12_v_t_23
 (15 8)  (777 280)  (777 280)  routing T_15_17.sp4_h_r_25 <X> T_15_17.lc_trk_g2_1
 (16 8)  (778 280)  (778 280)  routing T_15_17.sp4_h_r_25 <X> T_15_17.lc_trk_g2_1
 (17 8)  (779 280)  (779 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (780 281)  (780 281)  routing T_15_17.sp4_h_r_25 <X> T_15_17.lc_trk_g2_1


LogicTile_16_17

 (3 0)  (819 272)  (819 272)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_b_0
 (25 0)  (841 272)  (841 272)  routing T_16_17.sp4_h_r_10 <X> T_16_17.lc_trk_g0_2
 (3 1)  (819 273)  (819 273)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_b_0
 (22 1)  (838 273)  (838 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (839 273)  (839 273)  routing T_16_17.sp4_h_r_10 <X> T_16_17.lc_trk_g0_2
 (24 1)  (840 273)  (840 273)  routing T_16_17.sp4_h_r_10 <X> T_16_17.lc_trk_g0_2
 (0 2)  (816 274)  (816 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (1 2)  (817 274)  (817 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 3)  (838 275)  (838 275)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (840 275)  (840 275)  routing T_16_17.bot_op_6 <X> T_16_17.lc_trk_g0_6
 (14 4)  (830 276)  (830 276)  routing T_16_17.sp12_h_r_0 <X> T_16_17.lc_trk_g1_0
 (14 5)  (830 277)  (830 277)  routing T_16_17.sp12_h_r_0 <X> T_16_17.lc_trk_g1_0
 (15 5)  (831 277)  (831 277)  routing T_16_17.sp12_h_r_0 <X> T_16_17.lc_trk_g1_0
 (17 5)  (833 277)  (833 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (3 6)  (819 278)  (819 278)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (21 6)  (837 278)  (837 278)  routing T_16_17.wire_logic_cluster/lc_7/out <X> T_16_17.lc_trk_g1_7
 (22 6)  (838 278)  (838 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (31 6)  (847 278)  (847 278)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 278)  (848 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 278)  (850 278)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 278)  (852 278)  LC_3 Logic Functioning bit
 (38 6)  (854 278)  (854 278)  LC_3 Logic Functioning bit
 (45 6)  (861 278)  (861 278)  LC_3 Logic Functioning bit
 (3 7)  (819 279)  (819 279)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (27 7)  (843 279)  (843 279)  routing T_16_17.lc_trk_g1_0 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 279)  (845 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 279)  (847 279)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (37 7)  (853 279)  (853 279)  LC_3 Logic Functioning bit
 (39 7)  (855 279)  (855 279)  LC_3 Logic Functioning bit
 (4 8)  (820 280)  (820 280)  routing T_16_17.sp4_h_l_43 <X> T_16_17.sp4_v_b_6
 (8 8)  (824 280)  (824 280)  routing T_16_17.sp4_v_b_1 <X> T_16_17.sp4_h_r_7
 (9 8)  (825 280)  (825 280)  routing T_16_17.sp4_v_b_1 <X> T_16_17.sp4_h_r_7
 (10 8)  (826 280)  (826 280)  routing T_16_17.sp4_v_b_1 <X> T_16_17.sp4_h_r_7
 (14 8)  (830 280)  (830 280)  routing T_16_17.rgt_op_0 <X> T_16_17.lc_trk_g2_0
 (15 8)  (831 280)  (831 280)  routing T_16_17.rgt_op_1 <X> T_16_17.lc_trk_g2_1
 (17 8)  (833 280)  (833 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (834 280)  (834 280)  routing T_16_17.rgt_op_1 <X> T_16_17.lc_trk_g2_1
 (21 8)  (837 280)  (837 280)  routing T_16_17.wire_logic_cluster/lc_3/out <X> T_16_17.lc_trk_g2_3
 (22 8)  (838 280)  (838 280)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (842 280)  (842 280)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (844 280)  (844 280)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 280)  (845 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 280)  (848 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 280)  (849 280)  routing T_16_17.lc_trk_g2_1 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 280)  (852 280)  LC_4 Logic Functioning bit
 (38 8)  (854 280)  (854 280)  LC_4 Logic Functioning bit
 (41 8)  (857 280)  (857 280)  LC_4 Logic Functioning bit
 (42 8)  (858 280)  (858 280)  LC_4 Logic Functioning bit
 (43 8)  (859 280)  (859 280)  LC_4 Logic Functioning bit
 (5 9)  (821 281)  (821 281)  routing T_16_17.sp4_h_l_43 <X> T_16_17.sp4_v_b_6
 (15 9)  (831 281)  (831 281)  routing T_16_17.rgt_op_0 <X> T_16_17.lc_trk_g2_0
 (17 9)  (833 281)  (833 281)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (26 9)  (842 281)  (842 281)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 281)  (845 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 281)  (846 281)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (32 9)  (848 281)  (848 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (851 281)  (851 281)  routing T_16_17.lc_trk_g0_2 <X> T_16_17.input_2_4
 (36 9)  (852 281)  (852 281)  LC_4 Logic Functioning bit
 (37 9)  (853 281)  (853 281)  LC_4 Logic Functioning bit
 (38 9)  (854 281)  (854 281)  LC_4 Logic Functioning bit
 (39 9)  (855 281)  (855 281)  LC_4 Logic Functioning bit
 (40 9)  (856 281)  (856 281)  LC_4 Logic Functioning bit
 (41 9)  (857 281)  (857 281)  LC_4 Logic Functioning bit
 (42 9)  (858 281)  (858 281)  LC_4 Logic Functioning bit
 (43 9)  (859 281)  (859 281)  LC_4 Logic Functioning bit
 (25 10)  (841 282)  (841 282)  routing T_16_17.wire_logic_cluster/lc_6/out <X> T_16_17.lc_trk_g2_6
 (31 10)  (847 282)  (847 282)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 282)  (848 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 282)  (849 282)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 282)  (852 282)  LC_5 Logic Functioning bit
 (38 10)  (854 282)  (854 282)  LC_5 Logic Functioning bit
 (45 10)  (861 282)  (861 282)  LC_5 Logic Functioning bit
 (47 10)  (863 282)  (863 282)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (4 11)  (820 283)  (820 283)  routing T_16_17.sp4_h_r_10 <X> T_16_17.sp4_h_l_43
 (6 11)  (822 283)  (822 283)  routing T_16_17.sp4_h_r_10 <X> T_16_17.sp4_h_l_43
 (22 11)  (838 283)  (838 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (843 283)  (843 283)  routing T_16_17.lc_trk_g1_0 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 283)  (845 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 283)  (847 283)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (37 11)  (853 283)  (853 283)  LC_5 Logic Functioning bit
 (39 11)  (855 283)  (855 283)  LC_5 Logic Functioning bit
 (27 12)  (843 284)  (843 284)  routing T_16_17.lc_trk_g1_0 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 284)  (845 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 284)  (848 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 284)  (849 284)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 284)  (852 284)  LC_6 Logic Functioning bit
 (38 12)  (854 284)  (854 284)  LC_6 Logic Functioning bit
 (45 12)  (861 284)  (861 284)  LC_6 Logic Functioning bit
 (31 13)  (847 285)  (847 285)  routing T_16_17.lc_trk_g2_3 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 285)  (852 285)  LC_6 Logic Functioning bit
 (38 13)  (854 285)  (854 285)  LC_6 Logic Functioning bit
 (32 14)  (848 286)  (848 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 286)  (849 286)  routing T_16_17.lc_trk_g2_0 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 286)  (852 286)  LC_7 Logic Functioning bit
 (38 14)  (854 286)  (854 286)  LC_7 Logic Functioning bit
 (45 14)  (861 286)  (861 286)  LC_7 Logic Functioning bit
 (27 15)  (843 287)  (843 287)  routing T_16_17.lc_trk_g1_0 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 287)  (845 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (37 15)  (853 287)  (853 287)  LC_7 Logic Functioning bit
 (39 15)  (855 287)  (855 287)  LC_7 Logic Functioning bit


LogicTile_17_17

 (15 0)  (889 272)  (889 272)  routing T_17_17.top_op_1 <X> T_17_17.lc_trk_g0_1
 (17 0)  (891 272)  (891 272)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (896 272)  (896 272)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (898 272)  (898 272)  routing T_17_17.bot_op_3 <X> T_17_17.lc_trk_g0_3
 (29 0)  (903 272)  (903 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (35 0)  (909 272)  (909 272)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.input_2_0
 (38 0)  (912 272)  (912 272)  LC_0 Logic Functioning bit
 (41 0)  (915 272)  (915 272)  LC_0 Logic Functioning bit
 (8 1)  (882 273)  (882 273)  routing T_17_17.sp4_h_r_1 <X> T_17_17.sp4_v_b_1
 (18 1)  (892 273)  (892 273)  routing T_17_17.top_op_1 <X> T_17_17.lc_trk_g0_1
 (28 1)  (902 273)  (902 273)  routing T_17_17.lc_trk_g2_0 <X> T_17_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 273)  (903 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (906 273)  (906 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (907 273)  (907 273)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.input_2_0
 (34 1)  (908 273)  (908 273)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.input_2_0
 (0 2)  (874 274)  (874 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (1 2)  (875 274)  (875 274)  routing T_17_17.glb_netwk_6 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (901 274)  (901 274)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 274)  (902 274)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 274)  (903 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 274)  (904 274)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (906 274)  (906 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 274)  (907 274)  routing T_17_17.lc_trk_g2_0 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 274)  (910 274)  LC_1 Logic Functioning bit
 (37 2)  (911 274)  (911 274)  LC_1 Logic Functioning bit
 (38 2)  (912 274)  (912 274)  LC_1 Logic Functioning bit
 (39 2)  (913 274)  (913 274)  LC_1 Logic Functioning bit
 (40 2)  (914 274)  (914 274)  LC_1 Logic Functioning bit
 (42 2)  (916 274)  (916 274)  LC_1 Logic Functioning bit
 (22 3)  (896 275)  (896 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (897 275)  (897 275)  routing T_17_17.sp4_h_r_6 <X> T_17_17.lc_trk_g0_6
 (24 3)  (898 275)  (898 275)  routing T_17_17.sp4_h_r_6 <X> T_17_17.lc_trk_g0_6
 (25 3)  (899 275)  (899 275)  routing T_17_17.sp4_h_r_6 <X> T_17_17.lc_trk_g0_6
 (36 3)  (910 275)  (910 275)  LC_1 Logic Functioning bit
 (37 3)  (911 275)  (911 275)  LC_1 Logic Functioning bit
 (38 3)  (912 275)  (912 275)  LC_1 Logic Functioning bit
 (39 3)  (913 275)  (913 275)  LC_1 Logic Functioning bit
 (40 3)  (914 275)  (914 275)  LC_1 Logic Functioning bit
 (42 3)  (916 275)  (916 275)  LC_1 Logic Functioning bit
 (21 4)  (895 276)  (895 276)  routing T_17_17.sp12_h_r_3 <X> T_17_17.lc_trk_g1_3
 (22 4)  (896 276)  (896 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (898 276)  (898 276)  routing T_17_17.sp12_h_r_3 <X> T_17_17.lc_trk_g1_3
 (26 4)  (900 276)  (900 276)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (902 276)  (902 276)  routing T_17_17.lc_trk_g2_3 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 276)  (903 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 276)  (906 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 276)  (907 276)  routing T_17_17.lc_trk_g2_1 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 276)  (910 276)  LC_2 Logic Functioning bit
 (41 4)  (915 276)  (915 276)  LC_2 Logic Functioning bit
 (43 4)  (917 276)  (917 276)  LC_2 Logic Functioning bit
 (50 4)  (924 276)  (924 276)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (895 277)  (895 277)  routing T_17_17.sp12_h_r_3 <X> T_17_17.lc_trk_g1_3
 (26 5)  (900 277)  (900 277)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 277)  (903 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 277)  (904 277)  routing T_17_17.lc_trk_g2_3 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (37 5)  (911 277)  (911 277)  LC_2 Logic Functioning bit
 (41 5)  (915 277)  (915 277)  LC_2 Logic Functioning bit
 (43 5)  (917 277)  (917 277)  LC_2 Logic Functioning bit
 (27 6)  (901 278)  (901 278)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 278)  (903 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 278)  (906 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 278)  (907 278)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 278)  (908 278)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 278)  (910 278)  LC_3 Logic Functioning bit
 (38 6)  (912 278)  (912 278)  LC_3 Logic Functioning bit
 (43 6)  (917 278)  (917 278)  LC_3 Logic Functioning bit
 (45 6)  (919 278)  (919 278)  LC_3 Logic Functioning bit
 (48 6)  (922 278)  (922 278)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (924 278)  (924 278)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (900 279)  (900 279)  routing T_17_17.lc_trk_g2_3 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 279)  (902 279)  routing T_17_17.lc_trk_g2_3 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 279)  (903 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 279)  (904 279)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 279)  (905 279)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (910 279)  (910 279)  LC_3 Logic Functioning bit
 (37 7)  (911 279)  (911 279)  LC_3 Logic Functioning bit
 (38 7)  (912 279)  (912 279)  LC_3 Logic Functioning bit
 (39 7)  (913 279)  (913 279)  LC_3 Logic Functioning bit
 (40 7)  (914 279)  (914 279)  LC_3 Logic Functioning bit
 (42 7)  (916 279)  (916 279)  LC_3 Logic Functioning bit
 (43 7)  (917 279)  (917 279)  LC_3 Logic Functioning bit
 (48 7)  (922 279)  (922 279)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (14 8)  (888 280)  (888 280)  routing T_17_17.sp4_v_t_21 <X> T_17_17.lc_trk_g2_0
 (15 8)  (889 280)  (889 280)  routing T_17_17.rgt_op_1 <X> T_17_17.lc_trk_g2_1
 (17 8)  (891 280)  (891 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (892 280)  (892 280)  routing T_17_17.rgt_op_1 <X> T_17_17.lc_trk_g2_1
 (21 8)  (895 280)  (895 280)  routing T_17_17.wire_logic_cluster/lc_3/out <X> T_17_17.lc_trk_g2_3
 (22 8)  (896 280)  (896 280)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (14 9)  (888 281)  (888 281)  routing T_17_17.sp4_v_t_21 <X> T_17_17.lc_trk_g2_0
 (16 9)  (890 281)  (890 281)  routing T_17_17.sp4_v_t_21 <X> T_17_17.lc_trk_g2_0
 (17 9)  (891 281)  (891 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (15 10)  (889 282)  (889 282)  routing T_17_17.sp4_v_t_32 <X> T_17_17.lc_trk_g2_5
 (16 10)  (890 282)  (890 282)  routing T_17_17.sp4_v_t_32 <X> T_17_17.lc_trk_g2_5
 (17 10)  (891 282)  (891 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 10)  (899 282)  (899 282)  routing T_17_17.bnl_op_6 <X> T_17_17.lc_trk_g2_6
 (28 10)  (902 282)  (902 282)  routing T_17_17.lc_trk_g2_0 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 282)  (903 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 282)  (905 282)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 282)  (906 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 282)  (907 282)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 282)  (909 282)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.input_2_5
 (36 10)  (910 282)  (910 282)  LC_5 Logic Functioning bit
 (37 10)  (911 282)  (911 282)  LC_5 Logic Functioning bit
 (39 10)  (913 282)  (913 282)  LC_5 Logic Functioning bit
 (22 11)  (896 283)  (896 283)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (899 283)  (899 283)  routing T_17_17.bnl_op_6 <X> T_17_17.lc_trk_g2_6
 (26 11)  (900 283)  (900 283)  routing T_17_17.lc_trk_g0_3 <X> T_17_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 283)  (903 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 283)  (905 283)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 283)  (906 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (907 283)  (907 283)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.input_2_5
 (36 11)  (910 283)  (910 283)  LC_5 Logic Functioning bit
 (37 11)  (911 283)  (911 283)  LC_5 Logic Functioning bit
 (38 11)  (912 283)  (912 283)  LC_5 Logic Functioning bit
 (39 11)  (913 283)  (913 283)  LC_5 Logic Functioning bit
 (22 12)  (896 284)  (896 284)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (898 284)  (898 284)  routing T_17_17.tnl_op_3 <X> T_17_17.lc_trk_g3_3
 (26 12)  (900 284)  (900 284)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 284)  (903 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 284)  (906 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 284)  (907 284)  routing T_17_17.lc_trk_g2_1 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 284)  (910 284)  LC_6 Logic Functioning bit
 (38 12)  (912 284)  (912 284)  LC_6 Logic Functioning bit
 (8 13)  (882 285)  (882 285)  routing T_17_17.sp4_h_l_47 <X> T_17_17.sp4_v_b_10
 (9 13)  (883 285)  (883 285)  routing T_17_17.sp4_h_l_47 <X> T_17_17.sp4_v_b_10
 (21 13)  (895 285)  (895 285)  routing T_17_17.tnl_op_3 <X> T_17_17.lc_trk_g3_3
 (26 13)  (900 285)  (900 285)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 285)  (903 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (910 285)  (910 285)  LC_6 Logic Functioning bit
 (37 13)  (911 285)  (911 285)  LC_6 Logic Functioning bit
 (38 13)  (912 285)  (912 285)  LC_6 Logic Functioning bit
 (39 13)  (913 285)  (913 285)  LC_6 Logic Functioning bit
 (41 13)  (915 285)  (915 285)  LC_6 Logic Functioning bit
 (43 13)  (917 285)  (917 285)  LC_6 Logic Functioning bit
 (15 14)  (889 286)  (889 286)  routing T_17_17.sp4_v_t_32 <X> T_17_17.lc_trk_g3_5
 (16 14)  (890 286)  (890 286)  routing T_17_17.sp4_v_t_32 <X> T_17_17.lc_trk_g3_5
 (17 14)  (891 286)  (891 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5


LogicTile_18_17

 (17 0)  (945 272)  (945 272)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (946 272)  (946 272)  routing T_18_17.wire_logic_cluster/lc_1/out <X> T_18_17.lc_trk_g0_1
 (5 1)  (933 273)  (933 273)  routing T_18_17.sp4_h_r_0 <X> T_18_17.sp4_v_b_0
 (14 1)  (942 273)  (942 273)  routing T_18_17.sp4_h_r_0 <X> T_18_17.lc_trk_g0_0
 (15 1)  (943 273)  (943 273)  routing T_18_17.sp4_h_r_0 <X> T_18_17.lc_trk_g0_0
 (16 1)  (944 273)  (944 273)  routing T_18_17.sp4_h_r_0 <X> T_18_17.lc_trk_g0_0
 (17 1)  (945 273)  (945 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (0 2)  (928 274)  (928 274)  routing T_18_17.glb_netwk_6 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (1 2)  (929 274)  (929 274)  routing T_18_17.glb_netwk_6 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (2 2)  (930 274)  (930 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (932 274)  (932 274)  routing T_18_17.sp4_h_r_0 <X> T_18_17.sp4_v_t_37
 (14 2)  (942 274)  (942 274)  routing T_18_17.wire_logic_cluster/lc_4/out <X> T_18_17.lc_trk_g0_4
 (26 2)  (954 274)  (954 274)  routing T_18_17.lc_trk_g1_6 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (957 274)  (957 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 274)  (960 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 274)  (962 274)  routing T_18_17.lc_trk_g1_1 <X> T_18_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 274)  (964 274)  LC_1 Logic Functioning bit
 (38 2)  (966 274)  (966 274)  LC_1 Logic Functioning bit
 (41 2)  (969 274)  (969 274)  LC_1 Logic Functioning bit
 (43 2)  (971 274)  (971 274)  LC_1 Logic Functioning bit
 (45 2)  (973 274)  (973 274)  LC_1 Logic Functioning bit
 (5 3)  (933 275)  (933 275)  routing T_18_17.sp4_h_r_0 <X> T_18_17.sp4_v_t_37
 (6 3)  (934 275)  (934 275)  routing T_18_17.sp4_h_r_0 <X> T_18_17.sp4_h_l_37
 (17 3)  (945 275)  (945 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (954 275)  (954 275)  routing T_18_17.lc_trk_g1_6 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 275)  (955 275)  routing T_18_17.lc_trk_g1_6 <X> T_18_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 275)  (957 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (960 275)  (960 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (964 275)  (964 275)  LC_1 Logic Functioning bit
 (47 3)  (975 275)  (975 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (976 275)  (976 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (981 275)  (981 275)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (15 4)  (943 276)  (943 276)  routing T_18_17.lft_op_1 <X> T_18_17.lc_trk_g1_1
 (17 4)  (945 276)  (945 276)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (946 276)  (946 276)  routing T_18_17.lft_op_1 <X> T_18_17.lc_trk_g1_1
 (28 4)  (956 276)  (956 276)  routing T_18_17.lc_trk_g2_1 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 276)  (957 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 276)  (959 276)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 276)  (960 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 276)  (961 276)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 276)  (963 276)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.input_2_2
 (38 4)  (966 276)  (966 276)  LC_2 Logic Functioning bit
 (15 5)  (943 277)  (943 277)  routing T_18_17.bot_op_0 <X> T_18_17.lc_trk_g1_0
 (17 5)  (945 277)  (945 277)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 5)  (954 277)  (954 277)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 277)  (955 277)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 277)  (956 277)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 277)  (957 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 277)  (959 277)  routing T_18_17.lc_trk_g2_7 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 277)  (960 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (961 277)  (961 277)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.input_2_2
 (14 6)  (942 278)  (942 278)  routing T_18_17.wire_logic_cluster/lc_4/out <X> T_18_17.lc_trk_g1_4
 (25 6)  (953 278)  (953 278)  routing T_18_17.sp12_h_l_5 <X> T_18_17.lc_trk_g1_6
 (31 6)  (959 278)  (959 278)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 278)  (960 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 278)  (961 278)  routing T_18_17.lc_trk_g2_4 <X> T_18_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (964 278)  (964 278)  LC_3 Logic Functioning bit
 (37 6)  (965 278)  (965 278)  LC_3 Logic Functioning bit
 (38 6)  (966 278)  (966 278)  LC_3 Logic Functioning bit
 (39 6)  (967 278)  (967 278)  LC_3 Logic Functioning bit
 (41 6)  (969 278)  (969 278)  LC_3 Logic Functioning bit
 (43 6)  (971 278)  (971 278)  LC_3 Logic Functioning bit
 (17 7)  (945 279)  (945 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (950 279)  (950 279)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (952 279)  (952 279)  routing T_18_17.sp12_h_l_5 <X> T_18_17.lc_trk_g1_6
 (25 7)  (953 279)  (953 279)  routing T_18_17.sp12_h_l_5 <X> T_18_17.lc_trk_g1_6
 (28 7)  (956 279)  (956 279)  routing T_18_17.lc_trk_g2_1 <X> T_18_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 279)  (957 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (964 279)  (964 279)  LC_3 Logic Functioning bit
 (37 7)  (965 279)  (965 279)  LC_3 Logic Functioning bit
 (38 7)  (966 279)  (966 279)  LC_3 Logic Functioning bit
 (39 7)  (967 279)  (967 279)  LC_3 Logic Functioning bit
 (40 7)  (968 279)  (968 279)  LC_3 Logic Functioning bit
 (42 7)  (970 279)  (970 279)  LC_3 Logic Functioning bit
 (16 8)  (944 280)  (944 280)  routing T_18_17.sp4_v_b_33 <X> T_18_17.lc_trk_g2_1
 (17 8)  (945 280)  (945 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (946 280)  (946 280)  routing T_18_17.sp4_v_b_33 <X> T_18_17.lc_trk_g2_1
 (27 8)  (955 280)  (955 280)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 280)  (956 280)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 280)  (957 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 280)  (959 280)  routing T_18_17.lc_trk_g1_4 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 280)  (960 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 280)  (962 280)  routing T_18_17.lc_trk_g1_4 <X> T_18_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 280)  (964 280)  LC_4 Logic Functioning bit
 (43 8)  (971 280)  (971 280)  LC_4 Logic Functioning bit
 (45 8)  (973 280)  (973 280)  LC_4 Logic Functioning bit
 (50 8)  (978 280)  (978 280)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (946 281)  (946 281)  routing T_18_17.sp4_v_b_33 <X> T_18_17.lc_trk_g2_1
 (29 9)  (957 281)  (957 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 281)  (958 281)  routing T_18_17.lc_trk_g3_2 <X> T_18_17.wire_logic_cluster/lc_4/in_1
 (37 9)  (965 281)  (965 281)  LC_4 Logic Functioning bit
 (53 9)  (981 281)  (981 281)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (22 10)  (950 282)  (950 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (951 282)  (951 282)  routing T_18_17.sp4_h_r_31 <X> T_18_17.lc_trk_g2_7
 (24 10)  (952 282)  (952 282)  routing T_18_17.sp4_h_r_31 <X> T_18_17.lc_trk_g2_7
 (15 11)  (943 283)  (943 283)  routing T_18_17.sp4_v_t_33 <X> T_18_17.lc_trk_g2_4
 (16 11)  (944 283)  (944 283)  routing T_18_17.sp4_v_t_33 <X> T_18_17.lc_trk_g2_4
 (17 11)  (945 283)  (945 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (949 283)  (949 283)  routing T_18_17.sp4_h_r_31 <X> T_18_17.lc_trk_g2_7
 (21 12)  (949 284)  (949 284)  routing T_18_17.bnl_op_3 <X> T_18_17.lc_trk_g3_3
 (22 12)  (950 284)  (950 284)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (953 284)  (953 284)  routing T_18_17.wire_logic_cluster/lc_2/out <X> T_18_17.lc_trk_g3_2
 (28 12)  (956 284)  (956 284)  routing T_18_17.lc_trk_g2_1 <X> T_18_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 284)  (957 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 284)  (960 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 284)  (962 284)  routing T_18_17.lc_trk_g1_0 <X> T_18_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (963 284)  (963 284)  routing T_18_17.lc_trk_g0_4 <X> T_18_17.input_2_6
 (37 12)  (965 284)  (965 284)  LC_6 Logic Functioning bit
 (19 13)  (947 285)  (947 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (949 285)  (949 285)  routing T_18_17.bnl_op_3 <X> T_18_17.lc_trk_g3_3
 (22 13)  (950 285)  (950 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (954 285)  (954 285)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 285)  (955 285)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 285)  (956 285)  routing T_18_17.lc_trk_g3_3 <X> T_18_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 285)  (957 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (960 285)  (960 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (37 13)  (965 285)  (965 285)  LC_6 Logic Functioning bit
 (41 13)  (969 285)  (969 285)  LC_6 Logic Functioning bit
 (43 13)  (971 285)  (971 285)  LC_6 Logic Functioning bit


LogicTile_19_17

 (4 0)  (986 272)  (986 272)  routing T_19_17.sp4_v_t_41 <X> T_19_17.sp4_v_b_0
 (6 0)  (988 272)  (988 272)  routing T_19_17.sp4_v_t_41 <X> T_19_17.sp4_v_b_0
 (25 0)  (1007 272)  (1007 272)  routing T_19_17.lft_op_2 <X> T_19_17.lc_trk_g0_2
 (22 1)  (1004 273)  (1004 273)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1006 273)  (1006 273)  routing T_19_17.lft_op_2 <X> T_19_17.lc_trk_g0_2
 (0 2)  (982 274)  (982 274)  routing T_19_17.glb_netwk_6 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (1 2)  (983 274)  (983 274)  routing T_19_17.glb_netwk_6 <X> T_19_17.wire_logic_cluster/lc_7/clk
 (2 2)  (984 274)  (984 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (997 274)  (997 274)  routing T_19_17.sp4_h_r_5 <X> T_19_17.lc_trk_g0_5
 (16 2)  (998 274)  (998 274)  routing T_19_17.sp4_h_r_5 <X> T_19_17.lc_trk_g0_5
 (17 2)  (999 274)  (999 274)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (18 3)  (1000 275)  (1000 275)  routing T_19_17.sp4_h_r_5 <X> T_19_17.lc_trk_g0_5
 (13 5)  (995 277)  (995 277)  routing T_19_17.sp4_v_t_37 <X> T_19_17.sp4_h_r_5
 (21 6)  (1003 278)  (1003 278)  routing T_19_17.wire_logic_cluster/lc_7/out <X> T_19_17.lc_trk_g1_7
 (22 6)  (1004 278)  (1004 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (0 14)  (982 286)  (982 286)  routing T_19_17.glb_netwk_4 <X> T_19_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 286)  (983 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (1008 286)  (1008 286)  routing T_19_17.lc_trk_g0_5 <X> T_19_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (1009 286)  (1009 286)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 286)  (1011 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 286)  (1012 286)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 286)  (1014 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (1019 286)  (1019 286)  LC_7 Logic Functioning bit
 (39 14)  (1021 286)  (1021 286)  LC_7 Logic Functioning bit
 (41 14)  (1023 286)  (1023 286)  LC_7 Logic Functioning bit
 (43 14)  (1025 286)  (1025 286)  LC_7 Logic Functioning bit
 (45 14)  (1027 286)  (1027 286)  LC_7 Logic Functioning bit
 (46 14)  (1028 286)  (1028 286)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (1033 286)  (1033 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (29 15)  (1011 287)  (1011 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 287)  (1012 287)  routing T_19_17.lc_trk_g1_7 <X> T_19_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 287)  (1013 287)  routing T_19_17.lc_trk_g0_2 <X> T_19_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (1018 287)  (1018 287)  LC_7 Logic Functioning bit
 (38 15)  (1020 287)  (1020 287)  LC_7 Logic Functioning bit
 (41 15)  (1023 287)  (1023 287)  LC_7 Logic Functioning bit
 (43 15)  (1025 287)  (1025 287)  LC_7 Logic Functioning bit


LogicTile_20_17

 (3 0)  (1039 272)  (1039 272)  routing T_20_17.sp12_h_r_0 <X> T_20_17.sp12_v_b_0
 (3 1)  (1039 273)  (1039 273)  routing T_20_17.sp12_h_r_0 <X> T_20_17.sp12_v_b_0
 (19 10)  (1055 282)  (1055 282)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_22_17

 (6 3)  (1150 275)  (1150 275)  routing T_22_17.sp4_h_r_0 <X> T_22_17.sp4_h_l_37
 (11 4)  (1155 276)  (1155 276)  routing T_22_17.sp4_h_r_0 <X> T_22_17.sp4_v_b_5
 (19 8)  (1163 280)  (1163 280)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_24_17

 (3 2)  (1255 274)  (1255 274)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23
 (3 3)  (1255 275)  (1255 275)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23


LogicTile_26_17

 (4 3)  (1352 275)  (1352 275)  routing T_26_17.sp4_h_r_4 <X> T_26_17.sp4_h_l_37
 (6 3)  (1354 275)  (1354 275)  routing T_26_17.sp4_h_r_4 <X> T_26_17.sp4_h_l_37


LogicTile_28_17

 (3 2)  (1459 274)  (1459 274)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23
 (3 3)  (1459 275)  (1459 275)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23


LogicTile_29_17

 (4 9)  (1514 281)  (1514 281)  routing T_29_17.sp4_v_t_36 <X> T_29_17.sp4_h_r_6


LogicTile_30_17

 (3 2)  (1567 274)  (1567 274)  routing T_30_17.sp12_v_t_23 <X> T_30_17.sp12_h_l_23
 (8 6)  (1572 278)  (1572 278)  routing T_30_17.sp4_h_r_8 <X> T_30_17.sp4_h_l_41
 (10 6)  (1574 278)  (1574 278)  routing T_30_17.sp4_h_r_8 <X> T_30_17.sp4_h_l_41


LogicTile_32_17

 (3 2)  (1675 274)  (1675 274)  routing T_32_17.sp12_h_r_0 <X> T_32_17.sp12_h_l_23
 (3 3)  (1675 275)  (1675 275)  routing T_32_17.sp12_h_r_0 <X> T_32_17.sp12_h_l_23


IO_Tile_33_17

 (2 1)  (1728 273)  (1728 273)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_32
 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (17 1)  (1743 273)  (1743 273)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 274)  (1743 274)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (17 5)  (1743 277)  (1743 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0

 (13 13)  (1739 285)  (1739 285)  routing T_33_17.span4_horz_43 <X> T_33_17.span4_vert_b_3


IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (17 5)  (0 261)  (0 261)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (12 10)  (5 266)  (5 266)  routing T_0_16.lc_trk_g1_6 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 266)  (4 266)  routing T_0_16.lc_trk_g1_6 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (12 11)  (5 267)  (5 267)  routing T_0_16.lc_trk_g1_6 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (4 14)  (13 270)  (13 270)  routing T_0_16.span12_horz_6 <X> T_0_16.lc_trk_g1_6
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit
 (4 15)  (13 271)  (13 271)  routing T_0_16.span12_horz_6 <X> T_0_16.lc_trk_g1_6
 (5 15)  (12 271)  (12 271)  routing T_0_16.span12_horz_6 <X> T_0_16.lc_trk_g1_6
 (7 15)  (10 271)  (10 271)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_6 lc_trk_g1_6


LogicTile_4_16

 (3 5)  (183 261)  (183 261)  routing T_4_16.sp12_h_l_23 <X> T_4_16.sp12_h_r_0


LogicTile_9_16

 (3 10)  (441 266)  (441 266)  routing T_9_16.sp12_h_r_1 <X> T_9_16.sp12_h_l_22
 (3 11)  (441 267)  (441 267)  routing T_9_16.sp12_h_r_1 <X> T_9_16.sp12_h_l_22


LogicTile_12_16

 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (1 2)  (601 258)  (601 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 4)  (626 260)  (626 260)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (31 4)  (631 260)  (631 260)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 260)  (633 260)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 260)  (636 260)  LC_2 Logic Functioning bit
 (38 4)  (638 260)  (638 260)  LC_2 Logic Functioning bit
 (45 4)  (645 260)  (645 260)  LC_2 Logic Functioning bit
 (26 5)  (626 261)  (626 261)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 261)  (627 261)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 261)  (628 261)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 261)  (629 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 261)  (631 261)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (37 5)  (637 261)  (637 261)  LC_2 Logic Functioning bit
 (39 5)  (639 261)  (639 261)  LC_2 Logic Functioning bit
 (16 6)  (616 262)  (616 262)  routing T_12_16.sp12_h_r_13 <X> T_12_16.lc_trk_g1_5
 (17 6)  (617 262)  (617 262)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (15 8)  (615 264)  (615 264)  routing T_12_16.rgt_op_1 <X> T_12_16.lc_trk_g2_1
 (17 8)  (617 264)  (617 264)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (618 264)  (618 264)  routing T_12_16.rgt_op_1 <X> T_12_16.lc_trk_g2_1
 (25 8)  (625 264)  (625 264)  routing T_12_16.wire_logic_cluster/lc_2/out <X> T_12_16.lc_trk_g2_2
 (22 9)  (622 265)  (622 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (21 10)  (621 266)  (621 266)  routing T_12_16.wire_logic_cluster/lc_7/out <X> T_12_16.lc_trk_g2_7
 (22 10)  (622 266)  (622 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 12)  (628 268)  (628 268)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 268)  (629 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 268)  (630 268)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 268)  (632 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 268)  (633 268)  routing T_12_16.lc_trk_g2_1 <X> T_12_16.wire_logic_cluster/lc_6/in_3
 (41 12)  (641 268)  (641 268)  LC_6 Logic Functioning bit
 (43 12)  (643 268)  (643 268)  LC_6 Logic Functioning bit
 (26 13)  (626 269)  (626 269)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 269)  (628 269)  routing T_12_16.lc_trk_g2_2 <X> T_12_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 269)  (629 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 269)  (630 269)  routing T_12_16.lc_trk_g2_7 <X> T_12_16.wire_logic_cluster/lc_6/in_1
 (22 14)  (622 270)  (622 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (623 270)  (623 270)  routing T_12_16.sp4_v_b_47 <X> T_12_16.lc_trk_g3_7
 (24 14)  (624 270)  (624 270)  routing T_12_16.sp4_v_b_47 <X> T_12_16.lc_trk_g3_7
 (27 14)  (627 270)  (627 270)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 270)  (628 270)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 270)  (629 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 270)  (630 270)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 270)  (631 270)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 270)  (632 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 270)  (634 270)  routing T_12_16.lc_trk_g1_5 <X> T_12_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 270)  (636 270)  LC_7 Logic Functioning bit
 (38 14)  (638 270)  (638 270)  LC_7 Logic Functioning bit
 (45 14)  (645 270)  (645 270)  LC_7 Logic Functioning bit
 (30 15)  (630 271)  (630 271)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_7/in_1
 (36 15)  (636 271)  (636 271)  LC_7 Logic Functioning bit
 (38 15)  (638 271)  (638 271)  LC_7 Logic Functioning bit


LogicTile_13_16

 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 258)  (668 258)  routing T_13_16.wire_logic_cluster/lc_4/out <X> T_13_16.lc_trk_g0_4
 (26 2)  (680 258)  (680 258)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (31 2)  (685 258)  (685 258)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 258)  (690 258)  LC_1 Logic Functioning bit
 (38 2)  (692 258)  (692 258)  LC_1 Logic Functioning bit
 (45 2)  (699 258)  (699 258)  LC_1 Logic Functioning bit
 (17 3)  (671 259)  (671 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (28 3)  (682 259)  (682 259)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 259)  (683 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (37 3)  (691 259)  (691 259)  LC_1 Logic Functioning bit
 (39 3)  (693 259)  (693 259)  LC_1 Logic Functioning bit
 (51 3)  (705 259)  (705 259)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (22 8)  (676 264)  (676 264)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (678 264)  (678 264)  routing T_13_16.tnl_op_3 <X> T_13_16.lc_trk_g2_3
 (26 8)  (680 264)  (680 264)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 264)  (682 264)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 264)  (683 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 264)  (684 264)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 264)  (685 264)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 264)  (686 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 264)  (687 264)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 264)  (688 264)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (41 8)  (695 264)  (695 264)  LC_4 Logic Functioning bit
 (43 8)  (697 264)  (697 264)  LC_4 Logic Functioning bit
 (45 8)  (699 264)  (699 264)  LC_4 Logic Functioning bit
 (21 9)  (675 265)  (675 265)  routing T_13_16.tnl_op_3 <X> T_13_16.lc_trk_g2_3
 (26 9)  (680 265)  (680 265)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 265)  (681 265)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 265)  (682 265)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 265)  (683 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 265)  (685 265)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 265)  (690 265)  LC_4 Logic Functioning bit
 (38 9)  (692 265)  (692 265)  LC_4 Logic Functioning bit
 (41 9)  (695 265)  (695 265)  LC_4 Logic Functioning bit
 (43 9)  (697 265)  (697 265)  LC_4 Logic Functioning bit
 (14 10)  (668 266)  (668 266)  routing T_13_16.sp4_v_t_17 <X> T_13_16.lc_trk_g2_4
 (17 10)  (671 266)  (671 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (16 11)  (670 267)  (670 267)  routing T_13_16.sp4_v_t_17 <X> T_13_16.lc_trk_g2_4
 (17 11)  (671 267)  (671 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (17 12)  (671 268)  (671 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 268)  (672 268)  routing T_13_16.wire_logic_cluster/lc_1/out <X> T_13_16.lc_trk_g3_1
 (28 12)  (682 268)  (682 268)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 268)  (683 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 268)  (685 268)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 268)  (686 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 268)  (687 268)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 268)  (689 268)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.input_2_6
 (39 12)  (693 268)  (693 268)  LC_6 Logic Functioning bit
 (45 12)  (699 268)  (699 268)  LC_6 Logic Functioning bit
 (27 13)  (681 269)  (681 269)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 269)  (682 269)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 269)  (683 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 269)  (684 269)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (32 13)  (686 269)  (686 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (687 269)  (687 269)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.input_2_6
 (37 13)  (691 269)  (691 269)  LC_6 Logic Functioning bit
 (39 13)  (693 269)  (693 269)  LC_6 Logic Functioning bit
 (53 13)  (707 269)  (707 269)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (22 14)  (676 270)  (676 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (679 270)  (679 270)  routing T_13_16.sp4_v_b_30 <X> T_13_16.lc_trk_g3_6
 (21 15)  (675 271)  (675 271)  routing T_13_16.sp4_r_v_b_47 <X> T_13_16.lc_trk_g3_7
 (22 15)  (676 271)  (676 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (677 271)  (677 271)  routing T_13_16.sp4_v_b_30 <X> T_13_16.lc_trk_g3_6


LogicTile_14_16

 (26 2)  (734 258)  (734 258)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (37 2)  (745 258)  (745 258)  LC_1 Logic Functioning bit
 (39 2)  (747 258)  (747 258)  LC_1 Logic Functioning bit
 (40 2)  (748 258)  (748 258)  LC_1 Logic Functioning bit
 (42 2)  (750 258)  (750 258)  LC_1 Logic Functioning bit
 (47 2)  (755 258)  (755 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (26 3)  (734 259)  (734 259)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 259)  (735 259)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 259)  (737 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (744 259)  (744 259)  LC_1 Logic Functioning bit
 (38 3)  (746 259)  (746 259)  LC_1 Logic Functioning bit
 (41 3)  (749 259)  (749 259)  LC_1 Logic Functioning bit
 (43 3)  (751 259)  (751 259)  LC_1 Logic Functioning bit
 (22 7)  (730 263)  (730 263)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (731 263)  (731 263)  routing T_14_16.sp4_v_b_22 <X> T_14_16.lc_trk_g1_6
 (24 7)  (732 263)  (732 263)  routing T_14_16.sp4_v_b_22 <X> T_14_16.lc_trk_g1_6


LogicTile_15_16

 (26 0)  (788 256)  (788 256)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 256)  (789 256)  routing T_15_16.lc_trk_g1_0 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 256)  (796 256)  routing T_15_16.lc_trk_g1_2 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (40 0)  (802 256)  (802 256)  LC_0 Logic Functioning bit
 (41 0)  (803 256)  (803 256)  LC_0 Logic Functioning bit
 (42 0)  (804 256)  (804 256)  LC_0 Logic Functioning bit
 (43 0)  (805 256)  (805 256)  LC_0 Logic Functioning bit
 (45 0)  (807 256)  (807 256)  LC_0 Logic Functioning bit
 (51 0)  (813 256)  (813 256)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (52 0)  (814 256)  (814 256)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (788 257)  (788 257)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 257)  (789 257)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 257)  (791 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 257)  (793 257)  routing T_15_16.lc_trk_g1_2 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 257)  (798 257)  LC_0 Logic Functioning bit
 (38 1)  (800 257)  (800 257)  LC_0 Logic Functioning bit
 (40 1)  (802 257)  (802 257)  LC_0 Logic Functioning bit
 (41 1)  (803 257)  (803 257)  LC_0 Logic Functioning bit
 (42 1)  (804 257)  (804 257)  LC_0 Logic Functioning bit
 (43 1)  (805 257)  (805 257)  LC_0 Logic Functioning bit
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (776 260)  (776 260)  routing T_15_16.wire_logic_cluster/lc_0/out <X> T_15_16.lc_trk_g1_0
 (17 5)  (779 261)  (779 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (784 261)  (784 261)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (786 261)  (786 261)  routing T_15_16.bot_op_2 <X> T_15_16.lc_trk_g1_2
 (21 6)  (783 262)  (783 262)  routing T_15_16.bnr_op_7 <X> T_15_16.lc_trk_g1_7
 (22 6)  (784 262)  (784 262)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (21 7)  (783 263)  (783 263)  routing T_15_16.bnr_op_7 <X> T_15_16.lc_trk_g1_7
 (0 14)  (762 270)  (762 270)  routing T_15_16.glb_netwk_4 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 270)  (763 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_16

 (15 0)  (831 256)  (831 256)  routing T_16_16.bot_op_1 <X> T_16_16.lc_trk_g0_1
 (17 0)  (833 256)  (833 256)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (3 1)  (819 257)  (819 257)  routing T_16_16.sp12_h_l_23 <X> T_16_16.sp12_v_b_0
 (0 2)  (816 258)  (816 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (1 2)  (817 258)  (817 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (842 258)  (842 258)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 258)  (843 258)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 258)  (844 258)  routing T_16_16.lc_trk_g3_1 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 258)  (845 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 258)  (847 258)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 258)  (848 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (850 258)  (850 258)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (851 258)  (851 258)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.input_2_1
 (36 2)  (852 258)  (852 258)  LC_1 Logic Functioning bit
 (37 2)  (853 258)  (853 258)  LC_1 Logic Functioning bit
 (38 2)  (854 258)  (854 258)  LC_1 Logic Functioning bit
 (39 2)  (855 258)  (855 258)  LC_1 Logic Functioning bit
 (43 2)  (859 258)  (859 258)  LC_1 Logic Functioning bit
 (45 2)  (861 258)  (861 258)  LC_1 Logic Functioning bit
 (47 2)  (863 258)  (863 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (52 2)  (868 258)  (868 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (14 3)  (830 259)  (830 259)  routing T_16_16.top_op_4 <X> T_16_16.lc_trk_g0_4
 (15 3)  (831 259)  (831 259)  routing T_16_16.top_op_4 <X> T_16_16.lc_trk_g0_4
 (17 3)  (833 259)  (833 259)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (838 259)  (838 259)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (840 259)  (840 259)  routing T_16_16.bot_op_6 <X> T_16_16.lc_trk_g0_6
 (27 3)  (843 259)  (843 259)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 259)  (845 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 259)  (848 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (849 259)  (849 259)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.input_2_1
 (35 3)  (851 259)  (851 259)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.input_2_1
 (36 3)  (852 259)  (852 259)  LC_1 Logic Functioning bit
 (37 3)  (853 259)  (853 259)  LC_1 Logic Functioning bit
 (38 3)  (854 259)  (854 259)  LC_1 Logic Functioning bit
 (39 3)  (855 259)  (855 259)  LC_1 Logic Functioning bit
 (41 3)  (857 259)  (857 259)  LC_1 Logic Functioning bit
 (43 3)  (859 259)  (859 259)  LC_1 Logic Functioning bit
 (44 3)  (860 259)  (860 259)  LC_1 Logic Functioning bit
 (22 4)  (838 260)  (838 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (839 260)  (839 260)  routing T_16_16.sp4_v_b_19 <X> T_16_16.lc_trk_g1_3
 (24 4)  (840 260)  (840 260)  routing T_16_16.sp4_v_b_19 <X> T_16_16.lc_trk_g1_3
 (15 6)  (831 262)  (831 262)  routing T_16_16.bot_op_5 <X> T_16_16.lc_trk_g1_5
 (17 6)  (833 262)  (833 262)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (838 262)  (838 262)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (840 262)  (840 262)  routing T_16_16.bot_op_7 <X> T_16_16.lc_trk_g1_7
 (26 6)  (842 262)  (842 262)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (29 6)  (845 262)  (845 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 262)  (846 262)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 262)  (847 262)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 262)  (850 262)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 262)  (853 262)  LC_3 Logic Functioning bit
 (39 6)  (855 262)  (855 262)  LC_3 Logic Functioning bit
 (45 6)  (861 262)  (861 262)  LC_3 Logic Functioning bit
 (3 7)  (819 263)  (819 263)  routing T_16_16.sp12_h_l_23 <X> T_16_16.sp12_v_t_23
 (15 7)  (831 263)  (831 263)  routing T_16_16.bot_op_4 <X> T_16_16.lc_trk_g1_4
 (17 7)  (833 263)  (833 263)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (27 7)  (843 263)  (843 263)  routing T_16_16.lc_trk_g1_4 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 263)  (845 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 263)  (846 263)  routing T_16_16.lc_trk_g0_6 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 263)  (847 263)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 263)  (848 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (852 263)  (852 263)  LC_3 Logic Functioning bit
 (38 7)  (854 263)  (854 263)  LC_3 Logic Functioning bit
 (43 7)  (859 263)  (859 263)  LC_3 Logic Functioning bit
 (44 7)  (860 263)  (860 263)  LC_3 Logic Functioning bit
 (15 8)  (831 264)  (831 264)  routing T_16_16.tnr_op_1 <X> T_16_16.lc_trk_g2_1
 (17 8)  (833 264)  (833 264)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (15 10)  (831 266)  (831 266)  routing T_16_16.tnr_op_5 <X> T_16_16.lc_trk_g2_5
 (17 10)  (833 266)  (833 266)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (22 10)  (838 266)  (838 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (27 10)  (843 266)  (843 266)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 266)  (844 266)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 266)  (845 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 266)  (846 266)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 266)  (847 266)  routing T_16_16.lc_trk_g0_4 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (851 266)  (851 266)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.input_2_5
 (36 10)  (852 266)  (852 266)  LC_5 Logic Functioning bit
 (37 10)  (853 266)  (853 266)  LC_5 Logic Functioning bit
 (43 10)  (859 266)  (859 266)  LC_5 Logic Functioning bit
 (45 10)  (861 266)  (861 266)  LC_5 Logic Functioning bit
 (21 11)  (837 267)  (837 267)  routing T_16_16.sp4_r_v_b_39 <X> T_16_16.lc_trk_g2_7
 (27 11)  (843 267)  (843 267)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 267)  (844 267)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 267)  (845 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 267)  (848 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (849 267)  (849 267)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.input_2_5
 (34 11)  (850 267)  (850 267)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.input_2_5
 (35 11)  (851 267)  (851 267)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.input_2_5
 (36 11)  (852 267)  (852 267)  LC_5 Logic Functioning bit
 (37 11)  (853 267)  (853 267)  LC_5 Logic Functioning bit
 (41 11)  (857 267)  (857 267)  LC_5 Logic Functioning bit
 (42 11)  (858 267)  (858 267)  LC_5 Logic Functioning bit
 (43 11)  (859 267)  (859 267)  LC_5 Logic Functioning bit
 (17 12)  (833 268)  (833 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 268)  (834 268)  routing T_16_16.wire_logic_cluster/lc_1/out <X> T_16_16.lc_trk_g3_1
 (28 12)  (844 268)  (844 268)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 268)  (845 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 268)  (846 268)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 268)  (848 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 268)  (849 268)  routing T_16_16.lc_trk_g2_1 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 268)  (852 268)  LC_6 Logic Functioning bit
 (38 12)  (854 268)  (854 268)  LC_6 Logic Functioning bit
 (41 12)  (857 268)  (857 268)  LC_6 Logic Functioning bit
 (43 12)  (859 268)  (859 268)  LC_6 Logic Functioning bit
 (45 12)  (861 268)  (861 268)  LC_6 Logic Functioning bit
 (15 13)  (831 269)  (831 269)  routing T_16_16.tnr_op_0 <X> T_16_16.lc_trk_g3_0
 (17 13)  (833 269)  (833 269)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (26 13)  (842 269)  (842 269)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 269)  (843 269)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 269)  (845 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (852 269)  (852 269)  LC_6 Logic Functioning bit
 (38 13)  (854 269)  (854 269)  LC_6 Logic Functioning bit
 (40 13)  (856 269)  (856 269)  LC_6 Logic Functioning bit
 (41 13)  (857 269)  (857 269)  LC_6 Logic Functioning bit
 (42 13)  (858 269)  (858 269)  LC_6 Logic Functioning bit
 (43 13)  (859 269)  (859 269)  LC_6 Logic Functioning bit
 (44 13)  (860 269)  (860 269)  LC_6 Logic Functioning bit
 (46 13)  (862 269)  (862 269)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (48 13)  (864 269)  (864 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (816 270)  (816 270)  routing T_16_16.glb_netwk_4 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 270)  (817 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (833 270)  (833 270)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (834 270)  (834 270)  routing T_16_16.wire_logic_cluster/lc_5/out <X> T_16_16.lc_trk_g3_5
 (22 15)  (838 271)  (838 271)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (840 271)  (840 271)  routing T_16_16.tnr_op_6 <X> T_16_16.lc_trk_g3_6


LogicTile_17_16

 (21 0)  (895 256)  (895 256)  routing T_17_16.wire_logic_cluster/lc_3/out <X> T_17_16.lc_trk_g0_3
 (22 0)  (896 256)  (896 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (874 258)  (874 258)  routing T_17_16.glb_netwk_6 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (1 2)  (875 258)  (875 258)  routing T_17_16.glb_netwk_6 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (19 4)  (893 260)  (893 260)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (21 4)  (895 260)  (895 260)  routing T_17_16.sp12_h_r_3 <X> T_17_16.lc_trk_g1_3
 (22 4)  (896 260)  (896 260)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (898 260)  (898 260)  routing T_17_16.sp12_h_r_3 <X> T_17_16.lc_trk_g1_3
 (27 4)  (901 260)  (901 260)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 260)  (902 260)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 260)  (903 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 260)  (904 260)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 260)  (906 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (911 260)  (911 260)  LC_2 Logic Functioning bit
 (39 4)  (913 260)  (913 260)  LC_2 Logic Functioning bit
 (21 5)  (895 261)  (895 261)  routing T_17_16.sp12_h_r_3 <X> T_17_16.lc_trk_g1_3
 (30 5)  (904 261)  (904 261)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 261)  (905 261)  routing T_17_16.lc_trk_g0_3 <X> T_17_16.wire_logic_cluster/lc_2/in_3
 (37 5)  (911 261)  (911 261)  LC_2 Logic Functioning bit
 (39 5)  (913 261)  (913 261)  LC_2 Logic Functioning bit
 (26 6)  (900 262)  (900 262)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 262)  (901 262)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 262)  (902 262)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 262)  (903 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 262)  (904 262)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 262)  (905 262)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 262)  (906 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 262)  (907 262)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 262)  (910 262)  LC_3 Logic Functioning bit
 (43 6)  (917 262)  (917 262)  LC_3 Logic Functioning bit
 (45 6)  (919 262)  (919 262)  LC_3 Logic Functioning bit
 (50 6)  (924 262)  (924 262)  Cascade bit: LH_LC03_inmux02_5

 (28 7)  (902 263)  (902 263)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 263)  (903 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 263)  (905 263)  routing T_17_16.lc_trk_g2_6 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (37 7)  (911 263)  (911 263)  LC_3 Logic Functioning bit
 (40 7)  (914 263)  (914 263)  LC_3 Logic Functioning bit
 (42 7)  (916 263)  (916 263)  LC_3 Logic Functioning bit
 (12 8)  (886 264)  (886 264)  routing T_17_16.sp4_v_t_45 <X> T_17_16.sp4_h_r_8
 (17 10)  (891 266)  (891 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 11)  (896 267)  (896 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (899 267)  (899 267)  routing T_17_16.sp4_r_v_b_38 <X> T_17_16.lc_trk_g2_6
 (17 14)  (891 270)  (891 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (899 270)  (899 270)  routing T_17_16.rgt_op_6 <X> T_17_16.lc_trk_g3_6
 (26 14)  (900 270)  (900 270)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_7/in_0
 (32 14)  (906 270)  (906 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 270)  (908 270)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 270)  (910 270)  LC_7 Logic Functioning bit
 (38 14)  (912 270)  (912 270)  LC_7 Logic Functioning bit
 (45 14)  (919 270)  (919 270)  LC_7 Logic Functioning bit
 (48 14)  (922 270)  (922 270)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (18 15)  (892 271)  (892 271)  routing T_17_16.sp4_r_v_b_45 <X> T_17_16.lc_trk_g3_5
 (22 15)  (896 271)  (896 271)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (898 271)  (898 271)  routing T_17_16.rgt_op_6 <X> T_17_16.lc_trk_g3_6
 (28 15)  (902 271)  (902 271)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 271)  (903 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 271)  (905 271)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_7/in_3
 (37 15)  (911 271)  (911 271)  LC_7 Logic Functioning bit
 (39 15)  (913 271)  (913 271)  LC_7 Logic Functioning bit


LogicTile_18_16

 (26 0)  (954 256)  (954 256)  routing T_18_16.lc_trk_g0_6 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (955 256)  (955 256)  routing T_18_16.lc_trk_g1_0 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 256)  (957 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 256)  (959 256)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 256)  (960 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 256)  (961 256)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 256)  (962 256)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 256)  (963 256)  routing T_18_16.lc_trk_g1_5 <X> T_18_16.input_2_0
 (36 0)  (964 256)  (964 256)  LC_0 Logic Functioning bit
 (43 0)  (971 256)  (971 256)  LC_0 Logic Functioning bit
 (45 0)  (973 256)  (973 256)  LC_0 Logic Functioning bit
 (52 0)  (980 256)  (980 256)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (954 257)  (954 257)  routing T_18_16.lc_trk_g0_6 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 257)  (957 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (960 257)  (960 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (962 257)  (962 257)  routing T_18_16.lc_trk_g1_5 <X> T_18_16.input_2_0
 (36 1)  (964 257)  (964 257)  LC_0 Logic Functioning bit
 (38 1)  (966 257)  (966 257)  LC_0 Logic Functioning bit
 (39 1)  (967 257)  (967 257)  LC_0 Logic Functioning bit
 (41 1)  (969 257)  (969 257)  LC_0 Logic Functioning bit
 (43 1)  (971 257)  (971 257)  LC_0 Logic Functioning bit
 (44 1)  (972 257)  (972 257)  LC_0 Logic Functioning bit
 (0 2)  (928 258)  (928 258)  routing T_18_16.glb_netwk_6 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (1 2)  (929 258)  (929 258)  routing T_18_16.glb_netwk_6 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (2 2)  (930 258)  (930 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 3)  (942 259)  (942 259)  routing T_18_16.top_op_4 <X> T_18_16.lc_trk_g0_4
 (15 3)  (943 259)  (943 259)  routing T_18_16.top_op_4 <X> T_18_16.lc_trk_g0_4
 (17 3)  (945 259)  (945 259)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (950 259)  (950 259)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (952 259)  (952 259)  routing T_18_16.top_op_6 <X> T_18_16.lc_trk_g0_6
 (25 3)  (953 259)  (953 259)  routing T_18_16.top_op_6 <X> T_18_16.lc_trk_g0_6
 (14 4)  (942 260)  (942 260)  routing T_18_16.wire_logic_cluster/lc_0/out <X> T_18_16.lc_trk_g1_0
 (17 5)  (945 261)  (945 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (950 261)  (950 261)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (952 261)  (952 261)  routing T_18_16.top_op_2 <X> T_18_16.lc_trk_g1_2
 (25 5)  (953 261)  (953 261)  routing T_18_16.top_op_2 <X> T_18_16.lc_trk_g1_2
 (15 6)  (943 262)  (943 262)  routing T_18_16.sp4_h_r_21 <X> T_18_16.lc_trk_g1_5
 (16 6)  (944 262)  (944 262)  routing T_18_16.sp4_h_r_21 <X> T_18_16.lc_trk_g1_5
 (17 6)  (945 262)  (945 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (946 262)  (946 262)  routing T_18_16.sp4_h_r_21 <X> T_18_16.lc_trk_g1_5
 (18 7)  (946 263)  (946 263)  routing T_18_16.sp4_h_r_21 <X> T_18_16.lc_trk_g1_5
 (19 10)  (947 266)  (947 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (26 12)  (954 268)  (954 268)  routing T_18_16.lc_trk_g0_4 <X> T_18_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 268)  (955 268)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 268)  (956 268)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 268)  (957 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 268)  (958 268)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 268)  (960 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 268)  (962 268)  routing T_18_16.lc_trk_g1_2 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 268)  (964 268)  LC_6 Logic Functioning bit
 (37 12)  (965 268)  (965 268)  LC_6 Logic Functioning bit
 (38 12)  (966 268)  (966 268)  LC_6 Logic Functioning bit
 (39 12)  (967 268)  (967 268)  LC_6 Logic Functioning bit
 (45 12)  (973 268)  (973 268)  LC_6 Logic Functioning bit
 (29 13)  (957 269)  (957 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 269)  (958 269)  routing T_18_16.lc_trk_g3_6 <X> T_18_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 269)  (959 269)  routing T_18_16.lc_trk_g1_2 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 269)  (964 269)  LC_6 Logic Functioning bit
 (37 13)  (965 269)  (965 269)  LC_6 Logic Functioning bit
 (38 13)  (966 269)  (966 269)  LC_6 Logic Functioning bit
 (39 13)  (967 269)  (967 269)  LC_6 Logic Functioning bit
 (41 13)  (969 269)  (969 269)  LC_6 Logic Functioning bit
 (43 13)  (971 269)  (971 269)  LC_6 Logic Functioning bit
 (0 14)  (928 270)  (928 270)  routing T_18_16.glb_netwk_4 <X> T_18_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 270)  (929 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (942 270)  (942 270)  routing T_18_16.sp4_h_r_36 <X> T_18_16.lc_trk_g3_4
 (25 14)  (953 270)  (953 270)  routing T_18_16.wire_logic_cluster/lc_6/out <X> T_18_16.lc_trk_g3_6
 (15 15)  (943 271)  (943 271)  routing T_18_16.sp4_h_r_36 <X> T_18_16.lc_trk_g3_4
 (16 15)  (944 271)  (944 271)  routing T_18_16.sp4_h_r_36 <X> T_18_16.lc_trk_g3_4
 (17 15)  (945 271)  (945 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (950 271)  (950 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_19_16

 (8 1)  (990 257)  (990 257)  routing T_19_16.sp4_h_r_1 <X> T_19_16.sp4_v_b_1


LogicTile_20_16

 (3 0)  (1039 256)  (1039 256)  routing T_20_16.sp12_h_r_0 <X> T_20_16.sp12_v_b_0
 (32 0)  (1068 256)  (1068 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1069 256)  (1069 256)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 256)  (1070 256)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 256)  (1072 256)  LC_0 Logic Functioning bit
 (38 0)  (1074 256)  (1074 256)  LC_0 Logic Functioning bit
 (45 0)  (1081 256)  (1081 256)  LC_0 Logic Functioning bit
 (47 0)  (1083 256)  (1083 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (3 1)  (1039 257)  (1039 257)  routing T_20_16.sp12_h_r_0 <X> T_20_16.sp12_v_b_0
 (26 1)  (1062 257)  (1062 257)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (1063 257)  (1063 257)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (1064 257)  (1064 257)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (1065 257)  (1065 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (1067 257)  (1067 257)  routing T_20_16.lc_trk_g3_2 <X> T_20_16.wire_logic_cluster/lc_0/in_3
 (37 1)  (1073 257)  (1073 257)  LC_0 Logic Functioning bit
 (39 1)  (1075 257)  (1075 257)  LC_0 Logic Functioning bit
 (0 2)  (1036 258)  (1036 258)  routing T_20_16.glb_netwk_6 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 258)  (1037 258)  routing T_20_16.glb_netwk_6 <X> T_20_16.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 258)  (1038 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (1057 258)  (1057 258)  routing T_20_16.bnr_op_7 <X> T_20_16.lc_trk_g0_7
 (22 2)  (1058 258)  (1058 258)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (21 3)  (1057 259)  (1057 259)  routing T_20_16.bnr_op_7 <X> T_20_16.lc_trk_g0_7
 (19 4)  (1055 260)  (1055 260)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (31 4)  (1067 260)  (1067 260)  routing T_20_16.lc_trk_g0_7 <X> T_20_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 260)  (1068 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 260)  (1072 260)  LC_2 Logic Functioning bit
 (38 4)  (1074 260)  (1074 260)  LC_2 Logic Functioning bit
 (45 4)  (1081 260)  (1081 260)  LC_2 Logic Functioning bit
 (26 5)  (1062 261)  (1062 261)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (1063 261)  (1063 261)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (1064 261)  (1064 261)  routing T_20_16.lc_trk_g3_3 <X> T_20_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 261)  (1065 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (1067 261)  (1067 261)  routing T_20_16.lc_trk_g0_7 <X> T_20_16.wire_logic_cluster/lc_2/in_3
 (37 5)  (1073 261)  (1073 261)  LC_2 Logic Functioning bit
 (39 5)  (1075 261)  (1075 261)  LC_2 Logic Functioning bit
 (21 12)  (1057 268)  (1057 268)  routing T_20_16.sp12_v_t_0 <X> T_20_16.lc_trk_g3_3
 (22 12)  (1058 268)  (1058 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (1060 268)  (1060 268)  routing T_20_16.sp12_v_t_0 <X> T_20_16.lc_trk_g3_3
 (25 12)  (1061 268)  (1061 268)  routing T_20_16.wire_logic_cluster/lc_2/out <X> T_20_16.lc_trk_g3_2
 (19 13)  (1055 269)  (1055 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (21 13)  (1057 269)  (1057 269)  routing T_20_16.sp12_v_t_0 <X> T_20_16.lc_trk_g3_3
 (22 13)  (1058 269)  (1058 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2


LogicTile_21_16

 (6 12)  (1096 268)  (1096 268)  routing T_21_16.sp4_v_t_43 <X> T_21_16.sp4_v_b_9
 (5 13)  (1095 269)  (1095 269)  routing T_21_16.sp4_v_t_43 <X> T_21_16.sp4_v_b_9
 (3 15)  (1093 271)  (1093 271)  routing T_21_16.sp12_h_l_22 <X> T_21_16.sp12_v_t_22


LogicTile_22_16

 (19 2)  (1163 258)  (1163 258)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (4 8)  (1148 264)  (1148 264)  routing T_22_16.sp4_v_t_47 <X> T_22_16.sp4_v_b_6
 (6 8)  (1150 264)  (1150 264)  routing T_22_16.sp4_v_t_47 <X> T_22_16.sp4_v_b_6


LogicTile_23_16

 (3 9)  (1201 265)  (1201 265)  routing T_23_16.sp12_h_l_22 <X> T_23_16.sp12_v_b_1


RAM_Tile_25_16

 (12 5)  (1318 261)  (1318 261)  routing T_25_16.sp4_h_r_5 <X> T_25_16.sp4_v_b_5


LogicTile_29_16

 (11 7)  (1521 263)  (1521 263)  routing T_29_16.sp4_h_r_5 <X> T_29_16.sp4_h_l_40


LogicTile_32_16

 (3 2)  (1675 258)  (1675 258)  routing T_32_16.sp12_h_r_0 <X> T_32_16.sp12_h_l_23
 (3 3)  (1675 259)  (1675 259)  routing T_32_16.sp12_h_r_0 <X> T_32_16.sp12_h_l_23


IO_Tile_33_16

 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 1)  (1743 257)  (1743 257)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (0 3)  (1726 259)  (1726 259)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (14 4)  (1740 260)  (1740 260)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_gbuf/in
 (15 4)  (1741 260)  (1741 260)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 wire_gbuf/in
 (15 5)  (1741 261)  (1741 261)  routing T_33_16.lc_trk_g0_7 <X> T_33_16.wire_gbuf/in
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (5 6)  (1731 262)  (1731 262)  routing T_33_16.span4_vert_b_7 <X> T_33_16.lc_trk_g0_7
 (7 6)  (1733 262)  (1733 262)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 263)  (1734 263)  routing T_33_16.span4_vert_b_7 <X> T_33_16.lc_trk_g0_7
 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0



IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0



LogicTile_3_15

 (3 4)  (129 244)  (129 244)  routing T_3_15.sp12_v_t_23 <X> T_3_15.sp12_h_r_0


LogicTile_7_15

 (3 4)  (345 244)  (345 244)  routing T_7_15.sp12_v_t_23 <X> T_7_15.sp12_h_r_0


LogicTile_9_15

 (2 4)  (440 244)  (440 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_10_15

 (5 0)  (497 240)  (497 240)  routing T_10_15.sp4_v_b_6 <X> T_10_15.sp4_h_r_0
 (4 1)  (496 241)  (496 241)  routing T_10_15.sp4_v_b_6 <X> T_10_15.sp4_h_r_0
 (6 1)  (498 241)  (498 241)  routing T_10_15.sp4_v_b_6 <X> T_10_15.sp4_h_r_0
 (19 4)  (511 244)  (511 244)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (5 12)  (497 252)  (497 252)  routing T_10_15.sp4_v_b_9 <X> T_10_15.sp4_h_r_9
 (12 12)  (504 252)  (504 252)  routing T_10_15.sp4_v_b_5 <X> T_10_15.sp4_h_r_11
 (6 13)  (498 253)  (498 253)  routing T_10_15.sp4_v_b_9 <X> T_10_15.sp4_h_r_9
 (11 13)  (503 253)  (503 253)  routing T_10_15.sp4_v_b_5 <X> T_10_15.sp4_h_r_11
 (13 13)  (505 253)  (505 253)  routing T_10_15.sp4_v_b_5 <X> T_10_15.sp4_h_r_11


LogicTile_11_15

 (3 4)  (549 244)  (549 244)  routing T_11_15.sp12_v_t_23 <X> T_11_15.sp12_h_r_0
 (5 5)  (551 245)  (551 245)  routing T_11_15.sp4_h_r_3 <X> T_11_15.sp4_v_b_3


LogicTile_12_15

 (25 0)  (625 240)  (625 240)  routing T_12_15.sp4_h_r_10 <X> T_12_15.lc_trk_g0_2
 (22 1)  (622 241)  (622 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (623 241)  (623 241)  routing T_12_15.sp4_h_r_10 <X> T_12_15.lc_trk_g0_2
 (24 1)  (624 241)  (624 241)  routing T_12_15.sp4_h_r_10 <X> T_12_15.lc_trk_g0_2
 (22 2)  (622 242)  (622 242)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (624 242)  (624 242)  routing T_12_15.bot_op_7 <X> T_12_15.lc_trk_g0_7
 (25 2)  (625 242)  (625 242)  routing T_12_15.sp4_v_b_6 <X> T_12_15.lc_trk_g0_6
 (22 3)  (622 243)  (622 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (623 243)  (623 243)  routing T_12_15.sp4_v_b_6 <X> T_12_15.lc_trk_g0_6
 (17 4)  (617 244)  (617 244)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (618 244)  (618 244)  routing T_12_15.bnr_op_1 <X> T_12_15.lc_trk_g1_1
 (21 4)  (621 244)  (621 244)  routing T_12_15.bnr_op_3 <X> T_12_15.lc_trk_g1_3
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (9 5)  (609 245)  (609 245)  routing T_12_15.sp4_v_t_45 <X> T_12_15.sp4_v_b_4
 (10 5)  (610 245)  (610 245)  routing T_12_15.sp4_v_t_45 <X> T_12_15.sp4_v_b_4
 (18 5)  (618 245)  (618 245)  routing T_12_15.bnr_op_1 <X> T_12_15.lc_trk_g1_1
 (21 5)  (621 245)  (621 245)  routing T_12_15.bnr_op_3 <X> T_12_15.lc_trk_g1_3
 (22 5)  (622 245)  (622 245)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (624 245)  (624 245)  routing T_12_15.bot_op_2 <X> T_12_15.lc_trk_g1_2
 (4 8)  (604 248)  (604 248)  routing T_12_15.sp4_v_t_47 <X> T_12_15.sp4_v_b_6
 (6 8)  (606 248)  (606 248)  routing T_12_15.sp4_v_t_47 <X> T_12_15.sp4_v_b_6
 (12 8)  (612 248)  (612 248)  routing T_12_15.sp4_v_b_2 <X> T_12_15.sp4_h_r_8
 (19 8)  (619 248)  (619 248)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (32 8)  (632 248)  (632 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 248)  (633 248)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 248)  (634 248)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 248)  (636 248)  LC_4 Logic Functioning bit
 (38 8)  (638 248)  (638 248)  LC_4 Logic Functioning bit
 (8 9)  (608 249)  (608 249)  routing T_12_15.sp4_h_l_42 <X> T_12_15.sp4_v_b_7
 (9 9)  (609 249)  (609 249)  routing T_12_15.sp4_h_l_42 <X> T_12_15.sp4_v_b_7
 (11 9)  (611 249)  (611 249)  routing T_12_15.sp4_v_b_2 <X> T_12_15.sp4_h_r_8
 (13 9)  (613 249)  (613 249)  routing T_12_15.sp4_v_b_2 <X> T_12_15.sp4_h_r_8
 (26 9)  (626 249)  (626 249)  routing T_12_15.lc_trk_g0_2 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 249)  (629 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (37 9)  (637 249)  (637 249)  LC_4 Logic Functioning bit
 (39 9)  (639 249)  (639 249)  LC_4 Logic Functioning bit
 (52 9)  (652 249)  (652 249)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (27 10)  (627 250)  (627 250)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 250)  (629 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 250)  (632 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 250)  (634 250)  routing T_12_15.lc_trk_g1_1 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 250)  (636 250)  LC_5 Logic Functioning bit
 (38 10)  (638 250)  (638 250)  LC_5 Logic Functioning bit
 (40 10)  (640 250)  (640 250)  LC_5 Logic Functioning bit
 (42 10)  (642 250)  (642 250)  LC_5 Logic Functioning bit
 (26 11)  (626 251)  (626 251)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 251)  (627 251)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 251)  (629 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 251)  (630 251)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (36 11)  (636 251)  (636 251)  LC_5 Logic Functioning bit
 (38 11)  (638 251)  (638 251)  LC_5 Logic Functioning bit
 (51 11)  (651 251)  (651 251)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (614 252)  (614 252)  routing T_12_15.bnl_op_0 <X> T_12_15.lc_trk_g3_0
 (26 12)  (626 252)  (626 252)  routing T_12_15.lc_trk_g0_6 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 252)  (627 252)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 252)  (628 252)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 252)  (629 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 252)  (630 252)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 252)  (631 252)  routing T_12_15.lc_trk_g0_7 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 252)  (632 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (636 252)  (636 252)  LC_6 Logic Functioning bit
 (38 12)  (638 252)  (638 252)  LC_6 Logic Functioning bit
 (41 12)  (641 252)  (641 252)  LC_6 Logic Functioning bit
 (43 12)  (643 252)  (643 252)  LC_6 Logic Functioning bit
 (50 12)  (650 252)  (650 252)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (614 253)  (614 253)  routing T_12_15.bnl_op_0 <X> T_12_15.lc_trk_g3_0
 (17 13)  (617 253)  (617 253)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (26 13)  (626 253)  (626 253)  routing T_12_15.lc_trk_g0_6 <X> T_12_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 253)  (629 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 253)  (631 253)  routing T_12_15.lc_trk_g0_7 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (37 13)  (637 253)  (637 253)  LC_6 Logic Functioning bit
 (39 13)  (639 253)  (639 253)  LC_6 Logic Functioning bit
 (40 13)  (640 253)  (640 253)  LC_6 Logic Functioning bit
 (17 15)  (617 255)  (617 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_13_15

 (25 0)  (679 240)  (679 240)  routing T_13_15.sp12_h_r_2 <X> T_13_15.lc_trk_g0_2
 (22 1)  (676 241)  (676 241)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (678 241)  (678 241)  routing T_13_15.sp12_h_r_2 <X> T_13_15.lc_trk_g0_2
 (25 1)  (679 241)  (679 241)  routing T_13_15.sp12_h_r_2 <X> T_13_15.lc_trk_g0_2
 (0 2)  (654 242)  (654 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (655 242)  (655 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (679 242)  (679 242)  routing T_13_15.wire_logic_cluster/lc_6/out <X> T_13_15.lc_trk_g0_6
 (26 2)  (680 242)  (680 242)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 242)  (688 242)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (37 2)  (691 242)  (691 242)  LC_1 Logic Functioning bit
 (39 2)  (693 242)  (693 242)  LC_1 Logic Functioning bit
 (40 2)  (694 242)  (694 242)  LC_1 Logic Functioning bit
 (42 2)  (696 242)  (696 242)  LC_1 Logic Functioning bit
 (43 2)  (697 242)  (697 242)  LC_1 Logic Functioning bit
 (51 2)  (705 242)  (705 242)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (16 3)  (670 243)  (670 243)  routing T_13_15.sp12_h_r_12 <X> T_13_15.lc_trk_g0_4
 (17 3)  (671 243)  (671 243)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (22 3)  (676 243)  (676 243)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (680 243)  (680 243)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 243)  (682 243)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 243)  (683 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 243)  (684 243)  routing T_13_15.lc_trk_g0_2 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 243)  (685 243)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 243)  (686 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (687 243)  (687 243)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.input_2_1
 (35 3)  (689 243)  (689 243)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.input_2_1
 (36 3)  (690 243)  (690 243)  LC_1 Logic Functioning bit
 (40 3)  (694 243)  (694 243)  LC_1 Logic Functioning bit
 (42 3)  (696 243)  (696 243)  LC_1 Logic Functioning bit
 (43 3)  (697 243)  (697 243)  LC_1 Logic Functioning bit
 (22 4)  (676 244)  (676 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (677 244)  (677 244)  routing T_13_15.sp4_v_b_19 <X> T_13_15.lc_trk_g1_3
 (24 4)  (678 244)  (678 244)  routing T_13_15.sp4_v_b_19 <X> T_13_15.lc_trk_g1_3
 (26 4)  (680 244)  (680 244)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 244)  (681 244)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 244)  (682 244)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 244)  (684 244)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 244)  (685 244)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 244)  (688 244)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 244)  (689 244)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.input_2_2
 (36 4)  (690 244)  (690 244)  LC_2 Logic Functioning bit
 (38 4)  (692 244)  (692 244)  LC_2 Logic Functioning bit
 (41 4)  (695 244)  (695 244)  LC_2 Logic Functioning bit
 (43 4)  (697 244)  (697 244)  LC_2 Logic Functioning bit
 (48 4)  (702 244)  (702 244)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (14 5)  (668 245)  (668 245)  routing T_13_15.sp4_r_v_b_24 <X> T_13_15.lc_trk_g1_0
 (17 5)  (671 245)  (671 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (26 5)  (680 245)  (680 245)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 245)  (683 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 245)  (685 245)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 245)  (686 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (688 245)  (688 245)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.input_2_2
 (35 5)  (689 245)  (689 245)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.input_2_2
 (36 5)  (690 245)  (690 245)  LC_2 Logic Functioning bit
 (38 5)  (692 245)  (692 245)  LC_2 Logic Functioning bit
 (40 5)  (694 245)  (694 245)  LC_2 Logic Functioning bit
 (41 5)  (695 245)  (695 245)  LC_2 Logic Functioning bit
 (43 5)  (697 245)  (697 245)  LC_2 Logic Functioning bit
 (14 6)  (668 246)  (668 246)  routing T_13_15.sp12_h_l_3 <X> T_13_15.lc_trk_g1_4
 (21 6)  (675 246)  (675 246)  routing T_13_15.wire_logic_cluster/lc_7/out <X> T_13_15.lc_trk_g1_7
 (22 6)  (676 246)  (676 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (680 246)  (680 246)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (29 6)  (683 246)  (683 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 246)  (684 246)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 246)  (685 246)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 246)  (688 246)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 246)  (689 246)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.input_2_3
 (14 7)  (668 247)  (668 247)  routing T_13_15.sp12_h_l_3 <X> T_13_15.lc_trk_g1_4
 (15 7)  (669 247)  (669 247)  routing T_13_15.sp12_h_l_3 <X> T_13_15.lc_trk_g1_4
 (17 7)  (671 247)  (671 247)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (22 7)  (676 247)  (676 247)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (678 247)  (678 247)  routing T_13_15.top_op_6 <X> T_13_15.lc_trk_g1_6
 (25 7)  (679 247)  (679 247)  routing T_13_15.top_op_6 <X> T_13_15.lc_trk_g1_6
 (26 7)  (680 247)  (680 247)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 247)  (681 247)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 247)  (683 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 247)  (684 247)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 247)  (685 247)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 247)  (686 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (687 247)  (687 247)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.input_2_3
 (34 7)  (688 247)  (688 247)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.input_2_3
 (41 7)  (695 247)  (695 247)  LC_3 Logic Functioning bit
 (51 7)  (705 247)  (705 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (22 8)  (676 248)  (676 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (677 248)  (677 248)  routing T_13_15.sp4_v_t_30 <X> T_13_15.lc_trk_g2_3
 (24 8)  (678 248)  (678 248)  routing T_13_15.sp4_v_t_30 <X> T_13_15.lc_trk_g2_3
 (27 8)  (681 248)  (681 248)  routing T_13_15.lc_trk_g1_0 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 248)  (683 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 248)  (685 248)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 248)  (686 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 248)  (687 248)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 248)  (688 248)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 248)  (689 248)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.input_2_4
 (36 8)  (690 248)  (690 248)  LC_4 Logic Functioning bit
 (38 8)  (692 248)  (692 248)  LC_4 Logic Functioning bit
 (41 8)  (695 248)  (695 248)  LC_4 Logic Functioning bit
 (45 8)  (699 248)  (699 248)  LC_4 Logic Functioning bit
 (51 8)  (705 248)  (705 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (669 249)  (669 249)  routing T_13_15.sp4_v_t_29 <X> T_13_15.lc_trk_g2_0
 (16 9)  (670 249)  (670 249)  routing T_13_15.sp4_v_t_29 <X> T_13_15.lc_trk_g2_0
 (17 9)  (671 249)  (671 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (28 9)  (682 249)  (682 249)  routing T_13_15.lc_trk_g2_0 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 249)  (683 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 249)  (685 249)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 249)  (686 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (687 249)  (687 249)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.input_2_4
 (34 9)  (688 249)  (688 249)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.input_2_4
 (35 9)  (689 249)  (689 249)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.input_2_4
 (36 9)  (690 249)  (690 249)  LC_4 Logic Functioning bit
 (38 9)  (692 249)  (692 249)  LC_4 Logic Functioning bit
 (51 9)  (705 249)  (705 249)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (52 9)  (706 249)  (706 249)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (14 10)  (668 250)  (668 250)  routing T_13_15.sp4_h_r_44 <X> T_13_15.lc_trk_g2_4
 (15 10)  (669 250)  (669 250)  routing T_13_15.sp4_h_l_24 <X> T_13_15.lc_trk_g2_5
 (16 10)  (670 250)  (670 250)  routing T_13_15.sp4_h_l_24 <X> T_13_15.lc_trk_g2_5
 (17 10)  (671 250)  (671 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (672 250)  (672 250)  routing T_13_15.sp4_h_l_24 <X> T_13_15.lc_trk_g2_5
 (22 10)  (676 250)  (676 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (679 250)  (679 250)  routing T_13_15.sp4_h_r_46 <X> T_13_15.lc_trk_g2_6
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 250)  (684 250)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 250)  (688 250)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (41 10)  (695 250)  (695 250)  LC_5 Logic Functioning bit
 (43 10)  (697 250)  (697 250)  LC_5 Logic Functioning bit
 (14 11)  (668 251)  (668 251)  routing T_13_15.sp4_h_r_44 <X> T_13_15.lc_trk_g2_4
 (15 11)  (669 251)  (669 251)  routing T_13_15.sp4_h_r_44 <X> T_13_15.lc_trk_g2_4
 (16 11)  (670 251)  (670 251)  routing T_13_15.sp4_h_r_44 <X> T_13_15.lc_trk_g2_4
 (17 11)  (671 251)  (671 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (675 251)  (675 251)  routing T_13_15.sp4_r_v_b_39 <X> T_13_15.lc_trk_g2_7
 (22 11)  (676 251)  (676 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (677 251)  (677 251)  routing T_13_15.sp4_h_r_46 <X> T_13_15.lc_trk_g2_6
 (24 11)  (678 251)  (678 251)  routing T_13_15.sp4_h_r_46 <X> T_13_15.lc_trk_g2_6
 (25 11)  (679 251)  (679 251)  routing T_13_15.sp4_h_r_46 <X> T_13_15.lc_trk_g2_6
 (30 11)  (684 251)  (684 251)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 251)  (685 251)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (41 11)  (695 251)  (695 251)  LC_5 Logic Functioning bit
 (43 11)  (697 251)  (697 251)  LC_5 Logic Functioning bit
 (26 12)  (680 252)  (680 252)  routing T_13_15.lc_trk_g0_4 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 252)  (681 252)  routing T_13_15.lc_trk_g1_0 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 252)  (685 252)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 252)  (688 252)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 252)  (690 252)  LC_6 Logic Functioning bit
 (43 12)  (697 252)  (697 252)  LC_6 Logic Functioning bit
 (45 12)  (699 252)  (699 252)  LC_6 Logic Functioning bit
 (50 12)  (704 252)  (704 252)  Cascade bit: LH_LC06_inmux02_5

 (29 13)  (683 253)  (683 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (690 253)  (690 253)  LC_6 Logic Functioning bit
 (41 13)  (695 253)  (695 253)  LC_6 Logic Functioning bit
 (43 13)  (697 253)  (697 253)  LC_6 Logic Functioning bit
 (48 13)  (702 253)  (702 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (668 254)  (668 254)  routing T_13_15.wire_logic_cluster/lc_4/out <X> T_13_15.lc_trk_g3_4
 (22 14)  (676 254)  (676 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (680 254)  (680 254)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (28 14)  (682 254)  (682 254)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 254)  (683 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 254)  (684 254)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 254)  (685 254)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 254)  (686 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 254)  (687 254)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 254)  (690 254)  LC_7 Logic Functioning bit
 (37 14)  (691 254)  (691 254)  LC_7 Logic Functioning bit
 (42 14)  (696 254)  (696 254)  LC_7 Logic Functioning bit
 (43 14)  (697 254)  (697 254)  LC_7 Logic Functioning bit
 (45 14)  (699 254)  (699 254)  LC_7 Logic Functioning bit
 (17 15)  (671 255)  (671 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (675 255)  (675 255)  routing T_13_15.sp4_r_v_b_47 <X> T_13_15.lc_trk_g3_7
 (22 15)  (676 255)  (676 255)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (678 255)  (678 255)  routing T_13_15.tnl_op_6 <X> T_13_15.lc_trk_g3_6
 (25 15)  (679 255)  (679 255)  routing T_13_15.tnl_op_6 <X> T_13_15.lc_trk_g3_6
 (28 15)  (682 255)  (682 255)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 255)  (683 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 255)  (685 255)  routing T_13_15.lc_trk_g2_6 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 255)  (686 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (688 255)  (688 255)  routing T_13_15.lc_trk_g1_0 <X> T_13_15.input_2_7
 (36 15)  (690 255)  (690 255)  LC_7 Logic Functioning bit
 (37 15)  (691 255)  (691 255)  LC_7 Logic Functioning bit
 (42 15)  (696 255)  (696 255)  LC_7 Logic Functioning bit
 (48 15)  (702 255)  (702 255)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (705 255)  (705 255)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_14_15

 (15 0)  (723 240)  (723 240)  routing T_14_15.bot_op_1 <X> T_14_15.lc_trk_g0_1
 (17 0)  (725 240)  (725 240)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (26 0)  (734 240)  (734 240)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 240)  (735 240)  routing T_14_15.lc_trk_g1_0 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 240)  (739 240)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (743 240)  (743 240)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.input_2_0
 (38 0)  (746 240)  (746 240)  LC_0 Logic Functioning bit
 (41 0)  (749 240)  (749 240)  LC_0 Logic Functioning bit
 (43 0)  (751 240)  (751 240)  LC_0 Logic Functioning bit
 (45 0)  (753 240)  (753 240)  LC_0 Logic Functioning bit
 (51 0)  (759 240)  (759 240)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (8 1)  (716 241)  (716 241)  routing T_14_15.sp4_v_t_47 <X> T_14_15.sp4_v_b_1
 (10 1)  (718 241)  (718 241)  routing T_14_15.sp4_v_t_47 <X> T_14_15.sp4_v_b_1
 (26 1)  (734 241)  (734 241)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 241)  (735 241)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 241)  (736 241)  routing T_14_15.lc_trk_g3_7 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 241)  (737 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 241)  (739 241)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 241)  (740 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (743 241)  (743 241)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.input_2_0
 (39 1)  (747 241)  (747 241)  LC_0 Logic Functioning bit
 (41 1)  (749 241)  (749 241)  LC_0 Logic Functioning bit
 (43 1)  (751 241)  (751 241)  LC_0 Logic Functioning bit
 (0 2)  (708 242)  (708 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (1 2)  (709 242)  (709 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (725 242)  (725 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (729 242)  (729 242)  routing T_14_15.sp4_v_b_15 <X> T_14_15.lc_trk_g0_7
 (22 2)  (730 242)  (730 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (731 242)  (731 242)  routing T_14_15.sp4_v_b_15 <X> T_14_15.lc_trk_g0_7
 (27 2)  (735 242)  (735 242)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 242)  (736 242)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 242)  (742 242)  routing T_14_15.lc_trk_g1_1 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 242)  (743 242)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.input_2_1
 (38 2)  (746 242)  (746 242)  LC_1 Logic Functioning bit
 (41 2)  (749 242)  (749 242)  LC_1 Logic Functioning bit
 (43 2)  (751 242)  (751 242)  LC_1 Logic Functioning bit
 (45 2)  (753 242)  (753 242)  LC_1 Logic Functioning bit
 (51 2)  (759 242)  (759 242)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (18 3)  (726 243)  (726 243)  routing T_14_15.sp4_r_v_b_29 <X> T_14_15.lc_trk_g0_5
 (21 3)  (729 243)  (729 243)  routing T_14_15.sp4_v_b_15 <X> T_14_15.lc_trk_g0_7
 (22 3)  (730 243)  (730 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (731 243)  (731 243)  routing T_14_15.sp4_h_r_6 <X> T_14_15.lc_trk_g0_6
 (24 3)  (732 243)  (732 243)  routing T_14_15.sp4_h_r_6 <X> T_14_15.lc_trk_g0_6
 (25 3)  (733 243)  (733 243)  routing T_14_15.sp4_h_r_6 <X> T_14_15.lc_trk_g0_6
 (29 3)  (737 243)  (737 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 243)  (740 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (741 243)  (741 243)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.input_2_1
 (35 3)  (743 243)  (743 243)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.input_2_1
 (36 3)  (744 243)  (744 243)  LC_1 Logic Functioning bit
 (38 3)  (746 243)  (746 243)  LC_1 Logic Functioning bit
 (39 3)  (747 243)  (747 243)  LC_1 Logic Functioning bit
 (40 3)  (748 243)  (748 243)  LC_1 Logic Functioning bit
 (41 3)  (749 243)  (749 243)  LC_1 Logic Functioning bit
 (42 3)  (750 243)  (750 243)  LC_1 Logic Functioning bit
 (43 3)  (751 243)  (751 243)  LC_1 Logic Functioning bit
 (44 3)  (752 243)  (752 243)  LC_1 Logic Functioning bit
 (47 3)  (755 243)  (755 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (722 244)  (722 244)  routing T_14_15.wire_logic_cluster/lc_0/out <X> T_14_15.lc_trk_g1_0
 (15 4)  (723 244)  (723 244)  routing T_14_15.sp4_h_r_1 <X> T_14_15.lc_trk_g1_1
 (16 4)  (724 244)  (724 244)  routing T_14_15.sp4_h_r_1 <X> T_14_15.lc_trk_g1_1
 (17 4)  (725 244)  (725 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (22 4)  (730 244)  (730 244)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (732 244)  (732 244)  routing T_14_15.bot_op_3 <X> T_14_15.lc_trk_g1_3
 (17 5)  (725 245)  (725 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (726 245)  (726 245)  routing T_14_15.sp4_h_r_1 <X> T_14_15.lc_trk_g1_1
 (26 6)  (734 246)  (734 246)  routing T_14_15.lc_trk_g0_5 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 246)  (735 246)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 246)  (736 246)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 246)  (737 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 246)  (742 246)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 246)  (745 246)  LC_3 Logic Functioning bit
 (39 6)  (747 246)  (747 246)  LC_3 Logic Functioning bit
 (41 6)  (749 246)  (749 246)  LC_3 Logic Functioning bit
 (43 6)  (751 246)  (751 246)  LC_3 Logic Functioning bit
 (45 6)  (753 246)  (753 246)  LC_3 Logic Functioning bit
 (29 7)  (737 247)  (737 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 247)  (738 247)  routing T_14_15.lc_trk_g3_3 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 247)  (739 247)  routing T_14_15.lc_trk_g1_3 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 247)  (744 247)  LC_3 Logic Functioning bit
 (38 7)  (746 247)  (746 247)  LC_3 Logic Functioning bit
 (41 7)  (749 247)  (749 247)  LC_3 Logic Functioning bit
 (43 7)  (751 247)  (751 247)  LC_3 Logic Functioning bit
 (44 7)  (752 247)  (752 247)  LC_3 Logic Functioning bit
 (47 7)  (755 247)  (755 247)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (13 8)  (721 248)  (721 248)  routing T_14_15.sp4_v_t_45 <X> T_14_15.sp4_v_b_8
 (21 10)  (729 250)  (729 250)  routing T_14_15.sp4_v_t_18 <X> T_14_15.lc_trk_g2_7
 (22 10)  (730 250)  (730 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (731 250)  (731 250)  routing T_14_15.sp4_v_t_18 <X> T_14_15.lc_trk_g2_7
 (17 12)  (725 252)  (725 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 252)  (726 252)  routing T_14_15.wire_logic_cluster/lc_1/out <X> T_14_15.lc_trk_g3_1
 (21 12)  (729 252)  (729 252)  routing T_14_15.wire_logic_cluster/lc_3/out <X> T_14_15.lc_trk_g3_3
 (22 12)  (730 252)  (730 252)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (0 14)  (708 254)  (708 254)  routing T_14_15.glb_netwk_4 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 254)  (709 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (730 254)  (730 254)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (731 254)  (731 254)  routing T_14_15.sp12_v_t_12 <X> T_14_15.lc_trk_g3_7


LogicTile_15_15

 (15 0)  (777 240)  (777 240)  routing T_15_15.lft_op_1 <X> T_15_15.lc_trk_g0_1
 (17 0)  (779 240)  (779 240)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (780 240)  (780 240)  routing T_15_15.lft_op_1 <X> T_15_15.lc_trk_g0_1
 (22 0)  (784 240)  (784 240)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (786 240)  (786 240)  routing T_15_15.bot_op_3 <X> T_15_15.lc_trk_g0_3
 (26 4)  (788 244)  (788 244)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 244)  (790 244)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 244)  (791 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 244)  (794 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (799 244)  (799 244)  LC_2 Logic Functioning bit
 (39 4)  (801 244)  (801 244)  LC_2 Logic Functioning bit
 (40 4)  (802 244)  (802 244)  LC_2 Logic Functioning bit
 (42 4)  (804 244)  (804 244)  LC_2 Logic Functioning bit
 (27 5)  (789 245)  (789 245)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 245)  (790 245)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 245)  (791 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 245)  (792 245)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 245)  (793 245)  routing T_15_15.lc_trk_g0_3 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (37 5)  (799 245)  (799 245)  LC_2 Logic Functioning bit
 (39 5)  (801 245)  (801 245)  LC_2 Logic Functioning bit
 (40 5)  (802 245)  (802 245)  LC_2 Logic Functioning bit
 (41 5)  (803 245)  (803 245)  LC_2 Logic Functioning bit
 (42 5)  (804 245)  (804 245)  LC_2 Logic Functioning bit
 (43 5)  (805 245)  (805 245)  LC_2 Logic Functioning bit
 (22 8)  (784 248)  (784 248)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (786 248)  (786 248)  routing T_15_15.tnr_op_3 <X> T_15_15.lc_trk_g2_3
 (15 9)  (777 249)  (777 249)  routing T_15_15.sp4_v_t_29 <X> T_15_15.lc_trk_g2_0
 (16 9)  (778 249)  (778 249)  routing T_15_15.sp4_v_t_29 <X> T_15_15.lc_trk_g2_0
 (17 9)  (779 249)  (779 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (15 14)  (777 254)  (777 254)  routing T_15_15.tnr_op_5 <X> T_15_15.lc_trk_g3_5
 (17 14)  (779 254)  (779 254)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (32 14)  (794 254)  (794 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 254)  (795 254)  routing T_15_15.lc_trk_g2_0 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (37 14)  (799 254)  (799 254)  LC_7 Logic Functioning bit
 (39 14)  (801 254)  (801 254)  LC_7 Logic Functioning bit
 (47 14)  (809 254)  (809 254)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (29 15)  (791 255)  (791 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (798 255)  (798 255)  LC_7 Logic Functioning bit
 (38 15)  (800 255)  (800 255)  LC_7 Logic Functioning bit


LogicTile_16_15

 (22 0)  (838 240)  (838 240)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (840 240)  (840 240)  routing T_16_15.top_op_3 <X> T_16_15.lc_trk_g0_3
 (21 1)  (837 241)  (837 241)  routing T_16_15.top_op_3 <X> T_16_15.lc_trk_g0_3
 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (1 2)  (817 242)  (817 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (843 242)  (843 242)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 242)  (845 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 242)  (846 242)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 242)  (848 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 242)  (849 242)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 242)  (850 242)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (40 2)  (856 242)  (856 242)  LC_1 Logic Functioning bit
 (42 2)  (858 242)  (858 242)  LC_1 Logic Functioning bit
 (14 3)  (830 243)  (830 243)  routing T_16_15.sp4_r_v_b_28 <X> T_16_15.lc_trk_g0_4
 (17 3)  (833 243)  (833 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (31 3)  (847 243)  (847 243)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (40 3)  (856 243)  (856 243)  LC_1 Logic Functioning bit
 (42 3)  (858 243)  (858 243)  LC_1 Logic Functioning bit
 (26 4)  (842 244)  (842 244)  routing T_16_15.lc_trk_g0_4 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 244)  (843 244)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 244)  (844 244)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 244)  (845 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 244)  (846 244)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 244)  (847 244)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 244)  (848 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 244)  (850 244)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (45 4)  (861 244)  (861 244)  LC_2 Logic Functioning bit
 (29 5)  (845 245)  (845 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (852 245)  (852 245)  LC_2 Logic Functioning bit
 (38 5)  (854 245)  (854 245)  LC_2 Logic Functioning bit
 (14 6)  (830 246)  (830 246)  routing T_16_15.wire_logic_cluster/lc_4/out <X> T_16_15.lc_trk_g1_4
 (15 6)  (831 246)  (831 246)  routing T_16_15.top_op_5 <X> T_16_15.lc_trk_g1_5
 (17 6)  (833 246)  (833 246)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (26 6)  (842 246)  (842 246)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 246)  (843 246)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 246)  (845 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 246)  (846 246)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 246)  (849 246)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 246)  (850 246)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (39 6)  (855 246)  (855 246)  LC_3 Logic Functioning bit
 (40 6)  (856 246)  (856 246)  LC_3 Logic Functioning bit
 (42 6)  (858 246)  (858 246)  LC_3 Logic Functioning bit
 (17 7)  (833 247)  (833 247)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (834 247)  (834 247)  routing T_16_15.top_op_5 <X> T_16_15.lc_trk_g1_5
 (27 7)  (843 247)  (843 247)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 247)  (845 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 247)  (847 247)  routing T_16_15.lc_trk_g3_3 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 247)  (848 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (851 247)  (851 247)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.input_2_3
 (38 7)  (854 247)  (854 247)  LC_3 Logic Functioning bit
 (41 7)  (857 247)  (857 247)  LC_3 Logic Functioning bit
 (26 8)  (842 248)  (842 248)  routing T_16_15.lc_trk_g0_4 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 248)  (845 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 248)  (847 248)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 248)  (848 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 248)  (849 248)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 248)  (850 248)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (38 8)  (854 248)  (854 248)  LC_4 Logic Functioning bit
 (45 8)  (861 248)  (861 248)  LC_4 Logic Functioning bit
 (50 8)  (866 248)  (866 248)  Cascade bit: LH_LC04_inmux02_5

 (11 9)  (827 249)  (827 249)  routing T_16_15.sp4_h_l_45 <X> T_16_15.sp4_h_r_8
 (29 9)  (845 249)  (845 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 249)  (846 249)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (38 9)  (854 249)  (854 249)  LC_4 Logic Functioning bit
 (39 9)  (855 249)  (855 249)  LC_4 Logic Functioning bit
 (17 10)  (833 250)  (833 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 250)  (834 250)  routing T_16_15.wire_logic_cluster/lc_5/out <X> T_16_15.lc_trk_g2_5
 (26 10)  (842 250)  (842 250)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (36 10)  (852 250)  (852 250)  LC_5 Logic Functioning bit
 (43 10)  (859 250)  (859 250)  LC_5 Logic Functioning bit
 (45 10)  (861 250)  (861 250)  LC_5 Logic Functioning bit
 (27 11)  (843 251)  (843 251)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 251)  (844 251)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 251)  (845 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 251)  (848 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (849 251)  (849 251)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.input_2_5
 (34 11)  (850 251)  (850 251)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.input_2_5
 (35 11)  (851 251)  (851 251)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.input_2_5
 (37 11)  (853 251)  (853 251)  LC_5 Logic Functioning bit
 (42 11)  (858 251)  (858 251)  LC_5 Logic Functioning bit
 (21 12)  (837 252)  (837 252)  routing T_16_15.bnl_op_3 <X> T_16_15.lc_trk_g3_3
 (22 12)  (838 252)  (838 252)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (841 252)  (841 252)  routing T_16_15.wire_logic_cluster/lc_2/out <X> T_16_15.lc_trk_g3_2
 (28 12)  (844 252)  (844 252)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 252)  (845 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 252)  (846 252)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 252)  (848 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 252)  (849 252)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 252)  (850 252)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (40 12)  (856 252)  (856 252)  LC_6 Logic Functioning bit
 (42 12)  (858 252)  (858 252)  LC_6 Logic Functioning bit
 (21 13)  (837 253)  (837 253)  routing T_16_15.bnl_op_3 <X> T_16_15.lc_trk_g3_3
 (22 13)  (838 253)  (838 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (847 253)  (847 253)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (40 13)  (856 253)  (856 253)  LC_6 Logic Functioning bit
 (42 13)  (858 253)  (858 253)  LC_6 Logic Functioning bit
 (14 14)  (830 254)  (830 254)  routing T_16_15.sp12_v_t_3 <X> T_16_15.lc_trk_g3_4
 (26 14)  (842 254)  (842 254)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (35 14)  (851 254)  (851 254)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.input_2_7
 (36 14)  (852 254)  (852 254)  LC_7 Logic Functioning bit
 (43 14)  (859 254)  (859 254)  LC_7 Logic Functioning bit
 (45 14)  (861 254)  (861 254)  LC_7 Logic Functioning bit
 (14 15)  (830 255)  (830 255)  routing T_16_15.sp12_v_t_3 <X> T_16_15.lc_trk_g3_4
 (15 15)  (831 255)  (831 255)  routing T_16_15.sp12_v_t_3 <X> T_16_15.lc_trk_g3_4
 (17 15)  (833 255)  (833 255)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (27 15)  (843 255)  (843 255)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 255)  (844 255)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 255)  (845 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (848 255)  (848 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (849 255)  (849 255)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.input_2_7
 (37 15)  (853 255)  (853 255)  LC_7 Logic Functioning bit
 (42 15)  (858 255)  (858 255)  LC_7 Logic Functioning bit


LogicTile_17_15

 (15 2)  (889 242)  (889 242)  routing T_17_15.sp4_h_r_21 <X> T_17_15.lc_trk_g0_5
 (16 2)  (890 242)  (890 242)  routing T_17_15.sp4_h_r_21 <X> T_17_15.lc_trk_g0_5
 (17 2)  (891 242)  (891 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (892 242)  (892 242)  routing T_17_15.sp4_h_r_21 <X> T_17_15.lc_trk_g0_5
 (26 2)  (900 242)  (900 242)  routing T_17_15.lc_trk_g0_5 <X> T_17_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 242)  (901 242)  routing T_17_15.lc_trk_g3_1 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 242)  (902 242)  routing T_17_15.lc_trk_g3_1 <X> T_17_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 242)  (903 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 242)  (905 242)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 242)  (906 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 242)  (907 242)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (909 242)  (909 242)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.input_2_1
 (41 2)  (915 242)  (915 242)  LC_1 Logic Functioning bit
 (43 2)  (917 242)  (917 242)  LC_1 Logic Functioning bit
 (52 2)  (926 242)  (926 242)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (18 3)  (892 243)  (892 243)  routing T_17_15.sp4_h_r_21 <X> T_17_15.lc_trk_g0_5
 (29 3)  (903 243)  (903 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 243)  (905 243)  routing T_17_15.lc_trk_g2_6 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 243)  (906 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (907 243)  (907 243)  routing T_17_15.lc_trk_g2_5 <X> T_17_15.input_2_1
 (40 3)  (914 243)  (914 243)  LC_1 Logic Functioning bit
 (42 3)  (916 243)  (916 243)  LC_1 Logic Functioning bit
 (43 3)  (917 243)  (917 243)  LC_1 Logic Functioning bit
 (5 5)  (879 245)  (879 245)  routing T_17_15.sp4_h_r_3 <X> T_17_15.sp4_v_b_3
 (15 10)  (889 250)  (889 250)  routing T_17_15.sp4_v_t_32 <X> T_17_15.lc_trk_g2_5
 (16 10)  (890 250)  (890 250)  routing T_17_15.sp4_v_t_32 <X> T_17_15.lc_trk_g2_5
 (17 10)  (891 250)  (891 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 11)  (896 251)  (896 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (897 251)  (897 251)  routing T_17_15.sp4_v_b_46 <X> T_17_15.lc_trk_g2_6
 (24 11)  (898 251)  (898 251)  routing T_17_15.sp4_v_b_46 <X> T_17_15.lc_trk_g2_6
 (16 12)  (890 252)  (890 252)  routing T_17_15.sp4_v_t_12 <X> T_17_15.lc_trk_g3_1
 (17 12)  (891 252)  (891 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (892 252)  (892 252)  routing T_17_15.sp4_v_t_12 <X> T_17_15.lc_trk_g3_1


LogicTile_18_15

 (0 0)  (928 240)  (928 240)  Negative Clock bit

 (22 0)  (950 240)  (950 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (951 240)  (951 240)  routing T_18_15.sp4_h_r_3 <X> T_18_15.lc_trk_g0_3
 (24 0)  (952 240)  (952 240)  routing T_18_15.sp4_h_r_3 <X> T_18_15.lc_trk_g0_3
 (21 1)  (949 241)  (949 241)  routing T_18_15.sp4_h_r_3 <X> T_18_15.lc_trk_g0_3
 (2 2)  (930 242)  (930 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (9 2)  (937 242)  (937 242)  routing T_18_15.sp4_h_r_10 <X> T_18_15.sp4_h_l_36
 (10 2)  (938 242)  (938 242)  routing T_18_15.sp4_h_r_10 <X> T_18_15.sp4_h_l_36
 (0 3)  (928 243)  (928 243)  routing T_18_15.glb_netwk_1 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (1 4)  (929 244)  (929 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (928 245)  (928 245)  routing T_18_15.glb_netwk_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (4 5)  (932 245)  (932 245)  routing T_18_15.sp4_v_t_47 <X> T_18_15.sp4_h_r_3
 (15 6)  (943 246)  (943 246)  routing T_18_15.sp4_h_r_13 <X> T_18_15.lc_trk_g1_5
 (16 6)  (944 246)  (944 246)  routing T_18_15.sp4_h_r_13 <X> T_18_15.lc_trk_g1_5
 (17 6)  (945 246)  (945 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (946 246)  (946 246)  routing T_18_15.sp4_h_r_13 <X> T_18_15.lc_trk_g1_5
 (11 8)  (939 248)  (939 248)  routing T_18_15.sp4_h_r_3 <X> T_18_15.sp4_v_b_8
 (5 10)  (933 250)  (933 250)  routing T_18_15.sp4_h_r_3 <X> T_18_15.sp4_h_l_43
 (11 10)  (939 250)  (939 250)  routing T_18_15.sp4_v_b_5 <X> T_18_15.sp4_v_t_45
 (4 11)  (932 251)  (932 251)  routing T_18_15.sp4_h_r_3 <X> T_18_15.sp4_h_l_43
 (12 11)  (940 251)  (940 251)  routing T_18_15.sp4_v_b_5 <X> T_18_15.sp4_v_t_45
 (22 12)  (950 252)  (950 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (951 252)  (951 252)  routing T_18_15.sp12_v_b_11 <X> T_18_15.lc_trk_g3_3
 (0 14)  (928 254)  (928 254)  routing T_18_15.glb_netwk_4 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 254)  (929 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (27 14)  (955 254)  (955 254)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 254)  (957 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 254)  (958 254)  routing T_18_15.lc_trk_g1_5 <X> T_18_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 254)  (960 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 254)  (961 254)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 254)  (962 254)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 254)  (964 254)  LC_7 Logic Functioning bit
 (37 14)  (965 254)  (965 254)  LC_7 Logic Functioning bit
 (38 14)  (966 254)  (966 254)  LC_7 Logic Functioning bit
 (39 14)  (967 254)  (967 254)  LC_7 Logic Functioning bit
 (41 14)  (969 254)  (969 254)  LC_7 Logic Functioning bit
 (43 14)  (971 254)  (971 254)  LC_7 Logic Functioning bit
 (45 14)  (973 254)  (973 254)  LC_7 Logic Functioning bit
 (26 15)  (954 255)  (954 255)  routing T_18_15.lc_trk_g0_3 <X> T_18_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 255)  (957 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 255)  (959 255)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (964 255)  (964 255)  LC_7 Logic Functioning bit
 (38 15)  (966 255)  (966 255)  LC_7 Logic Functioning bit
 (46 15)  (974 255)  (974 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_19_15

 (6 0)  (988 240)  (988 240)  routing T_19_15.sp4_h_r_7 <X> T_19_15.sp4_v_b_0
 (21 0)  (1003 240)  (1003 240)  routing T_19_15.sp12_h_r_3 <X> T_19_15.lc_trk_g0_3
 (22 0)  (1004 240)  (1004 240)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (1006 240)  (1006 240)  routing T_19_15.sp12_h_r_3 <X> T_19_15.lc_trk_g0_3
 (21 1)  (1003 241)  (1003 241)  routing T_19_15.sp12_h_r_3 <X> T_19_15.lc_trk_g0_3
 (0 2)  (982 242)  (982 242)  routing T_19_15.glb_netwk_7 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (1 2)  (983 242)  (983 242)  routing T_19_15.glb_netwk_7 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (2 2)  (984 242)  (984 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (982 243)  (982 243)  routing T_19_15.glb_netwk_7 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (1 4)  (983 244)  (983 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (26 4)  (1008 244)  (1008 244)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 244)  (1009 244)  routing T_19_15.lc_trk_g1_6 <X> T_19_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 244)  (1011 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 244)  (1012 244)  routing T_19_15.lc_trk_g1_6 <X> T_19_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 244)  (1014 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 244)  (1018 244)  LC_2 Logic Functioning bit
 (38 4)  (1020 244)  (1020 244)  LC_2 Logic Functioning bit
 (45 4)  (1027 244)  (1027 244)  LC_2 Logic Functioning bit
 (0 5)  (982 245)  (982 245)  routing T_19_15.glb_netwk_3 <X> T_19_15.wire_logic_cluster/lc_7/cen
 (26 5)  (1008 245)  (1008 245)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 245)  (1009 245)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 245)  (1010 245)  routing T_19_15.lc_trk_g3_7 <X> T_19_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 245)  (1011 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 245)  (1012 245)  routing T_19_15.lc_trk_g1_6 <X> T_19_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 245)  (1013 245)  routing T_19_15.lc_trk_g0_3 <X> T_19_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (1018 245)  (1018 245)  LC_2 Logic Functioning bit
 (37 5)  (1019 245)  (1019 245)  LC_2 Logic Functioning bit
 (38 5)  (1020 245)  (1020 245)  LC_2 Logic Functioning bit
 (39 5)  (1021 245)  (1021 245)  LC_2 Logic Functioning bit
 (40 5)  (1022 245)  (1022 245)  LC_2 Logic Functioning bit
 (42 5)  (1024 245)  (1024 245)  LC_2 Logic Functioning bit
 (48 5)  (1030 245)  (1030 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (25 6)  (1007 246)  (1007 246)  routing T_19_15.sp4_h_r_14 <X> T_19_15.lc_trk_g1_6
 (22 7)  (1004 247)  (1004 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (1005 247)  (1005 247)  routing T_19_15.sp4_h_r_14 <X> T_19_15.lc_trk_g1_6
 (24 7)  (1006 247)  (1006 247)  routing T_19_15.sp4_h_r_14 <X> T_19_15.lc_trk_g1_6
 (0 14)  (982 254)  (982 254)  routing T_19_15.glb_netwk_4 <X> T_19_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 254)  (983 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (1004 254)  (1004 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (1003 255)  (1003 255)  routing T_19_15.sp4_r_v_b_47 <X> T_19_15.lc_trk_g3_7


LogicTile_20_15

 (0 0)  (1036 240)  (1036 240)  Negative Clock bit

 (2 2)  (1038 242)  (1038 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (26 2)  (1062 242)  (1062 242)  routing T_20_15.lc_trk_g1_4 <X> T_20_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (1063 242)  (1063 242)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (1064 242)  (1064 242)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 242)  (1065 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1067 242)  (1067 242)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (1068 242)  (1068 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 242)  (1069 242)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 242)  (1070 242)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 242)  (1072 242)  LC_1 Logic Functioning bit
 (37 2)  (1073 242)  (1073 242)  LC_1 Logic Functioning bit
 (38 2)  (1074 242)  (1074 242)  LC_1 Logic Functioning bit
 (39 2)  (1075 242)  (1075 242)  LC_1 Logic Functioning bit
 (41 2)  (1077 242)  (1077 242)  LC_1 Logic Functioning bit
 (43 2)  (1079 242)  (1079 242)  LC_1 Logic Functioning bit
 (45 2)  (1081 242)  (1081 242)  LC_1 Logic Functioning bit
 (0 3)  (1036 243)  (1036 243)  routing T_20_15.glb_netwk_1 <X> T_20_15.wire_logic_cluster/lc_7/clk
 (27 3)  (1063 243)  (1063 243)  routing T_20_15.lc_trk_g1_4 <X> T_20_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1065 243)  (1065 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1066 243)  (1066 243)  routing T_20_15.lc_trk_g3_3 <X> T_20_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (1067 243)  (1067 243)  routing T_20_15.lc_trk_g3_7 <X> T_20_15.wire_logic_cluster/lc_1/in_3
 (37 3)  (1073 243)  (1073 243)  LC_1 Logic Functioning bit
 (39 3)  (1075 243)  (1075 243)  LC_1 Logic Functioning bit
 (47 3)  (1083 243)  (1083 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (1037 244)  (1037 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (2 4)  (1038 244)  (1038 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (0 5)  (1036 245)  (1036 245)  routing T_20_15.glb_netwk_3 <X> T_20_15.wire_logic_cluster/lc_7/cen
 (14 6)  (1050 246)  (1050 246)  routing T_20_15.sp12_h_l_3 <X> T_20_15.lc_trk_g1_4
 (14 7)  (1050 247)  (1050 247)  routing T_20_15.sp12_h_l_3 <X> T_20_15.lc_trk_g1_4
 (15 7)  (1051 247)  (1051 247)  routing T_20_15.sp12_h_l_3 <X> T_20_15.lc_trk_g1_4
 (17 7)  (1053 247)  (1053 247)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (22 12)  (1058 252)  (1058 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1059 252)  (1059 252)  routing T_20_15.sp4_h_r_27 <X> T_20_15.lc_trk_g3_3
 (24 12)  (1060 252)  (1060 252)  routing T_20_15.sp4_h_r_27 <X> T_20_15.lc_trk_g3_3
 (21 13)  (1057 253)  (1057 253)  routing T_20_15.sp4_h_r_27 <X> T_20_15.lc_trk_g3_3
 (0 14)  (1036 254)  (1036 254)  routing T_20_15.glb_netwk_4 <X> T_20_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 254)  (1037 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (1058 254)  (1058 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1059 254)  (1059 254)  routing T_20_15.sp4_v_b_47 <X> T_20_15.lc_trk_g3_7
 (24 14)  (1060 254)  (1060 254)  routing T_20_15.sp4_v_b_47 <X> T_20_15.lc_trk_g3_7


LogicTile_21_15

 (0 2)  (1090 242)  (1090 242)  routing T_21_15.glb_netwk_6 <X> T_21_15.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 242)  (1091 242)  routing T_21_15.glb_netwk_6 <X> T_21_15.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 242)  (1092 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (1095 242)  (1095 242)  routing T_21_15.sp4_v_t_43 <X> T_21_15.sp4_h_l_37
 (17 2)  (1107 242)  (1107 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (4 3)  (1094 243)  (1094 243)  routing T_21_15.sp4_v_t_43 <X> T_21_15.sp4_h_l_37
 (6 3)  (1096 243)  (1096 243)  routing T_21_15.sp4_v_t_43 <X> T_21_15.sp4_h_l_37
 (18 3)  (1108 243)  (1108 243)  routing T_21_15.sp4_r_v_b_29 <X> T_21_15.lc_trk_g0_5
 (21 4)  (1111 244)  (1111 244)  routing T_21_15.sp12_h_r_3 <X> T_21_15.lc_trk_g1_3
 (22 4)  (1112 244)  (1112 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1114 244)  (1114 244)  routing T_21_15.sp12_h_r_3 <X> T_21_15.lc_trk_g1_3
 (21 5)  (1111 245)  (1111 245)  routing T_21_15.sp12_h_r_3 <X> T_21_15.lc_trk_g1_3
 (6 8)  (1096 248)  (1096 248)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_v_b_6
 (10 13)  (1100 253)  (1100 253)  routing T_21_15.sp4_h_r_5 <X> T_21_15.sp4_v_b_10
 (17 14)  (1107 254)  (1107 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (1116 254)  (1116 254)  routing T_21_15.lc_trk_g0_5 <X> T_21_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (1117 254)  (1117 254)  routing T_21_15.lc_trk_g1_3 <X> T_21_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (1119 254)  (1119 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 254)  (1121 254)  routing T_21_15.lc_trk_g3_5 <X> T_21_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 254)  (1122 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1123 254)  (1123 254)  routing T_21_15.lc_trk_g3_5 <X> T_21_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (1124 254)  (1124 254)  routing T_21_15.lc_trk_g3_5 <X> T_21_15.wire_logic_cluster/lc_7/in_3
 (41 14)  (1131 254)  (1131 254)  LC_7 Logic Functioning bit
 (43 14)  (1133 254)  (1133 254)  LC_7 Logic Functioning bit
 (45 14)  (1135 254)  (1135 254)  LC_7 Logic Functioning bit
 (18 15)  (1108 255)  (1108 255)  routing T_21_15.sp4_r_v_b_45 <X> T_21_15.lc_trk_g3_5
 (29 15)  (1119 255)  (1119 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 255)  (1120 255)  routing T_21_15.lc_trk_g1_3 <X> T_21_15.wire_logic_cluster/lc_7/in_1
 (37 15)  (1127 255)  (1127 255)  LC_7 Logic Functioning bit
 (39 15)  (1129 255)  (1129 255)  LC_7 Logic Functioning bit


LogicTile_22_15

 (2 0)  (1146 240)  (1146 240)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (4 12)  (1148 252)  (1148 252)  routing T_22_15.sp4_h_l_38 <X> T_22_15.sp4_v_b_9
 (6 12)  (1150 252)  (1150 252)  routing T_22_15.sp4_h_l_38 <X> T_22_15.sp4_v_b_9
 (5 13)  (1149 253)  (1149 253)  routing T_22_15.sp4_h_l_38 <X> T_22_15.sp4_v_b_9
 (19 13)  (1163 253)  (1163 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_26_15

 (3 2)  (1351 242)  (1351 242)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23
 (3 3)  (1351 243)  (1351 243)  routing T_26_15.sp12_h_r_0 <X> T_26_15.sp12_h_l_23


LogicTile_30_15

 (3 2)  (1567 242)  (1567 242)  routing T_30_15.sp12_v_t_23 <X> T_30_15.sp12_h_l_23


LogicTile_32_15

 (3 2)  (1675 242)  (1675 242)  routing T_32_15.sp12_h_r_0 <X> T_32_15.sp12_h_l_23
 (3 3)  (1675 243)  (1675 243)  routing T_32_15.sp12_h_r_0 <X> T_32_15.sp12_h_l_23


IO_Tile_33_15

 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 241)  (1743 241)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 248)  (1742 248)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 249)  (1729 249)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 249)  (1743 249)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0



LogicTile_10_14

 (15 0)  (507 224)  (507 224)  routing T_10_14.bot_op_1 <X> T_10_14.lc_trk_g0_1
 (17 0)  (509 224)  (509 224)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (29 0)  (521 224)  (521 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 224)  (524 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 224)  (526 224)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 224)  (527 224)  routing T_10_14.lc_trk_g0_4 <X> T_10_14.input_2_0
 (36 0)  (528 224)  (528 224)  LC_0 Logic Functioning bit
 (43 0)  (535 224)  (535 224)  LC_0 Logic Functioning bit
 (26 1)  (518 225)  (518 225)  routing T_10_14.lc_trk_g1_3 <X> T_10_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 225)  (519 225)  routing T_10_14.lc_trk_g1_3 <X> T_10_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 225)  (521 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 225)  (523 225)  routing T_10_14.lc_trk_g1_2 <X> T_10_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 225)  (524 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (37 1)  (529 225)  (529 225)  LC_0 Logic Functioning bit
 (48 1)  (540 225)  (540 225)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (15 2)  (507 226)  (507 226)  routing T_10_14.bot_op_5 <X> T_10_14.lc_trk_g0_5
 (17 2)  (509 226)  (509 226)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (15 3)  (507 227)  (507 227)  routing T_10_14.bot_op_4 <X> T_10_14.lc_trk_g0_4
 (17 3)  (509 227)  (509 227)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 4)  (514 228)  (514 228)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (516 228)  (516 228)  routing T_10_14.bot_op_3 <X> T_10_14.lc_trk_g1_3
 (27 4)  (519 228)  (519 228)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 228)  (521 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 228)  (522 228)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (523 228)  (523 228)  routing T_10_14.lc_trk_g0_5 <X> T_10_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 228)  (524 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (40 4)  (532 228)  (532 228)  LC_2 Logic Functioning bit
 (42 4)  (534 228)  (534 228)  LC_2 Logic Functioning bit
 (22 5)  (514 229)  (514 229)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (516 229)  (516 229)  routing T_10_14.bot_op_2 <X> T_10_14.lc_trk_g1_2
 (30 5)  (522 229)  (522 229)  routing T_10_14.lc_trk_g1_6 <X> T_10_14.wire_logic_cluster/lc_2/in_1
 (40 5)  (532 229)  (532 229)  LC_2 Logic Functioning bit
 (42 5)  (534 229)  (534 229)  LC_2 Logic Functioning bit
 (48 5)  (540 229)  (540 229)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (22 7)  (514 231)  (514 231)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (516 231)  (516 231)  routing T_10_14.bot_op_6 <X> T_10_14.lc_trk_g1_6


LogicTile_11_14

 (25 0)  (571 224)  (571 224)  routing T_11_14.sp4_h_l_7 <X> T_11_14.lc_trk_g0_2
 (28 0)  (574 224)  (574 224)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 224)  (575 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 224)  (577 224)  routing T_11_14.lc_trk_g2_5 <X> T_11_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 224)  (578 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 224)  (579 224)  routing T_11_14.lc_trk_g2_5 <X> T_11_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 224)  (581 224)  routing T_11_14.lc_trk_g0_4 <X> T_11_14.input_2_0
 (38 0)  (584 224)  (584 224)  LC_0 Logic Functioning bit
 (45 0)  (591 224)  (591 224)  LC_0 Logic Functioning bit
 (46 0)  (592 224)  (592 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (568 225)  (568 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (569 225)  (569 225)  routing T_11_14.sp4_h_l_7 <X> T_11_14.lc_trk_g0_2
 (24 1)  (570 225)  (570 225)  routing T_11_14.sp4_h_l_7 <X> T_11_14.lc_trk_g0_2
 (25 1)  (571 225)  (571 225)  routing T_11_14.sp4_h_l_7 <X> T_11_14.lc_trk_g0_2
 (27 1)  (573 225)  (573 225)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 225)  (574 225)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 225)  (575 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 225)  (576 225)  routing T_11_14.lc_trk_g2_3 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (578 225)  (578 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (46 1)  (592 225)  (592 225)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (546 226)  (546 226)  routing T_11_14.glb_netwk_6 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (1 2)  (547 226)  (547 226)  routing T_11_14.glb_netwk_6 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (2 2)  (548 226)  (548 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (560 226)  (560 226)  routing T_11_14.sp4_v_t_1 <X> T_11_14.lc_trk_g0_4
 (29 2)  (575 226)  (575 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 226)  (576 226)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 226)  (577 226)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 226)  (578 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 226)  (580 226)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 226)  (582 226)  LC_1 Logic Functioning bit
 (37 2)  (583 226)  (583 226)  LC_1 Logic Functioning bit
 (38 2)  (584 226)  (584 226)  LC_1 Logic Functioning bit
 (39 2)  (585 226)  (585 226)  LC_1 Logic Functioning bit
 (41 2)  (587 226)  (587 226)  LC_1 Logic Functioning bit
 (43 2)  (589 226)  (589 226)  LC_1 Logic Functioning bit
 (14 3)  (560 227)  (560 227)  routing T_11_14.sp4_v_t_1 <X> T_11_14.lc_trk_g0_4
 (16 3)  (562 227)  (562 227)  routing T_11_14.sp4_v_t_1 <X> T_11_14.lc_trk_g0_4
 (17 3)  (563 227)  (563 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (568 227)  (568 227)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (30 3)  (576 227)  (576 227)  routing T_11_14.lc_trk_g0_6 <X> T_11_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 227)  (577 227)  routing T_11_14.lc_trk_g1_7 <X> T_11_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 227)  (582 227)  LC_1 Logic Functioning bit
 (37 3)  (583 227)  (583 227)  LC_1 Logic Functioning bit
 (38 3)  (584 227)  (584 227)  LC_1 Logic Functioning bit
 (39 3)  (585 227)  (585 227)  LC_1 Logic Functioning bit
 (41 3)  (587 227)  (587 227)  LC_1 Logic Functioning bit
 (43 3)  (589 227)  (589 227)  LC_1 Logic Functioning bit
 (46 3)  (592 227)  (592 227)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (1 4)  (547 228)  (547 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (11 4)  (557 228)  (557 228)  routing T_11_14.sp4_v_t_44 <X> T_11_14.sp4_v_b_5
 (13 4)  (559 228)  (559 228)  routing T_11_14.sp4_v_t_44 <X> T_11_14.sp4_v_b_5
 (1 5)  (547 229)  (547 229)  routing T_11_14.lc_trk_g0_2 <X> T_11_14.wire_logic_cluster/lc_7/cen
 (21 6)  (567 230)  (567 230)  routing T_11_14.bnr_op_7 <X> T_11_14.lc_trk_g1_7
 (22 6)  (568 230)  (568 230)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (21 7)  (567 231)  (567 231)  routing T_11_14.bnr_op_7 <X> T_11_14.lc_trk_g1_7
 (11 8)  (557 232)  (557 232)  routing T_11_14.sp4_v_t_40 <X> T_11_14.sp4_v_b_8
 (21 8)  (567 232)  (567 232)  routing T_11_14.sp4_h_r_35 <X> T_11_14.lc_trk_g2_3
 (22 8)  (568 232)  (568 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (569 232)  (569 232)  routing T_11_14.sp4_h_r_35 <X> T_11_14.lc_trk_g2_3
 (24 8)  (570 232)  (570 232)  routing T_11_14.sp4_h_r_35 <X> T_11_14.lc_trk_g2_3
 (10 9)  (556 233)  (556 233)  routing T_11_14.sp4_h_r_2 <X> T_11_14.sp4_v_b_7
 (12 9)  (558 233)  (558 233)  routing T_11_14.sp4_v_t_40 <X> T_11_14.sp4_v_b_8
 (1 10)  (547 234)  (547 234)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (17 10)  (563 234)  (563 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (1 11)  (547 235)  (547 235)  routing T_11_14.glb_netwk_4 <X> T_11_14.glb2local_2
 (18 11)  (564 235)  (564 235)  routing T_11_14.sp4_r_v_b_37 <X> T_11_14.lc_trk_g2_5
 (15 12)  (561 236)  (561 236)  routing T_11_14.sp4_h_r_33 <X> T_11_14.lc_trk_g3_1
 (16 12)  (562 236)  (562 236)  routing T_11_14.sp4_h_r_33 <X> T_11_14.lc_trk_g3_1
 (17 12)  (563 236)  (563 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (564 236)  (564 236)  routing T_11_14.sp4_h_r_33 <X> T_11_14.lc_trk_g3_1
 (0 14)  (546 238)  (546 238)  routing T_11_14.glb_netwk_4 <X> T_11_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 238)  (547 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_12_14

 (22 0)  (622 224)  (622 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (623 224)  (623 224)  routing T_12_14.sp4_v_b_19 <X> T_12_14.lc_trk_g0_3
 (24 0)  (624 224)  (624 224)  routing T_12_14.sp4_v_b_19 <X> T_12_14.lc_trk_g0_3
 (25 0)  (625 224)  (625 224)  routing T_12_14.wire_logic_cluster/lc_2/out <X> T_12_14.lc_trk_g0_2
 (26 0)  (626 224)  (626 224)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 224)  (629 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 224)  (631 224)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 224)  (632 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 224)  (633 224)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 224)  (636 224)  LC_0 Logic Functioning bit
 (38 0)  (638 224)  (638 224)  LC_0 Logic Functioning bit
 (22 1)  (622 225)  (622 225)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (626 225)  (626 225)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (627 225)  (627 225)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 225)  (629 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 225)  (630 225)  routing T_12_14.lc_trk_g0_3 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 225)  (631 225)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 225)  (632 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (634 225)  (634 225)  routing T_12_14.lc_trk_g1_1 <X> T_12_14.input_2_0
 (36 1)  (636 225)  (636 225)  LC_0 Logic Functioning bit
 (43 1)  (643 225)  (643 225)  LC_0 Logic Functioning bit
 (0 2)  (600 226)  (600 226)  routing T_12_14.glb_netwk_6 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (1 2)  (601 226)  (601 226)  routing T_12_14.glb_netwk_6 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 2)  (602 226)  (602 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (617 226)  (617 226)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (618 226)  (618 226)  routing T_12_14.bnr_op_5 <X> T_12_14.lc_trk_g0_5
 (25 2)  (625 226)  (625 226)  routing T_12_14.bnr_op_6 <X> T_12_14.lc_trk_g0_6
 (27 2)  (627 226)  (627 226)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 226)  (628 226)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 226)  (629 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 226)  (630 226)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 226)  (631 226)  routing T_12_14.lc_trk_g0_6 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 226)  (632 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (39 2)  (639 226)  (639 226)  LC_1 Logic Functioning bit
 (40 2)  (640 226)  (640 226)  LC_1 Logic Functioning bit
 (41 2)  (641 226)  (641 226)  LC_1 Logic Functioning bit
 (48 2)  (648 226)  (648 226)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (650 226)  (650 226)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (618 227)  (618 227)  routing T_12_14.bnr_op_5 <X> T_12_14.lc_trk_g0_5
 (22 3)  (622 227)  (622 227)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (625 227)  (625 227)  routing T_12_14.bnr_op_6 <X> T_12_14.lc_trk_g0_6
 (26 3)  (626 227)  (626 227)  routing T_12_14.lc_trk_g0_3 <X> T_12_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 227)  (629 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 227)  (630 227)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 227)  (631 227)  routing T_12_14.lc_trk_g0_6 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (38 3)  (638 227)  (638 227)  LC_1 Logic Functioning bit
 (41 3)  (641 227)  (641 227)  LC_1 Logic Functioning bit
 (0 4)  (600 228)  (600 228)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_7/cen
 (1 4)  (601 228)  (601 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (16 4)  (616 228)  (616 228)  routing T_12_14.sp4_v_b_1 <X> T_12_14.lc_trk_g1_1
 (17 4)  (617 228)  (617 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (618 228)  (618 228)  routing T_12_14.sp4_v_b_1 <X> T_12_14.lc_trk_g1_1
 (26 4)  (626 228)  (626 228)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 228)  (629 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 228)  (630 228)  routing T_12_14.lc_trk_g0_5 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 228)  (631 228)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 228)  (632 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 228)  (634 228)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 228)  (636 228)  LC_2 Logic Functioning bit
 (37 4)  (637 228)  (637 228)  LC_2 Logic Functioning bit
 (38 4)  (638 228)  (638 228)  LC_2 Logic Functioning bit
 (41 4)  (641 228)  (641 228)  LC_2 Logic Functioning bit
 (43 4)  (643 228)  (643 228)  LC_2 Logic Functioning bit
 (45 4)  (645 228)  (645 228)  LC_2 Logic Functioning bit
 (50 4)  (650 228)  (650 228)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (652 228)  (652 228)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (600 229)  (600 229)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_7/cen
 (1 5)  (601 229)  (601 229)  routing T_12_14.lc_trk_g3_3 <X> T_12_14.wire_logic_cluster/lc_7/cen
 (27 5)  (627 229)  (627 229)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 229)  (629 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 229)  (631 229)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 229)  (636 229)  LC_2 Logic Functioning bit
 (37 5)  (637 229)  (637 229)  LC_2 Logic Functioning bit
 (39 5)  (639 229)  (639 229)  LC_2 Logic Functioning bit
 (40 5)  (640 229)  (640 229)  LC_2 Logic Functioning bit
 (43 5)  (643 229)  (643 229)  LC_2 Logic Functioning bit
 (46 5)  (646 229)  (646 229)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (48 5)  (648 229)  (648 229)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (651 229)  (651 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (16 6)  (616 230)  (616 230)  routing T_12_14.sp4_v_b_5 <X> T_12_14.lc_trk_g1_5
 (17 6)  (617 230)  (617 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (618 230)  (618 230)  routing T_12_14.sp4_v_b_5 <X> T_12_14.lc_trk_g1_5
 (22 6)  (622 230)  (622 230)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (623 230)  (623 230)  routing T_12_14.sp4_h_r_7 <X> T_12_14.lc_trk_g1_7
 (24 6)  (624 230)  (624 230)  routing T_12_14.sp4_h_r_7 <X> T_12_14.lc_trk_g1_7
 (27 6)  (627 230)  (627 230)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 230)  (628 230)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 230)  (629 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 230)  (630 230)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 230)  (632 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (42 6)  (642 230)  (642 230)  LC_3 Logic Functioning bit
 (21 7)  (621 231)  (621 231)  routing T_12_14.sp4_h_r_7 <X> T_12_14.lc_trk_g1_7
 (22 7)  (622 231)  (622 231)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (624 231)  (624 231)  routing T_12_14.top_op_6 <X> T_12_14.lc_trk_g1_6
 (25 7)  (625 231)  (625 231)  routing T_12_14.top_op_6 <X> T_12_14.lc_trk_g1_6
 (26 7)  (626 231)  (626 231)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 231)  (628 231)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 231)  (629 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 231)  (631 231)  routing T_12_14.lc_trk_g0_2 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 231)  (632 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (633 231)  (633 231)  routing T_12_14.lc_trk_g2_1 <X> T_12_14.input_2_3
 (38 7)  (638 231)  (638 231)  LC_3 Logic Functioning bit
 (42 7)  (642 231)  (642 231)  LC_3 Logic Functioning bit
 (15 8)  (615 232)  (615 232)  routing T_12_14.rgt_op_1 <X> T_12_14.lc_trk_g2_1
 (17 8)  (617 232)  (617 232)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (618 232)  (618 232)  routing T_12_14.rgt_op_1 <X> T_12_14.lc_trk_g2_1
 (21 8)  (621 232)  (621 232)  routing T_12_14.rgt_op_3 <X> T_12_14.lc_trk_g2_3
 (22 8)  (622 232)  (622 232)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (624 232)  (624 232)  routing T_12_14.rgt_op_3 <X> T_12_14.lc_trk_g2_3
 (31 8)  (631 232)  (631 232)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 232)  (632 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 232)  (633 232)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 232)  (634 232)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (42 8)  (642 232)  (642 232)  LC_4 Logic Functioning bit
 (43 8)  (643 232)  (643 232)  LC_4 Logic Functioning bit
 (50 8)  (650 232)  (650 232)  Cascade bit: LH_LC04_inmux02_5

 (42 9)  (642 233)  (642 233)  LC_4 Logic Functioning bit
 (43 9)  (643 233)  (643 233)  LC_4 Logic Functioning bit
 (46 9)  (646 233)  (646 233)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (651 233)  (651 233)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (21 10)  (621 234)  (621 234)  routing T_12_14.wire_logic_cluster/lc_7/out <X> T_12_14.lc_trk_g2_7
 (22 10)  (622 234)  (622 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (32 10)  (632 234)  (632 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (636 234)  (636 234)  LC_5 Logic Functioning bit
 (37 10)  (637 234)  (637 234)  LC_5 Logic Functioning bit
 (38 10)  (638 234)  (638 234)  LC_5 Logic Functioning bit
 (39 10)  (639 234)  (639 234)  LC_5 Logic Functioning bit
 (41 10)  (641 234)  (641 234)  LC_5 Logic Functioning bit
 (43 10)  (643 234)  (643 234)  LC_5 Logic Functioning bit
 (27 11)  (627 235)  (627 235)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 235)  (628 235)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 235)  (629 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 235)  (631 235)  routing T_12_14.lc_trk_g0_2 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 235)  (636 235)  LC_5 Logic Functioning bit
 (37 11)  (637 235)  (637 235)  LC_5 Logic Functioning bit
 (38 11)  (638 235)  (638 235)  LC_5 Logic Functioning bit
 (39 11)  (639 235)  (639 235)  LC_5 Logic Functioning bit
 (40 11)  (640 235)  (640 235)  LC_5 Logic Functioning bit
 (42 11)  (642 235)  (642 235)  LC_5 Logic Functioning bit
 (46 11)  (646 235)  (646 235)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 12)  (614 236)  (614 236)  routing T_12_14.bnl_op_0 <X> T_12_14.lc_trk_g3_0
 (21 12)  (621 236)  (621 236)  routing T_12_14.sp4_h_r_35 <X> T_12_14.lc_trk_g3_3
 (22 12)  (622 236)  (622 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (623 236)  (623 236)  routing T_12_14.sp4_h_r_35 <X> T_12_14.lc_trk_g3_3
 (24 12)  (624 236)  (624 236)  routing T_12_14.sp4_h_r_35 <X> T_12_14.lc_trk_g3_3
 (26 12)  (626 236)  (626 236)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (28 12)  (628 236)  (628 236)  routing T_12_14.lc_trk_g2_1 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 236)  (629 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 236)  (632 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 236)  (633 236)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (43 12)  (643 236)  (643 236)  LC_6 Logic Functioning bit
 (50 12)  (650 236)  (650 236)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (614 237)  (614 237)  routing T_12_14.bnl_op_0 <X> T_12_14.lc_trk_g3_0
 (17 13)  (617 237)  (617 237)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (27 13)  (627 237)  (627 237)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 237)  (628 237)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 237)  (629 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 237)  (631 237)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (46 13)  (646 237)  (646 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (614 238)  (614 238)  routing T_12_14.sp4_h_r_36 <X> T_12_14.lc_trk_g3_4
 (16 14)  (616 238)  (616 238)  routing T_12_14.sp12_v_t_10 <X> T_12_14.lc_trk_g3_5
 (17 14)  (617 238)  (617 238)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (21 14)  (621 238)  (621 238)  routing T_12_14.sp4_v_t_26 <X> T_12_14.lc_trk_g3_7
 (22 14)  (622 238)  (622 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (623 238)  (623 238)  routing T_12_14.sp4_v_t_26 <X> T_12_14.lc_trk_g3_7
 (27 14)  (627 238)  (627 238)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 238)  (628 238)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 238)  (629 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 238)  (630 238)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 238)  (632 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (35 14)  (635 238)  (635 238)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.input_2_7
 (39 14)  (639 238)  (639 238)  LC_7 Logic Functioning bit
 (40 14)  (640 238)  (640 238)  LC_7 Logic Functioning bit
 (41 14)  (641 238)  (641 238)  LC_7 Logic Functioning bit
 (42 14)  (642 238)  (642 238)  LC_7 Logic Functioning bit
 (15 15)  (615 239)  (615 239)  routing T_12_14.sp4_h_r_36 <X> T_12_14.lc_trk_g3_4
 (16 15)  (616 239)  (616 239)  routing T_12_14.sp4_h_r_36 <X> T_12_14.lc_trk_g3_4
 (17 15)  (617 239)  (617 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (621 239)  (621 239)  routing T_12_14.sp4_v_t_26 <X> T_12_14.lc_trk_g3_7
 (27 15)  (627 239)  (627 239)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 239)  (628 239)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 239)  (629 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 239)  (631 239)  routing T_12_14.lc_trk_g0_2 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 239)  (632 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (633 239)  (633 239)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.input_2_7
 (34 15)  (634 239)  (634 239)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.input_2_7
 (39 15)  (639 239)  (639 239)  LC_7 Logic Functioning bit
 (40 15)  (640 239)  (640 239)  LC_7 Logic Functioning bit
 (41 15)  (641 239)  (641 239)  LC_7 Logic Functioning bit


LogicTile_13_14

 (11 0)  (665 224)  (665 224)  routing T_13_14.sp4_v_t_43 <X> T_13_14.sp4_v_b_2
 (13 0)  (667 224)  (667 224)  routing T_13_14.sp4_v_t_43 <X> T_13_14.sp4_v_b_2
 (15 0)  (669 224)  (669 224)  routing T_13_14.lft_op_1 <X> T_13_14.lc_trk_g0_1
 (17 0)  (671 224)  (671 224)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (672 224)  (672 224)  routing T_13_14.lft_op_1 <X> T_13_14.lc_trk_g0_1
 (25 0)  (679 224)  (679 224)  routing T_13_14.sp4_h_l_7 <X> T_13_14.lc_trk_g0_2
 (27 0)  (681 224)  (681 224)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 224)  (683 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 224)  (685 224)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 224)  (686 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 224)  (687 224)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 224)  (691 224)  LC_0 Logic Functioning bit
 (39 0)  (693 224)  (693 224)  LC_0 Logic Functioning bit
 (44 0)  (698 224)  (698 224)  LC_0 Logic Functioning bit
 (46 0)  (700 224)  (700 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (676 225)  (676 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (677 225)  (677 225)  routing T_13_14.sp4_h_l_7 <X> T_13_14.lc_trk_g0_2
 (24 1)  (678 225)  (678 225)  routing T_13_14.sp4_h_l_7 <X> T_13_14.lc_trk_g0_2
 (25 1)  (679 225)  (679 225)  routing T_13_14.sp4_h_l_7 <X> T_13_14.lc_trk_g0_2
 (30 1)  (684 225)  (684 225)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 225)  (685 225)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (37 1)  (691 225)  (691 225)  LC_0 Logic Functioning bit
 (39 1)  (693 225)  (693 225)  LC_0 Logic Functioning bit
 (50 1)  (704 225)  (704 225)  Carry_In_Mux bit 

 (0 2)  (654 226)  (654 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (1 2)  (655 226)  (655 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (10 2)  (664 226)  (664 226)  routing T_13_14.sp4_v_b_8 <X> T_13_14.sp4_h_l_36
 (21 2)  (675 226)  (675 226)  routing T_13_14.wire_logic_cluster/lc_7/out <X> T_13_14.lc_trk_g0_7
 (22 2)  (676 226)  (676 226)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (29 2)  (683 226)  (683 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 226)  (686 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (691 226)  (691 226)  LC_1 Logic Functioning bit
 (39 2)  (693 226)  (693 226)  LC_1 Logic Functioning bit
 (44 2)  (698 226)  (698 226)  LC_1 Logic Functioning bit
 (45 2)  (699 226)  (699 226)  LC_1 Logic Functioning bit
 (46 2)  (700 226)  (700 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (53 2)  (707 226)  (707 226)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (29 3)  (683 227)  (683 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 227)  (684 227)  routing T_13_14.lc_trk_g0_2 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (41 3)  (695 227)  (695 227)  LC_1 Logic Functioning bit
 (43 3)  (697 227)  (697 227)  LC_1 Logic Functioning bit
 (0 4)  (654 228)  (654 228)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_7/cen
 (1 4)  (655 228)  (655 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (669 228)  (669 228)  routing T_13_14.lft_op_1 <X> T_13_14.lc_trk_g1_1
 (17 4)  (671 228)  (671 228)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (672 228)  (672 228)  routing T_13_14.lft_op_1 <X> T_13_14.lc_trk_g1_1
 (21 4)  (675 228)  (675 228)  routing T_13_14.wire_logic_cluster/lc_3/out <X> T_13_14.lc_trk_g1_3
 (22 4)  (676 228)  (676 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 228)  (679 228)  routing T_13_14.lft_op_2 <X> T_13_14.lc_trk_g1_2
 (27 4)  (681 228)  (681 228)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 228)  (682 228)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 228)  (683 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 228)  (684 228)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 228)  (690 228)  LC_2 Logic Functioning bit
 (37 4)  (691 228)  (691 228)  LC_2 Logic Functioning bit
 (38 4)  (692 228)  (692 228)  LC_2 Logic Functioning bit
 (39 4)  (693 228)  (693 228)  LC_2 Logic Functioning bit
 (44 4)  (698 228)  (698 228)  LC_2 Logic Functioning bit
 (48 4)  (702 228)  (702 228)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (0 5)  (654 229)  (654 229)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_7/cen
 (1 5)  (655 229)  (655 229)  routing T_13_14.lc_trk_g3_3 <X> T_13_14.wire_logic_cluster/lc_7/cen
 (22 5)  (676 229)  (676 229)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (678 229)  (678 229)  routing T_13_14.lft_op_2 <X> T_13_14.lc_trk_g1_2
 (30 5)  (684 229)  (684 229)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (40 5)  (694 229)  (694 229)  LC_2 Logic Functioning bit
 (41 5)  (695 229)  (695 229)  LC_2 Logic Functioning bit
 (42 5)  (696 229)  (696 229)  LC_2 Logic Functioning bit
 (43 5)  (697 229)  (697 229)  LC_2 Logic Functioning bit
 (17 6)  (671 230)  (671 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 230)  (672 230)  routing T_13_14.wire_logic_cluster/lc_5/out <X> T_13_14.lc_trk_g1_5
 (25 6)  (679 230)  (679 230)  routing T_13_14.wire_logic_cluster/lc_6/out <X> T_13_14.lc_trk_g1_6
 (27 6)  (681 230)  (681 230)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 230)  (683 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 230)  (686 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (691 230)  (691 230)  LC_3 Logic Functioning bit
 (39 6)  (693 230)  (693 230)  LC_3 Logic Functioning bit
 (44 6)  (698 230)  (698 230)  LC_3 Logic Functioning bit
 (45 6)  (699 230)  (699 230)  LC_3 Logic Functioning bit
 (46 6)  (700 230)  (700 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (676 231)  (676 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 7)  (683 231)  (683 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 231)  (684 231)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (41 7)  (695 231)  (695 231)  LC_3 Logic Functioning bit
 (43 7)  (697 231)  (697 231)  LC_3 Logic Functioning bit
 (48 7)  (702 231)  (702 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (705 231)  (705 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (707 231)  (707 231)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (27 8)  (681 232)  (681 232)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 232)  (682 232)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 232)  (683 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 232)  (684 232)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 232)  (686 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (691 232)  (691 232)  LC_4 Logic Functioning bit
 (39 8)  (693 232)  (693 232)  LC_4 Logic Functioning bit
 (44 8)  (698 232)  (698 232)  LC_4 Logic Functioning bit
 (45 8)  (699 232)  (699 232)  LC_4 Logic Functioning bit
 (27 9)  (681 233)  (681 233)  routing T_13_14.lc_trk_g1_1 <X> T_13_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 233)  (683 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (41 9)  (695 233)  (695 233)  LC_4 Logic Functioning bit
 (43 9)  (697 233)  (697 233)  LC_4 Logic Functioning bit
 (21 10)  (675 234)  (675 234)  routing T_13_14.rgt_op_7 <X> T_13_14.lc_trk_g2_7
 (22 10)  (676 234)  (676 234)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (678 234)  (678 234)  routing T_13_14.rgt_op_7 <X> T_13_14.lc_trk_g2_7
 (27 10)  (681 234)  (681 234)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 234)  (683 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 234)  (684 234)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 234)  (686 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (691 234)  (691 234)  LC_5 Logic Functioning bit
 (39 10)  (693 234)  (693 234)  LC_5 Logic Functioning bit
 (44 10)  (698 234)  (698 234)  LC_5 Logic Functioning bit
 (45 10)  (699 234)  (699 234)  LC_5 Logic Functioning bit
 (29 11)  (683 235)  (683 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (41 11)  (695 235)  (695 235)  LC_5 Logic Functioning bit
 (43 11)  (697 235)  (697 235)  LC_5 Logic Functioning bit
 (11 12)  (665 236)  (665 236)  routing T_13_14.sp4_v_t_38 <X> T_13_14.sp4_v_b_11
 (12 12)  (666 236)  (666 236)  routing T_13_14.sp4_v_b_5 <X> T_13_14.sp4_h_r_11
 (13 12)  (667 236)  (667 236)  routing T_13_14.sp4_v_t_38 <X> T_13_14.sp4_v_b_11
 (21 12)  (675 236)  (675 236)  routing T_13_14.sp4_h_r_43 <X> T_13_14.lc_trk_g3_3
 (22 12)  (676 236)  (676 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (677 236)  (677 236)  routing T_13_14.sp4_h_r_43 <X> T_13_14.lc_trk_g3_3
 (24 12)  (678 236)  (678 236)  routing T_13_14.sp4_h_r_43 <X> T_13_14.lc_trk_g3_3
 (27 12)  (681 236)  (681 236)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 236)  (683 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 236)  (684 236)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 236)  (686 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (691 236)  (691 236)  LC_6 Logic Functioning bit
 (39 12)  (693 236)  (693 236)  LC_6 Logic Functioning bit
 (44 12)  (698 236)  (698 236)  LC_6 Logic Functioning bit
 (45 12)  (699 236)  (699 236)  LC_6 Logic Functioning bit
 (11 13)  (665 237)  (665 237)  routing T_13_14.sp4_v_b_5 <X> T_13_14.sp4_h_r_11
 (13 13)  (667 237)  (667 237)  routing T_13_14.sp4_v_b_5 <X> T_13_14.sp4_h_r_11
 (21 13)  (675 237)  (675 237)  routing T_13_14.sp4_h_r_43 <X> T_13_14.lc_trk_g3_3
 (27 13)  (681 237)  (681 237)  routing T_13_14.lc_trk_g1_1 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 237)  (683 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 237)  (684 237)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (41 13)  (695 237)  (695 237)  LC_6 Logic Functioning bit
 (43 13)  (697 237)  (697 237)  LC_6 Logic Functioning bit
 (5 14)  (659 238)  (659 238)  routing T_13_14.sp4_v_b_9 <X> T_13_14.sp4_h_l_44
 (12 14)  (666 238)  (666 238)  routing T_13_14.sp4_v_t_40 <X> T_13_14.sp4_h_l_46
 (14 14)  (668 238)  (668 238)  routing T_13_14.wire_logic_cluster/lc_4/out <X> T_13_14.lc_trk_g3_4
 (26 14)  (680 238)  (680 238)  routing T_13_14.lc_trk_g0_7 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 238)  (681 238)  routing T_13_14.lc_trk_g1_1 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 238)  (683 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 238)  (686 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (691 238)  (691 238)  LC_7 Logic Functioning bit
 (39 14)  (693 238)  (693 238)  LC_7 Logic Functioning bit
 (45 14)  (699 238)  (699 238)  LC_7 Logic Functioning bit
 (11 15)  (665 239)  (665 239)  routing T_13_14.sp4_v_t_40 <X> T_13_14.sp4_h_l_46
 (13 15)  (667 239)  (667 239)  routing T_13_14.sp4_v_t_40 <X> T_13_14.sp4_h_l_46
 (17 15)  (671 239)  (671 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (676 239)  (676 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (677 239)  (677 239)  routing T_13_14.sp4_v_b_46 <X> T_13_14.lc_trk_g3_6
 (24 15)  (678 239)  (678 239)  routing T_13_14.sp4_v_b_46 <X> T_13_14.lc_trk_g3_6
 (26 15)  (680 239)  (680 239)  routing T_13_14.lc_trk_g0_7 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 239)  (683 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (40 15)  (694 239)  (694 239)  LC_7 Logic Functioning bit
 (42 15)  (696 239)  (696 239)  LC_7 Logic Functioning bit


LogicTile_14_14

 (14 0)  (722 224)  (722 224)  routing T_14_14.lft_op_0 <X> T_14_14.lc_trk_g0_0
 (15 0)  (723 224)  (723 224)  routing T_14_14.lft_op_1 <X> T_14_14.lc_trk_g0_1
 (17 0)  (725 224)  (725 224)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 224)  (726 224)  routing T_14_14.lft_op_1 <X> T_14_14.lc_trk_g0_1
 (21 0)  (729 224)  (729 224)  routing T_14_14.wire_logic_cluster/lc_3/out <X> T_14_14.lc_trk_g0_3
 (22 0)  (730 224)  (730 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (734 224)  (734 224)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (29 0)  (737 224)  (737 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 224)  (739 224)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 224)  (740 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 224)  (741 224)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 224)  (743 224)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.input_2_0
 (36 0)  (744 224)  (744 224)  LC_0 Logic Functioning bit
 (38 0)  (746 224)  (746 224)  LC_0 Logic Functioning bit
 (41 0)  (749 224)  (749 224)  LC_0 Logic Functioning bit
 (43 0)  (751 224)  (751 224)  LC_0 Logic Functioning bit
 (15 1)  (723 225)  (723 225)  routing T_14_14.lft_op_0 <X> T_14_14.lc_trk_g0_0
 (17 1)  (725 225)  (725 225)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (730 225)  (730 225)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (732 225)  (732 225)  routing T_14_14.bot_op_2 <X> T_14_14.lc_trk_g0_2
 (27 1)  (735 225)  (735 225)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 225)  (736 225)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 225)  (737 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 225)  (738 225)  routing T_14_14.lc_trk_g0_3 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 225)  (739 225)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 225)  (740 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (741 225)  (741 225)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.input_2_0
 (36 1)  (744 225)  (744 225)  LC_0 Logic Functioning bit
 (37 1)  (745 225)  (745 225)  LC_0 Logic Functioning bit
 (38 1)  (746 225)  (746 225)  LC_0 Logic Functioning bit
 (41 1)  (749 225)  (749 225)  LC_0 Logic Functioning bit
 (43 1)  (751 225)  (751 225)  LC_0 Logic Functioning bit
 (17 2)  (725 226)  (725 226)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (26 2)  (734 226)  (734 226)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (29 2)  (737 226)  (737 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 226)  (740 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 226)  (741 226)  routing T_14_14.lc_trk_g2_0 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 226)  (744 226)  LC_1 Logic Functioning bit
 (37 2)  (745 226)  (745 226)  LC_1 Logic Functioning bit
 (42 2)  (750 226)  (750 226)  LC_1 Logic Functioning bit
 (43 2)  (751 226)  (751 226)  LC_1 Logic Functioning bit
 (50 2)  (758 226)  (758 226)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (730 227)  (730 227)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (732 227)  (732 227)  routing T_14_14.bot_op_6 <X> T_14_14.lc_trk_g0_6
 (28 3)  (736 227)  (736 227)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 227)  (737 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (744 227)  (744 227)  LC_1 Logic Functioning bit
 (37 3)  (745 227)  (745 227)  LC_1 Logic Functioning bit
 (38 3)  (746 227)  (746 227)  LC_1 Logic Functioning bit
 (42 3)  (750 227)  (750 227)  LC_1 Logic Functioning bit
 (43 3)  (751 227)  (751 227)  LC_1 Logic Functioning bit
 (13 4)  (721 228)  (721 228)  routing T_14_14.sp4_h_l_40 <X> T_14_14.sp4_v_b_5
 (21 4)  (729 228)  (729 228)  routing T_14_14.lft_op_3 <X> T_14_14.lc_trk_g1_3
 (22 4)  (730 228)  (730 228)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (732 228)  (732 228)  routing T_14_14.lft_op_3 <X> T_14_14.lc_trk_g1_3
 (31 4)  (739 228)  (739 228)  routing T_14_14.lc_trk_g0_5 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 228)  (740 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (744 228)  (744 228)  LC_2 Logic Functioning bit
 (37 4)  (745 228)  (745 228)  LC_2 Logic Functioning bit
 (38 4)  (746 228)  (746 228)  LC_2 Logic Functioning bit
 (39 4)  (747 228)  (747 228)  LC_2 Logic Functioning bit
 (42 4)  (750 228)  (750 228)  LC_2 Logic Functioning bit
 (43 4)  (751 228)  (751 228)  LC_2 Logic Functioning bit
 (50 4)  (758 228)  (758 228)  Cascade bit: LH_LC02_inmux02_5

 (12 5)  (720 229)  (720 229)  routing T_14_14.sp4_h_l_40 <X> T_14_14.sp4_v_b_5
 (13 5)  (721 229)  (721 229)  routing T_14_14.sp4_v_t_37 <X> T_14_14.sp4_h_r_5
 (36 5)  (744 229)  (744 229)  LC_2 Logic Functioning bit
 (37 5)  (745 229)  (745 229)  LC_2 Logic Functioning bit
 (38 5)  (746 229)  (746 229)  LC_2 Logic Functioning bit
 (39 5)  (747 229)  (747 229)  LC_2 Logic Functioning bit
 (42 5)  (750 229)  (750 229)  LC_2 Logic Functioning bit
 (43 5)  (751 229)  (751 229)  LC_2 Logic Functioning bit
 (46 5)  (754 229)  (754 229)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (22 6)  (730 230)  (730 230)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (732 230)  (732 230)  routing T_14_14.bot_op_7 <X> T_14_14.lc_trk_g1_7
 (26 6)  (734 230)  (734 230)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (736 230)  (736 230)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 230)  (737 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 230)  (739 230)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 230)  (742 230)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 230)  (743 230)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.input_2_3
 (38 6)  (746 230)  (746 230)  LC_3 Logic Functioning bit
 (27 7)  (735 231)  (735 231)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 231)  (736 231)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 231)  (737 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 231)  (738 231)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 231)  (739 231)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 231)  (740 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (741 231)  (741 231)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.input_2_3
 (1 8)  (709 232)  (709 232)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (12 8)  (720 232)  (720 232)  routing T_14_14.sp4_h_l_40 <X> T_14_14.sp4_h_r_8
 (25 8)  (733 232)  (733 232)  routing T_14_14.bnl_op_2 <X> T_14_14.lc_trk_g2_2
 (28 8)  (736 232)  (736 232)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 232)  (737 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 232)  (738 232)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 232)  (740 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 232)  (741 232)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 232)  (742 232)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 232)  (744 232)  LC_4 Logic Functioning bit
 (37 8)  (745 232)  (745 232)  LC_4 Logic Functioning bit
 (1 9)  (709 233)  (709 233)  routing T_14_14.glb_netwk_4 <X> T_14_14.glb2local_1
 (8 9)  (716 233)  (716 233)  routing T_14_14.sp4_h_r_7 <X> T_14_14.sp4_v_b_7
 (13 9)  (721 233)  (721 233)  routing T_14_14.sp4_h_l_40 <X> T_14_14.sp4_h_r_8
 (15 9)  (723 233)  (723 233)  routing T_14_14.sp4_v_t_29 <X> T_14_14.lc_trk_g2_0
 (16 9)  (724 233)  (724 233)  routing T_14_14.sp4_v_t_29 <X> T_14_14.lc_trk_g2_0
 (17 9)  (725 233)  (725 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (730 233)  (730 233)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (733 233)  (733 233)  routing T_14_14.bnl_op_2 <X> T_14_14.lc_trk_g2_2
 (26 9)  (734 233)  (734 233)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 233)  (736 233)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 233)  (737 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 233)  (740 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (743 233)  (743 233)  routing T_14_14.lc_trk_g0_2 <X> T_14_14.input_2_4
 (36 9)  (744 233)  (744 233)  LC_4 Logic Functioning bit
 (37 9)  (745 233)  (745 233)  LC_4 Logic Functioning bit
 (42 9)  (750 233)  (750 233)  LC_4 Logic Functioning bit
 (5 10)  (713 234)  (713 234)  routing T_14_14.sp4_v_b_6 <X> T_14_14.sp4_h_l_43
 (9 10)  (717 234)  (717 234)  routing T_14_14.sp4_h_r_4 <X> T_14_14.sp4_h_l_42
 (10 10)  (718 234)  (718 234)  routing T_14_14.sp4_h_r_4 <X> T_14_14.sp4_h_l_42
 (17 10)  (725 234)  (725 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (729 234)  (729 234)  routing T_14_14.wire_logic_cluster/lc_7/out <X> T_14_14.lc_trk_g2_7
 (22 10)  (730 234)  (730 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (734 234)  (734 234)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 234)  (736 234)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 234)  (737 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 234)  (739 234)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 234)  (740 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (51 10)  (759 234)  (759 234)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (722 235)  (722 235)  routing T_14_14.sp4_h_l_17 <X> T_14_14.lc_trk_g2_4
 (15 11)  (723 235)  (723 235)  routing T_14_14.sp4_h_l_17 <X> T_14_14.lc_trk_g2_4
 (16 11)  (724 235)  (724 235)  routing T_14_14.sp4_h_l_17 <X> T_14_14.lc_trk_g2_4
 (17 11)  (725 235)  (725 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (28 11)  (736 235)  (736 235)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 235)  (737 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 235)  (738 235)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 235)  (739 235)  routing T_14_14.lc_trk_g0_6 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (41 11)  (749 235)  (749 235)  LC_5 Logic Functioning bit
 (43 11)  (751 235)  (751 235)  LC_5 Logic Functioning bit
 (14 12)  (722 236)  (722 236)  routing T_14_14.sp4_h_l_21 <X> T_14_14.lc_trk_g3_0
 (29 12)  (737 236)  (737 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (36 12)  (744 236)  (744 236)  LC_6 Logic Functioning bit
 (38 12)  (746 236)  (746 236)  LC_6 Logic Functioning bit
 (41 12)  (749 236)  (749 236)  LC_6 Logic Functioning bit
 (43 12)  (751 236)  (751 236)  LC_6 Logic Functioning bit
 (15 13)  (723 237)  (723 237)  routing T_14_14.sp4_h_l_21 <X> T_14_14.lc_trk_g3_0
 (16 13)  (724 237)  (724 237)  routing T_14_14.sp4_h_l_21 <X> T_14_14.lc_trk_g3_0
 (17 13)  (725 237)  (725 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (26 13)  (734 237)  (734 237)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 237)  (735 237)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 237)  (737 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (15 14)  (723 238)  (723 238)  routing T_14_14.sp4_h_l_24 <X> T_14_14.lc_trk_g3_5
 (16 14)  (724 238)  (724 238)  routing T_14_14.sp4_h_l_24 <X> T_14_14.lc_trk_g3_5
 (17 14)  (725 238)  (725 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (726 238)  (726 238)  routing T_14_14.sp4_h_l_24 <X> T_14_14.lc_trk_g3_5
 (31 14)  (739 238)  (739 238)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 238)  (740 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 238)  (742 238)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 238)  (744 238)  LC_7 Logic Functioning bit
 (37 14)  (745 238)  (745 238)  LC_7 Logic Functioning bit
 (50 14)  (758 238)  (758 238)  Cascade bit: LH_LC07_inmux02_5

 (10 15)  (718 239)  (718 239)  routing T_14_14.sp4_h_l_40 <X> T_14_14.sp4_v_t_47
 (13 15)  (721 239)  (721 239)  routing T_14_14.sp4_v_b_6 <X> T_14_14.sp4_h_l_46
 (14 15)  (722 239)  (722 239)  routing T_14_14.tnl_op_4 <X> T_14_14.lc_trk_g3_4
 (15 15)  (723 239)  (723 239)  routing T_14_14.tnl_op_4 <X> T_14_14.lc_trk_g3_4
 (17 15)  (725 239)  (725 239)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (31 15)  (739 239)  (739 239)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 239)  (744 239)  LC_7 Logic Functioning bit
 (37 15)  (745 239)  (745 239)  LC_7 Logic Functioning bit


LogicTile_15_14

 (28 0)  (790 224)  (790 224)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 224)  (791 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 224)  (792 224)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 224)  (794 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 224)  (795 224)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 224)  (796 224)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 224)  (797 224)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.input_2_0
 (36 0)  (798 224)  (798 224)  LC_0 Logic Functioning bit
 (38 0)  (800 224)  (800 224)  LC_0 Logic Functioning bit
 (43 0)  (805 224)  (805 224)  LC_0 Logic Functioning bit
 (22 1)  (784 225)  (784 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (785 225)  (785 225)  routing T_15_14.sp4_v_b_18 <X> T_15_14.lc_trk_g0_2
 (24 1)  (786 225)  (786 225)  routing T_15_14.sp4_v_b_18 <X> T_15_14.lc_trk_g0_2
 (26 1)  (788 225)  (788 225)  routing T_15_14.lc_trk_g0_2 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 225)  (791 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 225)  (792 225)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 225)  (794 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (796 225)  (796 225)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.input_2_0
 (35 1)  (797 225)  (797 225)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.input_2_0
 (36 1)  (798 225)  (798 225)  LC_0 Logic Functioning bit
 (37 1)  (799 225)  (799 225)  LC_0 Logic Functioning bit
 (39 1)  (801 225)  (801 225)  LC_0 Logic Functioning bit
 (43 1)  (805 225)  (805 225)  LC_0 Logic Functioning bit
 (0 2)  (762 226)  (762 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (1 2)  (763 226)  (763 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (778 226)  (778 226)  routing T_15_14.sp4_v_b_13 <X> T_15_14.lc_trk_g0_5
 (17 2)  (779 226)  (779 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (780 226)  (780 226)  routing T_15_14.sp4_v_b_13 <X> T_15_14.lc_trk_g0_5
 (21 2)  (783 226)  (783 226)  routing T_15_14.lft_op_7 <X> T_15_14.lc_trk_g0_7
 (22 2)  (784 226)  (784 226)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (786 226)  (786 226)  routing T_15_14.lft_op_7 <X> T_15_14.lc_trk_g0_7
 (31 2)  (793 226)  (793 226)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 226)  (794 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (798 226)  (798 226)  LC_1 Logic Functioning bit
 (37 2)  (799 226)  (799 226)  LC_1 Logic Functioning bit
 (38 2)  (800 226)  (800 226)  LC_1 Logic Functioning bit
 (39 2)  (801 226)  (801 226)  LC_1 Logic Functioning bit
 (42 2)  (804 226)  (804 226)  LC_1 Logic Functioning bit
 (43 2)  (805 226)  (805 226)  LC_1 Logic Functioning bit
 (46 2)  (808 226)  (808 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (812 226)  (812 226)  Cascade bit: LH_LC01_inmux02_5

 (18 3)  (780 227)  (780 227)  routing T_15_14.sp4_v_b_13 <X> T_15_14.lc_trk_g0_5
 (22 3)  (784 227)  (784 227)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (31 3)  (793 227)  (793 227)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 227)  (798 227)  LC_1 Logic Functioning bit
 (37 3)  (799 227)  (799 227)  LC_1 Logic Functioning bit
 (38 3)  (800 227)  (800 227)  LC_1 Logic Functioning bit
 (39 3)  (801 227)  (801 227)  LC_1 Logic Functioning bit
 (42 3)  (804 227)  (804 227)  LC_1 Logic Functioning bit
 (43 3)  (805 227)  (805 227)  LC_1 Logic Functioning bit
 (9 4)  (771 228)  (771 228)  routing T_15_14.sp4_h_l_36 <X> T_15_14.sp4_h_r_4
 (10 4)  (772 228)  (772 228)  routing T_15_14.sp4_h_l_36 <X> T_15_14.sp4_h_r_4
 (26 4)  (788 228)  (788 228)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 228)  (790 228)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 228)  (791 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 228)  (792 228)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 228)  (793 228)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 228)  (794 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 228)  (796 228)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 228)  (797 228)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.input_2_2
 (36 4)  (798 228)  (798 228)  LC_2 Logic Functioning bit
 (37 4)  (799 228)  (799 228)  LC_2 Logic Functioning bit
 (38 4)  (800 228)  (800 228)  LC_2 Logic Functioning bit
 (41 4)  (803 228)  (803 228)  LC_2 Logic Functioning bit
 (42 4)  (804 228)  (804 228)  LC_2 Logic Functioning bit
 (43 4)  (805 228)  (805 228)  LC_2 Logic Functioning bit
 (26 5)  (788 229)  (788 229)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 229)  (789 229)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 229)  (791 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 229)  (792 229)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 229)  (794 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (795 229)  (795 229)  routing T_15_14.lc_trk_g2_4 <X> T_15_14.input_2_2
 (36 5)  (798 229)  (798 229)  LC_2 Logic Functioning bit
 (37 5)  (799 229)  (799 229)  LC_2 Logic Functioning bit
 (38 5)  (800 229)  (800 229)  LC_2 Logic Functioning bit
 (42 5)  (804 229)  (804 229)  LC_2 Logic Functioning bit
 (43 5)  (805 229)  (805 229)  LC_2 Logic Functioning bit
 (11 6)  (773 230)  (773 230)  routing T_15_14.sp4_h_l_37 <X> T_15_14.sp4_v_t_40
 (15 6)  (777 230)  (777 230)  routing T_15_14.sp4_h_r_21 <X> T_15_14.lc_trk_g1_5
 (16 6)  (778 230)  (778 230)  routing T_15_14.sp4_h_r_21 <X> T_15_14.lc_trk_g1_5
 (17 6)  (779 230)  (779 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (780 230)  (780 230)  routing T_15_14.sp4_h_r_21 <X> T_15_14.lc_trk_g1_5
 (21 6)  (783 230)  (783 230)  routing T_15_14.wire_logic_cluster/lc_7/out <X> T_15_14.lc_trk_g1_7
 (22 6)  (784 230)  (784 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (789 230)  (789 230)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 230)  (790 230)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 230)  (791 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 230)  (792 230)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 230)  (794 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 230)  (795 230)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 230)  (798 230)  LC_3 Logic Functioning bit
 (38 6)  (800 230)  (800 230)  LC_3 Logic Functioning bit
 (41 6)  (803 230)  (803 230)  LC_3 Logic Functioning bit
 (42 6)  (804 230)  (804 230)  LC_3 Logic Functioning bit
 (43 6)  (805 230)  (805 230)  LC_3 Logic Functioning bit
 (45 6)  (807 230)  (807 230)  LC_3 Logic Functioning bit
 (50 6)  (812 230)  (812 230)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (776 231)  (776 231)  routing T_15_14.sp4_h_r_4 <X> T_15_14.lc_trk_g1_4
 (15 7)  (777 231)  (777 231)  routing T_15_14.sp4_h_r_4 <X> T_15_14.lc_trk_g1_4
 (16 7)  (778 231)  (778 231)  routing T_15_14.sp4_h_r_4 <X> T_15_14.lc_trk_g1_4
 (17 7)  (779 231)  (779 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (18 7)  (780 231)  (780 231)  routing T_15_14.sp4_h_r_21 <X> T_15_14.lc_trk_g1_5
 (26 7)  (788 231)  (788 231)  routing T_15_14.lc_trk_g2_3 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 231)  (790 231)  routing T_15_14.lc_trk_g2_3 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 231)  (791 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 231)  (793 231)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 231)  (798 231)  LC_3 Logic Functioning bit
 (39 7)  (801 231)  (801 231)  LC_3 Logic Functioning bit
 (40 7)  (802 231)  (802 231)  LC_3 Logic Functioning bit
 (42 7)  (804 231)  (804 231)  LC_3 Logic Functioning bit
 (43 7)  (805 231)  (805 231)  LC_3 Logic Functioning bit
 (4 8)  (766 232)  (766 232)  routing T_15_14.sp4_h_l_37 <X> T_15_14.sp4_v_b_6
 (6 8)  (768 232)  (768 232)  routing T_15_14.sp4_h_l_37 <X> T_15_14.sp4_v_b_6
 (15 8)  (777 232)  (777 232)  routing T_15_14.sp4_h_r_41 <X> T_15_14.lc_trk_g2_1
 (16 8)  (778 232)  (778 232)  routing T_15_14.sp4_h_r_41 <X> T_15_14.lc_trk_g2_1
 (17 8)  (779 232)  (779 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (780 232)  (780 232)  routing T_15_14.sp4_h_r_41 <X> T_15_14.lc_trk_g2_1
 (21 8)  (783 232)  (783 232)  routing T_15_14.wire_logic_cluster/lc_3/out <X> T_15_14.lc_trk_g2_3
 (22 8)  (784 232)  (784 232)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (787 232)  (787 232)  routing T_15_14.sp4_h_r_42 <X> T_15_14.lc_trk_g2_2
 (26 8)  (788 232)  (788 232)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 232)  (791 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 232)  (792 232)  routing T_15_14.lc_trk_g0_5 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 232)  (793 232)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 232)  (794 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (37 8)  (799 232)  (799 232)  LC_4 Logic Functioning bit
 (39 8)  (801 232)  (801 232)  LC_4 Logic Functioning bit
 (5 9)  (767 233)  (767 233)  routing T_15_14.sp4_h_l_37 <X> T_15_14.sp4_v_b_6
 (18 9)  (780 233)  (780 233)  routing T_15_14.sp4_h_r_41 <X> T_15_14.lc_trk_g2_1
 (22 9)  (784 233)  (784 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (785 233)  (785 233)  routing T_15_14.sp4_h_r_42 <X> T_15_14.lc_trk_g2_2
 (24 9)  (786 233)  (786 233)  routing T_15_14.sp4_h_r_42 <X> T_15_14.lc_trk_g2_2
 (25 9)  (787 233)  (787 233)  routing T_15_14.sp4_h_r_42 <X> T_15_14.lc_trk_g2_2
 (26 9)  (788 233)  (788 233)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 233)  (789 233)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 233)  (790 233)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 233)  (791 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 233)  (793 233)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (1 10)  (763 234)  (763 234)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (14 10)  (776 234)  (776 234)  routing T_15_14.wire_logic_cluster/lc_4/out <X> T_15_14.lc_trk_g2_4
 (21 10)  (783 234)  (783 234)  routing T_15_14.bnl_op_7 <X> T_15_14.lc_trk_g2_7
 (22 10)  (784 234)  (784 234)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (787 234)  (787 234)  routing T_15_14.sp4_h_r_46 <X> T_15_14.lc_trk_g2_6
 (26 10)  (788 234)  (788 234)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 234)  (789 234)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 234)  (791 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 234)  (792 234)  routing T_15_14.lc_trk_g1_5 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 234)  (794 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 234)  (795 234)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 234)  (796 234)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 234)  (798 234)  LC_5 Logic Functioning bit
 (37 10)  (799 234)  (799 234)  LC_5 Logic Functioning bit
 (38 10)  (800 234)  (800 234)  LC_5 Logic Functioning bit
 (42 10)  (804 234)  (804 234)  LC_5 Logic Functioning bit
 (43 10)  (805 234)  (805 234)  LC_5 Logic Functioning bit
 (50 10)  (812 234)  (812 234)  Cascade bit: LH_LC05_inmux02_5

 (1 11)  (763 235)  (763 235)  routing T_15_14.glb_netwk_4 <X> T_15_14.glb2local_2
 (17 11)  (779 235)  (779 235)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (21 11)  (783 235)  (783 235)  routing T_15_14.bnl_op_7 <X> T_15_14.lc_trk_g2_7
 (22 11)  (784 235)  (784 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (785 235)  (785 235)  routing T_15_14.sp4_h_r_46 <X> T_15_14.lc_trk_g2_6
 (24 11)  (786 235)  (786 235)  routing T_15_14.sp4_h_r_46 <X> T_15_14.lc_trk_g2_6
 (25 11)  (787 235)  (787 235)  routing T_15_14.sp4_h_r_46 <X> T_15_14.lc_trk_g2_6
 (26 11)  (788 235)  (788 235)  routing T_15_14.lc_trk_g0_7 <X> T_15_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 235)  (791 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (798 235)  (798 235)  LC_5 Logic Functioning bit
 (37 11)  (799 235)  (799 235)  LC_5 Logic Functioning bit
 (42 11)  (804 235)  (804 235)  LC_5 Logic Functioning bit
 (43 11)  (805 235)  (805 235)  LC_5 Logic Functioning bit
 (48 11)  (810 235)  (810 235)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (776 236)  (776 236)  routing T_15_14.sp4_h_r_40 <X> T_15_14.lc_trk_g3_0
 (15 12)  (777 236)  (777 236)  routing T_15_14.sp4_h_r_41 <X> T_15_14.lc_trk_g3_1
 (16 12)  (778 236)  (778 236)  routing T_15_14.sp4_h_r_41 <X> T_15_14.lc_trk_g3_1
 (17 12)  (779 236)  (779 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (780 236)  (780 236)  routing T_15_14.sp4_h_r_41 <X> T_15_14.lc_trk_g3_1
 (21 12)  (783 236)  (783 236)  routing T_15_14.sp4_h_r_35 <X> T_15_14.lc_trk_g3_3
 (22 12)  (784 236)  (784 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (785 236)  (785 236)  routing T_15_14.sp4_h_r_35 <X> T_15_14.lc_trk_g3_3
 (24 12)  (786 236)  (786 236)  routing T_15_14.sp4_h_r_35 <X> T_15_14.lc_trk_g3_3
 (25 12)  (787 236)  (787 236)  routing T_15_14.sp4_h_r_42 <X> T_15_14.lc_trk_g3_2
 (14 13)  (776 237)  (776 237)  routing T_15_14.sp4_h_r_40 <X> T_15_14.lc_trk_g3_0
 (15 13)  (777 237)  (777 237)  routing T_15_14.sp4_h_r_40 <X> T_15_14.lc_trk_g3_0
 (16 13)  (778 237)  (778 237)  routing T_15_14.sp4_h_r_40 <X> T_15_14.lc_trk_g3_0
 (17 13)  (779 237)  (779 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (780 237)  (780 237)  routing T_15_14.sp4_h_r_41 <X> T_15_14.lc_trk_g3_1
 (22 13)  (784 237)  (784 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (785 237)  (785 237)  routing T_15_14.sp4_h_r_42 <X> T_15_14.lc_trk_g3_2
 (24 13)  (786 237)  (786 237)  routing T_15_14.sp4_h_r_42 <X> T_15_14.lc_trk_g3_2
 (25 13)  (787 237)  (787 237)  routing T_15_14.sp4_h_r_42 <X> T_15_14.lc_trk_g3_2
 (0 14)  (762 238)  (762 238)  routing T_15_14.glb_netwk_4 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 238)  (763 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (778 238)  (778 238)  routing T_15_14.sp4_v_t_16 <X> T_15_14.lc_trk_g3_5
 (17 14)  (779 238)  (779 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (780 238)  (780 238)  routing T_15_14.sp4_v_t_16 <X> T_15_14.lc_trk_g3_5
 (21 14)  (783 238)  (783 238)  routing T_15_14.sp4_h_l_34 <X> T_15_14.lc_trk_g3_7
 (22 14)  (784 238)  (784 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (785 238)  (785 238)  routing T_15_14.sp4_h_l_34 <X> T_15_14.lc_trk_g3_7
 (24 14)  (786 238)  (786 238)  routing T_15_14.sp4_h_l_34 <X> T_15_14.lc_trk_g3_7
 (28 14)  (790 238)  (790 238)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 238)  (791 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 238)  (792 238)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 238)  (794 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 238)  (795 238)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 238)  (796 238)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (38 14)  (800 238)  (800 238)  LC_7 Logic Functioning bit
 (21 15)  (783 239)  (783 239)  routing T_15_14.sp4_h_l_34 <X> T_15_14.lc_trk_g3_7
 (28 15)  (790 239)  (790 239)  routing T_15_14.lc_trk_g2_1 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 239)  (791 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 239)  (792 239)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 239)  (793 239)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 239)  (794 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (795 239)  (795 239)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.input_2_7
 (34 15)  (796 239)  (796 239)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.input_2_7
 (35 15)  (797 239)  (797 239)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.input_2_7


LogicTile_16_14

 (26 4)  (842 228)  (842 228)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (28 4)  (844 228)  (844 228)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 228)  (845 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 228)  (846 228)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 228)  (847 228)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 228)  (848 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 228)  (849 228)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 228)  (850 228)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 228)  (851 228)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.input_2_2
 (38 4)  (854 228)  (854 228)  LC_2 Logic Functioning bit
 (39 4)  (855 228)  (855 228)  LC_2 Logic Functioning bit
 (40 4)  (856 228)  (856 228)  LC_2 Logic Functioning bit
 (41 4)  (857 228)  (857 228)  LC_2 Logic Functioning bit
 (42 4)  (858 228)  (858 228)  LC_2 Logic Functioning bit
 (43 4)  (859 228)  (859 228)  LC_2 Logic Functioning bit
 (47 4)  (863 228)  (863 228)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (28 5)  (844 229)  (844 229)  routing T_16_14.lc_trk_g2_4 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 229)  (845 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 229)  (846 229)  routing T_16_14.lc_trk_g2_7 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 229)  (847 229)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 229)  (848 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (849 229)  (849 229)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.input_2_2
 (34 5)  (850 229)  (850 229)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.input_2_2
 (35 5)  (851 229)  (851 229)  routing T_16_14.lc_trk_g3_7 <X> T_16_14.input_2_2
 (39 5)  (855 229)  (855 229)  LC_2 Logic Functioning bit
 (40 5)  (856 229)  (856 229)  LC_2 Logic Functioning bit
 (42 5)  (858 229)  (858 229)  LC_2 Logic Functioning bit
 (8 9)  (824 233)  (824 233)  routing T_16_14.sp4_h_l_42 <X> T_16_14.sp4_v_b_7
 (9 9)  (825 233)  (825 233)  routing T_16_14.sp4_h_l_42 <X> T_16_14.sp4_v_b_7
 (22 10)  (838 234)  (838 234)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (840 234)  (840 234)  routing T_16_14.tnl_op_7 <X> T_16_14.lc_trk_g2_7
 (14 11)  (830 235)  (830 235)  routing T_16_14.sp4_r_v_b_36 <X> T_16_14.lc_trk_g2_4
 (17 11)  (833 235)  (833 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (837 235)  (837 235)  routing T_16_14.tnl_op_7 <X> T_16_14.lc_trk_g2_7
 (8 13)  (824 237)  (824 237)  routing T_16_14.sp4_h_l_47 <X> T_16_14.sp4_v_b_10
 (9 13)  (825 237)  (825 237)  routing T_16_14.sp4_h_l_47 <X> T_16_14.sp4_v_b_10
 (22 14)  (838 238)  (838 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (841 238)  (841 238)  routing T_16_14.sp4_v_b_38 <X> T_16_14.lc_trk_g3_6
 (21 15)  (837 239)  (837 239)  routing T_16_14.sp4_r_v_b_47 <X> T_16_14.lc_trk_g3_7
 (22 15)  (838 239)  (838 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (839 239)  (839 239)  routing T_16_14.sp4_v_b_38 <X> T_16_14.lc_trk_g3_6
 (25 15)  (841 239)  (841 239)  routing T_16_14.sp4_v_b_38 <X> T_16_14.lc_trk_g3_6


LogicTile_17_14

 (0 0)  (874 224)  (874 224)  Negative Clock bit

 (26 0)  (900 224)  (900 224)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 224)  (901 224)  routing T_17_14.lc_trk_g3_0 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 224)  (902 224)  routing T_17_14.lc_trk_g3_0 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 224)  (903 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 224)  (906 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 224)  (908 224)  routing T_17_14.lc_trk_g1_0 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (37 0)  (911 224)  (911 224)  LC_0 Logic Functioning bit
 (39 0)  (913 224)  (913 224)  LC_0 Logic Functioning bit
 (45 0)  (919 224)  (919 224)  LC_0 Logic Functioning bit
 (48 0)  (922 224)  (922 224)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (27 1)  (901 225)  (901 225)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 225)  (902 225)  routing T_17_14.lc_trk_g3_5 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 225)  (903 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (906 225)  (906 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (907 225)  (907 225)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.input_2_0
 (34 1)  (908 225)  (908 225)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.input_2_0
 (35 1)  (909 225)  (909 225)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.input_2_0
 (36 1)  (910 225)  (910 225)  LC_0 Logic Functioning bit
 (37 1)  (911 225)  (911 225)  LC_0 Logic Functioning bit
 (39 1)  (913 225)  (913 225)  LC_0 Logic Functioning bit
 (43 1)  (917 225)  (917 225)  LC_0 Logic Functioning bit
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (874 227)  (874 227)  routing T_17_14.glb_netwk_1 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (14 4)  (888 228)  (888 228)  routing T_17_14.wire_logic_cluster/lc_0/out <X> T_17_14.lc_trk_g1_0
 (17 5)  (891 229)  (891 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (14 12)  (888 236)  (888 236)  routing T_17_14.sp4_h_r_40 <X> T_17_14.lc_trk_g3_0
 (22 12)  (896 236)  (896 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (897 236)  (897 236)  routing T_17_14.sp4_h_r_27 <X> T_17_14.lc_trk_g3_3
 (24 12)  (898 236)  (898 236)  routing T_17_14.sp4_h_r_27 <X> T_17_14.lc_trk_g3_3
 (14 13)  (888 237)  (888 237)  routing T_17_14.sp4_h_r_40 <X> T_17_14.lc_trk_g3_0
 (15 13)  (889 237)  (889 237)  routing T_17_14.sp4_h_r_40 <X> T_17_14.lc_trk_g3_0
 (16 13)  (890 237)  (890 237)  routing T_17_14.sp4_h_r_40 <X> T_17_14.lc_trk_g3_0
 (17 13)  (891 237)  (891 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (895 237)  (895 237)  routing T_17_14.sp4_h_r_27 <X> T_17_14.lc_trk_g3_3
 (0 14)  (874 238)  (874 238)  routing T_17_14.glb_netwk_4 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 238)  (875 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (891 238)  (891 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5


LogicTile_18_14

 (0 0)  (928 224)  (928 224)  Negative Clock bit

 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (26 2)  (954 226)  (954 226)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (955 226)  (955 226)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (956 226)  (956 226)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 226)  (957 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 226)  (959 226)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 226)  (960 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 226)  (961 226)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 226)  (962 226)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 226)  (964 226)  LC_1 Logic Functioning bit
 (37 2)  (965 226)  (965 226)  LC_1 Logic Functioning bit
 (38 2)  (966 226)  (966 226)  LC_1 Logic Functioning bit
 (39 2)  (967 226)  (967 226)  LC_1 Logic Functioning bit
 (41 2)  (969 226)  (969 226)  LC_1 Logic Functioning bit
 (43 2)  (971 226)  (971 226)  LC_1 Logic Functioning bit
 (45 2)  (973 226)  (973 226)  LC_1 Logic Functioning bit
 (0 3)  (928 227)  (928 227)  routing T_18_14.glb_netwk_1 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (26 3)  (954 227)  (954 227)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 227)  (956 227)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 227)  (957 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 227)  (958 227)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (959 227)  (959 227)  routing T_18_14.lc_trk_g3_7 <X> T_18_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 227)  (964 227)  LC_1 Logic Functioning bit
 (38 3)  (966 227)  (966 227)  LC_1 Logic Functioning bit
 (51 3)  (979 227)  (979 227)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (929 228)  (929 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (17 4)  (945 228)  (945 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (28 4)  (956 228)  (956 228)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 228)  (957 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 228)  (958 228)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (959 228)  (959 228)  routing T_18_14.lc_trk_g2_5 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 228)  (960 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 228)  (961 228)  routing T_18_14.lc_trk_g2_5 <X> T_18_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 228)  (964 228)  LC_2 Logic Functioning bit
 (38 4)  (966 228)  (966 228)  LC_2 Logic Functioning bit
 (45 4)  (973 228)  (973 228)  LC_2 Logic Functioning bit
 (48 4)  (976 228)  (976 228)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (0 5)  (928 229)  (928 229)  routing T_18_14.glb_netwk_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (18 5)  (946 229)  (946 229)  routing T_18_14.sp4_r_v_b_25 <X> T_18_14.lc_trk_g1_1
 (26 5)  (954 229)  (954 229)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 229)  (955 229)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 229)  (956 229)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 229)  (957 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 229)  (958 229)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (36 5)  (964 229)  (964 229)  LC_2 Logic Functioning bit
 (37 5)  (965 229)  (965 229)  LC_2 Logic Functioning bit
 (38 5)  (966 229)  (966 229)  LC_2 Logic Functioning bit
 (39 5)  (967 229)  (967 229)  LC_2 Logic Functioning bit
 (40 5)  (968 229)  (968 229)  LC_2 Logic Functioning bit
 (42 5)  (970 229)  (970 229)  LC_2 Logic Functioning bit
 (22 8)  (950 232)  (950 232)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (951 232)  (951 232)  routing T_18_14.sp12_v_b_11 <X> T_18_14.lc_trk_g2_3
 (17 10)  (945 234)  (945 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (950 234)  (950 234)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (951 234)  (951 234)  routing T_18_14.sp12_v_b_23 <X> T_18_14.lc_trk_g2_7
 (18 11)  (946 235)  (946 235)  routing T_18_14.sp4_r_v_b_37 <X> T_18_14.lc_trk_g2_5
 (21 11)  (949 235)  (949 235)  routing T_18_14.sp12_v_b_23 <X> T_18_14.lc_trk_g2_7
 (22 11)  (950 235)  (950 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (953 235)  (953 235)  routing T_18_14.sp4_r_v_b_38 <X> T_18_14.lc_trk_g2_6
 (22 12)  (950 236)  (950 236)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (951 236)  (951 236)  routing T_18_14.sp12_v_b_19 <X> T_18_14.lc_trk_g3_3
 (21 13)  (949 237)  (949 237)  routing T_18_14.sp12_v_b_19 <X> T_18_14.lc_trk_g3_3
 (0 14)  (928 238)  (928 238)  routing T_18_14.glb_netwk_4 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 238)  (929 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (950 238)  (950 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (951 238)  (951 238)  routing T_18_14.sp4_v_b_47 <X> T_18_14.lc_trk_g3_7
 (24 14)  (952 238)  (952 238)  routing T_18_14.sp4_v_b_47 <X> T_18_14.lc_trk_g3_7
 (28 14)  (956 238)  (956 238)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 238)  (957 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 238)  (958 238)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 238)  (960 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 238)  (962 238)  routing T_18_14.lc_trk_g1_1 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 238)  (964 238)  LC_7 Logic Functioning bit
 (38 14)  (966 238)  (966 238)  LC_7 Logic Functioning bit
 (45 14)  (973 238)  (973 238)  LC_7 Logic Functioning bit
 (51 14)  (979 238)  (979 238)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (26 15)  (954 239)  (954 239)  routing T_18_14.lc_trk_g2_3 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 239)  (956 239)  routing T_18_14.lc_trk_g2_3 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 239)  (957 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 239)  (958 239)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (36 15)  (964 239)  (964 239)  LC_7 Logic Functioning bit
 (37 15)  (965 239)  (965 239)  LC_7 Logic Functioning bit
 (38 15)  (966 239)  (966 239)  LC_7 Logic Functioning bit
 (39 15)  (967 239)  (967 239)  LC_7 Logic Functioning bit
 (40 15)  (968 239)  (968 239)  LC_7 Logic Functioning bit
 (42 15)  (970 239)  (970 239)  LC_7 Logic Functioning bit


LogicTile_19_14

 (0 0)  (982 224)  (982 224)  Negative Clock bit

 (2 2)  (984 226)  (984 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (26 2)  (1008 226)  (1008 226)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 226)  (1009 226)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 226)  (1010 226)  routing T_19_14.lc_trk_g3_1 <X> T_19_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 226)  (1011 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 226)  (1013 226)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 226)  (1014 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 226)  (1015 226)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 226)  (1016 226)  routing T_19_14.lc_trk_g3_5 <X> T_19_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 226)  (1018 226)  LC_1 Logic Functioning bit
 (37 2)  (1019 226)  (1019 226)  LC_1 Logic Functioning bit
 (38 2)  (1020 226)  (1020 226)  LC_1 Logic Functioning bit
 (39 2)  (1021 226)  (1021 226)  LC_1 Logic Functioning bit
 (41 2)  (1023 226)  (1023 226)  LC_1 Logic Functioning bit
 (43 2)  (1025 226)  (1025 226)  LC_1 Logic Functioning bit
 (45 2)  (1027 226)  (1027 226)  LC_1 Logic Functioning bit
 (48 2)  (1030 226)  (1030 226)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (982 227)  (982 227)  routing T_19_14.glb_netwk_1 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (26 3)  (1008 227)  (1008 227)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (1009 227)  (1009 227)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (1010 227)  (1010 227)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 227)  (1011 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (1018 227)  (1018 227)  LC_1 Logic Functioning bit
 (38 3)  (1020 227)  (1020 227)  LC_1 Logic Functioning bit
 (1 4)  (983 228)  (983 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (4 4)  (986 228)  (986 228)  routing T_19_14.sp4_v_t_38 <X> T_19_14.sp4_v_b_3
 (14 4)  (996 228)  (996 228)  routing T_19_14.sp4_h_l_5 <X> T_19_14.lc_trk_g1_0
 (0 5)  (982 229)  (982 229)  routing T_19_14.glb_netwk_3 <X> T_19_14.wire_logic_cluster/lc_7/cen
 (14 5)  (996 229)  (996 229)  routing T_19_14.sp4_h_l_5 <X> T_19_14.lc_trk_g1_0
 (15 5)  (997 229)  (997 229)  routing T_19_14.sp4_h_l_5 <X> T_19_14.lc_trk_g1_0
 (16 5)  (998 229)  (998 229)  routing T_19_14.sp4_h_l_5 <X> T_19_14.lc_trk_g1_0
 (17 5)  (999 229)  (999 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (5 6)  (987 230)  (987 230)  routing T_19_14.sp4_v_t_38 <X> T_19_14.sp4_h_l_38
 (16 6)  (998 230)  (998 230)  routing T_19_14.sp4_v_b_13 <X> T_19_14.lc_trk_g1_5
 (17 6)  (999 230)  (999 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1000 230)  (1000 230)  routing T_19_14.sp4_v_b_13 <X> T_19_14.lc_trk_g1_5
 (6 7)  (988 231)  (988 231)  routing T_19_14.sp4_v_t_38 <X> T_19_14.sp4_h_l_38
 (18 7)  (1000 231)  (1000 231)  routing T_19_14.sp4_v_b_13 <X> T_19_14.lc_trk_g1_5
 (17 12)  (999 236)  (999 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (1000 237)  (1000 237)  routing T_19_14.sp4_r_v_b_41 <X> T_19_14.lc_trk_g3_1
 (0 14)  (982 238)  (982 238)  routing T_19_14.glb_netwk_4 <X> T_19_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 238)  (983 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (998 238)  (998 238)  routing T_19_14.sp4_v_b_37 <X> T_19_14.lc_trk_g3_5
 (17 14)  (999 238)  (999 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1000 238)  (1000 238)  routing T_19_14.sp4_v_b_37 <X> T_19_14.lc_trk_g3_5
 (25 14)  (1007 238)  (1007 238)  routing T_19_14.sp4_v_b_38 <X> T_19_14.lc_trk_g3_6
 (31 14)  (1013 238)  (1013 238)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 238)  (1014 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 238)  (1016 238)  routing T_19_14.lc_trk_g1_5 <X> T_19_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 238)  (1017 238)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.input_2_7
 (36 14)  (1018 238)  (1018 238)  LC_7 Logic Functioning bit
 (38 14)  (1020 238)  (1020 238)  LC_7 Logic Functioning bit
 (39 14)  (1021 238)  (1021 238)  LC_7 Logic Functioning bit
 (43 14)  (1025 238)  (1025 238)  LC_7 Logic Functioning bit
 (45 14)  (1027 238)  (1027 238)  LC_7 Logic Functioning bit
 (18 15)  (1000 239)  (1000 239)  routing T_19_14.sp4_v_b_37 <X> T_19_14.lc_trk_g3_5
 (22 15)  (1004 239)  (1004 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (1005 239)  (1005 239)  routing T_19_14.sp4_v_b_38 <X> T_19_14.lc_trk_g3_6
 (25 15)  (1007 239)  (1007 239)  routing T_19_14.sp4_v_b_38 <X> T_19_14.lc_trk_g3_6
 (27 15)  (1009 239)  (1009 239)  routing T_19_14.lc_trk_g1_0 <X> T_19_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 239)  (1011 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (1014 239)  (1014 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (1015 239)  (1015 239)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.input_2_7
 (34 15)  (1016 239)  (1016 239)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.input_2_7
 (35 15)  (1017 239)  (1017 239)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.input_2_7
 (37 15)  (1019 239)  (1019 239)  LC_7 Logic Functioning bit
 (38 15)  (1020 239)  (1020 239)  LC_7 Logic Functioning bit
 (39 15)  (1021 239)  (1021 239)  LC_7 Logic Functioning bit
 (42 15)  (1024 239)  (1024 239)  LC_7 Logic Functioning bit
 (48 15)  (1030 239)  (1030 239)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_20_14

 (0 2)  (1036 226)  (1036 226)  routing T_20_14.glb_netwk_7 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 226)  (1037 226)  routing T_20_14.glb_netwk_7 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 226)  (1038 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1036 227)  (1036 227)  routing T_20_14.glb_netwk_7 <X> T_20_14.wire_logic_cluster/lc_7/clk
 (1 4)  (1037 228)  (1037 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1036 229)  (1036 229)  routing T_20_14.glb_netwk_3 <X> T_20_14.wire_logic_cluster/lc_7/cen
 (14 11)  (1050 235)  (1050 235)  routing T_20_14.sp4_r_v_b_36 <X> T_20_14.lc_trk_g2_4
 (17 11)  (1053 235)  (1053 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (1036 238)  (1036 238)  routing T_20_14.glb_netwk_4 <X> T_20_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 238)  (1037 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (1058 238)  (1058 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (1062 238)  (1062 238)  routing T_20_14.lc_trk_g3_4 <X> T_20_14.wire_logic_cluster/lc_7/in_0
 (28 14)  (1064 238)  (1064 238)  routing T_20_14.lc_trk_g2_4 <X> T_20_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (1065 238)  (1065 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 238)  (1066 238)  routing T_20_14.lc_trk_g2_4 <X> T_20_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 238)  (1067 238)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 238)  (1068 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 238)  (1069 238)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 238)  (1070 238)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 238)  (1072 238)  LC_7 Logic Functioning bit
 (37 14)  (1073 238)  (1073 238)  LC_7 Logic Functioning bit
 (38 14)  (1074 238)  (1074 238)  LC_7 Logic Functioning bit
 (39 14)  (1075 238)  (1075 238)  LC_7 Logic Functioning bit
 (41 14)  (1077 238)  (1077 238)  LC_7 Logic Functioning bit
 (43 14)  (1079 238)  (1079 238)  LC_7 Logic Functioning bit
 (45 14)  (1081 238)  (1081 238)  LC_7 Logic Functioning bit
 (17 15)  (1053 239)  (1053 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (27 15)  (1063 239)  (1063 239)  routing T_20_14.lc_trk_g3_4 <X> T_20_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 239)  (1064 239)  routing T_20_14.lc_trk_g3_4 <X> T_20_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 239)  (1065 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (1067 239)  (1067 239)  routing T_20_14.lc_trk_g3_7 <X> T_20_14.wire_logic_cluster/lc_7/in_3
 (37 15)  (1073 239)  (1073 239)  LC_7 Logic Functioning bit
 (39 15)  (1075 239)  (1075 239)  LC_7 Logic Functioning bit
 (51 15)  (1087 239)  (1087 239)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_21_14

 (0 2)  (1090 226)  (1090 226)  routing T_21_14.glb_netwk_7 <X> T_21_14.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 226)  (1091 226)  routing T_21_14.glb_netwk_7 <X> T_21_14.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 226)  (1092 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (1111 226)  (1111 226)  routing T_21_14.sp12_h_l_4 <X> T_21_14.lc_trk_g0_7
 (22 2)  (1112 226)  (1112 226)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (1114 226)  (1114 226)  routing T_21_14.sp12_h_l_4 <X> T_21_14.lc_trk_g0_7
 (0 3)  (1090 227)  (1090 227)  routing T_21_14.glb_netwk_7 <X> T_21_14.wire_logic_cluster/lc_7/clk
 (21 3)  (1111 227)  (1111 227)  routing T_21_14.sp12_h_l_4 <X> T_21_14.lc_trk_g0_7
 (22 3)  (1112 227)  (1112 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1115 227)  (1115 227)  routing T_21_14.sp4_r_v_b_30 <X> T_21_14.lc_trk_g0_6
 (1 4)  (1091 228)  (1091 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1090 229)  (1090 229)  routing T_21_14.glb_netwk_3 <X> T_21_14.wire_logic_cluster/lc_7/cen
 (26 8)  (1116 232)  (1116 232)  routing T_21_14.lc_trk_g0_6 <X> T_21_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (1117 232)  (1117 232)  routing T_21_14.lc_trk_g3_4 <X> T_21_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 232)  (1118 232)  routing T_21_14.lc_trk_g3_4 <X> T_21_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 232)  (1119 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 232)  (1120 232)  routing T_21_14.lc_trk_g3_4 <X> T_21_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (1121 232)  (1121 232)  routing T_21_14.lc_trk_g0_7 <X> T_21_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (1122 232)  (1122 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 232)  (1126 232)  LC_4 Logic Functioning bit
 (38 8)  (1128 232)  (1128 232)  LC_4 Logic Functioning bit
 (45 8)  (1135 232)  (1135 232)  LC_4 Logic Functioning bit
 (26 9)  (1116 233)  (1116 233)  routing T_21_14.lc_trk_g0_6 <X> T_21_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 233)  (1119 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (1121 233)  (1121 233)  routing T_21_14.lc_trk_g0_7 <X> T_21_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (1126 233)  (1126 233)  LC_4 Logic Functioning bit
 (37 9)  (1127 233)  (1127 233)  LC_4 Logic Functioning bit
 (38 9)  (1128 233)  (1128 233)  LC_4 Logic Functioning bit
 (39 9)  (1129 233)  (1129 233)  LC_4 Logic Functioning bit
 (40 9)  (1130 233)  (1130 233)  LC_4 Logic Functioning bit
 (42 9)  (1132 233)  (1132 233)  LC_4 Logic Functioning bit
 (51 9)  (1141 233)  (1141 233)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (0 14)  (1090 238)  (1090 238)  routing T_21_14.glb_netwk_4 <X> T_21_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 238)  (1091 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 15)  (1107 239)  (1107 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_22_14

 (3 1)  (1147 225)  (1147 225)  routing T_22_14.sp12_h_l_23 <X> T_22_14.sp12_v_b_0
 (3 6)  (1147 230)  (1147 230)  routing T_22_14.sp12_h_r_0 <X> T_22_14.sp12_v_t_23
 (12 6)  (1156 230)  (1156 230)  routing T_22_14.sp4_v_t_46 <X> T_22_14.sp4_h_l_40
 (19 6)  (1163 230)  (1163 230)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (3 7)  (1147 231)  (1147 231)  routing T_22_14.sp12_h_r_0 <X> T_22_14.sp12_v_t_23
 (11 7)  (1155 231)  (1155 231)  routing T_22_14.sp4_v_t_46 <X> T_22_14.sp4_h_l_40
 (13 7)  (1157 231)  (1157 231)  routing T_22_14.sp4_v_t_46 <X> T_22_14.sp4_h_l_40


LogicTile_30_14

 (3 2)  (1567 226)  (1567 226)  routing T_30_14.sp12_h_r_0 <X> T_30_14.sp12_h_l_23
 (3 3)  (1567 227)  (1567 227)  routing T_30_14.sp12_h_r_0 <X> T_30_14.sp12_h_l_23


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 232)  (1742 232)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 233)  (1742 233)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_2_13

 (3 4)  (75 212)  (75 212)  routing T_2_13.sp12_v_t_23 <X> T_2_13.sp12_h_r_0


LogicTile_4_13

 (3 14)  (183 222)  (183 222)  routing T_4_13.sp12_h_r_1 <X> T_4_13.sp12_v_t_22
 (3 15)  (183 223)  (183 223)  routing T_4_13.sp12_h_r_1 <X> T_4_13.sp12_v_t_22


RAM_Tile_8_13

 (2 4)  (398 212)  (398 212)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_r_18
 (3 4)  (399 212)  (399 212)  routing T_8_13.sp12_v_t_23 <X> T_8_13.sp12_h_r_0


LogicTile_10_13

 (27 0)  (519 208)  (519 208)  routing T_10_13.lc_trk_g3_0 <X> T_10_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 208)  (520 208)  routing T_10_13.lc_trk_g3_0 <X> T_10_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 208)  (521 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 208)  (524 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (528 208)  (528 208)  LC_0 Logic Functioning bit
 (37 0)  (529 208)  (529 208)  LC_0 Logic Functioning bit
 (38 0)  (530 208)  (530 208)  LC_0 Logic Functioning bit
 (39 0)  (531 208)  (531 208)  LC_0 Logic Functioning bit
 (44 0)  (536 208)  (536 208)  LC_0 Logic Functioning bit
 (45 0)  (537 208)  (537 208)  LC_0 Logic Functioning bit
 (40 1)  (532 209)  (532 209)  LC_0 Logic Functioning bit
 (41 1)  (533 209)  (533 209)  LC_0 Logic Functioning bit
 (42 1)  (534 209)  (534 209)  LC_0 Logic Functioning bit
 (43 1)  (535 209)  (535 209)  LC_0 Logic Functioning bit
 (45 1)  (537 209)  (537 209)  LC_0 Logic Functioning bit
 (50 1)  (542 209)  (542 209)  Carry_In_Mux bit 

 (2 2)  (494 210)  (494 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (27 2)  (519 210)  (519 210)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 210)  (520 210)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 210)  (521 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 210)  (524 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (528 210)  (528 210)  LC_1 Logic Functioning bit
 (37 2)  (529 210)  (529 210)  LC_1 Logic Functioning bit
 (38 2)  (530 210)  (530 210)  LC_1 Logic Functioning bit
 (39 2)  (531 210)  (531 210)  LC_1 Logic Functioning bit
 (44 2)  (536 210)  (536 210)  LC_1 Logic Functioning bit
 (45 2)  (537 210)  (537 210)  LC_1 Logic Functioning bit
 (0 3)  (492 211)  (492 211)  routing T_10_13.glb_netwk_1 <X> T_10_13.wire_logic_cluster/lc_7/clk
 (40 3)  (532 211)  (532 211)  LC_1 Logic Functioning bit
 (41 3)  (533 211)  (533 211)  LC_1 Logic Functioning bit
 (42 3)  (534 211)  (534 211)  LC_1 Logic Functioning bit
 (43 3)  (535 211)  (535 211)  LC_1 Logic Functioning bit
 (45 3)  (537 211)  (537 211)  LC_1 Logic Functioning bit
 (21 4)  (513 212)  (513 212)  routing T_10_13.wire_logic_cluster/lc_3/out <X> T_10_13.lc_trk_g1_3
 (22 4)  (514 212)  (514 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (517 212)  (517 212)  routing T_10_13.wire_logic_cluster/lc_2/out <X> T_10_13.lc_trk_g1_2
 (27 4)  (519 212)  (519 212)  routing T_10_13.lc_trk_g1_2 <X> T_10_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 212)  (521 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 212)  (524 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (528 212)  (528 212)  LC_2 Logic Functioning bit
 (37 4)  (529 212)  (529 212)  LC_2 Logic Functioning bit
 (38 4)  (530 212)  (530 212)  LC_2 Logic Functioning bit
 (39 4)  (531 212)  (531 212)  LC_2 Logic Functioning bit
 (44 4)  (536 212)  (536 212)  LC_2 Logic Functioning bit
 (45 4)  (537 212)  (537 212)  LC_2 Logic Functioning bit
 (22 5)  (514 213)  (514 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (522 213)  (522 213)  routing T_10_13.lc_trk_g1_2 <X> T_10_13.wire_logic_cluster/lc_2/in_1
 (40 5)  (532 213)  (532 213)  LC_2 Logic Functioning bit
 (41 5)  (533 213)  (533 213)  LC_2 Logic Functioning bit
 (42 5)  (534 213)  (534 213)  LC_2 Logic Functioning bit
 (43 5)  (535 213)  (535 213)  LC_2 Logic Functioning bit
 (45 5)  (537 213)  (537 213)  LC_2 Logic Functioning bit
 (17 6)  (509 214)  (509 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 214)  (510 214)  routing T_10_13.wire_logic_cluster/lc_5/out <X> T_10_13.lc_trk_g1_5
 (21 6)  (513 214)  (513 214)  routing T_10_13.wire_logic_cluster/lc_7/out <X> T_10_13.lc_trk_g1_7
 (22 6)  (514 214)  (514 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (517 214)  (517 214)  routing T_10_13.wire_logic_cluster/lc_6/out <X> T_10_13.lc_trk_g1_6
 (27 6)  (519 214)  (519 214)  routing T_10_13.lc_trk_g1_3 <X> T_10_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 214)  (521 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 214)  (524 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (528 214)  (528 214)  LC_3 Logic Functioning bit
 (37 6)  (529 214)  (529 214)  LC_3 Logic Functioning bit
 (38 6)  (530 214)  (530 214)  LC_3 Logic Functioning bit
 (39 6)  (531 214)  (531 214)  LC_3 Logic Functioning bit
 (44 6)  (536 214)  (536 214)  LC_3 Logic Functioning bit
 (45 6)  (537 214)  (537 214)  LC_3 Logic Functioning bit
 (22 7)  (514 215)  (514 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (522 215)  (522 215)  routing T_10_13.lc_trk_g1_3 <X> T_10_13.wire_logic_cluster/lc_3/in_1
 (40 7)  (532 215)  (532 215)  LC_3 Logic Functioning bit
 (41 7)  (533 215)  (533 215)  LC_3 Logic Functioning bit
 (42 7)  (534 215)  (534 215)  LC_3 Logic Functioning bit
 (43 7)  (535 215)  (535 215)  LC_3 Logic Functioning bit
 (45 7)  (537 215)  (537 215)  LC_3 Logic Functioning bit
 (27 8)  (519 216)  (519 216)  routing T_10_13.lc_trk_g3_4 <X> T_10_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 216)  (520 216)  routing T_10_13.lc_trk_g3_4 <X> T_10_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 216)  (521 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 216)  (522 216)  routing T_10_13.lc_trk_g3_4 <X> T_10_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 216)  (524 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (528 216)  (528 216)  LC_4 Logic Functioning bit
 (37 8)  (529 216)  (529 216)  LC_4 Logic Functioning bit
 (38 8)  (530 216)  (530 216)  LC_4 Logic Functioning bit
 (39 8)  (531 216)  (531 216)  LC_4 Logic Functioning bit
 (44 8)  (536 216)  (536 216)  LC_4 Logic Functioning bit
 (45 8)  (537 216)  (537 216)  LC_4 Logic Functioning bit
 (40 9)  (532 217)  (532 217)  LC_4 Logic Functioning bit
 (41 9)  (533 217)  (533 217)  LC_4 Logic Functioning bit
 (42 9)  (534 217)  (534 217)  LC_4 Logic Functioning bit
 (43 9)  (535 217)  (535 217)  LC_4 Logic Functioning bit
 (45 9)  (537 217)  (537 217)  LC_4 Logic Functioning bit
 (27 10)  (519 218)  (519 218)  routing T_10_13.lc_trk_g1_5 <X> T_10_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 218)  (521 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 218)  (522 218)  routing T_10_13.lc_trk_g1_5 <X> T_10_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 218)  (524 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (528 218)  (528 218)  LC_5 Logic Functioning bit
 (37 10)  (529 218)  (529 218)  LC_5 Logic Functioning bit
 (38 10)  (530 218)  (530 218)  LC_5 Logic Functioning bit
 (39 10)  (531 218)  (531 218)  LC_5 Logic Functioning bit
 (44 10)  (536 218)  (536 218)  LC_5 Logic Functioning bit
 (45 10)  (537 218)  (537 218)  LC_5 Logic Functioning bit
 (40 11)  (532 219)  (532 219)  LC_5 Logic Functioning bit
 (41 11)  (533 219)  (533 219)  LC_5 Logic Functioning bit
 (42 11)  (534 219)  (534 219)  LC_5 Logic Functioning bit
 (43 11)  (535 219)  (535 219)  LC_5 Logic Functioning bit
 (45 11)  (537 219)  (537 219)  LC_5 Logic Functioning bit
 (14 12)  (506 220)  (506 220)  routing T_10_13.wire_logic_cluster/lc_0/out <X> T_10_13.lc_trk_g3_0
 (17 12)  (509 220)  (509 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 220)  (510 220)  routing T_10_13.wire_logic_cluster/lc_1/out <X> T_10_13.lc_trk_g3_1
 (27 12)  (519 220)  (519 220)  routing T_10_13.lc_trk_g1_6 <X> T_10_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 220)  (521 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 220)  (522 220)  routing T_10_13.lc_trk_g1_6 <X> T_10_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 220)  (524 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (528 220)  (528 220)  LC_6 Logic Functioning bit
 (37 12)  (529 220)  (529 220)  LC_6 Logic Functioning bit
 (38 12)  (530 220)  (530 220)  LC_6 Logic Functioning bit
 (39 12)  (531 220)  (531 220)  LC_6 Logic Functioning bit
 (44 12)  (536 220)  (536 220)  LC_6 Logic Functioning bit
 (45 12)  (537 220)  (537 220)  LC_6 Logic Functioning bit
 (17 13)  (509 221)  (509 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (522 221)  (522 221)  routing T_10_13.lc_trk_g1_6 <X> T_10_13.wire_logic_cluster/lc_6/in_1
 (40 13)  (532 221)  (532 221)  LC_6 Logic Functioning bit
 (41 13)  (533 221)  (533 221)  LC_6 Logic Functioning bit
 (42 13)  (534 221)  (534 221)  LC_6 Logic Functioning bit
 (43 13)  (535 221)  (535 221)  LC_6 Logic Functioning bit
 (45 13)  (537 221)  (537 221)  LC_6 Logic Functioning bit
 (0 14)  (492 222)  (492 222)  routing T_10_13.lc_trk_g3_5 <X> T_10_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 222)  (493 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (506 222)  (506 222)  routing T_10_13.wire_logic_cluster/lc_4/out <X> T_10_13.lc_trk_g3_4
 (15 14)  (507 222)  (507 222)  routing T_10_13.sp4_h_l_24 <X> T_10_13.lc_trk_g3_5
 (16 14)  (508 222)  (508 222)  routing T_10_13.sp4_h_l_24 <X> T_10_13.lc_trk_g3_5
 (17 14)  (509 222)  (509 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (510 222)  (510 222)  routing T_10_13.sp4_h_l_24 <X> T_10_13.lc_trk_g3_5
 (27 14)  (519 222)  (519 222)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 222)  (521 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 222)  (522 222)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 222)  (524 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (529 222)  (529 222)  LC_7 Logic Functioning bit
 (39 14)  (531 222)  (531 222)  LC_7 Logic Functioning bit
 (41 14)  (533 222)  (533 222)  LC_7 Logic Functioning bit
 (43 14)  (535 222)  (535 222)  LC_7 Logic Functioning bit
 (45 14)  (537 222)  (537 222)  LC_7 Logic Functioning bit
 (0 15)  (492 223)  (492 223)  routing T_10_13.lc_trk_g3_5 <X> T_10_13.wire_logic_cluster/lc_7/s_r
 (1 15)  (493 223)  (493 223)  routing T_10_13.lc_trk_g3_5 <X> T_10_13.wire_logic_cluster/lc_7/s_r
 (17 15)  (509 223)  (509 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (522 223)  (522 223)  routing T_10_13.lc_trk_g1_7 <X> T_10_13.wire_logic_cluster/lc_7/in_1
 (37 15)  (529 223)  (529 223)  LC_7 Logic Functioning bit
 (39 15)  (531 223)  (531 223)  LC_7 Logic Functioning bit
 (41 15)  (533 223)  (533 223)  LC_7 Logic Functioning bit
 (43 15)  (535 223)  (535 223)  LC_7 Logic Functioning bit
 (45 15)  (537 223)  (537 223)  LC_7 Logic Functioning bit
 (51 15)  (543 223)  (543 223)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_11_13

 (26 0)  (572 208)  (572 208)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_0/in_0
 (29 0)  (575 208)  (575 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 208)  (576 208)  routing T_11_13.lc_trk_g0_7 <X> T_11_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 208)  (578 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 208)  (579 208)  routing T_11_13.lc_trk_g3_0 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 208)  (580 208)  routing T_11_13.lc_trk_g3_0 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (37 0)  (583 208)  (583 208)  LC_0 Logic Functioning bit
 (39 0)  (585 208)  (585 208)  LC_0 Logic Functioning bit
 (40 0)  (586 208)  (586 208)  LC_0 Logic Functioning bit
 (42 0)  (588 208)  (588 208)  LC_0 Logic Functioning bit
 (45 0)  (591 208)  (591 208)  LC_0 Logic Functioning bit
 (46 0)  (592 208)  (592 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (568 209)  (568 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (569 209)  (569 209)  routing T_11_13.sp4_v_b_18 <X> T_11_13.lc_trk_g0_2
 (24 1)  (570 209)  (570 209)  routing T_11_13.sp4_v_b_18 <X> T_11_13.lc_trk_g0_2
 (26 1)  (572 209)  (572 209)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 209)  (573 209)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 209)  (575 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 209)  (576 209)  routing T_11_13.lc_trk_g0_7 <X> T_11_13.wire_logic_cluster/lc_0/in_1
 (36 1)  (582 209)  (582 209)  LC_0 Logic Functioning bit
 (38 1)  (584 209)  (584 209)  LC_0 Logic Functioning bit
 (40 1)  (586 209)  (586 209)  LC_0 Logic Functioning bit
 (42 1)  (588 209)  (588 209)  LC_0 Logic Functioning bit
 (0 2)  (546 210)  (546 210)  routing T_11_13.glb_netwk_6 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (1 2)  (547 210)  (547 210)  routing T_11_13.glb_netwk_6 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (2 2)  (548 210)  (548 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (568 210)  (568 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (4 3)  (550 211)  (550 211)  routing T_11_13.sp4_h_r_4 <X> T_11_13.sp4_h_l_37
 (6 3)  (552 211)  (552 211)  routing T_11_13.sp4_h_r_4 <X> T_11_13.sp4_h_l_37
 (21 3)  (567 211)  (567 211)  routing T_11_13.sp4_r_v_b_31 <X> T_11_13.lc_trk_g0_7
 (1 4)  (547 212)  (547 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (547 213)  (547 213)  routing T_11_13.lc_trk_g0_2 <X> T_11_13.wire_logic_cluster/lc_7/cen
 (21 6)  (567 214)  (567 214)  routing T_11_13.sp12_h_l_4 <X> T_11_13.lc_trk_g1_7
 (22 6)  (568 214)  (568 214)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (570 214)  (570 214)  routing T_11_13.sp12_h_l_4 <X> T_11_13.lc_trk_g1_7
 (21 7)  (567 215)  (567 215)  routing T_11_13.sp12_h_l_4 <X> T_11_13.lc_trk_g1_7
 (8 9)  (554 217)  (554 217)  routing T_11_13.sp4_h_l_42 <X> T_11_13.sp4_v_b_7
 (9 9)  (555 217)  (555 217)  routing T_11_13.sp4_h_l_42 <X> T_11_13.sp4_v_b_7
 (13 12)  (559 220)  (559 220)  routing T_11_13.sp4_v_t_46 <X> T_11_13.sp4_v_b_11
 (14 13)  (560 221)  (560 221)  routing T_11_13.sp4_h_r_24 <X> T_11_13.lc_trk_g3_0
 (15 13)  (561 221)  (561 221)  routing T_11_13.sp4_h_r_24 <X> T_11_13.lc_trk_g3_0
 (16 13)  (562 221)  (562 221)  routing T_11_13.sp4_h_r_24 <X> T_11_13.lc_trk_g3_0
 (17 13)  (563 221)  (563 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (0 14)  (546 222)  (546 222)  routing T_11_13.glb_netwk_4 <X> T_11_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 222)  (547 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_12_13

 (2 0)  (602 208)  (602 208)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (9 0)  (609 208)  (609 208)  routing T_12_13.sp4_v_t_36 <X> T_12_13.sp4_h_r_1
 (25 0)  (625 208)  (625 208)  routing T_12_13.sp4_h_l_7 <X> T_12_13.lc_trk_g0_2
 (22 1)  (622 209)  (622 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (623 209)  (623 209)  routing T_12_13.sp4_h_l_7 <X> T_12_13.lc_trk_g0_2
 (24 1)  (624 209)  (624 209)  routing T_12_13.sp4_h_l_7 <X> T_12_13.lc_trk_g0_2
 (25 1)  (625 209)  (625 209)  routing T_12_13.sp4_h_l_7 <X> T_12_13.lc_trk_g0_2
 (0 2)  (600 210)  (600 210)  routing T_12_13.glb_netwk_6 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (1 2)  (601 210)  (601 210)  routing T_12_13.glb_netwk_6 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (2 2)  (602 210)  (602 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (4 2)  (604 210)  (604 210)  routing T_12_13.sp4_h_r_6 <X> T_12_13.sp4_v_t_37
 (6 2)  (606 210)  (606 210)  routing T_12_13.sp4_h_r_6 <X> T_12_13.sp4_v_t_37
 (17 2)  (617 210)  (617 210)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (26 2)  (626 210)  (626 210)  routing T_12_13.lc_trk_g0_5 <X> T_12_13.wire_logic_cluster/lc_1/in_0
 (31 2)  (631 210)  (631 210)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 210)  (632 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 210)  (633 210)  routing T_12_13.lc_trk_g2_4 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 210)  (636 210)  LC_1 Logic Functioning bit
 (37 2)  (637 210)  (637 210)  LC_1 Logic Functioning bit
 (38 2)  (638 210)  (638 210)  LC_1 Logic Functioning bit
 (39 2)  (639 210)  (639 210)  LC_1 Logic Functioning bit
 (41 2)  (641 210)  (641 210)  LC_1 Logic Functioning bit
 (43 2)  (643 210)  (643 210)  LC_1 Logic Functioning bit
 (46 2)  (646 210)  (646 210)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (5 3)  (605 211)  (605 211)  routing T_12_13.sp4_h_r_6 <X> T_12_13.sp4_v_t_37
 (14 3)  (614 211)  (614 211)  routing T_12_13.sp4_r_v_b_28 <X> T_12_13.lc_trk_g0_4
 (17 3)  (617 211)  (617 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (622 211)  (622 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (623 211)  (623 211)  routing T_12_13.sp4_h_r_6 <X> T_12_13.lc_trk_g0_6
 (24 3)  (624 211)  (624 211)  routing T_12_13.sp4_h_r_6 <X> T_12_13.lc_trk_g0_6
 (25 3)  (625 211)  (625 211)  routing T_12_13.sp4_h_r_6 <X> T_12_13.lc_trk_g0_6
 (29 3)  (629 211)  (629 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (636 211)  (636 211)  LC_1 Logic Functioning bit
 (37 3)  (637 211)  (637 211)  LC_1 Logic Functioning bit
 (38 3)  (638 211)  (638 211)  LC_1 Logic Functioning bit
 (39 3)  (639 211)  (639 211)  LC_1 Logic Functioning bit
 (40 3)  (640 211)  (640 211)  LC_1 Logic Functioning bit
 (42 3)  (642 211)  (642 211)  LC_1 Logic Functioning bit
 (1 4)  (601 212)  (601 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (601 213)  (601 213)  routing T_12_13.lc_trk_g0_2 <X> T_12_13.wire_logic_cluster/lc_7/cen
 (19 6)  (619 214)  (619 214)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (22 7)  (622 215)  (622 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (623 215)  (623 215)  routing T_12_13.sp4_h_r_6 <X> T_12_13.lc_trk_g1_6
 (24 7)  (624 215)  (624 215)  routing T_12_13.sp4_h_r_6 <X> T_12_13.lc_trk_g1_6
 (25 7)  (625 215)  (625 215)  routing T_12_13.sp4_h_r_6 <X> T_12_13.lc_trk_g1_6
 (1 8)  (601 216)  (601 216)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (21 8)  (621 216)  (621 216)  routing T_12_13.rgt_op_3 <X> T_12_13.lc_trk_g2_3
 (22 8)  (622 216)  (622 216)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (624 216)  (624 216)  routing T_12_13.rgt_op_3 <X> T_12_13.lc_trk_g2_3
 (29 8)  (629 216)  (629 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 216)  (630 216)  routing T_12_13.lc_trk_g0_5 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 216)  (632 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 216)  (633 216)  routing T_12_13.lc_trk_g2_3 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 216)  (636 216)  LC_4 Logic Functioning bit
 (37 8)  (637 216)  (637 216)  LC_4 Logic Functioning bit
 (38 8)  (638 216)  (638 216)  LC_4 Logic Functioning bit
 (39 8)  (639 216)  (639 216)  LC_4 Logic Functioning bit
 (41 8)  (641 216)  (641 216)  LC_4 Logic Functioning bit
 (43 8)  (643 216)  (643 216)  LC_4 Logic Functioning bit
 (46 8)  (646 216)  (646 216)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (1 9)  (601 217)  (601 217)  routing T_12_13.glb_netwk_4 <X> T_12_13.glb2local_1
 (31 9)  (631 217)  (631 217)  routing T_12_13.lc_trk_g2_3 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 217)  (636 217)  LC_4 Logic Functioning bit
 (37 9)  (637 217)  (637 217)  LC_4 Logic Functioning bit
 (38 9)  (638 217)  (638 217)  LC_4 Logic Functioning bit
 (39 9)  (639 217)  (639 217)  LC_4 Logic Functioning bit
 (41 9)  (641 217)  (641 217)  LC_4 Logic Functioning bit
 (43 9)  (643 217)  (643 217)  LC_4 Logic Functioning bit
 (51 9)  (651 217)  (651 217)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (53 9)  (653 217)  (653 217)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (614 218)  (614 218)  routing T_12_13.rgt_op_4 <X> T_12_13.lc_trk_g2_4
 (28 10)  (628 218)  (628 218)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 218)  (629 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 218)  (630 218)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 218)  (631 218)  routing T_12_13.lc_trk_g0_6 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 218)  (632 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (635 218)  (635 218)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.input_2_5
 (45 10)  (645 218)  (645 218)  LC_5 Logic Functioning bit
 (51 10)  (651 218)  (651 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (615 219)  (615 219)  routing T_12_13.rgt_op_4 <X> T_12_13.lc_trk_g2_4
 (17 11)  (617 219)  (617 219)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (622 219)  (622 219)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (623 219)  (623 219)  routing T_12_13.sp12_v_b_14 <X> T_12_13.lc_trk_g2_6
 (26 11)  (626 219)  (626 219)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 219)  (627 219)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 219)  (628 219)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 219)  (629 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 219)  (630 219)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 219)  (631 219)  routing T_12_13.lc_trk_g0_6 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 219)  (632 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (633 219)  (633 219)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.input_2_5
 (34 11)  (634 219)  (634 219)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.input_2_5
 (35 11)  (635 219)  (635 219)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.input_2_5
 (37 11)  (637 219)  (637 219)  LC_5 Logic Functioning bit
 (46 11)  (646 219)  (646 219)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (48 11)  (648 219)  (648 219)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (651 219)  (651 219)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (653 219)  (653 219)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (25 12)  (625 220)  (625 220)  routing T_12_13.rgt_op_2 <X> T_12_13.lc_trk_g3_2
 (22 13)  (622 221)  (622 221)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (624 221)  (624 221)  routing T_12_13.rgt_op_2 <X> T_12_13.lc_trk_g3_2
 (0 14)  (600 222)  (600 222)  routing T_12_13.glb_netwk_4 <X> T_12_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 222)  (601 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (603 222)  (603 222)  routing T_12_13.sp12_h_r_1 <X> T_12_13.sp12_v_t_22
 (29 14)  (629 222)  (629 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 222)  (630 222)  routing T_12_13.lc_trk_g0_4 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 222)  (631 222)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 222)  (632 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 222)  (633 222)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (635 222)  (635 222)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.input_2_7
 (43 14)  (643 222)  (643 222)  LC_7 Logic Functioning bit
 (3 15)  (603 223)  (603 223)  routing T_12_13.sp12_h_r_1 <X> T_12_13.sp12_v_t_22
 (22 15)  (622 223)  (622 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (626 223)  (626 223)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 223)  (627 223)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 223)  (628 223)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 223)  (629 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 223)  (631 223)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 223)  (632 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (634 223)  (634 223)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.input_2_7
 (35 15)  (635 223)  (635 223)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.input_2_7


LogicTile_13_13

 (21 0)  (675 208)  (675 208)  routing T_13_13.sp4_v_b_11 <X> T_13_13.lc_trk_g0_3
 (22 0)  (676 208)  (676 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (677 208)  (677 208)  routing T_13_13.sp4_v_b_11 <X> T_13_13.lc_trk_g0_3
 (26 0)  (680 208)  (680 208)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 208)  (681 208)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 208)  (682 208)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 208)  (683 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 208)  (686 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (689 208)  (689 208)  routing T_13_13.lc_trk_g0_4 <X> T_13_13.input_2_0
 (38 0)  (692 208)  (692 208)  LC_0 Logic Functioning bit
 (5 1)  (659 209)  (659 209)  routing T_13_13.sp4_h_r_0 <X> T_13_13.sp4_v_b_0
 (15 1)  (669 209)  (669 209)  routing T_13_13.bot_op_0 <X> T_13_13.lc_trk_g0_0
 (17 1)  (671 209)  (671 209)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (675 209)  (675 209)  routing T_13_13.sp4_v_b_11 <X> T_13_13.lc_trk_g0_3
 (26 1)  (680 209)  (680 209)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 209)  (682 209)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 209)  (683 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 209)  (684 209)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 209)  (685 209)  routing T_13_13.lc_trk_g0_3 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 209)  (686 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (5 2)  (659 210)  (659 210)  routing T_13_13.sp4_v_t_37 <X> T_13_13.sp4_h_l_37
 (29 2)  (683 210)  (683 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 210)  (686 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 210)  (688 210)  routing T_13_13.lc_trk_g1_1 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 210)  (690 210)  LC_1 Logic Functioning bit
 (38 2)  (692 210)  (692 210)  LC_1 Logic Functioning bit
 (6 3)  (660 211)  (660 211)  routing T_13_13.sp4_v_t_37 <X> T_13_13.sp4_h_l_37
 (14 3)  (668 211)  (668 211)  routing T_13_13.sp4_r_v_b_28 <X> T_13_13.lc_trk_g0_4
 (17 3)  (671 211)  (671 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (676 211)  (676 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (677 211)  (677 211)  routing T_13_13.sp4_v_b_22 <X> T_13_13.lc_trk_g0_6
 (24 3)  (678 211)  (678 211)  routing T_13_13.sp4_v_b_22 <X> T_13_13.lc_trk_g0_6
 (26 3)  (680 211)  (680 211)  routing T_13_13.lc_trk_g0_3 <X> T_13_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 211)  (683 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (690 211)  (690 211)  LC_1 Logic Functioning bit
 (37 3)  (691 211)  (691 211)  LC_1 Logic Functioning bit
 (38 3)  (692 211)  (692 211)  LC_1 Logic Functioning bit
 (39 3)  (693 211)  (693 211)  LC_1 Logic Functioning bit
 (41 3)  (695 211)  (695 211)  LC_1 Logic Functioning bit
 (43 3)  (697 211)  (697 211)  LC_1 Logic Functioning bit
 (5 4)  (659 212)  (659 212)  routing T_13_13.sp4_v_b_3 <X> T_13_13.sp4_h_r_3
 (15 4)  (669 212)  (669 212)  routing T_13_13.top_op_1 <X> T_13_13.lc_trk_g1_1
 (17 4)  (671 212)  (671 212)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (676 212)  (676 212)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (678 212)  (678 212)  routing T_13_13.top_op_3 <X> T_13_13.lc_trk_g1_3
 (32 4)  (686 212)  (686 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 212)  (687 212)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 212)  (688 212)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (40 4)  (694 212)  (694 212)  LC_2 Logic Functioning bit
 (6 5)  (660 213)  (660 213)  routing T_13_13.sp4_v_b_3 <X> T_13_13.sp4_h_r_3
 (14 5)  (668 213)  (668 213)  routing T_13_13.top_op_0 <X> T_13_13.lc_trk_g1_0
 (15 5)  (669 213)  (669 213)  routing T_13_13.top_op_0 <X> T_13_13.lc_trk_g1_0
 (17 5)  (671 213)  (671 213)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (672 213)  (672 213)  routing T_13_13.top_op_1 <X> T_13_13.lc_trk_g1_1
 (21 5)  (675 213)  (675 213)  routing T_13_13.top_op_3 <X> T_13_13.lc_trk_g1_3
 (27 5)  (681 213)  (681 213)  routing T_13_13.lc_trk_g1_1 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 213)  (683 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 213)  (685 213)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 213)  (686 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (688 213)  (688 213)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.input_2_2
 (35 5)  (689 213)  (689 213)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.input_2_2
 (41 5)  (695 213)  (695 213)  LC_2 Logic Functioning bit
 (48 5)  (702 213)  (702 213)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (671 214)  (671 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (29 6)  (683 214)  (683 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 214)  (684 214)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 214)  (685 214)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 214)  (686 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 214)  (687 214)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 214)  (688 214)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (50 6)  (704 214)  (704 214)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (676 215)  (676 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (677 215)  (677 215)  routing T_13_13.sp4_h_r_6 <X> T_13_13.lc_trk_g1_6
 (24 7)  (678 215)  (678 215)  routing T_13_13.sp4_h_r_6 <X> T_13_13.lc_trk_g1_6
 (25 7)  (679 215)  (679 215)  routing T_13_13.sp4_h_r_6 <X> T_13_13.lc_trk_g1_6
 (26 7)  (680 215)  (680 215)  routing T_13_13.lc_trk_g0_3 <X> T_13_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 215)  (683 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 215)  (684 215)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 215)  (685 215)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 215)  (690 215)  LC_3 Logic Functioning bit
 (53 7)  (707 215)  (707 215)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (5 8)  (659 216)  (659 216)  routing T_13_13.sp4_v_t_43 <X> T_13_13.sp4_h_r_6
 (6 8)  (660 216)  (660 216)  routing T_13_13.sp4_v_t_38 <X> T_13_13.sp4_v_b_6
 (14 8)  (668 216)  (668 216)  routing T_13_13.sp4_h_r_40 <X> T_13_13.lc_trk_g2_0
 (29 8)  (683 216)  (683 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 216)  (686 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 216)  (688 216)  routing T_13_13.lc_trk_g1_0 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 216)  (690 216)  LC_4 Logic Functioning bit
 (37 8)  (691 216)  (691 216)  LC_4 Logic Functioning bit
 (38 8)  (692 216)  (692 216)  LC_4 Logic Functioning bit
 (42 8)  (696 216)  (696 216)  LC_4 Logic Functioning bit
 (43 8)  (697 216)  (697 216)  LC_4 Logic Functioning bit
 (50 8)  (704 216)  (704 216)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (659 217)  (659 217)  routing T_13_13.sp4_v_t_38 <X> T_13_13.sp4_v_b_6
 (14 9)  (668 217)  (668 217)  routing T_13_13.sp4_h_r_40 <X> T_13_13.lc_trk_g2_0
 (15 9)  (669 217)  (669 217)  routing T_13_13.sp4_h_r_40 <X> T_13_13.lc_trk_g2_0
 (16 9)  (670 217)  (670 217)  routing T_13_13.sp4_h_r_40 <X> T_13_13.lc_trk_g2_0
 (17 9)  (671 217)  (671 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (28 9)  (682 217)  (682 217)  routing T_13_13.lc_trk_g2_0 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 217)  (683 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 217)  (684 217)  routing T_13_13.lc_trk_g0_3 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (36 9)  (690 217)  (690 217)  LC_4 Logic Functioning bit
 (37 9)  (691 217)  (691 217)  LC_4 Logic Functioning bit
 (38 9)  (692 217)  (692 217)  LC_4 Logic Functioning bit
 (39 9)  (693 217)  (693 217)  LC_4 Logic Functioning bit
 (42 9)  (696 217)  (696 217)  LC_4 Logic Functioning bit
 (43 9)  (697 217)  (697 217)  LC_4 Logic Functioning bit
 (14 10)  (668 218)  (668 218)  routing T_13_13.sp4_v_b_36 <X> T_13_13.lc_trk_g2_4
 (27 10)  (681 218)  (681 218)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 218)  (683 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 218)  (684 218)  routing T_13_13.lc_trk_g1_5 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 218)  (686 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 218)  (688 218)  routing T_13_13.lc_trk_g1_1 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (14 11)  (668 219)  (668 219)  routing T_13_13.sp4_v_b_36 <X> T_13_13.lc_trk_g2_4
 (16 11)  (670 219)  (670 219)  routing T_13_13.sp4_v_b_36 <X> T_13_13.lc_trk_g2_4
 (17 11)  (671 219)  (671 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (676 219)  (676 219)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (678 219)  (678 219)  routing T_13_13.tnr_op_6 <X> T_13_13.lc_trk_g2_6
 (26 11)  (680 219)  (680 219)  routing T_13_13.lc_trk_g0_3 <X> T_13_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 219)  (683 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (41 11)  (695 219)  (695 219)  LC_5 Logic Functioning bit
 (43 11)  (697 219)  (697 219)  LC_5 Logic Functioning bit
 (27 12)  (681 220)  (681 220)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 220)  (682 220)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 220)  (683 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 220)  (686 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 220)  (687 220)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 220)  (688 220)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 220)  (689 220)  routing T_13_13.lc_trk_g0_4 <X> T_13_13.input_2_6
 (36 12)  (690 220)  (690 220)  LC_6 Logic Functioning bit
 (37 12)  (691 220)  (691 220)  LC_6 Logic Functioning bit
 (42 12)  (696 220)  (696 220)  LC_6 Logic Functioning bit
 (43 12)  (697 220)  (697 220)  LC_6 Logic Functioning bit
 (51 12)  (705 220)  (705 220)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (17 13)  (671 221)  (671 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (676 221)  (676 221)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (678 221)  (678 221)  routing T_13_13.tnl_op_2 <X> T_13_13.lc_trk_g3_2
 (25 13)  (679 221)  (679 221)  routing T_13_13.tnl_op_2 <X> T_13_13.lc_trk_g3_2
 (29 13)  (683 221)  (683 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 221)  (685 221)  routing T_13_13.lc_trk_g3_2 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 221)  (686 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (690 221)  (690 221)  LC_6 Logic Functioning bit
 (37 13)  (691 221)  (691 221)  LC_6 Logic Functioning bit
 (39 13)  (693 221)  (693 221)  LC_6 Logic Functioning bit
 (42 13)  (696 221)  (696 221)  LC_6 Logic Functioning bit
 (43 13)  (697 221)  (697 221)  LC_6 Logic Functioning bit
 (13 14)  (667 222)  (667 222)  routing T_13_13.sp4_v_b_11 <X> T_13_13.sp4_v_t_46
 (21 14)  (675 222)  (675 222)  routing T_13_13.rgt_op_7 <X> T_13_13.lc_trk_g3_7
 (22 14)  (676 222)  (676 222)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (678 222)  (678 222)  routing T_13_13.rgt_op_7 <X> T_13_13.lc_trk_g3_7
 (26 14)  (680 222)  (680 222)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (31 14)  (685 222)  (685 222)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 222)  (686 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 222)  (687 222)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (40 14)  (694 222)  (694 222)  LC_7 Logic Functioning bit
 (42 14)  (696 222)  (696 222)  LC_7 Logic Functioning bit
 (26 15)  (680 223)  (680 223)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 223)  (681 223)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 223)  (683 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (41 15)  (695 223)  (695 223)  LC_7 Logic Functioning bit
 (43 15)  (697 223)  (697 223)  LC_7 Logic Functioning bit


LogicTile_14_13

 (15 0)  (723 208)  (723 208)  routing T_14_13.bot_op_1 <X> T_14_13.lc_trk_g0_1
 (17 0)  (725 208)  (725 208)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (29 0)  (737 208)  (737 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 208)  (740 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 208)  (742 208)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 208)  (743 208)  routing T_14_13.lc_trk_g0_4 <X> T_14_13.input_2_0
 (36 0)  (744 208)  (744 208)  LC_0 Logic Functioning bit
 (37 0)  (745 208)  (745 208)  LC_0 Logic Functioning bit
 (38 0)  (746 208)  (746 208)  LC_0 Logic Functioning bit
 (42 0)  (750 208)  (750 208)  LC_0 Logic Functioning bit
 (43 0)  (751 208)  (751 208)  LC_0 Logic Functioning bit
 (5 1)  (713 209)  (713 209)  routing T_14_13.sp4_h_r_0 <X> T_14_13.sp4_v_b_0
 (17 1)  (725 209)  (725 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (730 209)  (730 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (731 209)  (731 209)  routing T_14_13.sp4_v_b_18 <X> T_14_13.lc_trk_g0_2
 (24 1)  (732 209)  (732 209)  routing T_14_13.sp4_v_b_18 <X> T_14_13.lc_trk_g0_2
 (29 1)  (737 209)  (737 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 209)  (739 209)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 209)  (740 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (744 209)  (744 209)  LC_0 Logic Functioning bit
 (37 1)  (745 209)  (745 209)  LC_0 Logic Functioning bit
 (42 1)  (750 209)  (750 209)  LC_0 Logic Functioning bit
 (43 1)  (751 209)  (751 209)  LC_0 Logic Functioning bit
 (0 2)  (708 210)  (708 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (1 2)  (709 210)  (709 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 2)  (710 210)  (710 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 210)  (722 210)  routing T_14_13.wire_logic_cluster/lc_4/out <X> T_14_13.lc_trk_g0_4
 (27 2)  (735 210)  (735 210)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 210)  (736 210)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 210)  (737 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 210)  (738 210)  routing T_14_13.lc_trk_g3_5 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 210)  (740 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 210)  (741 210)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 210)  (742 210)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 210)  (744 210)  LC_1 Logic Functioning bit
 (37 2)  (745 210)  (745 210)  LC_1 Logic Functioning bit
 (41 2)  (749 210)  (749 210)  LC_1 Logic Functioning bit
 (42 2)  (750 210)  (750 210)  LC_1 Logic Functioning bit
 (43 2)  (751 210)  (751 210)  LC_1 Logic Functioning bit
 (50 2)  (758 210)  (758 210)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (725 211)  (725 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (730 211)  (730 211)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (732 211)  (732 211)  routing T_14_13.top_op_6 <X> T_14_13.lc_trk_g0_6
 (25 3)  (733 211)  (733 211)  routing T_14_13.top_op_6 <X> T_14_13.lc_trk_g0_6
 (29 3)  (737 211)  (737 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (744 211)  (744 211)  LC_1 Logic Functioning bit
 (37 3)  (745 211)  (745 211)  LC_1 Logic Functioning bit
 (42 3)  (750 211)  (750 211)  LC_1 Logic Functioning bit
 (43 3)  (751 211)  (751 211)  LC_1 Logic Functioning bit
 (1 4)  (709 212)  (709 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (11 4)  (719 212)  (719 212)  routing T_14_13.sp4_h_r_0 <X> T_14_13.sp4_v_b_5
 (15 4)  (723 212)  (723 212)  routing T_14_13.lft_op_1 <X> T_14_13.lc_trk_g1_1
 (17 4)  (725 212)  (725 212)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (726 212)  (726 212)  routing T_14_13.lft_op_1 <X> T_14_13.lc_trk_g1_1
 (25 4)  (733 212)  (733 212)  routing T_14_13.lft_op_2 <X> T_14_13.lc_trk_g1_2
 (27 4)  (735 212)  (735 212)  routing T_14_13.lc_trk_g1_0 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 212)  (737 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 212)  (739 212)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 212)  (740 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 212)  (741 212)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 212)  (742 212)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (41 4)  (749 212)  (749 212)  LC_2 Logic Functioning bit
 (43 4)  (751 212)  (751 212)  LC_2 Logic Functioning bit
 (1 5)  (709 213)  (709 213)  routing T_14_13.lc_trk_g0_2 <X> T_14_13.wire_logic_cluster/lc_7/cen
 (14 5)  (722 213)  (722 213)  routing T_14_13.sp4_h_r_0 <X> T_14_13.lc_trk_g1_0
 (15 5)  (723 213)  (723 213)  routing T_14_13.sp4_h_r_0 <X> T_14_13.lc_trk_g1_0
 (16 5)  (724 213)  (724 213)  routing T_14_13.sp4_h_r_0 <X> T_14_13.lc_trk_g1_0
 (17 5)  (725 213)  (725 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (22 5)  (730 213)  (730 213)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (732 213)  (732 213)  routing T_14_13.lft_op_2 <X> T_14_13.lc_trk_g1_2
 (31 5)  (739 213)  (739 213)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_2/in_3
 (41 5)  (749 213)  (749 213)  LC_2 Logic Functioning bit
 (43 5)  (751 213)  (751 213)  LC_2 Logic Functioning bit
 (27 6)  (735 214)  (735 214)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 214)  (736 214)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 214)  (737 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 214)  (740 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 214)  (742 214)  routing T_14_13.lc_trk_g1_1 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 214)  (744 214)  LC_3 Logic Functioning bit
 (50 6)  (758 214)  (758 214)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (720 215)  (720 215)  routing T_14_13.sp4_h_l_40 <X> T_14_13.sp4_v_t_40
 (22 7)  (730 215)  (730 215)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (732 215)  (732 215)  routing T_14_13.top_op_6 <X> T_14_13.lc_trk_g1_6
 (25 7)  (733 215)  (733 215)  routing T_14_13.top_op_6 <X> T_14_13.lc_trk_g1_6
 (28 7)  (736 215)  (736 215)  routing T_14_13.lc_trk_g2_1 <X> T_14_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 215)  (737 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 215)  (738 215)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (4 8)  (712 216)  (712 216)  routing T_14_13.sp4_h_l_37 <X> T_14_13.sp4_v_b_6
 (6 8)  (714 216)  (714 216)  routing T_14_13.sp4_h_l_37 <X> T_14_13.sp4_v_b_6
 (14 8)  (722 216)  (722 216)  routing T_14_13.bnl_op_0 <X> T_14_13.lc_trk_g2_0
 (15 8)  (723 216)  (723 216)  routing T_14_13.sp4_h_r_25 <X> T_14_13.lc_trk_g2_1
 (16 8)  (724 216)  (724 216)  routing T_14_13.sp4_h_r_25 <X> T_14_13.lc_trk_g2_1
 (17 8)  (725 216)  (725 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (29 8)  (737 216)  (737 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 216)  (739 216)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 216)  (740 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 216)  (742 216)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 216)  (744 216)  LC_4 Logic Functioning bit
 (37 8)  (745 216)  (745 216)  LC_4 Logic Functioning bit
 (38 8)  (746 216)  (746 216)  LC_4 Logic Functioning bit
 (42 8)  (750 216)  (750 216)  LC_4 Logic Functioning bit
 (43 8)  (751 216)  (751 216)  LC_4 Logic Functioning bit
 (50 8)  (758 216)  (758 216)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (713 217)  (713 217)  routing T_14_13.sp4_h_l_37 <X> T_14_13.sp4_v_b_6
 (14 9)  (722 217)  (722 217)  routing T_14_13.bnl_op_0 <X> T_14_13.lc_trk_g2_0
 (17 9)  (725 217)  (725 217)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (726 217)  (726 217)  routing T_14_13.sp4_h_r_25 <X> T_14_13.lc_trk_g2_1
 (31 9)  (739 217)  (739 217)  routing T_14_13.lc_trk_g1_6 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 217)  (744 217)  LC_4 Logic Functioning bit
 (37 9)  (745 217)  (745 217)  LC_4 Logic Functioning bit
 (38 9)  (746 217)  (746 217)  LC_4 Logic Functioning bit
 (42 9)  (750 217)  (750 217)  LC_4 Logic Functioning bit
 (43 9)  (751 217)  (751 217)  LC_4 Logic Functioning bit
 (15 10)  (723 218)  (723 218)  routing T_14_13.tnl_op_5 <X> T_14_13.lc_trk_g2_5
 (17 10)  (725 218)  (725 218)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (22 10)  (730 218)  (730 218)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (732 218)  (732 218)  routing T_14_13.tnl_op_7 <X> T_14_13.lc_trk_g2_7
 (26 10)  (734 218)  (734 218)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 218)  (737 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 218)  (739 218)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 218)  (740 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (45 10)  (753 218)  (753 218)  LC_5 Logic Functioning bit
 (52 10)  (760 218)  (760 218)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (722 219)  (722 219)  routing T_14_13.tnl_op_4 <X> T_14_13.lc_trk_g2_4
 (15 11)  (723 219)  (723 219)  routing T_14_13.tnl_op_4 <X> T_14_13.lc_trk_g2_4
 (17 11)  (725 219)  (725 219)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (726 219)  (726 219)  routing T_14_13.tnl_op_5 <X> T_14_13.lc_trk_g2_5
 (21 11)  (729 219)  (729 219)  routing T_14_13.tnl_op_7 <X> T_14_13.lc_trk_g2_7
 (22 11)  (730 219)  (730 219)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (732 219)  (732 219)  routing T_14_13.tnl_op_6 <X> T_14_13.lc_trk_g2_6
 (25 11)  (733 219)  (733 219)  routing T_14_13.tnl_op_6 <X> T_14_13.lc_trk_g2_6
 (26 11)  (734 219)  (734 219)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 219)  (735 219)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 219)  (736 219)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 219)  (737 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 219)  (739 219)  routing T_14_13.lc_trk_g0_6 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 219)  (740 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (741 219)  (741 219)  routing T_14_13.lc_trk_g2_1 <X> T_14_13.input_2_5
 (38 11)  (746 219)  (746 219)  LC_5 Logic Functioning bit
 (44 11)  (752 219)  (752 219)  LC_5 Logic Functioning bit
 (16 12)  (724 220)  (724 220)  routing T_14_13.sp4_v_b_33 <X> T_14_13.lc_trk_g3_1
 (17 12)  (725 220)  (725 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (726 220)  (726 220)  routing T_14_13.sp4_v_b_33 <X> T_14_13.lc_trk_g3_1
 (22 12)  (730 220)  (730 220)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (732 220)  (732 220)  routing T_14_13.tnl_op_3 <X> T_14_13.lc_trk_g3_3
 (26 12)  (734 220)  (734 220)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (736 220)  (736 220)  routing T_14_13.lc_trk_g2_5 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 220)  (737 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 220)  (738 220)  routing T_14_13.lc_trk_g2_5 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 220)  (739 220)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 220)  (740 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 220)  (741 220)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 220)  (743 220)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.input_2_6
 (36 12)  (744 220)  (744 220)  LC_6 Logic Functioning bit
 (37 12)  (745 220)  (745 220)  LC_6 Logic Functioning bit
 (38 12)  (746 220)  (746 220)  LC_6 Logic Functioning bit
 (39 12)  (747 220)  (747 220)  LC_6 Logic Functioning bit
 (41 12)  (749 220)  (749 220)  LC_6 Logic Functioning bit
 (42 12)  (750 220)  (750 220)  LC_6 Logic Functioning bit
 (43 12)  (751 220)  (751 220)  LC_6 Logic Functioning bit
 (9 13)  (717 221)  (717 221)  routing T_14_13.sp4_v_t_39 <X> T_14_13.sp4_v_b_10
 (10 13)  (718 221)  (718 221)  routing T_14_13.sp4_v_t_39 <X> T_14_13.sp4_v_b_10
 (18 13)  (726 221)  (726 221)  routing T_14_13.sp4_v_b_33 <X> T_14_13.lc_trk_g3_1
 (21 13)  (729 221)  (729 221)  routing T_14_13.tnl_op_3 <X> T_14_13.lc_trk_g3_3
 (26 13)  (734 221)  (734 221)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 221)  (736 221)  routing T_14_13.lc_trk_g2_6 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 221)  (737 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 221)  (739 221)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 221)  (740 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (741 221)  (741 221)  routing T_14_13.lc_trk_g2_4 <X> T_14_13.input_2_6
 (36 13)  (744 221)  (744 221)  LC_6 Logic Functioning bit
 (37 13)  (745 221)  (745 221)  LC_6 Logic Functioning bit
 (38 13)  (746 221)  (746 221)  LC_6 Logic Functioning bit
 (39 13)  (747 221)  (747 221)  LC_6 Logic Functioning bit
 (40 13)  (748 221)  (748 221)  LC_6 Logic Functioning bit
 (41 13)  (749 221)  (749 221)  LC_6 Logic Functioning bit
 (42 13)  (750 221)  (750 221)  LC_6 Logic Functioning bit
 (43 13)  (751 221)  (751 221)  LC_6 Logic Functioning bit
 (51 13)  (759 221)  (759 221)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (708 222)  (708 222)  routing T_14_13.glb_netwk_4 <X> T_14_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 222)  (709 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (13 14)  (721 222)  (721 222)  routing T_14_13.sp4_v_b_11 <X> T_14_13.sp4_v_t_46
 (15 14)  (723 222)  (723 222)  routing T_14_13.sp4_h_l_24 <X> T_14_13.lc_trk_g3_5
 (16 14)  (724 222)  (724 222)  routing T_14_13.sp4_h_l_24 <X> T_14_13.lc_trk_g3_5
 (17 14)  (725 222)  (725 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (726 222)  (726 222)  routing T_14_13.sp4_h_l_24 <X> T_14_13.lc_trk_g3_5
 (25 14)  (733 222)  (733 222)  routing T_14_13.wire_logic_cluster/lc_6/out <X> T_14_13.lc_trk_g3_6
 (32 14)  (740 222)  (740 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 222)  (741 222)  routing T_14_13.lc_trk_g2_0 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (38 14)  (746 222)  (746 222)  LC_7 Logic Functioning bit
 (39 14)  (747 222)  (747 222)  LC_7 Logic Functioning bit
 (46 14)  (754 222)  (754 222)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (758 222)  (758 222)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (730 223)  (730 223)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (38 15)  (746 223)  (746 223)  LC_7 Logic Functioning bit
 (39 15)  (747 223)  (747 223)  LC_7 Logic Functioning bit


LogicTile_15_13

 (17 0)  (779 208)  (779 208)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (780 208)  (780 208)  routing T_15_13.wire_logic_cluster/lc_1/out <X> T_15_13.lc_trk_g0_1
 (21 0)  (783 208)  (783 208)  routing T_15_13.wire_logic_cluster/lc_3/out <X> T_15_13.lc_trk_g0_3
 (22 0)  (784 208)  (784 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (762 210)  (762 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (1 2)  (763 210)  (763 210)  routing T_15_13.glb_netwk_6 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (767 210)  (767 210)  routing T_15_13.sp4_v_b_0 <X> T_15_13.sp4_h_l_37
 (15 2)  (777 210)  (777 210)  routing T_15_13.sp4_h_r_13 <X> T_15_13.lc_trk_g0_5
 (16 2)  (778 210)  (778 210)  routing T_15_13.sp4_h_r_13 <X> T_15_13.lc_trk_g0_5
 (17 2)  (779 210)  (779 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (780 210)  (780 210)  routing T_15_13.sp4_h_r_13 <X> T_15_13.lc_trk_g0_5
 (22 2)  (784 210)  (784 210)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (785 210)  (785 210)  routing T_15_13.sp12_h_l_12 <X> T_15_13.lc_trk_g0_7
 (28 2)  (790 210)  (790 210)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 210)  (791 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 210)  (792 210)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 210)  (794 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 210)  (796 210)  routing T_15_13.lc_trk_g1_1 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 210)  (798 210)  LC_1 Logic Functioning bit
 (38 2)  (800 210)  (800 210)  LC_1 Logic Functioning bit
 (40 2)  (802 210)  (802 210)  LC_1 Logic Functioning bit
 (45 2)  (807 210)  (807 210)  LC_1 Logic Functioning bit
 (29 3)  (791 211)  (791 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 211)  (794 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (796 211)  (796 211)  routing T_15_13.lc_trk_g1_0 <X> T_15_13.input_2_1
 (37 3)  (799 211)  (799 211)  LC_1 Logic Functioning bit
 (39 3)  (801 211)  (801 211)  LC_1 Logic Functioning bit
 (40 3)  (802 211)  (802 211)  LC_1 Logic Functioning bit
 (48 3)  (810 211)  (810 211)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (776 212)  (776 212)  routing T_15_13.sp4_v_b_8 <X> T_15_13.lc_trk_g1_0
 (15 4)  (777 212)  (777 212)  routing T_15_13.lft_op_1 <X> T_15_13.lc_trk_g1_1
 (17 4)  (779 212)  (779 212)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (780 212)  (780 212)  routing T_15_13.lft_op_1 <X> T_15_13.lc_trk_g1_1
 (26 4)  (788 212)  (788 212)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 212)  (789 212)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 212)  (790 212)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 212)  (791 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 212)  (793 212)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 212)  (794 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 212)  (795 212)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 212)  (796 212)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 212)  (798 212)  LC_2 Logic Functioning bit
 (14 5)  (776 213)  (776 213)  routing T_15_13.sp4_v_b_8 <X> T_15_13.lc_trk_g1_0
 (16 5)  (778 213)  (778 213)  routing T_15_13.sp4_v_b_8 <X> T_15_13.lc_trk_g1_0
 (17 5)  (779 213)  (779 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (26 5)  (788 213)  (788 213)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 213)  (789 213)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 213)  (790 213)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 213)  (791 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 213)  (792 213)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 213)  (794 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (795 213)  (795 213)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.input_2_2
 (34 5)  (796 213)  (796 213)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.input_2_2
 (10 6)  (772 214)  (772 214)  routing T_15_13.sp4_v_b_11 <X> T_15_13.sp4_h_l_41
 (21 6)  (783 214)  (783 214)  routing T_15_13.wire_logic_cluster/lc_7/out <X> T_15_13.lc_trk_g1_7
 (22 6)  (784 214)  (784 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (787 214)  (787 214)  routing T_15_13.lft_op_6 <X> T_15_13.lc_trk_g1_6
 (27 6)  (789 214)  (789 214)  routing T_15_13.lc_trk_g1_1 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 214)  (791 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 214)  (793 214)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 214)  (794 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 214)  (795 214)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 214)  (798 214)  LC_3 Logic Functioning bit
 (38 6)  (800 214)  (800 214)  LC_3 Logic Functioning bit
 (40 6)  (802 214)  (802 214)  LC_3 Logic Functioning bit
 (41 6)  (803 214)  (803 214)  LC_3 Logic Functioning bit
 (43 6)  (805 214)  (805 214)  LC_3 Logic Functioning bit
 (45 6)  (807 214)  (807 214)  LC_3 Logic Functioning bit
 (50 6)  (812 214)  (812 214)  Cascade bit: LH_LC03_inmux02_5

 (12 7)  (774 215)  (774 215)  routing T_15_13.sp4_h_l_40 <X> T_15_13.sp4_v_t_40
 (22 7)  (784 215)  (784 215)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (786 215)  (786 215)  routing T_15_13.lft_op_6 <X> T_15_13.lc_trk_g1_6
 (26 7)  (788 215)  (788 215)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 215)  (791 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (40 7)  (802 215)  (802 215)  LC_3 Logic Functioning bit
 (53 7)  (815 215)  (815 215)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (22 8)  (784 216)  (784 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (785 216)  (785 216)  routing T_15_13.sp4_h_r_27 <X> T_15_13.lc_trk_g2_3
 (24 8)  (786 216)  (786 216)  routing T_15_13.sp4_h_r_27 <X> T_15_13.lc_trk_g2_3
 (28 8)  (790 216)  (790 216)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 216)  (791 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 216)  (793 216)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 216)  (794 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 216)  (796 216)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (41 8)  (803 216)  (803 216)  LC_4 Logic Functioning bit
 (43 8)  (805 216)  (805 216)  LC_4 Logic Functioning bit
 (51 8)  (813 216)  (813 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (783 217)  (783 217)  routing T_15_13.sp4_h_r_27 <X> T_15_13.lc_trk_g2_3
 (30 9)  (792 217)  (792 217)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 217)  (793 217)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (41 9)  (803 217)  (803 217)  LC_4 Logic Functioning bit
 (43 9)  (805 217)  (805 217)  LC_4 Logic Functioning bit
 (14 11)  (776 219)  (776 219)  routing T_15_13.tnl_op_4 <X> T_15_13.lc_trk_g2_4
 (15 11)  (777 219)  (777 219)  routing T_15_13.tnl_op_4 <X> T_15_13.lc_trk_g2_4
 (17 11)  (779 219)  (779 219)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (17 12)  (779 220)  (779 220)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (780 220)  (780 220)  routing T_15_13.bnl_op_1 <X> T_15_13.lc_trk_g3_1
 (22 12)  (784 220)  (784 220)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (786 220)  (786 220)  routing T_15_13.tnl_op_3 <X> T_15_13.lc_trk_g3_3
 (18 13)  (780 221)  (780 221)  routing T_15_13.bnl_op_1 <X> T_15_13.lc_trk_g3_1
 (21 13)  (783 221)  (783 221)  routing T_15_13.tnl_op_3 <X> T_15_13.lc_trk_g3_3
 (22 13)  (784 221)  (784 221)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (14 14)  (776 222)  (776 222)  routing T_15_13.sp4_h_r_36 <X> T_15_13.lc_trk_g3_4
 (21 14)  (783 222)  (783 222)  routing T_15_13.sp4_v_t_18 <X> T_15_13.lc_trk_g3_7
 (22 14)  (784 222)  (784 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (785 222)  (785 222)  routing T_15_13.sp4_v_t_18 <X> T_15_13.lc_trk_g3_7
 (26 14)  (788 222)  (788 222)  routing T_15_13.lc_trk_g0_7 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 222)  (789 222)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 222)  (791 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 222)  (792 222)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 222)  (794 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 222)  (795 222)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 222)  (796 222)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 222)  (797 222)  routing T_15_13.lc_trk_g0_5 <X> T_15_13.input_2_7
 (37 14)  (799 222)  (799 222)  LC_7 Logic Functioning bit
 (43 14)  (805 222)  (805 222)  LC_7 Logic Functioning bit
 (45 14)  (807 222)  (807 222)  LC_7 Logic Functioning bit
 (47 14)  (809 222)  (809 222)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (15 15)  (777 223)  (777 223)  routing T_15_13.sp4_h_r_36 <X> T_15_13.lc_trk_g3_4
 (16 15)  (778 223)  (778 223)  routing T_15_13.sp4_h_r_36 <X> T_15_13.lc_trk_g3_4
 (17 15)  (779 223)  (779 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (26 15)  (788 223)  (788 223)  routing T_15_13.lc_trk_g0_7 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 223)  (791 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 223)  (792 223)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 223)  (793 223)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 223)  (794 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (798 223)  (798 223)  LC_7 Logic Functioning bit
 (43 15)  (805 223)  (805 223)  LC_7 Logic Functioning bit


LogicTile_16_13

 (25 0)  (841 208)  (841 208)  routing T_16_13.sp4_h_r_10 <X> T_16_13.lc_trk_g0_2
 (22 1)  (838 209)  (838 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (839 209)  (839 209)  routing T_16_13.sp4_h_r_10 <X> T_16_13.lc_trk_g0_2
 (24 1)  (840 209)  (840 209)  routing T_16_13.sp4_h_r_10 <X> T_16_13.lc_trk_g0_2
 (27 4)  (843 212)  (843 212)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 212)  (844 212)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 212)  (845 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 212)  (846 212)  routing T_16_13.lc_trk_g3_4 <X> T_16_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 212)  (848 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 212)  (850 212)  routing T_16_13.lc_trk_g1_0 <X> T_16_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 212)  (852 212)  LC_2 Logic Functioning bit
 (37 4)  (853 212)  (853 212)  LC_2 Logic Functioning bit
 (38 4)  (854 212)  (854 212)  LC_2 Logic Functioning bit
 (39 4)  (855 212)  (855 212)  LC_2 Logic Functioning bit
 (41 4)  (857 212)  (857 212)  LC_2 Logic Functioning bit
 (43 4)  (859 212)  (859 212)  LC_2 Logic Functioning bit
 (8 5)  (824 213)  (824 213)  routing T_16_13.sp4_h_l_47 <X> T_16_13.sp4_v_b_4
 (9 5)  (825 213)  (825 213)  routing T_16_13.sp4_h_l_47 <X> T_16_13.sp4_v_b_4
 (10 5)  (826 213)  (826 213)  routing T_16_13.sp4_h_l_47 <X> T_16_13.sp4_v_b_4
 (14 5)  (830 213)  (830 213)  routing T_16_13.sp4_h_r_0 <X> T_16_13.lc_trk_g1_0
 (15 5)  (831 213)  (831 213)  routing T_16_13.sp4_h_r_0 <X> T_16_13.lc_trk_g1_0
 (16 5)  (832 213)  (832 213)  routing T_16_13.sp4_h_r_0 <X> T_16_13.lc_trk_g1_0
 (17 5)  (833 213)  (833 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (26 5)  (842 213)  (842 213)  routing T_16_13.lc_trk_g0_2 <X> T_16_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 213)  (845 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (852 213)  (852 213)  LC_2 Logic Functioning bit
 (38 5)  (854 213)  (854 213)  LC_2 Logic Functioning bit
 (6 6)  (822 214)  (822 214)  routing T_16_13.sp4_h_l_47 <X> T_16_13.sp4_v_t_38
 (3 8)  (819 216)  (819 216)  routing T_16_13.sp12_v_t_22 <X> T_16_13.sp12_v_b_1
 (3 10)  (819 218)  (819 218)  routing T_16_13.sp12_v_t_22 <X> T_16_13.sp12_h_l_22
 (8 12)  (824 220)  (824 220)  routing T_16_13.sp4_h_l_47 <X> T_16_13.sp4_h_r_10
 (21 12)  (837 220)  (837 220)  routing T_16_13.sp4_h_r_35 <X> T_16_13.lc_trk_g3_3
 (22 12)  (838 220)  (838 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (839 220)  (839 220)  routing T_16_13.sp4_h_r_35 <X> T_16_13.lc_trk_g3_3
 (24 12)  (840 220)  (840 220)  routing T_16_13.sp4_h_r_35 <X> T_16_13.lc_trk_g3_3
 (26 14)  (842 222)  (842 222)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 222)  (845 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 222)  (848 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 222)  (849 222)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 222)  (850 222)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 222)  (852 222)  LC_7 Logic Functioning bit
 (37 14)  (853 222)  (853 222)  LC_7 Logic Functioning bit
 (38 14)  (854 222)  (854 222)  LC_7 Logic Functioning bit
 (39 14)  (855 222)  (855 222)  LC_7 Logic Functioning bit
 (41 14)  (857 222)  (857 222)  LC_7 Logic Functioning bit
 (43 14)  (859 222)  (859 222)  LC_7 Logic Functioning bit
 (17 15)  (833 223)  (833 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (838 223)  (838 223)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (839 223)  (839 223)  routing T_16_13.sp12_v_t_21 <X> T_16_13.lc_trk_g3_6
 (25 15)  (841 223)  (841 223)  routing T_16_13.sp12_v_t_21 <X> T_16_13.lc_trk_g3_6
 (26 15)  (842 223)  (842 223)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 223)  (843 223)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 223)  (844 223)  routing T_16_13.lc_trk_g3_6 <X> T_16_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 223)  (845 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 223)  (846 223)  routing T_16_13.lc_trk_g0_2 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 223)  (847 223)  routing T_16_13.lc_trk_g3_3 <X> T_16_13.wire_logic_cluster/lc_7/in_3
 (37 15)  (853 223)  (853 223)  LC_7 Logic Functioning bit
 (39 15)  (855 223)  (855 223)  LC_7 Logic Functioning bit


LogicTile_17_13

 (25 0)  (899 208)  (899 208)  routing T_17_13.lft_op_2 <X> T_17_13.lc_trk_g0_2
 (27 0)  (901 208)  (901 208)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 208)  (902 208)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 208)  (903 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 208)  (904 208)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 208)  (905 208)  routing T_17_13.lc_trk_g0_7 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 208)  (906 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (910 208)  (910 208)  LC_0 Logic Functioning bit
 (38 0)  (912 208)  (912 208)  LC_0 Logic Functioning bit
 (39 0)  (913 208)  (913 208)  LC_0 Logic Functioning bit
 (40 0)  (914 208)  (914 208)  LC_0 Logic Functioning bit
 (43 0)  (917 208)  (917 208)  LC_0 Logic Functioning bit
 (45 0)  (919 208)  (919 208)  LC_0 Logic Functioning bit
 (47 0)  (921 208)  (921 208)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (17 1)  (891 209)  (891 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (896 209)  (896 209)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (898 209)  (898 209)  routing T_17_13.lft_op_2 <X> T_17_13.lc_trk_g0_2
 (26 1)  (900 209)  (900 209)  routing T_17_13.lc_trk_g0_2 <X> T_17_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 209)  (903 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 209)  (904 209)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 209)  (905 209)  routing T_17_13.lc_trk_g0_7 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 209)  (906 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (38 1)  (912 209)  (912 209)  LC_0 Logic Functioning bit
 (39 1)  (913 209)  (913 209)  LC_0 Logic Functioning bit
 (40 1)  (914 209)  (914 209)  LC_0 Logic Functioning bit
 (0 2)  (874 210)  (874 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (1 2)  (875 210)  (875 210)  routing T_17_13.glb_netwk_6 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (2 2)  (876 210)  (876 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (879 210)  (879 210)  routing T_17_13.sp4_v_t_43 <X> T_17_13.sp4_h_l_37
 (21 2)  (895 210)  (895 210)  routing T_17_13.lft_op_7 <X> T_17_13.lc_trk_g0_7
 (22 2)  (896 210)  (896 210)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (898 210)  (898 210)  routing T_17_13.lft_op_7 <X> T_17_13.lc_trk_g0_7
 (4 3)  (878 211)  (878 211)  routing T_17_13.sp4_v_t_43 <X> T_17_13.sp4_h_l_37
 (6 3)  (880 211)  (880 211)  routing T_17_13.sp4_v_t_43 <X> T_17_13.sp4_h_l_37
 (0 4)  (874 212)  (874 212)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (1 4)  (875 212)  (875 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (874 213)  (874 213)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (1 5)  (875 213)  (875 213)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (22 12)  (896 220)  (896 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (0 14)  (874 222)  (874 222)  routing T_17_13.glb_netwk_4 <X> T_17_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 222)  (875 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (899 222)  (899 222)  routing T_17_13.bnl_op_6 <X> T_17_13.lc_trk_g3_6
 (22 15)  (896 223)  (896 223)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (899 223)  (899 223)  routing T_17_13.bnl_op_6 <X> T_17_13.lc_trk_g3_6


LogicTile_18_13

 (14 0)  (942 208)  (942 208)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g0_0
 (14 1)  (942 209)  (942 209)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g0_0
 (15 1)  (943 209)  (943 209)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g0_0
 (17 1)  (945 209)  (945 209)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (0 2)  (928 210)  (928 210)  routing T_18_13.glb_netwk_7 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (1 2)  (929 210)  (929 210)  routing T_18_13.glb_netwk_7 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (933 210)  (933 210)  routing T_18_13.sp4_v_t_37 <X> T_18_13.sp4_h_l_37
 (26 2)  (954 210)  (954 210)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_1/in_0
 (29 2)  (957 210)  (957 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 210)  (959 210)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 210)  (960 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 210)  (961 210)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 210)  (962 210)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 210)  (964 210)  LC_1 Logic Functioning bit
 (38 2)  (966 210)  (966 210)  LC_1 Logic Functioning bit
 (45 2)  (973 210)  (973 210)  LC_1 Logic Functioning bit
 (0 3)  (928 211)  (928 211)  routing T_18_13.glb_netwk_7 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (6 3)  (934 211)  (934 211)  routing T_18_13.sp4_v_t_37 <X> T_18_13.sp4_h_l_37
 (27 3)  (955 211)  (955 211)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 211)  (956 211)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 211)  (957 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 211)  (959 211)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 211)  (964 211)  LC_1 Logic Functioning bit
 (37 3)  (965 211)  (965 211)  LC_1 Logic Functioning bit
 (38 3)  (966 211)  (966 211)  LC_1 Logic Functioning bit
 (39 3)  (967 211)  (967 211)  LC_1 Logic Functioning bit
 (40 3)  (968 211)  (968 211)  LC_1 Logic Functioning bit
 (42 3)  (970 211)  (970 211)  LC_1 Logic Functioning bit
 (48 3)  (976 211)  (976 211)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (929 212)  (929 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (14 4)  (942 212)  (942 212)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g1_0
 (0 5)  (928 213)  (928 213)  routing T_18_13.glb_netwk_3 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (14 5)  (942 213)  (942 213)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g1_0
 (15 5)  (943 213)  (943 213)  routing T_18_13.sp12_h_r_0 <X> T_18_13.lc_trk_g1_0
 (17 5)  (945 213)  (945 213)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (22 5)  (950 213)  (950 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (951 213)  (951 213)  routing T_18_13.sp4_h_r_2 <X> T_18_13.lc_trk_g1_2
 (24 5)  (952 213)  (952 213)  routing T_18_13.sp4_h_r_2 <X> T_18_13.lc_trk_g1_2
 (25 5)  (953 213)  (953 213)  routing T_18_13.sp4_h_r_2 <X> T_18_13.lc_trk_g1_2
 (26 8)  (954 216)  (954 216)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 216)  (955 216)  routing T_18_13.lc_trk_g1_0 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 216)  (957 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 216)  (960 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 216)  (962 216)  routing T_18_13.lc_trk_g1_2 <X> T_18_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 216)  (964 216)  LC_4 Logic Functioning bit
 (38 8)  (966 216)  (966 216)  LC_4 Logic Functioning bit
 (45 8)  (973 216)  (973 216)  LC_4 Logic Functioning bit
 (46 8)  (974 216)  (974 216)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (26 9)  (954 217)  (954 217)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 217)  (955 217)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 217)  (956 217)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 217)  (957 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 217)  (959 217)  routing T_18_13.lc_trk_g1_2 <X> T_18_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 217)  (964 217)  LC_4 Logic Functioning bit
 (37 9)  (965 217)  (965 217)  LC_4 Logic Functioning bit
 (38 9)  (966 217)  (966 217)  LC_4 Logic Functioning bit
 (39 9)  (967 217)  (967 217)  LC_4 Logic Functioning bit
 (40 9)  (968 217)  (968 217)  LC_4 Logic Functioning bit
 (42 9)  (970 217)  (970 217)  LC_4 Logic Functioning bit
 (14 11)  (942 219)  (942 219)  routing T_18_13.sp4_r_v_b_36 <X> T_18_13.lc_trk_g2_4
 (17 11)  (945 219)  (945 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (19 13)  (947 221)  (947 221)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (0 14)  (928 222)  (928 222)  routing T_18_13.glb_netwk_4 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 222)  (929 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 14)  (940 222)  (940 222)  routing T_18_13.sp4_v_t_46 <X> T_18_13.sp4_h_l_46
 (22 14)  (950 222)  (950 222)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_t_12 lc_trk_g3_7
 (23 14)  (951 222)  (951 222)  routing T_18_13.sp12_v_t_12 <X> T_18_13.lc_trk_g3_7
 (29 14)  (957 222)  (957 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 222)  (959 222)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 222)  (960 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 222)  (961 222)  routing T_18_13.lc_trk_g2_4 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 222)  (964 222)  LC_7 Logic Functioning bit
 (38 14)  (966 222)  (966 222)  LC_7 Logic Functioning bit
 (45 14)  (973 222)  (973 222)  LC_7 Logic Functioning bit
 (52 14)  (980 222)  (980 222)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (11 15)  (939 223)  (939 223)  routing T_18_13.sp4_v_t_46 <X> T_18_13.sp4_h_l_46
 (14 15)  (942 223)  (942 223)  routing T_18_13.sp4_h_l_17 <X> T_18_13.lc_trk_g3_4
 (15 15)  (943 223)  (943 223)  routing T_18_13.sp4_h_l_17 <X> T_18_13.lc_trk_g3_4
 (16 15)  (944 223)  (944 223)  routing T_18_13.sp4_h_l_17 <X> T_18_13.lc_trk_g3_4
 (17 15)  (945 223)  (945 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (26 15)  (954 223)  (954 223)  routing T_18_13.lc_trk_g1_2 <X> T_18_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 223)  (955 223)  routing T_18_13.lc_trk_g1_2 <X> T_18_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 223)  (957 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (36 15)  (964 223)  (964 223)  LC_7 Logic Functioning bit
 (37 15)  (965 223)  (965 223)  LC_7 Logic Functioning bit
 (38 15)  (966 223)  (966 223)  LC_7 Logic Functioning bit
 (39 15)  (967 223)  (967 223)  LC_7 Logic Functioning bit
 (40 15)  (968 223)  (968 223)  LC_7 Logic Functioning bit
 (42 15)  (970 223)  (970 223)  LC_7 Logic Functioning bit


LogicTile_19_13

 (22 0)  (1004 208)  (1004 208)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (1005 208)  (1005 208)  routing T_19_13.sp4_h_r_3 <X> T_19_13.lc_trk_g0_3
 (24 0)  (1006 208)  (1006 208)  routing T_19_13.sp4_h_r_3 <X> T_19_13.lc_trk_g0_3
 (21 1)  (1003 209)  (1003 209)  routing T_19_13.sp4_h_r_3 <X> T_19_13.lc_trk_g0_3
 (0 2)  (982 210)  (982 210)  routing T_19_13.glb_netwk_7 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (1 2)  (983 210)  (983 210)  routing T_19_13.glb_netwk_7 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (2 2)  (984 210)  (984 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (1007 210)  (1007 210)  routing T_19_13.sp4_v_t_3 <X> T_19_13.lc_trk_g0_6
 (27 2)  (1009 210)  (1009 210)  routing T_19_13.lc_trk_g3_1 <X> T_19_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (1010 210)  (1010 210)  routing T_19_13.lc_trk_g3_1 <X> T_19_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 210)  (1011 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 210)  (1013 210)  routing T_19_13.lc_trk_g1_5 <X> T_19_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 210)  (1014 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 210)  (1016 210)  routing T_19_13.lc_trk_g1_5 <X> T_19_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (1018 210)  (1018 210)  LC_1 Logic Functioning bit
 (37 2)  (1019 210)  (1019 210)  LC_1 Logic Functioning bit
 (38 2)  (1020 210)  (1020 210)  LC_1 Logic Functioning bit
 (39 2)  (1021 210)  (1021 210)  LC_1 Logic Functioning bit
 (41 2)  (1023 210)  (1023 210)  LC_1 Logic Functioning bit
 (43 2)  (1025 210)  (1025 210)  LC_1 Logic Functioning bit
 (45 2)  (1027 210)  (1027 210)  LC_1 Logic Functioning bit
 (0 3)  (982 211)  (982 211)  routing T_19_13.glb_netwk_7 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (22 3)  (1004 211)  (1004 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (1005 211)  (1005 211)  routing T_19_13.sp4_v_t_3 <X> T_19_13.lc_trk_g0_6
 (25 3)  (1007 211)  (1007 211)  routing T_19_13.sp4_v_t_3 <X> T_19_13.lc_trk_g0_6
 (26 3)  (1008 211)  (1008 211)  routing T_19_13.lc_trk_g0_3 <X> T_19_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 211)  (1011 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (1018 211)  (1018 211)  LC_1 Logic Functioning bit
 (38 3)  (1020 211)  (1020 211)  LC_1 Logic Functioning bit
 (48 3)  (1030 211)  (1030 211)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (983 212)  (983 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (22 4)  (1004 212)  (1004 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (1005 212)  (1005 212)  routing T_19_13.sp4_h_r_3 <X> T_19_13.lc_trk_g1_3
 (24 4)  (1006 212)  (1006 212)  routing T_19_13.sp4_h_r_3 <X> T_19_13.lc_trk_g1_3
 (0 5)  (982 213)  (982 213)  routing T_19_13.glb_netwk_3 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (13 5)  (995 213)  (995 213)  routing T_19_13.sp4_v_t_37 <X> T_19_13.sp4_h_r_5
 (21 5)  (1003 213)  (1003 213)  routing T_19_13.sp4_h_r_3 <X> T_19_13.lc_trk_g1_3
 (4 6)  (986 214)  (986 214)  routing T_19_13.sp4_h_r_3 <X> T_19_13.sp4_v_t_38
 (15 6)  (997 214)  (997 214)  routing T_19_13.sp4_h_r_5 <X> T_19_13.lc_trk_g1_5
 (16 6)  (998 214)  (998 214)  routing T_19_13.sp4_h_r_5 <X> T_19_13.lc_trk_g1_5
 (17 6)  (999 214)  (999 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (5 7)  (987 215)  (987 215)  routing T_19_13.sp4_h_r_3 <X> T_19_13.sp4_v_t_38
 (18 7)  (1000 215)  (1000 215)  routing T_19_13.sp4_h_r_5 <X> T_19_13.lc_trk_g1_5
 (14 12)  (996 220)  (996 220)  routing T_19_13.sp4_v_b_24 <X> T_19_13.lc_trk_g3_0
 (15 12)  (997 220)  (997 220)  routing T_19_13.sp4_h_r_41 <X> T_19_13.lc_trk_g3_1
 (16 12)  (998 220)  (998 220)  routing T_19_13.sp4_h_r_41 <X> T_19_13.lc_trk_g3_1
 (17 12)  (999 220)  (999 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1000 220)  (1000 220)  routing T_19_13.sp4_h_r_41 <X> T_19_13.lc_trk_g3_1
 (16 13)  (998 221)  (998 221)  routing T_19_13.sp4_v_b_24 <X> T_19_13.lc_trk_g3_0
 (17 13)  (999 221)  (999 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (18 13)  (1000 221)  (1000 221)  routing T_19_13.sp4_h_r_41 <X> T_19_13.lc_trk_g3_1
 (0 14)  (982 222)  (982 222)  routing T_19_13.glb_netwk_4 <X> T_19_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 222)  (983 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (27 14)  (1009 222)  (1009 222)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 222)  (1011 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 222)  (1013 222)  routing T_19_13.lc_trk_g0_6 <X> T_19_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 222)  (1014 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (1018 222)  (1018 222)  LC_7 Logic Functioning bit
 (38 14)  (1020 222)  (1020 222)  LC_7 Logic Functioning bit
 (45 14)  (1027 222)  (1027 222)  LC_7 Logic Functioning bit
 (27 15)  (1009 223)  (1009 223)  routing T_19_13.lc_trk_g3_0 <X> T_19_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (1010 223)  (1010 223)  routing T_19_13.lc_trk_g3_0 <X> T_19_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 223)  (1011 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 223)  (1012 223)  routing T_19_13.lc_trk_g1_3 <X> T_19_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (1013 223)  (1013 223)  routing T_19_13.lc_trk_g0_6 <X> T_19_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (1018 223)  (1018 223)  LC_7 Logic Functioning bit
 (37 15)  (1019 223)  (1019 223)  LC_7 Logic Functioning bit
 (38 15)  (1020 223)  (1020 223)  LC_7 Logic Functioning bit
 (39 15)  (1021 223)  (1021 223)  LC_7 Logic Functioning bit
 (40 15)  (1022 223)  (1022 223)  LC_7 Logic Functioning bit
 (42 15)  (1024 223)  (1024 223)  LC_7 Logic Functioning bit
 (51 15)  (1033 223)  (1033 223)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_20_13

 (0 0)  (1036 208)  (1036 208)  Negative Clock bit

 (2 2)  (1038 210)  (1038 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (25 2)  (1061 210)  (1061 210)  routing T_20_13.sp4_h_r_14 <X> T_20_13.lc_trk_g0_6
 (0 3)  (1036 211)  (1036 211)  routing T_20_13.glb_netwk_1 <X> T_20_13.wire_logic_cluster/lc_7/clk
 (22 3)  (1058 211)  (1058 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (1059 211)  (1059 211)  routing T_20_13.sp4_h_r_14 <X> T_20_13.lc_trk_g0_6
 (24 3)  (1060 211)  (1060 211)  routing T_20_13.sp4_h_r_14 <X> T_20_13.lc_trk_g0_6
 (1 4)  (1037 212)  (1037 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (26 4)  (1062 212)  (1062 212)  routing T_20_13.lc_trk_g0_6 <X> T_20_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (1063 212)  (1063 212)  routing T_20_13.lc_trk_g3_4 <X> T_20_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 212)  (1064 212)  routing T_20_13.lc_trk_g3_4 <X> T_20_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 212)  (1065 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 212)  (1066 212)  routing T_20_13.lc_trk_g3_4 <X> T_20_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 212)  (1068 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 212)  (1069 212)  routing T_20_13.lc_trk_g3_0 <X> T_20_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (1070 212)  (1070 212)  routing T_20_13.lc_trk_g3_0 <X> T_20_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 212)  (1072 212)  LC_2 Logic Functioning bit
 (37 4)  (1073 212)  (1073 212)  LC_2 Logic Functioning bit
 (38 4)  (1074 212)  (1074 212)  LC_2 Logic Functioning bit
 (39 4)  (1075 212)  (1075 212)  LC_2 Logic Functioning bit
 (41 4)  (1077 212)  (1077 212)  LC_2 Logic Functioning bit
 (43 4)  (1079 212)  (1079 212)  LC_2 Logic Functioning bit
 (45 4)  (1081 212)  (1081 212)  LC_2 Logic Functioning bit
 (0 5)  (1036 213)  (1036 213)  routing T_20_13.glb_netwk_3 <X> T_20_13.wire_logic_cluster/lc_7/cen
 (8 5)  (1044 213)  (1044 213)  routing T_20_13.sp4_h_l_47 <X> T_20_13.sp4_v_b_4
 (9 5)  (1045 213)  (1045 213)  routing T_20_13.sp4_h_l_47 <X> T_20_13.sp4_v_b_4
 (10 5)  (1046 213)  (1046 213)  routing T_20_13.sp4_h_l_47 <X> T_20_13.sp4_v_b_4
 (26 5)  (1062 213)  (1062 213)  routing T_20_13.lc_trk_g0_6 <X> T_20_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 213)  (1065 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (1072 213)  (1072 213)  LC_2 Logic Functioning bit
 (38 5)  (1074 213)  (1074 213)  LC_2 Logic Functioning bit
 (8 6)  (1044 214)  (1044 214)  routing T_20_13.sp4_v_t_41 <X> T_20_13.sp4_h_l_41
 (9 6)  (1045 214)  (1045 214)  routing T_20_13.sp4_v_t_41 <X> T_20_13.sp4_h_l_41
 (14 13)  (1050 221)  (1050 221)  routing T_20_13.sp12_v_b_16 <X> T_20_13.lc_trk_g3_0
 (16 13)  (1052 221)  (1052 221)  routing T_20_13.sp12_v_b_16 <X> T_20_13.lc_trk_g3_0
 (17 13)  (1053 221)  (1053 221)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (0 14)  (1036 222)  (1036 222)  routing T_20_13.glb_netwk_4 <X> T_20_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 222)  (1037 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 15)  (1050 223)  (1050 223)  routing T_20_13.sp4_r_v_b_44 <X> T_20_13.lc_trk_g3_4
 (17 15)  (1053 223)  (1053 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (19 15)  (1055 223)  (1055 223)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_13

 (22 1)  (1112 209)  (1112 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1115 209)  (1115 209)  routing T_21_13.sp4_r_v_b_33 <X> T_21_13.lc_trk_g0_2
 (0 2)  (1090 210)  (1090 210)  routing T_21_13.glb_netwk_7 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 210)  (1091 210)  routing T_21_13.glb_netwk_7 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 210)  (1092 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1090 211)  (1090 211)  routing T_21_13.glb_netwk_7 <X> T_21_13.wire_logic_cluster/lc_7/clk
 (8 3)  (1098 211)  (1098 211)  routing T_21_13.sp4_h_l_36 <X> T_21_13.sp4_v_t_36
 (22 3)  (1112 211)  (1112 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1115 211)  (1115 211)  routing T_21_13.sp4_r_v_b_30 <X> T_21_13.lc_trk_g0_6
 (1 4)  (1091 212)  (1091 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1090 213)  (1090 213)  routing T_21_13.glb_netwk_3 <X> T_21_13.wire_logic_cluster/lc_7/cen
 (16 8)  (1106 216)  (1106 216)  routing T_21_13.sp4_v_b_33 <X> T_21_13.lc_trk_g2_1
 (17 8)  (1107 216)  (1107 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1108 216)  (1108 216)  routing T_21_13.sp4_v_b_33 <X> T_21_13.lc_trk_g2_1
 (18 9)  (1108 217)  (1108 217)  routing T_21_13.sp4_v_b_33 <X> T_21_13.lc_trk_g2_1
 (4 12)  (1094 220)  (1094 220)  routing T_21_13.sp4_v_t_36 <X> T_21_13.sp4_v_b_9
 (6 12)  (1096 220)  (1096 220)  routing T_21_13.sp4_v_t_36 <X> T_21_13.sp4_v_b_9
 (0 14)  (1090 222)  (1090 222)  routing T_21_13.glb_netwk_4 <X> T_21_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 222)  (1091 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (29 14)  (1119 222)  (1119 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (1121 222)  (1121 222)  routing T_21_13.lc_trk_g0_6 <X> T_21_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (1122 222)  (1122 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (1126 222)  (1126 222)  LC_7 Logic Functioning bit
 (38 14)  (1128 222)  (1128 222)  LC_7 Logic Functioning bit
 (45 14)  (1135 222)  (1135 222)  LC_7 Logic Functioning bit
 (28 15)  (1118 223)  (1118 223)  routing T_21_13.lc_trk_g2_1 <X> T_21_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (1119 223)  (1119 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1120 223)  (1120 223)  routing T_21_13.lc_trk_g0_2 <X> T_21_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (1121 223)  (1121 223)  routing T_21_13.lc_trk_g0_6 <X> T_21_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (1126 223)  (1126 223)  LC_7 Logic Functioning bit
 (37 15)  (1127 223)  (1127 223)  LC_7 Logic Functioning bit
 (38 15)  (1128 223)  (1128 223)  LC_7 Logic Functioning bit
 (39 15)  (1129 223)  (1129 223)  LC_7 Logic Functioning bit
 (40 15)  (1130 223)  (1130 223)  LC_7 Logic Functioning bit
 (42 15)  (1132 223)  (1132 223)  LC_7 Logic Functioning bit
 (48 15)  (1138 223)  (1138 223)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_22_13

 (12 2)  (1156 210)  (1156 210)  routing T_22_13.sp4_v_t_39 <X> T_22_13.sp4_h_l_39
 (11 3)  (1155 211)  (1155 211)  routing T_22_13.sp4_v_t_39 <X> T_22_13.sp4_h_l_39


LogicTile_24_13

 (3 15)  (1255 223)  (1255 223)  routing T_24_13.sp12_h_l_22 <X> T_24_13.sp12_v_t_22


RAM_Tile_25_13

 (3 1)  (1309 209)  (1309 209)  routing T_25_13.sp12_h_l_23 <X> T_25_13.sp12_v_b_0


LogicTile_30_13

 (3 2)  (1567 210)  (1567 210)  routing T_30_13.sp12_v_t_23 <X> T_30_13.sp12_h_l_23


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0



IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 193)  (0 193)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (17 5)  (0 197)  (0 197)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 201)  (0 201)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit


LogicTile_4_12

 (3 5)  (183 197)  (183 197)  routing T_4_12.sp12_h_l_23 <X> T_4_12.sp12_h_r_0


LogicTile_6_12

 (3 5)  (291 197)  (291 197)  routing T_6_12.sp12_h_l_23 <X> T_6_12.sp12_h_r_0
 (3 7)  (291 199)  (291 199)  routing T_6_12.sp12_h_l_23 <X> T_6_12.sp12_v_t_23


LogicTile_10_12

 (9 4)  (501 196)  (501 196)  routing T_10_12.sp4_v_t_41 <X> T_10_12.sp4_h_r_4
 (8 12)  (500 204)  (500 204)  routing T_10_12.sp4_v_b_4 <X> T_10_12.sp4_h_r_10
 (9 12)  (501 204)  (501 204)  routing T_10_12.sp4_v_b_4 <X> T_10_12.sp4_h_r_10
 (10 12)  (502 204)  (502 204)  routing T_10_12.sp4_v_b_4 <X> T_10_12.sp4_h_r_10


LogicTile_11_12

 (15 0)  (561 192)  (561 192)  routing T_11_12.sp4_h_l_4 <X> T_11_12.lc_trk_g0_1
 (16 0)  (562 192)  (562 192)  routing T_11_12.sp4_h_l_4 <X> T_11_12.lc_trk_g0_1
 (17 0)  (563 192)  (563 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (564 192)  (564 192)  routing T_11_12.sp4_h_l_4 <X> T_11_12.lc_trk_g0_1
 (36 0)  (582 192)  (582 192)  LC_0 Logic Functioning bit
 (38 0)  (584 192)  (584 192)  LC_0 Logic Functioning bit
 (41 0)  (587 192)  (587 192)  LC_0 Logic Functioning bit
 (43 0)  (589 192)  (589 192)  LC_0 Logic Functioning bit
 (45 0)  (591 192)  (591 192)  LC_0 Logic Functioning bit
 (47 0)  (593 192)  (593 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (18 1)  (564 193)  (564 193)  routing T_11_12.sp4_h_l_4 <X> T_11_12.lc_trk_g0_1
 (22 1)  (568 193)  (568 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (569 193)  (569 193)  routing T_11_12.sp4_v_b_18 <X> T_11_12.lc_trk_g0_2
 (24 1)  (570 193)  (570 193)  routing T_11_12.sp4_v_b_18 <X> T_11_12.lc_trk_g0_2
 (27 1)  (573 193)  (573 193)  routing T_11_12.lc_trk_g3_1 <X> T_11_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 193)  (574 193)  routing T_11_12.lc_trk_g3_1 <X> T_11_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 193)  (575 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (37 1)  (583 193)  (583 193)  LC_0 Logic Functioning bit
 (39 1)  (585 193)  (585 193)  LC_0 Logic Functioning bit
 (40 1)  (586 193)  (586 193)  LC_0 Logic Functioning bit
 (42 1)  (588 193)  (588 193)  LC_0 Logic Functioning bit
 (0 2)  (546 194)  (546 194)  routing T_11_12.glb_netwk_6 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (1 2)  (547 194)  (547 194)  routing T_11_12.glb_netwk_6 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (2 2)  (548 194)  (548 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 2)  (578 194)  (578 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (582 194)  (582 194)  LC_1 Logic Functioning bit
 (37 2)  (583 194)  (583 194)  LC_1 Logic Functioning bit
 (38 2)  (584 194)  (584 194)  LC_1 Logic Functioning bit
 (39 2)  (585 194)  (585 194)  LC_1 Logic Functioning bit
 (45 2)  (591 194)  (591 194)  LC_1 Logic Functioning bit
 (47 2)  (593 194)  (593 194)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (22 3)  (568 195)  (568 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (569 195)  (569 195)  routing T_11_12.sp4_v_b_22 <X> T_11_12.lc_trk_g0_6
 (24 3)  (570 195)  (570 195)  routing T_11_12.sp4_v_b_22 <X> T_11_12.lc_trk_g0_6
 (31 3)  (577 195)  (577 195)  routing T_11_12.lc_trk_g0_2 <X> T_11_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 195)  (582 195)  LC_1 Logic Functioning bit
 (37 3)  (583 195)  (583 195)  LC_1 Logic Functioning bit
 (38 3)  (584 195)  (584 195)  LC_1 Logic Functioning bit
 (39 3)  (585 195)  (585 195)  LC_1 Logic Functioning bit
 (0 4)  (546 196)  (546 196)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.wire_logic_cluster/lc_7/cen
 (1 4)  (547 196)  (547 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (29 4)  (575 196)  (575 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (36 4)  (582 196)  (582 196)  LC_2 Logic Functioning bit
 (38 4)  (584 196)  (584 196)  LC_2 Logic Functioning bit
 (41 4)  (587 196)  (587 196)  LC_2 Logic Functioning bit
 (43 4)  (589 196)  (589 196)  LC_2 Logic Functioning bit
 (45 4)  (591 196)  (591 196)  LC_2 Logic Functioning bit
 (1 5)  (547 197)  (547 197)  routing T_11_12.lc_trk_g2_2 <X> T_11_12.wire_logic_cluster/lc_7/cen
 (36 5)  (582 197)  (582 197)  LC_2 Logic Functioning bit
 (38 5)  (584 197)  (584 197)  LC_2 Logic Functioning bit
 (41 5)  (587 197)  (587 197)  LC_2 Logic Functioning bit
 (43 5)  (589 197)  (589 197)  LC_2 Logic Functioning bit
 (46 5)  (592 197)  (592 197)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (31 6)  (577 198)  (577 198)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 198)  (578 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 198)  (579 198)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 198)  (580 198)  routing T_11_12.lc_trk_g3_5 <X> T_11_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 198)  (582 198)  LC_3 Logic Functioning bit
 (37 6)  (583 198)  (583 198)  LC_3 Logic Functioning bit
 (38 6)  (584 198)  (584 198)  LC_3 Logic Functioning bit
 (39 6)  (585 198)  (585 198)  LC_3 Logic Functioning bit
 (45 6)  (591 198)  (591 198)  LC_3 Logic Functioning bit
 (47 6)  (593 198)  (593 198)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (36 7)  (582 199)  (582 199)  LC_3 Logic Functioning bit
 (37 7)  (583 199)  (583 199)  LC_3 Logic Functioning bit
 (38 7)  (584 199)  (584 199)  LC_3 Logic Functioning bit
 (39 7)  (585 199)  (585 199)  LC_3 Logic Functioning bit
 (25 8)  (571 200)  (571 200)  routing T_11_12.sp4_h_r_34 <X> T_11_12.lc_trk_g2_2
 (26 8)  (572 200)  (572 200)  routing T_11_12.lc_trk_g0_6 <X> T_11_12.wire_logic_cluster/lc_4/in_0
 (36 8)  (582 200)  (582 200)  LC_4 Logic Functioning bit
 (38 8)  (584 200)  (584 200)  LC_4 Logic Functioning bit
 (41 8)  (587 200)  (587 200)  LC_4 Logic Functioning bit
 (43 8)  (589 200)  (589 200)  LC_4 Logic Functioning bit
 (45 8)  (591 200)  (591 200)  LC_4 Logic Functioning bit
 (51 8)  (597 200)  (597 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (568 201)  (568 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (569 201)  (569 201)  routing T_11_12.sp4_h_r_34 <X> T_11_12.lc_trk_g2_2
 (24 9)  (570 201)  (570 201)  routing T_11_12.sp4_h_r_34 <X> T_11_12.lc_trk_g2_2
 (26 9)  (572 201)  (572 201)  routing T_11_12.lc_trk_g0_6 <X> T_11_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 201)  (575 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (583 201)  (583 201)  LC_4 Logic Functioning bit
 (39 9)  (585 201)  (585 201)  LC_4 Logic Functioning bit
 (40 9)  (586 201)  (586 201)  LC_4 Logic Functioning bit
 (42 9)  (588 201)  (588 201)  LC_4 Logic Functioning bit
 (17 12)  (563 204)  (563 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (564 205)  (564 205)  routing T_11_12.sp4_r_v_b_41 <X> T_11_12.lc_trk_g3_1
 (0 14)  (546 206)  (546 206)  routing T_11_12.glb_netwk_4 <X> T_11_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 206)  (547 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (562 206)  (562 206)  routing T_11_12.sp4_v_t_16 <X> T_11_12.lc_trk_g3_5
 (17 14)  (563 206)  (563 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (564 206)  (564 206)  routing T_11_12.sp4_v_t_16 <X> T_11_12.lc_trk_g3_5


LogicTile_12_12

 (5 0)  (605 192)  (605 192)  routing T_12_12.sp4_v_t_37 <X> T_12_12.sp4_h_r_0
 (10 0)  (610 192)  (610 192)  routing T_12_12.sp4_v_t_45 <X> T_12_12.sp4_h_r_1
 (15 0)  (615 192)  (615 192)  routing T_12_12.bot_op_1 <X> T_12_12.lc_trk_g0_1
 (17 0)  (617 192)  (617 192)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (0 2)  (600 194)  (600 194)  routing T_12_12.glb_netwk_6 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (1 2)  (601 194)  (601 194)  routing T_12_12.glb_netwk_6 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (2 2)  (602 194)  (602 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (615 194)  (615 194)  routing T_12_12.top_op_5 <X> T_12_12.lc_trk_g0_5
 (17 2)  (617 194)  (617 194)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (18 3)  (618 195)  (618 195)  routing T_12_12.top_op_5 <X> T_12_12.lc_trk_g0_5
 (0 4)  (600 196)  (600 196)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.wire_logic_cluster/lc_7/cen
 (1 4)  (601 196)  (601 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (601 197)  (601 197)  routing T_12_12.lc_trk_g2_2 <X> T_12_12.wire_logic_cluster/lc_7/cen
 (3 5)  (603 197)  (603 197)  routing T_12_12.sp12_h_l_23 <X> T_12_12.sp12_h_r_0
 (2 8)  (602 200)  (602 200)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (9 8)  (609 200)  (609 200)  routing T_12_12.sp4_v_t_42 <X> T_12_12.sp4_h_r_7
 (12 8)  (612 200)  (612 200)  routing T_12_12.sp4_v_t_45 <X> T_12_12.sp4_h_r_8
 (32 8)  (632 200)  (632 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 200)  (633 200)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 200)  (634 200)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 200)  (636 200)  LC_4 Logic Functioning bit
 (37 8)  (637 200)  (637 200)  LC_4 Logic Functioning bit
 (38 8)  (638 200)  (638 200)  LC_4 Logic Functioning bit
 (39 8)  (639 200)  (639 200)  LC_4 Logic Functioning bit
 (45 8)  (645 200)  (645 200)  LC_4 Logic Functioning bit
 (5 9)  (605 201)  (605 201)  routing T_12_12.sp4_h_r_6 <X> T_12_12.sp4_v_b_6
 (14 9)  (614 201)  (614 201)  routing T_12_12.tnl_op_0 <X> T_12_12.lc_trk_g2_0
 (15 9)  (615 201)  (615 201)  routing T_12_12.tnl_op_0 <X> T_12_12.lc_trk_g2_0
 (17 9)  (617 201)  (617 201)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (622 201)  (622 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (31 9)  (631 201)  (631 201)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 201)  (636 201)  LC_4 Logic Functioning bit
 (37 9)  (637 201)  (637 201)  LC_4 Logic Functioning bit
 (38 9)  (638 201)  (638 201)  LC_4 Logic Functioning bit
 (39 9)  (639 201)  (639 201)  LC_4 Logic Functioning bit
 (25 12)  (625 204)  (625 204)  routing T_12_12.sp4_h_r_34 <X> T_12_12.lc_trk_g3_2
 (29 12)  (629 204)  (629 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 204)  (631 204)  routing T_12_12.lc_trk_g0_5 <X> T_12_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 204)  (632 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (37 12)  (637 204)  (637 204)  LC_6 Logic Functioning bit
 (39 12)  (639 204)  (639 204)  LC_6 Logic Functioning bit
 (53 12)  (653 204)  (653 204)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (22 13)  (622 205)  (622 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (623 205)  (623 205)  routing T_12_12.sp4_h_r_34 <X> T_12_12.lc_trk_g3_2
 (24 13)  (624 205)  (624 205)  routing T_12_12.sp4_h_r_34 <X> T_12_12.lc_trk_g3_2
 (28 13)  (628 205)  (628 205)  routing T_12_12.lc_trk_g2_0 <X> T_12_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 205)  (629 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (0 14)  (600 206)  (600 206)  routing T_12_12.glb_netwk_4 <X> T_12_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 206)  (601 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_13_12

 (22 0)  (676 192)  (676 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (677 192)  (677 192)  routing T_13_12.sp4_v_b_19 <X> T_13_12.lc_trk_g0_3
 (24 0)  (678 192)  (678 192)  routing T_13_12.sp4_v_b_19 <X> T_13_12.lc_trk_g0_3
 (28 0)  (682 192)  (682 192)  routing T_13_12.lc_trk_g2_5 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 192)  (683 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 192)  (684 192)  routing T_13_12.lc_trk_g2_5 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 192)  (686 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (688 192)  (688 192)  routing T_13_12.lc_trk_g1_0 <X> T_13_12.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 192)  (690 192)  LC_0 Logic Functioning bit
 (38 0)  (692 192)  (692 192)  LC_0 Logic Functioning bit
 (41 0)  (695 192)  (695 192)  LC_0 Logic Functioning bit
 (43 0)  (697 192)  (697 192)  LC_0 Logic Functioning bit
 (45 0)  (699 192)  (699 192)  LC_0 Logic Functioning bit
 (14 1)  (668 193)  (668 193)  routing T_13_12.top_op_0 <X> T_13_12.lc_trk_g0_0
 (15 1)  (669 193)  (669 193)  routing T_13_12.top_op_0 <X> T_13_12.lc_trk_g0_0
 (17 1)  (671 193)  (671 193)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (676 193)  (676 193)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (678 193)  (678 193)  routing T_13_12.top_op_2 <X> T_13_12.lc_trk_g0_2
 (25 1)  (679 193)  (679 193)  routing T_13_12.top_op_2 <X> T_13_12.lc_trk_g0_2
 (29 1)  (683 193)  (683 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (690 193)  (690 193)  LC_0 Logic Functioning bit
 (38 1)  (692 193)  (692 193)  LC_0 Logic Functioning bit
 (51 1)  (705 193)  (705 193)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (654 194)  (654 194)  routing T_13_12.glb_netwk_6 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (1 2)  (655 194)  (655 194)  routing T_13_12.glb_netwk_6 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (2 2)  (656 194)  (656 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (669 194)  (669 194)  routing T_13_12.sp4_h_r_21 <X> T_13_12.lc_trk_g0_5
 (16 2)  (670 194)  (670 194)  routing T_13_12.sp4_h_r_21 <X> T_13_12.lc_trk_g0_5
 (17 2)  (671 194)  (671 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (672 194)  (672 194)  routing T_13_12.sp4_h_r_21 <X> T_13_12.lc_trk_g0_5
 (29 2)  (683 194)  (683 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 194)  (686 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 194)  (687 194)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 194)  (688 194)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (41 2)  (695 194)  (695 194)  LC_1 Logic Functioning bit
 (43 2)  (697 194)  (697 194)  LC_1 Logic Functioning bit
 (18 3)  (672 195)  (672 195)  routing T_13_12.sp4_h_r_21 <X> T_13_12.lc_trk_g0_5
 (28 3)  (682 195)  (682 195)  routing T_13_12.lc_trk_g2_1 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 195)  (683 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 195)  (684 195)  routing T_13_12.lc_trk_g0_2 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (14 4)  (668 196)  (668 196)  routing T_13_12.wire_logic_cluster/lc_0/out <X> T_13_12.lc_trk_g1_0
 (15 4)  (669 196)  (669 196)  routing T_13_12.sp12_h_r_1 <X> T_13_12.lc_trk_g1_1
 (17 4)  (671 196)  (671 196)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (672 196)  (672 196)  routing T_13_12.sp12_h_r_1 <X> T_13_12.lc_trk_g1_1
 (26 4)  (680 196)  (680 196)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 196)  (681 196)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 196)  (682 196)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 196)  (683 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 196)  (684 196)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 196)  (686 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 196)  (687 196)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 196)  (688 196)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 196)  (691 196)  LC_2 Logic Functioning bit
 (39 4)  (693 196)  (693 196)  LC_2 Logic Functioning bit
 (40 4)  (694 196)  (694 196)  LC_2 Logic Functioning bit
 (42 4)  (696 196)  (696 196)  LC_2 Logic Functioning bit
 (43 4)  (697 196)  (697 196)  LC_2 Logic Functioning bit
 (51 4)  (705 196)  (705 196)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (17 5)  (671 197)  (671 197)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (672 197)  (672 197)  routing T_13_12.sp12_h_r_1 <X> T_13_12.lc_trk_g1_1
 (27 5)  (681 197)  (681 197)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 197)  (682 197)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 197)  (683 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (686 197)  (686 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (687 197)  (687 197)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.input_2_2
 (35 5)  (689 197)  (689 197)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.input_2_2
 (36 5)  (690 197)  (690 197)  LC_2 Logic Functioning bit
 (40 5)  (694 197)  (694 197)  LC_2 Logic Functioning bit
 (42 5)  (696 197)  (696 197)  LC_2 Logic Functioning bit
 (43 5)  (697 197)  (697 197)  LC_2 Logic Functioning bit
 (15 8)  (669 200)  (669 200)  routing T_13_12.sp4_v_t_28 <X> T_13_12.lc_trk_g2_1
 (16 8)  (670 200)  (670 200)  routing T_13_12.sp4_v_t_28 <X> T_13_12.lc_trk_g2_1
 (17 8)  (671 200)  (671 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (679 200)  (679 200)  routing T_13_12.sp4_v_b_26 <X> T_13_12.lc_trk_g2_2
 (26 8)  (680 200)  (680 200)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 200)  (681 200)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 200)  (682 200)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 200)  (683 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 200)  (684 200)  routing T_13_12.lc_trk_g3_4 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 200)  (685 200)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 200)  (686 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 200)  (687 200)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 200)  (689 200)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.input_2_4
 (38 8)  (692 200)  (692 200)  LC_4 Logic Functioning bit
 (39 8)  (693 200)  (693 200)  LC_4 Logic Functioning bit
 (40 8)  (694 200)  (694 200)  LC_4 Logic Functioning bit
 (41 8)  (695 200)  (695 200)  LC_4 Logic Functioning bit
 (42 8)  (696 200)  (696 200)  LC_4 Logic Functioning bit
 (43 8)  (697 200)  (697 200)  LC_4 Logic Functioning bit
 (47 8)  (701 200)  (701 200)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (8 9)  (662 201)  (662 201)  routing T_13_12.sp4_h_r_7 <X> T_13_12.sp4_v_b_7
 (13 9)  (667 201)  (667 201)  routing T_13_12.sp4_v_t_38 <X> T_13_12.sp4_h_r_8
 (15 9)  (669 201)  (669 201)  routing T_13_12.sp4_v_t_29 <X> T_13_12.lc_trk_g2_0
 (16 9)  (670 201)  (670 201)  routing T_13_12.sp4_v_t_29 <X> T_13_12.lc_trk_g2_0
 (17 9)  (671 201)  (671 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (676 201)  (676 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (677 201)  (677 201)  routing T_13_12.sp4_v_b_26 <X> T_13_12.lc_trk_g2_2
 (28 9)  (682 201)  (682 201)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 201)  (683 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 201)  (685 201)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 201)  (686 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (687 201)  (687 201)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.input_2_4
 (34 9)  (688 201)  (688 201)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.input_2_4
 (39 9)  (693 201)  (693 201)  LC_4 Logic Functioning bit
 (40 9)  (694 201)  (694 201)  LC_4 Logic Functioning bit
 (42 9)  (696 201)  (696 201)  LC_4 Logic Functioning bit
 (17 10)  (671 202)  (671 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (676 202)  (676 202)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (677 202)  (677 202)  routing T_13_12.sp12_v_t_12 <X> T_13_12.lc_trk_g2_7
 (28 10)  (682 202)  (682 202)  routing T_13_12.lc_trk_g2_0 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 202)  (683 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 202)  (686 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 202)  (688 202)  routing T_13_12.lc_trk_g1_1 <X> T_13_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 202)  (690 202)  LC_5 Logic Functioning bit
 (38 10)  (692 202)  (692 202)  LC_5 Logic Functioning bit
 (41 10)  (695 202)  (695 202)  LC_5 Logic Functioning bit
 (43 10)  (697 202)  (697 202)  LC_5 Logic Functioning bit
 (47 10)  (701 202)  (701 202)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (14 11)  (668 203)  (668 203)  routing T_13_12.sp4_r_v_b_36 <X> T_13_12.lc_trk_g2_4
 (17 11)  (671 203)  (671 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 11)  (680 203)  (680 203)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 203)  (681 203)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 203)  (682 203)  routing T_13_12.lc_trk_g3_2 <X> T_13_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 203)  (683 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (690 203)  (690 203)  LC_5 Logic Functioning bit
 (38 11)  (692 203)  (692 203)  LC_5 Logic Functioning bit
 (40 11)  (694 203)  (694 203)  LC_5 Logic Functioning bit
 (42 11)  (696 203)  (696 203)  LC_5 Logic Functioning bit
 (17 12)  (671 204)  (671 204)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (672 204)  (672 204)  routing T_13_12.bnl_op_1 <X> T_13_12.lc_trk_g3_1
 (8 13)  (662 205)  (662 205)  routing T_13_12.sp4_h_l_47 <X> T_13_12.sp4_v_b_10
 (9 13)  (663 205)  (663 205)  routing T_13_12.sp4_h_l_47 <X> T_13_12.sp4_v_b_10
 (14 13)  (668 205)  (668 205)  routing T_13_12.sp12_v_b_16 <X> T_13_12.lc_trk_g3_0
 (16 13)  (670 205)  (670 205)  routing T_13_12.sp12_v_b_16 <X> T_13_12.lc_trk_g3_0
 (17 13)  (671 205)  (671 205)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (18 13)  (672 205)  (672 205)  routing T_13_12.bnl_op_1 <X> T_13_12.lc_trk_g3_1
 (22 13)  (676 205)  (676 205)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_b_18 lc_trk_g3_2
 (23 13)  (677 205)  (677 205)  routing T_13_12.sp12_v_b_18 <X> T_13_12.lc_trk_g3_2
 (25 13)  (679 205)  (679 205)  routing T_13_12.sp12_v_b_18 <X> T_13_12.lc_trk_g3_2
 (8 14)  (662 206)  (662 206)  routing T_13_12.sp4_v_t_41 <X> T_13_12.sp4_h_l_47
 (9 14)  (663 206)  (663 206)  routing T_13_12.sp4_v_t_41 <X> T_13_12.sp4_h_l_47
 (10 14)  (664 206)  (664 206)  routing T_13_12.sp4_v_t_41 <X> T_13_12.sp4_h_l_47
 (15 14)  (669 206)  (669 206)  routing T_13_12.tnl_op_5 <X> T_13_12.lc_trk_g3_5
 (17 14)  (671 206)  (671 206)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (26 14)  (680 206)  (680 206)  routing T_13_12.lc_trk_g0_5 <X> T_13_12.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 206)  (681 206)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 206)  (682 206)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 206)  (683 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 206)  (684 206)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 206)  (686 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 206)  (687 206)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 206)  (688 206)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (15 15)  (669 207)  (669 207)  routing T_13_12.sp4_v_t_33 <X> T_13_12.lc_trk_g3_4
 (16 15)  (670 207)  (670 207)  routing T_13_12.sp4_v_t_33 <X> T_13_12.lc_trk_g3_4
 (17 15)  (671 207)  (671 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (672 207)  (672 207)  routing T_13_12.tnl_op_5 <X> T_13_12.lc_trk_g3_5
 (29 15)  (683 207)  (683 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (686 207)  (686 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (689 207)  (689 207)  routing T_13_12.lc_trk_g0_3 <X> T_13_12.input_2_7
 (38 15)  (692 207)  (692 207)  LC_7 Logic Functioning bit
 (48 15)  (702 207)  (702 207)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_14_12

 (14 0)  (722 192)  (722 192)  routing T_14_12.lft_op_0 <X> T_14_12.lc_trk_g0_0
 (28 0)  (736 192)  (736 192)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 192)  (737 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 192)  (738 192)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 192)  (740 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 192)  (741 192)  routing T_14_12.lc_trk_g2_1 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 192)  (743 192)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.input_2_0
 (41 0)  (749 192)  (749 192)  LC_0 Logic Functioning bit
 (15 1)  (723 193)  (723 193)  routing T_14_12.lft_op_0 <X> T_14_12.lc_trk_g0_0
 (17 1)  (725 193)  (725 193)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (27 1)  (735 193)  (735 193)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 193)  (736 193)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 193)  (737 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 193)  (740 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (742 193)  (742 193)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.input_2_0
 (35 1)  (743 193)  (743 193)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.input_2_0
 (0 2)  (708 194)  (708 194)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (1 2)  (709 194)  (709 194)  routing T_14_12.glb_netwk_6 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (2 2)  (710 194)  (710 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (723 194)  (723 194)  routing T_14_12.sp4_h_r_21 <X> T_14_12.lc_trk_g0_5
 (16 2)  (724 194)  (724 194)  routing T_14_12.sp4_h_r_21 <X> T_14_12.lc_trk_g0_5
 (17 2)  (725 194)  (725 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (726 194)  (726 194)  routing T_14_12.sp4_h_r_21 <X> T_14_12.lc_trk_g0_5
 (29 2)  (737 194)  (737 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 194)  (739 194)  routing T_14_12.lc_trk_g0_6 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 194)  (740 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (41 2)  (749 194)  (749 194)  LC_1 Logic Functioning bit
 (43 2)  (751 194)  (751 194)  LC_1 Logic Functioning bit
 (46 2)  (754 194)  (754 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (18 3)  (726 195)  (726 195)  routing T_14_12.sp4_h_r_21 <X> T_14_12.lc_trk_g0_5
 (22 3)  (730 195)  (730 195)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (732 195)  (732 195)  routing T_14_12.top_op_6 <X> T_14_12.lc_trk_g0_6
 (25 3)  (733 195)  (733 195)  routing T_14_12.top_op_6 <X> T_14_12.lc_trk_g0_6
 (27 3)  (735 195)  (735 195)  routing T_14_12.lc_trk_g1_0 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 195)  (737 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 195)  (739 195)  routing T_14_12.lc_trk_g0_6 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (15 4)  (723 196)  (723 196)  routing T_14_12.top_op_1 <X> T_14_12.lc_trk_g1_1
 (17 4)  (725 196)  (725 196)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (28 4)  (736 196)  (736 196)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 196)  (737 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 196)  (738 196)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 196)  (740 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 196)  (741 196)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 196)  (744 196)  LC_2 Logic Functioning bit
 (50 4)  (758 196)  (758 196)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (761 196)  (761 196)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (15 5)  (723 197)  (723 197)  routing T_14_12.sp4_v_t_5 <X> T_14_12.lc_trk_g1_0
 (16 5)  (724 197)  (724 197)  routing T_14_12.sp4_v_t_5 <X> T_14_12.lc_trk_g1_0
 (17 5)  (725 197)  (725 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (18 5)  (726 197)  (726 197)  routing T_14_12.top_op_1 <X> T_14_12.lc_trk_g1_1
 (22 5)  (730 197)  (730 197)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (732 197)  (732 197)  routing T_14_12.top_op_2 <X> T_14_12.lc_trk_g1_2
 (25 5)  (733 197)  (733 197)  routing T_14_12.top_op_2 <X> T_14_12.lc_trk_g1_2
 (31 5)  (739 197)  (739 197)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 197)  (744 197)  LC_2 Logic Functioning bit
 (17 6)  (725 198)  (725 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 198)  (726 198)  routing T_14_12.wire_logic_cluster/lc_5/out <X> T_14_12.lc_trk_g1_5
 (22 6)  (730 198)  (730 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (731 198)  (731 198)  routing T_14_12.sp4_v_b_23 <X> T_14_12.lc_trk_g1_7
 (24 6)  (732 198)  (732 198)  routing T_14_12.sp4_v_b_23 <X> T_14_12.lc_trk_g1_7
 (28 6)  (736 198)  (736 198)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 198)  (737 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 198)  (738 198)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 198)  (740 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 198)  (741 198)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 198)  (742 198)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 198)  (743 198)  routing T_14_12.lc_trk_g0_5 <X> T_14_12.input_2_3
 (26 7)  (734 199)  (734 199)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 199)  (735 199)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 199)  (736 199)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 199)  (737 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (740 199)  (740 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (37 7)  (745 199)  (745 199)  LC_3 Logic Functioning bit
 (15 8)  (723 200)  (723 200)  routing T_14_12.sp4_h_r_25 <X> T_14_12.lc_trk_g2_1
 (16 8)  (724 200)  (724 200)  routing T_14_12.sp4_h_r_25 <X> T_14_12.lc_trk_g2_1
 (17 8)  (725 200)  (725 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (22 8)  (730 200)  (730 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (731 200)  (731 200)  routing T_14_12.sp4_v_t_30 <X> T_14_12.lc_trk_g2_3
 (24 8)  (732 200)  (732 200)  routing T_14_12.sp4_v_t_30 <X> T_14_12.lc_trk_g2_3
 (32 8)  (740 200)  (740 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 200)  (742 200)  routing T_14_12.lc_trk_g1_2 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 200)  (744 200)  LC_4 Logic Functioning bit
 (37 8)  (745 200)  (745 200)  LC_4 Logic Functioning bit
 (38 8)  (746 200)  (746 200)  LC_4 Logic Functioning bit
 (42 8)  (750 200)  (750 200)  LC_4 Logic Functioning bit
 (43 8)  (751 200)  (751 200)  LC_4 Logic Functioning bit
 (50 8)  (758 200)  (758 200)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (722 201)  (722 201)  routing T_14_12.sp4_h_r_24 <X> T_14_12.lc_trk_g2_0
 (15 9)  (723 201)  (723 201)  routing T_14_12.sp4_h_r_24 <X> T_14_12.lc_trk_g2_0
 (16 9)  (724 201)  (724 201)  routing T_14_12.sp4_h_r_24 <X> T_14_12.lc_trk_g2_0
 (17 9)  (725 201)  (725 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (726 201)  (726 201)  routing T_14_12.sp4_h_r_25 <X> T_14_12.lc_trk_g2_1
 (28 9)  (736 201)  (736 201)  routing T_14_12.lc_trk_g2_0 <X> T_14_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 201)  (737 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 201)  (739 201)  routing T_14_12.lc_trk_g1_2 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 201)  (744 201)  LC_4 Logic Functioning bit
 (37 9)  (745 201)  (745 201)  LC_4 Logic Functioning bit
 (39 9)  (747 201)  (747 201)  LC_4 Logic Functioning bit
 (42 9)  (750 201)  (750 201)  LC_4 Logic Functioning bit
 (43 9)  (751 201)  (751 201)  LC_4 Logic Functioning bit
 (17 10)  (725 202)  (725 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (27 10)  (735 202)  (735 202)  routing T_14_12.lc_trk_g1_1 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 202)  (737 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 202)  (739 202)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 202)  (740 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 202)  (742 202)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 202)  (744 202)  LC_5 Logic Functioning bit
 (38 10)  (746 202)  (746 202)  LC_5 Logic Functioning bit
 (39 10)  (747 202)  (747 202)  LC_5 Logic Functioning bit
 (40 10)  (748 202)  (748 202)  LC_5 Logic Functioning bit
 (45 10)  (753 202)  (753 202)  LC_5 Logic Functioning bit
 (47 10)  (755 202)  (755 202)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (758 202)  (758 202)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (759 202)  (759 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (723 203)  (723 203)  routing T_14_12.sp4_v_t_33 <X> T_14_12.lc_trk_g2_4
 (16 11)  (724 203)  (724 203)  routing T_14_12.sp4_v_t_33 <X> T_14_12.lc_trk_g2_4
 (17 11)  (725 203)  (725 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (18 11)  (726 203)  (726 203)  routing T_14_12.sp4_r_v_b_37 <X> T_14_12.lc_trk_g2_5
 (27 11)  (735 203)  (735 203)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 203)  (736 203)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 203)  (737 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (744 203)  (744 203)  LC_5 Logic Functioning bit
 (38 11)  (746 203)  (746 203)  LC_5 Logic Functioning bit
 (52 11)  (760 203)  (760 203)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (722 204)  (722 204)  routing T_14_12.wire_logic_cluster/lc_0/out <X> T_14_12.lc_trk_g3_0
 (17 12)  (725 204)  (725 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 204)  (726 204)  routing T_14_12.wire_logic_cluster/lc_1/out <X> T_14_12.lc_trk_g3_1
 (26 12)  (734 204)  (734 204)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 204)  (735 204)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 204)  (736 204)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 204)  (737 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 204)  (739 204)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 204)  (740 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 204)  (741 204)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 204)  (743 204)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.input_2_6
 (41 12)  (749 204)  (749 204)  LC_6 Logic Functioning bit
 (43 12)  (751 204)  (751 204)  LC_6 Logic Functioning bit
 (17 13)  (725 205)  (725 205)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (730 205)  (730 205)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (732 205)  (732 205)  routing T_14_12.tnl_op_2 <X> T_14_12.lc_trk_g3_2
 (25 13)  (733 205)  (733 205)  routing T_14_12.tnl_op_2 <X> T_14_12.lc_trk_g3_2
 (26 13)  (734 205)  (734 205)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 205)  (735 205)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 205)  (736 205)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 205)  (737 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 205)  (738 205)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (32 13)  (740 205)  (740 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (741 205)  (741 205)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.input_2_6
 (34 13)  (742 205)  (742 205)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.input_2_6
 (43 13)  (751 205)  (751 205)  LC_6 Logic Functioning bit
 (52 13)  (760 205)  (760 205)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (15 14)  (723 206)  (723 206)  routing T_14_12.sp4_v_t_32 <X> T_14_12.lc_trk_g3_5
 (16 14)  (724 206)  (724 206)  routing T_14_12.sp4_v_t_32 <X> T_14_12.lc_trk_g3_5
 (17 14)  (725 206)  (725 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (730 206)  (730 206)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (732 206)  (732 206)  routing T_14_12.tnl_op_7 <X> T_14_12.lc_trk_g3_7
 (28 14)  (736 206)  (736 206)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 206)  (737 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 206)  (738 206)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 206)  (740 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 206)  (741 206)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 206)  (742 206)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 206)  (744 206)  LC_7 Logic Functioning bit
 (38 14)  (746 206)  (746 206)  LC_7 Logic Functioning bit
 (39 14)  (747 206)  (747 206)  LC_7 Logic Functioning bit
 (40 14)  (748 206)  (748 206)  LC_7 Logic Functioning bit
 (41 14)  (749 206)  (749 206)  LC_7 Logic Functioning bit
 (42 14)  (750 206)  (750 206)  LC_7 Logic Functioning bit
 (43 14)  (751 206)  (751 206)  LC_7 Logic Functioning bit
 (46 14)  (754 206)  (754 206)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (758 206)  (758 206)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (729 207)  (729 207)  routing T_14_12.tnl_op_7 <X> T_14_12.lc_trk_g3_7
 (36 15)  (744 207)  (744 207)  LC_7 Logic Functioning bit
 (38 15)  (746 207)  (746 207)  LC_7 Logic Functioning bit
 (39 15)  (747 207)  (747 207)  LC_7 Logic Functioning bit
 (40 15)  (748 207)  (748 207)  LC_7 Logic Functioning bit
 (41 15)  (749 207)  (749 207)  LC_7 Logic Functioning bit
 (42 15)  (750 207)  (750 207)  LC_7 Logic Functioning bit
 (43 15)  (751 207)  (751 207)  LC_7 Logic Functioning bit
 (51 15)  (759 207)  (759 207)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_15_12

 (15 0)  (777 192)  (777 192)  routing T_15_12.top_op_1 <X> T_15_12.lc_trk_g0_1
 (17 0)  (779 192)  (779 192)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (18 1)  (780 193)  (780 193)  routing T_15_12.top_op_1 <X> T_15_12.lc_trk_g0_1
 (0 2)  (762 194)  (762 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (1 2)  (763 194)  (763 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (777 194)  (777 194)  routing T_15_12.lft_op_5 <X> T_15_12.lc_trk_g0_5
 (17 2)  (779 194)  (779 194)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (780 194)  (780 194)  routing T_15_12.lft_op_5 <X> T_15_12.lc_trk_g0_5
 (4 4)  (766 196)  (766 196)  routing T_15_12.sp4_h_l_44 <X> T_15_12.sp4_v_b_3
 (6 4)  (768 196)  (768 196)  routing T_15_12.sp4_h_l_44 <X> T_15_12.sp4_v_b_3
 (22 4)  (784 196)  (784 196)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (786 196)  (786 196)  routing T_15_12.top_op_3 <X> T_15_12.lc_trk_g1_3
 (25 4)  (787 196)  (787 196)  routing T_15_12.lft_op_2 <X> T_15_12.lc_trk_g1_2
 (5 5)  (767 197)  (767 197)  routing T_15_12.sp4_h_l_44 <X> T_15_12.sp4_v_b_3
 (21 5)  (783 197)  (783 197)  routing T_15_12.top_op_3 <X> T_15_12.lc_trk_g1_3
 (22 5)  (784 197)  (784 197)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (786 197)  (786 197)  routing T_15_12.lft_op_2 <X> T_15_12.lc_trk_g1_2
 (21 6)  (783 198)  (783 198)  routing T_15_12.wire_logic_cluster/lc_7/out <X> T_15_12.lc_trk_g1_7
 (22 6)  (784 198)  (784 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (788 198)  (788 198)  routing T_15_12.lc_trk_g0_5 <X> T_15_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 198)  (789 198)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 198)  (791 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 198)  (792 198)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 198)  (794 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 198)  (796 198)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (29 7)  (791 199)  (791 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 199)  (792 199)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 199)  (793 199)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 199)  (794 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (41 7)  (803 199)  (803 199)  LC_3 Logic Functioning bit
 (48 7)  (810 199)  (810 199)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (22 9)  (784 201)  (784 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (787 201)  (787 201)  routing T_15_12.sp4_r_v_b_34 <X> T_15_12.lc_trk_g2_2
 (15 12)  (777 204)  (777 204)  routing T_15_12.tnl_op_1 <X> T_15_12.lc_trk_g3_1
 (17 12)  (779 204)  (779 204)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (21 12)  (783 204)  (783 204)  routing T_15_12.bnl_op_3 <X> T_15_12.lc_trk_g3_3
 (22 12)  (784 204)  (784 204)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (27 12)  (789 204)  (789 204)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 204)  (790 204)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 204)  (791 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 204)  (794 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 204)  (796 204)  routing T_15_12.lc_trk_g1_2 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 204)  (798 204)  LC_6 Logic Functioning bit
 (37 12)  (799 204)  (799 204)  LC_6 Logic Functioning bit
 (38 12)  (800 204)  (800 204)  LC_6 Logic Functioning bit
 (41 12)  (803 204)  (803 204)  LC_6 Logic Functioning bit
 (43 12)  (805 204)  (805 204)  LC_6 Logic Functioning bit
 (8 13)  (770 205)  (770 205)  routing T_15_12.sp4_h_l_41 <X> T_15_12.sp4_v_b_10
 (9 13)  (771 205)  (771 205)  routing T_15_12.sp4_h_l_41 <X> T_15_12.sp4_v_b_10
 (10 13)  (772 205)  (772 205)  routing T_15_12.sp4_h_l_41 <X> T_15_12.sp4_v_b_10
 (18 13)  (780 205)  (780 205)  routing T_15_12.tnl_op_1 <X> T_15_12.lc_trk_g3_1
 (21 13)  (783 205)  (783 205)  routing T_15_12.bnl_op_3 <X> T_15_12.lc_trk_g3_3
 (22 13)  (784 205)  (784 205)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (786 205)  (786 205)  routing T_15_12.tnl_op_2 <X> T_15_12.lc_trk_g3_2
 (25 13)  (787 205)  (787 205)  routing T_15_12.tnl_op_2 <X> T_15_12.lc_trk_g3_2
 (26 13)  (788 205)  (788 205)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 205)  (789 205)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 205)  (790 205)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 205)  (791 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 205)  (792 205)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 205)  (793 205)  routing T_15_12.lc_trk_g1_2 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 205)  (794 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (795 205)  (795 205)  routing T_15_12.lc_trk_g2_2 <X> T_15_12.input_2_6
 (35 13)  (797 205)  (797 205)  routing T_15_12.lc_trk_g2_2 <X> T_15_12.input_2_6
 (36 13)  (798 205)  (798 205)  LC_6 Logic Functioning bit
 (37 13)  (799 205)  (799 205)  LC_6 Logic Functioning bit
 (27 14)  (789 206)  (789 206)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 206)  (790 206)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 206)  (791 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 206)  (793 206)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 206)  (794 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 206)  (796 206)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 206)  (798 206)  LC_7 Logic Functioning bit
 (38 14)  (800 206)  (800 206)  LC_7 Logic Functioning bit
 (39 14)  (801 206)  (801 206)  LC_7 Logic Functioning bit
 (40 14)  (802 206)  (802 206)  LC_7 Logic Functioning bit
 (45 14)  (807 206)  (807 206)  LC_7 Logic Functioning bit
 (50 14)  (812 206)  (812 206)  Cascade bit: LH_LC07_inmux02_5

 (31 15)  (793 207)  (793 207)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 207)  (798 207)  LC_7 Logic Functioning bit
 (38 15)  (800 207)  (800 207)  LC_7 Logic Functioning bit
 (39 15)  (801 207)  (801 207)  LC_7 Logic Functioning bit
 (40 15)  (802 207)  (802 207)  LC_7 Logic Functioning bit
 (46 15)  (808 207)  (808 207)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (52 15)  (814 207)  (814 207)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_16_12

 (12 0)  (828 192)  (828 192)  routing T_16_12.sp4_v_t_39 <X> T_16_12.sp4_h_r_2
 (15 0)  (831 192)  (831 192)  routing T_16_12.sp4_v_b_17 <X> T_16_12.lc_trk_g0_1
 (16 0)  (832 192)  (832 192)  routing T_16_12.sp4_v_b_17 <X> T_16_12.lc_trk_g0_1
 (17 0)  (833 192)  (833 192)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (21 0)  (837 192)  (837 192)  routing T_16_12.lft_op_3 <X> T_16_12.lc_trk_g0_3
 (22 0)  (838 192)  (838 192)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (840 192)  (840 192)  routing T_16_12.lft_op_3 <X> T_16_12.lc_trk_g0_3
 (26 0)  (842 192)  (842 192)  routing T_16_12.lc_trk_g0_6 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 192)  (844 192)  routing T_16_12.lc_trk_g2_1 <X> T_16_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 192)  (845 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 192)  (848 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (40 0)  (856 192)  (856 192)  LC_0 Logic Functioning bit
 (42 0)  (858 192)  (858 192)  LC_0 Logic Functioning bit
 (14 1)  (830 193)  (830 193)  routing T_16_12.sp4_h_r_0 <X> T_16_12.lc_trk_g0_0
 (15 1)  (831 193)  (831 193)  routing T_16_12.sp4_h_r_0 <X> T_16_12.lc_trk_g0_0
 (16 1)  (832 193)  (832 193)  routing T_16_12.sp4_h_r_0 <X> T_16_12.lc_trk_g0_0
 (17 1)  (833 193)  (833 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (26 1)  (842 193)  (842 193)  routing T_16_12.lc_trk_g0_6 <X> T_16_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 193)  (845 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 193)  (847 193)  routing T_16_12.lc_trk_g0_3 <X> T_16_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 193)  (848 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (849 193)  (849 193)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.input_2_0
 (34 1)  (850 193)  (850 193)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.input_2_0
 (35 1)  (851 193)  (851 193)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.input_2_0
 (40 1)  (856 193)  (856 193)  LC_0 Logic Functioning bit
 (21 2)  (837 194)  (837 194)  routing T_16_12.lft_op_7 <X> T_16_12.lc_trk_g0_7
 (22 2)  (838 194)  (838 194)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (840 194)  (840 194)  routing T_16_12.lft_op_7 <X> T_16_12.lc_trk_g0_7
 (25 2)  (841 194)  (841 194)  routing T_16_12.sp12_h_l_5 <X> T_16_12.lc_trk_g0_6
 (27 2)  (843 194)  (843 194)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 194)  (845 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 194)  (847 194)  routing T_16_12.lc_trk_g0_6 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 194)  (848 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (852 194)  (852 194)  LC_1 Logic Functioning bit
 (38 2)  (854 194)  (854 194)  LC_1 Logic Functioning bit
 (41 2)  (857 194)  (857 194)  LC_1 Logic Functioning bit
 (43 2)  (859 194)  (859 194)  LC_1 Logic Functioning bit
 (22 3)  (838 195)  (838 195)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (840 195)  (840 195)  routing T_16_12.sp12_h_l_5 <X> T_16_12.lc_trk_g0_6
 (25 3)  (841 195)  (841 195)  routing T_16_12.sp12_h_l_5 <X> T_16_12.lc_trk_g0_6
 (27 3)  (843 195)  (843 195)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 195)  (844 195)  routing T_16_12.lc_trk_g3_0 <X> T_16_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 195)  (845 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (846 195)  (846 195)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (847 195)  (847 195)  routing T_16_12.lc_trk_g0_6 <X> T_16_12.wire_logic_cluster/lc_1/in_3
 (37 3)  (853 195)  (853 195)  LC_1 Logic Functioning bit
 (39 3)  (855 195)  (855 195)  LC_1 Logic Functioning bit
 (41 3)  (857 195)  (857 195)  LC_1 Logic Functioning bit
 (43 3)  (859 195)  (859 195)  LC_1 Logic Functioning bit
 (22 4)  (838 196)  (838 196)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (839 196)  (839 196)  routing T_16_12.sp12_h_l_16 <X> T_16_12.lc_trk_g1_3
 (26 4)  (842 196)  (842 196)  routing T_16_12.lc_trk_g0_6 <X> T_16_12.wire_logic_cluster/lc_2/in_0
 (29 4)  (845 196)  (845 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 196)  (848 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 196)  (849 196)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 196)  (850 196)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 196)  (852 196)  LC_2 Logic Functioning bit
 (37 4)  (853 196)  (853 196)  LC_2 Logic Functioning bit
 (39 4)  (855 196)  (855 196)  LC_2 Logic Functioning bit
 (43 4)  (859 196)  (859 196)  LC_2 Logic Functioning bit
 (46 4)  (862 196)  (862 196)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (866 196)  (866 196)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (837 197)  (837 197)  routing T_16_12.sp12_h_l_16 <X> T_16_12.lc_trk_g1_3
 (26 5)  (842 197)  (842 197)  routing T_16_12.lc_trk_g0_6 <X> T_16_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 197)  (845 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 197)  (847 197)  routing T_16_12.lc_trk_g3_2 <X> T_16_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 197)  (852 197)  LC_2 Logic Functioning bit
 (37 5)  (853 197)  (853 197)  LC_2 Logic Functioning bit
 (42 5)  (858 197)  (858 197)  LC_2 Logic Functioning bit
 (43 5)  (859 197)  (859 197)  LC_2 Logic Functioning bit
 (16 6)  (832 198)  (832 198)  routing T_16_12.sp12_h_l_18 <X> T_16_12.lc_trk_g1_5
 (17 6)  (833 198)  (833 198)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (14 7)  (830 199)  (830 199)  routing T_16_12.sp12_h_r_20 <X> T_16_12.lc_trk_g1_4
 (16 7)  (832 199)  (832 199)  routing T_16_12.sp12_h_r_20 <X> T_16_12.lc_trk_g1_4
 (17 7)  (833 199)  (833 199)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (18 7)  (834 199)  (834 199)  routing T_16_12.sp12_h_l_18 <X> T_16_12.lc_trk_g1_5
 (8 8)  (824 200)  (824 200)  routing T_16_12.sp4_h_l_42 <X> T_16_12.sp4_h_r_7
 (15 8)  (831 200)  (831 200)  routing T_16_12.tnl_op_1 <X> T_16_12.lc_trk_g2_1
 (17 8)  (833 200)  (833 200)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (18 9)  (834 201)  (834 201)  routing T_16_12.tnl_op_1 <X> T_16_12.lc_trk_g2_1
 (26 10)  (842 202)  (842 202)  routing T_16_12.lc_trk_g1_4 <X> T_16_12.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 202)  (843 202)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 202)  (845 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 202)  (846 202)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.wire_logic_cluster/lc_5/in_1
 (31 10)  (847 202)  (847 202)  routing T_16_12.lc_trk_g0_6 <X> T_16_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 202)  (848 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 202)  (852 202)  LC_5 Logic Functioning bit
 (38 10)  (854 202)  (854 202)  LC_5 Logic Functioning bit
 (41 10)  (857 202)  (857 202)  LC_5 Logic Functioning bit
 (43 10)  (859 202)  (859 202)  LC_5 Logic Functioning bit
 (27 11)  (843 203)  (843 203)  routing T_16_12.lc_trk_g1_4 <X> T_16_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 203)  (845 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 203)  (847 203)  routing T_16_12.lc_trk_g0_6 <X> T_16_12.wire_logic_cluster/lc_5/in_3
 (37 11)  (853 203)  (853 203)  LC_5 Logic Functioning bit
 (39 11)  (855 203)  (855 203)  LC_5 Logic Functioning bit
 (41 11)  (857 203)  (857 203)  LC_5 Logic Functioning bit
 (43 11)  (859 203)  (859 203)  LC_5 Logic Functioning bit
 (22 12)  (838 204)  (838 204)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (840 204)  (840 204)  routing T_16_12.tnl_op_3 <X> T_16_12.lc_trk_g3_3
 (25 12)  (841 204)  (841 204)  routing T_16_12.sp4_h_r_34 <X> T_16_12.lc_trk_g3_2
 (31 12)  (847 204)  (847 204)  routing T_16_12.lc_trk_g0_7 <X> T_16_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 204)  (848 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (852 204)  (852 204)  LC_6 Logic Functioning bit
 (37 12)  (853 204)  (853 204)  LC_6 Logic Functioning bit
 (38 12)  (854 204)  (854 204)  LC_6 Logic Functioning bit
 (39 12)  (855 204)  (855 204)  LC_6 Logic Functioning bit
 (41 12)  (857 204)  (857 204)  LC_6 Logic Functioning bit
 (43 12)  (859 204)  (859 204)  LC_6 Logic Functioning bit
 (51 12)  (867 204)  (867 204)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (53 12)  (869 204)  (869 204)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (5 13)  (821 205)  (821 205)  routing T_16_12.sp4_h_r_9 <X> T_16_12.sp4_v_b_9
 (16 13)  (832 205)  (832 205)  routing T_16_12.sp12_v_b_8 <X> T_16_12.lc_trk_g3_0
 (17 13)  (833 205)  (833 205)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (21 13)  (837 205)  (837 205)  routing T_16_12.tnl_op_3 <X> T_16_12.lc_trk_g3_3
 (22 13)  (838 205)  (838 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (839 205)  (839 205)  routing T_16_12.sp4_h_r_34 <X> T_16_12.lc_trk_g3_2
 (24 13)  (840 205)  (840 205)  routing T_16_12.sp4_h_r_34 <X> T_16_12.lc_trk_g3_2
 (26 13)  (842 205)  (842 205)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 205)  (843 205)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 205)  (844 205)  routing T_16_12.lc_trk_g3_3 <X> T_16_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 205)  (845 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 205)  (847 205)  routing T_16_12.lc_trk_g0_7 <X> T_16_12.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 205)  (852 205)  LC_6 Logic Functioning bit
 (37 13)  (853 205)  (853 205)  LC_6 Logic Functioning bit
 (38 13)  (854 205)  (854 205)  LC_6 Logic Functioning bit
 (39 13)  (855 205)  (855 205)  LC_6 Logic Functioning bit
 (40 13)  (856 205)  (856 205)  LC_6 Logic Functioning bit
 (42 13)  (858 205)  (858 205)  LC_6 Logic Functioning bit
 (48 13)  (864 205)  (864 205)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (19 14)  (835 206)  (835 206)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (29 14)  (845 206)  (845 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 206)  (847 206)  routing T_16_12.lc_trk_g0_6 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 206)  (848 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (40 14)  (856 206)  (856 206)  LC_7 Logic Functioning bit
 (41 14)  (857 206)  (857 206)  LC_7 Logic Functioning bit
 (50 14)  (866 206)  (866 206)  Cascade bit: LH_LC07_inmux02_5

 (3 15)  (819 207)  (819 207)  routing T_16_12.sp12_h_l_22 <X> T_16_12.sp12_v_t_22
 (29 15)  (845 207)  (845 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 207)  (847 207)  routing T_16_12.lc_trk_g0_6 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 207)  (852 207)  LC_7 Logic Functioning bit
 (40 15)  (856 207)  (856 207)  LC_7 Logic Functioning bit
 (41 15)  (857 207)  (857 207)  LC_7 Logic Functioning bit


LogicTile_17_12

 (16 0)  (890 192)  (890 192)  routing T_17_12.sp12_h_r_9 <X> T_17_12.lc_trk_g0_1
 (17 0)  (891 192)  (891 192)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_9 lc_trk_g0_1
 (25 0)  (899 192)  (899 192)  routing T_17_12.sp4_h_l_7 <X> T_17_12.lc_trk_g0_2
 (22 1)  (896 193)  (896 193)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (897 193)  (897 193)  routing T_17_12.sp4_h_l_7 <X> T_17_12.lc_trk_g0_2
 (24 1)  (898 193)  (898 193)  routing T_17_12.sp4_h_l_7 <X> T_17_12.lc_trk_g0_2
 (25 1)  (899 193)  (899 193)  routing T_17_12.sp4_h_l_7 <X> T_17_12.lc_trk_g0_2
 (0 2)  (874 194)  (874 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (1 2)  (875 194)  (875 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (889 194)  (889 194)  routing T_17_12.sp4_h_r_13 <X> T_17_12.lc_trk_g0_5
 (16 2)  (890 194)  (890 194)  routing T_17_12.sp4_h_r_13 <X> T_17_12.lc_trk_g0_5
 (17 2)  (891 194)  (891 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (892 194)  (892 194)  routing T_17_12.sp4_h_r_13 <X> T_17_12.lc_trk_g0_5
 (21 2)  (895 194)  (895 194)  routing T_17_12.lft_op_7 <X> T_17_12.lc_trk_g0_7
 (22 2)  (896 194)  (896 194)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (898 194)  (898 194)  routing T_17_12.lft_op_7 <X> T_17_12.lc_trk_g0_7
 (27 2)  (901 194)  (901 194)  routing T_17_12.lc_trk_g1_5 <X> T_17_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 194)  (903 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 194)  (904 194)  routing T_17_12.lc_trk_g1_5 <X> T_17_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 194)  (905 194)  routing T_17_12.lc_trk_g0_4 <X> T_17_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 194)  (906 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (910 194)  (910 194)  LC_1 Logic Functioning bit
 (38 2)  (912 194)  (912 194)  LC_1 Logic Functioning bit
 (39 2)  (913 194)  (913 194)  LC_1 Logic Functioning bit
 (41 2)  (915 194)  (915 194)  LC_1 Logic Functioning bit
 (43 2)  (917 194)  (917 194)  LC_1 Logic Functioning bit
 (14 3)  (888 195)  (888 195)  routing T_17_12.sp4_r_v_b_28 <X> T_17_12.lc_trk_g0_4
 (17 3)  (891 195)  (891 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (26 3)  (900 195)  (900 195)  routing T_17_12.lc_trk_g1_2 <X> T_17_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 195)  (901 195)  routing T_17_12.lc_trk_g1_2 <X> T_17_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 195)  (903 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (906 195)  (906 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (910 195)  (910 195)  LC_1 Logic Functioning bit
 (38 3)  (912 195)  (912 195)  LC_1 Logic Functioning bit
 (43 3)  (917 195)  (917 195)  LC_1 Logic Functioning bit
 (0 4)  (874 196)  (874 196)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (1 4)  (875 196)  (875 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (16 4)  (890 196)  (890 196)  routing T_17_12.sp12_h_r_9 <X> T_17_12.lc_trk_g1_1
 (17 4)  (891 196)  (891 196)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (25 4)  (899 196)  (899 196)  routing T_17_12.sp4_h_l_7 <X> T_17_12.lc_trk_g1_2
 (27 4)  (901 196)  (901 196)  routing T_17_12.lc_trk_g1_4 <X> T_17_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 196)  (903 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 196)  (904 196)  routing T_17_12.lc_trk_g1_4 <X> T_17_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 196)  (905 196)  routing T_17_12.lc_trk_g0_7 <X> T_17_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 196)  (906 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (910 196)  (910 196)  LC_2 Logic Functioning bit
 (38 4)  (912 196)  (912 196)  LC_2 Logic Functioning bit
 (39 4)  (913 196)  (913 196)  LC_2 Logic Functioning bit
 (43 4)  (917 196)  (917 196)  LC_2 Logic Functioning bit
 (45 4)  (919 196)  (919 196)  LC_2 Logic Functioning bit
 (46 4)  (920 196)  (920 196)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (924 196)  (924 196)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (874 197)  (874 197)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (1 5)  (875 197)  (875 197)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (22 5)  (896 197)  (896 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (897 197)  (897 197)  routing T_17_12.sp4_h_l_7 <X> T_17_12.lc_trk_g1_2
 (24 5)  (898 197)  (898 197)  routing T_17_12.sp4_h_l_7 <X> T_17_12.lc_trk_g1_2
 (25 5)  (899 197)  (899 197)  routing T_17_12.sp4_h_l_7 <X> T_17_12.lc_trk_g1_2
 (31 5)  (905 197)  (905 197)  routing T_17_12.lc_trk_g0_7 <X> T_17_12.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 197)  (910 197)  LC_2 Logic Functioning bit
 (38 5)  (912 197)  (912 197)  LC_2 Logic Functioning bit
 (39 5)  (913 197)  (913 197)  LC_2 Logic Functioning bit
 (43 5)  (917 197)  (917 197)  LC_2 Logic Functioning bit
 (14 6)  (888 198)  (888 198)  routing T_17_12.wire_logic_cluster/lc_4/out <X> T_17_12.lc_trk_g1_4
 (15 6)  (889 198)  (889 198)  routing T_17_12.lft_op_5 <X> T_17_12.lc_trk_g1_5
 (17 6)  (891 198)  (891 198)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (892 198)  (892 198)  routing T_17_12.lft_op_5 <X> T_17_12.lc_trk_g1_5
 (25 6)  (899 198)  (899 198)  routing T_17_12.lft_op_6 <X> T_17_12.lc_trk_g1_6
 (17 7)  (891 199)  (891 199)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (896 199)  (896 199)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (898 199)  (898 199)  routing T_17_12.lft_op_6 <X> T_17_12.lc_trk_g1_6
 (27 8)  (901 200)  (901 200)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 200)  (903 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 200)  (904 200)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 200)  (905 200)  routing T_17_12.lc_trk_g0_5 <X> T_17_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 200)  (906 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (910 200)  (910 200)  LC_4 Logic Functioning bit
 (37 8)  (911 200)  (911 200)  LC_4 Logic Functioning bit
 (38 8)  (912 200)  (912 200)  LC_4 Logic Functioning bit
 (39 8)  (913 200)  (913 200)  LC_4 Logic Functioning bit
 (40 8)  (914 200)  (914 200)  LC_4 Logic Functioning bit
 (42 8)  (916 200)  (916 200)  LC_4 Logic Functioning bit
 (43 8)  (917 200)  (917 200)  LC_4 Logic Functioning bit
 (27 9)  (901 201)  (901 201)  routing T_17_12.lc_trk_g1_1 <X> T_17_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 201)  (903 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 201)  (904 201)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (32 9)  (906 201)  (906 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (909 201)  (909 201)  routing T_17_12.lc_trk_g0_2 <X> T_17_12.input_2_4
 (36 9)  (910 201)  (910 201)  LC_4 Logic Functioning bit
 (38 9)  (912 201)  (912 201)  LC_4 Logic Functioning bit
 (41 9)  (915 201)  (915 201)  LC_4 Logic Functioning bit
 (43 9)  (917 201)  (917 201)  LC_4 Logic Functioning bit
 (22 12)  (896 204)  (896 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (897 204)  (897 204)  routing T_17_12.sp4_v_t_30 <X> T_17_12.lc_trk_g3_3
 (24 12)  (898 204)  (898 204)  routing T_17_12.sp4_v_t_30 <X> T_17_12.lc_trk_g3_3
 (0 14)  (874 206)  (874 206)  routing T_17_12.glb_netwk_4 <X> T_17_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 206)  (875 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_12

 (0 2)  (928 194)  (928 194)  routing T_18_12.glb_netwk_6 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (1 2)  (929 194)  (929 194)  routing T_18_12.glb_netwk_6 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (2 2)  (930 194)  (930 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (956 194)  (956 194)  routing T_18_12.lc_trk_g2_2 <X> T_18_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 194)  (957 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 194)  (960 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (962 194)  (962 194)  routing T_18_12.lc_trk_g1_3 <X> T_18_12.wire_logic_cluster/lc_1/in_3
 (35 2)  (963 194)  (963 194)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.input_2_1
 (39 2)  (967 194)  (967 194)  LC_1 Logic Functioning bit
 (45 2)  (973 194)  (973 194)  LC_1 Logic Functioning bit
 (52 2)  (980 194)  (980 194)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (1 3)  (929 195)  (929 195)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (26 3)  (954 195)  (954 195)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 195)  (955 195)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 195)  (956 195)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 195)  (957 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 195)  (958 195)  routing T_18_12.lc_trk_g2_2 <X> T_18_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (959 195)  (959 195)  routing T_18_12.lc_trk_g1_3 <X> T_18_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 195)  (960 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (961 195)  (961 195)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.input_2_1
 (35 3)  (963 195)  (963 195)  routing T_18_12.lc_trk_g2_7 <X> T_18_12.input_2_1
 (36 3)  (964 195)  (964 195)  LC_1 Logic Functioning bit
 (38 3)  (966 195)  (966 195)  LC_1 Logic Functioning bit
 (43 3)  (971 195)  (971 195)  LC_1 Logic Functioning bit
 (0 4)  (928 196)  (928 196)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_7/cen
 (1 4)  (929 196)  (929 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (949 196)  (949 196)  routing T_18_12.sp4_h_r_19 <X> T_18_12.lc_trk_g1_3
 (22 4)  (950 196)  (950 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (951 196)  (951 196)  routing T_18_12.sp4_h_r_19 <X> T_18_12.lc_trk_g1_3
 (24 4)  (952 196)  (952 196)  routing T_18_12.sp4_h_r_19 <X> T_18_12.lc_trk_g1_3
 (0 5)  (928 197)  (928 197)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_7/cen
 (1 5)  (929 197)  (929 197)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_7/cen
 (6 5)  (934 197)  (934 197)  routing T_18_12.sp4_h_l_38 <X> T_18_12.sp4_h_r_3
 (21 5)  (949 197)  (949 197)  routing T_18_12.sp4_h_r_19 <X> T_18_12.lc_trk_g1_3
 (22 9)  (950 201)  (950 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (22 10)  (950 202)  (950 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (951 202)  (951 202)  routing T_18_12.sp4_h_r_31 <X> T_18_12.lc_trk_g2_7
 (24 10)  (952 202)  (952 202)  routing T_18_12.sp4_h_r_31 <X> T_18_12.lc_trk_g2_7
 (21 11)  (949 203)  (949 203)  routing T_18_12.sp4_h_r_31 <X> T_18_12.lc_trk_g2_7
 (3 12)  (931 204)  (931 204)  routing T_18_12.sp12_v_b_1 <X> T_18_12.sp12_h_r_1
 (21 12)  (949 204)  (949 204)  routing T_18_12.sp4_v_t_22 <X> T_18_12.lc_trk_g3_3
 (22 12)  (950 204)  (950 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (951 204)  (951 204)  routing T_18_12.sp4_v_t_22 <X> T_18_12.lc_trk_g3_3
 (25 12)  (953 204)  (953 204)  routing T_18_12.rgt_op_2 <X> T_18_12.lc_trk_g3_2
 (3 13)  (931 205)  (931 205)  routing T_18_12.sp12_v_b_1 <X> T_18_12.sp12_h_r_1
 (21 13)  (949 205)  (949 205)  routing T_18_12.sp4_v_t_22 <X> T_18_12.lc_trk_g3_3
 (22 13)  (950 205)  (950 205)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (952 205)  (952 205)  routing T_18_12.rgt_op_2 <X> T_18_12.lc_trk_g3_2
 (0 14)  (928 206)  (928 206)  routing T_18_12.glb_netwk_4 <X> T_18_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 206)  (929 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (936 206)  (936 206)  routing T_18_12.sp4_v_t_47 <X> T_18_12.sp4_h_l_47
 (9 14)  (937 206)  (937 206)  routing T_18_12.sp4_v_t_47 <X> T_18_12.sp4_h_l_47


LogicTile_19_12

 (16 2)  (998 194)  (998 194)  routing T_19_12.sp12_h_r_13 <X> T_19_12.lc_trk_g0_5
 (17 2)  (999 194)  (999 194)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (22 3)  (1004 195)  (1004 195)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (1005 195)  (1005 195)  routing T_19_12.sp12_h_r_14 <X> T_19_12.lc_trk_g0_6
 (4 4)  (986 196)  (986 196)  routing T_19_12.sp4_h_l_44 <X> T_19_12.sp4_v_b_3
 (6 4)  (988 196)  (988 196)  routing T_19_12.sp4_h_l_44 <X> T_19_12.sp4_v_b_3
 (26 4)  (1008 196)  (1008 196)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_2/in_0
 (29 4)  (1011 196)  (1011 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 196)  (1012 196)  routing T_19_12.lc_trk_g0_5 <X> T_19_12.wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 196)  (1013 196)  routing T_19_12.lc_trk_g1_6 <X> T_19_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 196)  (1014 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 196)  (1016 196)  routing T_19_12.lc_trk_g1_6 <X> T_19_12.wire_logic_cluster/lc_2/in_3
 (37 4)  (1019 196)  (1019 196)  LC_2 Logic Functioning bit
 (39 4)  (1021 196)  (1021 196)  LC_2 Logic Functioning bit
 (40 4)  (1022 196)  (1022 196)  LC_2 Logic Functioning bit
 (42 4)  (1024 196)  (1024 196)  LC_2 Logic Functioning bit
 (5 5)  (987 197)  (987 197)  routing T_19_12.sp4_h_l_44 <X> T_19_12.sp4_v_b_3
 (26 5)  (1008 197)  (1008 197)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 197)  (1009 197)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 197)  (1010 197)  routing T_19_12.lc_trk_g3_7 <X> T_19_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 197)  (1011 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 197)  (1013 197)  routing T_19_12.lc_trk_g1_6 <X> T_19_12.wire_logic_cluster/lc_2/in_3
 (37 5)  (1019 197)  (1019 197)  LC_2 Logic Functioning bit
 (39 5)  (1021 197)  (1021 197)  LC_2 Logic Functioning bit
 (40 5)  (1022 197)  (1022 197)  LC_2 Logic Functioning bit
 (41 5)  (1023 197)  (1023 197)  LC_2 Logic Functioning bit
 (42 5)  (1024 197)  (1024 197)  LC_2 Logic Functioning bit
 (43 5)  (1025 197)  (1025 197)  LC_2 Logic Functioning bit
 (25 6)  (1007 198)  (1007 198)  routing T_19_12.sp4_h_r_14 <X> T_19_12.lc_trk_g1_6
 (22 7)  (1004 199)  (1004 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (1005 199)  (1005 199)  routing T_19_12.sp4_h_r_14 <X> T_19_12.lc_trk_g1_6
 (24 7)  (1006 199)  (1006 199)  routing T_19_12.sp4_h_r_14 <X> T_19_12.lc_trk_g1_6
 (11 8)  (993 200)  (993 200)  routing T_19_12.sp4_h_l_39 <X> T_19_12.sp4_v_b_8
 (13 8)  (995 200)  (995 200)  routing T_19_12.sp4_h_l_39 <X> T_19_12.sp4_v_b_8
 (25 8)  (1007 200)  (1007 200)  routing T_19_12.sp4_h_r_42 <X> T_19_12.lc_trk_g2_2
 (12 9)  (994 201)  (994 201)  routing T_19_12.sp4_h_l_39 <X> T_19_12.sp4_v_b_8
 (22 9)  (1004 201)  (1004 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1005 201)  (1005 201)  routing T_19_12.sp4_h_r_42 <X> T_19_12.lc_trk_g2_2
 (24 9)  (1006 201)  (1006 201)  routing T_19_12.sp4_h_r_42 <X> T_19_12.lc_trk_g2_2
 (25 9)  (1007 201)  (1007 201)  routing T_19_12.sp4_h_r_42 <X> T_19_12.lc_trk_g2_2
 (4 12)  (986 204)  (986 204)  routing T_19_12.sp4_v_t_44 <X> T_19_12.sp4_v_b_9
 (26 12)  (1008 204)  (1008 204)  routing T_19_12.lc_trk_g0_6 <X> T_19_12.wire_logic_cluster/lc_6/in_0
 (29 12)  (1011 204)  (1011 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 204)  (1012 204)  routing T_19_12.lc_trk_g0_5 <X> T_19_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 204)  (1014 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 204)  (1015 204)  routing T_19_12.lc_trk_g3_2 <X> T_19_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 204)  (1016 204)  routing T_19_12.lc_trk_g3_2 <X> T_19_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 204)  (1018 204)  LC_6 Logic Functioning bit
 (38 12)  (1020 204)  (1020 204)  LC_6 Logic Functioning bit
 (39 12)  (1021 204)  (1021 204)  LC_6 Logic Functioning bit
 (41 12)  (1023 204)  (1023 204)  LC_6 Logic Functioning bit
 (43 12)  (1025 204)  (1025 204)  LC_6 Logic Functioning bit
 (22 13)  (1004 205)  (1004 205)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (1006 205)  (1006 205)  routing T_19_12.tnr_op_2 <X> T_19_12.lc_trk_g3_2
 (26 13)  (1008 205)  (1008 205)  routing T_19_12.lc_trk_g0_6 <X> T_19_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 205)  (1011 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (1013 205)  (1013 205)  routing T_19_12.lc_trk_g3_2 <X> T_19_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 205)  (1014 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (1015 205)  (1015 205)  routing T_19_12.lc_trk_g2_2 <X> T_19_12.input_2_6
 (35 13)  (1017 205)  (1017 205)  routing T_19_12.lc_trk_g2_2 <X> T_19_12.input_2_6
 (37 13)  (1019 205)  (1019 205)  LC_6 Logic Functioning bit
 (39 13)  (1021 205)  (1021 205)  LC_6 Logic Functioning bit
 (42 13)  (1024 205)  (1024 205)  LC_6 Logic Functioning bit
 (21 14)  (1003 206)  (1003 206)  routing T_19_12.sp4_h_r_39 <X> T_19_12.lc_trk_g3_7
 (22 14)  (1004 206)  (1004 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1005 206)  (1005 206)  routing T_19_12.sp4_h_r_39 <X> T_19_12.lc_trk_g3_7
 (24 14)  (1006 206)  (1006 206)  routing T_19_12.sp4_h_r_39 <X> T_19_12.lc_trk_g3_7


LogicTile_20_12

 (0 0)  (1036 192)  (1036 192)  Negative Clock bit

 (2 2)  (1038 194)  (1038 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (5 2)  (1041 194)  (1041 194)  routing T_20_12.sp4_v_t_43 <X> T_20_12.sp4_h_l_37
 (0 3)  (1036 195)  (1036 195)  routing T_20_12.glb_netwk_1 <X> T_20_12.wire_logic_cluster/lc_7/clk
 (4 3)  (1040 195)  (1040 195)  routing T_20_12.sp4_v_t_43 <X> T_20_12.sp4_h_l_37
 (6 3)  (1042 195)  (1042 195)  routing T_20_12.sp4_v_t_43 <X> T_20_12.sp4_h_l_37
 (1 4)  (1037 196)  (1037 196)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (1036 197)  (1036 197)  routing T_20_12.glb_netwk_3 <X> T_20_12.wire_logic_cluster/lc_7/cen
 (11 8)  (1047 200)  (1047 200)  routing T_20_12.sp4_h_l_39 <X> T_20_12.sp4_v_b_8
 (13 8)  (1049 200)  (1049 200)  routing T_20_12.sp4_h_l_39 <X> T_20_12.sp4_v_b_8
 (27 8)  (1063 200)  (1063 200)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (1064 200)  (1064 200)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 200)  (1065 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1066 200)  (1066 200)  routing T_20_12.lc_trk_g3_4 <X> T_20_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 200)  (1068 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 200)  (1069 200)  routing T_20_12.lc_trk_g3_0 <X> T_20_12.wire_logic_cluster/lc_4/in_3
 (34 8)  (1070 200)  (1070 200)  routing T_20_12.lc_trk_g3_0 <X> T_20_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 200)  (1072 200)  LC_4 Logic Functioning bit
 (37 8)  (1073 200)  (1073 200)  LC_4 Logic Functioning bit
 (38 8)  (1074 200)  (1074 200)  LC_4 Logic Functioning bit
 (39 8)  (1075 200)  (1075 200)  LC_4 Logic Functioning bit
 (41 8)  (1077 200)  (1077 200)  LC_4 Logic Functioning bit
 (43 8)  (1079 200)  (1079 200)  LC_4 Logic Functioning bit
 (45 8)  (1081 200)  (1081 200)  LC_4 Logic Functioning bit
 (51 8)  (1087 200)  (1087 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (12 9)  (1048 201)  (1048 201)  routing T_20_12.sp4_h_l_39 <X> T_20_12.sp4_v_b_8
 (26 9)  (1062 201)  (1062 201)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (1063 201)  (1063 201)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (1064 201)  (1064 201)  routing T_20_12.lc_trk_g3_3 <X> T_20_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (1065 201)  (1065 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (1073 201)  (1073 201)  LC_4 Logic Functioning bit
 (39 9)  (1075 201)  (1075 201)  LC_4 Logic Functioning bit
 (22 12)  (1058 204)  (1058 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (16 13)  (1052 205)  (1052 205)  routing T_20_12.sp12_v_b_8 <X> T_20_12.lc_trk_g3_0
 (17 13)  (1053 205)  (1053 205)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (21 13)  (1057 205)  (1057 205)  routing T_20_12.sp4_r_v_b_43 <X> T_20_12.lc_trk_g3_3
 (0 14)  (1036 206)  (1036 206)  routing T_20_12.glb_netwk_4 <X> T_20_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 206)  (1037 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 15)  (1053 207)  (1053 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_21_12

 (0 2)  (1090 194)  (1090 194)  routing T_21_12.glb_netwk_7 <X> T_21_12.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 194)  (1091 194)  routing T_21_12.glb_netwk_7 <X> T_21_12.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 194)  (1092 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (1090 195)  (1090 195)  routing T_21_12.glb_netwk_7 <X> T_21_12.wire_logic_cluster/lc_7/clk
 (1 4)  (1091 196)  (1091 196)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1111 196)  (1111 196)  routing T_21_12.sp4_h_r_11 <X> T_21_12.lc_trk_g1_3
 (22 4)  (1112 196)  (1112 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1113 196)  (1113 196)  routing T_21_12.sp4_h_r_11 <X> T_21_12.lc_trk_g1_3
 (24 4)  (1114 196)  (1114 196)  routing T_21_12.sp4_h_r_11 <X> T_21_12.lc_trk_g1_3
 (0 5)  (1090 197)  (1090 197)  routing T_21_12.glb_netwk_3 <X> T_21_12.wire_logic_cluster/lc_7/cen
 (22 8)  (1112 200)  (1112 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (1113 200)  (1113 200)  routing T_21_12.sp4_v_t_30 <X> T_21_12.lc_trk_g2_3
 (24 8)  (1114 200)  (1114 200)  routing T_21_12.sp4_v_t_30 <X> T_21_12.lc_trk_g2_3
 (27 8)  (1117 200)  (1117 200)  routing T_21_12.lc_trk_g3_4 <X> T_21_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (1118 200)  (1118 200)  routing T_21_12.lc_trk_g3_4 <X> T_21_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (1119 200)  (1119 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1120 200)  (1120 200)  routing T_21_12.lc_trk_g3_4 <X> T_21_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (1122 200)  (1122 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1123 200)  (1123 200)  routing T_21_12.lc_trk_g2_3 <X> T_21_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (1126 200)  (1126 200)  LC_4 Logic Functioning bit
 (38 8)  (1128 200)  (1128 200)  LC_4 Logic Functioning bit
 (45 8)  (1135 200)  (1135 200)  LC_4 Logic Functioning bit
 (51 8)  (1141 200)  (1141 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (1116 201)  (1116 201)  routing T_21_12.lc_trk_g1_3 <X> T_21_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (1117 201)  (1117 201)  routing T_21_12.lc_trk_g1_3 <X> T_21_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (1119 201)  (1119 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (1121 201)  (1121 201)  routing T_21_12.lc_trk_g2_3 <X> T_21_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (1126 201)  (1126 201)  LC_4 Logic Functioning bit
 (37 9)  (1127 201)  (1127 201)  LC_4 Logic Functioning bit
 (38 9)  (1128 201)  (1128 201)  LC_4 Logic Functioning bit
 (39 9)  (1129 201)  (1129 201)  LC_4 Logic Functioning bit
 (40 9)  (1130 201)  (1130 201)  LC_4 Logic Functioning bit
 (42 9)  (1132 201)  (1132 201)  LC_4 Logic Functioning bit
 (5 10)  (1095 202)  (1095 202)  routing T_21_12.sp4_v_t_37 <X> T_21_12.sp4_h_l_43
 (4 11)  (1094 203)  (1094 203)  routing T_21_12.sp4_v_t_37 <X> T_21_12.sp4_h_l_43
 (6 11)  (1096 203)  (1096 203)  routing T_21_12.sp4_v_t_37 <X> T_21_12.sp4_h_l_43
 (8 13)  (1098 205)  (1098 205)  routing T_21_12.sp4_h_l_41 <X> T_21_12.sp4_v_b_10
 (9 13)  (1099 205)  (1099 205)  routing T_21_12.sp4_h_l_41 <X> T_21_12.sp4_v_b_10
 (10 13)  (1100 205)  (1100 205)  routing T_21_12.sp4_h_l_41 <X> T_21_12.sp4_v_b_10
 (0 14)  (1090 206)  (1090 206)  routing T_21_12.glb_netwk_4 <X> T_21_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 206)  (1091 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 15)  (1104 207)  (1104 207)  routing T_21_12.sp4_r_v_b_44 <X> T_21_12.lc_trk_g3_4
 (17 15)  (1107 207)  (1107 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_24_12

 (3 7)  (1255 199)  (1255 199)  routing T_24_12.sp12_h_l_23 <X> T_24_12.sp12_v_t_23


RAM_Tile_25_12

 (3 5)  (1309 197)  (1309 197)  routing T_25_12.sp12_h_l_23 <X> T_25_12.sp12_h_r_0
 (12 14)  (1318 206)  (1318 206)  routing T_25_12.sp4_v_t_40 <X> T_25_12.sp4_h_l_46
 (11 15)  (1317 207)  (1317 207)  routing T_25_12.sp4_v_t_40 <X> T_25_12.sp4_h_l_46
 (13 15)  (1319 207)  (1319 207)  routing T_25_12.sp4_v_t_40 <X> T_25_12.sp4_h_l_46


LogicTile_30_12

 (3 9)  (1567 201)  (1567 201)  routing T_30_12.sp12_h_l_22 <X> T_30_12.sp12_v_b_1


LogicTile_31_12

 (2 4)  (1620 196)  (1620 196)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (13 3)  (1739 195)  (1739 195)  routing T_33_12.span4_horz_31 <X> T_33_12.span4_vert_b_1
 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0



IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 178)  (0 178)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 185)  (1 185)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit


LogicTile_6_11

 (2 8)  (290 184)  (290 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_8_11

 (3 5)  (399 181)  (399 181)  routing T_8_11.sp12_h_l_23 <X> T_8_11.sp12_h_r_0


LogicTile_9_11

 (11 5)  (449 181)  (449 181)  routing T_9_11.sp4_h_l_44 <X> T_9_11.sp4_h_r_5
 (13 5)  (451 181)  (451 181)  routing T_9_11.sp4_h_l_44 <X> T_9_11.sp4_h_r_5


LogicTile_10_11

 (19 4)  (511 180)  (511 180)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_11_11

 (0 2)  (546 178)  (546 178)  routing T_11_11.glb_netwk_6 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (1 2)  (547 178)  (547 178)  routing T_11_11.glb_netwk_6 <X> T_11_11.wire_logic_cluster/lc_7/clk
 (2 2)  (548 178)  (548 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 3)  (554 179)  (554 179)  routing T_11_11.sp4_h_r_7 <X> T_11_11.sp4_v_t_36
 (9 3)  (555 179)  (555 179)  routing T_11_11.sp4_h_r_7 <X> T_11_11.sp4_v_t_36
 (10 3)  (556 179)  (556 179)  routing T_11_11.sp4_h_r_7 <X> T_11_11.sp4_v_t_36
 (0 4)  (546 180)  (546 180)  routing T_11_11.lc_trk_g3_3 <X> T_11_11.wire_logic_cluster/lc_7/cen
 (1 4)  (547 180)  (547 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (4 4)  (550 180)  (550 180)  routing T_11_11.sp4_v_t_38 <X> T_11_11.sp4_v_b_3
 (0 5)  (546 181)  (546 181)  routing T_11_11.lc_trk_g3_3 <X> T_11_11.wire_logic_cluster/lc_7/cen
 (1 5)  (547 181)  (547 181)  routing T_11_11.lc_trk_g3_3 <X> T_11_11.wire_logic_cluster/lc_7/cen
 (31 10)  (577 186)  (577 186)  routing T_11_11.lc_trk_g3_5 <X> T_11_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 186)  (578 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 186)  (579 186)  routing T_11_11.lc_trk_g3_5 <X> T_11_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 186)  (580 186)  routing T_11_11.lc_trk_g3_5 <X> T_11_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 186)  (582 186)  LC_5 Logic Functioning bit
 (37 10)  (583 186)  (583 186)  LC_5 Logic Functioning bit
 (38 10)  (584 186)  (584 186)  LC_5 Logic Functioning bit
 (39 10)  (585 186)  (585 186)  LC_5 Logic Functioning bit
 (45 10)  (591 186)  (591 186)  LC_5 Logic Functioning bit
 (47 10)  (593 186)  (593 186)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (36 11)  (582 187)  (582 187)  LC_5 Logic Functioning bit
 (37 11)  (583 187)  (583 187)  LC_5 Logic Functioning bit
 (38 11)  (584 187)  (584 187)  LC_5 Logic Functioning bit
 (39 11)  (585 187)  (585 187)  LC_5 Logic Functioning bit
 (10 12)  (556 188)  (556 188)  routing T_11_11.sp4_v_t_40 <X> T_11_11.sp4_h_r_10
 (21 12)  (567 188)  (567 188)  routing T_11_11.sp4_h_r_43 <X> T_11_11.lc_trk_g3_3
 (22 12)  (568 188)  (568 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (569 188)  (569 188)  routing T_11_11.sp4_h_r_43 <X> T_11_11.lc_trk_g3_3
 (24 12)  (570 188)  (570 188)  routing T_11_11.sp4_h_r_43 <X> T_11_11.lc_trk_g3_3
 (21 13)  (567 189)  (567 189)  routing T_11_11.sp4_h_r_43 <X> T_11_11.lc_trk_g3_3
 (0 14)  (546 190)  (546 190)  routing T_11_11.glb_netwk_4 <X> T_11_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 190)  (547 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (561 190)  (561 190)  routing T_11_11.sp4_v_t_32 <X> T_11_11.lc_trk_g3_5
 (16 14)  (562 190)  (562 190)  routing T_11_11.sp4_v_t_32 <X> T_11_11.lc_trk_g3_5
 (17 14)  (563 190)  (563 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5


LogicTile_12_11

 (17 0)  (617 176)  (617 176)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (618 176)  (618 176)  routing T_12_11.wire_logic_cluster/lc_1/out <X> T_12_11.lc_trk_g0_1
 (22 0)  (622 176)  (622 176)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (13 1)  (613 177)  (613 177)  routing T_12_11.sp4_v_t_44 <X> T_12_11.sp4_h_r_2
 (21 1)  (621 177)  (621 177)  routing T_12_11.sp4_r_v_b_32 <X> T_12_11.lc_trk_g0_3
 (0 2)  (600 178)  (600 178)  routing T_12_11.glb_netwk_6 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (1 2)  (601 178)  (601 178)  routing T_12_11.glb_netwk_6 <X> T_12_11.wire_logic_cluster/lc_7/clk
 (2 2)  (602 178)  (602 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (627 178)  (627 178)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 178)  (628 178)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 178)  (629 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 178)  (630 178)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 178)  (632 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 178)  (633 178)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 178)  (634 178)  routing T_12_11.lc_trk_g3_1 <X> T_12_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 178)  (636 178)  LC_1 Logic Functioning bit
 (37 2)  (637 178)  (637 178)  LC_1 Logic Functioning bit
 (39 2)  (639 178)  (639 178)  LC_1 Logic Functioning bit
 (43 2)  (643 178)  (643 178)  LC_1 Logic Functioning bit
 (45 2)  (645 178)  (645 178)  LC_1 Logic Functioning bit
 (46 2)  (646 178)  (646 178)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (52 2)  (652 178)  (652 178)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (28 3)  (628 179)  (628 179)  routing T_12_11.lc_trk_g2_1 <X> T_12_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 179)  (629 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 179)  (630 179)  routing T_12_11.lc_trk_g3_7 <X> T_12_11.wire_logic_cluster/lc_1/in_1
 (32 3)  (632 179)  (632 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (633 179)  (633 179)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.input_2_1
 (34 3)  (634 179)  (634 179)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.input_2_1
 (35 3)  (635 179)  (635 179)  routing T_12_11.lc_trk_g3_2 <X> T_12_11.input_2_1
 (37 3)  (637 179)  (637 179)  LC_1 Logic Functioning bit
 (39 3)  (639 179)  (639 179)  LC_1 Logic Functioning bit
 (53 3)  (653 179)  (653 179)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (601 180)  (601 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (622 180)  (622 180)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (623 180)  (623 180)  routing T_12_11.sp4_v_b_19 <X> T_12_11.lc_trk_g1_3
 (24 4)  (624 180)  (624 180)  routing T_12_11.sp4_v_b_19 <X> T_12_11.lc_trk_g1_3
 (29 4)  (629 180)  (629 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 180)  (632 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 180)  (633 180)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 180)  (634 180)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_2/in_3
 (41 4)  (641 180)  (641 180)  LC_2 Logic Functioning bit
 (43 4)  (643 180)  (643 180)  LC_2 Logic Functioning bit
 (0 5)  (600 181)  (600 181)  routing T_12_11.lc_trk_g1_3 <X> T_12_11.wire_logic_cluster/lc_7/cen
 (1 5)  (601 181)  (601 181)  routing T_12_11.lc_trk_g1_3 <X> T_12_11.wire_logic_cluster/lc_7/cen
 (22 5)  (622 181)  (622 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (623 181)  (623 181)  routing T_12_11.sp4_h_r_2 <X> T_12_11.lc_trk_g1_2
 (24 5)  (624 181)  (624 181)  routing T_12_11.sp4_h_r_2 <X> T_12_11.lc_trk_g1_2
 (25 5)  (625 181)  (625 181)  routing T_12_11.sp4_h_r_2 <X> T_12_11.lc_trk_g1_2
 (41 5)  (641 181)  (641 181)  LC_2 Logic Functioning bit
 (43 5)  (643 181)  (643 181)  LC_2 Logic Functioning bit
 (51 5)  (651 181)  (651 181)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (5 8)  (605 184)  (605 184)  routing T_12_11.sp4_v_b_6 <X> T_12_11.sp4_h_r_6
 (10 8)  (610 184)  (610 184)  routing T_12_11.sp4_v_t_39 <X> T_12_11.sp4_h_r_7
 (15 8)  (615 184)  (615 184)  routing T_12_11.tnr_op_1 <X> T_12_11.lc_trk_g2_1
 (17 8)  (617 184)  (617 184)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (29 8)  (629 184)  (629 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 184)  (632 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 184)  (634 184)  routing T_12_11.lc_trk_g1_2 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 184)  (636 184)  LC_4 Logic Functioning bit
 (37 8)  (637 184)  (637 184)  LC_4 Logic Functioning bit
 (38 8)  (638 184)  (638 184)  LC_4 Logic Functioning bit
 (39 8)  (639 184)  (639 184)  LC_4 Logic Functioning bit
 (51 8)  (651 184)  (651 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (6 9)  (606 185)  (606 185)  routing T_12_11.sp4_v_b_6 <X> T_12_11.sp4_h_r_6
 (30 9)  (630 185)  (630 185)  routing T_12_11.lc_trk_g0_3 <X> T_12_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 185)  (631 185)  routing T_12_11.lc_trk_g1_2 <X> T_12_11.wire_logic_cluster/lc_4/in_3
 (40 9)  (640 185)  (640 185)  LC_4 Logic Functioning bit
 (41 9)  (641 185)  (641 185)  LC_4 Logic Functioning bit
 (42 9)  (642 185)  (642 185)  LC_4 Logic Functioning bit
 (43 9)  (643 185)  (643 185)  LC_4 Logic Functioning bit
 (5 10)  (605 186)  (605 186)  routing T_12_11.sp4_v_t_37 <X> T_12_11.sp4_h_l_43
 (4 11)  (604 187)  (604 187)  routing T_12_11.sp4_v_t_37 <X> T_12_11.sp4_h_l_43
 (6 11)  (606 187)  (606 187)  routing T_12_11.sp4_v_t_37 <X> T_12_11.sp4_h_l_43
 (17 12)  (617 188)  (617 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (15 13)  (615 189)  (615 189)  routing T_12_11.tnr_op_0 <X> T_12_11.lc_trk_g3_0
 (17 13)  (617 189)  (617 189)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (18 13)  (618 189)  (618 189)  routing T_12_11.sp4_r_v_b_41 <X> T_12_11.lc_trk_g3_1
 (22 13)  (622 189)  (622 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (21 14)  (621 190)  (621 190)  routing T_12_11.sp4_v_t_26 <X> T_12_11.lc_trk_g3_7
 (22 14)  (622 190)  (622 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (623 190)  (623 190)  routing T_12_11.sp4_v_t_26 <X> T_12_11.lc_trk_g3_7
 (21 15)  (621 191)  (621 191)  routing T_12_11.sp4_v_t_26 <X> T_12_11.lc_trk_g3_7


LogicTile_13_11

 (10 4)  (664 180)  (664 180)  routing T_13_11.sp4_v_t_46 <X> T_13_11.sp4_h_r_4
 (26 6)  (680 182)  (680 182)  routing T_13_11.lc_trk_g1_6 <X> T_13_11.wire_logic_cluster/lc_3/in_0
 (28 6)  (682 182)  (682 182)  routing T_13_11.lc_trk_g2_4 <X> T_13_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 182)  (683 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 182)  (684 182)  routing T_13_11.lc_trk_g2_4 <X> T_13_11.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 182)  (685 182)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 182)  (686 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 182)  (687 182)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 182)  (688 182)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 182)  (690 182)  LC_3 Logic Functioning bit
 (38 6)  (692 182)  (692 182)  LC_3 Logic Functioning bit
 (41 6)  (695 182)  (695 182)  LC_3 Logic Functioning bit
 (43 6)  (697 182)  (697 182)  LC_3 Logic Functioning bit
 (46 6)  (700 182)  (700 182)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (12 7)  (666 183)  (666 183)  routing T_13_11.sp4_h_l_40 <X> T_13_11.sp4_v_t_40
 (22 7)  (676 183)  (676 183)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (680 183)  (680 183)  routing T_13_11.lc_trk_g1_6 <X> T_13_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 183)  (681 183)  routing T_13_11.lc_trk_g1_6 <X> T_13_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 183)  (683 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (37 7)  (691 183)  (691 183)  LC_3 Logic Functioning bit
 (39 7)  (693 183)  (693 183)  LC_3 Logic Functioning bit
 (41 7)  (695 183)  (695 183)  LC_3 Logic Functioning bit
 (43 7)  (697 183)  (697 183)  LC_3 Logic Functioning bit
 (14 11)  (668 187)  (668 187)  routing T_13_11.tnl_op_4 <X> T_13_11.lc_trk_g2_4
 (15 11)  (669 187)  (669 187)  routing T_13_11.tnl_op_4 <X> T_13_11.lc_trk_g2_4
 (17 11)  (671 187)  (671 187)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (15 14)  (669 190)  (669 190)  routing T_13_11.tnr_op_5 <X> T_13_11.lc_trk_g3_5
 (17 14)  (671 190)  (671 190)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5


LogicTile_14_11

 (15 0)  (723 176)  (723 176)  routing T_14_11.sp4_h_l_4 <X> T_14_11.lc_trk_g0_1
 (16 0)  (724 176)  (724 176)  routing T_14_11.sp4_h_l_4 <X> T_14_11.lc_trk_g0_1
 (17 0)  (725 176)  (725 176)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (726 176)  (726 176)  routing T_14_11.sp4_h_l_4 <X> T_14_11.lc_trk_g0_1
 (26 0)  (734 176)  (734 176)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 176)  (735 176)  routing T_14_11.lc_trk_g3_0 <X> T_14_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 176)  (736 176)  routing T_14_11.lc_trk_g3_0 <X> T_14_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 176)  (737 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 176)  (739 176)  routing T_14_11.lc_trk_g0_5 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 176)  (740 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (744 176)  (744 176)  LC_0 Logic Functioning bit
 (38 0)  (746 176)  (746 176)  LC_0 Logic Functioning bit
 (41 0)  (749 176)  (749 176)  LC_0 Logic Functioning bit
 (43 0)  (751 176)  (751 176)  LC_0 Logic Functioning bit
 (18 1)  (726 177)  (726 177)  routing T_14_11.sp4_h_l_4 <X> T_14_11.lc_trk_g0_1
 (26 1)  (734 177)  (734 177)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 177)  (736 177)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 177)  (737 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (37 1)  (745 177)  (745 177)  LC_0 Logic Functioning bit
 (39 1)  (747 177)  (747 177)  LC_0 Logic Functioning bit
 (41 1)  (749 177)  (749 177)  LC_0 Logic Functioning bit
 (43 1)  (751 177)  (751 177)  LC_0 Logic Functioning bit
 (46 1)  (754 177)  (754 177)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (15 2)  (723 178)  (723 178)  routing T_14_11.top_op_5 <X> T_14_11.lc_trk_g0_5
 (17 2)  (725 178)  (725 178)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (18 3)  (726 179)  (726 179)  routing T_14_11.top_op_5 <X> T_14_11.lc_trk_g0_5
 (28 6)  (736 182)  (736 182)  routing T_14_11.lc_trk_g2_0 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 182)  (737 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 182)  (740 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 182)  (741 182)  routing T_14_11.lc_trk_g2_2 <X> T_14_11.wire_logic_cluster/lc_3/in_3
 (40 6)  (748 182)  (748 182)  LC_3 Logic Functioning bit
 (29 7)  (737 183)  (737 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 183)  (739 183)  routing T_14_11.lc_trk_g2_2 <X> T_14_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 183)  (740 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (741 183)  (741 183)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.input_2_3
 (34 7)  (742 183)  (742 183)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.input_2_3
 (35 7)  (743 183)  (743 183)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.input_2_3
 (9 8)  (717 184)  (717 184)  routing T_14_11.sp4_v_t_42 <X> T_14_11.sp4_h_r_7
 (14 9)  (722 185)  (722 185)  routing T_14_11.tnl_op_0 <X> T_14_11.lc_trk_g2_0
 (15 9)  (723 185)  (723 185)  routing T_14_11.tnl_op_0 <X> T_14_11.lc_trk_g2_0
 (17 9)  (725 185)  (725 185)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (730 185)  (730 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (731 185)  (731 185)  routing T_14_11.sp4_h_l_15 <X> T_14_11.lc_trk_g2_2
 (24 9)  (732 185)  (732 185)  routing T_14_11.sp4_h_l_15 <X> T_14_11.lc_trk_g2_2
 (25 9)  (733 185)  (733 185)  routing T_14_11.sp4_h_l_15 <X> T_14_11.lc_trk_g2_2
 (22 11)  (730 187)  (730 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (731 187)  (731 187)  routing T_14_11.sp4_h_r_30 <X> T_14_11.lc_trk_g2_6
 (24 11)  (732 187)  (732 187)  routing T_14_11.sp4_h_r_30 <X> T_14_11.lc_trk_g2_6
 (25 11)  (733 187)  (733 187)  routing T_14_11.sp4_h_r_30 <X> T_14_11.lc_trk_g2_6
 (25 12)  (733 188)  (733 188)  routing T_14_11.sp4_h_r_42 <X> T_14_11.lc_trk_g3_2
 (16 13)  (724 189)  (724 189)  routing T_14_11.sp12_v_b_8 <X> T_14_11.lc_trk_g3_0
 (17 13)  (725 189)  (725 189)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (22 13)  (730 189)  (730 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (731 189)  (731 189)  routing T_14_11.sp4_h_r_42 <X> T_14_11.lc_trk_g3_2
 (24 13)  (732 189)  (732 189)  routing T_14_11.sp4_h_r_42 <X> T_14_11.lc_trk_g3_2
 (25 13)  (733 189)  (733 189)  routing T_14_11.sp4_h_r_42 <X> T_14_11.lc_trk_g3_2


LogicTile_15_11

 (0 2)  (762 178)  (762 178)  routing T_15_11.glb_netwk_6 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (1 2)  (763 178)  (763 178)  routing T_15_11.glb_netwk_6 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (2 2)  (764 178)  (764 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (768 178)  (768 178)  routing T_15_11.sp4_h_l_42 <X> T_15_11.sp4_v_t_37
 (22 10)  (784 186)  (784 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (785 186)  (785 186)  routing T_15_11.sp4_v_b_47 <X> T_15_11.lc_trk_g2_7
 (24 10)  (786 186)  (786 186)  routing T_15_11.sp4_v_b_47 <X> T_15_11.lc_trk_g2_7
 (8 11)  (770 187)  (770 187)  routing T_15_11.sp4_h_l_42 <X> T_15_11.sp4_v_t_42
 (8 12)  (770 188)  (770 188)  routing T_15_11.sp4_h_l_47 <X> T_15_11.sp4_h_r_10
 (22 12)  (784 188)  (784 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (785 188)  (785 188)  routing T_15_11.sp4_v_t_30 <X> T_15_11.lc_trk_g3_3
 (24 12)  (786 188)  (786 188)  routing T_15_11.sp4_v_t_30 <X> T_15_11.lc_trk_g3_3
 (27 12)  (789 188)  (789 188)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 188)  (790 188)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 188)  (791 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 188)  (792 188)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 188)  (793 188)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 188)  (794 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 188)  (795 188)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 188)  (797 188)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.input_2_6
 (38 12)  (800 188)  (800 188)  LC_6 Logic Functioning bit
 (41 12)  (803 188)  (803 188)  LC_6 Logic Functioning bit
 (43 12)  (805 188)  (805 188)  LC_6 Logic Functioning bit
 (45 12)  (807 188)  (807 188)  LC_6 Logic Functioning bit
 (52 12)  (814 188)  (814 188)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (788 189)  (788 189)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 189)  (789 189)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 189)  (790 189)  routing T_15_11.lc_trk_g3_3 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 189)  (791 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 189)  (792 189)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 189)  (793 189)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 189)  (794 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (795 189)  (795 189)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.input_2_6
 (34 13)  (796 189)  (796 189)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.input_2_6
 (35 13)  (797 189)  (797 189)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.input_2_6
 (39 13)  (801 189)  (801 189)  LC_6 Logic Functioning bit
 (41 13)  (803 189)  (803 189)  LC_6 Logic Functioning bit
 (43 13)  (805 189)  (805 189)  LC_6 Logic Functioning bit
 (0 14)  (762 190)  (762 190)  routing T_15_11.glb_netwk_4 <X> T_15_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 190)  (763 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (783 190)  (783 190)  routing T_15_11.sp4_h_r_39 <X> T_15_11.lc_trk_g3_7
 (22 14)  (784 190)  (784 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (785 190)  (785 190)  routing T_15_11.sp4_h_r_39 <X> T_15_11.lc_trk_g3_7
 (24 14)  (786 190)  (786 190)  routing T_15_11.sp4_h_r_39 <X> T_15_11.lc_trk_g3_7
 (25 14)  (787 190)  (787 190)  routing T_15_11.wire_logic_cluster/lc_6/out <X> T_15_11.lc_trk_g3_6
 (22 15)  (784 191)  (784 191)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_16_11

 (13 1)  (829 177)  (829 177)  routing T_16_11.sp4_v_t_44 <X> T_16_11.sp4_h_r_2
 (16 2)  (832 178)  (832 178)  routing T_16_11.sp12_h_r_13 <X> T_16_11.lc_trk_g0_5
 (17 2)  (833 178)  (833 178)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (26 4)  (842 180)  (842 180)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (843 180)  (843 180)  routing T_16_11.lc_trk_g1_0 <X> T_16_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 180)  (845 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 180)  (847 180)  routing T_16_11.lc_trk_g0_5 <X> T_16_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 180)  (848 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (852 180)  (852 180)  LC_2 Logic Functioning bit
 (37 4)  (853 180)  (853 180)  LC_2 Logic Functioning bit
 (38 4)  (854 180)  (854 180)  LC_2 Logic Functioning bit
 (39 4)  (855 180)  (855 180)  LC_2 Logic Functioning bit
 (41 4)  (857 180)  (857 180)  LC_2 Logic Functioning bit
 (43 4)  (859 180)  (859 180)  LC_2 Logic Functioning bit
 (14 5)  (830 181)  (830 181)  routing T_16_11.sp12_h_r_16 <X> T_16_11.lc_trk_g1_0
 (16 5)  (832 181)  (832 181)  routing T_16_11.sp12_h_r_16 <X> T_16_11.lc_trk_g1_0
 (17 5)  (833 181)  (833 181)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (26 5)  (842 181)  (842 181)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 181)  (843 181)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 181)  (844 181)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 181)  (845 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (36 5)  (852 181)  (852 181)  LC_2 Logic Functioning bit
 (38 5)  (854 181)  (854 181)  LC_2 Logic Functioning bit
 (21 6)  (837 182)  (837 182)  routing T_16_11.sp4_h_l_10 <X> T_16_11.lc_trk_g1_7
 (22 6)  (838 182)  (838 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (839 182)  (839 182)  routing T_16_11.sp4_h_l_10 <X> T_16_11.lc_trk_g1_7
 (24 6)  (840 182)  (840 182)  routing T_16_11.sp4_h_l_10 <X> T_16_11.lc_trk_g1_7
 (26 6)  (842 182)  (842 182)  routing T_16_11.lc_trk_g3_4 <X> T_16_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 182)  (843 182)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 182)  (844 182)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 182)  (845 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 182)  (846 182)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 182)  (847 182)  routing T_16_11.lc_trk_g2_4 <X> T_16_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 182)  (848 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 182)  (849 182)  routing T_16_11.lc_trk_g2_4 <X> T_16_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 182)  (852 182)  LC_3 Logic Functioning bit
 (37 6)  (853 182)  (853 182)  LC_3 Logic Functioning bit
 (39 6)  (855 182)  (855 182)  LC_3 Logic Functioning bit
 (43 6)  (859 182)  (859 182)  LC_3 Logic Functioning bit
 (46 6)  (862 182)  (862 182)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (866 182)  (866 182)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (837 183)  (837 183)  routing T_16_11.sp4_h_l_10 <X> T_16_11.lc_trk_g1_7
 (27 7)  (843 183)  (843 183)  routing T_16_11.lc_trk_g3_4 <X> T_16_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 183)  (844 183)  routing T_16_11.lc_trk_g3_4 <X> T_16_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 183)  (845 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 183)  (846 183)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 183)  (852 183)  LC_3 Logic Functioning bit
 (37 7)  (853 183)  (853 183)  LC_3 Logic Functioning bit
 (42 7)  (858 183)  (858 183)  LC_3 Logic Functioning bit
 (43 7)  (859 183)  (859 183)  LC_3 Logic Functioning bit
 (8 8)  (824 184)  (824 184)  routing T_16_11.sp4_h_l_46 <X> T_16_11.sp4_h_r_7
 (10 8)  (826 184)  (826 184)  routing T_16_11.sp4_h_l_46 <X> T_16_11.sp4_h_r_7
 (14 10)  (830 186)  (830 186)  routing T_16_11.sp4_h_r_44 <X> T_16_11.lc_trk_g2_4
 (22 10)  (838 186)  (838 186)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (839 186)  (839 186)  routing T_16_11.sp12_v_t_12 <X> T_16_11.lc_trk_g2_7
 (14 11)  (830 187)  (830 187)  routing T_16_11.sp4_h_r_44 <X> T_16_11.lc_trk_g2_4
 (15 11)  (831 187)  (831 187)  routing T_16_11.sp4_h_r_44 <X> T_16_11.lc_trk_g2_4
 (16 11)  (832 187)  (832 187)  routing T_16_11.sp4_h_r_44 <X> T_16_11.lc_trk_g2_4
 (17 11)  (833 187)  (833 187)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (9 12)  (825 188)  (825 188)  routing T_16_11.sp4_h_l_42 <X> T_16_11.sp4_h_r_10
 (10 12)  (826 188)  (826 188)  routing T_16_11.sp4_h_l_42 <X> T_16_11.sp4_h_r_10
 (14 14)  (830 190)  (830 190)  routing T_16_11.sp4_v_t_17 <X> T_16_11.lc_trk_g3_4
 (22 14)  (838 190)  (838 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (839 190)  (839 190)  routing T_16_11.sp4_h_r_31 <X> T_16_11.lc_trk_g3_7
 (24 14)  (840 190)  (840 190)  routing T_16_11.sp4_h_r_31 <X> T_16_11.lc_trk_g3_7
 (26 14)  (842 190)  (842 190)  routing T_16_11.lc_trk_g2_7 <X> T_16_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 190)  (843 190)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 190)  (845 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 190)  (846 190)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 190)  (847 190)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 190)  (848 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 190)  (849 190)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 190)  (850 190)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 190)  (852 190)  LC_7 Logic Functioning bit
 (38 14)  (854 190)  (854 190)  LC_7 Logic Functioning bit
 (41 14)  (857 190)  (857 190)  LC_7 Logic Functioning bit
 (43 14)  (859 190)  (859 190)  LC_7 Logic Functioning bit
 (16 15)  (832 191)  (832 191)  routing T_16_11.sp4_v_t_17 <X> T_16_11.lc_trk_g3_4
 (17 15)  (833 191)  (833 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (21 15)  (837 191)  (837 191)  routing T_16_11.sp4_h_r_31 <X> T_16_11.lc_trk_g3_7
 (26 15)  (842 191)  (842 191)  routing T_16_11.lc_trk_g2_7 <X> T_16_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 191)  (844 191)  routing T_16_11.lc_trk_g2_7 <X> T_16_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 191)  (845 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 191)  (846 191)  routing T_16_11.lc_trk_g1_7 <X> T_16_11.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 191)  (847 191)  routing T_16_11.lc_trk_g3_7 <X> T_16_11.wire_logic_cluster/lc_7/in_3
 (37 15)  (853 191)  (853 191)  LC_7 Logic Functioning bit
 (39 15)  (855 191)  (855 191)  LC_7 Logic Functioning bit
 (41 15)  (857 191)  (857 191)  LC_7 Logic Functioning bit
 (43 15)  (859 191)  (859 191)  LC_7 Logic Functioning bit


LogicTile_17_11

 (25 0)  (899 176)  (899 176)  routing T_17_11.sp4_h_l_7 <X> T_17_11.lc_trk_g0_2
 (22 1)  (896 177)  (896 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (897 177)  (897 177)  routing T_17_11.sp4_h_l_7 <X> T_17_11.lc_trk_g0_2
 (24 1)  (898 177)  (898 177)  routing T_17_11.sp4_h_l_7 <X> T_17_11.lc_trk_g0_2
 (25 1)  (899 177)  (899 177)  routing T_17_11.sp4_h_l_7 <X> T_17_11.lc_trk_g0_2
 (17 2)  (891 178)  (891 178)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (21 2)  (895 178)  (895 178)  routing T_17_11.sp4_h_l_10 <X> T_17_11.lc_trk_g0_7
 (22 2)  (896 178)  (896 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (897 178)  (897 178)  routing T_17_11.sp4_h_l_10 <X> T_17_11.lc_trk_g0_7
 (24 2)  (898 178)  (898 178)  routing T_17_11.sp4_h_l_10 <X> T_17_11.lc_trk_g0_7
 (21 3)  (895 179)  (895 179)  routing T_17_11.sp4_h_l_10 <X> T_17_11.lc_trk_g0_7
 (14 4)  (888 180)  (888 180)  routing T_17_11.sp4_h_l_5 <X> T_17_11.lc_trk_g1_0
 (14 5)  (888 181)  (888 181)  routing T_17_11.sp4_h_l_5 <X> T_17_11.lc_trk_g1_0
 (15 5)  (889 181)  (889 181)  routing T_17_11.sp4_h_l_5 <X> T_17_11.lc_trk_g1_0
 (16 5)  (890 181)  (890 181)  routing T_17_11.sp4_h_l_5 <X> T_17_11.lc_trk_g1_0
 (17 5)  (891 181)  (891 181)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 6)  (895 182)  (895 182)  routing T_17_11.lft_op_7 <X> T_17_11.lc_trk_g1_7
 (22 6)  (896 182)  (896 182)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (898 182)  (898 182)  routing T_17_11.lft_op_7 <X> T_17_11.lc_trk_g1_7
 (26 6)  (900 182)  (900 182)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 182)  (901 182)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 182)  (903 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 182)  (904 182)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 182)  (906 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 182)  (907 182)  routing T_17_11.lc_trk_g2_2 <X> T_17_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 182)  (910 182)  LC_3 Logic Functioning bit
 (38 6)  (912 182)  (912 182)  LC_3 Logic Functioning bit
 (41 6)  (915 182)  (915 182)  LC_3 Logic Functioning bit
 (42 6)  (916 182)  (916 182)  LC_3 Logic Functioning bit
 (43 6)  (917 182)  (917 182)  LC_3 Logic Functioning bit
 (26 7)  (900 183)  (900 183)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 183)  (903 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 183)  (904 183)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (905 183)  (905 183)  routing T_17_11.lc_trk_g2_2 <X> T_17_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 183)  (906 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (908 183)  (908 183)  routing T_17_11.lc_trk_g1_0 <X> T_17_11.input_2_3
 (36 7)  (910 183)  (910 183)  LC_3 Logic Functioning bit
 (38 7)  (912 183)  (912 183)  LC_3 Logic Functioning bit
 (43 7)  (917 183)  (917 183)  LC_3 Logic Functioning bit
 (1 8)  (875 184)  (875 184)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (15 8)  (889 184)  (889 184)  routing T_17_11.sp4_h_r_33 <X> T_17_11.lc_trk_g2_1
 (16 8)  (890 184)  (890 184)  routing T_17_11.sp4_h_r_33 <X> T_17_11.lc_trk_g2_1
 (17 8)  (891 184)  (891 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (892 184)  (892 184)  routing T_17_11.sp4_h_r_33 <X> T_17_11.lc_trk_g2_1
 (25 8)  (899 184)  (899 184)  routing T_17_11.sp4_h_r_42 <X> T_17_11.lc_trk_g2_2
 (29 8)  (903 184)  (903 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 184)  (904 184)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 184)  (906 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 184)  (907 184)  routing T_17_11.lc_trk_g2_1 <X> T_17_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 184)  (910 184)  LC_4 Logic Functioning bit
 (37 8)  (911 184)  (911 184)  LC_4 Logic Functioning bit
 (39 8)  (913 184)  (913 184)  LC_4 Logic Functioning bit
 (43 8)  (917 184)  (917 184)  LC_4 Logic Functioning bit
 (1 9)  (875 185)  (875 185)  routing T_17_11.glb_netwk_4 <X> T_17_11.glb2local_1
 (14 9)  (888 185)  (888 185)  routing T_17_11.tnl_op_0 <X> T_17_11.lc_trk_g2_0
 (15 9)  (889 185)  (889 185)  routing T_17_11.tnl_op_0 <X> T_17_11.lc_trk_g2_0
 (17 9)  (891 185)  (891 185)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (896 185)  (896 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (897 185)  (897 185)  routing T_17_11.sp4_h_r_42 <X> T_17_11.lc_trk_g2_2
 (24 9)  (898 185)  (898 185)  routing T_17_11.sp4_h_r_42 <X> T_17_11.lc_trk_g2_2
 (25 9)  (899 185)  (899 185)  routing T_17_11.sp4_h_r_42 <X> T_17_11.lc_trk_g2_2
 (26 9)  (900 185)  (900 185)  routing T_17_11.lc_trk_g2_2 <X> T_17_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 185)  (902 185)  routing T_17_11.lc_trk_g2_2 <X> T_17_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 185)  (903 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 185)  (904 185)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.wire_logic_cluster/lc_4/in_1
 (32 9)  (906 185)  (906 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (909 185)  (909 185)  routing T_17_11.lc_trk_g0_2 <X> T_17_11.input_2_4
 (36 9)  (910 185)  (910 185)  LC_4 Logic Functioning bit
 (37 9)  (911 185)  (911 185)  LC_4 Logic Functioning bit
 (42 9)  (916 185)  (916 185)  LC_4 Logic Functioning bit
 (43 9)  (917 185)  (917 185)  LC_4 Logic Functioning bit
 (4 10)  (878 186)  (878 186)  routing T_17_11.sp4_v_b_10 <X> T_17_11.sp4_v_t_43
 (6 10)  (880 186)  (880 186)  routing T_17_11.sp4_v_b_10 <X> T_17_11.sp4_v_t_43
 (16 10)  (890 186)  (890 186)  routing T_17_11.sp4_v_b_37 <X> T_17_11.lc_trk_g2_5
 (17 10)  (891 186)  (891 186)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (892 186)  (892 186)  routing T_17_11.sp4_v_b_37 <X> T_17_11.lc_trk_g2_5
 (26 10)  (900 186)  (900 186)  routing T_17_11.lc_trk_g0_5 <X> T_17_11.wire_logic_cluster/lc_5/in_0
 (32 10)  (906 186)  (906 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 186)  (907 186)  routing T_17_11.lc_trk_g2_0 <X> T_17_11.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 186)  (910 186)  LC_5 Logic Functioning bit
 (37 10)  (911 186)  (911 186)  LC_5 Logic Functioning bit
 (38 10)  (912 186)  (912 186)  LC_5 Logic Functioning bit
 (39 10)  (913 186)  (913 186)  LC_5 Logic Functioning bit
 (41 10)  (915 186)  (915 186)  LC_5 Logic Functioning bit
 (43 10)  (917 186)  (917 186)  LC_5 Logic Functioning bit
 (47 10)  (921 186)  (921 186)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (51 10)  (925 186)  (925 186)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (18 11)  (892 187)  (892 187)  routing T_17_11.sp4_v_b_37 <X> T_17_11.lc_trk_g2_5
 (29 11)  (903 187)  (903 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (910 187)  (910 187)  LC_5 Logic Functioning bit
 (37 11)  (911 187)  (911 187)  LC_5 Logic Functioning bit
 (38 11)  (912 187)  (912 187)  LC_5 Logic Functioning bit
 (39 11)  (913 187)  (913 187)  LC_5 Logic Functioning bit
 (40 11)  (914 187)  (914 187)  LC_5 Logic Functioning bit
 (42 11)  (916 187)  (916 187)  LC_5 Logic Functioning bit
 (46 11)  (920 187)  (920 187)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (48 11)  (922 187)  (922 187)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (53 11)  (927 187)  (927 187)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (26 12)  (900 188)  (900 188)  routing T_17_11.lc_trk_g3_5 <X> T_17_11.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 188)  (903 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 188)  (904 188)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 188)  (905 188)  routing T_17_11.lc_trk_g2_5 <X> T_17_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 188)  (906 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 188)  (907 188)  routing T_17_11.lc_trk_g2_5 <X> T_17_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 188)  (910 188)  LC_6 Logic Functioning bit
 (38 12)  (912 188)  (912 188)  LC_6 Logic Functioning bit
 (39 12)  (913 188)  (913 188)  LC_6 Logic Functioning bit
 (41 12)  (915 188)  (915 188)  LC_6 Logic Functioning bit
 (43 12)  (917 188)  (917 188)  LC_6 Logic Functioning bit
 (27 13)  (901 189)  (901 189)  routing T_17_11.lc_trk_g3_5 <X> T_17_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 189)  (902 189)  routing T_17_11.lc_trk_g3_5 <X> T_17_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 189)  (903 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 189)  (904 189)  routing T_17_11.lc_trk_g0_7 <X> T_17_11.wire_logic_cluster/lc_6/in_1
 (32 13)  (906 189)  (906 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (907 189)  (907 189)  routing T_17_11.lc_trk_g2_2 <X> T_17_11.input_2_6
 (35 13)  (909 189)  (909 189)  routing T_17_11.lc_trk_g2_2 <X> T_17_11.input_2_6
 (37 13)  (911 189)  (911 189)  LC_6 Logic Functioning bit
 (39 13)  (913 189)  (913 189)  LC_6 Logic Functioning bit
 (42 13)  (916 189)  (916 189)  LC_6 Logic Functioning bit
 (5 14)  (879 190)  (879 190)  routing T_17_11.sp4_v_t_38 <X> T_17_11.sp4_h_l_44
 (15 14)  (889 190)  (889 190)  routing T_17_11.sp4_h_l_24 <X> T_17_11.lc_trk_g3_5
 (16 14)  (890 190)  (890 190)  routing T_17_11.sp4_h_l_24 <X> T_17_11.lc_trk_g3_5
 (17 14)  (891 190)  (891 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (892 190)  (892 190)  routing T_17_11.sp4_h_l_24 <X> T_17_11.lc_trk_g3_5
 (4 15)  (878 191)  (878 191)  routing T_17_11.sp4_v_t_38 <X> T_17_11.sp4_h_l_44
 (6 15)  (880 191)  (880 191)  routing T_17_11.sp4_v_t_38 <X> T_17_11.sp4_h_l_44


LogicTile_18_11

 (14 0)  (942 176)  (942 176)  routing T_18_11.sp4_h_l_5 <X> T_18_11.lc_trk_g0_0
 (21 0)  (949 176)  (949 176)  routing T_18_11.bnr_op_3 <X> T_18_11.lc_trk_g0_3
 (22 0)  (950 176)  (950 176)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (27 0)  (955 176)  (955 176)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (956 176)  (956 176)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 176)  (957 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 176)  (959 176)  routing T_18_11.lc_trk_g1_6 <X> T_18_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 176)  (960 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 176)  (962 176)  routing T_18_11.lc_trk_g1_6 <X> T_18_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 176)  (964 176)  LC_0 Logic Functioning bit
 (38 0)  (966 176)  (966 176)  LC_0 Logic Functioning bit
 (43 0)  (971 176)  (971 176)  LC_0 Logic Functioning bit
 (45 0)  (973 176)  (973 176)  LC_0 Logic Functioning bit
 (14 1)  (942 177)  (942 177)  routing T_18_11.sp4_h_l_5 <X> T_18_11.lc_trk_g0_0
 (15 1)  (943 177)  (943 177)  routing T_18_11.sp4_h_l_5 <X> T_18_11.lc_trk_g0_0
 (16 1)  (944 177)  (944 177)  routing T_18_11.sp4_h_l_5 <X> T_18_11.lc_trk_g0_0
 (17 1)  (945 177)  (945 177)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (21 1)  (949 177)  (949 177)  routing T_18_11.bnr_op_3 <X> T_18_11.lc_trk_g0_3
 (22 1)  (950 177)  (950 177)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (951 177)  (951 177)  routing T_18_11.sp4_h_r_2 <X> T_18_11.lc_trk_g0_2
 (24 1)  (952 177)  (952 177)  routing T_18_11.sp4_h_r_2 <X> T_18_11.lc_trk_g0_2
 (25 1)  (953 177)  (953 177)  routing T_18_11.sp4_h_r_2 <X> T_18_11.lc_trk_g0_2
 (26 1)  (954 177)  (954 177)  routing T_18_11.lc_trk_g3_3 <X> T_18_11.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 177)  (955 177)  routing T_18_11.lc_trk_g3_3 <X> T_18_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 177)  (956 177)  routing T_18_11.lc_trk_g3_3 <X> T_18_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 177)  (957 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 177)  (958 177)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 177)  (959 177)  routing T_18_11.lc_trk_g1_6 <X> T_18_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 177)  (960 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (962 177)  (962 177)  routing T_18_11.lc_trk_g1_3 <X> T_18_11.input_2_0
 (35 1)  (963 177)  (963 177)  routing T_18_11.lc_trk_g1_3 <X> T_18_11.input_2_0
 (38 1)  (966 177)  (966 177)  LC_0 Logic Functioning bit
 (46 1)  (974 177)  (974 177)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (928 178)  (928 178)  routing T_18_11.glb_netwk_6 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (1 2)  (929 178)  (929 178)  routing T_18_11.glb_netwk_6 <X> T_18_11.wire_logic_cluster/lc_7/clk
 (2 2)  (930 178)  (930 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (934 178)  (934 178)  routing T_18_11.sp4_h_l_42 <X> T_18_11.sp4_v_t_37
 (28 2)  (956 178)  (956 178)  routing T_18_11.lc_trk_g2_2 <X> T_18_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (957 178)  (957 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 178)  (959 178)  routing T_18_11.lc_trk_g2_6 <X> T_18_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 178)  (960 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 178)  (961 178)  routing T_18_11.lc_trk_g2_6 <X> T_18_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (964 178)  (964 178)  LC_1 Logic Functioning bit
 (38 2)  (966 178)  (966 178)  LC_1 Logic Functioning bit
 (43 2)  (971 178)  (971 178)  LC_1 Logic Functioning bit
 (45 2)  (973 178)  (973 178)  LC_1 Logic Functioning bit
 (51 2)  (979 178)  (979 178)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (26 3)  (954 179)  (954 179)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.wire_logic_cluster/lc_1/in_0
 (27 3)  (955 179)  (955 179)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 179)  (956 179)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 179)  (957 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (958 179)  (958 179)  routing T_18_11.lc_trk_g2_2 <X> T_18_11.wire_logic_cluster/lc_1/in_1
 (31 3)  (959 179)  (959 179)  routing T_18_11.lc_trk_g2_6 <X> T_18_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 179)  (960 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (963 179)  (963 179)  routing T_18_11.lc_trk_g0_3 <X> T_18_11.input_2_1
 (39 3)  (967 179)  (967 179)  LC_1 Logic Functioning bit
 (1 4)  (929 180)  (929 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (949 180)  (949 180)  routing T_18_11.bnr_op_3 <X> T_18_11.lc_trk_g1_3
 (22 4)  (950 180)  (950 180)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (1 5)  (929 181)  (929 181)  routing T_18_11.lc_trk_g0_2 <X> T_18_11.wire_logic_cluster/lc_7/cen
 (21 5)  (949 181)  (949 181)  routing T_18_11.bnr_op_3 <X> T_18_11.lc_trk_g1_3
 (11 6)  (939 182)  (939 182)  routing T_18_11.sp4_v_b_2 <X> T_18_11.sp4_v_t_40
 (14 6)  (942 182)  (942 182)  routing T_18_11.lft_op_4 <X> T_18_11.lc_trk_g1_4
 (25 6)  (953 182)  (953 182)  routing T_18_11.lft_op_6 <X> T_18_11.lc_trk_g1_6
 (12 7)  (940 183)  (940 183)  routing T_18_11.sp4_v_b_2 <X> T_18_11.sp4_v_t_40
 (15 7)  (943 183)  (943 183)  routing T_18_11.lft_op_4 <X> T_18_11.lc_trk_g1_4
 (17 7)  (945 183)  (945 183)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (950 183)  (950 183)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (952 183)  (952 183)  routing T_18_11.lft_op_6 <X> T_18_11.lc_trk_g1_6
 (27 8)  (955 184)  (955 184)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 184)  (956 184)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 184)  (957 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 184)  (959 184)  routing T_18_11.lc_trk_g1_4 <X> T_18_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 184)  (960 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 184)  (962 184)  routing T_18_11.lc_trk_g1_4 <X> T_18_11.wire_logic_cluster/lc_4/in_3
 (36 8)  (964 184)  (964 184)  LC_4 Logic Functioning bit
 (38 8)  (966 184)  (966 184)  LC_4 Logic Functioning bit
 (43 8)  (971 184)  (971 184)  LC_4 Logic Functioning bit
 (45 8)  (973 184)  (973 184)  LC_4 Logic Functioning bit
 (47 8)  (975 184)  (975 184)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (22 9)  (950 185)  (950 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (951 185)  (951 185)  routing T_18_11.sp4_v_b_42 <X> T_18_11.lc_trk_g2_2
 (24 9)  (952 185)  (952 185)  routing T_18_11.sp4_v_b_42 <X> T_18_11.lc_trk_g2_2
 (29 9)  (957 185)  (957 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 185)  (958 185)  routing T_18_11.lc_trk_g3_2 <X> T_18_11.wire_logic_cluster/lc_4/in_1
 (32 9)  (960 185)  (960 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (962 185)  (962 185)  routing T_18_11.lc_trk_g1_3 <X> T_18_11.input_2_4
 (35 9)  (963 185)  (963 185)  routing T_18_11.lc_trk_g1_3 <X> T_18_11.input_2_4
 (38 9)  (966 185)  (966 185)  LC_4 Logic Functioning bit
 (25 10)  (953 186)  (953 186)  routing T_18_11.sp4_h_r_46 <X> T_18_11.lc_trk_g2_6
 (22 11)  (950 187)  (950 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (951 187)  (951 187)  routing T_18_11.sp4_h_r_46 <X> T_18_11.lc_trk_g2_6
 (24 11)  (952 187)  (952 187)  routing T_18_11.sp4_h_r_46 <X> T_18_11.lc_trk_g2_6
 (25 11)  (953 187)  (953 187)  routing T_18_11.sp4_h_r_46 <X> T_18_11.lc_trk_g2_6
 (21 12)  (949 188)  (949 188)  routing T_18_11.sp4_h_r_43 <X> T_18_11.lc_trk_g3_3
 (22 12)  (950 188)  (950 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (951 188)  (951 188)  routing T_18_11.sp4_h_r_43 <X> T_18_11.lc_trk_g3_3
 (24 12)  (952 188)  (952 188)  routing T_18_11.sp4_h_r_43 <X> T_18_11.lc_trk_g3_3
 (21 13)  (949 189)  (949 189)  routing T_18_11.sp4_h_r_43 <X> T_18_11.lc_trk_g3_3
 (22 13)  (950 189)  (950 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (951 189)  (951 189)  routing T_18_11.sp4_h_l_15 <X> T_18_11.lc_trk_g3_2
 (24 13)  (952 189)  (952 189)  routing T_18_11.sp4_h_l_15 <X> T_18_11.lc_trk_g3_2
 (25 13)  (953 189)  (953 189)  routing T_18_11.sp4_h_l_15 <X> T_18_11.lc_trk_g3_2
 (0 14)  (928 190)  (928 190)  routing T_18_11.glb_netwk_4 <X> T_18_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 190)  (929 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_19_11

 (0 2)  (982 178)  (982 178)  routing T_19_11.glb_netwk_6 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (1 2)  (983 178)  (983 178)  routing T_19_11.glb_netwk_6 <X> T_19_11.wire_logic_cluster/lc_7/clk
 (2 2)  (984 178)  (984 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (982 180)  (982 180)  routing T_19_11.lc_trk_g2_2 <X> T_19_11.wire_logic_cluster/lc_7/cen
 (1 4)  (983 180)  (983 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (22 4)  (1004 180)  (1004 180)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (1006 180)  (1006 180)  routing T_19_11.bot_op_3 <X> T_19_11.lc_trk_g1_3
 (26 4)  (1008 180)  (1008 180)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (1009 180)  (1009 180)  routing T_19_11.lc_trk_g3_2 <X> T_19_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (1010 180)  (1010 180)  routing T_19_11.lc_trk_g3_2 <X> T_19_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 180)  (1011 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1013 180)  (1013 180)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (1014 180)  (1014 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 180)  (1016 180)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 180)  (1018 180)  LC_2 Logic Functioning bit
 (38 4)  (1020 180)  (1020 180)  LC_2 Logic Functioning bit
 (43 4)  (1025 180)  (1025 180)  LC_2 Logic Functioning bit
 (45 4)  (1027 180)  (1027 180)  LC_2 Logic Functioning bit
 (51 4)  (1033 180)  (1033 180)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (1 5)  (983 181)  (983 181)  routing T_19_11.lc_trk_g2_2 <X> T_19_11.wire_logic_cluster/lc_7/cen
 (26 5)  (1008 181)  (1008 181)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 181)  (1009 181)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 181)  (1010 181)  routing T_19_11.lc_trk_g3_7 <X> T_19_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 181)  (1011 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 181)  (1012 181)  routing T_19_11.lc_trk_g3_2 <X> T_19_11.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 181)  (1013 181)  routing T_19_11.lc_trk_g1_6 <X> T_19_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 181)  (1014 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (1016 181)  (1016 181)  routing T_19_11.lc_trk_g1_3 <X> T_19_11.input_2_2
 (35 5)  (1017 181)  (1017 181)  routing T_19_11.lc_trk_g1_3 <X> T_19_11.input_2_2
 (39 5)  (1021 181)  (1021 181)  LC_2 Logic Functioning bit
 (22 7)  (1004 183)  (1004 183)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (1006 183)  (1006 183)  routing T_19_11.top_op_6 <X> T_19_11.lc_trk_g1_6
 (25 7)  (1007 183)  (1007 183)  routing T_19_11.top_op_6 <X> T_19_11.lc_trk_g1_6
 (25 8)  (1007 184)  (1007 184)  routing T_19_11.sp4_h_r_34 <X> T_19_11.lc_trk_g2_2
 (22 9)  (1004 185)  (1004 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1005 185)  (1005 185)  routing T_19_11.sp4_h_r_34 <X> T_19_11.lc_trk_g2_2
 (24 9)  (1006 185)  (1006 185)  routing T_19_11.sp4_h_r_34 <X> T_19_11.lc_trk_g2_2
 (5 10)  (987 186)  (987 186)  routing T_19_11.sp4_v_t_43 <X> T_19_11.sp4_h_l_43
 (6 11)  (988 187)  (988 187)  routing T_19_11.sp4_v_t_43 <X> T_19_11.sp4_h_l_43
 (22 13)  (1004 189)  (1004 189)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1005 189)  (1005 189)  routing T_19_11.sp4_v_b_42 <X> T_19_11.lc_trk_g3_2
 (24 13)  (1006 189)  (1006 189)  routing T_19_11.sp4_v_b_42 <X> T_19_11.lc_trk_g3_2
 (0 14)  (982 190)  (982 190)  routing T_19_11.glb_netwk_4 <X> T_19_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 190)  (983 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (987 190)  (987 190)  routing T_19_11.sp4_v_t_38 <X> T_19_11.sp4_h_l_44
 (19 14)  (1001 190)  (1001 190)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2
 (21 14)  (1003 190)  (1003 190)  routing T_19_11.sp4_h_r_39 <X> T_19_11.lc_trk_g3_7
 (22 14)  (1004 190)  (1004 190)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1005 190)  (1005 190)  routing T_19_11.sp4_h_r_39 <X> T_19_11.lc_trk_g3_7
 (24 14)  (1006 190)  (1006 190)  routing T_19_11.sp4_h_r_39 <X> T_19_11.lc_trk_g3_7
 (4 15)  (986 191)  (986 191)  routing T_19_11.sp4_v_t_38 <X> T_19_11.sp4_h_l_44
 (6 15)  (988 191)  (988 191)  routing T_19_11.sp4_v_t_38 <X> T_19_11.sp4_h_l_44


LogicTile_20_11

 (12 6)  (1048 182)  (1048 182)  routing T_20_11.sp4_v_t_40 <X> T_20_11.sp4_h_l_40
 (11 7)  (1047 183)  (1047 183)  routing T_20_11.sp4_v_t_40 <X> T_20_11.sp4_h_l_40


LogicTile_21_11

 (12 6)  (1102 182)  (1102 182)  routing T_21_11.sp4_v_t_40 <X> T_21_11.sp4_h_l_40
 (11 7)  (1101 183)  (1101 183)  routing T_21_11.sp4_v_t_40 <X> T_21_11.sp4_h_l_40
 (4 14)  (1094 190)  (1094 190)  routing T_21_11.sp4_h_r_9 <X> T_21_11.sp4_v_t_44
 (5 15)  (1095 191)  (1095 191)  routing T_21_11.sp4_h_r_9 <X> T_21_11.sp4_v_t_44


LogicTile_22_11

 (2 8)  (1146 184)  (1146 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (11 9)  (1155 185)  (1155 185)  routing T_22_11.sp4_h_l_37 <X> T_22_11.sp4_h_r_8
 (13 9)  (1157 185)  (1157 185)  routing T_22_11.sp4_h_l_37 <X> T_22_11.sp4_h_r_8


LogicTile_26_11

 (3 2)  (1351 178)  (1351 178)  routing T_26_11.sp12_v_t_23 <X> T_26_11.sp12_h_l_23
 (11 9)  (1359 185)  (1359 185)  routing T_26_11.sp4_h_l_45 <X> T_26_11.sp4_h_r_8


LogicTile_30_11

 (3 1)  (1567 177)  (1567 177)  routing T_30_11.sp12_h_l_23 <X> T_30_11.sp12_v_b_0
 (13 8)  (1577 184)  (1577 184)  routing T_30_11.sp4_h_l_45 <X> T_30_11.sp4_v_b_8
 (12 9)  (1576 185)  (1576 185)  routing T_30_11.sp4_h_l_45 <X> T_30_11.sp4_v_b_8


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0



IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0



LogicTile_12_10

 (3 0)  (603 160)  (603 160)  routing T_12_10.sp12_h_r_0 <X> T_12_10.sp12_v_b_0
 (3 1)  (603 161)  (603 161)  routing T_12_10.sp12_h_r_0 <X> T_12_10.sp12_v_b_0
 (19 6)  (619 166)  (619 166)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (5 8)  (605 168)  (605 168)  routing T_12_10.sp4_v_t_43 <X> T_12_10.sp4_h_r_6
 (28 8)  (628 168)  (628 168)  routing T_12_10.lc_trk_g2_5 <X> T_12_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 168)  (629 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 168)  (630 168)  routing T_12_10.lc_trk_g2_5 <X> T_12_10.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 168)  (631 168)  routing T_12_10.lc_trk_g2_7 <X> T_12_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 168)  (632 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 168)  (633 168)  routing T_12_10.lc_trk_g2_7 <X> T_12_10.wire_logic_cluster/lc_4/in_3
 (40 8)  (640 168)  (640 168)  LC_4 Logic Functioning bit
 (42 8)  (642 168)  (642 168)  LC_4 Logic Functioning bit
 (47 8)  (647 168)  (647 168)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (31 9)  (631 169)  (631 169)  routing T_12_10.lc_trk_g2_7 <X> T_12_10.wire_logic_cluster/lc_4/in_3
 (40 9)  (640 169)  (640 169)  LC_4 Logic Functioning bit
 (42 9)  (642 169)  (642 169)  LC_4 Logic Functioning bit
 (17 10)  (617 170)  (617 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (622 170)  (622 170)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (623 170)  (623 170)  routing T_12_10.sp4_v_b_47 <X> T_12_10.lc_trk_g2_7
 (24 10)  (624 170)  (624 170)  routing T_12_10.sp4_v_b_47 <X> T_12_10.lc_trk_g2_7
 (18 11)  (618 171)  (618 171)  routing T_12_10.sp4_r_v_b_37 <X> T_12_10.lc_trk_g2_5


LogicTile_13_10

 (0 2)  (654 162)  (654 162)  routing T_13_10.glb_netwk_6 <X> T_13_10.wire_logic_cluster/lc_7/clk
 (1 2)  (655 162)  (655 162)  routing T_13_10.glb_netwk_6 <X> T_13_10.wire_logic_cluster/lc_7/clk
 (2 2)  (656 162)  (656 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (654 164)  (654 164)  routing T_13_10.lc_trk_g3_3 <X> T_13_10.wire_logic_cluster/lc_7/cen
 (1 4)  (655 164)  (655 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (675 164)  (675 164)  routing T_13_10.sp4_h_r_19 <X> T_13_10.lc_trk_g1_3
 (22 4)  (676 164)  (676 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (677 164)  (677 164)  routing T_13_10.sp4_h_r_19 <X> T_13_10.lc_trk_g1_3
 (24 4)  (678 164)  (678 164)  routing T_13_10.sp4_h_r_19 <X> T_13_10.lc_trk_g1_3
 (0 5)  (654 165)  (654 165)  routing T_13_10.lc_trk_g3_3 <X> T_13_10.wire_logic_cluster/lc_7/cen
 (1 5)  (655 165)  (655 165)  routing T_13_10.lc_trk_g3_3 <X> T_13_10.wire_logic_cluster/lc_7/cen
 (21 5)  (675 165)  (675 165)  routing T_13_10.sp4_h_r_19 <X> T_13_10.lc_trk_g1_3
 (32 6)  (686 166)  (686 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 166)  (688 166)  routing T_13_10.lc_trk_g1_3 <X> T_13_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 166)  (690 166)  LC_3 Logic Functioning bit
 (37 6)  (691 166)  (691 166)  LC_3 Logic Functioning bit
 (38 6)  (692 166)  (692 166)  LC_3 Logic Functioning bit
 (39 6)  (693 166)  (693 166)  LC_3 Logic Functioning bit
 (45 6)  (699 166)  (699 166)  LC_3 Logic Functioning bit
 (52 6)  (706 166)  (706 166)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (31 7)  (685 167)  (685 167)  routing T_13_10.lc_trk_g1_3 <X> T_13_10.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 167)  (690 167)  LC_3 Logic Functioning bit
 (37 7)  (691 167)  (691 167)  LC_3 Logic Functioning bit
 (38 7)  (692 167)  (692 167)  LC_3 Logic Functioning bit
 (39 7)  (693 167)  (693 167)  LC_3 Logic Functioning bit
 (22 12)  (676 172)  (676 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (675 173)  (675 173)  routing T_13_10.sp4_r_v_b_43 <X> T_13_10.lc_trk_g3_3
 (0 14)  (654 174)  (654 174)  routing T_13_10.glb_netwk_4 <X> T_13_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 174)  (655 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_14_10

 (19 6)  (727 166)  (727 166)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_15_10

 (4 1)  (766 161)  (766 161)  routing T_15_10.sp4_v_t_42 <X> T_15_10.sp4_h_r_0
 (22 1)  (784 161)  (784 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (785 161)  (785 161)  routing T_15_10.sp4_h_r_2 <X> T_15_10.lc_trk_g0_2
 (24 1)  (786 161)  (786 161)  routing T_15_10.sp4_h_r_2 <X> T_15_10.lc_trk_g0_2
 (25 1)  (787 161)  (787 161)  routing T_15_10.sp4_h_r_2 <X> T_15_10.lc_trk_g0_2
 (9 8)  (771 168)  (771 168)  routing T_15_10.sp4_v_t_42 <X> T_15_10.sp4_h_r_7
 (21 8)  (783 168)  (783 168)  routing T_15_10.sp4_v_t_22 <X> T_15_10.lc_trk_g2_3
 (22 8)  (784 168)  (784 168)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (785 168)  (785 168)  routing T_15_10.sp4_v_t_22 <X> T_15_10.lc_trk_g2_3
 (27 8)  (789 168)  (789 168)  routing T_15_10.lc_trk_g3_2 <X> T_15_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 168)  (790 168)  routing T_15_10.lc_trk_g3_2 <X> T_15_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 168)  (791 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 168)  (794 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 168)  (795 168)  routing T_15_10.lc_trk_g2_3 <X> T_15_10.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 168)  (798 168)  LC_4 Logic Functioning bit
 (38 8)  (800 168)  (800 168)  LC_4 Logic Functioning bit
 (41 8)  (803 168)  (803 168)  LC_4 Logic Functioning bit
 (43 8)  (805 168)  (805 168)  LC_4 Logic Functioning bit
 (21 9)  (783 169)  (783 169)  routing T_15_10.sp4_v_t_22 <X> T_15_10.lc_trk_g2_3
 (26 9)  (788 169)  (788 169)  routing T_15_10.lc_trk_g3_3 <X> T_15_10.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 169)  (789 169)  routing T_15_10.lc_trk_g3_3 <X> T_15_10.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 169)  (790 169)  routing T_15_10.lc_trk_g3_3 <X> T_15_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 169)  (791 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 169)  (792 169)  routing T_15_10.lc_trk_g3_2 <X> T_15_10.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 169)  (793 169)  routing T_15_10.lc_trk_g2_3 <X> T_15_10.wire_logic_cluster/lc_4/in_3
 (37 9)  (799 169)  (799 169)  LC_4 Logic Functioning bit
 (39 9)  (801 169)  (801 169)  LC_4 Logic Functioning bit
 (41 9)  (803 169)  (803 169)  LC_4 Logic Functioning bit
 (43 9)  (805 169)  (805 169)  LC_4 Logic Functioning bit
 (27 10)  (789 170)  (789 170)  routing T_15_10.lc_trk_g3_1 <X> T_15_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 170)  (790 170)  routing T_15_10.lc_trk_g3_1 <X> T_15_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 170)  (791 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 170)  (794 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (798 170)  (798 170)  LC_5 Logic Functioning bit
 (37 10)  (799 170)  (799 170)  LC_5 Logic Functioning bit
 (39 10)  (801 170)  (801 170)  LC_5 Logic Functioning bit
 (43 10)  (805 170)  (805 170)  LC_5 Logic Functioning bit
 (50 10)  (812 170)  (812 170)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (788 171)  (788 171)  routing T_15_10.lc_trk_g2_3 <X> T_15_10.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 171)  (790 171)  routing T_15_10.lc_trk_g2_3 <X> T_15_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 171)  (791 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 171)  (793 171)  routing T_15_10.lc_trk_g0_2 <X> T_15_10.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 171)  (798 171)  LC_5 Logic Functioning bit
 (37 11)  (799 171)  (799 171)  LC_5 Logic Functioning bit
 (42 11)  (804 171)  (804 171)  LC_5 Logic Functioning bit
 (43 11)  (805 171)  (805 171)  LC_5 Logic Functioning bit
 (17 12)  (779 172)  (779 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (783 172)  (783 172)  routing T_15_10.sp4_v_t_14 <X> T_15_10.lc_trk_g3_3
 (22 12)  (784 172)  (784 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (785 172)  (785 172)  routing T_15_10.sp4_v_t_14 <X> T_15_10.lc_trk_g3_3
 (25 12)  (787 172)  (787 172)  routing T_15_10.sp4_v_t_23 <X> T_15_10.lc_trk_g3_2
 (18 13)  (780 173)  (780 173)  routing T_15_10.sp4_r_v_b_41 <X> T_15_10.lc_trk_g3_1
 (22 13)  (784 173)  (784 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (785 173)  (785 173)  routing T_15_10.sp4_v_t_23 <X> T_15_10.lc_trk_g3_2
 (25 13)  (787 173)  (787 173)  routing T_15_10.sp4_v_t_23 <X> T_15_10.lc_trk_g3_2


LogicTile_16_10

 (26 0)  (842 160)  (842 160)  routing T_16_10.lc_trk_g2_4 <X> T_16_10.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 160)  (843 160)  routing T_16_10.lc_trk_g3_6 <X> T_16_10.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 160)  (844 160)  routing T_16_10.lc_trk_g3_6 <X> T_16_10.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 160)  (845 160)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 160)  (846 160)  routing T_16_10.lc_trk_g3_6 <X> T_16_10.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 160)  (847 160)  routing T_16_10.lc_trk_g0_5 <X> T_16_10.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 160)  (848 160)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (852 160)  (852 160)  LC_0 Logic Functioning bit
 (38 0)  (854 160)  (854 160)  LC_0 Logic Functioning bit
 (43 0)  (859 160)  (859 160)  LC_0 Logic Functioning bit
 (45 0)  (861 160)  (861 160)  LC_0 Logic Functioning bit
 (51 0)  (867 160)  (867 160)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (28 1)  (844 161)  (844 161)  routing T_16_10.lc_trk_g2_4 <X> T_16_10.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 161)  (845 161)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 161)  (846 161)  routing T_16_10.lc_trk_g3_6 <X> T_16_10.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 161)  (848 161)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (850 161)  (850 161)  routing T_16_10.lc_trk_g1_3 <X> T_16_10.input_2_0
 (35 1)  (851 161)  (851 161)  routing T_16_10.lc_trk_g1_3 <X> T_16_10.input_2_0
 (39 1)  (855 161)  (855 161)  LC_0 Logic Functioning bit
 (0 2)  (816 162)  (816 162)  routing T_16_10.glb_netwk_6 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (1 2)  (817 162)  (817 162)  routing T_16_10.glb_netwk_6 <X> T_16_10.wire_logic_cluster/lc_7/clk
 (2 2)  (818 162)  (818 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (831 162)  (831 162)  routing T_16_10.lft_op_5 <X> T_16_10.lc_trk_g0_5
 (17 2)  (833 162)  (833 162)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (834 162)  (834 162)  routing T_16_10.lft_op_5 <X> T_16_10.lc_trk_g0_5
 (0 4)  (816 164)  (816 164)  routing T_16_10.lc_trk_g2_2 <X> T_16_10.wire_logic_cluster/lc_7/cen
 (1 4)  (817 164)  (817 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (22 4)  (838 164)  (838 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (839 164)  (839 164)  routing T_16_10.sp4_h_r_3 <X> T_16_10.lc_trk_g1_3
 (24 4)  (840 164)  (840 164)  routing T_16_10.sp4_h_r_3 <X> T_16_10.lc_trk_g1_3
 (1 5)  (817 165)  (817 165)  routing T_16_10.lc_trk_g2_2 <X> T_16_10.wire_logic_cluster/lc_7/cen
 (21 5)  (837 165)  (837 165)  routing T_16_10.sp4_h_r_3 <X> T_16_10.lc_trk_g1_3
 (25 8)  (841 168)  (841 168)  routing T_16_10.sp4_h_r_42 <X> T_16_10.lc_trk_g2_2
 (22 9)  (838 169)  (838 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (839 169)  (839 169)  routing T_16_10.sp4_h_r_42 <X> T_16_10.lc_trk_g2_2
 (24 9)  (840 169)  (840 169)  routing T_16_10.sp4_h_r_42 <X> T_16_10.lc_trk_g2_2
 (25 9)  (841 169)  (841 169)  routing T_16_10.sp4_h_r_42 <X> T_16_10.lc_trk_g2_2
 (14 10)  (830 170)  (830 170)  routing T_16_10.sp4_v_b_36 <X> T_16_10.lc_trk_g2_4
 (14 11)  (830 171)  (830 171)  routing T_16_10.sp4_v_b_36 <X> T_16_10.lc_trk_g2_4
 (16 11)  (832 171)  (832 171)  routing T_16_10.sp4_v_b_36 <X> T_16_10.lc_trk_g2_4
 (17 11)  (833 171)  (833 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (0 14)  (816 174)  (816 174)  routing T_16_10.glb_netwk_4 <X> T_16_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 174)  (817 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (841 174)  (841 174)  routing T_16_10.sp4_h_r_38 <X> T_16_10.lc_trk_g3_6
 (22 15)  (838 175)  (838 175)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (839 175)  (839 175)  routing T_16_10.sp4_h_r_38 <X> T_16_10.lc_trk_g3_6
 (24 15)  (840 175)  (840 175)  routing T_16_10.sp4_h_r_38 <X> T_16_10.lc_trk_g3_6


LogicTile_17_10

 (12 4)  (886 164)  (886 164)  routing T_17_10.sp4_v_t_40 <X> T_17_10.sp4_h_r_5
 (6 7)  (880 167)  (880 167)  routing T_17_10.sp4_h_r_3 <X> T_17_10.sp4_h_l_38
 (8 10)  (882 170)  (882 170)  routing T_17_10.sp4_v_t_42 <X> T_17_10.sp4_h_l_42
 (9 10)  (883 170)  (883 170)  routing T_17_10.sp4_v_t_42 <X> T_17_10.sp4_h_l_42
 (4 14)  (878 174)  (878 174)  routing T_17_10.sp4_v_b_9 <X> T_17_10.sp4_v_t_44


LogicTile_18_10

 (14 0)  (942 160)  (942 160)  routing T_18_10.sp4_h_l_5 <X> T_18_10.lc_trk_g0_0
 (22 0)  (950 160)  (950 160)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (14 1)  (942 161)  (942 161)  routing T_18_10.sp4_h_l_5 <X> T_18_10.lc_trk_g0_0
 (15 1)  (943 161)  (943 161)  routing T_18_10.sp4_h_l_5 <X> T_18_10.lc_trk_g0_0
 (16 1)  (944 161)  (944 161)  routing T_18_10.sp4_h_l_5 <X> T_18_10.lc_trk_g0_0
 (17 1)  (945 161)  (945 161)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (950 161)  (950 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (953 161)  (953 161)  routing T_18_10.sp4_r_v_b_33 <X> T_18_10.lc_trk_g0_2
 (0 2)  (928 162)  (928 162)  routing T_18_10.glb_netwk_6 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (1 2)  (929 162)  (929 162)  routing T_18_10.glb_netwk_6 <X> T_18_10.wire_logic_cluster/lc_7/clk
 (2 2)  (930 162)  (930 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (929 164)  (929 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (949 164)  (949 164)  routing T_18_10.sp4_h_r_11 <X> T_18_10.lc_trk_g1_3
 (22 4)  (950 164)  (950 164)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (951 164)  (951 164)  routing T_18_10.sp4_h_r_11 <X> T_18_10.lc_trk_g1_3
 (24 4)  (952 164)  (952 164)  routing T_18_10.sp4_h_r_11 <X> T_18_10.lc_trk_g1_3
 (28 4)  (956 164)  (956 164)  routing T_18_10.lc_trk_g2_3 <X> T_18_10.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 164)  (957 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 164)  (960 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (964 164)  (964 164)  LC_2 Logic Functioning bit
 (43 4)  (971 164)  (971 164)  LC_2 Logic Functioning bit
 (45 4)  (973 164)  (973 164)  LC_2 Logic Functioning bit
 (0 5)  (928 165)  (928 165)  routing T_18_10.lc_trk_g1_3 <X> T_18_10.wire_logic_cluster/lc_7/cen
 (1 5)  (929 165)  (929 165)  routing T_18_10.lc_trk_g1_3 <X> T_18_10.wire_logic_cluster/lc_7/cen
 (29 5)  (957 165)  (957 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 165)  (958 165)  routing T_18_10.lc_trk_g2_3 <X> T_18_10.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 165)  (959 165)  routing T_18_10.lc_trk_g0_3 <X> T_18_10.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 165)  (960 165)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (963 165)  (963 165)  routing T_18_10.lc_trk_g0_2 <X> T_18_10.input_2_2
 (37 5)  (965 165)  (965 165)  LC_2 Logic Functioning bit
 (39 5)  (967 165)  (967 165)  LC_2 Logic Functioning bit
 (46 5)  (974 165)  (974 165)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (29 6)  (957 166)  (957 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (960 166)  (960 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 166)  (961 166)  routing T_18_10.lc_trk_g2_0 <X> T_18_10.wire_logic_cluster/lc_3/in_3
 (37 6)  (965 166)  (965 166)  LC_3 Logic Functioning bit
 (39 6)  (967 166)  (967 166)  LC_3 Logic Functioning bit
 (45 6)  (973 166)  (973 166)  LC_3 Logic Functioning bit
 (51 6)  (979 166)  (979 166)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (26 7)  (954 167)  (954 167)  routing T_18_10.lc_trk_g3_2 <X> T_18_10.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 167)  (955 167)  routing T_18_10.lc_trk_g3_2 <X> T_18_10.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 167)  (956 167)  routing T_18_10.lc_trk_g3_2 <X> T_18_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 167)  (957 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (21 8)  (949 168)  (949 168)  routing T_18_10.rgt_op_3 <X> T_18_10.lc_trk_g2_3
 (22 8)  (950 168)  (950 168)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (952 168)  (952 168)  routing T_18_10.rgt_op_3 <X> T_18_10.lc_trk_g2_3
 (14 9)  (942 169)  (942 169)  routing T_18_10.sp4_r_v_b_32 <X> T_18_10.lc_trk_g2_0
 (17 9)  (945 169)  (945 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (16 10)  (944 170)  (944 170)  routing T_18_10.sp12_v_b_21 <X> T_18_10.lc_trk_g2_5
 (17 10)  (945 170)  (945 170)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (18 11)  (946 171)  (946 171)  routing T_18_10.sp12_v_b_21 <X> T_18_10.lc_trk_g2_5
 (22 12)  (950 172)  (950 172)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (952 172)  (952 172)  routing T_18_10.tnl_op_3 <X> T_18_10.lc_trk_g3_3
 (25 12)  (953 172)  (953 172)  routing T_18_10.sp4_h_r_42 <X> T_18_10.lc_trk_g3_2
 (13 13)  (941 173)  (941 173)  routing T_18_10.sp4_v_t_43 <X> T_18_10.sp4_h_r_11
 (21 13)  (949 173)  (949 173)  routing T_18_10.tnl_op_3 <X> T_18_10.lc_trk_g3_3
 (22 13)  (950 173)  (950 173)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (951 173)  (951 173)  routing T_18_10.sp4_h_r_42 <X> T_18_10.lc_trk_g3_2
 (24 13)  (952 173)  (952 173)  routing T_18_10.sp4_h_r_42 <X> T_18_10.lc_trk_g3_2
 (25 13)  (953 173)  (953 173)  routing T_18_10.sp4_h_r_42 <X> T_18_10.lc_trk_g3_2
 (0 14)  (928 174)  (928 174)  routing T_18_10.glb_netwk_4 <X> T_18_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 174)  (929 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (13 14)  (941 174)  (941 174)  routing T_18_10.sp4_h_r_11 <X> T_18_10.sp4_v_t_46
 (26 14)  (954 174)  (954 174)  routing T_18_10.lc_trk_g2_5 <X> T_18_10.wire_logic_cluster/lc_7/in_0
 (29 14)  (957 174)  (957 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 174)  (960 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 174)  (961 174)  routing T_18_10.lc_trk_g3_3 <X> T_18_10.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 174)  (962 174)  routing T_18_10.lc_trk_g3_3 <X> T_18_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 174)  (964 174)  LC_7 Logic Functioning bit
 (38 14)  (966 174)  (966 174)  LC_7 Logic Functioning bit
 (43 14)  (971 174)  (971 174)  LC_7 Logic Functioning bit
 (45 14)  (973 174)  (973 174)  LC_7 Logic Functioning bit
 (47 14)  (975 174)  (975 174)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (12 15)  (940 175)  (940 175)  routing T_18_10.sp4_h_r_11 <X> T_18_10.sp4_v_t_46
 (28 15)  (956 175)  (956 175)  routing T_18_10.lc_trk_g2_5 <X> T_18_10.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 175)  (957 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (959 175)  (959 175)  routing T_18_10.lc_trk_g3_3 <X> T_18_10.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 175)  (960 175)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (961 175)  (961 175)  routing T_18_10.lc_trk_g2_3 <X> T_18_10.input_2_7
 (35 15)  (963 175)  (963 175)  routing T_18_10.lc_trk_g2_3 <X> T_18_10.input_2_7
 (38 15)  (966 175)  (966 175)  LC_7 Logic Functioning bit


LogicTile_19_10

 (6 1)  (988 161)  (988 161)  routing T_19_10.sp4_h_l_37 <X> T_19_10.sp4_h_r_0
 (12 2)  (994 162)  (994 162)  routing T_19_10.sp4_v_t_39 <X> T_19_10.sp4_h_l_39
 (11 3)  (993 163)  (993 163)  routing T_19_10.sp4_v_t_39 <X> T_19_10.sp4_h_l_39
 (27 6)  (1009 166)  (1009 166)  routing T_19_10.lc_trk_g3_1 <X> T_19_10.wire_logic_cluster/lc_3/in_1
 (28 6)  (1010 166)  (1010 166)  routing T_19_10.lc_trk_g3_1 <X> T_19_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 166)  (1011 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (1014 166)  (1014 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 166)  (1015 166)  routing T_19_10.lc_trk_g2_0 <X> T_19_10.wire_logic_cluster/lc_3/in_3
 (37 6)  (1019 166)  (1019 166)  LC_3 Logic Functioning bit
 (39 6)  (1021 166)  (1021 166)  LC_3 Logic Functioning bit
 (37 7)  (1019 167)  (1019 167)  LC_3 Logic Functioning bit
 (39 7)  (1021 167)  (1021 167)  LC_3 Logic Functioning bit
 (47 7)  (1029 167)  (1029 167)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (14 8)  (996 168)  (996 168)  routing T_19_10.sp4_v_t_21 <X> T_19_10.lc_trk_g2_0
 (14 9)  (996 169)  (996 169)  routing T_19_10.sp4_v_t_21 <X> T_19_10.lc_trk_g2_0
 (16 9)  (998 169)  (998 169)  routing T_19_10.sp4_v_t_21 <X> T_19_10.lc_trk_g2_0
 (17 9)  (999 169)  (999 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (17 12)  (999 172)  (999 172)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (1000 173)  (1000 173)  routing T_19_10.sp4_r_v_b_41 <X> T_19_10.lc_trk_g3_1


LogicTile_20_10

 (0 2)  (1036 162)  (1036 162)  routing T_20_10.glb_netwk_6 <X> T_20_10.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 162)  (1037 162)  routing T_20_10.glb_netwk_6 <X> T_20_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 162)  (1038 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 8)  (1050 168)  (1050 168)  routing T_20_10.sp4_v_t_21 <X> T_20_10.lc_trk_g2_0
 (14 9)  (1050 169)  (1050 169)  routing T_20_10.sp4_v_t_21 <X> T_20_10.lc_trk_g2_0
 (16 9)  (1052 169)  (1052 169)  routing T_20_10.sp4_v_t_21 <X> T_20_10.lc_trk_g2_0
 (17 9)  (1053 169)  (1053 169)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (0 14)  (1036 174)  (1036 174)  routing T_20_10.glb_netwk_4 <X> T_20_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 174)  (1037 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (32 14)  (1068 174)  (1068 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (1069 174)  (1069 174)  routing T_20_10.lc_trk_g2_0 <X> T_20_10.wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 174)  (1072 174)  LC_7 Logic Functioning bit
 (37 14)  (1073 174)  (1073 174)  LC_7 Logic Functioning bit
 (38 14)  (1074 174)  (1074 174)  LC_7 Logic Functioning bit
 (39 14)  (1075 174)  (1075 174)  LC_7 Logic Functioning bit
 (45 14)  (1081 174)  (1081 174)  LC_7 Logic Functioning bit
 (53 14)  (1089 174)  (1089 174)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (36 15)  (1072 175)  (1072 175)  LC_7 Logic Functioning bit
 (37 15)  (1073 175)  (1073 175)  LC_7 Logic Functioning bit
 (38 15)  (1074 175)  (1074 175)  LC_7 Logic Functioning bit
 (39 15)  (1075 175)  (1075 175)  LC_7 Logic Functioning bit
 (44 15)  (1080 175)  (1080 175)  LC_7 Logic Functioning bit


LogicTile_21_10

 (0 2)  (1090 162)  (1090 162)  routing T_21_10.glb_netwk_6 <X> T_21_10.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 162)  (1091 162)  routing T_21_10.glb_netwk_6 <X> T_21_10.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 162)  (1092 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 4)  (1122 164)  (1122 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 164)  (1123 164)  routing T_21_10.lc_trk_g3_0 <X> T_21_10.wire_logic_cluster/lc_2/in_3
 (34 4)  (1124 164)  (1124 164)  routing T_21_10.lc_trk_g3_0 <X> T_21_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 164)  (1126 164)  LC_2 Logic Functioning bit
 (37 4)  (1127 164)  (1127 164)  LC_2 Logic Functioning bit
 (38 4)  (1128 164)  (1128 164)  LC_2 Logic Functioning bit
 (39 4)  (1129 164)  (1129 164)  LC_2 Logic Functioning bit
 (45 4)  (1135 164)  (1135 164)  LC_2 Logic Functioning bit
 (46 4)  (1136 164)  (1136 164)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (36 5)  (1126 165)  (1126 165)  LC_2 Logic Functioning bit
 (37 5)  (1127 165)  (1127 165)  LC_2 Logic Functioning bit
 (38 5)  (1128 165)  (1128 165)  LC_2 Logic Functioning bit
 (39 5)  (1129 165)  (1129 165)  LC_2 Logic Functioning bit
 (44 5)  (1134 165)  (1134 165)  LC_2 Logic Functioning bit
 (5 6)  (1095 166)  (1095 166)  routing T_21_10.sp4_v_t_38 <X> T_21_10.sp4_h_l_38
 (6 7)  (1096 167)  (1096 167)  routing T_21_10.sp4_v_t_38 <X> T_21_10.sp4_h_l_38
 (14 13)  (1104 173)  (1104 173)  routing T_21_10.sp4_h_r_24 <X> T_21_10.lc_trk_g3_0
 (15 13)  (1105 173)  (1105 173)  routing T_21_10.sp4_h_r_24 <X> T_21_10.lc_trk_g3_0
 (16 13)  (1106 173)  (1106 173)  routing T_21_10.sp4_h_r_24 <X> T_21_10.lc_trk_g3_0
 (17 13)  (1107 173)  (1107 173)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (0 14)  (1090 174)  (1090 174)  routing T_21_10.glb_netwk_4 <X> T_21_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 174)  (1091 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_22_10

 (8 5)  (1152 165)  (1152 165)  routing T_22_10.sp4_h_l_41 <X> T_22_10.sp4_v_b_4
 (9 5)  (1153 165)  (1153 165)  routing T_22_10.sp4_h_l_41 <X> T_22_10.sp4_v_b_4


LogicTile_24_10

 (4 4)  (1256 164)  (1256 164)  routing T_24_10.sp4_h_l_44 <X> T_24_10.sp4_v_b_3
 (6 4)  (1258 164)  (1258 164)  routing T_24_10.sp4_h_l_44 <X> T_24_10.sp4_v_b_3
 (5 5)  (1257 165)  (1257 165)  routing T_24_10.sp4_h_l_44 <X> T_24_10.sp4_v_b_3


LogicTile_26_10

 (2 14)  (1350 174)  (1350 174)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_10

 (4 9)  (1514 169)  (1514 169)  routing T_29_10.sp4_h_l_47 <X> T_29_10.sp4_h_r_6
 (6 9)  (1516 169)  (1516 169)  routing T_29_10.sp4_h_l_47 <X> T_29_10.sp4_h_r_6


IO_Tile_33_10

 (5 0)  (1731 160)  (1731 160)  routing T_33_10.span4_vert_b_9 <X> T_33_10.lc_trk_g0_1
 (7 0)  (1733 160)  (1733 160)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_b_9 lc_trk_g0_1
 (8 0)  (1734 160)  (1734 160)  routing T_33_10.span4_vert_b_9 <X> T_33_10.lc_trk_g0_1
 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1739 173)  (1739 173)  routing T_33_10.span4_horz_43 <X> T_33_10.span4_vert_b_3
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (16 14)  (1742 174)  (1742 174)  IOB_1 IO Functioning bit


IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9

 (7 8)  (499 152)  (499 152)  Column buffer control bit: LH_colbuf_cntl_1



LogicTile_11_9

 (7 13)  (553 157)  (553 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (553 159)  (553 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_9

 (7 13)  (607 157)  (607 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (11 10)  (665 154)  (665 154)  routing T_13_9.sp4_h_r_2 <X> T_13_9.sp4_v_t_45
 (13 10)  (667 154)  (667 154)  routing T_13_9.sp4_h_r_2 <X> T_13_9.sp4_v_t_45
 (12 11)  (666 155)  (666 155)  routing T_13_9.sp4_h_r_2 <X> T_13_9.sp4_v_t_45
 (7 13)  (661 157)  (661 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 13)  (715 157)  (715 157)  Column buffer control bit: LH_colbuf_cntl_4

 (13 14)  (721 158)  (721 158)  routing T_14_9.sp4_h_r_11 <X> T_14_9.sp4_v_t_46
 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6

 (12 15)  (720 159)  (720 159)  routing T_14_9.sp4_h_r_11 <X> T_14_9.sp4_v_t_46


LogicTile_15_9

 (36 10)  (798 154)  (798 154)  LC_5 Logic Functioning bit
 (37 10)  (799 154)  (799 154)  LC_5 Logic Functioning bit
 (38 10)  (800 154)  (800 154)  LC_5 Logic Functioning bit
 (39 10)  (801 154)  (801 154)  LC_5 Logic Functioning bit
 (40 10)  (802 154)  (802 154)  LC_5 Logic Functioning bit
 (41 10)  (803 154)  (803 154)  LC_5 Logic Functioning bit
 (42 10)  (804 154)  (804 154)  LC_5 Logic Functioning bit
 (43 10)  (805 154)  (805 154)  LC_5 Logic Functioning bit
 (46 10)  (808 154)  (808 154)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (36 11)  (798 155)  (798 155)  LC_5 Logic Functioning bit
 (37 11)  (799 155)  (799 155)  LC_5 Logic Functioning bit
 (38 11)  (800 155)  (800 155)  LC_5 Logic Functioning bit
 (39 11)  (801 155)  (801 155)  LC_5 Logic Functioning bit
 (40 11)  (802 155)  (802 155)  LC_5 Logic Functioning bit
 (41 11)  (803 155)  (803 155)  LC_5 Logic Functioning bit
 (42 11)  (804 155)  (804 155)  LC_5 Logic Functioning bit
 (43 11)  (805 155)  (805 155)  LC_5 Logic Functioning bit
 (53 11)  (815 155)  (815 155)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (2 12)  (764 156)  (764 156)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (10 8)  (826 152)  (826 152)  routing T_16_9.sp4_v_t_39 <X> T_16_9.sp4_h_r_7
 (7 13)  (823 157)  (823 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (3 3)  (877 147)  (877 147)  routing T_17_9.sp12_v_b_0 <X> T_17_9.sp12_h_l_23
 (3 6)  (877 150)  (877 150)  routing T_17_9.sp12_v_b_0 <X> T_17_9.sp12_v_t_23
 (7 8)  (881 152)  (881 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 13)  (881 157)  (881 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9

 (7 8)  (935 152)  (935 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3

 (3 12)  (931 156)  (931 156)  routing T_18_9.sp12_v_t_22 <X> T_18_9.sp12_h_r_1
 (7 13)  (935 157)  (935 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (935 158)  (935 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (935 159)  (935 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_9

 (32 0)  (1014 144)  (1014 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 144)  (1015 144)  routing T_19_9.lc_trk_g3_2 <X> T_19_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (1016 144)  (1016 144)  routing T_19_9.lc_trk_g3_2 <X> T_19_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (1018 144)  (1018 144)  LC_0 Logic Functioning bit
 (37 0)  (1019 144)  (1019 144)  LC_0 Logic Functioning bit
 (38 0)  (1020 144)  (1020 144)  LC_0 Logic Functioning bit
 (39 0)  (1021 144)  (1021 144)  LC_0 Logic Functioning bit
 (45 0)  (1027 144)  (1027 144)  LC_0 Logic Functioning bit
 (52 0)  (1034 144)  (1034 144)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (31 1)  (1013 145)  (1013 145)  routing T_19_9.lc_trk_g3_2 <X> T_19_9.wire_logic_cluster/lc_0/in_3
 (36 1)  (1018 145)  (1018 145)  LC_0 Logic Functioning bit
 (37 1)  (1019 145)  (1019 145)  LC_0 Logic Functioning bit
 (38 1)  (1020 145)  (1020 145)  LC_0 Logic Functioning bit
 (39 1)  (1021 145)  (1021 145)  LC_0 Logic Functioning bit
 (44 1)  (1026 145)  (1026 145)  LC_0 Logic Functioning bit
 (0 2)  (982 146)  (982 146)  routing T_19_9.glb_netwk_6 <X> T_19_9.wire_logic_cluster/lc_7/clk
 (1 2)  (983 146)  (983 146)  routing T_19_9.glb_netwk_6 <X> T_19_9.wire_logic_cluster/lc_7/clk
 (2 2)  (984 146)  (984 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (7 8)  (989 152)  (989 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (989 154)  (989 154)  Column buffer control bit: LH_colbuf_cntl_3

 (25 12)  (1007 156)  (1007 156)  routing T_19_9.sp4_h_r_42 <X> T_19_9.lc_trk_g3_2
 (7 13)  (989 157)  (989 157)  Column buffer control bit: LH_colbuf_cntl_4

 (22 13)  (1004 157)  (1004 157)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (1005 157)  (1005 157)  routing T_19_9.sp4_h_r_42 <X> T_19_9.lc_trk_g3_2
 (24 13)  (1006 157)  (1006 157)  routing T_19_9.sp4_h_r_42 <X> T_19_9.lc_trk_g3_2
 (25 13)  (1007 157)  (1007 157)  routing T_19_9.sp4_h_r_42 <X> T_19_9.lc_trk_g3_2
 (0 14)  (982 158)  (982 158)  routing T_19_9.glb_netwk_4 <X> T_19_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 158)  (983 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 14)  (989 158)  (989 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (989 159)  (989 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_9

 (0 2)  (1036 146)  (1036 146)  routing T_20_9.glb_netwk_6 <X> T_20_9.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 146)  (1037 146)  routing T_20_9.glb_netwk_6 <X> T_20_9.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 146)  (1038 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 6)  (1067 150)  (1067 150)  routing T_20_9.lc_trk_g3_7 <X> T_20_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (1068 150)  (1068 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1069 150)  (1069 150)  routing T_20_9.lc_trk_g3_7 <X> T_20_9.wire_logic_cluster/lc_3/in_3
 (34 6)  (1070 150)  (1070 150)  routing T_20_9.lc_trk_g3_7 <X> T_20_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 150)  (1072 150)  LC_3 Logic Functioning bit
 (37 6)  (1073 150)  (1073 150)  LC_3 Logic Functioning bit
 (38 6)  (1074 150)  (1074 150)  LC_3 Logic Functioning bit
 (39 6)  (1075 150)  (1075 150)  LC_3 Logic Functioning bit
 (45 6)  (1081 150)  (1081 150)  LC_3 Logic Functioning bit
 (52 6)  (1088 150)  (1088 150)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (31 7)  (1067 151)  (1067 151)  routing T_20_9.lc_trk_g3_7 <X> T_20_9.wire_logic_cluster/lc_3/in_3
 (36 7)  (1072 151)  (1072 151)  LC_3 Logic Functioning bit
 (37 7)  (1073 151)  (1073 151)  LC_3 Logic Functioning bit
 (38 7)  (1074 151)  (1074 151)  LC_3 Logic Functioning bit
 (39 7)  (1075 151)  (1075 151)  LC_3 Logic Functioning bit
 (44 7)  (1080 151)  (1080 151)  LC_3 Logic Functioning bit
 (7 8)  (1043 152)  (1043 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (1043 154)  (1043 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1043 157)  (1043 157)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (1036 158)  (1036 158)  routing T_20_9.glb_netwk_4 <X> T_20_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 158)  (1037 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 14)  (1043 158)  (1043 158)  Column buffer control bit: LH_colbuf_cntl_7

 (22 14)  (1058 158)  (1058 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (7 15)  (1043 159)  (1043 159)  Column buffer control bit: LH_colbuf_cntl_6

 (21 15)  (1057 159)  (1057 159)  routing T_20_9.sp4_r_v_b_47 <X> T_20_9.lc_trk_g3_7


LogicTile_21_9

 (7 10)  (1097 154)  (1097 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (1097 157)  (1097 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (1097 158)  (1097 158)  Column buffer control bit: LH_colbuf_cntl_7

 (7 15)  (1097 159)  (1097 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9

 (2 14)  (1512 158)  (1512 158)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_30_9



LogicTile_31_9



LogicTile_32_9

 (9 0)  (1681 144)  (1681 144)  routing T_32_9.sp4_h_l_47 <X> T_32_9.sp4_h_r_1
 (10 0)  (1682 144)  (1682 144)  routing T_32_9.sp4_h_l_47 <X> T_32_9.sp4_h_r_1


IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (13 1)  (1739 145)  (1739 145)  routing T_33_9.span4_horz_1 <X> T_33_9.span4_vert_b_0
 (14 1)  (1740 145)  (1740 145)  routing T_33_9.span4_horz_1 <X> T_33_9.span4_vert_b_0
 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0



IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8

 (7 15)  (295 143)  (295 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8

 (5 8)  (821 136)  (821 136)  routing T_16_8.sp4_v_t_43 <X> T_16_8.sp4_h_r_6
 (4 12)  (820 140)  (820 140)  routing T_16_8.sp4_v_t_44 <X> T_16_8.sp4_v_b_9


LogicTile_17_8



LogicTile_18_8



LogicTile_19_8

 (9 15)  (991 143)  (991 143)  routing T_19_8.sp4_v_b_2 <X> T_19_8.sp4_v_t_47
 (10 15)  (992 143)  (992 143)  routing T_19_8.sp4_v_b_2 <X> T_19_8.sp4_v_t_47


LogicTile_20_8

 (4 0)  (1040 128)  (1040 128)  routing T_20_8.sp4_h_l_43 <X> T_20_8.sp4_v_b_0
 (6 0)  (1042 128)  (1042 128)  routing T_20_8.sp4_h_l_43 <X> T_20_8.sp4_v_b_0
 (5 1)  (1041 129)  (1041 129)  routing T_20_8.sp4_h_l_43 <X> T_20_8.sp4_v_b_0
 (3 12)  (1039 140)  (1039 140)  routing T_20_8.sp12_v_t_22 <X> T_20_8.sp12_h_r_1


LogicTile_21_8

 (4 1)  (1094 129)  (1094 129)  routing T_21_8.sp4_v_t_42 <X> T_21_8.sp4_h_r_0


LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8

 (1 3)  (1307 131)  (1307 131)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_r_17
 (4 8)  (1310 136)  (1310 136)  routing T_25_8.sp4_h_l_37 <X> T_25_8.sp4_v_b_6
 (6 8)  (1312 136)  (1312 136)  routing T_25_8.sp4_h_l_37 <X> T_25_8.sp4_v_b_6
 (5 9)  (1311 137)  (1311 137)  routing T_25_8.sp4_h_l_37 <X> T_25_8.sp4_v_b_6


LogicTile_26_8



LogicTile_27_8



LogicTile_28_8

 (8 5)  (1464 133)  (1464 133)  routing T_28_8.sp4_h_l_41 <X> T_28_8.sp4_v_b_4
 (9 5)  (1465 133)  (1465 133)  routing T_28_8.sp4_h_l_41 <X> T_28_8.sp4_v_b_4


LogicTile_29_8



LogicTile_30_8

 (19 2)  (1583 130)  (1583 130)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0



IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_6_7

 (17 3)  (305 115)  (305 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 4)  (314 116)  (314 116)  routing T_6_7.lc_trk_g0_4 <X> T_6_7.wire_logic_cluster/lc_2/in_0
 (37 4)  (325 116)  (325 116)  LC_2 Logic Functioning bit
 (39 4)  (327 116)  (327 116)  LC_2 Logic Functioning bit
 (40 4)  (328 116)  (328 116)  LC_2 Logic Functioning bit
 (42 4)  (330 116)  (330 116)  LC_2 Logic Functioning bit
 (29 5)  (317 117)  (317 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (324 117)  (324 117)  LC_2 Logic Functioning bit
 (38 5)  (326 117)  (326 117)  LC_2 Logic Functioning bit
 (41 5)  (329 117)  (329 117)  LC_2 Logic Functioning bit
 (43 5)  (331 117)  (331 117)  LC_2 Logic Functioning bit
 (48 5)  (336 117)  (336 117)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (0 6)  (288 118)  (288 118)  routing T_6_7.glb_netwk_6 <X> T_6_7.glb2local_0
 (1 6)  (289 118)  (289 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (1 7)  (289 119)  (289 119)  routing T_6_7.glb_netwk_6 <X> T_6_7.glb2local_0


LogicTile_7_7

 (3 4)  (345 116)  (345 116)  routing T_7_7.sp12_v_b_0 <X> T_7_7.sp12_h_r_0
 (3 5)  (345 117)  (345 117)  routing T_7_7.sp12_v_b_0 <X> T_7_7.sp12_h_r_0


LogicTile_11_7

 (6 8)  (552 120)  (552 120)  routing T_11_7.sp4_v_t_38 <X> T_11_7.sp4_v_b_6
 (5 9)  (551 121)  (551 121)  routing T_11_7.sp4_v_t_38 <X> T_11_7.sp4_v_b_6


LogicTile_15_7

 (2 8)  (764 120)  (764 120)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_18_7

 (11 2)  (939 114)  (939 114)  routing T_18_7.sp4_h_l_44 <X> T_18_7.sp4_v_t_39


LogicTile_30_7

 (10 0)  (1574 112)  (1574 112)  routing T_30_7.sp4_v_t_45 <X> T_30_7.sp4_h_r_1


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (13 1)  (1739 113)  (1739 113)  routing T_33_7.span4_horz_25 <X> T_33_7.span4_vert_b_0
 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0



IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (17 5)  (0 101)  (0 101)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 105)  (0 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_4_6

 (3 5)  (183 101)  (183 101)  routing T_4_6.sp12_h_l_23 <X> T_4_6.sp12_h_r_0


LogicTile_6_6

 (3 5)  (291 101)  (291 101)  routing T_6_6.sp12_h_l_23 <X> T_6_6.sp12_h_r_0


LogicTile_13_6

 (19 11)  (673 107)  (673 107)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_14_6

 (2 8)  (710 104)  (710 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (3 12)  (711 108)  (711 108)  routing T_14_6.sp12_v_t_22 <X> T_14_6.sp12_h_r_1


LogicTile_16_6

 (3 7)  (819 103)  (819 103)  routing T_16_6.sp12_h_l_23 <X> T_16_6.sp12_v_t_23


LogicTile_17_6

 (5 15)  (879 111)  (879 111)  routing T_17_6.sp4_h_l_44 <X> T_17_6.sp4_v_t_44


LogicTile_22_6

 (8 9)  (1152 105)  (1152 105)  routing T_22_6.sp4_v_t_41 <X> T_22_6.sp4_v_b_7
 (10 9)  (1154 105)  (1154 105)  routing T_22_6.sp4_v_t_41 <X> T_22_6.sp4_v_b_7


LogicTile_24_6

 (11 12)  (1263 108)  (1263 108)  routing T_24_6.sp4_v_t_38 <X> T_24_6.sp4_v_b_11
 (13 12)  (1265 108)  (1265 108)  routing T_24_6.sp4_v_t_38 <X> T_24_6.sp4_v_b_11


LogicTile_26_6

 (3 13)  (1351 109)  (1351 109)  routing T_26_6.sp12_h_l_22 <X> T_26_6.sp12_h_r_1


LogicTile_30_6

 (19 7)  (1583 103)  (1583 103)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (4 4)  (1730 100)  (1730 100)  routing T_33_6.span4_vert_b_12 <X> T_33_6.lc_trk_g0_4
 (6 4)  (1732 100)  (1732 100)  routing T_33_6.span12_horz_13 <X> T_33_6.lc_trk_g0_5
 (7 4)  (1733 100)  (1733 100)  Enable bit of Mux _local_links/g0_mux_5 => span12_horz_13 lc_trk_g0_5
 (13 4)  (1739 100)  (1739 100)  routing T_33_6.lc_trk_g0_4 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (5 5)  (1731 101)  (1731 101)  routing T_33_6.span4_vert_b_12 <X> T_33_6.lc_trk_g0_4
 (7 5)  (1733 101)  (1733 101)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (13 10)  (1739 106)  (1739 106)  routing T_33_6.lc_trk_g0_5 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (14 13)  (1740 109)  (1740 109)  routing T_33_6.span4_vert_t_15 <X> T_33_6.span4_vert_b_3
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (16 14)  (1742 110)  (1742 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 81)  (0 81)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 88)  (1 88)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit


LogicTile_2_5

 (3 5)  (75 85)  (75 85)  routing T_2_5.sp12_h_l_23 <X> T_2_5.sp12_h_r_0


LogicTile_4_5

 (3 4)  (183 84)  (183 84)  routing T_4_5.sp12_v_t_23 <X> T_4_5.sp12_h_r_0


LogicTile_10_5

 (2 4)  (494 84)  (494 84)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_12_5

 (3 7)  (603 87)  (603 87)  routing T_12_5.sp12_h_l_23 <X> T_12_5.sp12_v_t_23


LogicTile_13_5

 (8 9)  (662 89)  (662 89)  routing T_13_5.sp4_h_l_42 <X> T_13_5.sp4_v_b_7
 (9 9)  (663 89)  (663 89)  routing T_13_5.sp4_h_l_42 <X> T_13_5.sp4_v_b_7


LogicTile_14_5

 (3 7)  (711 87)  (711 87)  routing T_14_5.sp12_h_l_23 <X> T_14_5.sp12_v_t_23


LogicTile_19_5

 (3 4)  (985 84)  (985 84)  routing T_19_5.sp12_v_t_23 <X> T_19_5.sp12_h_r_0


LogicTile_27_5

 (2 8)  (1404 88)  (1404 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_30_5

 (10 8)  (1574 88)  (1574 88)  routing T_30_5.sp4_v_t_39 <X> T_30_5.sp4_h_r_7
 (4 12)  (1568 92)  (1568 92)  routing T_30_5.sp4_h_l_44 <X> T_30_5.sp4_v_b_9
 (5 13)  (1569 93)  (1569 93)  routing T_30_5.sp4_h_l_44 <X> T_30_5.sp4_v_b_9


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (12 4)  (1738 84)  (1738 84)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 84)  (1739 84)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (12 5)  (1738 85)  (1738 85)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (4 8)  (1730 88)  (1730 88)  routing T_33_5.span4_vert_b_8 <X> T_33_5.lc_trk_g1_0
 (5 9)  (1731 89)  (1731 89)  routing T_33_5.span4_vert_b_8 <X> T_33_5.lc_trk_g1_0
 (7 9)  (1733 89)  (1733 89)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (12 10)  (1738 90)  (1738 90)  routing T_33_5.lc_trk_g1_0 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (5 14)  (1731 94)  (1731 94)  routing T_33_5.span4_horz_31 <X> T_33_5.lc_trk_g1_7
 (6 14)  (1732 94)  (1732 94)  routing T_33_5.span4_horz_31 <X> T_33_5.lc_trk_g1_7
 (7 14)  (1733 94)  (1733 94)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_31 lc_trk_g1_7
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit
 (8 15)  (1734 95)  (1734 95)  routing T_33_5.span4_horz_31 <X> T_33_5.lc_trk_g1_7


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 66)  (0 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 73)  (1 73)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_6_4

 (6 0)  (294 64)  (294 64)  routing T_6_4.sp4_v_t_44 <X> T_6_4.sp4_v_b_0
 (5 1)  (293 65)  (293 65)  routing T_6_4.sp4_v_t_44 <X> T_6_4.sp4_v_b_0
 (10 13)  (298 77)  (298 77)  routing T_6_4.sp4_h_r_5 <X> T_6_4.sp4_v_b_10


LogicTile_7_4

 (2 0)  (344 64)  (344 64)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


RAM_Tile_8_4

 (3 5)  (399 69)  (399 69)  routing T_8_4.sp12_h_l_23 <X> T_8_4.sp12_h_r_0
 (5 9)  (401 73)  (401 73)  routing T_8_4.sp4_h_r_6 <X> T_8_4.sp4_v_b_6


LogicTile_9_4

 (2 6)  (440 70)  (440 70)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_10_4

 (3 7)  (495 71)  (495 71)  routing T_10_4.sp12_h_l_23 <X> T_10_4.sp12_v_t_23


LogicTile_14_4

 (3 10)  (711 74)  (711 74)  routing T_14_4.sp12_v_t_22 <X> T_14_4.sp12_h_l_22


LogicTile_15_4

 (3 2)  (765 66)  (765 66)  routing T_15_4.sp12_v_t_23 <X> T_15_4.sp12_h_l_23
 (3 4)  (765 68)  (765 68)  routing T_15_4.sp12_v_t_23 <X> T_15_4.sp12_h_r_0


LogicTile_16_4

 (2 8)  (818 72)  (818 72)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (4 12)  (820 76)  (820 76)  routing T_16_4.sp4_v_t_44 <X> T_16_4.sp4_v_b_9


LogicTile_19_4

 (11 2)  (993 66)  (993 66)  routing T_19_4.sp4_h_l_44 <X> T_19_4.sp4_v_t_39


LogicTile_20_4

 (4 0)  (1040 64)  (1040 64)  routing T_20_4.sp4_v_t_37 <X> T_20_4.sp4_v_b_0


LogicTile_23_4

 (3 12)  (1201 76)  (1201 76)  routing T_23_4.sp12_v_t_22 <X> T_23_4.sp12_h_r_1


RAM_Tile_25_4

 (4 8)  (1310 72)  (1310 72)  routing T_25_4.sp4_v_t_43 <X> T_25_4.sp4_v_b_6


LogicTile_26_4

 (19 14)  (1367 78)  (1367 78)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_27_4

 (3 1)  (1405 65)  (1405 65)  routing T_27_4.sp12_h_l_23 <X> T_27_4.sp12_v_b_0


LogicTile_28_4

 (8 9)  (1464 73)  (1464 73)  routing T_28_4.sp4_v_t_41 <X> T_28_4.sp4_v_b_7
 (10 9)  (1466 73)  (1466 73)  routing T_28_4.sp4_v_t_41 <X> T_28_4.sp4_v_b_7


LogicTile_29_4

 (11 8)  (1521 72)  (1521 72)  routing T_29_4.sp4_h_l_39 <X> T_29_4.sp4_v_b_8
 (13 8)  (1523 72)  (1523 72)  routing T_29_4.sp4_h_l_39 <X> T_29_4.sp4_v_b_8
 (12 9)  (1522 73)  (1522 73)  routing T_29_4.sp4_h_l_39 <X> T_29_4.sp4_v_b_8


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 66)  (1731 66)  routing T_33_4.span4_vert_b_11 <X> T_33_4.lc_trk_g0_3
 (7 2)  (1733 66)  (1733 66)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 66)  (1734 66)  routing T_33_4.span4_vert_b_11 <X> T_33_4.lc_trk_g0_3
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_5 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g1_5 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (12 11)  (1738 75)  (1738 75)  routing T_33_4.lc_trk_g0_3 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 76)  (1731 76)  routing T_33_4.span4_vert_b_5 <X> T_33_4.lc_trk_g1_5
 (7 12)  (1733 76)  (1733 76)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (1734 77)  (1734 77)  routing T_33_4.span4_vert_b_5 <X> T_33_4.lc_trk_g1_5
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0



LogicTile_11_3

 (6 12)  (552 60)  (552 60)  routing T_11_3.sp4_v_t_43 <X> T_11_3.sp4_v_b_9
 (5 13)  (551 61)  (551 61)  routing T_11_3.sp4_v_t_43 <X> T_11_3.sp4_v_b_9


LogicTile_13_3

 (9 9)  (663 57)  (663 57)  routing T_13_3.sp4_v_t_46 <X> T_13_3.sp4_v_b_7
 (10 9)  (664 57)  (664 57)  routing T_13_3.sp4_v_t_46 <X> T_13_3.sp4_v_b_7


LogicTile_16_3

 (19 6)  (835 54)  (835 54)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_27_3

 (19 0)  (1421 48)  (1421 48)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_30_3

 (4 1)  (1568 49)  (1568 49)  routing T_30_3.sp4_v_t_42 <X> T_30_3.sp4_h_r_0


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (4 9)  (1730 57)  (1730 57)  routing T_33_3.span4_horz_24 <X> T_33_3.lc_trk_g1_0
 (5 9)  (1731 57)  (1731 57)  routing T_33_3.span4_horz_24 <X> T_33_3.lc_trk_g1_0
 (6 9)  (1732 57)  (1732 57)  routing T_33_3.span4_horz_24 <X> T_33_3.lc_trk_g1_0
 (7 9)  (1733 57)  (1733 57)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_24 lc_trk_g1_0
 (12 10)  (1738 58)  (1738 58)  routing T_33_3.lc_trk_g1_0 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



LogicTile_13_2

 (3 4)  (657 36)  (657 36)  routing T_13_2.sp12_v_t_23 <X> T_13_2.sp12_h_r_0


LogicTile_22_2

 (3 4)  (1147 36)  (1147 36)  routing T_22_2.sp12_v_t_23 <X> T_22_2.sp12_h_r_0
 (8 13)  (1152 45)  (1152 45)  routing T_22_2.sp4_v_t_42 <X> T_22_2.sp4_v_b_10
 (10 13)  (1154 45)  (1154 45)  routing T_22_2.sp4_v_t_42 <X> T_22_2.sp4_v_b_10


LogicTile_24_2

 (11 0)  (1263 32)  (1263 32)  routing T_24_2.sp4_v_t_46 <X> T_24_2.sp4_v_b_2
 (12 1)  (1264 33)  (1264 33)  routing T_24_2.sp4_v_t_46 <X> T_24_2.sp4_v_b_2


RAM_Tile_25_2

 (3 5)  (1309 37)  (1309 37)  routing T_25_2.sp12_h_l_23 <X> T_25_2.sp12_h_r_0


LogicTile_31_2

 (2 4)  (1620 36)  (1620 36)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (13 3)  (1739 35)  (1739 35)  routing T_33_2.span4_horz_31 <X> T_33_2.span4_vert_b_1
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g0_4 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (4 5)  (1730 37)  (1730 37)  routing T_33_2.span12_horz_20 <X> T_33_2.lc_trk_g0_4
 (6 5)  (1732 37)  (1732 37)  routing T_33_2.span12_horz_20 <X> T_33_2.lc_trk_g0_4
 (7 5)  (1733 37)  (1733 37)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_20 lc_trk_g0_4
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (12 10)  (1738 42)  (1738 42)  routing T_33_2.lc_trk_g1_4 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g1_4 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 44)  (1730 44)  routing T_33_2.span4_vert_b_12 <X> T_33_2.lc_trk_g1_4
 (5 13)  (1731 45)  (1731 45)  routing T_33_2.span4_vert_b_12 <X> T_33_2.lc_trk_g1_4
 (7 13)  (1733 45)  (1733 45)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit


IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0



LogicTile_6_1

 (10 9)  (298 25)  (298 25)  routing T_6_1.sp4_h_r_2 <X> T_6_1.sp4_v_b_7


LogicTile_7_1

 (19 14)  (361 30)  (361 30)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_13_1

 (4 4)  (658 20)  (658 20)  routing T_13_1.sp4_v_t_42 <X> T_13_1.sp4_v_b_3
 (6 4)  (660 20)  (660 20)  routing T_13_1.sp4_v_t_42 <X> T_13_1.sp4_v_b_3


LogicTile_16_1

 (3 10)  (819 26)  (819 26)  routing T_16_1.sp12_v_t_22 <X> T_16_1.sp12_h_l_22


LogicTile_18_1

 (3 12)  (931 28)  (931 28)  routing T_18_1.sp12_v_t_22 <X> T_18_1.sp12_h_r_1


LogicTile_19_1

 (3 4)  (985 20)  (985 20)  routing T_19_1.sp12_v_t_23 <X> T_19_1.sp12_h_r_0


LogicTile_21_1

 (19 14)  (1109 30)  (1109 30)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_24_1

 (11 8)  (1263 24)  (1263 24)  routing T_24_1.sp4_h_l_39 <X> T_24_1.sp4_v_b_8
 (13 8)  (1265 24)  (1265 24)  routing T_24_1.sp4_h_l_39 <X> T_24_1.sp4_v_b_8
 (12 9)  (1264 25)  (1264 25)  routing T_24_1.sp4_h_l_39 <X> T_24_1.sp4_v_b_8


RAM_Tile_25_1

 (3 4)  (1309 20)  (1309 20)  routing T_25_1.sp12_v_t_23 <X> T_25_1.sp12_h_r_0


LogicTile_30_1

 (13 1)  (1577 17)  (1577 17)  routing T_30_1.sp4_v_t_44 <X> T_30_1.sp4_h_r_2


LogicTile_31_1

 (2 4)  (1620 20)  (1620 20)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 5)  (1621 21)  (1621 21)  routing T_31_1.sp12_h_l_23 <X> T_31_1.sp12_h_r_0
 (19 13)  (1637 29)  (1637 29)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


IO_Tile_33_1

 (12 0)  (1738 16)  (1738 16)  routing T_33_1.span4_horz_25 <X> T_33_1.span4_vert_t_12
 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (12 2)  (1738 18)  (1738 18)  routing T_33_1.span4_horz_31 <X> T_33_1.span4_vert_t_13
 (4 3)  (1730 19)  (1730 19)  routing T_33_1.span4_horz_26 <X> T_33_1.lc_trk_g0_2
 (5 3)  (1731 19)  (1731 19)  routing T_33_1.span4_horz_26 <X> T_33_1.lc_trk_g0_2
 (6 3)  (1732 19)  (1732 19)  routing T_33_1.span4_horz_26 <X> T_33_1.lc_trk_g0_2
 (7 3)  (1733 19)  (1733 19)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_26 lc_trk_g0_2
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (5 4)  (1731 20)  (1731 20)  routing T_33_1.span4_vert_b_5 <X> T_33_1.lc_trk_g0_5
 (7 4)  (1733 20)  (1733 20)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (8 5)  (1734 21)  (1734 21)  routing T_33_1.span4_vert_b_5 <X> T_33_1.lc_trk_g0_5
 (12 5)  (1738 21)  (1738 21)  routing T_33_1.lc_trk_g0_2 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (13 10)  (1739 26)  (1739 26)  routing T_33_1.lc_trk_g0_5 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0

 (4 10)  (196 4)  (196 4)  routing T_4_0.span4_horz_r_10 <X> T_4_0.lc_trk_g1_2
 (12 10)  (214 4)  (214 4)  routing T_4_0.lc_trk_g1_2 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (5 11)  (197 5)  (197 5)  routing T_4_0.span4_horz_r_10 <X> T_4_0.lc_trk_g1_2
 (7 11)  (199 5)  (199 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_10 lc_trk_g1_2
 (12 11)  (214 5)  (214 5)  routing T_4_0.lc_trk_g1_2 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (215 5)  (215 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (16 14)  (184 0)  (184 0)  IOB_1 IO Functioning bit


IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0

 (6 6)  (306 8)  (306 8)  routing T_6_0.span4_vert_7 <X> T_6_0.lc_trk_g0_7
 (7 6)  (307 8)  (307 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_7 lc_trk_g0_7
 (8 6)  (308 8)  (308 8)  routing T_6_0.span4_vert_7 <X> T_6_0.lc_trk_g0_7
 (12 6)  (322 8)  (322 8)  routing T_6_0.span4_vert_37 <X> T_6_0.span4_horz_l_14
 (10 10)  (320 4)  (320 4)  routing T_6_0.lc_trk_g1_7 <X> T_6_0.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (321 4)  (321 4)  routing T_6_0.lc_trk_g1_7 <X> T_6_0.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (323 4)  (323 4)  routing T_6_0.lc_trk_g0_7 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 4)  (292 4)  IOB_1 IO Functioning bit
 (10 11)  (320 5)  (320 5)  routing T_6_0.lc_trk_g1_7 <X> T_6_0.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (321 5)  (321 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (322 5)  (322 5)  routing T_6_0.lc_trk_g0_7 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (323 5)  (323 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit
 (5 14)  (305 0)  (305 0)  routing T_6_0.span4_vert_47 <X> T_6_0.lc_trk_g1_7
 (6 14)  (306 0)  (306 0)  routing T_6_0.span4_vert_47 <X> T_6_0.lc_trk_g1_7
 (7 14)  (307 0)  (307 0)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_47 lc_trk_g1_7
 (8 14)  (308 0)  (308 0)  routing T_6_0.span4_vert_47 <X> T_6_0.lc_trk_g1_7
 (17 14)  (293 0)  (293 0)  IOB_1 IO Functioning bit
 (8 15)  (308 1)  (308 1)  routing T_6_0.span4_vert_47 <X> T_6_0.lc_trk_g1_7


IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (369 8)  (369 8)  IO control bit: BIODOWN_IE_1

 (17 9)  (347 6)  (347 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (12 4)  (430 11)  (430 11)  routing T_8_0.lc_trk_g1_3 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 11)  (400 11)  IOB_0 IO Functioning bit
 (12 5)  (430 10)  (430 10)  routing T_8_0.lc_trk_g1_3 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 10)  (431 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0

 (5 10)  (413 4)  (413 4)  routing T_8_0.span4_vert_43 <X> T_8_0.lc_trk_g1_3
 (6 10)  (414 4)  (414 4)  routing T_8_0.span4_vert_43 <X> T_8_0.lc_trk_g1_3
 (7 10)  (415 4)  (415 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_43 lc_trk_g1_3
 (8 10)  (416 4)  (416 4)  routing T_8_0.span4_vert_43 <X> T_8_0.lc_trk_g1_3
 (8 11)  (416 5)  (416 5)  routing T_8_0.span4_vert_43 <X> T_8_0.lc_trk_g1_3


IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (5 0)  (563 15)  (563 15)  routing T_11_0.span4_vert_33 <X> T_11_0.lc_trk_g0_1
 (6 0)  (564 15)  (564 15)  routing T_11_0.span4_vert_33 <X> T_11_0.lc_trk_g0_1
 (7 0)  (565 15)  (565 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_33 lc_trk_g0_1
 (8 0)  (566 15)  (566 15)  routing T_11_0.span4_vert_33 <X> T_11_0.lc_trk_g0_1
 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0

 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (16 14)  (550 0)  (550 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (5 4)  (617 11)  (617 11)  routing T_12_0.span4_horz_r_13 <X> T_12_0.lc_trk_g0_5
 (7 4)  (619 11)  (619 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (620 11)  (620 11)  routing T_12_0.span4_horz_r_13 <X> T_12_0.lc_trk_g0_5
 (12 4)  (634 11)  (634 11)  routing T_12_0.lc_trk_g1_3 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (604 11)  (604 11)  IOB_0 IO Functioning bit
 (12 5)  (634 10)  (634 10)  routing T_12_0.lc_trk_g1_3 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (635 10)  (635 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (6 10)  (618 4)  (618 4)  routing T_12_0.span12_vert_19 <X> T_12_0.lc_trk_g1_3
 (7 10)  (619 4)  (619 4)  Enable bit of Mux _local_links/g1_mux_3 => span12_vert_19 lc_trk_g1_3
 (13 10)  (635 4)  (635 4)  routing T_12_0.lc_trk_g0_5 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (8 11)  (620 5)  (620 5)  routing T_12_0.span12_vert_19 <X> T_12_0.lc_trk_g1_3
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (6 2)  (672 12)  (672 12)  routing T_13_0.span4_vert_3 <X> T_13_0.lc_trk_g0_3
 (7 2)  (673 12)  (673 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (674 12)  (674 12)  routing T_13_0.span4_vert_3 <X> T_13_0.lc_trk_g0_3
 (12 2)  (688 12)  (688 12)  routing T_13_0.span4_vert_31 <X> T_13_0.span4_horz_l_13
 (14 4)  (690 11)  (690 11)  routing T_13_0.lc_trk_g0_3 <X> T_13_0.fabout
 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 fabout
 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0



IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0



IO_Tile_15_0

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (5 6)  (779 8)  (779 8)  routing T_15_0.span4_horz_r_15 <X> T_15_0.lc_trk_g0_7
 (7 6)  (781 8)  (781 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_15 lc_trk_g0_7
 (8 6)  (782 8)  (782 8)  routing T_15_0.span4_horz_r_15 <X> T_15_0.lc_trk_g0_7
 (13 10)  (797 4)  (797 4)  routing T_15_0.lc_trk_g0_7 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (12 11)  (796 5)  (796 5)  routing T_15_0.lc_trk_g0_7 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (16 14)  (766 0)  (766 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 0)  (843 15)  (843 15)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_2

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (4 4)  (832 11)  (832 11)  routing T_16_0.span4_vert_44 <X> T_16_0.lc_trk_g0_4
 (13 4)  (851 11)  (851 11)  routing T_16_0.lc_trk_g0_4 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (4 5)  (832 10)  (832 10)  routing T_16_0.span4_vert_44 <X> T_16_0.lc_trk_g0_4
 (5 5)  (833 10)  (833 10)  routing T_16_0.span4_vert_44 <X> T_16_0.lc_trk_g0_4
 (6 5)  (834 10)  (834 10)  routing T_16_0.span4_vert_44 <X> T_16_0.lc_trk_g0_4
 (7 5)  (835 10)  (835 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_44 lc_trk_g0_4
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (12 12)  (850 3)  (850 3)  routing T_16_0.span4_vert_43 <X> T_16_0.span4_horz_l_15
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (17 5)  (879 10)  (879 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (3 3)  (955 13)  (955 13)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_3

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (5 4)  (1053 11)  (1053 11)  routing T_20_0.span4_vert_37 <X> T_20_0.lc_trk_g0_5
 (6 4)  (1054 11)  (1054 11)  routing T_20_0.span4_vert_37 <X> T_20_0.lc_trk_g0_5
 (7 4)  (1055 11)  (1055 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_37 lc_trk_g0_5
 (8 4)  (1056 11)  (1056 11)  routing T_20_0.span4_vert_37 <X> T_20_0.lc_trk_g0_5
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 fabout
 (15 5)  (1073 10)  (1073 10)  routing T_20_0.lc_trk_g0_5 <X> T_20_0.fabout
 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0



IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (5 6)  (1161 8)  (1161 8)  routing T_22_0.span4_vert_23 <X> T_22_0.lc_trk_g0_7
 (6 6)  (1162 8)  (1162 8)  routing T_22_0.span4_vert_23 <X> T_22_0.lc_trk_g0_7
 (7 6)  (1163 8)  (1163 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_23 lc_trk_g0_7
 (13 10)  (1179 4)  (1179 4)  routing T_22_0.lc_trk_g0_7 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (12 11)  (1178 5)  (1178 5)  routing T_22_0.lc_trk_g0_7 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (4 0)  (1268 15)  (1268 15)  routing T_24_0.span4_vert_8 <X> T_24_0.lc_trk_g0_0
 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (4 1)  (1268 14)  (1268 14)  routing T_24_0.span4_vert_8 <X> T_24_0.lc_trk_g0_0
 (6 1)  (1270 14)  (1270 14)  routing T_24_0.span4_vert_8 <X> T_24_0.lc_trk_g0_0
 (7 1)  (1271 14)  (1271 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_8 lc_trk_g0_0
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (6 6)  (1270 8)  (1270 8)  routing T_24_0.span4_vert_15 <X> T_24_0.lc_trk_g0_7
 (7 6)  (1271 8)  (1271 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_15 lc_trk_g0_7
 (8 6)  (1272 8)  (1272 8)  routing T_24_0.span4_vert_15 <X> T_24_0.lc_trk_g0_7
 (8 7)  (1272 9)  (1272 9)  routing T_24_0.span4_vert_15 <X> T_24_0.lc_trk_g0_7
 (13 10)  (1287 4)  (1287 4)  routing T_24_0.lc_trk_g0_7 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1256 4)  (1256 4)  IOB_1 IO Functioning bit
 (12 11)  (1286 5)  (1286 5)  routing T_24_0.lc_trk_g0_7 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1287 5)  (1287 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit
 (16 14)  (1256 0)  (1256 0)  IOB_1 IO Functioning bit


IO_Tile_25_0

 (16 0)  (1310 15)  (1310 15)  IOB_0 IO Functioning bit
 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit
 (12 4)  (1340 11)  (1340 11)  routing T_25_0.lc_trk_g1_3 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 11)  (1310 11)  IOB_0 IO Functioning bit
 (12 5)  (1340 10)  (1340 10)  routing T_25_0.lc_trk_g1_3 <X> T_25_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 10)  (1341 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0

 (5 10)  (1323 4)  (1323 4)  routing T_25_0.span4_vert_43 <X> T_25_0.lc_trk_g1_3
 (6 10)  (1324 4)  (1324 4)  routing T_25_0.span4_vert_43 <X> T_25_0.lc_trk_g1_3
 (7 10)  (1325 4)  (1325 4)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_43 lc_trk_g1_3
 (8 10)  (1326 4)  (1326 4)  routing T_25_0.span4_vert_43 <X> T_25_0.lc_trk_g1_3
 (8 11)  (1326 5)  (1326 5)  routing T_25_0.span4_vert_43 <X> T_25_0.lc_trk_g1_3


IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0



IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0

 (13 7)  (1437 9)  (1437 9)  routing T_27_0.span4_vert_37 <X> T_27_0.span4_horz_r_2


IO_Tile_28_0

 (16 0)  (1460 15)  (1460 15)  IOB_0 IO Functioning bit
 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (4 2)  (1472 12)  (1472 12)  routing T_28_0.span4_vert_42 <X> T_28_0.lc_trk_g0_2
 (4 3)  (1472 13)  (1472 13)  routing T_28_0.span4_vert_42 <X> T_28_0.lc_trk_g0_2
 (5 3)  (1473 13)  (1473 13)  routing T_28_0.span4_vert_42 <X> T_28_0.lc_trk_g0_2
 (6 3)  (1474 13)  (1474 13)  routing T_28_0.span4_vert_42 <X> T_28_0.lc_trk_g0_2
 (7 3)  (1475 13)  (1475 13)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_42 lc_trk_g0_2
 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (16 4)  (1460 11)  (1460 11)  IOB_0 IO Functioning bit
 (12 5)  (1490 10)  (1490 10)  routing T_28_0.lc_trk_g0_2 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1491 10)  (1491 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0



IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (4 2)  (1526 12)  (1526 12)  routing T_29_0.span4_horz_r_10 <X> T_29_0.lc_trk_g0_2
 (5 3)  (1527 13)  (1527 13)  routing T_29_0.span4_horz_r_10 <X> T_29_0.lc_trk_g0_2
 (7 3)  (1529 13)  (1529 13)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_10 lc_trk_g0_2
 (5 4)  (1527 11)  (1527 11)  routing T_29_0.span4_vert_45 <X> T_29_0.lc_trk_g0_5
 (6 4)  (1528 11)  (1528 11)  routing T_29_0.span4_vert_45 <X> T_29_0.lc_trk_g0_5
 (7 4)  (1529 11)  (1529 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_45 lc_trk_g0_5
 (8 4)  (1530 11)  (1530 11)  routing T_29_0.span4_vert_45 <X> T_29_0.lc_trk_g0_5
 (8 5)  (1530 10)  (1530 10)  routing T_29_0.span4_vert_45 <X> T_29_0.lc_trk_g0_5
 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0

 (13 10)  (1545 4)  (1545 4)  routing T_29_0.lc_trk_g0_5 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 4)  (1514 4)  IOB_1 IO Functioning bit
 (10 11)  (1542 5)  (1542 5)  routing T_29_0.lc_trk_g0_2 <X> T_29_0.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1543 5)  (1543 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1545 5)  (1545 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 2)  (1515 2)  IOB_1 IO Functioning bit
 (17 14)  (1515 0)  (1515 0)  IOB_1 IO Functioning bit


IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0



IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0



IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


