Item(by='amelius', descendants=None, kids=None, score=None, time=1608439191, title=None, item_type='comment', url=None, parent=25483787, text='Yes, it seems that CISC is at a dead end.<p>But perhaps Intel&#x2F;AMD can surprise us with a dynamic allocator that runs in the reorder buffer. Or perhaps they can still push the limit one more time with more transistors. Another option would be to implement a fast-path for small instructions, so in effect they would be moving from CISC to RISC but only for parts of the code that need the extra performance.')