// Seed: 1695908869
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wand id_2;
  output wire id_1;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd24
) (
    output supply0 id_0,
    output uwire id_1,
    output wand id_2,
    input supply1 id_3,
    input wor _id_4,
    output tri0 id_5,
    output wand id_6
);
  assign id_6 = -1'b0;
  wire id_8;
  wire id_9;
  logic id_10, id_11;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8
  );
  logic [id_4 : id_4] id_12;
endmodule
