;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 2/20/2024 4:58:15 PM
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0xF001EF26  	GOTO        588
_interrupt:
;FIRMWARE_SYA_ver_0_8_5.c,69 :: 		void interrupt(){
0x0008	0xF015C000  	MOVFF       R0, 21
;FIRMWARE_SYA_ver_0_8_5.c,70 :: 		temp = PORTC;
0x000C	0xF016CF8F  	MOVFF       PORTC, _temp
0x0010	0x0E00      	MOVLW       0
0x0012	0x6E17      	MOVWF       _temp+1 
;FIRMWARE_SYA_ver_0_8_5.c,71 :: 		temp = temp << 6;
0x0014	0x0E06      	MOVLW       6
0x0016	0x6E00      	MOVWF       R0 
0x0018	0x5000      	MOVF        R0, 0 
L__interrupt104:
0x001A	0xE005      	BZ          L__interrupt105
0x001C	0x3616      	RLCF        _temp, 1 
0x001E	0x9016      	BCF         _temp, 0 
0x0020	0x3617      	RLCF        _temp+1, 1 
0x0022	0x0FFF      	ADDLW       255
0x0024	0xD7FA      	BRA         L__interrupt104
L__interrupt105:
;FIRMWARE_SYA_ver_0_8_5.c,84 :: 		if((IOCCF.B0 == 1) && (IOCIE_bit == 1)){
0x0026	0x010F      	MOVLB       15
0x0028	0xA11A      	BTFSS       IOCCF, 0, 1
0x002A	0xD007      	BRA         L_interrupt2
0x002C	0x010E      	MOVLB       14
0x002E	0xA9C2      	BTFSS       IOCIE_bit, BitPos(IOCIE_bit+0), 1
0x0030	0xD004      	BRA         L_interrupt2
L__interrupt87:
;FIRMWARE_SYA_ver_0_8_5.c,85 :: 		IOCCF.B0 = 0; // Limpiamos la bandera de IOC
0x0032	0x010F      	MOVLB       15
0x0034	0x911A      	BCF         IOCCF, 0, 1
;FIRMWARE_SYA_ver_0_8_5.c,86 :: 		interruptC0 = 1; // Ponemos en 1 la bandera de interrupcion en C0
0x0036	0x801A      	BSF         _interruptC0, BitPos(_interruptC0+0) 
;FIRMWARE_SYA_ver_0_8_5.c,87 :: 		flag01 = 1;
0x0038	0x8A1A      	BSF         _flag01, BitPos(_flag01+0) 
;FIRMWARE_SYA_ver_0_8_5.c,88 :: 		}
L_interrupt2:
0x003A	0x010F      	MOVLB       15
;FIRMWARE_SYA_ver_0_8_5.c,90 :: 		if((IOCCF.B1 == 1) && (IOCIE_bit == 1)){
0x003C	0xA31A      	BTFSS       IOCCF, 1, 1
0x003E	0xD007      	BRA         L_interrupt5
0x0040	0x010E      	MOVLB       14
0x0042	0xA9C2      	BTFSS       IOCIE_bit, BitPos(IOCIE_bit+0), 1
0x0044	0xD004      	BRA         L_interrupt5
L__interrupt86:
;FIRMWARE_SYA_ver_0_8_5.c,91 :: 		IOCCF.B1 = 0; // Limpiamos la bandera de IOC
0x0046	0x010F      	MOVLB       15
0x0048	0x931A      	BCF         IOCCF, 1, 1
;FIRMWARE_SYA_ver_0_8_5.c,92 :: 		interruptC1 = 1; // Ponemos en 1 la bandera de interrupcion en C0
0x004A	0x8A19      	BSF         _interruptC1, BitPos(_interruptC1+0) 
;FIRMWARE_SYA_ver_0_8_5.c,93 :: 		flag01 = 1;
0x004C	0x8A1A      	BSF         _flag01, BitPos(_flag01+0) 
;FIRMWARE_SYA_ver_0_8_5.c,94 :: 		}
L_interrupt5:
;FIRMWARE_SYA_ver_0_8_5.c,96 :: 		}
L_end_interrupt:
L__interrupt103:
0x004E	0xF000C015  	MOVFF       21, R0
0x0052	0x0011      	RETFIE      1
; end of _interrupt
_InitInterrupt:
;FIRMWARE_SYA_ver_0_8_5.c,353 :: 		void InitInterrupt(){
;FIRMWARE_SYA_ver_0_8_5.c,355 :: 		PIE0 = 0x30;    // Enable bit de IOC (Interrupt on Change)
0x0054	0x0E30      	MOVLW       48
0x0056	0x010E      	MOVLB       14
0x0058	0x6FC2      	MOVWF       PIE0, 1
;FIRMWARE_SYA_ver_0_8_5.c,356 :: 		PIR0 = 0x00;    // Limpiamos la bandera de IOC
0x005A	0x6BCA      	CLRF        PIR0, 1
;FIRMWARE_SYA_ver_0_8_5.c,357 :: 		T0CON0 = 0x90;
0x005C	0x0E90      	MOVLW       144
0x005E	0x6ED5      	MOVWF       T0CON0 
;FIRMWARE_SYA_ver_0_8_5.c,358 :: 		T0CON1 = 0x46;
0x0060	0x0E46      	MOVLW       70
0x0062	0x6ED6      	MOVWF       T0CON1 
;FIRMWARE_SYA_ver_0_8_5.c,359 :: 		TMR0H = 0xE8;
0x0064	0x0EE8      	MOVLW       232
0x0066	0x6ED4      	MOVWF       TMR0H 
;FIRMWARE_SYA_ver_0_8_5.c,360 :: 		TMR0L = 0x49;
0x0068	0x0E49      	MOVLW       73
0x006A	0x6ED3      	MOVWF       TMR0L 
;FIRMWARE_SYA_ver_0_8_5.c,361 :: 		IOCCN = 0x03;   // Activamos las banderas de IOC en Transicion negativa para C0 y C1
0x006C	0x0E03      	MOVLW       3
0x006E	0x010F      	MOVLB       15
0x0070	0x6F1B      	MOVWF       IOCCN, 1
;FIRMWARE_SYA_ver_0_8_5.c,362 :: 		IOCCP = 0x03;   // Activamos las banderas de IOC en Transicion positiva para C0 y C1
0x0072	0x0E03      	MOVLW       3
0x0074	0x6F1C      	MOVWF       IOCCP, 1
;FIRMWARE_SYA_ver_0_8_5.c,363 :: 		IOCCF = 0x00;   // Limpiamos la bandera de IOC
0x0076	0x6B1A      	CLRF        IOCCF, 1
;FIRMWARE_SYA_ver_0_8_5.c,364 :: 		PIR0.TMR0IF = 0;
0x0078	0x010E      	MOVLB       14
0x007A	0x9BCA      	BCF         PIR0, 5, 1
;FIRMWARE_SYA_ver_0_8_5.c,365 :: 		INTCON = 0xC0;  // Activamos bits de interrupt globales (GIE) y por perifericos (PIE)
0x007C	0x0EC0      	MOVLW       192
0x007E	0x6EF2      	MOVWF       INTCON 
;FIRMWARE_SYA_ver_0_8_5.c,367 :: 		}
L_end_InitInterrupt:
0x0080	0x0012      	RETURN      0
; end of _InitInterrupt
_Events:
;FIRMWARE_SYA_ver_0_8_5.c,313 :: 		void Events(){
;FIRMWARE_SYA_ver_0_8_5.c,315 :: 		if(interruptC0){
0x0082	0xA01A      	BTFSS       _interruptC0, BitPos(_interruptC0+0) 
0x0084	0xD009      	BRA         L_Events79
;FIRMWARE_SYA_ver_0_8_5.c,317 :: 		if(SWITCH1 == 1){
0x0086	0xA08F      	BTFSS       PORTC, 0 
0x0088	0xD003      	BRA         L_Events80
;FIRMWARE_SYA_ver_0_8_5.c,319 :: 		sn_PosEdge_1 = 0;
0x008A	0x9219      	BCF         _sn_PosEdge_1, BitPos(_sn_PosEdge_1+0) 
;FIRMWARE_SYA_ver_0_8_5.c,320 :: 		sn_NegEdge_1 = 1;
0x008C	0x8019      	BSF         _sn_NegEdge_1, BitPos(_sn_NegEdge_1+0) 
;FIRMWARE_SYA_ver_0_8_5.c,321 :: 		}
0x008E	0xD002      	BRA         L_Events81
L_Events80:
;FIRMWARE_SYA_ver_0_8_5.c,325 :: 		sn_PosEdge_1 = 1;
0x0090	0x8219      	BSF         _sn_PosEdge_1, BitPos(_sn_PosEdge_1+0) 
;FIRMWARE_SYA_ver_0_8_5.c,326 :: 		sn_NegEdge_1 = 0;
0x0092	0x9019      	BCF         _sn_NegEdge_1, BitPos(_sn_NegEdge_1+0) 
;FIRMWARE_SYA_ver_0_8_5.c,327 :: 		}
L_Events81:
;FIRMWARE_SYA_ver_0_8_5.c,328 :: 		interruptC0 = 0; // Limpiamos la bandera de interrupcion en C0
0x0094	0x901A      	BCF         _interruptC0, BitPos(_interruptC0+0) 
;FIRMWARE_SYA_ver_0_8_5.c,329 :: 		}
0x0096	0xD00A      	BRA         L_Events82
L_Events79:
;FIRMWARE_SYA_ver_0_8_5.c,331 :: 		else if(interruptC1){
0x0098	0xAA19      	BTFSS       _interruptC1, BitPos(_interruptC1+0) 
0x009A	0xD008      	BRA         L_Events83
;FIRMWARE_SYA_ver_0_8_5.c,333 :: 		if(SWITCH2 == 1){
0x009C	0xA28F      	BTFSS       PORTC, 1 
0x009E	0xD003      	BRA         L_Events84
;FIRMWARE_SYA_ver_0_8_5.c,335 :: 		sn_PosEdge_2 = 0;
0x00A0	0x9819      	BCF         _sn_PosEdge_2, BitPos(_sn_PosEdge_2+0) 
;FIRMWARE_SYA_ver_0_8_5.c,336 :: 		sn_NegEdge_2 = 1;
0x00A2	0x8619      	BSF         _sn_NegEdge_2, BitPos(_sn_NegEdge_2+0) 
;FIRMWARE_SYA_ver_0_8_5.c,337 :: 		}
0x00A4	0xD002      	BRA         L_Events85
L_Events84:
;FIRMWARE_SYA_ver_0_8_5.c,341 :: 		sn_PosEdge_2 = 1;
0x00A6	0x8819      	BSF         _sn_PosEdge_2, BitPos(_sn_PosEdge_2+0) 
;FIRMWARE_SYA_ver_0_8_5.c,342 :: 		sn_NegEdge_2 = 0;
0x00A8	0x9619      	BCF         _sn_NegEdge_2, BitPos(_sn_NegEdge_2+0) 
;FIRMWARE_SYA_ver_0_8_5.c,343 :: 		}
L_Events85:
;FIRMWARE_SYA_ver_0_8_5.c,344 :: 		interruptC1 = 0; // Limpiamos la bandera de interrupcion en C1
0x00AA	0x9A19      	BCF         _interruptC1, BitPos(_interruptC1+0) 
;FIRMWARE_SYA_ver_0_8_5.c,345 :: 		}
L_Events83:
L_Events82:
;FIRMWARE_SYA_ver_0_8_5.c,347 :: 		}
L_end_Events:
0x00AC	0x0012      	RETURN      0
; end of _Events
_State:
;FIRMWARE_SYA_ver_0_8_5.c,150 :: 		void State(){
;FIRMWARE_SYA_ver_0_8_5.c,154 :: 		state = next_state;
0x00AE	0xF018C01B  	MOVFF       _next_state, _state
;FIRMWARE_SYA_ver_0_8_5.c,156 :: 		switch(state){
0x00B2	0xD090      	BRA         L_State13
;FIRMWARE_SYA_ver_0_8_5.c,157 :: 		case 0: // S0 - Todo apagado
L_State15:
;FIRMWARE_SYA_ver_0_8_5.c,158 :: 		M1 = 0;
0x00B4	0x9A83      	BCF         LATA, 5 
;FIRMWARE_SYA_ver_0_8_5.c,159 :: 		M2 = 0;
0x00B6	0x9087      	BCF         LATE, 0 
;FIRMWARE_SYA_ver_0_8_5.c,160 :: 		M3 = 0;
0x00B8	0x9287      	BCF         LATE, 1 
;FIRMWARE_SYA_ver_0_8_5.c,161 :: 		M4 = 1;
0x00BA	0x8487      	BSF         LATE, 2 
;FIRMWARE_SYA_ver_0_8_5.c,162 :: 		sn_GoTo = 0;
0x00BC	0x9E19      	BCF         _sn_GoTo, BitPos(_sn_GoTo+0) 
;FIRMWARE_SYA_ver_0_8_5.c,164 :: 		if((sn_PosEdge_1 == 1) && (clock0 == 1)){
0x00BE	0xA219      	BTFSS       _sn_PosEdge_1, BitPos(_sn_PosEdge_1+0) 
0x00C0	0xD005      	BRA         L_State18
0x00C2	0xAC19      	BTFSS       _clock0, BitPos(_clock0+0) 
0x00C4	0xD003      	BRA         L_State18
L__State101:
;FIRMWARE_SYA_ver_0_8_5.c,165 :: 		next_state = 6; // Si, pasamos a estado 6
0x00C6	0x0E06      	MOVLW       6
0x00C8	0x6E1B      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_5.c,166 :: 		}
0x00CA	0xD000      	BRA         L_State19
L_State18:
;FIRMWARE_SYA_ver_0_8_5.c,169 :: 		}
L_State19:
;FIRMWARE_SYA_ver_0_8_5.c,170 :: 		break;
0x00CC	0xD09A      	BRA         L_State14
;FIRMWARE_SYA_ver_0_8_5.c,171 :: 		case 1: // S1 - Grupo de trabajo 1 110
L_State20:
;FIRMWARE_SYA_ver_0_8_5.c,172 :: 		M1 = 1;
0x00CE	0x8A83      	BSF         LATA, 5 
;FIRMWARE_SYA_ver_0_8_5.c,173 :: 		M2 = 1;
0x00D0	0x8087      	BSF         LATE, 0 
;FIRMWARE_SYA_ver_0_8_5.c,174 :: 		M3 = 0;
0x00D2	0x9287      	BCF         LATE, 1 
;FIRMWARE_SYA_ver_0_8_5.c,175 :: 		GT1 = 1;
0x00D4	0x861A      	BSF         _GT1, BitPos(_GT1+0) 
;FIRMWARE_SYA_ver_0_8_5.c,176 :: 		GT2 = 0; // Si comentarizo esto se rompe el codigo
0x00D6	0x941A      	BCF         _GT2, BitPos(_GT2+0) 
;FIRMWARE_SYA_ver_0_8_5.c,177 :: 		GT3 = 0; // (why tho???)
0x00D8	0x921A      	BCF         _GT3, BitPos(_GT3+0) 
;FIRMWARE_SYA_ver_0_8_5.c,179 :: 		if((sn_NegEdge_1 == 1) && (clock0 == 1)){
0x00DA	0xA019      	BTFSS       _sn_NegEdge_1, BitPos(_sn_NegEdge_1+0) 
0x00DC	0xD004      	BRA         L_State23
0x00DE	0xAC19      	BTFSS       _clock0, BitPos(_clock0+0) 
0x00E0	0xD002      	BRA         L_State23
L__State100:
;FIRMWARE_SYA_ver_0_8_5.c,181 :: 		next_state = 0;
0x00E2	0x6A1B      	CLRF        _next_state 
;FIRMWARE_SYA_ver_0_8_5.c,183 :: 		}
0x00E4	0xD007      	BRA         L_State24
L_State23:
;FIRMWARE_SYA_ver_0_8_5.c,185 :: 		else if((sn_PosEdge_2 == 1) && (clock0 == 1)){
0x00E6	0xA819      	BTFSS       _sn_PosEdge_2, BitPos(_sn_PosEdge_2+0) 
0x00E8	0xD005      	BRA         L_State27
0x00EA	0xAC19      	BTFSS       _clock0, BitPos(_clock0+0) 
0x00EC	0xD003      	BRA         L_State27
L__State99:
;FIRMWARE_SYA_ver_0_8_5.c,187 :: 		next_state = 4;
0x00EE	0x0E04      	MOVLW       4
0x00F0	0x6E1B      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_5.c,188 :: 		}
0x00F2	0xD000      	BRA         L_State28
L_State27:
;FIRMWARE_SYA_ver_0_8_5.c,193 :: 		}
L_State28:
L_State24:
;FIRMWARE_SYA_ver_0_8_5.c,194 :: 		break;
0x00F4	0xD086      	BRA         L_State14
;FIRMWARE_SYA_ver_0_8_5.c,195 :: 		case 2: // S2 - Grupo de trabajo 2 011
L_State29:
;FIRMWARE_SYA_ver_0_8_5.c,196 :: 		M1 = 0;
0x00F6	0x9A83      	BCF         LATA, 5 
;FIRMWARE_SYA_ver_0_8_5.c,197 :: 		M2 = 1;
0x00F8	0x8087      	BSF         LATE, 0 
;FIRMWARE_SYA_ver_0_8_5.c,198 :: 		M3 = 1;
0x00FA	0x8287      	BSF         LATE, 1 
;FIRMWARE_SYA_ver_0_8_5.c,199 :: 		GT1 = 0; // Trouble
0x00FC	0x961A      	BCF         _GT1, BitPos(_GT1+0) 
;FIRMWARE_SYA_ver_0_8_5.c,200 :: 		GT2 = 1;
0x00FE	0x841A      	BSF         _GT2, BitPos(_GT2+0) 
;FIRMWARE_SYA_ver_0_8_5.c,201 :: 		GT3 = 0; // Here comes trouble
0x0100	0x921A      	BCF         _GT3, BitPos(_GT3+0) 
;FIRMWARE_SYA_ver_0_8_5.c,203 :: 		if((sn_NegEdge_1 == 1) && (clock0 == 1)){
0x0102	0xA019      	BTFSS       _sn_NegEdge_1, BitPos(_sn_NegEdge_1+0) 
0x0104	0xD004      	BRA         L_State32
0x0106	0xAC19      	BTFSS       _clock0, BitPos(_clock0+0) 
0x0108	0xD002      	BRA         L_State32
L__State98:
;FIRMWARE_SYA_ver_0_8_5.c,205 :: 		next_state = 0;
0x010A	0x6A1B      	CLRF        _next_state 
;FIRMWARE_SYA_ver_0_8_5.c,206 :: 		}
0x010C	0xD007      	BRA         L_State33
L_State32:
;FIRMWARE_SYA_ver_0_8_5.c,208 :: 		else if((sn_PosEdge_2 == 1) && (clock0 == 1)){
0x010E	0xA819      	BTFSS       _sn_PosEdge_2, BitPos(_sn_PosEdge_2+0) 
0x0110	0xD005      	BRA         L_State36
0x0112	0xAC19      	BTFSS       _clock0, BitPos(_clock0+0) 
0x0114	0xD003      	BRA         L_State36
L__State97:
;FIRMWARE_SYA_ver_0_8_5.c,210 :: 		next_state = 4;
0x0116	0x0E04      	MOVLW       4
0x0118	0x6E1B      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_5.c,211 :: 		}
0x011A	0xD000      	BRA         L_State37
L_State36:
;FIRMWARE_SYA_ver_0_8_5.c,216 :: 		}
L_State37:
L_State33:
;FIRMWARE_SYA_ver_0_8_5.c,217 :: 		break;
0x011C	0xD072      	BRA         L_State14
;FIRMWARE_SYA_ver_0_8_5.c,218 :: 		case 3: // S3 - Grupo de trabajo 3 101
L_State38:
;FIRMWARE_SYA_ver_0_8_5.c,219 :: 		M1 = 1;
0x011E	0x8A83      	BSF         LATA, 5 
;FIRMWARE_SYA_ver_0_8_5.c,220 :: 		M2 = 0;
0x0120	0x9087      	BCF         LATE, 0 
;FIRMWARE_SYA_ver_0_8_5.c,221 :: 		M3 = 1;
0x0122	0x8287      	BSF         LATE, 1 
;FIRMWARE_SYA_ver_0_8_5.c,222 :: 		GT1 = 0; // Way way more
0x0124	0x961A      	BCF         _GT1, BitPos(_GT1+0) 
;FIRMWARE_SYA_ver_0_8_5.c,223 :: 		GT2 = 0; // trouble
0x0126	0x941A      	BCF         _GT2, BitPos(_GT2+0) 
;FIRMWARE_SYA_ver_0_8_5.c,224 :: 		GT3 = 1;
0x0128	0x821A      	BSF         _GT3, BitPos(_GT3+0) 
;FIRMWARE_SYA_ver_0_8_5.c,226 :: 		if((sn_NegEdge_1 == 1) && (clock0 == 1)){
0x012A	0xA019      	BTFSS       _sn_NegEdge_1, BitPos(_sn_NegEdge_1+0) 
0x012C	0xD004      	BRA         L_State41
0x012E	0xAC19      	BTFSS       _clock0, BitPos(_clock0+0) 
0x0130	0xD002      	BRA         L_State41
L__State96:
;FIRMWARE_SYA_ver_0_8_5.c,228 :: 		next_state = 0;
0x0132	0x6A1B      	CLRF        _next_state 
;FIRMWARE_SYA_ver_0_8_5.c,229 :: 		}
0x0134	0xD007      	BRA         L_State42
L_State41:
;FIRMWARE_SYA_ver_0_8_5.c,231 :: 		else if((sn_PosEdge_2 == 1) && (clock0 == 1)){
0x0136	0xA819      	BTFSS       _sn_PosEdge_2, BitPos(_sn_PosEdge_2+0) 
0x0138	0xD005      	BRA         L_State45
0x013A	0xAC19      	BTFSS       _clock0, BitPos(_clock0+0) 
0x013C	0xD003      	BRA         L_State45
L__State95:
;FIRMWARE_SYA_ver_0_8_5.c,233 :: 		next_state = 4;
0x013E	0x0E04      	MOVLW       4
0x0140	0x6E1B      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_5.c,234 :: 		}
0x0142	0xD000      	BRA         L_State46
L_State45:
;FIRMWARE_SYA_ver_0_8_5.c,239 :: 		}
L_State46:
L_State42:
;FIRMWARE_SYA_ver_0_8_5.c,240 :: 		break;
0x0144	0xD05E      	BRA         L_State14
;FIRMWARE_SYA_ver_0_8_5.c,241 :: 		case 4: // S4 - Grupo de trabajo 4 111
L_State47:
;FIRMWARE_SYA_ver_0_8_5.c,242 :: 		M1 = 1;
0x0146	0x8A83      	BSF         LATA, 5 
;FIRMWARE_SYA_ver_0_8_5.c,243 :: 		M2 = 1;
0x0148	0x8087      	BSF         LATE, 0 
;FIRMWARE_SYA_ver_0_8_5.c,244 :: 		M3 = 1;
0x014A	0x8287      	BSF         LATE, 1 
;FIRMWARE_SYA_ver_0_8_5.c,246 :: 		if((sn_NegEdge_2 == 1) && (clock0 == 1)){
0x014C	0xA619      	BTFSS       _sn_NegEdge_2, BitPos(_sn_NegEdge_2+0) 
0x014E	0xD006      	BRA         L_State50
0x0150	0xAC19      	BTFSS       _clock0, BitPos(_clock0+0) 
0x0152	0xD004      	BRA         L_State50
L__State94:
;FIRMWARE_SYA_ver_0_8_5.c,248 :: 		next_state = 5;
0x0154	0x0E05      	MOVLW       5
0x0156	0x6E1B      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_5.c,249 :: 		sn_GoTo = 1; // Ponemos en 1 la señal de transicion
0x0158	0x8E19      	BSF         _sn_GoTo, BitPos(_sn_GoTo+0) 
;FIRMWARE_SYA_ver_0_8_5.c,250 :: 		}
0x015A	0xD000      	BRA         L_State51
L_State50:
;FIRMWARE_SYA_ver_0_8_5.c,255 :: 		}
L_State51:
;FIRMWARE_SYA_ver_0_8_5.c,256 :: 		break;
0x015C	0xD052      	BRA         L_State14
;FIRMWARE_SYA_ver_0_8_5.c,257 :: 		case 5: // S5 - Estado de transicion para flanco negativo 2
L_State52:
;FIRMWARE_SYA_ver_0_8_5.c,259 :: 		if((sn_GoTo == 1) && (GT1 == 1) && (clock0 == 1)){
0x015E	0xAE19      	BTFSS       _sn_GoTo, BitPos(_sn_GoTo+0) 
0x0160	0xD007      	BRA         L_State55
0x0162	0xA61A      	BTFSS       _GT1, BitPos(_GT1+0) 
0x0164	0xD005      	BRA         L_State55
0x0166	0xAC19      	BTFSS       _clock0, BitPos(_clock0+0) 
0x0168	0xD003      	BRA         L_State55
L__State93:
;FIRMWARE_SYA_ver_0_8_5.c,260 :: 		next_state = 2;
0x016A	0x0E02      	MOVLW       2
0x016C	0x6E1B      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_5.c,261 :: 		}
0x016E	0xD012      	BRA         L_State56
L_State55:
;FIRMWARE_SYA_ver_0_8_5.c,262 :: 		else if((sn_GoTo == 1) && (GT2 == 1) && (clock0 == 1)){
0x0170	0xAE19      	BTFSS       _sn_GoTo, BitPos(_sn_GoTo+0) 
0x0172	0xD007      	BRA         L_State59
0x0174	0xA41A      	BTFSS       _GT2, BitPos(_GT2+0) 
0x0176	0xD005      	BRA         L_State59
0x0178	0xAC19      	BTFSS       _clock0, BitPos(_clock0+0) 
0x017A	0xD003      	BRA         L_State59
L__State92:
;FIRMWARE_SYA_ver_0_8_5.c,263 :: 		next_state = 3;
0x017C	0x0E03      	MOVLW       3
0x017E	0x6E1B      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_5.c,264 :: 		}
0x0180	0xD009      	BRA         L_State60
L_State59:
;FIRMWARE_SYA_ver_0_8_5.c,265 :: 		else if((sn_GoTo == 1) && (GT3 == 1) && (clock0 == 1)){
0x0182	0xAE19      	BTFSS       _sn_GoTo, BitPos(_sn_GoTo+0) 
0x0184	0xD007      	BRA         L_State63
0x0186	0xA21A      	BTFSS       _GT3, BitPos(_GT3+0) 
0x0188	0xD005      	BRA         L_State63
0x018A	0xAC19      	BTFSS       _clock0, BitPos(_clock0+0) 
0x018C	0xD003      	BRA         L_State63
L__State91:
;FIRMWARE_SYA_ver_0_8_5.c,266 :: 		next_state = 1;
0x018E	0x0E01      	MOVLW       1
0x0190	0x6E1B      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_5.c,267 :: 		}
0x0192	0xD000      	BRA         L_State64
L_State63:
;FIRMWARE_SYA_ver_0_8_5.c,272 :: 		}
L_State64:
L_State60:
L_State56:
;FIRMWARE_SYA_ver_0_8_5.c,273 :: 		break;
0x0194	0xD036      	BRA         L_State14
;FIRMWARE_SYA_ver_0_8_5.c,274 :: 		case 6: // S6 - Estado de transicion para flanco positivo
L_State65:
;FIRMWARE_SYA_ver_0_8_5.c,275 :: 		M4 = 0;
0x0196	0x9487      	BCF         LATE, 2 
;FIRMWARE_SYA_ver_0_8_5.c,276 :: 		if(sn_PosEdge_1){
0x0198	0xA219      	BTFSS       _sn_PosEdge_1, BitPos(_sn_PosEdge_1+0) 
0x019A	0xD01B      	BRA         L_State66
;FIRMWARE_SYA_ver_0_8_5.c,278 :: 		if((GT1 == 1) && (clock0 == 1)){
0x019C	0xA61A      	BTFSS       _GT1, BitPos(_GT1+0) 
0x019E	0xD007      	BRA         L_State69
0x01A0	0xAC19      	BTFSS       _clock0, BitPos(_clock0+0) 
0x01A2	0xD005      	BRA         L_State69
L__State90:
;FIRMWARE_SYA_ver_0_8_5.c,280 :: 		next_state = 2;
0x01A4	0x0E02      	MOVLW       2
0x01A6	0x6E1B      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_5.c,281 :: 		GT2 = 0; // DO NOT
0x01A8	0x941A      	BCF         _GT2, BitPos(_GT2+0) 
;FIRMWARE_SYA_ver_0_8_5.c,282 :: 		GT3 = 0; // DELETE !!!!
0x01AA	0x921A      	BCF         _GT3, BitPos(_GT3+0) 
;FIRMWARE_SYA_ver_0_8_5.c,283 :: 		}
0x01AC	0xD012      	BRA         L_State70
L_State69:
;FIRMWARE_SYA_ver_0_8_5.c,285 :: 		else if((GT2 == 1) && (clock0 == 1)){
0x01AE	0xA41A      	BTFSS       _GT2, BitPos(_GT2+0) 
0x01B0	0xD007      	BRA         L_State73
0x01B2	0xAC19      	BTFSS       _clock0, BitPos(_clock0+0) 
0x01B4	0xD005      	BRA         L_State73
L__State89:
;FIRMWARE_SYA_ver_0_8_5.c,287 :: 		next_state = 3;
0x01B6	0x0E03      	MOVLW       3
0x01B8	0x6E1B      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_5.c,288 :: 		GT1 = 0; // DO NOT
0x01BA	0x961A      	BCF         _GT1, BitPos(_GT1+0) 
;FIRMWARE_SYA_ver_0_8_5.c,289 :: 		GT3 = 0; // DELETE !!!!
0x01BC	0x921A      	BCF         _GT3, BitPos(_GT3+0) 
;FIRMWARE_SYA_ver_0_8_5.c,290 :: 		}
0x01BE	0xD009      	BRA         L_State74
L_State73:
;FIRMWARE_SYA_ver_0_8_5.c,292 :: 		else if((GT3 == 1) && (clock0 == 1)){
0x01C0	0xA21A      	BTFSS       _GT3, BitPos(_GT3+0) 
0x01C2	0xD007      	BRA         L_State77
0x01C4	0xAC19      	BTFSS       _clock0, BitPos(_clock0+0) 
0x01C6	0xD005      	BRA         L_State77
L__State88:
;FIRMWARE_SYA_ver_0_8_5.c,294 :: 		next_state = 1;
0x01C8	0x0E01      	MOVLW       1
0x01CA	0x6E1B      	MOVWF       _next_state 
;FIRMWARE_SYA_ver_0_8_5.c,295 :: 		GT1 = 0; // DO NOT
0x01CC	0x961A      	BCF         _GT1, BitPos(_GT1+0) 
;FIRMWARE_SYA_ver_0_8_5.c,296 :: 		GT2 = 0; // DELETE !!!!
0x01CE	0x941A      	BCF         _GT2, BitPos(_GT2+0) 
;FIRMWARE_SYA_ver_0_8_5.c,297 :: 		}
0x01D0	0xD000      	BRA         L_State78
L_State77:
;FIRMWARE_SYA_ver_0_8_5.c,302 :: 		}
L_State78:
L_State74:
L_State70:
;FIRMWARE_SYA_ver_0_8_5.c,303 :: 		}
L_State66:
;FIRMWARE_SYA_ver_0_8_5.c,304 :: 		break;
0x01D2	0xD017      	BRA         L_State14
;FIRMWARE_SYA_ver_0_8_5.c,305 :: 		}
L_State13:
0x01D4	0x5018      	MOVF        _state, 0 
0x01D6	0x0A00      	XORLW       0
0x01D8	0xB4D8      	BTFSC       STATUS, 2 
0x01DA	0xD76C      	BRA         L_State15
0x01DC	0x5018      	MOVF        _state, 0 
0x01DE	0x0A01      	XORLW       1
0x01E0	0xB4D8      	BTFSC       STATUS, 2 
0x01E2	0xD775      	BRA         L_State20
0x01E4	0x5018      	MOVF        _state, 0 
0x01E6	0x0A02      	XORLW       2
0x01E8	0xE086      	BZ          L_State29
0x01EA	0x5018      	MOVF        _state, 0 
0x01EC	0x0A03      	XORLW       3
0x01EE	0xE097      	BZ          L_State38
0x01F0	0x5018      	MOVF        _state, 0 
0x01F2	0x0A04      	XORLW       4
0x01F4	0xE0A8      	BZ          L_State47
0x01F6	0x5018      	MOVF        _state, 0 
0x01F8	0x0A05      	XORLW       5
0x01FA	0xE0B1      	BZ          L_State52
0x01FC	0x5018      	MOVF        _state, 0 
0x01FE	0x0A06      	XORLW       6
0x0200	0xE0CA      	BZ          L_State65
L_State14:
;FIRMWARE_SYA_ver_0_8_5.c,307 :: 		}
L_end_State:
0x0202	0x0012      	RETURN      0
; end of _State
___CC2DW:
;__Lib_System_xxK40.c,22 :: 		
;__Lib_System_xxK40.c,24 :: 		
0x0204	0x8E81      	BSF         NVMCON1, 7, 0
;__Lib_System_xxK40.c,25 :: 		
_CC2DL_Loop1:
;__Lib_System_xxK40.c,26 :: 		
0x0206	0x0009      	TBLRD*+
;__Lib_System_xxK40.c,27 :: 		
0x0208	0xFFE6CFF5  	MOVFF       TABLAT, POSTINC1
;__Lib_System_xxK40.c,28 :: 		
0x020C	0x0600      	DECF        R0, 1, 0
;__Lib_System_xxK40.c,29 :: 		
0x020E	0xE1FB      	BNZ         _CC2DL_Loop1
;__Lib_System_xxK40.c,30 :: 		
0x0210	0x0601      	DECF        R1, 1, 0
;__Lib_System_xxK40.c,31 :: 		
0x0212	0xE1F9      	BNZ         _CC2DL_Loop1
;__Lib_System_xxK40.c,33 :: 		
L_end___CC2DW:
0x0214	0x0012      	RETURN      0
; end of ___CC2DW
_InitMCU:
;FIRMWARE_SYA_ver_0_8_5.c,373 :: 		void InitMCU(){
;FIRMWARE_SYA_ver_0_8_5.c,375 :: 		ADCON1 = 0x0F; // Desactivamos ADC
0x0216	0x0E0F      	MOVLW       15
0x0218	0x010F      	MOVLB       15
0x021A	0x6F59      	MOVWF       ADCON1, 1
;FIRMWARE_SYA_ver_0_8_5.c,376 :: 		ANSELC = 0;    // Ponemos en modo digital al puerto C
0x021C	0x6B21      	CLRF        ANSELC, 1
;FIRMWARE_SYA_ver_0_8_5.c,377 :: 		ANSELE = 0;    //                ''                 E
0x021E	0x6B2E      	CLRF        ANSELE, 1
;FIRMWARE_SYA_ver_0_8_5.c,378 :: 		ANSELA = 0;    //                ''                 A
0x0220	0x6B11      	CLRF        ANSELA, 1
;FIRMWARE_SYA_ver_0_8_5.c,380 :: 		TRISC = 0x03;  // Ponemos en modo de entrada a C0 y C1, los demas como salida
0x0222	0x0E03      	MOVLW       3
0x0224	0x6E8A      	MOVWF       TRISC 
;FIRMWARE_SYA_ver_0_8_5.c,381 :: 		TRISE = 0x00;  // Ponemos en modo salida al puerto E
0x0226	0x6A8C      	CLRF        TRISE 
;FIRMWARE_SYA_ver_0_8_5.c,382 :: 		TRISA = 0x80;  //                ''                A
0x0228	0x0E80      	MOVLW       128
0x022A	0x6E88      	MOVWF       TRISA 
;FIRMWARE_SYA_ver_0_8_5.c,384 :: 		PORTC = 0x00;  // Ponemos en linea baja en puerto C
0x022C	0x6A8F      	CLRF        PORTC 
;FIRMWARE_SYA_ver_0_8_5.c,385 :: 		PORTE = 0x00;  //                ''             E
0x022E	0x6A91      	CLRF        PORTE 
;FIRMWARE_SYA_ver_0_8_5.c,386 :: 		PORTA = 0x10;  // Ponemos en linea alta en A4
0x0230	0x0E10      	MOVLW       16
0x0232	0x6E8D      	MOVWF       PORTA 
;FIRMWARE_SYA_ver_0_8_5.c,388 :: 		LATC = 0x00;   // Dejamos en cero el registro del puerto C
0x0234	0x6A85      	CLRF        LATC 
;FIRMWARE_SYA_ver_0_8_5.c,389 :: 		LATE = 0x00;   //                ''                      E
0x0236	0x6A87      	CLRF        LATE 
;FIRMWARE_SYA_ver_0_8_5.c,390 :: 		LATA = 0x10;   // Dejamos en 1 al pin A4
0x0238	0x0E10      	MOVLW       16
0x023A	0x6E83      	MOVWF       LATA 
;FIRMWARE_SYA_ver_0_8_5.c,392 :: 		WPUC = 0x03;   // Activamos el pull-up interno de C0 y C1
0x023C	0x0E03      	MOVLW       3
0x023E	0x6F20      	MOVWF       WPUC, 1
;FIRMWARE_SYA_ver_0_8_5.c,393 :: 		INLVLC = 0x03; // Desactivamos valores TTL para C0 y C1 asumiento valores CMOS
0x0240	0x0E03      	MOVLW       3
0x0242	0x6F1D      	MOVWF       INLVLC, 1
;FIRMWARE_SYA_ver_0_8_5.c,394 :: 		CM1CON0 = 0x00; // Desactivamos el comparador 1
0x0244	0x6B39      	CLRF        CM1CON0, 1
;FIRMWARE_SYA_ver_0_8_5.c,395 :: 		CM2CON0 = 0x00; // Desactivamos el comparador 2
0x0246	0x6B35      	CLRF        CM2CON0, 1
;FIRMWARE_SYA_ver_0_8_5.c,397 :: 		once = TRUE;   // Seteo de la condicion para lazo
0x0248	0x881A      	BSF         _once, BitPos(_once+0) 
;FIRMWARE_SYA_ver_0_8_5.c,399 :: 		}
L_end_InitMCU:
0x024A	0x0012      	RETURN      0
; end of _InitMCU
_main:
0x024C	0x6A16      	CLRF        _temp 
0x024E	0x6A17      	CLRF        23 
0x0250	0x6A18      	CLRF        _state 
;FIRMWARE_SYA_ver_0_8_5.c,102 :: 		void main(){
;FIRMWARE_SYA_ver_0_8_5.c,104 :: 		InitMCU();       // MCU pin/reg config
0x0252	0xDFE1      	RCALL       _InitMCU
;FIRMWARE_SYA_ver_0_8_5.c,105 :: 		InitInterrupt(); // MCU interrupt config
0x0254	0xDEFF      	RCALL       _InitInterrupt
;FIRMWARE_SYA_ver_0_8_5.c,114 :: 		if(flag_init){
0x0256	0xA419      	BTFSS       _flag_init, BitPos(_flag_init+0) 
0x0258	0xD004      	BRA         L_main6
;FIRMWARE_SYA_ver_0_8_5.c,115 :: 		GT1 = 1;
0x025A	0x861A      	BSF         _GT1, BitPos(_GT1+0) 
;FIRMWARE_SYA_ver_0_8_5.c,116 :: 		GT2 = 0;
0x025C	0x941A      	BCF         _GT2, BitPos(_GT2+0) 
;FIRMWARE_SYA_ver_0_8_5.c,117 :: 		GT3 = 0;
0x025E	0x921A      	BCF         _GT3, BitPos(_GT3+0) 
;FIRMWARE_SYA_ver_0_8_5.c,118 :: 		flag_init = 0;
0x0260	0x9419      	BCF         _flag_init, BitPos(_flag_init+0) 
;FIRMWARE_SYA_ver_0_8_5.c,119 :: 		}
L_main6:
;FIRMWARE_SYA_ver_0_8_5.c,122 :: 		do{
L_main7:
;FIRMWARE_SYA_ver_0_8_5.c,123 :: 		Events(); // Initialize
0x0262	0xDF0F      	RCALL       _Events
;FIRMWARE_SYA_ver_0_8_5.c,124 :: 		State();  // functions
0x0264	0xDF24      	RCALL       _State
;FIRMWARE_SYA_ver_0_8_5.c,125 :: 		}while(1);
0x0266	0xD7FD      	BRA         L_main7
;FIRMWARE_SYA_ver_0_8_5.c,127 :: 		}
L_end_main:
0x0268	0xD7FF      	BRA         $+0
; end of _main
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0008      [76]    _interrupt
0x0054      [46]    _InitInterrupt
0x0082      [44]    _Events
0x00AE     [342]    _State
0x0204      [18]    ___CC2DW
0x0216      [54]    _InitMCU
0x024C      [30]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    R0
0x0001       [1]    R1
0x0002       [1]    R2
0x0003       [1]    R3
0x0004       [1]    R4
0x0005       [1]    R5
0x0006       [1]    R6
0x0007       [1]    R7
0x0008       [1]    R8
0x0009       [1]    R9
0x000A       [1]    R10
0x000B       [1]    R11
0x000C       [1]    R12
0x000D       [1]    R13
0x000E       [1]    R14
0x000F       [1]    R15
0x0010       [1]    R16
0x0011       [1]    R17
0x0012       [1]    R18
0x0013       [1]    R19
0x0014       [1]    R20
0x0016       [2]    _temp
0x0018       [1]    _state
0x0019       [0]    _sn_NegEdge_2
0x0019       [0]    _interruptC1
0x0019       [0]    _clock0
0x0019       [0]    _flag_init
0x0019       [0]    _sn_PosEdge_2
0x0019       [0]    _sn_GoTo
0x0019       [0]    _sn_PosEdge_1
0x0019       [0]    _sn_NegEdge_1
0x001A       [0]    _interruptC0
0x001A       [0]    _GT1
0x001A       [0]    _GT2
0x001A       [0]    _GT3
0x001A       [0]    _once
0x001A       [0]    _flag01
0x001B       [1]    _next_state
0x0EC2       [1]    PIE0
0x0EC2       [0]    IOCIE_bit
0x0ECA       [1]    PIR0
0x0F11       [1]    ANSELA
0x0F1A       [1]    IOCCF
0x0F1B       [1]    IOCCN
0x0F1C       [1]    IOCCP
0x0F1D       [1]    INLVLC
0x0F20       [1]    WPUC
0x0F21       [1]    ANSELC
0x0F2E       [1]    ANSELE
0x0F35       [1]    CM2CON0
0x0F39       [1]    CM1CON0
0x0F59       [1]    ADCON1
0x0F81       [1]    NVMCON1
0x0F83       [1]    LATA
0x0F85       [1]    LATC
0x0F87       [1]    LATE
0x0F88       [1]    TRISA
0x0F8A       [1]    TRISC
0x0F8C       [1]    TRISE
0x0F8D       [1]    PORTA
0x0F8F       [1]    PORTC
0x0F91       [1]    PORTE
0x0FD3       [1]    TMR0L
0x0FD4       [1]    TMR0H
0x0FD5       [1]    T0CON0
0x0FD6       [1]    T0CON1
0x0FD8       [1]    STATUS
0x0FD9       [1]    FSR2L
0x0FDA       [1]    FSR2H
0x0FDE       [1]    POSTINC2
0x0FE0       [1]    BSR
0x0FE1       [1]    FSR1L
0x0FE2       [1]    FSR1H
0x0FE4       [1]    PREINC1
0x0FE6       [1]    POSTINC1
0x0FE7       [1]    INDF1
0x0FE8       [1]    WREG
0x0FE9       [1]    FSR0L
0x0FEA       [1]    FSR0H
0x0FEE       [1]    POSTINC0
0x0FF2       [1]    INTCON
0x0FF3       [1]    PRODL
0x0FF4       [1]    PRODH
0x0FF5       [1]    TABLAT
0x0FF6       [1]    TBLPTRL
0x0FF7       [1]    TBLPTRH
0x0FF8       [1]    TBLPTRU
