

================================================================
== Vitis HLS Report for 'RNI_Pipeline_VITIS_LOOP_55_4'
================================================================
* Date:           Wed Jun 26 20:09:51 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.158 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_55_4  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     61|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      18|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      18|    106|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln55_fu_83_p2               |         +|   0|  0|  13|           4|           1|
    |icmp_ln55_fu_77_p2              |      icmp|   0|  0|  13|           4|           5|
    |output_buffer_data_1_fu_123_p2  |        or|   0|  0|   8|           8|           8|
    |select_ln57_fu_115_p3           |    select|   0|  0|   8|           1|           8|
    |shl_ln59_fu_109_p2              |       shl|   0|  0|  17|           1|           8|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  61|          19|          32|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1      |   9|          2|    4|          8|
    |i_fu_40                   |   9|          2|    4|          8|
    |output_buffer_data_fu_36  |   9|          2|    8|         16|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  45|         10|   18|         36|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |ap_CS_fsm                 |  1|   0|    1|          0|
    |ap_done_reg               |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |  1|   0|    1|          0|
    |i_fu_40                   |  4|   0|    4|          0|
    |output_buffer_data_fu_36  |  8|   0|    8|          0|
    |trunc_ln59_reg_161        |  3|   0|    3|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     | 18|   0|   18|          0|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+-------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_VITIS_LOOP_55_4|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_VITIS_LOOP_55_4|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_VITIS_LOOP_55_4|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_VITIS_LOOP_55_4|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_VITIS_LOOP_55_4|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_VITIS_LOOP_55_4|  return value|
|output_list_address0           |  out|    3|   ap_memory|                   output_list|         array|
|output_list_ce0                |  out|    1|   ap_memory|                   output_list|         array|
|output_list_q0                 |   in|    1|   ap_memory|                   output_list|         array|
|output_buffer_data_out         |  out|    8|      ap_vld|        output_buffer_data_out|       pointer|
|output_buffer_data_out_ap_vld  |  out|    1|      ap_vld|        output_buffer_data_out|       pointer|
+-------------------------------+-----+-----+------------+------------------------------+--------------+

