# Loading project Lab3_modelsim
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
vsim work.test(test_cpu_advanced)
# vsim work.test(test_cpu_advanced) 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading modelsim_lib.util(body)
# Loading work.micro_assembly
# Loading ieee.numeric_std(body)
# Loading work.test(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
vsim work.test_cpu
# vsim work.test_cpu 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading modelsim_lib.util(body)
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading ieee.numeric_std(body)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
# Compile of test_cpu_advanced.vhd was successful.
restart
# Loading work.test_cpu(test_cpu_advanced)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test/dut/upc' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test/dut/dp/rf_mem' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: Reset does not work
#    Time: 16 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 128
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test/dut/uPC' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test/dut/dp/rf_mem' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: Reset does not work
#    Time: 16 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 128
add wave -position insertpoint  \
sim:/test_cpu/clk \
sim:/test_cpu/reset \
sim:/test_cpu/Din \
sim:/test_cpu/address \
sim:/test_cpu/Dout \
sim:/test_cpu/mem_Dout \
sim:/test_cpu/RW \
sim:/test_cpu/rden \
sim:/test_cpu/wren \
sim:/test_cpu/t_upc \
sim:/test_cpu/t_rf_mem \
sim:/test_cpu/t_z \
sim:/test_cpu/t_n \
sim:/test_cpu/t_o \
sim:/test_cpu/N \
sim:/test_cpu/M
restart
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test/dut/uPC' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test/dut/dp/rf_mem' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: Reset does not work
#    Time: 16 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 128
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/dp/rf_mem' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: Memory Address reset does not work
#    Time: 16 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 129
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/dp/rf_mem' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: Memory Address reset does not work
#    Time: 16 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 129
restart
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/dp/rf_mem' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: Memory Address reset does not work
#    Time: 16 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 129
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/dp/rf_mem' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Failure: Reset does not work
#    Time: 16 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 128
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/dp/rf_mem' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: Memory Address reset does not work
#    Time: 16 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 129
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd failed with 1 errors.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 1 failed with 1 error. 
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd failed with 1 errors.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 1 failed with 1 error. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/dp/rf_mem' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: Memory Address reset does not work
#    Time: 16 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 129
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/dp/rf_mem' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI does not work
#    Time: 90 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 132
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/dp/rf_mem' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI does not work
#    Time: 90 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 132
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI does not work
#    Time: 90 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 132
restart
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI does not work
#    Time: 90 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 132
add wave -position insertpoint  \
sim:/test_cpu/DUT/ucode/Write_out
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI does not work
#    Time: 90 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 132
restart
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI does not work
#    Time: 90 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 132
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI does not work
#    Time: 90 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 132
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI does not work
#    Time: 90 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 132
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI does not work
#    Time: 90 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 132
add wave -position insertpoint  \
sim:/test_cpu/DUT/ucode/running_instruction
restart
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI does not work
#    Time: 90 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 132
restart
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI does not work
#    Time: 90 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 132
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI does not work
#    Time: 90 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 132
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI does not work
#    Time: 90 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 132
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI does not work
#    Time: 90 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 132
add wave -position insertpoint  \
sim:/test_cpu/DUT/instruction_reg
restart
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI does not work
#    Time: 90 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 132
restart
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI does not work
#    Time: 90 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 132
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI does not work
#    Time: 90 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 132
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI does not work
#    Time: 90 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 132
restart
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI does not work
#    Time: 90 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 132
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd failed with 1 errors.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 1 failed with 1 error. 
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI does not work
#    Time: 90 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 132
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI does not work
#    Time: 90 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 132
restart
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI does not work
#    Time: 90 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 132
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI does not work
#    Time: 90 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 132
restart
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI does not work
#    Time: 90 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 132
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI does not work
#    Time: 90 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 132
add wave -position insertpoint  \
sim:/test_cpu/DUT/dp/RA \
sim:/test_cpu/DUT/dp/RB
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI does not work
#    Time: 90 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 132
add wave -position insertpoint  \
sim:/test_cpu/DUT/dp/Bypass
restart
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI does not work
#    Time: 90 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 132
restart
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI does not work
#    Time: 90 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 132
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI does not work
#    Time: 90 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 132
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI does not work
#    Time: 90 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 132
restart
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI does not work
#    Time: 90 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 132
add wave -position insertpoint  \
sim:/test_cpu/DUT/dp/internal_a_addr \
sim:/test_cpu/DUT/dp/internal_read_a
restart
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI does not work
#    Time: 90 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 132
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI does not work
#    Time: 90 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 132
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd failed with 1 errors.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 1 failed with 1 error. 
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI sign extension does not work
#    Time: 170 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 136
# Compile of Micro_code.vhd was successful with warnings.
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI sign extension does not work
#    Time: 170 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 136
restart
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI sign extension does not work
#    Time: 170 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 136
restart
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
restart
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
restart
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: ADD does not work
#    Time: 250 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 140
restart
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: ADD does not work
#    Time: 250 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 140
add wave -position insertpoint  \
sim:/test_cpu/DUT/dp/rf/WAddr
restart
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: ADD does not work
#    Time: 250 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 140
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI sign extension does not work
#    Time: 170 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 136
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: ADD does not work
#    Time: 250 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 140
restart
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD works OK
#    Time: 250 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: SUB does not work
#    Time: 330 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 143
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD works OK
#    Time: 250 ns  Iteration: 0  Instance: /test_cpu
# ** Note: SUB works OK
#    Time: 330 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: ST: Dout has the wrong value
#    Time: 370001 ps  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Subprogram test_ST at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 102
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD works OK
#    Time: 250 ns  Iteration: 0  Instance: /test_cpu
# ** Note: SUB works OK
#    Time: 330 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: ST: Dout has the wrong value
#    Time: 370001 ps  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Subprogram test_ST at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 102
restart
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD works OK
#    Time: 250 ns  Iteration: 0  Instance: /test_cpu
# ** Note: SUB works OK
#    Time: 330 ns  Iteration: 0  Instance: /test_cpu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 370001 ps  Iteration: 0  Instance: /test_cpu
# ** Failure: ST: Dout has the wrong value
#    Time: 370001 ps  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Subprogram test_ST at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 102
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD works OK
#    Time: 250 ns  Iteration: 0  Instance: /test_cpu
# ** Note: SUB works OK
#    Time: 330 ns  Iteration: 0  Instance: /test_cpu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 370001 ps  Iteration: 0  Instance: /test_cpu
# ** Failure: ST: Dout has the wrong value
#    Time: 370001 ps  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Subprogram test_ST at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 102
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD works OK
#    Time: 250 ns  Iteration: 0  Instance: /test_cpu
# ** Note: SUB works OK
#    Time: 330 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: ST: Dout has the wrong value
#    Time: 370001 ps  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Subprogram test_ST at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 102
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD works OK
#    Time: 250 ns  Iteration: 0  Instance: /test_cpu
# ** Note: SUB works OK
#    Time: 330 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: ST: Dout has the wrong value
#    Time: 370001 ps  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Subprogram test_ST at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 102
restart
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD works OK
#    Time: 250 ns  Iteration: 0  Instance: /test_cpu
# ** Note: SUB works OK
#    Time: 330 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: ST: Dout has the wrong value
#    Time: 370001 ps  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Subprogram test_ST at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 102
add wave -position insertpoint  \
sim:/test_cpu/DUT/dp/OP
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD works OK
#    Time: 250 ns  Iteration: 0  Instance: /test_cpu
# ** Note: SUB works OK
#    Time: 330 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: ST: Dout has the wrong value
#    Time: 370001 ps  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Subprogram test_ST at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 102
add wave -position insertpoint  \
sim:/test_cpu/DUT/dp/alu_a
restart
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD works OK
#    Time: 250 ns  Iteration: 0  Instance: /test_cpu
# ** Note: SUB works OK
#    Time: 330 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: ST: Dout has the wrong value
#    Time: 370001 ps  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Subprogram test_ST at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 102
restart
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD works OK
#    Time: 250 ns  Iteration: 0  Instance: /test_cpu
# ** Note: SUB works OK
#    Time: 330 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: ST: Dout has the wrong value
#    Time: 370001 ps  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Subprogram test_ST at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 102
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD works OK
#    Time: 250 ns  Iteration: 0  Instance: /test_cpu
# ** Note: SUB works OK
#    Time: 330 ns  Iteration: 0  Instance: /test_cpu
# ** Error: ST: Dout has the wrong value
#    Time: 370001 ps  Iteration: 0  Instance: /test_cpu
# ** Failure: ST: Address has the wrong value
#    Time: 410001 ps  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Subprogram test_ST at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 106
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD works OK
#    Time: 250 ns  Iteration: 0  Instance: /test_cpu
# ** Note: SUB works OK
#    Time: 330 ns  Iteration: 0  Instance: /test_cpu
# ** Error: ST: Dout has the wrong value
#    Time: 370001 ps  Iteration: 0  Instance: /test_cpu
# ** Note: ST works OK
#    Time: 410001 ps  Iteration: 0  Instance: /test_cpu
# ** Failure: NOT does not work
#    Time: 490 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 149
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
restart
restart
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD works OK
#    Time: 250 ns  Iteration: 0  Instance: /test_cpu
# ** Note: SUB works OK
#    Time: 330 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: ST: Dout has the wrong value
#    Time: 370001 ps  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Subprogram test_ST at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 102
restart
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD works OK
#    Time: 250 ns  Iteration: 0  Instance: /test_cpu
# ** Note: SUB works OK
#    Time: 330 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: ST: Dout has the wrong value
#    Time: 370001 ps  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Subprogram test_ST at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 102
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful with warnings.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD works OK
#    Time: 250 ns  Iteration: 0  Instance: /test_cpu
# ** Note: SUB works OK
#    Time: 330 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: ST: Dout has the wrong value
#    Time: 370001 ps  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Subprogram test_ST at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 102
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful with warnings.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
run
# ** Note: ST works OK
#    Time: 410001 ps  Iteration: 0  Instance: /test_cpu
# ** Failure: NOT does not work
#    Time: 490 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 149
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful with warnings.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD works OK
#    Time: 250 ns  Iteration: 0  Instance: /test_cpu
# ** Note: SUB works OK
#    Time: 330 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ST works OK
#    Time: 410001 ps  Iteration: 0  Instance: /test_cpu
# ** Note: NOT works OK
#    Time: 490 ns  Iteration: 0  Instance: /test_cpu
# ** Note: OR works OK
#    Time: 570 ns  Iteration: 0  Instance: /test_cpu
# ** Note: AND works OK
#    Time: 650 ns  Iteration: 0  Instance: /test_cpu
# ** Note: XOR works OK
#    Time: 730 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LD: Address has the wrong value
#    Time: 772 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Subprogram test_LD at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 115
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful with warnings.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD works OK
#    Time: 250 ns  Iteration: 0  Instance: /test_cpu
# ** Note: SUB works OK
#    Time: 330 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ST works OK
#    Time: 410001 ps  Iteration: 0  Instance: /test_cpu
# ** Note: NOT works OK
#    Time: 490 ns  Iteration: 0  Instance: /test_cpu
# ** Note: OR works OK
#    Time: 570 ns  Iteration: 0  Instance: /test_cpu
# ** Note: AND works OK
#    Time: 650 ns  Iteration: 0  Instance: /test_cpu
# ** Note: XOR works OK
#    Time: 730 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LD: Address has the wrong value
#    Time: 772 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Subprogram test_LD at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 115
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful with warnings.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_z' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_n' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Error: (vsim-3569) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Object '/test_cpu/dut/L_o' does not exist in the design.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD works OK
#    Time: 250 ns  Iteration: 0  Instance: /test_cpu
# ** Note: SUB works OK
#    Time: 330 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ST works OK
#    Time: 410001 ps  Iteration: 0  Instance: /test_cpu
# ** Note: NOT works OK
#    Time: 490 ns  Iteration: 0  Instance: /test_cpu
# ** Note: OR works OK
#    Time: 570 ns  Iteration: 0  Instance: /test_cpu
# ** Note: AND works OK
#    Time: 650 ns  Iteration: 0  Instance: /test_cpu
# ** Note: XOR works OK
#    Time: 730 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LD works OK
#    Time: 812 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: Z=0:BRZ does not work
#    Time: 890 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 165
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful with warnings.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Z' onto '/t_z'.
# ** Error: (vsim-3571) init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Type (1120) of object '/test_cpu/dut/N' not recognized.
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/O' onto '/t_o'.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD works OK
#    Time: 250 ns  Iteration: 0  Instance: /test_cpu
# ** Note: SUB works OK
#    Time: 330 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ST works OK
#    Time: 410001 ps  Iteration: 0  Instance: /test_cpu
# ** Note: NOT works OK
#    Time: 490 ns  Iteration: 0  Instance: /test_cpu
# ** Note: OR works OK
#    Time: 570 ns  Iteration: 0  Instance: /test_cpu
# ** Note: AND works OK
#    Time: 650 ns  Iteration: 0  Instance: /test_cpu
# ** Note: XOR works OK
#    Time: 730 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LD works OK
#    Time: 812 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: Z=0:BRZ does not work
#    Time: 890 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 165
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful with warnings.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Z' onto '/t_z'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Neg' onto '/t_n'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/O' onto '/t_o'.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD works OK
#    Time: 250 ns  Iteration: 0  Instance: /test_cpu
# ** Note: SUB works OK
#    Time: 330 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ST works OK
#    Time: 410001 ps  Iteration: 0  Instance: /test_cpu
# ** Note: NOT works OK
#    Time: 490 ns  Iteration: 0  Instance: /test_cpu
# ** Note: OR works OK
#    Time: 570 ns  Iteration: 0  Instance: /test_cpu
# ** Note: AND works OK
#    Time: 650 ns  Iteration: 0  Instance: /test_cpu
# ** Note: XOR works OK
#    Time: 730 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LD works OK
#    Time: 812 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: Z=0:BRZ does not work
#    Time: 890 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 165
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful with warnings.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Z' onto '/t_z'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Neg' onto '/t_n'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/O' onto '/t_o'.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD works OK
#    Time: 250 ns  Iteration: 0  Instance: /test_cpu
# ** Note: SUB works OK
#    Time: 330 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ST works OK
#    Time: 410001 ps  Iteration: 0  Instance: /test_cpu
# ** Note: NOT works OK
#    Time: 490 ns  Iteration: 0  Instance: /test_cpu
# ** Note: OR works OK
#    Time: 570 ns  Iteration: 0  Instance: /test_cpu
# ** Note: AND works OK
#    Time: 650 ns  Iteration: 0  Instance: /test_cpu
# ** Note: XOR works OK
#    Time: 730 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LD works OK
#    Time: 812 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: Z=0:BRZ does not work
#    Time: 890 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 165
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful with warnings.
# Compile of Micro_code.vhd failed with 2 errors.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 1 failed with 2 errors. 
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful with warnings.
# Compile of Micro_code.vhd failed with 2 errors.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 1 failed with 2 errors. 
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful with warnings.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Z' onto '/t_z'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Neg' onto '/t_n'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/O' onto '/t_o'.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD works OK
#    Time: 250 ns  Iteration: 0  Instance: /test_cpu
# ** Note: SUB works OK
#    Time: 330 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ST works OK
#    Time: 410001 ps  Iteration: 0  Instance: /test_cpu
# ** Note: NOT works OK
#    Time: 490 ns  Iteration: 0  Instance: /test_cpu
# ** Note: OR works OK
#    Time: 570 ns  Iteration: 0  Instance: /test_cpu
# ** Note: AND works OK
#    Time: 650 ns  Iteration: 0  Instance: /test_cpu
# ** Note: XOR works OK
#    Time: 730 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LD works OK
#    Time: 812 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: Z=0:BRZ does not work
#    Time: 890 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 165
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful with warnings.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Z' onto '/t_z'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Neg' onto '/t_n'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/O' onto '/t_o'.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD works OK
#    Time: 250 ns  Iteration: 0  Instance: /test_cpu
# ** Note: SUB works OK
#    Time: 330 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ST works OK
#    Time: 410001 ps  Iteration: 0  Instance: /test_cpu
# ** Note: NOT works OK
#    Time: 490 ns  Iteration: 0  Instance: /test_cpu
# ** Note: OR works OK
#    Time: 570 ns  Iteration: 0  Instance: /test_cpu
# ** Note: AND works OK
#    Time: 650 ns  Iteration: 0  Instance: /test_cpu
# ** Note: XOR works OK
#    Time: 730 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LD works OK
#    Time: 812 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: Z=0:BRZ does not work
#    Time: 890 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 165
restart
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful with warnings.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Z' onto '/t_z'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Neg' onto '/t_n'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/O' onto '/t_o'.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD works OK
#    Time: 250 ns  Iteration: 0  Instance: /test_cpu
# ** Note: SUB works OK
#    Time: 330 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ST works OK
#    Time: 410001 ps  Iteration: 0  Instance: /test_cpu
# ** Note: NOT works OK
#    Time: 490 ns  Iteration: 0  Instance: /test_cpu
# ** Note: OR works OK
#    Time: 570 ns  Iteration: 0  Instance: /test_cpu
# ** Note: AND works OK
#    Time: 650 ns  Iteration: 0  Instance: /test_cpu
# ** Note: XOR works OK
#    Time: 730 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LD works OK
#    Time: 812 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: Z=0:BRZ does not work
#    Time: 890 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 165
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful with warnings.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Z' onto '/t_z'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Neg' onto '/t_n'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/O' onto '/t_o'.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD works OK
#    Time: 250 ns  Iteration: 0  Instance: /test_cpu
# ** Note: SUB works OK
#    Time: 330 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ST works OK
#    Time: 410001 ps  Iteration: 0  Instance: /test_cpu
# ** Note: NOT works OK
#    Time: 490 ns  Iteration: 0  Instance: /test_cpu
# ** Note: OR works OK
#    Time: 570 ns  Iteration: 0  Instance: /test_cpu
# ** Note: AND works OK
#    Time: 650 ns  Iteration: 0  Instance: /test_cpu
# ** Note: XOR works OK
#    Time: 730 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LD works OK
#    Time: 812 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: Z=0:BRZ does not work
#    Time: 890 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 165
restart
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Z' onto '/t_z'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Neg' onto '/t_n'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/O' onto '/t_o'.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD works OK
#    Time: 250 ns  Iteration: 0  Instance: /test_cpu
# ** Note: SUB works OK
#    Time: 330 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ST works OK
#    Time: 410001 ps  Iteration: 0  Instance: /test_cpu
# ** Note: NOT works OK
#    Time: 490 ns  Iteration: 0  Instance: /test_cpu
# ** Note: OR works OK
#    Time: 570 ns  Iteration: 0  Instance: /test_cpu
# ** Note: AND works OK
#    Time: 650 ns  Iteration: 0  Instance: /test_cpu
# ** Note: XOR works OK
#    Time: 730 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LD works OK
#    Time: 812 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: Z=0:BRZ does not work
#    Time: 890 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 165
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful with warnings.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
restart
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Z' onto '/t_z'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Neg' onto '/t_n'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/O' onto '/t_o'.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD works OK
#    Time: 250 ns  Iteration: 0  Instance: /test_cpu
# ** Note: SUB works OK
#    Time: 330 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ST works OK
#    Time: 410001 ps  Iteration: 0  Instance: /test_cpu
# ** Note: NOT works OK
#    Time: 490 ns  Iteration: 0  Instance: /test_cpu
# ** Note: OR works OK
#    Time: 570 ns  Iteration: 0  Instance: /test_cpu
# ** Note: AND works OK
#    Time: 650 ns  Iteration: 0  Instance: /test_cpu
# ** Note: XOR works OK
#    Time: 730 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LD works OK
#    Time: 812 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRZ with Z=0 works OK
#    Time: 890 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRN with N=0 works OK
#    Time: 970 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRO with O=0 works OK
#    Time: 1050 ns  Iteration: 0  Instance: /test_cpu
# ** Note: XOR Setting Z=1 works
#    Time: 1130 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: Z=1:BRZ does not work
#    Time: 1210 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 179
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful with warnings.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Z' onto '/t_z'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Neg' onto '/t_n'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/O' onto '/t_o'.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD works OK
#    Time: 250 ns  Iteration: 0  Instance: /test_cpu
# ** Note: SUB works OK
#    Time: 330 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ST works OK
#    Time: 410001 ps  Iteration: 0  Instance: /test_cpu
# ** Note: NOT works OK
#    Time: 490 ns  Iteration: 0  Instance: /test_cpu
# ** Note: OR works OK
#    Time: 570 ns  Iteration: 0  Instance: /test_cpu
# ** Note: AND works OK
#    Time: 650 ns  Iteration: 0  Instance: /test_cpu
# ** Note: XOR works OK
#    Time: 730 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LD works OK
#    Time: 812 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRZ with Z=0 works OK
#    Time: 890 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRN with N=0 works OK
#    Time: 970 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRO with O=0 works OK
#    Time: 1050 ns  Iteration: 0  Instance: /test_cpu
# ** Note: XOR Setting Z=1 works
#    Time: 1130 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRZ with negative offset works OK
#    Time: 1210 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRZ with posititve offset works OK
#    Time: 1290 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: Setting N=1 does not work
#    Time: 1370 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 187
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful with warnings.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Z' onto '/t_z'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Neg' onto '/t_n'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/O' onto '/t_o'.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI does not work
#    Time: 90 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 132
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful with warnings.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Z' onto '/t_z'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Neg' onto '/t_n'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/O' onto '/t_o'.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD works OK
#    Time: 250 ns  Iteration: 0  Instance: /test_cpu
# ** Note: SUB works OK
#    Time: 330 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ST works OK
#    Time: 410001 ps  Iteration: 0  Instance: /test_cpu
# ** Note: NOT works OK
#    Time: 490 ns  Iteration: 0  Instance: /test_cpu
# ** Note: OR works OK
#    Time: 570 ns  Iteration: 0  Instance: /test_cpu
# ** Note: AND works OK
#    Time: 650 ns  Iteration: 0  Instance: /test_cpu
# ** Note: XOR works OK
#    Time: 730 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LD works OK
#    Time: 812 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRZ with Z=0 works OK
#    Time: 890 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRN with N=0 works OK
#    Time: 970 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRO with O=0 works OK
#    Time: 1050 ns  Iteration: 0  Instance: /test_cpu
# ** Note: XOR Setting Z=1 works
#    Time: 1130 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: Z=1:BRZ does not work
#    Time: 1210 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 179
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful with warnings.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Z' onto '/t_z'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Neg' onto '/t_n'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/O' onto '/t_o'.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI does not work
#    Time: 90 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 132
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful with warnings.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Z' onto '/t_z'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Neg' onto '/t_n'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/O' onto '/t_o'.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI does not work
#    Time: 90 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 132
restart
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Z' onto '/t_z'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Neg' onto '/t_n'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/O' onto '/t_o'.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: LDI does not work
#    Time: 90 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 132
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful with warnings.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Z' onto '/t_z'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Neg' onto '/t_n'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/O' onto '/t_o'.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD works OK
#    Time: 250 ns  Iteration: 0  Instance: /test_cpu
# ** Note: SUB works OK
#    Time: 330 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ST works OK
#    Time: 410001 ps  Iteration: 0  Instance: /test_cpu
# ** Note: NOT works OK
#    Time: 490 ns  Iteration: 0  Instance: /test_cpu
# ** Note: OR works OK
#    Time: 570 ns  Iteration: 0  Instance: /test_cpu
# ** Note: AND works OK
#    Time: 650 ns  Iteration: 0  Instance: /test_cpu
# ** Note: XOR works OK
#    Time: 730 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LD works OK
#    Time: 812 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRZ with Z=0 works OK
#    Time: 890 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRN with N=0 works OK
#    Time: 970 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: O=0:BRO does not work
#    Time: 1050 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 171
add wave -position insertpoint  \
sim:/test_cpu/DUT/Z_reg \
sim:/test_cpu/DUT/Neg_reg \
sim:/test_cpu/DUT/O_reg
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful with warnings.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Z' onto '/t_z'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Neg' onto '/t_n'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/O' onto '/t_o'.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD works OK
#    Time: 250 ns  Iteration: 0  Instance: /test_cpu
# ** Note: SUB works OK
#    Time: 330 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ST works OK
#    Time: 410001 ps  Iteration: 0  Instance: /test_cpu
# ** Note: NOT works OK
#    Time: 490 ns  Iteration: 0  Instance: /test_cpu
# ** Note: OR works OK
#    Time: 570 ns  Iteration: 0  Instance: /test_cpu
# ** Note: AND works OK
#    Time: 650 ns  Iteration: 0  Instance: /test_cpu
# ** Note: XOR works OK
#    Time: 730 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LD works OK
#    Time: 812 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRZ with Z=0 works OK
#    Time: 890 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRN with N=0 works OK
#    Time: 970 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: O=0:BRO does not work
#    Time: 1050 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 171
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful with warnings.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Z' onto '/t_z'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Neg' onto '/t_n'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/O' onto '/t_o'.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD works OK
#    Time: 250 ns  Iteration: 0  Instance: /test_cpu
# ** Note: SUB works OK
#    Time: 330 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ST works OK
#    Time: 410001 ps  Iteration: 0  Instance: /test_cpu
# ** Note: NOT works OK
#    Time: 490 ns  Iteration: 0  Instance: /test_cpu
# ** Note: OR works OK
#    Time: 570 ns  Iteration: 0  Instance: /test_cpu
# ** Note: AND works OK
#    Time: 650 ns  Iteration: 0  Instance: /test_cpu
# ** Note: XOR works OK
#    Time: 730 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LD works OK
#    Time: 812 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRZ with Z=0 works OK
#    Time: 890 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRN with N=0 works OK
#    Time: 970 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRO with O=0 works OK
#    Time: 1050 ns  Iteration: 0  Instance: /test_cpu
# ** Note: XOR Setting Z=1 works
#    Time: 1130 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRZ with negative offset works OK
#    Time: 1210 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRZ with posititve offset works OK
#    Time: 1290 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: Setting N=1 does not work
#    Time: 1370 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 187
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful with warnings.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# 11 compiles, 0 failed with no errors. 
restart
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Z_reg' onto '/t_z'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Neg_reg' onto '/t_n'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/O_reg' onto '/t_o'.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD works OK
#    Time: 250 ns  Iteration: 0  Instance: /test_cpu
# ** Note: SUB works OK
#    Time: 330 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ST works OK
#    Time: 410001 ps  Iteration: 0  Instance: /test_cpu
# ** Note: NOT works OK
#    Time: 490 ns  Iteration: 0  Instance: /test_cpu
# ** Note: OR works OK
#    Time: 570 ns  Iteration: 0  Instance: /test_cpu
# ** Note: AND works OK
#    Time: 650 ns  Iteration: 0  Instance: /test_cpu
# ** Note: XOR works OK
#    Time: 730 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LD works OK
#    Time: 812 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRZ with Z=0 works OK
#    Time: 890 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRN with N=0 works OK
#    Time: 970 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRO with O=0 works OK
#    Time: 1050 ns  Iteration: 0  Instance: /test_cpu
# ** Note: XOR Setting Z=1 works
#    Time: 1130 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRZ with negative offset works OK
#    Time: 1210 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRZ with posititve offset works OK
#    Time: 1290 ns  Iteration: 0  Instance: /test_cpu
# ** Note: XOR Setting N=1 works
#    Time: 1370 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRN with negative address works OK
#    Time: 1450 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRN with positive address works OK
#    Time: 1530 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD setting O=1 works OK
#    Time: 2250 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRO with negative address works OK
#    Time: 2330 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRO with positive address works OK
#    Time: 2410 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRA with negative address works OK
#    Time: 2490 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRA with positive address works OK
#    Time: 2570 ns  Iteration: 0  Instance: /test_cpu
# ** Note: CPU passes all tests.
#    Time: 2590 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: Ending Simulation.
#    Time: 2590 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 223
restart
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Z_reg' onto '/t_z'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Neg_reg' onto '/t_n'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/O_reg' onto '/t_o'.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD works OK
#    Time: 250 ns  Iteration: 0  Instance: /test_cpu
# ** Note: SUB works OK
#    Time: 330 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ST works OK
#    Time: 410001 ps  Iteration: 0  Instance: /test_cpu
# ** Note: NOT works OK
#    Time: 490 ns  Iteration: 0  Instance: /test_cpu
# ** Note: OR works OK
#    Time: 570 ns  Iteration: 0  Instance: /test_cpu
# ** Note: AND works OK
#    Time: 650 ns  Iteration: 0  Instance: /test_cpu
# ** Note: XOR works OK
#    Time: 730 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LD works OK
#    Time: 812 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRZ with Z=0 works OK
#    Time: 890 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRN with N=0 works OK
#    Time: 970 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRO with O=0 works OK
#    Time: 1050 ns  Iteration: 0  Instance: /test_cpu
# ** Note: XOR Setting Z=1 works
#    Time: 1130 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRZ with negative offset works OK
#    Time: 1210 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRZ with posititve offset works OK
#    Time: 1290 ns  Iteration: 0  Instance: /test_cpu
# ** Note: XOR Setting N=1 works
#    Time: 1370 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRN with negative address works OK
#    Time: 1450 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRN with positive address works OK
#    Time: 1530 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD setting O=1 works OK
#    Time: 2250 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRO with negative address works OK
#    Time: 2330 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRO with positive address works OK
#    Time: 2410 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRA with negative address works OK
#    Time: 2490 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRA with positive address works OK
#    Time: 2570 ns  Iteration: 0  Instance: /test_cpu
# ** Note: CPU passes all tests.
#    Time: 2590 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: Ending Simulation.
#    Time: 2590 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab3/test_cpu_advanced.vhd line 223
# Closing project /home/morgan/git/IL2203/Lab3/Lab3_modelsim.mpf
# reading /home/morgan/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project SV_Lab1
vsim work.svtb
# vsim work.svtb 
# Loading sv_std.std
# Loading work.svtb
# Loading work.config_reg
run
# For address 0, data_out is = 65535 at reset
# For address 1, data_out is = 0 at reset
# For address 2, data_out is = 0 at reset
# For address 3, data_out is = 0 at reset
# For address 4, data_out is = 43980 at reset
# ** Error: Assertion error.
#    Time: 120 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 40
# For address 5, data_out is = 0 at reset
# For address 6, data_out is = 0 at reset
# For address 7, data_out is = 1 at reset
# --------- Checking register adc0_reg ------------
# Output error. Expected 0000000000000001, got 1000000000000001
# 
# Leakage! Register adc1_reg is 256, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 2, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 1, but should be 16'h0000
# Leakage! Register analog_test is 1, but should be 16'hABCC
# Leakage! Register amp_gain is 1, but should be 16'h0000
# Output error. Expected 0000000000000010, got 1000000000000010
# 
# Leakage! Register adc1_reg is 512, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 4, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 2, but should be 16'h0000
# Leakage! Register analog_test is 2, but should be 16'hABCC
# Leakage! Register amp_gain is 2, but should be 16'h0000
# Leakage! Register digital_config is 2, but should be 16'h0001
# Output error. Expected 0000000000000100, got 1000000000000100
# 
# Leakage! Register adc1_reg is 1024, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 8, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 4, but should be 16'h0000
# Leakage! Register analog_test is 4, but should be 16'hABCC
# Leakage! Register amp_gain is 4, but should be 16'h0000
# Leakage! Register digital_config is 4, but should be 16'h0001
# Output error. Expected 0000000000001000, got 1000000000001000
# 
# Leakage! Register adc1_reg is 2048, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 16, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 8, but should be 16'h0000
# Leakage! Register analog_test is 8, but should be 16'hABCC
# Leakage! Register amp_gain is 8, but should be 16'h0000
# Leakage! Register digital_config is 8, but should be 16'h0001
# Output error. Expected 0000000000010000, got 1000000000010000
# 
# Leakage! Register adc1_reg is 4096, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 32, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 16, but should be 16'h0000
# Leakage! Register analog_test is 16, but should be 16'hABCC
# Leakage! Register amp_gain is 16, but should be 16'h0000
# Leakage! Register digital_config is 16, but should be 16'h0001
# Output error. Expected 0000000000100000, got 1000000000100000
# 
# Leakage! Register adc1_reg is 8192, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 64, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32, but should be 16'h0000
# Leakage! Register analog_test is 32, but should be 16'hABCC
# Leakage! Register amp_gain is 32, but should be 16'h0000
# Leakage! Register digital_config is 32, but should be 16'h0001
# Output error. Expected 0000000001000000, got 1000000001000000
# 
# Leakage! Register adc1_reg is 16384, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 128, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 64, but should be 16'h0000
# Leakage! Register analog_test is 64, but should be 16'hABCC
# Leakage! Register amp_gain is 64, but should be 16'h0000
# Leakage! Register digital_config is 64, but should be 16'h0001
# Output error. Expected 0000000010000000, got 1000000010000000
# 
# Leakage! Register adc1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 256, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 128, but should be 16'h0000
# Leakage! Register analog_test is 128, but should be 16'hABCC
# Leakage! Register amp_gain is 128, but should be 16'h0000
# Leakage! Register digital_config is 128, but should be 16'h0001
# Output error. Expected 0000000100000000, got 1000000100000000
# 
# Leakage! Register adc1_reg is 1, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 512, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 256, but should be 16'h0000
# Leakage! Register analog_test is 256, but should be 16'hABCC
# Leakage! Register amp_gain is 256, but should be 16'h0000
# Leakage! Register digital_config is 256, but should be 16'h0001
# Output error. Expected 0000001000000000, got 1000001000000000
# 
# Leakage! Register adc1_reg is 2, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 1024, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 512, but should be 16'h0000
# Leakage! Register analog_test is 512, but should be 16'hABCC
# Leakage! Register amp_gain is 512, but should be 16'h0000
# Leakage! Register digital_config is 512, but should be 16'h0001
# Output error. Expected 0000010000000000, got 1000010000000000
# 
# Leakage! Register adc1_reg is 4, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 2048, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 1024, but should be 16'h0000
# Leakage! Register analog_test is 1024, but should be 16'hABCC
# Leakage! Register amp_gain is 1024, but should be 16'h0000
# Leakage! Register digital_config is 1024, but should be 16'h0001
# Output error. Expected 0000100000000000, got 1000100000000000
# 
# Leakage! Register adc1_reg is 8, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 4096, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 2048, but should be 16'h0000
# Leakage! Register analog_test is 2048, but should be 16'hABCC
# Leakage! Register amp_gain is 2048, but should be 16'h0000
# Leakage! Register digital_config is 2048, but should be 16'h0001
# Output error. Expected 0001000000000000, got 1001000000000000
# 
# Leakage! Register adc1_reg is 16, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 8192, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 4096, but should be 16'h0000
# Leakage! Register analog_test is 4096, but should be 16'hABCC
# Leakage! Register amp_gain is 4096, but should be 16'h0000
# Leakage! Register digital_config is 4096, but should be 16'h0001
# Output error. Expected 0010000000000000, got 1010000000000000
# 
# Leakage! Register adc1_reg is 32, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 16384, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 8192, but should be 16'h0000
# Leakage! Register analog_test is 8192, but should be 16'hABCC
# Leakage! Register amp_gain is 8192, but should be 16'h0000
# Leakage! Register digital_config is 8192, but should be 16'h0001
# Output error. Expected 0100000000000000, got 1100000000000000
# 
# Leakage! Register adc1_reg is 64, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 16384, but should be 16'h0000
# Leakage! Register analog_test is 16384, but should be 16'hABCC
# Leakage! Register amp_gain is 16384, but should be 16'h0000
# Leakage! Register digital_config is 16384, but should be 16'h0001
# Leakage! Register adc1_reg is 128, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register analog_test is 32768, but should be 16'hABCC
# Leakage! Register amp_gain is 32768, but should be 16'h0000
# Leakage! Register digital_config is 0, but should be 16'h0001
# --------- Checking register adc1_reg ------------
# Output error. Expected 0000000000000001, got 0000000100000000
# 
# Leakage! Register adc0_reg is 32769, but should be 16'hFFFF
# Leakage! Register temp_sensor0_reg is 2, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 1, but should be 16'h0000
# Leakage! Register analog_test is 1, but should be 16'hABCC
# Leakage! Register amp_gain is 1, but should be 16'h0000
# Output error. Expected 0000000000000010, got 0000001000000000
# 
# Leakage! Register adc0_reg is 32770, but should be 16'hFFFF
# Leakage! Register temp_sensor0_reg is 4, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 2, but should be 16'h0000
# Leakage! Register analog_test is 2, but should be 16'hABCC
# Leakage! Register amp_gain is 2, but should be 16'h0000
# Leakage! Register digital_config is 2, but should be 16'h0001
# Output error. Expected 0000000000000100, got 0000010000000000
# 
# Leakage! Register adc0_reg is 32772, but should be 16'hFFFF
# Leakage! Register temp_sensor0_reg is 8, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 4, but should be 16'h0000
# Leakage! Register analog_test is 4, but should be 16'hABCC
# Leakage! Register amp_gain is 4, but should be 16'h0000
# Leakage! Register digital_config is 4, but should be 16'h0001
# Output error. Expected 0000000000001000, got 0000100000000000
# 
# Leakage! Register adc0_reg is 32776, but should be 16'hFFFF
# Leakage! Register temp_sensor0_reg is 16, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 8, but should be 16'h0000
# Leakage! Register analog_test is 8, but should be 16'hABCC
# Leakage! Register amp_gain is 8, but should be 16'h0000
# Leakage! Register digital_config is 8, but should be 16'h0001
# Output error. Expected 0000000000010000, got 0001000000000000
# 
# Leakage! Register adc0_reg is 32784, but should be 16'hFFFF
# Leakage! Register temp_sensor0_reg is 32, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 16, but should be 16'h0000
# Leakage! Register analog_test is 16, but should be 16'hABCC
# Leakage! Register amp_gain is 16, but should be 16'h0000
# Leakage! Register digital_config is 16, but should be 16'h0001
# Output error. Expected 0000000000100000, got 0010000000000000
# 
# Leakage! Register adc0_reg is 32800, but should be 16'hFFFF
# Leakage! Register temp_sensor0_reg is 64, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32, but should be 16'h0000
# Leakage! Register analog_test is 32, but should be 16'hABCC
# Leakage! Register amp_gain is 32, but should be 16'h0000
# Leakage! Register digital_config is 32, but should be 16'h0001
# Output error. Expected 0000000001000000, got 0100000000000000
# 
# Leakage! Register adc0_reg is 32832, but should be 16'hFFFF
# Leakage! Register temp_sensor0_reg is 128, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 64, but should be 16'h0000
# Leakage! Register analog_test is 64, but should be 16'hABCC
# Leakage! Register amp_gain is 64, but should be 16'h0000
# Leakage! Register digital_config is 64, but should be 16'h0001
# Output error. Expected 0000000010000000, got 1000000000000000
# 
# Leakage! Register adc0_reg is 32896, but should be 16'hFFFF
# Leakage! Register temp_sensor0_reg is 256, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 128, but should be 16'h0000
# Leakage! Register analog_test is 128, but should be 16'hABCC
# Leakage! Register amp_gain is 128, but should be 16'h0000
# Leakage! Register digital_config is 128, but should be 16'h0001
# Output error. Expected 0000000100000000, got 0000000000000001
# 
# Leakage! Register adc0_reg is 33024, but should be 16'hFFFF
# Leakage! Register temp_sensor0_reg is 512, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 256, but should be 16'h0000
# Leakage! Register analog_test is 256, but should be 16'hABCC
# Leakage! Register amp_gain is 256, but should be 16'h0000
# Leakage! Register digital_config is 256, but should be 16'h0001
# Output error. Expected 0000001000000000, got 0000000000000010
# 
# Leakage! Register adc0_reg is 33280, but should be 16'hFFFF
# Leakage! Register temp_sensor0_reg is 1024, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 512, but should be 16'h0000
# Leakage! Register analog_test is 512, but should be 16'hABCC
# Leakage! Register amp_gain is 512, but should be 16'h0000
# Leakage! Register digital_config is 512, but should be 16'h0001
# Output error. Expected 0000010000000000, got 0000000000000100
# 
# Leakage! Register adc0_reg is 33792, but should be 16'hFFFF
# Leakage! Register temp_sensor0_reg is 2048, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 1024, but should be 16'h0000
# Leakage! Register analog_test is 1024, but should be 16'hABCC
# Leakage! Register amp_gain is 1024, but should be 16'h0000
# Leakage! Register digital_config is 1024, but should be 16'h0001
# Output error. Expected 0000100000000000, got 0000000000001000
# 
# Leakage! Register adc0_reg is 34816, but should be 16'hFFFF
# Leakage! Register temp_sensor0_reg is 4096, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 2048, but should be 16'h0000
# Leakage! Register analog_test is 2048, but should be 16'hABCC
# Leakage! Register amp_gain is 2048, but should be 16'h0000
# Leakage! Register digital_config is 2048, but should be 16'h0001
# Output error. Expected 0001000000000000, got 0000000000010000
# 
# Leakage! Register adc0_reg is 36864, but should be 16'hFFFF
# Leakage! Register temp_sensor0_reg is 8192, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 4096, but should be 16'h0000
# Leakage! Register analog_test is 4096, but should be 16'hABCC
# Leakage! Register amp_gain is 4096, but should be 16'h0000
# Leakage! Register digital_config is 4096, but should be 16'h0001
# Output error. Expected 0010000000000000, got 0000000000100000
# 
# Leakage! Register adc0_reg is 40960, but should be 16'hFFFF
# Leakage! Register temp_sensor0_reg is 16384, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 8192, but should be 16'h0000
# Leakage! Register analog_test is 8192, but should be 16'hABCC
# Leakage! Register amp_gain is 8192, but should be 16'h0000
# Leakage! Register digital_config is 8192, but should be 16'h0001
# Output error. Expected 0100000000000000, got 0000000001000000
# 
# Leakage! Register adc0_reg is 49152, but should be 16'hFFFF
# Leakage! Register temp_sensor0_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 16384, but should be 16'h0000
# Leakage! Register analog_test is 16384, but should be 16'hABCC
# Leakage! Register amp_gain is 16384, but should be 16'h0000
# Leakage! Register digital_config is 16384, but should be 16'h0001
# Output error. Expected 1000000000000000, got 0000000010000000
# 
# Leakage! Register adc0_reg is 32768, but should be 16'hFFFF
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register analog_test is 32768, but should be 16'hABCC
# Leakage! Register amp_gain is 32768, but should be 16'h0000
# Leakage! Register digital_config is 0, but should be 16'h0001
# --------- Checking register temp_sensor0_reg ------------
# Output error. Expected 0000000000000001, got 0000000000000010
# 
# Leakage! Register adc0_reg is 32769, but should be 16'hFFFF
# Leakage! Register adc1_reg is 256, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 1, but should be 16'h0000
# Leakage! Register analog_test is 1, but should be 16'hABCC
# Leakage! Register amp_gain is 1, but should be 16'h0000
# Output error. Expected 0000000000000010, got 0000000000000100
# 
# Leakage! Register adc0_reg is 32770, but should be 16'hFFFF
# Leakage! Register adc1_reg is 512, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 2, but should be 16'h0000
# Leakage! Register analog_test is 2, but should be 16'hABCC
# Leakage! Register amp_gain is 2, but should be 16'h0000
# Leakage! Register digital_config is 2, but should be 16'h0001
# Output error. Expected 0000000000000100, got 0000000000001000
# 
# Leakage! Register adc0_reg is 32772, but should be 16'hFFFF
# Leakage! Register adc1_reg is 1024, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 4, but should be 16'h0000
# Leakage! Register analog_test is 4, but should be 16'hABCC
# Leakage! Register amp_gain is 4, but should be 16'h0000
# Leakage! Register digital_config is 4, but should be 16'h0001
# Output error. Expected 0000000000001000, got 0000000000010000
# 
# Leakage! Register adc0_reg is 32776, but should be 16'hFFFF
# Leakage! Register adc1_reg is 2048, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 8, but should be 16'h0000
# Leakage! Register analog_test is 8, but should be 16'hABCC
# Leakage! Register amp_gain is 8, but should be 16'h0000
# Leakage! Register digital_config is 8, but should be 16'h0001
# Output error. Expected 0000000000010000, got 0000000000100000
# 
# Leakage! Register adc0_reg is 32784, but should be 16'hFFFF
# Leakage! Register adc1_reg is 4096, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 16, but should be 16'h0000
# Leakage! Register analog_test is 16, but should be 16'hABCC
# Leakage! Register amp_gain is 16, but should be 16'h0000
# Leakage! Register digital_config is 16, but should be 16'h0001
# Output error. Expected 0000000000100000, got 0000000001000000
# 
# Leakage! Register adc0_reg is 32800, but should be 16'hFFFF
# Leakage! Register adc1_reg is 8192, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32, but should be 16'h0000
# Leakage! Register analog_test is 32, but should be 16'hABCC
# Leakage! Register amp_gain is 32, but should be 16'h0000
# Leakage! Register digital_config is 32, but should be 16'h0001
# Output error. Expected 0000000001000000, got 0000000010000000
# 
# Leakage! Register adc0_reg is 32832, but should be 16'hFFFF
# Leakage! Register adc1_reg is 16384, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 64, but should be 16'h0000
# Leakage! Register analog_test is 64, but should be 16'hABCC
# Leakage! Register amp_gain is 64, but should be 16'h0000
# Leakage! Register digital_config is 64, but should be 16'h0001
# Output error. Expected 0000000010000000, got 0000000100000000
# 
# Leakage! Register adc0_reg is 32896, but should be 16'hFFFF
# Leakage! Register adc1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 128, but should be 16'h0000
# Leakage! Register analog_test is 128, but should be 16'hABCC
# Leakage! Register amp_gain is 128, but should be 16'h0000
# Leakage! Register digital_config is 128, but should be 16'h0001
# Output error. Expected 0000000100000000, got 0000001000000000
# 
# Leakage! Register adc0_reg is 33024, but should be 16'hFFFF
# Leakage! Register adc1_reg is 1, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 256, but should be 16'h0000
# Leakage! Register analog_test is 256, but should be 16'hABCC
# Leakage! Register amp_gain is 256, but should be 16'h0000
# Leakage! Register digital_config is 256, but should be 16'h0001
# Output error. Expected 0000001000000000, got 0000010000000000
# 
# Leakage! Register adc0_reg is 33280, but should be 16'hFFFF
# Leakage! Register adc1_reg is 2, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 512, but should be 16'h0000
# Leakage! Register analog_test is 512, but should be 16'hABCC
# Leakage! Register amp_gain is 512, but should be 16'h0000
# Leakage! Register digital_config is 512, but should be 16'h0001
# Output error. Expected 0000010000000000, got 0000100000000000
# 
# Leakage! Register adc0_reg is 33792, but should be 16'hFFFF
# Leakage! Register adc1_reg is 4, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 1024, but should be 16'h0000
# Leakage! Register analog_test is 1024, but should be 16'hABCC
# Leakage! Register amp_gain is 1024, but should be 16'h0000
# Leakage! Register digital_config is 1024, but should be 16'h0001
# Output error. Expected 0000100000000000, got 0001000000000000
# 
# Leakage! Register adc0_reg is 34816, but should be 16'hFFFF
# Leakage! Register adc1_reg is 8, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 2048, but should be 16'h0000
# Leakage! Register analog_test is 2048, but should be 16'hABCC
# Leakage! Register amp_gain is 2048, but should be 16'h0000
# Leakage! Register digital_config is 2048, but should be 16'h0001
# Output error. Expected 0001000000000000, got 0010000000000000
# 
# Leakage! Register adc0_reg is 36864, but should be 16'hFFFF
# Leakage! Register adc1_reg is 16, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 4096, but should be 16'h0000
# Leakage! Register analog_test is 4096, but should be 16'hABCC
# Leakage! Register amp_gain is 4096, but should be 16'h0000
# Leakage! Register digital_config is 4096, but should be 16'h0001
# Output error. Expected 0010000000000000, got 0100000000000000
# 
# Leakage! Register adc0_reg is 40960, but should be 16'hFFFF
# Leakage! Register adc1_reg is 32, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 8192, but should be 16'h0000
# Leakage! Register analog_test is 8192, but should be 16'hABCC
# Leakage! Register amp_gain is 8192, but should be 16'h0000
# Leakage! Register digital_config is 8192, but should be 16'h0001
# Output error. Expected 0100000000000000, got 1000000000000000
# 
# Leakage! Register adc0_reg is 49152, but should be 16'hFFFF
# Leakage! Register adc1_reg is 64, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 16384, but should be 16'h0000
# Leakage! Register analog_test is 16384, but should be 16'hABCC
# Leakage! Register amp_gain is 16384, but should be 16'h0000
# Leakage! Register digital_config is 16384, but should be 16'h0001
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32768, but should be 16'hFFFF
# Leakage! Register adc1_reg is 128, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register analog_test is 32768, but should be 16'hABCC
# Leakage! Register amp_gain is 32768, but should be 16'h0000
# Leakage! Register digital_config is 0, but should be 16'h0001
# --------- Checking register temp_sensor1_reg ------------
# Leakage! Register adc0_reg is 32769, but should be 16'hFFFF
# Leakage! Register adc1_reg is 256, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 2, but should be 16'h0000
# Leakage! Register analog_test is 1, but should be 16'hABCC
# Leakage! Register amp_gain is 1, but should be 16'h0000
# Leakage! Register adc0_reg is 32770, but should be 16'hFFFF
# Leakage! Register adc1_reg is 512, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 4, but should be 16'h0000
# Leakage! Register analog_test is 2, but should be 16'hABCC
# Leakage! Register amp_gain is 2, but should be 16'h0000
# Leakage! Register digital_config is 2, but should be 16'h0001
# Leakage! Register adc0_reg is 32772, but should be 16'hFFFF
# Leakage! Register adc1_reg is 1024, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 8, but should be 16'h0000
# Leakage! Register analog_test is 4, but should be 16'hABCC
# Leakage! Register amp_gain is 4, but should be 16'h0000
# Leakage! Register digital_config is 4, but should be 16'h0001
# Leakage! Register adc0_reg is 32776, but should be 16'hFFFF
# Leakage! Register adc1_reg is 2048, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 16, but should be 16'h0000
# Leakage! Register analog_test is 8, but should be 16'hABCC
# Leakage! Register amp_gain is 8, but should be 16'h0000
# Leakage! Register digital_config is 8, but should be 16'h0001
# Leakage! Register adc0_reg is 32784, but should be 16'hFFFF
# Leakage! Register adc1_reg is 4096, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 32, but should be 16'h0000
# Leakage! Register analog_test is 16, but should be 16'hABCC
# Leakage! Register amp_gain is 16, but should be 16'h0000
# Leakage! Register digital_config is 16, but should be 16'h0001
# Leakage! Register adc0_reg is 32800, but should be 16'hFFFF
# Leakage! Register adc1_reg is 8192, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 64, but should be 16'h0000
# Leakage! Register analog_test is 32, but should be 16'hABCC
# Leakage! Register amp_gain is 32, but should be 16'h0000
# Leakage! Register digital_config is 32, but should be 16'h0001
# Leakage! Register adc0_reg is 32832, but should be 16'hFFFF
# Leakage! Register adc1_reg is 16384, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 128, but should be 16'h0000
# Leakage! Register analog_test is 64, but should be 16'hABCC
# Leakage! Register amp_gain is 64, but should be 16'h0000
# Leakage! Register digital_config is 64, but should be 16'h0001
# Leakage! Register adc0_reg is 32896, but should be 16'hFFFF
# Leakage! Register adc1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 256, but should be 16'h0000
# Leakage! Register analog_test is 128, but should be 16'hABCC
# Leakage! Register amp_gain is 128, but should be 16'h0000
# Leakage! Register digital_config is 128, but should be 16'h0001
# Leakage! Register adc0_reg is 33024, but should be 16'hFFFF
# Leakage! Register adc1_reg is 1, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 512, but should be 16'h0000
# Leakage! Register analog_test is 256, but should be 16'hABCC
# Leakage! Register amp_gain is 256, but should be 16'h0000
# Leakage! Register digital_config is 256, but should be 16'h0001
# Leakage! Register adc0_reg is 33280, but should be 16'hFFFF
# Leakage! Register adc1_reg is 2, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 1024, but should be 16'h0000
# Leakage! Register analog_test is 512, but should be 16'hABCC
# Leakage! Register amp_gain is 512, but should be 16'h0000
# Leakage! Register digital_config is 512, but should be 16'h0001
# Leakage! Register adc0_reg is 33792, but should be 16'hFFFF
# Leakage! Register adc1_reg is 4, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 2048, but should be 16'h0000
# Leakage! Register analog_test is 1024, but should be 16'hABCC
# Leakage! Register amp_gain is 1024, but should be 16'h0000
# Leakage! Register digital_config is 1024, but should be 16'h0001
# Leakage! Register adc0_reg is 34816, but should be 16'hFFFF
# Leakage! Register adc1_reg is 8, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 4096, but should be 16'h0000
# Leakage! Register analog_test is 2048, but should be 16'hABCC
# Leakage! Register amp_gain is 2048, but should be 16'h0000
# Leakage! Register digital_config is 2048, but should be 16'h0001
# Leakage! Register adc0_reg is 36864, but should be 16'hFFFF
# Leakage! Register adc1_reg is 16, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 8192, but should be 16'h0000
# Leakage! Register analog_test is 4096, but should be 16'hABCC
# Leakage! Register amp_gain is 4096, but should be 16'h0000
# Leakage! Register digital_config is 4096, but should be 16'h0001
# Leakage! Register adc0_reg is 40960, but should be 16'hFFFF
# Leakage! Register adc1_reg is 32, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 16384, but should be 16'h0000
# Leakage! Register analog_test is 8192, but should be 16'hABCC
# Leakage! Register amp_gain is 8192, but should be 16'h0000
# Leakage! Register digital_config is 8192, but should be 16'h0001
# Leakage! Register adc0_reg is 49152, but should be 16'hFFFF
# Leakage! Register adc1_reg is 64, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 32768, but should be 16'h0000
# Leakage! Register analog_test is 16384, but should be 16'hABCC
# Leakage! Register amp_gain is 16384, but should be 16'h0000
# Leakage! Register digital_config is 16384, but should be 16'h0001
# Leakage! Register adc0_reg is 32768, but should be 16'hFFFF
# Leakage! Register adc1_reg is 128, but should be 16'h0000
# Leakage! Register analog_test is 32768, but should be 16'hABCC
# Leakage! Register amp_gain is 32768, but should be 16'h0000
# Leakage! Register digital_config is 0, but should be 16'h0001
# --------- Checking register analog_test ------------
# Leakage! Register adc0_reg is 32769, but should be 16'hFFFF
# Leakage! Register adc1_reg is 256, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 2, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 1, but should be 16'h0000
# Leakage! Register amp_gain is 1, but should be 16'h0000
# Leakage! Register adc0_reg is 32770, but should be 16'hFFFF
# Leakage! Register adc1_reg is 512, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 4, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 2, but should be 16'h0000
# Leakage! Register amp_gain is 2, but should be 16'h0000
# Leakage! Register digital_config is 2, but should be 16'h0001
# Leakage! Register adc0_reg is 32772, but should be 16'hFFFF
# Leakage! Register adc1_reg is 1024, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 8, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 4, but should be 16'h0000
# Leakage! Register amp_gain is 4, but should be 16'h0000
# Leakage! Register digital_config is 4, but should be 16'h0001
# Leakage! Register adc0_reg is 32776, but should be 16'hFFFF
# Leakage! Register adc1_reg is 2048, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 16, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 8, but should be 16'h0000
# Leakage! Register amp_gain is 8, but should be 16'h0000
# Leakage! Register digital_config is 8, but should be 16'h0001
# Leakage! Register adc0_reg is 32784, but should be 16'hFFFF
# Leakage! Register adc1_reg is 4096, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 32, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 16, but should be 16'h0000
# Leakage! Register amp_gain is 16, but should be 16'h0000
# Leakage! Register digital_config is 16, but should be 16'h0001
# Leakage! Register adc0_reg is 32800, but should be 16'hFFFF
# Leakage! Register adc1_reg is 8192, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 64, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32, but should be 16'h0000
# Leakage! Register amp_gain is 32, but should be 16'h0000
# Leakage! Register digital_config is 32, but should be 16'h0001
# Leakage! Register adc0_reg is 32832, but should be 16'hFFFF
# Leakage! Register adc1_reg is 16384, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 128, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 64, but should be 16'h0000
# Leakage! Register amp_gain is 64, but should be 16'h0000
# Leakage! Register digital_config is 64, but should be 16'h0001
# Leakage! Register adc0_reg is 32896, but should be 16'hFFFF
# Leakage! Register adc1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 256, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 128, but should be 16'h0000
# Leakage! Register amp_gain is 128, but should be 16'h0000
# Leakage! Register digital_config is 128, but should be 16'h0001
# Leakage! Register adc0_reg is 33024, but should be 16'hFFFF
# Leakage! Register adc1_reg is 1, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 512, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 256, but should be 16'h0000
# Leakage! Register amp_gain is 256, but should be 16'h0000
# Leakage! Register digital_config is 256, but should be 16'h0001
# Leakage! Register adc0_reg is 33280, but should be 16'hFFFF
# Leakage! Register adc1_reg is 2, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 1024, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 512, but should be 16'h0000
# Leakage! Register amp_gain is 512, but should be 16'h0000
# Leakage! Register digital_config is 512, but should be 16'h0001
# Leakage! Register adc0_reg is 33792, but should be 16'hFFFF
# Leakage! Register adc1_reg is 4, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 2048, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 1024, but should be 16'h0000
# Leakage! Register amp_gain is 1024, but should be 16'h0000
# Leakage! Register digital_config is 1024, but should be 16'h0001
# Leakage! Register adc0_reg is 34816, but should be 16'hFFFF
# Leakage! Register adc1_reg is 8, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 4096, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 2048, but should be 16'h0000
# Leakage! Register amp_gain is 2048, but should be 16'h0000
# Leakage! Register digital_config is 2048, but should be 16'h0001
# Leakage! Register adc0_reg is 36864, but should be 16'hFFFF
# Leakage! Register adc1_reg is 16, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 8192, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 4096, but should be 16'h0000
# Leakage! Register amp_gain is 4096, but should be 16'h0000
# Leakage! Register digital_config is 4096, but should be 16'h0001
# Leakage! Register adc0_reg is 40960, but should be 16'hFFFF
# Leakage! Register adc1_reg is 32, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 16384, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 8192, but should be 16'h0000
# Leakage! Register amp_gain is 8192, but should be 16'h0000
# Leakage! Register digital_config is 8192, but should be 16'h0001
# Leakage! Register adc0_reg is 49152, but should be 16'hFFFF
# Leakage! Register adc1_reg is 64, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 16384, but should be 16'h0000
# Leakage! Register amp_gain is 16384, but should be 16'h0000
# Leakage! Register digital_config is 16384, but should be 16'h0001
# Leakage! Register adc0_reg is 32768, but should be 16'hFFFF
# Leakage! Register adc1_reg is 128, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register amp_gain is 32768, but should be 16'h0000
# Leakage! Register digital_config is 0, but should be 16'h0001
# --------- Checking register digital_test ------------
# Output error. Expected 0000000000000001, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32769, but should be 16'hFFFF
# Leakage! Register adc1_reg is 256, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 2, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 1, but should be 16'h0000
# Leakage! Register analog_test is 1, but should be 16'hABCC
# Leakage! Register amp_gain is 1, but should be 16'h0000
# Output error. Expected 0000000000000010, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32770, but should be 16'hFFFF
# Leakage! Register adc1_reg is 512, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 4, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 2, but should be 16'h0000
# Leakage! Register analog_test is 2, but should be 16'hABCC
# Leakage! Register amp_gain is 2, but should be 16'h0000
# Leakage! Register digital_config is 2, but should be 16'h0001
# Output error. Expected 0000000000000100, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32772, but should be 16'hFFFF
# Leakage! Register adc1_reg is 1024, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 8, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 4, but should be 16'h0000
# Leakage! Register analog_test is 4, but should be 16'hABCC
# Leakage! Register amp_gain is 4, but should be 16'h0000
# Leakage! Register digital_config is 4, but should be 16'h0001
# Output error. Expected 0000000000001000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32776, but should be 16'hFFFF
# Leakage! Register adc1_reg is 2048, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 16, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 8, but should be 16'h0000
# Leakage! Register analog_test is 8, but should be 16'hABCC
# Leakage! Register amp_gain is 8, but should be 16'h0000
# Leakage! Register digital_config is 8, but should be 16'h0001
# Output error. Expected 0000000000010000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32784, but should be 16'hFFFF
# Leakage! Register adc1_reg is 4096, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 32, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 16, but should be 16'h0000
# Leakage! Register analog_test is 16, but should be 16'hABCC
# Leakage! Register amp_gain is 16, but should be 16'h0000
# Leakage! Register digital_config is 16, but should be 16'h0001
# Output error. Expected 0000000000100000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32800, but should be 16'hFFFF
# Leakage! Register adc1_reg is 8192, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 64, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32, but should be 16'h0000
# Leakage! Register analog_test is 32, but should be 16'hABCC
# Leakage! Register amp_gain is 32, but should be 16'h0000
# Leakage! Register digital_config is 32, but should be 16'h0001
# Output error. Expected 0000000001000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32832, but should be 16'hFFFF
# Leakage! Register adc1_reg is 16384, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 128, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 64, but should be 16'h0000
# Leakage! Register analog_test is 64, but should be 16'hABCC
# Leakage! Register amp_gain is 64, but should be 16'h0000
# Leakage! Register digital_config is 64, but should be 16'h0001
# Output error. Expected 0000000010000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32896, but should be 16'hFFFF
# Leakage! Register adc1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 256, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 128, but should be 16'h0000
# Leakage! Register analog_test is 128, but should be 16'hABCC
# Leakage! Register amp_gain is 128, but should be 16'h0000
# Leakage! Register digital_config is 128, but should be 16'h0001
# Output error. Expected 0000000100000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 33024, but should be 16'hFFFF
# Leakage! Register adc1_reg is 1, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 512, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 256, but should be 16'h0000
# Leakage! Register analog_test is 256, but should be 16'hABCC
# Leakage! Register amp_gain is 256, but should be 16'h0000
# Leakage! Register digital_config is 256, but should be 16'h0001
# Output error. Expected 0000001000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 33280, but should be 16'hFFFF
# Leakage! Register adc1_reg is 2, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 1024, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 512, but should be 16'h0000
# Leakage! Register analog_test is 512, but should be 16'hABCC
# Leakage! Register amp_gain is 512, but should be 16'h0000
# Leakage! Register digital_config is 512, but should be 16'h0001
# Output error. Expected 0000010000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 33792, but should be 16'hFFFF
# Leakage! Register adc1_reg is 4, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 2048, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 1024, but should be 16'h0000
# Leakage! Register analog_test is 1024, but should be 16'hABCC
# Leakage! Register amp_gain is 1024, but should be 16'h0000
# Leakage! Register digital_config is 1024, but should be 16'h0001
# Output error. Expected 0000100000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 34816, but should be 16'hFFFF
# Leakage! Register adc1_reg is 8, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 4096, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 2048, but should be 16'h0000
# Leakage! Register analog_test is 2048, but should be 16'hABCC
# Leakage! Register amp_gain is 2048, but should be 16'h0000
# Leakage! Register digital_config is 2048, but should be 16'h0001
# Output error. Expected 0001000000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 36864, but should be 16'hFFFF
# Leakage! Register adc1_reg is 16, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 8192, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 4096, but should be 16'h0000
# Leakage! Register analog_test is 4096, but should be 16'hABCC
# Leakage! Register amp_gain is 4096, but should be 16'h0000
# Leakage! Register digital_config is 4096, but should be 16'h0001
# Output error. Expected 0010000000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 40960, but should be 16'hFFFF
# Leakage! Register adc1_reg is 32, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 16384, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 8192, but should be 16'h0000
# Leakage! Register analog_test is 8192, but should be 16'hABCC
# Leakage! Register amp_gain is 8192, but should be 16'h0000
# Leakage! Register digital_config is 8192, but should be 16'h0001
# Output error. Expected 0100000000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 49152, but should be 16'hFFFF
# Leakage! Register adc1_reg is 64, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 16384, but should be 16'h0000
# Leakage! Register analog_test is 16384, but should be 16'hABCC
# Leakage! Register amp_gain is 16384, but should be 16'h0000
# Leakage! Register digital_config is 16384, but should be 16'h0001
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32768, but should be 16'hFFFF
# Leakage! Register adc1_reg is 128, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register analog_test is 32768, but should be 16'hABCC
# Leakage! Register amp_gain is 32768, but should be 16'h0000
# Leakage! Register digital_config is 0, but should be 16'h0001
# --------- Checking register amp_gain ------------
# Output error. Expected 0000000000000001, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32769, but should be 16'hFFFF
# Leakage! Register adc1_reg is 256, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 2, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 1, but should be 16'h0000
# Leakage! Register analog_test is 1, but should be 16'hABCC
# Leakage! Register digital_test is 1, but should be 16'h0000
# Output error. Expected 0000000000000010, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32770, but should be 16'hFFFF
# Leakage! Register adc1_reg is 512, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 4, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 2, but should be 16'h0000
# Leakage! Register analog_test is 2, but should be 16'hABCC
# Leakage! Register digital_test is 2, but should be 16'h0000
# Leakage! Register digital_config is 2, but should be 16'h0001
# Output error. Expected 0000000000000100, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32772, but should be 16'hFFFF
# Leakage! Register adc1_reg is 1024, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 8, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 4, but should be 16'h0000
# Leakage! Register analog_test is 4, but should be 16'hABCC
# Leakage! Register digital_test is 4, but should be 16'h0000
# Leakage! Register digital_config is 4, but should be 16'h0001
# Output error. Expected 0000000000001000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32776, but should be 16'hFFFF
# Leakage! Register adc1_reg is 2048, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 16, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 8, but should be 16'h0000
# Leakage! Register analog_test is 8, but should be 16'hABCC
# Leakage! Register digital_test is 8, but should be 16'h0000
# Leakage! Register digital_config is 8, but should be 16'h0001
# Output error. Expected 0000000000010000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32784, but should be 16'hFFFF
# Leakage! Register adc1_reg is 4096, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 32, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 16, but should be 16'h0000
# Leakage! Register analog_test is 16, but should be 16'hABCC
# Leakage! Register digital_test is 16, but should be 16'h0000
# Leakage! Register digital_config is 16, but should be 16'h0001
# Output error. Expected 0000000000100000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32800, but should be 16'hFFFF
# Leakage! Register adc1_reg is 8192, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 64, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32, but should be 16'h0000
# Leakage! Register analog_test is 32, but should be 16'hABCC
# Leakage! Register digital_test is 32, but should be 16'h0000
# Leakage! Register digital_config is 32, but should be 16'h0001
# Output error. Expected 0000000001000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32832, but should be 16'hFFFF
# Leakage! Register adc1_reg is 16384, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 128, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 64, but should be 16'h0000
# Leakage! Register analog_test is 64, but should be 16'hABCC
# Leakage! Register digital_test is 64, but should be 16'h0000
# Leakage! Register digital_config is 64, but should be 16'h0001
# Output error. Expected 0000000010000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32896, but should be 16'hFFFF
# Leakage! Register adc1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 256, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 128, but should be 16'h0000
# Leakage! Register analog_test is 128, but should be 16'hABCC
# Leakage! Register digital_test is 128, but should be 16'h0000
# Leakage! Register digital_config is 128, but should be 16'h0001
# Output error. Expected 0000000100000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 33024, but should be 16'hFFFF
# Leakage! Register adc1_reg is 1, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 512, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 256, but should be 16'h0000
# Leakage! Register analog_test is 256, but should be 16'hABCC
# Leakage! Register digital_test is 256, but should be 16'h0000
# Leakage! Register digital_config is 256, but should be 16'h0001
# Output error. Expected 0000001000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 33280, but should be 16'hFFFF
# Leakage! Register adc1_reg is 2, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 1024, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 512, but should be 16'h0000
# Leakage! Register analog_test is 512, but should be 16'hABCC
# Leakage! Register digital_test is 512, but should be 16'h0000
# Leakage! Register digital_config is 512, but should be 16'h0001
# Output error. Expected 0000010000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 33792, but should be 16'hFFFF
# Leakage! Register adc1_reg is 4, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 2048, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 1024, but should be 16'h0000
# Leakage! Register analog_test is 1024, but should be 16'hABCC
# Leakage! Register digital_test is 1024, but should be 16'h0000
# Leakage! Register digital_config is 1024, but should be 16'h0001
# Output error. Expected 0000100000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 34816, but should be 16'hFFFF
# Leakage! Register adc1_reg is 8, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 4096, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 2048, but should be 16'h0000
# Leakage! Register analog_test is 2048, but should be 16'hABCC
# Leakage! Register digital_test is 2048, but should be 16'h0000
# Leakage! Register digital_config is 2048, but should be 16'h0001
# Output error. Expected 0001000000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 36864, but should be 16'hFFFF
# Leakage! Register adc1_reg is 16, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 8192, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 4096, but should be 16'h0000
# Leakage! Register analog_test is 4096, but should be 16'hABCC
# Leakage! Register digital_test is 4096, but should be 16'h0000
# Leakage! Register digital_config is 4096, but should be 16'h0001
# Output error. Expected 0010000000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 40960, but should be 16'hFFFF
# Leakage! Register adc1_reg is 32, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 16384, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 8192, but should be 16'h0000
# Leakage! Register analog_test is 8192, but should be 16'hABCC
# Leakage! Register digital_test is 8192, but should be 16'h0000
# Leakage! Register digital_config is 8192, but should be 16'h0001
# Output error. Expected 0100000000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 49152, but should be 16'hFFFF
# Leakage! Register adc1_reg is 64, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 16384, but should be 16'h0000
# Leakage! Register analog_test is 16384, but should be 16'hABCC
# Leakage! Register digital_test is 16384, but should be 16'h0000
# Leakage! Register digital_config is 16384, but should be 16'h0001
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32768, but should be 16'hFFFF
# Leakage! Register adc1_reg is 128, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register analog_test is 32768, but should be 16'hABCC
# Leakage! Register digital_test is 32768, but should be 16'h0000
# Leakage! Register digital_config is 0, but should be 16'h0001
# --------- Checking register digital_config ------------
# Leakage! Register adc0_reg is 32769, but should be 16'hFFFF
# Leakage! Register adc1_reg is 256, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 2, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 1, but should be 16'h0000
# Leakage! Register analog_test is 1, but should be 16'hABCC
# Leakage! Register amp_gain is 1, but should be 16'h0000
# Leakage! Register adc0_reg is 32770, but should be 16'hFFFF
# Leakage! Register adc1_reg is 512, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 4, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 2, but should be 16'h0000
# Leakage! Register analog_test is 2, but should be 16'hABCC
# Leakage! Register amp_gain is 2, but should be 16'h0000
# Leakage! Register adc0_reg is 32772, but should be 16'hFFFF
# Leakage! Register adc1_reg is 1024, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 8, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 4, but should be 16'h0000
# Leakage! Register analog_test is 4, but should be 16'hABCC
# Leakage! Register amp_gain is 4, but should be 16'h0000
# Leakage! Register adc0_reg is 32776, but should be 16'hFFFF
# Leakage! Register adc1_reg is 2048, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 16, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 8, but should be 16'h0000
# Leakage! Register analog_test is 8, but should be 16'hABCC
# Leakage! Register amp_gain is 8, but should be 16'h0000
# Leakage! Register adc0_reg is 32784, but should be 16'hFFFF
# Leakage! Register adc1_reg is 4096, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 32, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 16, but should be 16'h0000
# Leakage! Register analog_test is 16, but should be 16'hABCC
# Leakage! Register amp_gain is 16, but should be 16'h0000
# Leakage! Register adc0_reg is 32800, but should be 16'hFFFF
# Leakage! Register adc1_reg is 8192, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 64, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32, but should be 16'h0000
# Leakage! Register analog_test is 32, but should be 16'hABCC
# Leakage! Register amp_gain is 32, but should be 16'h0000
# Leakage! Register adc0_reg is 32832, but should be 16'hFFFF
# Leakage! Register adc1_reg is 16384, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 128, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 64, but should be 16'h0000
# Leakage! Register analog_test is 64, but should be 16'hABCC
# Leakage! Register amp_gain is 64, but should be 16'h0000
# Leakage! Register adc0_reg is 32896, but should be 16'hFFFF
# Leakage! Register adc1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 256, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 128, but should be 16'h0000
# Leakage! Register analog_test is 128, but should be 16'hABCC
# Leakage! Register amp_gain is 128, but should be 16'h0000
# Leakage! Register adc0_reg is 33024, but should be 16'hFFFF
# Leakage! Register adc1_reg is 1, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 512, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 256, but should be 16'h0000
# Leakage! Register analog_test is 256, but should be 16'hABCC
# Leakage! Register amp_gain is 256, but should be 16'h0000
# Leakage! Register adc0_reg is 33280, but should be 16'hFFFF
# Leakage! Register adc1_reg is 2, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 1024, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 512, but should be 16'h0000
# Leakage! Register analog_test is 512, but should be 16'hABCC
# Leakage! Register amp_gain is 512, but should be 16'h0000
# Leakage! Register adc0_reg is 33792, but should be 16'hFFFF
# Leakage! Register adc1_reg is 4, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 2048, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 1024, but should be 16'h0000
# Leakage! Register analog_test is 1024, but should be 16'hABCC
# Leakage! Register amp_gain is 1024, but should be 16'h0000
# Leakage! Register adc0_reg is 34816, but should be 16'hFFFF
# Leakage! Register adc1_reg is 8, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 4096, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 2048, but should be 16'h0000
# Leakage! Register analog_test is 2048, but should be 16'hABCC
# Leakage! Register amp_gain is 2048, but should be 16'h0000
# Leakage! Register adc0_reg is 36864, but should be 16'hFFFF
# Leakage! Register adc1_reg is 16, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 8192, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 4096, but should be 16'h0000
# Leakage! Register analog_test is 4096, but should be 16'hABCC
# Leakage! Register amp_gain is 4096, but should be 16'h0000
# Leakage! Register adc0_reg is 40960, but should be 16'hFFFF
# Leakage! Register adc1_reg is 32, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 16384, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 8192, but should be 16'h0000
# Leakage! Register analog_test is 8192, but should be 16'hABCC
# Leakage! Register amp_gain is 8192, but should be 16'h0000
# Leakage! Register adc0_reg is 49152, but should be 16'hFFFF
# Leakage! Register adc1_reg is 64, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 16384, but should be 16'h0000
# Leakage! Register analog_test is 16384, but should be 16'hABCC
# Leakage! Register amp_gain is 16384, but should be 16'h0000
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32768, but should be 16'hFFFF
# Leakage! Register adc1_reg is 128, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register analog_test is 32768, but should be 16'hABCC
# Leakage! Register amp_gain is 32768, but should be 16'h0000
run
# Compile of svtb.sv was successful.
restart
# Loading sv_std.std
# Loading work.svtb
# Loading work.config_reg
run
# For address 0, data_out is = 65535 at reset
# For address 1, data_out is = 0 at reset
# For address 2, data_out is = 0 at reset
# For address 3, data_out is = 0 at reset
# For address 4, data_out is = 43980 at reset
# ** Error: Assertion error.
#    Time: 120 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 40
# For address 5, data_out is = 0 at reset
# For address 6, data_out is = 0 at reset
# For address 7, data_out is = 1 at reset
# --------- Checking register adc0_reg ------------
# Output error. Expected 0000000000000001, got 1000000000000001
# 
# Output error. Expected 0000000000000010, got 1000000000000010
# 
# Output error. Expected 0000000000000100, got 1000000000000100
# 
# Output error. Expected 0000000000001000, got 1000000000001000
# 
# Output error. Expected 0000000000010000, got 1000000000010000
# 
# Output error. Expected 0000000000100000, got 1000000000100000
# 
# Output error. Expected 0000000001000000, got 1000000001000000
# 
# Output error. Expected 0000000010000000, got 1000000010000000
# 
# Output error. Expected 0000000100000000, got 1000000100000000
# 
# Output error. Expected 0000001000000000, got 1000001000000000
# 
# Output error. Expected 0000010000000000, got 1000010000000000
# 
# Output error. Expected 0000100000000000, got 1000100000000000
# 
# Output error. Expected 0001000000000000, got 1001000000000000
# 
# Output error. Expected 0010000000000000, got 1010000000000000
# 
# Output error. Expected 0100000000000000, got 1100000000000000
# 
# --------- Checking register adc1_reg ------------
# Output error. Expected 0000000000000001, got 0000000100000000
# 
# Output error. Expected 0000000000000010, got 0000001000000000
# 
# Output error. Expected 0000000000000100, got 0000010000000000
# 
# Output error. Expected 0000000000001000, got 0000100000000000
# 
# Output error. Expected 0000000000010000, got 0001000000000000
# 
# Output error. Expected 0000000000100000, got 0010000000000000
# 
# Output error. Expected 0000000001000000, got 0100000000000000
# 
# Output error. Expected 0000000010000000, got 1000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000001
# 
# Output error. Expected 0000001000000000, got 0000000000000010
# 
# Output error. Expected 0000010000000000, got 0000000000000100
# 
# Output error. Expected 0000100000000000, got 0000000000001000
# 
# Output error. Expected 0001000000000000, got 0000000000010000
# 
# Output error. Expected 0010000000000000, got 0000000000100000
# 
# Output error. Expected 0100000000000000, got 0000000001000000
# 
# Output error. Expected 1000000000000000, got 0000000010000000
# 
# --------- Checking register temp_sensor0_reg ------------
# Output error. Expected 0000000000000001, got 0000000000000010
# 
# Output error. Expected 0000000000000010, got 0000000000000100
# 
# Output error. Expected 0000000000000100, got 0000000000001000
# 
# Output error. Expected 0000000000001000, got 0000000000010000
# 
# Output error. Expected 0000000000010000, got 0000000000100000
# 
# Output error. Expected 0000000000100000, got 0000000001000000
# 
# Output error. Expected 0000000001000000, got 0000000010000000
# 
# Output error. Expected 0000000010000000, got 0000000100000000
# 
# Output error. Expected 0000000100000000, got 0000001000000000
# 
# Output error. Expected 0000001000000000, got 0000010000000000
# 
# Output error. Expected 0000010000000000, got 0000100000000000
# 
# Output error. Expected 0000100000000000, got 0001000000000000
# 
# Output error. Expected 0001000000000000, got 0010000000000000
# 
# Output error. Expected 0010000000000000, got 0100000000000000
# 
# Output error. Expected 0100000000000000, got 1000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# --------- Checking register temp_sensor1_reg ------------
# --------- Checking register analog_test ------------
# --------- Checking register digital_test ------------
# Output error. Expected 0000000000000001, got 0000000000000000
# 
# Output error. Expected 0000000000000010, got 0000000000000000
# 
# Output error. Expected 0000000000000100, got 0000000000000000
# 
# Output error. Expected 0000000000001000, got 0000000000000000
# 
# Output error. Expected 0000000000010000, got 0000000000000000
# 
# Output error. Expected 0000000000100000, got 0000000000000000
# 
# Output error. Expected 0000000001000000, got 0000000000000000
# 
# Output error. Expected 0000000010000000, got 0000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000000
# 
# Output error. Expected 0000001000000000, got 0000000000000000
# 
# Output error. Expected 0000010000000000, got 0000000000000000
# 
# Output error. Expected 0000100000000000, got 0000000000000000
# 
# Output error. Expected 0001000000000000, got 0000000000000000
# 
# Output error. Expected 0010000000000000, got 0000000000000000
# 
# Output error. Expected 0100000000000000, got 0000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# --------- Checking register amp_gain ------------
# Output error. Expected 0000000000000001, got 0000000000000000
# 
# Output error. Expected 0000000000000010, got 0000000000000000
# 
# Output error. Expected 0000000000000100, got 0000000000000000
# 
# Output error. Expected 0000000000001000, got 0000000000000000
# 
# Output error. Expected 0000000000010000, got 0000000000000000
# 
# Output error. Expected 0000000000100000, got 0000000000000000
# 
# Output error. Expected 0000000001000000, got 0000000000000000
# 
# Output error. Expected 0000000010000000, got 0000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000000
# 
# Output error. Expected 0000001000000000, got 0000000000000000
# 
# Output error. Expected 0000010000000000, got 0000000000000000
# 
# Output error. Expected 0000100000000000, got 0000000000000000
# 
# Output error. Expected 0001000000000000, got 0000000000000000
# 
# Output error. Expected 0010000000000000, got 0000000000000000
# 
# Output error. Expected 0100000000000000, got 0000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# --------- Checking register digital_config ------------
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# Compile of svtb.sv failed with 1 errors.
# Compile of config_reg_buggy_questa.svp was successful.
# 2 compiles, 1 failed with 1 error. 
restart
# Loading sv_std.std
# Loading work.svtb
# Loading work.config_reg
run
# For address 0, data_out is = 65535 at reset
# For address 1, data_out is = 0 at reset
# For address 2, data_out is = 0 at reset
# For address 3, data_out is = 0 at reset
# For address 4, data_out is = 43980 at reset
# ** Error: Assertion error.
#    Time: 120 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 40
# For address 5, data_out is = 0 at reset
# For address 6, data_out is = 0 at reset
# For address 7, data_out is = 1 at reset
# --------- Checking register adc0_reg ------------
# Output error. Expected 0000000000000001, got 1000000000000001
# 
# Output error. Expected 0000000000000010, got 1000000000000010
# 
# Output error. Expected 0000000000000100, got 1000000000000100
# 
# Output error. Expected 0000000000001000, got 1000000000001000
# 
# Output error. Expected 0000000000010000, got 1000000000010000
# 
# Output error. Expected 0000000000100000, got 1000000000100000
# 
# Output error. Expected 0000000001000000, got 1000000001000000
# 
# Output error. Expected 0000000010000000, got 1000000010000000
# 
# Output error. Expected 0000000100000000, got 1000000100000000
# 
# Output error. Expected 0000001000000000, got 1000001000000000
# 
# Output error. Expected 0000010000000000, got 1000010000000000
# 
# Output error. Expected 0000100000000000, got 1000100000000000
# 
# Output error. Expected 0001000000000000, got 1001000000000000
# 
# Output error. Expected 0010000000000000, got 1010000000000000
# 
# Output error. Expected 0100000000000000, got 1100000000000000
# 
# --------- Checking register adc1_reg ------------
# Output error. Expected 0000000000000001, got 0000000100000000
# 
# Output error. Expected 0000000000000010, got 0000001000000000
# 
# Output error. Expected 0000000000000100, got 0000010000000000
# 
# Output error. Expected 0000000000001000, got 0000100000000000
# 
# Output error. Expected 0000000000010000, got 0001000000000000
# 
# Output error. Expected 0000000000100000, got 0010000000000000
# 
# Output error. Expected 0000000001000000, got 0100000000000000
# 
# Output error. Expected 0000000010000000, got 1000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000001
# 
# Output error. Expected 0000001000000000, got 0000000000000010
# 
# Output error. Expected 0000010000000000, got 0000000000000100
# 
# Output error. Expected 0000100000000000, got 0000000000001000
# 
# Output error. Expected 0001000000000000, got 0000000000010000
# 
# Output error. Expected 0010000000000000, got 0000000000100000
# 
# Output error. Expected 0100000000000000, got 0000000001000000
# 
# Output error. Expected 1000000000000000, got 0000000010000000
# 
# --------- Checking register temp_sensor0_reg ------------
# Output error. Expected 0000000000000001, got 0000000000000010
# 
# Output error. Expected 0000000000000010, got 0000000000000100
# 
# Output error. Expected 0000000000000100, got 0000000000001000
# 
# Output error. Expected 0000000000001000, got 0000000000010000
# 
# Output error. Expected 0000000000010000, got 0000000000100000
# 
# Output error. Expected 0000000000100000, got 0000000001000000
# 
# Output error. Expected 0000000001000000, got 0000000010000000
# 
# Output error. Expected 0000000010000000, got 0000000100000000
# 
# Output error. Expected 0000000100000000, got 0000001000000000
# 
# Output error. Expected 0000001000000000, got 0000010000000000
# 
# Output error. Expected 0000010000000000, got 0000100000000000
# 
# Output error. Expected 0000100000000000, got 0001000000000000
# 
# Output error. Expected 0001000000000000, got 0010000000000000
# 
# Output error. Expected 0010000000000000, got 0100000000000000
# 
# Output error. Expected 0100000000000000, got 1000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# --------- Checking register temp_sensor1_reg ------------
# --------- Checking register analog_test ------------
# --------- Checking register digital_test ------------
# Output error. Expected 0000000000000001, got 0000000000000000
# 
# Output error. Expected 0000000000000010, got 0000000000000000
# 
# Output error. Expected 0000000000000100, got 0000000000000000
# 
# Output error. Expected 0000000000001000, got 0000000000000000
# 
# Output error. Expected 0000000000010000, got 0000000000000000
# 
# Output error. Expected 0000000000100000, got 0000000000000000
# 
# Output error. Expected 0000000001000000, got 0000000000000000
# 
# Output error. Expected 0000000010000000, got 0000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000000
# 
# Output error. Expected 0000001000000000, got 0000000000000000
# 
# Output error. Expected 0000010000000000, got 0000000000000000
# 
# Output error. Expected 0000100000000000, got 0000000000000000
# 
# Output error. Expected 0001000000000000, got 0000000000000000
# 
# Output error. Expected 0010000000000000, got 0000000000000000
# 
# Output error. Expected 0100000000000000, got 0000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# --------- Checking register amp_gain ------------
# Output error. Expected 0000000000000001, got 0000000000000000
# 
# Output error. Expected 0000000000000010, got 0000000000000000
# 
# Output error. Expected 0000000000000100, got 0000000000000000
# 
# Output error. Expected 0000000000001000, got 0000000000000000
# 
# Output error. Expected 0000000000010000, got 0000000000000000
# 
# Output error. Expected 0000000000100000, got 0000000000000000
# 
# Output error. Expected 0000000001000000, got 0000000000000000
# 
# Output error. Expected 0000000010000000, got 0000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000000
# 
# Output error. Expected 0000001000000000, got 0000000000000000
# 
# Output error. Expected 0000010000000000, got 0000000000000000
# 
# Output error. Expected 0000100000000000, got 0000000000000000
# 
# Output error. Expected 0001000000000000, got 0000000000000000
# 
# Output error. Expected 0010000000000000, got 0000000000000000
# 
# Output error. Expected 0100000000000000, got 0000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# --------- Checking register digital_config ------------
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# Compile of svtb.sv failed with 1 errors.
# Compile of config_reg_buggy_questa.svp was successful.
# 2 compiles, 1 failed with 1 error. 
# Compile of svtb.sv failed with 1 errors.
restart
# Loading sv_std.std
# Loading work.svtb
# Loading work.config_reg
run
# For address 0, data_out is = 65535 at reset
# For address 1, data_out is = 0 at reset
# For address 2, data_out is = 0 at reset
# For address 3, data_out is = 0 at reset
# For address 4, data_out is = 43980 at reset
# ** Error: Assertion error.
#    Time: 120 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 40
# For address 5, data_out is = 0 at reset
# For address 6, data_out is = 0 at reset
# For address 7, data_out is = 1 at reset
# --------- Checking register adc0_reg ------------
# Output error. Expected 0000000000000001, got 1000000000000001
# 
# Output error. Expected 0000000000000010, got 1000000000000010
# 
# Output error. Expected 0000000000000100, got 1000000000000100
# 
# Output error. Expected 0000000000001000, got 1000000000001000
# 
# Output error. Expected 0000000000010000, got 1000000000010000
# 
# Output error. Expected 0000000000100000, got 1000000000100000
# 
# Output error. Expected 0000000001000000, got 1000000001000000
# 
# Output error. Expected 0000000010000000, got 1000000010000000
# 
# Output error. Expected 0000000100000000, got 1000000100000000
# 
# Output error. Expected 0000001000000000, got 1000001000000000
# 
# Output error. Expected 0000010000000000, got 1000010000000000
# 
# Output error. Expected 0000100000000000, got 1000100000000000
# 
# Output error. Expected 0001000000000000, got 1001000000000000
# 
# Output error. Expected 0010000000000000, got 1010000000000000
# 
# Output error. Expected 0100000000000000, got 1100000000000000
# 
# --------- Checking register adc1_reg ------------
# Output error. Expected 0000000000000001, got 0000000100000000
# 
# Output error. Expected 0000000000000010, got 0000001000000000
# 
# Output error. Expected 0000000000000100, got 0000010000000000
# 
# Output error. Expected 0000000000001000, got 0000100000000000
# 
# Output error. Expected 0000000000010000, got 0001000000000000
# 
# Output error. Expected 0000000000100000, got 0010000000000000
# 
# Output error. Expected 0000000001000000, got 0100000000000000
# 
# Output error. Expected 0000000010000000, got 1000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000001
# 
# Output error. Expected 0000001000000000, got 0000000000000010
# 
# Output error. Expected 0000010000000000, got 0000000000000100
# 
# Output error. Expected 0000100000000000, got 0000000000001000
# 
# Output error. Expected 0001000000000000, got 0000000000010000
# 
# Output error. Expected 0010000000000000, got 0000000000100000
# 
# Output error. Expected 0100000000000000, got 0000000001000000
# 
# Output error. Expected 1000000000000000, got 0000000010000000
# 
# --------- Checking register temp_sensor0_reg ------------
# Output error. Expected 0000000000000001, got 0000000000000010
# 
# Output error. Expected 0000000000000010, got 0000000000000100
# 
# Output error. Expected 0000000000000100, got 0000000000001000
# 
# Output error. Expected 0000000000001000, got 0000000000010000
# 
# Output error. Expected 0000000000010000, got 0000000000100000
# 
# Output error. Expected 0000000000100000, got 0000000001000000
# 
# Output error. Expected 0000000001000000, got 0000000010000000
# 
# Output error. Expected 0000000010000000, got 0000000100000000
# 
# Output error. Expected 0000000100000000, got 0000001000000000
# 
# Output error. Expected 0000001000000000, got 0000010000000000
# 
# Output error. Expected 0000010000000000, got 0000100000000000
# 
# Output error. Expected 0000100000000000, got 0001000000000000
# 
# Output error. Expected 0001000000000000, got 0010000000000000
# 
# Output error. Expected 0010000000000000, got 0100000000000000
# 
# Output error. Expected 0100000000000000, got 1000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# --------- Checking register temp_sensor1_reg ------------
# --------- Checking register analog_test ------------
# --------- Checking register digital_test ------------
# Output error. Expected 0000000000000001, got 0000000000000000
# 
# Output error. Expected 0000000000000010, got 0000000000000000
# 
# Output error. Expected 0000000000000100, got 0000000000000000
# 
# Output error. Expected 0000000000001000, got 0000000000000000
# 
# Output error. Expected 0000000000010000, got 0000000000000000
# 
# Output error. Expected 0000000000100000, got 0000000000000000
# 
# Output error. Expected 0000000001000000, got 0000000000000000
# 
# Output error. Expected 0000000010000000, got 0000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000000
# 
# Output error. Expected 0000001000000000, got 0000000000000000
# 
# Output error. Expected 0000010000000000, got 0000000000000000
# 
# Output error. Expected 0000100000000000, got 0000000000000000
# 
# Output error. Expected 0001000000000000, got 0000000000000000
# 
# Output error. Expected 0010000000000000, got 0000000000000000
# 
# Output error. Expected 0100000000000000, got 0000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# --------- Checking register amp_gain ------------
# Output error. Expected 0000000000000001, got 0000000000000000
# 
# Output error. Expected 0000000000000010, got 0000000000000000
# 
# Output error. Expected 0000000000000100, got 0000000000000000
# 
# Output error. Expected 0000000000001000, got 0000000000000000
# 
# Output error. Expected 0000000000010000, got 0000000000000000
# 
# Output error. Expected 0000000000100000, got 0000000000000000
# 
# Output error. Expected 0000000001000000, got 0000000000000000
# 
# Output error. Expected 0000000010000000, got 0000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000000
# 
# Output error. Expected 0000001000000000, got 0000000000000000
# 
# Output error. Expected 0000010000000000, got 0000000000000000
# 
# Output error. Expected 0000100000000000, got 0000000000000000
# 
# Output error. Expected 0001000000000000, got 0000000000000000
# 
# Output error. Expected 0010000000000000, got 0000000000000000
# 
# Output error. Expected 0100000000000000, got 0000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# --------- Checking register digital_config ------------
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# Compile of svtb.sv failed with 1 errors.
# Compile of config_reg_buggy_questa.svp was successful.
# 2 compiles, 1 failed with 1 error. 
# Compile of svtb.sv was successful.
# Compile of config_reg_buggy_questa.svp was successful.
# 2 compiles, 0 failed with no errors. 
restart
# Loading sv_std.std
# Loading work.svtb
# Loading work.config_reg
run
# For address 0, data_out is = 65535 at reset
# For address 1, data_out is = 0 at reset
# For address 2, data_out is = 0 at reset
# For address 3, data_out is = 0 at reset
# For address 4, data_out is = 43980 at reset
# ** Error: Assertion error.
#    Time: 120 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 40
# For address 5, data_out is = 0 at reset
# For address 6, data_out is = 0 at reset
# For address 7, data_out is = 1 at reset
# --------- Checking register adc0_reg ------------
# Output error. Expected 0000000000000001, got 1000000000000001
# 
# Output error. Expected 0000000000000010, got 1000000000000010
# 
# Output error. Expected 0000000000000100, got 1000000000000100
# 
# Output error. Expected 0000000000001000, got 1000000000001000
# 
# Output error. Expected 0000000000010000, got 1000000000010000
# 
# Output error. Expected 0000000000100000, got 1000000000100000
# 
# Output error. Expected 0000000001000000, got 1000000001000000
# 
# Output error. Expected 0000000010000000, got 1000000010000000
# 
# Output error. Expected 0000000100000000, got 1000000100000000
# 
# Output error. Expected 0000001000000000, got 1000001000000000
# 
# Output error. Expected 0000010000000000, got 1000010000000000
# 
# Output error. Expected 0000100000000000, got 1000100000000000
# 
# Output error. Expected 0001000000000000, got 1001000000000000
# 
# Output error. Expected 0010000000000000, got 1010000000000000
# 
# Output error. Expected 0100000000000000, got 1100000000000000
# 
# --------- Checking register adc1_reg ------------
# Output error. Expected 0000000000000001, got 0000000100000000
# 
# Output error. Expected 0000000000000010, got 0000001000000000
# 
# Output error. Expected 0000000000000100, got 0000010000000000
# 
# Output error. Expected 0000000000001000, got 0000100000000000
# 
# Output error. Expected 0000000000010000, got 0001000000000000
# 
# Output error. Expected 0000000000100000, got 0010000000000000
# 
# Output error. Expected 0000000001000000, got 0100000000000000
# 
# Output error. Expected 0000000010000000, got 1000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000001
# 
# Output error. Expected 0000001000000000, got 0000000000000010
# 
# Output error. Expected 0000010000000000, got 0000000000000100
# 
# Output error. Expected 0000100000000000, got 0000000000001000
# 
# Output error. Expected 0001000000000000, got 0000000000010000
# 
# Output error. Expected 0010000000000000, got 0000000000100000
# 
# Output error. Expected 0100000000000000, got 0000000001000000
# 
# Output error. Expected 1000000000000000, got 0000000010000000
# 
# --------- Checking register temp_sensor0_reg ------------
# Output error. Expected 0000000000000001, got 0000000000000010
# 
# Output error. Expected 0000000000000010, got 0000000000000100
# 
# Output error. Expected 0000000000000100, got 0000000000001000
# 
# Output error. Expected 0000000000001000, got 0000000000010000
# 
# Output error. Expected 0000000000010000, got 0000000000100000
# 
# Output error. Expected 0000000000100000, got 0000000001000000
# 
# Output error. Expected 0000000001000000, got 0000000010000000
# 
# Output error. Expected 0000000010000000, got 0000000100000000
# 
# Output error. Expected 0000000100000000, got 0000001000000000
# 
# Output error. Expected 0000001000000000, got 0000010000000000
# 
# Output error. Expected 0000010000000000, got 0000100000000000
# 
# Output error. Expected 0000100000000000, got 0001000000000000
# 
# Output error. Expected 0001000000000000, got 0010000000000000
# 
# Output error. Expected 0010000000000000, got 0100000000000000
# 
# Output error. Expected 0100000000000000, got 1000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# --------- Checking register temp_sensor1_reg ------------
# --------- Checking register analog_test ------------
# --------- Checking register digital_test ------------
# Output error. Expected 0000000000000001, got 0000000000000000
# 
# Output error. Expected 0000000000000010, got 0000000000000000
# 
# Output error. Expected 0000000000000100, got 0000000000000000
# 
# Output error. Expected 0000000000001000, got 0000000000000000
# 
# Output error. Expected 0000000000010000, got 0000000000000000
# 
# Output error. Expected 0000000000100000, got 0000000000000000
# 
# Output error. Expected 0000000001000000, got 0000000000000000
# 
# Output error. Expected 0000000010000000, got 0000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000000
# 
# Output error. Expected 0000001000000000, got 0000000000000000
# 
# Output error. Expected 0000010000000000, got 0000000000000000
# 
# Output error. Expected 0000100000000000, got 0000000000000000
# 
# Output error. Expected 0001000000000000, got 0000000000000000
# 
# Output error. Expected 0010000000000000, got 0000000000000000
# 
# Output error. Expected 0100000000000000, got 0000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# --------- Checking register amp_gain ------------
# Output error. Expected 0000000000000001, got 0000000000000000
# 
# Output error. Expected 0000000000000010, got 0000000000000000
# 
# Output error. Expected 0000000000000100, got 0000000000000000
# 
# Output error. Expected 0000000000001000, got 0000000000000000
# 
# Output error. Expected 0000000000010000, got 0000000000000000
# 
# Output error. Expected 0000000000100000, got 0000000000000000
# 
# Output error. Expected 0000000001000000, got 0000000000000000
# 
# Output error. Expected 0000000010000000, got 0000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000000
# 
# Output error. Expected 0000001000000000, got 0000000000000000
# 
# Output error. Expected 0000010000000000, got 0000000000000000
# 
# Output error. Expected 0000100000000000, got 0000000000000000
# 
# Output error. Expected 0001000000000000, got 0000000000000000
# 
# Output error. Expected 0010000000000000, got 0000000000000000
# 
# Output error. Expected 0100000000000000, got 0000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# --------- Checking register digital_config ------------
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# --------- Checking register adc0_reg ------------
# --------- Checking register adc1_reg ------------
# --------- Checking register temp_sensor0_reg ------------
# --------- Checking register temp_sensor1_reg ------------
# --------- Checking register analog_test ------------
# --------- Checking register digital_test ------------
# --------- Checking register amp_gain ------------
# --------- Checking register digital_config ------------
# For address 0, data_out is = 43690 at reset with data 0xAAAA
# ** Error: Assertion error.
#    Time: 10460 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 96
# For address 1, data_out is = 43690 at reset with data 0xAAAA
# ** Error: Assertion error.
#    Time: 10480 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 99
# For address 2, data_out is = 21844 at reset with data 0xAAAA
# ** Error: Assertion error.
#    Time: 10500 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 99
# For address 3, data_out is = 43690 at reset with data 0xAAAA
# ** Error: Assertion error.
#    Time: 10520 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 99
# For address 4, data_out is = 43690 at reset with data 0xAAAA
# ** Error: Assertion error.
#    Time: 10540 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 97
# For address 5, data_out is = 0 at reset with data 0xAAAA
# For address 6, data_out is = 43690 at reset with data 0xAAAA
# ** Error: Assertion error.
#    Time: 10580 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 99
# For address 7, data_out is = 10922 at reset with data 0xAAAA
# ** Error: Assertion error.
#    Time: 10600 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 98
# Compile of svtb.sv was successful.
# Compile of config_reg_buggy_questa.svp was successful.
# 2 compiles, 0 failed with no errors. 
run
restart
# Loading sv_std.std
# Loading work.svtb
# Loading work.config_reg
run
# For address 0, data_out is = 65535 at reset
# For address 1, data_out is = 0 at reset
# For address 2, data_out is = 0 at reset
# For address 3, data_out is = 0 at reset
# For address 4, data_out is = 43980 at reset
# ** Error: Assertion error.
#    Time: 120 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 40
# For address 5, data_out is = 0 at reset
# For address 6, data_out is = 0 at reset
# For address 7, data_out is = 1 at reset
# --------- Checking register adc0_reg ------------
# Output error. Expected 0000000000000001, got 1000000000000001
# 
# Output error. Expected 0000000000000010, got 1000000000000010
# 
# Output error. Expected 0000000000000100, got 1000000000000100
# 
# Output error. Expected 0000000000001000, got 1000000000001000
# 
# Output error. Expected 0000000000010000, got 1000000000010000
# 
# Output error. Expected 0000000000100000, got 1000000000100000
# 
# Output error. Expected 0000000001000000, got 1000000001000000
# 
# Output error. Expected 0000000010000000, got 1000000010000000
# 
# Output error. Expected 0000000100000000, got 1000000100000000
# 
# Output error. Expected 0000001000000000, got 1000001000000000
# 
# Output error. Expected 0000010000000000, got 1000010000000000
# 
# Output error. Expected 0000100000000000, got 1000100000000000
# 
# Output error. Expected 0001000000000000, got 1001000000000000
# 
# Output error. Expected 0010000000000000, got 1010000000000000
# 
# Output error. Expected 0100000000000000, got 1100000000000000
# 
# --------- Checking register adc1_reg ------------
# Output error. Expected 0000000000000001, got 0000000100000000
# 
# Output error. Expected 0000000000000010, got 0000001000000000
# 
# Output error. Expected 0000000000000100, got 0000010000000000
# 
# Output error. Expected 0000000000001000, got 0000100000000000
# 
# Output error. Expected 0000000000010000, got 0001000000000000
# 
# Output error. Expected 0000000000100000, got 0010000000000000
# 
# Output error. Expected 0000000001000000, got 0100000000000000
# 
# Output error. Expected 0000000010000000, got 1000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000001
# 
# Output error. Expected 0000001000000000, got 0000000000000010
# 
# Output error. Expected 0000010000000000, got 0000000000000100
# 
# Output error. Expected 0000100000000000, got 0000000000001000
# 
# Output error. Expected 0001000000000000, got 0000000000010000
# 
# Output error. Expected 0010000000000000, got 0000000000100000
# 
# Output error. Expected 0100000000000000, got 0000000001000000
# 
# Output error. Expected 1000000000000000, got 0000000010000000
# 
# --------- Checking register temp_sensor0_reg ------------
# Output error. Expected 0000000000000001, got 0000000000000010
# 
# Output error. Expected 0000000000000010, got 0000000000000100
# 
# Output error. Expected 0000000000000100, got 0000000000001000
# 
# Output error. Expected 0000000000001000, got 0000000000010000
# 
# Output error. Expected 0000000000010000, got 0000000000100000
# 
# Output error. Expected 0000000000100000, got 0000000001000000
# 
# Output error. Expected 0000000001000000, got 0000000010000000
# 
# Output error. Expected 0000000010000000, got 0000000100000000
# 
# Output error. Expected 0000000100000000, got 0000001000000000
# 
# Output error. Expected 0000001000000000, got 0000010000000000
# 
# Output error. Expected 0000010000000000, got 0000100000000000
# 
# Output error. Expected 0000100000000000, got 0001000000000000
# 
# Output error. Expected 0001000000000000, got 0010000000000000
# 
# Output error. Expected 0010000000000000, got 0100000000000000
# 
# Output error. Expected 0100000000000000, got 1000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# --------- Checking register temp_sensor1_reg ------------
# --------- Checking register analog_test ------------
# --------- Checking register digital_test ------------
# Output error. Expected 0000000000000001, got 0000000000000000
# 
# Output error. Expected 0000000000000010, got 0000000000000000
# 
# Output error. Expected 0000000000000100, got 0000000000000000
# 
# Output error. Expected 0000000000001000, got 0000000000000000
# 
# Output error. Expected 0000000000010000, got 0000000000000000
# 
# Output error. Expected 0000000000100000, got 0000000000000000
# 
# Output error. Expected 0000000001000000, got 0000000000000000
# 
# Output error. Expected 0000000010000000, got 0000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000000
# 
# Output error. Expected 0000001000000000, got 0000000000000000
# 
# Output error. Expected 0000010000000000, got 0000000000000000
# 
# Output error. Expected 0000100000000000, got 0000000000000000
# 
# Output error. Expected 0001000000000000, got 0000000000000000
# 
# Output error. Expected 0010000000000000, got 0000000000000000
# 
# Output error. Expected 0100000000000000, got 0000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# --------- Checking register amp_gain ------------
# Output error. Expected 0000000000000001, got 0000000000000000
# 
# Output error. Expected 0000000000000010, got 0000000000000000
# 
# Output error. Expected 0000000000000100, got 0000000000000000
# 
# Output error. Expected 0000000000001000, got 0000000000000000
# 
# Output error. Expected 0000000000010000, got 0000000000000000
# 
# Output error. Expected 0000000000100000, got 0000000000000000
# 
# Output error. Expected 0000000001000000, got 0000000000000000
# 
# Output error. Expected 0000000010000000, got 0000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000000
# 
# Output error. Expected 0000001000000000, got 0000000000000000
# 
# Output error. Expected 0000010000000000, got 0000000000000000
# 
# Output error. Expected 0000100000000000, got 0000000000000000
# 
# Output error. Expected 0001000000000000, got 0000000000000000
# 
# Output error. Expected 0010000000000000, got 0000000000000000
# 
# Output error. Expected 0100000000000000, got 0000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# --------- Checking register digital_config ------------
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# For address 0, data_out is = 43690 at reset with data 0xAAAA
# ** Error: Assertion error.
#    Time: 10460 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 96
# For address 1, data_out is = 43690 at reset with data 0xAAAA
# ** Error: Assertion error.
#    Time: 10480 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 99
# For address 2, data_out is = 21844 at reset with data 0xAAAA
# ** Error: Assertion error.
#    Time: 10500 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 99
# For address 3, data_out is = 43690 at reset with data 0xAAAA
# ** Error: Assertion error.
#    Time: 10520 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 99
# For address 4, data_out is = 43690 at reset with data 0xAAAA
# ** Error: Assertion error.
#    Time: 10540 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 97
# For address 5, data_out is = 0 at reset with data 0xAAAA
# For address 6, data_out is = 43690 at reset with data 0xAAAA
# ** Error: Assertion error.
#    Time: 10580 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 99
# For address 7, data_out is = 10922 at reset with data 0xAAAA
# ** Error: Assertion error.
#    Time: 10600 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 98
# Compile of svtb.sv failed with 1 errors.
# Compile of config_reg_buggy_questa.svp was successful.
# 2 compiles, 1 failed with 1 error. 
restart
# Loading sv_std.std
# Loading work.svtb
# Loading work.config_reg
run
# For address 0, data_out is = 65535 at reset
# For address 1, data_out is = 0 at reset
# For address 2, data_out is = 0 at reset
# For address 3, data_out is = 0 at reset
# For address 4, data_out is = 43980 at reset
# ** Error: Assertion error.
#    Time: 120 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 40
# For address 5, data_out is = 0 at reset
# For address 6, data_out is = 0 at reset
# For address 7, data_out is = 1 at reset
# --------- Checking register adc0_reg ------------
# Output error. Expected 0000000000000001, got 1000000000000001
# 
# Output error. Expected 0000000000000010, got 1000000000000010
# 
# Output error. Expected 0000000000000100, got 1000000000000100
# 
# Output error. Expected 0000000000001000, got 1000000000001000
# 
# Output error. Expected 0000000000010000, got 1000000000010000
# 
# Output error. Expected 0000000000100000, got 1000000000100000
# 
# Output error. Expected 0000000001000000, got 1000000001000000
# 
# Output error. Expected 0000000010000000, got 1000000010000000
# 
# Output error. Expected 0000000100000000, got 1000000100000000
# 
# Output error. Expected 0000001000000000, got 1000001000000000
# 
# Output error. Expected 0000010000000000, got 1000010000000000
# 
# Output error. Expected 0000100000000000, got 1000100000000000
# 
# Output error. Expected 0001000000000000, got 1001000000000000
# 
# Output error. Expected 0010000000000000, got 1010000000000000
# 
# Output error. Expected 0100000000000000, got 1100000000000000
# 
# --------- Checking register adc1_reg ------------
# Output error. Expected 0000000000000001, got 0000000100000000
# 
# Output error. Expected 0000000000000010, got 0000001000000000
# 
# Output error. Expected 0000000000000100, got 0000010000000000
# 
# Output error. Expected 0000000000001000, got 0000100000000000
# 
# Output error. Expected 0000000000010000, got 0001000000000000
# 
# Output error. Expected 0000000000100000, got 0010000000000000
# 
# Output error. Expected 0000000001000000, got 0100000000000000
# 
# Output error. Expected 0000000010000000, got 1000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000001
# 
# Output error. Expected 0000001000000000, got 0000000000000010
# 
# Output error. Expected 0000010000000000, got 0000000000000100
# 
# Output error. Expected 0000100000000000, got 0000000000001000
# 
# Output error. Expected 0001000000000000, got 0000000000010000
# 
# Output error. Expected 0010000000000000, got 0000000000100000
# 
# Output error. Expected 0100000000000000, got 0000000001000000
# 
# Output error. Expected 1000000000000000, got 0000000010000000
# 
# --------- Checking register temp_sensor0_reg ------------
# Output error. Expected 0000000000000001, got 0000000000000010
# 
# Output error. Expected 0000000000000010, got 0000000000000100
# 
# Output error. Expected 0000000000000100, got 0000000000001000
# 
# Output error. Expected 0000000000001000, got 0000000000010000
# 
# Output error. Expected 0000000000010000, got 0000000000100000
# 
# Output error. Expected 0000000000100000, got 0000000001000000
# 
# Output error. Expected 0000000001000000, got 0000000010000000
# 
# Output error. Expected 0000000010000000, got 0000000100000000
# 
# Output error. Expected 0000000100000000, got 0000001000000000
# 
# Output error. Expected 0000001000000000, got 0000010000000000
# 
# Output error. Expected 0000010000000000, got 0000100000000000
# 
# Output error. Expected 0000100000000000, got 0001000000000000
# 
# Output error. Expected 0001000000000000, got 0010000000000000
# 
# Output error. Expected 0010000000000000, got 0100000000000000
# 
# Output error. Expected 0100000000000000, got 1000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# --------- Checking register temp_sensor1_reg ------------
# --------- Checking register analog_test ------------
# --------- Checking register digital_test ------------
# Output error. Expected 0000000000000001, got 0000000000000000
# 
# Output error. Expected 0000000000000010, got 0000000000000000
# 
# Output error. Expected 0000000000000100, got 0000000000000000
# 
# Output error. Expected 0000000000001000, got 0000000000000000
# 
# Output error. Expected 0000000000010000, got 0000000000000000
# 
# Output error. Expected 0000000000100000, got 0000000000000000
# 
# Output error. Expected 0000000001000000, got 0000000000000000
# 
# Output error. Expected 0000000010000000, got 0000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000000
# 
# Output error. Expected 0000001000000000, got 0000000000000000
# 
# Output error. Expected 0000010000000000, got 0000000000000000
# 
# Output error. Expected 0000100000000000, got 0000000000000000
# 
# Output error. Expected 0001000000000000, got 0000000000000000
# 
# Output error. Expected 0010000000000000, got 0000000000000000
# 
# Output error. Expected 0100000000000000, got 0000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# --------- Checking register amp_gain ------------
# Output error. Expected 0000000000000001, got 0000000000000000
# 
# Output error. Expected 0000000000000010, got 0000000000000000
# 
# Output error. Expected 0000000000000100, got 0000000000000000
# 
# Output error. Expected 0000000000001000, got 0000000000000000
# 
# Output error. Expected 0000000000010000, got 0000000000000000
# 
# Output error. Expected 0000000000100000, got 0000000000000000
# 
# Output error. Expected 0000000001000000, got 0000000000000000
# 
# Output error. Expected 0000000010000000, got 0000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000000
# 
# Output error. Expected 0000001000000000, got 0000000000000000
# 
# Output error. Expected 0000010000000000, got 0000000000000000
# 
# Output error. Expected 0000100000000000, got 0000000000000000
# 
# Output error. Expected 0001000000000000, got 0000000000000000
# 
# Output error. Expected 0010000000000000, got 0000000000000000
# 
# Output error. Expected 0100000000000000, got 0000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# --------- Checking register digital_config ------------
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# For address 0, data_out is = 43690 at reset with data 0xAAAA
# ** Error: Assertion error.
#    Time: 10460 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 96
# For address 1, data_out is = 43690 at reset with data 0xAAAA
# ** Error: Assertion error.
#    Time: 10480 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 99
# For address 2, data_out is = 21844 at reset with data 0xAAAA
# ** Error: Assertion error.
#    Time: 10500 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 99
# For address 3, data_out is = 43690 at reset with data 0xAAAA
# ** Error: Assertion error.
#    Time: 10520 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 99
# For address 4, data_out is = 43690 at reset with data 0xAAAA
# ** Error: Assertion error.
#    Time: 10540 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 97
# For address 5, data_out is = 0 at reset with data 0xAAAA
# For address 6, data_out is = 43690 at reset with data 0xAAAA
# ** Error: Assertion error.
#    Time: 10580 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 99
# For address 7, data_out is = 10922 at reset with data 0xAAAA
# ** Error: Assertion error.
#    Time: 10600 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 98
# Compile of svtb.sv failed with 1 errors.
# Compile of config_reg_buggy_questa.svp was successful.
# 2 compiles, 1 failed with 1 error. 
run
# Compile of svtb.sv failed with 1 errors.
# Compile of config_reg_buggy_questa.svp was successful.
# 2 compiles, 1 failed with 1 error. 
# Compile of svtb.sv was successful.
# Compile of config_reg_buggy_questa.svp was successful.
# 2 compiles, 0 failed with no errors. 
restart
# Loading sv_std.std
# Loading work.svtb
# Loading work.config_reg
run
# For address 0, data_out is = 65535 at reset
# For address 1, data_out is = 0 at reset
# For address 2, data_out is = 0 at reset
# For address 3, data_out is = 0 at reset
# For address 4, data_out is = 43980 at reset
# ** Error: Assertion error.
#    Time: 120 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 40
# For address 5, data_out is = 0 at reset
# For address 6, data_out is = 0 at reset
# For address 7, data_out is = 1 at reset
# --------- Checking register adc0_reg ------------
# Output error. Expected 0000000000000001, got 1000000000000001
# 
# Output error. Expected 0000000000000010, got 1000000000000010
# 
# Output error. Expected 0000000000000100, got 1000000000000100
# 
# Output error. Expected 0000000000001000, got 1000000000001000
# 
# Output error. Expected 0000000000010000, got 1000000000010000
# 
# Output error. Expected 0000000000100000, got 1000000000100000
# 
# Output error. Expected 0000000001000000, got 1000000001000000
# 
# Output error. Expected 0000000010000000, got 1000000010000000
# 
# Output error. Expected 0000000100000000, got 1000000100000000
# 
# Output error. Expected 0000001000000000, got 1000001000000000
# 
# Output error. Expected 0000010000000000, got 1000010000000000
# 
# Output error. Expected 0000100000000000, got 1000100000000000
# 
# Output error. Expected 0001000000000000, got 1001000000000000
# 
# Output error. Expected 0010000000000000, got 1010000000000000
# 
# Output error. Expected 0100000000000000, got 1100000000000000
# 
# --------- Checking register adc1_reg ------------
# Output error. Expected 0000000000000001, got 0000000100000000
# 
# Output error. Expected 0000000000000010, got 0000001000000000
# 
# Output error. Expected 0000000000000100, got 0000010000000000
# 
# Output error. Expected 0000000000001000, got 0000100000000000
# 
# Output error. Expected 0000000000010000, got 0001000000000000
# 
# Output error. Expected 0000000000100000, got 0010000000000000
# 
# Output error. Expected 0000000001000000, got 0100000000000000
# 
# Output error. Expected 0000000010000000, got 1000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000001
# 
# Output error. Expected 0000001000000000, got 0000000000000010
# 
# Output error. Expected 0000010000000000, got 0000000000000100
# 
# Output error. Expected 0000100000000000, got 0000000000001000
# 
# Output error. Expected 0001000000000000, got 0000000000010000
# 
# Output error. Expected 0010000000000000, got 0000000000100000
# 
# Output error. Expected 0100000000000000, got 0000000001000000
# 
# Output error. Expected 1000000000000000, got 0000000010000000
# 
# --------- Checking register temp_sensor0_reg ------------
# Output error. Expected 0000000000000001, got 0000000000000010
# 
# Output error. Expected 0000000000000010, got 0000000000000100
# 
# Output error. Expected 0000000000000100, got 0000000000001000
# 
# Output error. Expected 0000000000001000, got 0000000000010000
# 
# Output error. Expected 0000000000010000, got 0000000000100000
# 
# Output error. Expected 0000000000100000, got 0000000001000000
# 
# Output error. Expected 0000000001000000, got 0000000010000000
# 
# Output error. Expected 0000000010000000, got 0000000100000000
# 
# Output error. Expected 0000000100000000, got 0000001000000000
# 
# Output error. Expected 0000001000000000, got 0000010000000000
# 
# Output error. Expected 0000010000000000, got 0000100000000000
# 
# Output error. Expected 0000100000000000, got 0001000000000000
# 
# Output error. Expected 0001000000000000, got 0010000000000000
# 
# Output error. Expected 0010000000000000, got 0100000000000000
# 
# Output error. Expected 0100000000000000, got 1000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# --------- Checking register temp_sensor1_reg ------------
# --------- Checking register analog_test ------------
# --------- Checking register digital_test ------------
# Output error. Expected 0000000000000001, got 0000000000000000
# 
# Output error. Expected 0000000000000010, got 0000000000000000
# 
# Output error. Expected 0000000000000100, got 0000000000000000
# 
# Output error. Expected 0000000000001000, got 0000000000000000
# 
# Output error. Expected 0000000000010000, got 0000000000000000
# 
# Output error. Expected 0000000000100000, got 0000000000000000
# 
# Output error. Expected 0000000001000000, got 0000000000000000
# 
# Output error. Expected 0000000010000000, got 0000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000000
# 
# Output error. Expected 0000001000000000, got 0000000000000000
# 
# Output error. Expected 0000010000000000, got 0000000000000000
# 
# Output error. Expected 0000100000000000, got 0000000000000000
# 
# Output error. Expected 0001000000000000, got 0000000000000000
# 
# Output error. Expected 0010000000000000, got 0000000000000000
# 
# Output error. Expected 0100000000000000, got 0000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# --------- Checking register amp_gain ------------
# Output error. Expected 0000000000000001, got 0000000000000000
# 
# Output error. Expected 0000000000000010, got 0000000000000000
# 
# Output error. Expected 0000000000000100, got 0000000000000000
# 
# Output error. Expected 0000000000001000, got 0000000000000000
# 
# Output error. Expected 0000000000010000, got 0000000000000000
# 
# Output error. Expected 0000000000100000, got 0000000000000000
# 
# Output error. Expected 0000000001000000, got 0000000000000000
# 
# Output error. Expected 0000000010000000, got 0000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000000
# 
# Output error. Expected 0000001000000000, got 0000000000000000
# 
# Output error. Expected 0000010000000000, got 0000000000000000
# 
# Output error. Expected 0000100000000000, got 0000000000000000
# 
# Output error. Expected 0001000000000000, got 0000000000000000
# 
# Output error. Expected 0010000000000000, got 0000000000000000
# 
# Output error. Expected 0100000000000000, got 0000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# --------- Checking register digital_config ------------
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# For address 0, data_out is = 43690
# ** Error: Assertion error.
#    Time: 10480 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 97
# For address 1, data_out is = 43690
# ** Error: Assertion error.
#    Time: 10500 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 100
# For address 2, data_out is = 21844
# ** Error: Assertion error.
#    Time: 10520 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 100
# For address 3, data_out is = 43690
# ** Error: Assertion error.
#    Time: 10540 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 100
# For address 4, data_out is = 43690
# ** Error: Assertion error.
#    Time: 10560 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 98
# For address 5, data_out is = 0
# For address 6, data_out is = 43690
# ** Error: Assertion error.
#    Time: 10600 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 100
# For address 7, data_out is = 10922
# ** Error: Assertion error.
#    Time: 10620 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 99
add wave -position insertpoint  \
sim:/svtb/reset
restart
# Loading sv_std.std
# Loading work.svtb
# Loading work.config_reg
run
# For address 0, data_out is = 65535 at reset
# For address 1, data_out is = 0 at reset
# For address 2, data_out is = 0 at reset
# For address 3, data_out is = 0 at reset
# For address 4, data_out is = 43980 at reset
# ** Error: Assertion error.
#    Time: 120 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 40
# For address 5, data_out is = 0 at reset
# For address 6, data_out is = 0 at reset
# For address 7, data_out is = 1 at reset
# --------- Checking register adc0_reg ------------
# Output error. Expected 0000000000000001, got 1000000000000001
# 
# Output error. Expected 0000000000000010, got 1000000000000010
# 
# Output error. Expected 0000000000000100, got 1000000000000100
# 
# Output error. Expected 0000000000001000, got 1000000000001000
# 
# Output error. Expected 0000000000010000, got 1000000000010000
# 
# Output error. Expected 0000000000100000, got 1000000000100000
# 
# Output error. Expected 0000000001000000, got 1000000001000000
# 
# Output error. Expected 0000000010000000, got 1000000010000000
# 
# Output error. Expected 0000000100000000, got 1000000100000000
# 
# Output error. Expected 0000001000000000, got 1000001000000000
# 
# Output error. Expected 0000010000000000, got 1000010000000000
# 
# Output error. Expected 0000100000000000, got 1000100000000000
# 
# Output error. Expected 0001000000000000, got 1001000000000000
# 
# Output error. Expected 0010000000000000, got 1010000000000000
# 
# Output error. Expected 0100000000000000, got 1100000000000000
# 
# --------- Checking register adc1_reg ------------
# Output error. Expected 0000000000000001, got 0000000100000000
# 
# Output error. Expected 0000000000000010, got 0000001000000000
# 
# Output error. Expected 0000000000000100, got 0000010000000000
# 
# Output error. Expected 0000000000001000, got 0000100000000000
# 
# Output error. Expected 0000000000010000, got 0001000000000000
# 
# Output error. Expected 0000000000100000, got 0010000000000000
# 
# Output error. Expected 0000000001000000, got 0100000000000000
# 
# Output error. Expected 0000000010000000, got 1000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000001
# 
# Output error. Expected 0000001000000000, got 0000000000000010
# 
# Output error. Expected 0000010000000000, got 0000000000000100
# 
# Output error. Expected 0000100000000000, got 0000000000001000
# 
# Output error. Expected 0001000000000000, got 0000000000010000
# 
# Output error. Expected 0010000000000000, got 0000000000100000
# 
# Output error. Expected 0100000000000000, got 0000000001000000
# 
# Output error. Expected 1000000000000000, got 0000000010000000
# 
# --------- Checking register temp_sensor0_reg ------------
# Output error. Expected 0000000000000001, got 0000000000000010
# 
# Output error. Expected 0000000000000010, got 0000000000000100
# 
# Output error. Expected 0000000000000100, got 0000000000001000
# 
# Output error. Expected 0000000000001000, got 0000000000010000
# 
# Output error. Expected 0000000000010000, got 0000000000100000
# 
# Output error. Expected 0000000000100000, got 0000000001000000
# 
# Output error. Expected 0000000001000000, got 0000000010000000
# 
# Output error. Expected 0000000010000000, got 0000000100000000
# 
# Output error. Expected 0000000100000000, got 0000001000000000
# 
# Output error. Expected 0000001000000000, got 0000010000000000
# 
# Output error. Expected 0000010000000000, got 0000100000000000
# 
# Output error. Expected 0000100000000000, got 0001000000000000
# 
# Output error. Expected 0001000000000000, got 0010000000000000
# 
# Output error. Expected 0010000000000000, got 0100000000000000
# 
# Output error. Expected 0100000000000000, got 1000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# --------- Checking register temp_sensor1_reg ------------
# --------- Checking register analog_test ------------
# --------- Checking register digital_test ------------
# Output error. Expected 0000000000000001, got 0000000000000000
# 
# Output error. Expected 0000000000000010, got 0000000000000000
# 
# Output error. Expected 0000000000000100, got 0000000000000000
# 
# Output error. Expected 0000000000001000, got 0000000000000000
# 
# Output error. Expected 0000000000010000, got 0000000000000000
# 
# Output error. Expected 0000000000100000, got 0000000000000000
# 
# Output error. Expected 0000000001000000, got 0000000000000000
# 
# Output error. Expected 0000000010000000, got 0000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000000
# 
# Output error. Expected 0000001000000000, got 0000000000000000
# 
# Output error. Expected 0000010000000000, got 0000000000000000
# 
# Output error. Expected 0000100000000000, got 0000000000000000
# 
# Output error. Expected 0001000000000000, got 0000000000000000
# 
# Output error. Expected 0010000000000000, got 0000000000000000
# 
# Output error. Expected 0100000000000000, got 0000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# --------- Checking register amp_gain ------------
# Output error. Expected 0000000000000001, got 0000000000000000
# 
# Output error. Expected 0000000000000010, got 0000000000000000
# 
# Output error. Expected 0000000000000100, got 0000000000000000
# 
# Output error. Expected 0000000000001000, got 0000000000000000
# 
# Output error. Expected 0000000000010000, got 0000000000000000
# 
# Output error. Expected 0000000000100000, got 0000000000000000
# 
# Output error. Expected 0000000001000000, got 0000000000000000
# 
# Output error. Expected 0000000010000000, got 0000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000000
# 
# Output error. Expected 0000001000000000, got 0000000000000000
# 
# Output error. Expected 0000010000000000, got 0000000000000000
# 
# Output error. Expected 0000100000000000, got 0000000000000000
# 
# Output error. Expected 0001000000000000, got 0000000000000000
# 
# Output error. Expected 0010000000000000, got 0000000000000000
# 
# Output error. Expected 0100000000000000, got 0000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# --------- Checking register digital_config ------------
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# For address 0, data_out is = 43690
# ** Error: Assertion error.
#    Time: 10480 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 97
# For address 1, data_out is = 43690
# ** Error: Assertion error.
#    Time: 10500 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 100
# For address 2, data_out is = 21844
# ** Error: Assertion error.
#    Time: 10520 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 100
# For address 3, data_out is = 43690
# ** Error: Assertion error.
#    Time: 10540 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 100
# For address 4, data_out is = 43690
# ** Error: Assertion error.
#    Time: 10560 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 98
# For address 5, data_out is = 0
# For address 6, data_out is = 43690
# ** Error: Assertion error.
#    Time: 10600 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 100
# For address 7, data_out is = 10922
# ** Error: Assertion error.
#    Time: 10620 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 99
# Compile of svtb.sv was successful.
# Compile of config_reg_buggy_questa.svp was successful.
# 2 compiles, 0 failed with no errors. 
run
restart
# Loading sv_std.std
# Loading work.svtb
# Loading work.config_reg
run
# For address 0, data_out is = 65535 at reset
# For address 1, data_out is = 0 at reset
# For address 2, data_out is = 0 at reset
# For address 3, data_out is = 0 at reset
# For address 4, data_out is = 43980 at reset
# ** Error: Assertion error.
#    Time: 120 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 40
# For address 5, data_out is = 0 at reset
# For address 6, data_out is = 0 at reset
# For address 7, data_out is = 1 at reset
# --------- Checking register adc0_reg ------------
# Output error. Expected 0000000000000001, got 1000000000000001
# 
# Output error. Expected 0000000000000010, got 1000000000000010
# 
# Output error. Expected 0000000000000100, got 1000000000000100
# 
# Output error. Expected 0000000000001000, got 1000000000001000
# 
# Output error. Expected 0000000000010000, got 1000000000010000
# 
# Output error. Expected 0000000000100000, got 1000000000100000
# 
# Output error. Expected 0000000001000000, got 1000000001000000
# 
# Output error. Expected 0000000010000000, got 1000000010000000
# 
# Output error. Expected 0000000100000000, got 1000000100000000
# 
# Output error. Expected 0000001000000000, got 1000001000000000
# 
# Output error. Expected 0000010000000000, got 1000010000000000
# 
# Output error. Expected 0000100000000000, got 1000100000000000
# 
# Output error. Expected 0001000000000000, got 1001000000000000
# 
# Output error. Expected 0010000000000000, got 1010000000000000
# 
# Output error. Expected 0100000000000000, got 1100000000000000
# 
# --------- Checking register adc1_reg ------------
# Output error. Expected 0000000000000001, got 0000000100000000
# 
# Output error. Expected 0000000000000010, got 0000001000000000
# 
# Output error. Expected 0000000000000100, got 0000010000000000
# 
# Output error. Expected 0000000000001000, got 0000100000000000
# 
# Output error. Expected 0000000000010000, got 0001000000000000
# 
# Output error. Expected 0000000000100000, got 0010000000000000
# 
# Output error. Expected 0000000001000000, got 0100000000000000
# 
# Output error. Expected 0000000010000000, got 1000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000001
# 
# Output error. Expected 0000001000000000, got 0000000000000010
# 
# Output error. Expected 0000010000000000, got 0000000000000100
# 
# Output error. Expected 0000100000000000, got 0000000000001000
# 
# Output error. Expected 0001000000000000, got 0000000000010000
# 
# Output error. Expected 0010000000000000, got 0000000000100000
# 
# Output error. Expected 0100000000000000, got 0000000001000000
# 
# Output error. Expected 1000000000000000, got 0000000010000000
# 
# --------- Checking register temp_sensor0_reg ------------
# Output error. Expected 0000000000000001, got 0000000000000010
# 
# Output error. Expected 0000000000000010, got 0000000000000100
# 
# Output error. Expected 0000000000000100, got 0000000000001000
# 
# Output error. Expected 0000000000001000, got 0000000000010000
# 
# Output error. Expected 0000000000010000, got 0000000000100000
# 
# Output error. Expected 0000000000100000, got 0000000001000000
# 
# Output error. Expected 0000000001000000, got 0000000010000000
# 
# Output error. Expected 0000000010000000, got 0000000100000000
# 
# Output error. Expected 0000000100000000, got 0000001000000000
# 
# Output error. Expected 0000001000000000, got 0000010000000000
# 
# Output error. Expected 0000010000000000, got 0000100000000000
# 
# Output error. Expected 0000100000000000, got 0001000000000000
# 
# Output error. Expected 0001000000000000, got 0010000000000000
# 
# Output error. Expected 0010000000000000, got 0100000000000000
# 
# Output error. Expected 0100000000000000, got 1000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# --------- Checking register temp_sensor1_reg ------------
# --------- Checking register analog_test ------------
# --------- Checking register digital_test ------------
# Output error. Expected 0000000000000001, got 0000000000000000
# 
# Output error. Expected 0000000000000010, got 0000000000000000
# 
# Output error. Expected 0000000000000100, got 0000000000000000
# 
# Output error. Expected 0000000000001000, got 0000000000000000
# 
# Output error. Expected 0000000000010000, got 0000000000000000
# 
# Output error. Expected 0000000000100000, got 0000000000000000
# 
# Output error. Expected 0000000001000000, got 0000000000000000
# 
# Output error. Expected 0000000010000000, got 0000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000000
# 
# Output error. Expected 0000001000000000, got 0000000000000000
# 
# Output error. Expected 0000010000000000, got 0000000000000000
# 
# Output error. Expected 0000100000000000, got 0000000000000000
# 
# Output error. Expected 0001000000000000, got 0000000000000000
# 
# Output error. Expected 0010000000000000, got 0000000000000000
# 
# Output error. Expected 0100000000000000, got 0000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# --------- Checking register amp_gain ------------
# Output error. Expected 0000000000000001, got 0000000000000000
# 
# Output error. Expected 0000000000000010, got 0000000000000000
# 
# Output error. Expected 0000000000000100, got 0000000000000000
# 
# Output error. Expected 0000000000001000, got 0000000000000000
# 
# Output error. Expected 0000000000010000, got 0000000000000000
# 
# Output error. Expected 0000000000100000, got 0000000000000000
# 
# Output error. Expected 0000000001000000, got 0000000000000000
# 
# Output error. Expected 0000000010000000, got 0000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000000
# 
# Output error. Expected 0000001000000000, got 0000000000000000
# 
# Output error. Expected 0000010000000000, got 0000000000000000
# 
# Output error. Expected 0000100000000000, got 0000000000000000
# 
# Output error. Expected 0001000000000000, got 0000000000000000
# 
# Output error. Expected 0010000000000000, got 0000000000000000
# 
# Output error. Expected 0100000000000000, got 0000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# --------- Checking register digital_config ------------
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# For address 0, data_out is = 43690
# ** Error: Assertion error.
#    Time: 7920 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 94
# For address 1, data_out is = 43690
# ** Error: Assertion error.
#    Time: 7940 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 97
# For address 2, data_out is = 21844
# ** Error: Assertion error.
#    Time: 7960 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 97
# For address 3, data_out is = 43690
# ** Error: Assertion error.
#    Time: 7980 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 97
# For address 4, data_out is = 43690
# ** Error: Assertion error.
#    Time: 8 us  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 95
# For address 5, data_out is = 0
# For address 6, data_out is = 43690
# ** Error: Assertion error.
#    Time: 8040 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 97
# For address 7, data_out is = 10922
# ** Error: Assertion error.
#    Time: 8060 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 96
# Compile of svtb.sv was successful.
# Compile of config_reg_buggy_questa.svp was successful.
# 2 compiles, 0 failed with no errors. 
restart
# Loading sv_std.std
# Loading work.svtb
# Loading work.config_reg
run
# For address 0, data_out is = 65535 at reset
# For address 1, data_out is = 0 at reset
# For address 2, data_out is = 0 at reset
# For address 3, data_out is = 0 at reset
# For address 4, data_out is = 43980 at reset
# ** Error: Assertion error.
#    Time: 120 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 40
# For address 5, data_out is = 0 at reset
# For address 6, data_out is = 0 at reset
# For address 7, data_out is = 1 at reset
# --------- Checking register adc0_reg ------------
# Output error. Expected 0000000000000001, got 1000000000000001
# 
# Output error. Expected 0000000000000010, got 1000000000000010
# 
# Output error. Expected 0000000000000100, got 1000000000000100
# 
# Output error. Expected 0000000000001000, got 1000000000001000
# 
# Output error. Expected 0000000000010000, got 1000000000010000
# 
# Output error. Expected 0000000000100000, got 1000000000100000
# 
# Output error. Expected 0000000001000000, got 1000000001000000
# 
# Output error. Expected 0000000010000000, got 1000000010000000
# 
# Output error. Expected 0000000100000000, got 1000000100000000
# 
# Output error. Expected 0000001000000000, got 1000001000000000
# 
# Output error. Expected 0000010000000000, got 1000010000000000
# 
# Output error. Expected 0000100000000000, got 1000100000000000
# 
# Output error. Expected 0001000000000000, got 1001000000000000
# 
# Output error. Expected 0010000000000000, got 1010000000000000
# 
# Output error. Expected 0100000000000000, got 1100000000000000
# 
# --------- Checking register adc1_reg ------------
# Output error. Expected 0000000000000001, got 0000000100000000
# 
# Output error. Expected 0000000000000010, got 0000001000000000
# 
# Output error. Expected 0000000000000100, got 0000010000000000
# 
# Output error. Expected 0000000000001000, got 0000100000000000
# 
# Output error. Expected 0000000000010000, got 0001000000000000
# 
# Output error. Expected 0000000000100000, got 0010000000000000
# 
# Output error. Expected 0000000001000000, got 0100000000000000
# 
# Output error. Expected 0000000010000000, got 1000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000001
# 
# Output error. Expected 0000001000000000, got 0000000000000010
# 
# Output error. Expected 0000010000000000, got 0000000000000100
# 
# Output error. Expected 0000100000000000, got 0000000000001000
# 
# Output error. Expected 0001000000000000, got 0000000000010000
# 
# Output error. Expected 0010000000000000, got 0000000000100000
# 
# Output error. Expected 0100000000000000, got 0000000001000000
# 
# Output error. Expected 1000000000000000, got 0000000010000000
# 
# --------- Checking register temp_sensor0_reg ------------
# Output error. Expected 0000000000000001, got 0000000000000010
# 
# Output error. Expected 0000000000000010, got 0000000000000100
# 
# Output error. Expected 0000000000000100, got 0000000000001000
# 
# Output error. Expected 0000000000001000, got 0000000000010000
# 
# Output error. Expected 0000000000010000, got 0000000000100000
# 
# Output error. Expected 0000000000100000, got 0000000001000000
# 
# Output error. Expected 0000000001000000, got 0000000010000000
# 
# Output error. Expected 0000000010000000, got 0000000100000000
# 
# Output error. Expected 0000000100000000, got 0000001000000000
# 
# Output error. Expected 0000001000000000, got 0000010000000000
# 
# Output error. Expected 0000010000000000, got 0000100000000000
# 
# Output error. Expected 0000100000000000, got 0001000000000000
# 
# Output error. Expected 0001000000000000, got 0010000000000000
# 
# Output error. Expected 0010000000000000, got 0100000000000000
# 
# Output error. Expected 0100000000000000, got 1000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# --------- Checking register temp_sensor1_reg ------------
# --------- Checking register analog_test ------------
# --------- Checking register digital_test ------------
# Output error. Expected 0000000000000001, got 0000000000000000
# 
# Output error. Expected 0000000000000010, got 0000000000000000
# 
# Output error. Expected 0000000000000100, got 0000000000000000
# 
# Output error. Expected 0000000000001000, got 0000000000000000
# 
# Output error. Expected 0000000000010000, got 0000000000000000
# 
# Output error. Expected 0000000000100000, got 0000000000000000
# 
# Output error. Expected 0000000001000000, got 0000000000000000
# 
# Output error. Expected 0000000010000000, got 0000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000000
# 
# Output error. Expected 0000001000000000, got 0000000000000000
# 
# Output error. Expected 0000010000000000, got 0000000000000000
# 
# Output error. Expected 0000100000000000, got 0000000000000000
# 
# Output error. Expected 0001000000000000, got 0000000000000000
# 
# Output error. Expected 0010000000000000, got 0000000000000000
# 
# Output error. Expected 0100000000000000, got 0000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# --------- Checking register amp_gain ------------
# Output error. Expected 0000000000000001, got 0000000000000000
# 
# Output error. Expected 0000000000000010, got 0000000000000000
# 
# Output error. Expected 0000000000000100, got 0000000000000000
# 
# Output error. Expected 0000000000001000, got 0000000000000000
# 
# Output error. Expected 0000000000010000, got 0000000000000000
# 
# Output error. Expected 0000000000100000, got 0000000000000000
# 
# Output error. Expected 0000000001000000, got 0000000000000000
# 
# Output error. Expected 0000000010000000, got 0000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000000
# 
# Output error. Expected 0000001000000000, got 0000000000000000
# 
# Output error. Expected 0000010000000000, got 0000000000000000
# 
# Output error. Expected 0000100000000000, got 0000000000000000
# 
# Output error. Expected 0001000000000000, got 0000000000000000
# 
# Output error. Expected 0010000000000000, got 0000000000000000
# 
# Output error. Expected 0100000000000000, got 0000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# --------- Checking register digital_config ------------
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# For address 0, data_out is = 43690
# ** Error: Assertion error.
#    Time: 8040 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 106
# For address 1, data_out is = 43690
# ** Error: Assertion error.
#    Time: 8060 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 109
# For address 2, data_out is = 21844
# ** Error: Assertion error.
#    Time: 8080 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 109
# For address 3, data_out is = 43690
# ** Error: Assertion error.
#    Time: 8100 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 109
# For address 4, data_out is = 43690
# ** Error: Assertion error.
#    Time: 8120 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 107
# For address 5, data_out is = 0
# For address 6, data_out is = 43690
# ** Error: Assertion error.
#    Time: 8160 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 109
# For address 7, data_out is = 10922
# ** Error: Assertion error.
#    Time: 8180 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 108
# Compile of svtb.sv was successful.
# Compile of config_reg_buggy_questa.svp was successful.
# 2 compiles, 0 failed with no errors. 
restart
# Loading sv_std.std
# Loading work.svtb
# Loading work.config_reg
run
# For address 0, data_out is = 65535 at reset
# For address 1, data_out is = 0 at reset
# For address 2, data_out is = 0 at reset
# For address 3, data_out is = 0 at reset
# For address 4, data_out is = 43980 at reset
# ** Error: Assertion error.
#    Time: 120 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 40
# For address 5, data_out is = 0 at reset
# For address 6, data_out is = 0 at reset
# For address 7, data_out is = 1 at reset
# --------- Checking register adc0_reg ------------
# Output error. Expected 0000000000000001, got 1000000000000001
# 
# Output error. Expected 0000000000000010, got 1000000000000010
# 
# Output error. Expected 0000000000000100, got 1000000000000100
# 
# Output error. Expected 0000000000001000, got 1000000000001000
# 
# Output error. Expected 0000000000010000, got 1000000000010000
# 
# Output error. Expected 0000000000100000, got 1000000000100000
# 
# Output error. Expected 0000000001000000, got 1000000001000000
# 
# Output error. Expected 0000000010000000, got 1000000010000000
# 
# Output error. Expected 0000000100000000, got 1000000100000000
# 
# Output error. Expected 0000001000000000, got 1000001000000000
# 
# Output error. Expected 0000010000000000, got 1000010000000000
# 
# Output error. Expected 0000100000000000, got 1000100000000000
# 
# Output error. Expected 0001000000000000, got 1001000000000000
# 
# Output error. Expected 0010000000000000, got 1010000000000000
# 
# Output error. Expected 0100000000000000, got 1100000000000000
# 
# --------- Checking register adc1_reg ------------
# Output error. Expected 0000000000000001, got 0000000100000000
# 
# Output error. Expected 0000000000000010, got 0000001000000000
# 
# Output error. Expected 0000000000000100, got 0000010000000000
# 
# Output error. Expected 0000000000001000, got 0000100000000000
# 
# Output error. Expected 0000000000010000, got 0001000000000000
# 
# Output error. Expected 0000000000100000, got 0010000000000000
# 
# Output error. Expected 0000000001000000, got 0100000000000000
# 
# Output error. Expected 0000000010000000, got 1000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000001
# 
# Output error. Expected 0000001000000000, got 0000000000000010
# 
# Output error. Expected 0000010000000000, got 0000000000000100
# 
# Output error. Expected 0000100000000000, got 0000000000001000
# 
# Output error. Expected 0001000000000000, got 0000000000010000
# 
# Output error. Expected 0010000000000000, got 0000000000100000
# 
# Output error. Expected 0100000000000000, got 0000000001000000
# 
# Output error. Expected 1000000000000000, got 0000000010000000
# 
# --------- Checking register temp_sensor0_reg ------------
# Output error. Expected 0000000000000001, got 0000000000000010
# 
# Output error. Expected 0000000000000010, got 0000000000000100
# 
# Output error. Expected 0000000000000100, got 0000000000001000
# 
# Output error. Expected 0000000000001000, got 0000000000010000
# 
# Output error. Expected 0000000000010000, got 0000000000100000
# 
# Output error. Expected 0000000000100000, got 0000000001000000
# 
# Output error. Expected 0000000001000000, got 0000000010000000
# 
# Output error. Expected 0000000010000000, got 0000000100000000
# 
# Output error. Expected 0000000100000000, got 0000001000000000
# 
# Output error. Expected 0000001000000000, got 0000010000000000
# 
# Output error. Expected 0000010000000000, got 0000100000000000
# 
# Output error. Expected 0000100000000000, got 0001000000000000
# 
# Output error. Expected 0001000000000000, got 0010000000000000
# 
# Output error. Expected 0010000000000000, got 0100000000000000
# 
# Output error. Expected 0100000000000000, got 1000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# --------- Checking register temp_sensor1_reg ------------
# --------- Checking register analog_test ------------
# --------- Checking register digital_test ------------
# Output error. Expected 0000000000000001, got 0000000000000000
# 
# Output error. Expected 0000000000000010, got 0000000000000000
# 
# Output error. Expected 0000000000000100, got 0000000000000000
# 
# Output error. Expected 0000000000001000, got 0000000000000000
# 
# Output error. Expected 0000000000010000, got 0000000000000000
# 
# Output error. Expected 0000000000100000, got 0000000000000000
# 
# Output error. Expected 0000000001000000, got 0000000000000000
# 
# Output error. Expected 0000000010000000, got 0000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000000
# 
# Output error. Expected 0000001000000000, got 0000000000000000
# 
# Output error. Expected 0000010000000000, got 0000000000000000
# 
# Output error. Expected 0000100000000000, got 0000000000000000
# 
# Output error. Expected 0001000000000000, got 0000000000000000
# 
# Output error. Expected 0010000000000000, got 0000000000000000
# 
# Output error. Expected 0100000000000000, got 0000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# --------- Checking register amp_gain ------------
# Output error. Expected 0000000000000001, got 0000000000000000
# 
# Output error. Expected 0000000000000010, got 0000000000000000
# 
# Output error. Expected 0000000000000100, got 0000000000000000
# 
# Output error. Expected 0000000000001000, got 0000000000000000
# 
# Output error. Expected 0000000000010000, got 0000000000000000
# 
# Output error. Expected 0000000000100000, got 0000000000000000
# 
# Output error. Expected 0000000001000000, got 0000000000000000
# 
# Output error. Expected 0000000010000000, got 0000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000000
# 
# Output error. Expected 0000001000000000, got 0000000000000000
# 
# Output error. Expected 0000010000000000, got 0000000000000000
# 
# Output error. Expected 0000100000000000, got 0000000000000000
# 
# Output error. Expected 0001000000000000, got 0000000000000000
# 
# Output error. Expected 0010000000000000, got 0000000000000000
# 
# Output error. Expected 0100000000000000, got 0000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# --------- Checking register digital_config ------------
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# For address 0, data_out is = 65535
# For address 1, data_out is = 0
# For address 2, data_out is = 0
# For address 3, data_out is = 43690
# ** Error: Assertion error.
#    Time: 8100 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 102
# For address 4, data_out is = 43980
# ** Error: Assertion error.
#    Time: 8120 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 100
# For address 5, data_out is = 0
# For address 6, data_out is = 0
# For address 7, data_out is = 1
# Compile of svtb.sv was successful.
# Compile of config_reg_buggy_questa.svp was successful.
# 2 compiles, 0 failed with no errors. 
# Compile of svtb.sv was successful.
# Compile of config_reg_buggy_questa.svp was successful.
# 2 compiles, 0 failed with no errors. 
# Compile of svtb.sv was successful.
# Compile of config_reg_buggy_questa.svp was successful.
# 2 compiles, 0 failed with no errors. 
restart
# Loading sv_std.std
# Loading work.svtb
# Loading work.config_reg
run
# For address 0, data_out is = 65535 at reset
# For address 1, data_out is = 0 at reset
# For address 2, data_out is = 0 at reset
# For address 3, data_out is = 0 at reset
# For address 4, data_out is = 43980 at reset
# ** Error: Assertion error.
#    Time: 160 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 42
# For address 5, data_out is = 0 at reset
# For address 6, data_out is = 0 at reset
# For address 7, data_out is = 1 at reset
# --------- Checking register adc0_reg ------------
# Output error. Expected 0000000000000001, got 1000000000000001
# 
# Output error. Expected 0000000000000010, got 1000000000000010
# 
# Output error. Expected 0000000000000100, got 1000000000000100
# 
# Output error. Expected 0000000000001000, got 1000000000001000
# 
# Output error. Expected 0000000000010000, got 1000000000010000
# 
# Output error. Expected 0000000000100000, got 1000000000100000
# 
# Output error. Expected 0000000001000000, got 1000000001000000
# 
# Output error. Expected 0000000010000000, got 1000000010000000
# 
# Output error. Expected 0000000100000000, got 1000000100000000
# 
# Output error. Expected 0000001000000000, got 1000001000000000
# 
# Output error. Expected 0000010000000000, got 1000010000000000
# 
# Output error. Expected 0000100000000000, got 1000100000000000
# 
# Output error. Expected 0001000000000000, got 1001000000000000
# 
# Output error. Expected 0010000000000000, got 1010000000000000
# 
# Output error. Expected 0100000000000000, got 1100000000000000
# 
# Leakage! Register adc1_reg is 128, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register analog_test is 32768, but should be 16'hABCC
# Leakage! Register amp_gain is 32768, but should be 16'h0000
# Leakage! Register digital_config is 0, but should be 16'h0001
# --------- Checking register adc1_reg ------------
# Output error. Expected 0000000000000001, got 0000000100000000
# 
# Output error. Expected 0000000000000010, got 0000001000000000
# 
# Output error. Expected 0000000000000100, got 0000010000000000
# 
# Output error. Expected 0000000000001000, got 0000100000000000
# 
# Output error. Expected 0000000000010000, got 0001000000000000
# 
# Output error. Expected 0000000000100000, got 0010000000000000
# 
# Output error. Expected 0000000001000000, got 0100000000000000
# 
# Output error. Expected 0000000010000000, got 1000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000001
# 
# Output error. Expected 0000001000000000, got 0000000000000010
# 
# Output error. Expected 0000010000000000, got 0000000000000100
# 
# Output error. Expected 0000100000000000, got 0000000000001000
# 
# Output error. Expected 0001000000000000, got 0000000000010000
# 
# Output error. Expected 0010000000000000, got 0000000000100000
# 
# Output error. Expected 0100000000000000, got 0000000001000000
# 
# Output error. Expected 1000000000000000, got 0000000010000000
# 
# Leakage! Register adc0_reg is 32768, but should be 16'hFFFF
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register analog_test is 32768, but should be 16'hABCC
# Leakage! Register amp_gain is 32768, but should be 16'h0000
# Leakage! Register digital_config is 0, but should be 16'h0001
# --------- Checking register temp_sensor0_reg ------------
# Output error. Expected 0000000000000001, got 0000000000000010
# 
# Output error. Expected 0000000000000010, got 0000000000000100
# 
# Output error. Expected 0000000000000100, got 0000000000001000
# 
# Output error. Expected 0000000000001000, got 0000000000010000
# 
# Output error. Expected 0000000000010000, got 0000000000100000
# 
# Output error. Expected 0000000000100000, got 0000000001000000
# 
# Output error. Expected 0000000001000000, got 0000000010000000
# 
# Output error. Expected 0000000010000000, got 0000000100000000
# 
# Output error. Expected 0000000100000000, got 0000001000000000
# 
# Output error. Expected 0000001000000000, got 0000010000000000
# 
# Output error. Expected 0000010000000000, got 0000100000000000
# 
# Output error. Expected 0000100000000000, got 0001000000000000
# 
# Output error. Expected 0001000000000000, got 0010000000000000
# 
# Output error. Expected 0010000000000000, got 0100000000000000
# 
# Output error. Expected 0100000000000000, got 1000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32768, but should be 16'hFFFF
# Leakage! Register adc1_reg is 128, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register analog_test is 32768, but should be 16'hABCC
# Leakage! Register amp_gain is 32768, but should be 16'h0000
# Leakage! Register digital_config is 0, but should be 16'h0001
# --------- Checking register temp_sensor1_reg ------------
# Leakage! Register adc0_reg is 32768, but should be 16'hFFFF
# Leakage! Register adc1_reg is 128, but should be 16'h0000
# Leakage! Register analog_test is 32768, but should be 16'hABCC
# Leakage! Register amp_gain is 32768, but should be 16'h0000
# Leakage! Register digital_config is 0, but should be 16'h0001
# --------- Checking register analog_test ------------
# Leakage! Register adc0_reg is 32768, but should be 16'hFFFF
# Leakage! Register adc1_reg is 128, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register amp_gain is 32768, but should be 16'h0000
# Leakage! Register digital_config is 0, but should be 16'h0001
# --------- Checking register digital_test ------------
# Output error. Expected 0000000000000001, got 0000000000000000
# 
# Output error. Expected 0000000000000010, got 0000000000000000
# 
# Output error. Expected 0000000000000100, got 0000000000000000
# 
# Output error. Expected 0000000000001000, got 0000000000000000
# 
# Output error. Expected 0000000000010000, got 0000000000000000
# 
# Output error. Expected 0000000000100000, got 0000000000000000
# 
# Output error. Expected 0000000001000000, got 0000000000000000
# 
# Output error. Expected 0000000010000000, got 0000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000000
# 
# Output error. Expected 0000001000000000, got 0000000000000000
# 
# Output error. Expected 0000010000000000, got 0000000000000000
# 
# Output error. Expected 0000100000000000, got 0000000000000000
# 
# Output error. Expected 0001000000000000, got 0000000000000000
# 
# Output error. Expected 0010000000000000, got 0000000000000000
# 
# Output error. Expected 0100000000000000, got 0000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32768, but should be 16'hFFFF
# Leakage! Register adc1_reg is 128, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register analog_test is 32768, but should be 16'hABCC
# Leakage! Register amp_gain is 32768, but should be 16'h0000
# Leakage! Register digital_config is 0, but should be 16'h0001
# --------- Checking register amp_gain ------------
# Output error. Expected 0000000000000001, got 0000000000000000
# 
# Output error. Expected 0000000000000010, got 0000000000000000
# 
# Output error. Expected 0000000000000100, got 0000000000000000
# 
# Output error. Expected 0000000000001000, got 0000000000000000
# 
# Output error. Expected 0000000000010000, got 0000000000000000
# 
# Output error. Expected 0000000000100000, got 0000000000000000
# 
# Output error. Expected 0000000001000000, got 0000000000000000
# 
# Output error. Expected 0000000010000000, got 0000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000000
# 
# Output error. Expected 0000001000000000, got 0000000000000000
# 
# Output error. Expected 0000010000000000, got 0000000000000000
# 
# Output error. Expected 0000100000000000, got 0000000000000000
# 
# Output error. Expected 0001000000000000, got 0000000000000000
# 
# Output error. Expected 0010000000000000, got 0000000000000000
# 
# Output error. Expected 0100000000000000, got 0000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32768, but should be 16'hFFFF
# Leakage! Register adc1_reg is 128, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register analog_test is 32768, but should be 16'hABCC
# Leakage! Register digital_test is 32768, but should be 16'h0000
# Leakage! Register digital_config is 0, but should be 16'h0001
# --------- Checking register digital_config ------------
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32768, but should be 16'hFFFF
# Leakage! Register adc1_reg is 128, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register analog_test is 32768, but should be 16'hABCC
# Leakage! Register amp_gain is 32768, but should be 16'h0000
# For address 0, data_out is = 65535
# For address 1, data_out is = 0
# For address 2, data_out is = 0
# For address 3, data_out is = 43690
# ** Error: Assertion error.
#    Time: 22220 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 137
# For address 4, data_out is = 43980
# ** Error: Assertion error.
#    Time: 22240 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 135
# For address 5, data_out is = 0
# For address 6, data_out is = 0
# For address 7, data_out is = 1
# Compile of svtb.sv was successful.
# Compile of config_reg_buggy_questa.svp was successful.
# 2 compiles, 0 failed with no errors. 
restart
# Loading sv_std.std
# Loading work.svtb
# Loading work.config_reg
run
# For address 0, data_out is = 65535 at reset
# For address 1, data_out is = 0 at reset
# For address 2, data_out is = 0 at reset
# For address 3, data_out is = 0 at reset
# For address 4, data_out is = 43980 at reset
# ** Error: Assertion error.
#    Time: 260 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 43
# For address 5, data_out is = 0 at reset
# For address 6, data_out is = 0 at reset
# For address 7, data_out is = 1 at reset
# --------- Checking register adc0_reg ------------
# Output error. Expected 0000000000000001, got 1000000000000001
# 
# Output error. Expected 0000000000000010, got 1000000000000010
# 
# Output error. Expected 0000000000000100, got 1000000000000100
# 
# Output error. Expected 0000000000001000, got 1000000000001000
# 
# Output error. Expected 0000000000010000, got 1000000000010000
# 
# Output error. Expected 0000000000100000, got 1000000000100000
# 
# Output error. Expected 0000000001000000, got 1000000001000000
# 
# Output error. Expected 0000000010000000, got 1000000010000000
# 
# Output error. Expected 0000000100000000, got 1000000100000000
# 
# Output error. Expected 0000001000000000, got 1000001000000000
# 
# Output error. Expected 0000010000000000, got 1000010000000000
# 
# Output error. Expected 0000100000000000, got 1000100000000000
# 
# Output error. Expected 0001000000000000, got 1001000000000000
# 
# Output error. Expected 0010000000000000, got 1010000000000000
# 
# Output error. Expected 0100000000000000, got 1100000000000000
# 
# Leakage! Register adc1_reg is 128, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register analog_test is 32768, but should be 16'hABCC
# Leakage! Register amp_gain is 32768, but should be 16'h0000
# Leakage! Register digital_config is 0, but should be 16'h0001
# --------- Checking register adc1_reg ------------
# Output error. Expected 0000000000000001, got 0000000100000000
# 
# Output error. Expected 0000000000000010, got 0000001000000000
# 
# Output error. Expected 0000000000000100, got 0000010000000000
# 
# Output error. Expected 0000000000001000, got 0000100000000000
# 
# Output error. Expected 0000000000010000, got 0001000000000000
# 
# Output error. Expected 0000000000100000, got 0010000000000000
# 
# Output error. Expected 0000000001000000, got 0100000000000000
# 
# Output error. Expected 0000000010000000, got 1000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000001
# 
# Output error. Expected 0000001000000000, got 0000000000000010
# 
# Output error. Expected 0000010000000000, got 0000000000000100
# 
# Output error. Expected 0000100000000000, got 0000000000001000
# 
# Output error. Expected 0001000000000000, got 0000000000010000
# 
# Output error. Expected 0010000000000000, got 0000000000100000
# 
# Output error. Expected 0100000000000000, got 0000000001000000
# 
# Output error. Expected 1000000000000000, got 0000000010000000
# 
# Leakage! Register adc0_reg is 32768, but should be 16'hFFFF
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register analog_test is 32768, but should be 16'hABCC
# Leakage! Register amp_gain is 32768, but should be 16'h0000
# Leakage! Register digital_config is 0, but should be 16'h0001
# --------- Checking register temp_sensor0_reg ------------
# Output error. Expected 0000000000000001, got 0000000000000010
# 
# Output error. Expected 0000000000000010, got 0000000000000100
# 
# Output error. Expected 0000000000000100, got 0000000000001000
# 
# Output error. Expected 0000000000001000, got 0000000000010000
# 
# Output error. Expected 0000000000010000, got 0000000000100000
# 
# Output error. Expected 0000000000100000, got 0000000001000000
# 
# Output error. Expected 0000000001000000, got 0000000010000000
# 
# Output error. Expected 0000000010000000, got 0000000100000000
# 
# Output error. Expected 0000000100000000, got 0000001000000000
# 
# Output error. Expected 0000001000000000, got 0000010000000000
# 
# Output error. Expected 0000010000000000, got 0000100000000000
# 
# Output error. Expected 0000100000000000, got 0001000000000000
# 
# Output error. Expected 0001000000000000, got 0010000000000000
# 
# Output error. Expected 0010000000000000, got 0100000000000000
# 
# Output error. Expected 0100000000000000, got 1000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32768, but should be 16'hFFFF
# Leakage! Register adc1_reg is 128, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register analog_test is 32768, but should be 16'hABCC
# Leakage! Register amp_gain is 32768, but should be 16'h0000
# Leakage! Register digital_config is 0, but should be 16'h0001
# --------- Checking register temp_sensor1_reg ------------
# Leakage! Register adc0_reg is 32768, but should be 16'hFFFF
# Leakage! Register adc1_reg is 128, but should be 16'h0000
# Leakage! Register analog_test is 32768, but should be 16'hABCC
# Leakage! Register amp_gain is 32768, but should be 16'h0000
# Leakage! Register digital_config is 0, but should be 16'h0001
# --------- Checking register analog_test ------------
# Leakage! Register adc0_reg is 32768, but should be 16'hFFFF
# Leakage! Register adc1_reg is 128, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register amp_gain is 32768, but should be 16'h0000
# Leakage! Register digital_config is 0, but should be 16'h0001
# --------- Checking register digital_test ------------
# Output error. Expected 0000000000000001, got 0000000000000000
# 
# Output error. Expected 0000000000000010, got 0000000000000000
# 
# Output error. Expected 0000000000000100, got 0000000000000000
# 
# Output error. Expected 0000000000001000, got 0000000000000000
# 
# Output error. Expected 0000000000010000, got 0000000000000000
# 
# Output error. Expected 0000000000100000, got 0000000000000000
# 
# Output error. Expected 0000000001000000, got 0000000000000000
# 
# Output error. Expected 0000000010000000, got 0000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000000
# 
# Output error. Expected 0000001000000000, got 0000000000000000
# 
# Output error. Expected 0000010000000000, got 0000000000000000
# 
# Output error. Expected 0000100000000000, got 0000000000000000
# 
# Output error. Expected 0001000000000000, got 0000000000000000
# 
# Output error. Expected 0010000000000000, got 0000000000000000
# 
# Output error. Expected 0100000000000000, got 0000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32768, but should be 16'hFFFF
# Leakage! Register adc1_reg is 128, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register analog_test is 32768, but should be 16'hABCC
# Leakage! Register amp_gain is 32768, but should be 16'h0000
# Leakage! Register digital_config is 0, but should be 16'h0001
# --------- Checking register amp_gain ------------
# Output error. Expected 0000000000000001, got 0000000000000000
# 
# Output error. Expected 0000000000000010, got 0000000000000000
# 
# Output error. Expected 0000000000000100, got 0000000000000000
# 
# Output error. Expected 0000000000001000, got 0000000000000000
# 
# Output error. Expected 0000000000010000, got 0000000000000000
# 
# Output error. Expected 0000000000100000, got 0000000000000000
# 
# Output error. Expected 0000000001000000, got 0000000000000000
# 
# Output error. Expected 0000000010000000, got 0000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000000
# 
# Output error. Expected 0000001000000000, got 0000000000000000
# 
# Output error. Expected 0000010000000000, got 0000000000000000
# 
# Output error. Expected 0000100000000000, got 0000000000000000
# 
# Output error. Expected 0001000000000000, got 0000000000000000
# 
# Output error. Expected 0010000000000000, got 0000000000000000
# 
# Output error. Expected 0100000000000000, got 0000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32768, but should be 16'hFFFF
# Leakage! Register adc1_reg is 128, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register analog_test is 32768, but should be 16'hABCC
# Leakage! Register digital_test is 32768, but should be 16'h0000
# Leakage! Register digital_config is 0, but should be 16'h0001
# --------- Checking register digital_config ------------
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32768, but should be 16'hFFFF
# Leakage! Register adc1_reg is 128, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register analog_test is 32768, but should be 16'hABCC
# Leakage! Register amp_gain is 32768, but should be 16'h0000
# For address 0, data_out is = 65535
# For address 1, data_out is = 0
# For address 2, data_out is = 0
# For address 3, data_out is = 43690
# ** Error: Assertion error.
#    Time: 24940 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 139
# For address 4, data_out is = 43980
# ** Error: Assertion error.
#    Time: 24960 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 137
# For address 5, data_out is = 0
# For address 6, data_out is = 0
# For address 7, data_out is = 1
# Compile of svtb.sv was successful.
# Compile of config_reg_buggy_questa.svp was successful.
# 2 compiles, 0 failed with no errors. 
restart
# Loading sv_std.std
# Loading work.svtb
# Loading work.config_reg
run
# For address 0, data_out is = 65535 at reset
# For address 1, data_out is = 0 at reset
# For address 2, data_out is = 0 at reset
# For address 3, data_out is = 0 at reset
# For address 4, data_out is = 43980 at reset
# ** Error: Assertion error.
#    Time: 260 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 43
# For address 5, data_out is = 0 at reset
# For address 6, data_out is = 0 at reset
# For address 7, data_out is = 1 at reset
# --------- Checking register adc0_reg ------------
# Output error. Expected 0000000000000001, got 1000000000000001
# 
# Leakage! Register adc1_reg is 256, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 2, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 1, but should be 16'h0000
# Leakage! Register analog_test is 1, but should be 16'hABCC
# Leakage! Register amp_gain is 1, but should be 16'h0000
# Output error. Expected 0000000000000010, got 1000000000000010
# 
# Leakage! Register adc1_reg is 512, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 4, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 2, but should be 16'h0000
# Leakage! Register analog_test is 2, but should be 16'hABCC
# Leakage! Register amp_gain is 2, but should be 16'h0000
# Leakage! Register digital_config is 2, but should be 16'h0001
# Output error. Expected 0000000000000100, got 1000000000000100
# 
# Leakage! Register adc1_reg is 1024, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 8, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 4, but should be 16'h0000
# Leakage! Register analog_test is 4, but should be 16'hABCC
# Leakage! Register amp_gain is 4, but should be 16'h0000
# Leakage! Register digital_config is 4, but should be 16'h0001
# Output error. Expected 0000000000001000, got 1000000000001000
# 
# Leakage! Register adc1_reg is 2048, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 16, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 8, but should be 16'h0000
# Leakage! Register analog_test is 8, but should be 16'hABCC
# Leakage! Register amp_gain is 8, but should be 16'h0000
# Leakage! Register digital_config is 8, but should be 16'h0001
# Output error. Expected 0000000000010000, got 1000000000010000
# 
# Leakage! Register adc1_reg is 4096, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 32, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 16, but should be 16'h0000
# Leakage! Register analog_test is 16, but should be 16'hABCC
# Leakage! Register amp_gain is 16, but should be 16'h0000
# Leakage! Register digital_config is 16, but should be 16'h0001
# Output error. Expected 0000000000100000, got 1000000000100000
# 
# Leakage! Register adc1_reg is 8192, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 64, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32, but should be 16'h0000
# Leakage! Register analog_test is 32, but should be 16'hABCC
# Leakage! Register amp_gain is 32, but should be 16'h0000
# Leakage! Register digital_config is 32, but should be 16'h0001
# Output error. Expected 0000000001000000, got 1000000001000000
# 
# Leakage! Register adc1_reg is 16384, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 128, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 64, but should be 16'h0000
# Leakage! Register analog_test is 64, but should be 16'hABCC
# Leakage! Register amp_gain is 64, but should be 16'h0000
# Leakage! Register digital_config is 64, but should be 16'h0001
# Output error. Expected 0000000010000000, got 1000000010000000
# 
# Leakage! Register adc1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 256, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 128, but should be 16'h0000
# Leakage! Register analog_test is 128, but should be 16'hABCC
# Leakage! Register amp_gain is 128, but should be 16'h0000
# Leakage! Register digital_config is 128, but should be 16'h0001
# Output error. Expected 0000000100000000, got 1000000100000000
# 
# Leakage! Register adc1_reg is 1, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 512, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 256, but should be 16'h0000
# Leakage! Register analog_test is 256, but should be 16'hABCC
# Leakage! Register amp_gain is 256, but should be 16'h0000
# Leakage! Register digital_config is 256, but should be 16'h0001
# Output error. Expected 0000001000000000, got 1000001000000000
# 
# Leakage! Register adc1_reg is 2, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 1024, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 512, but should be 16'h0000
# Leakage! Register analog_test is 512, but should be 16'hABCC
# Leakage! Register amp_gain is 512, but should be 16'h0000
# Leakage! Register digital_config is 512, but should be 16'h0001
# Output error. Expected 0000010000000000, got 1000010000000000
# 
# Leakage! Register adc1_reg is 4, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 2048, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 1024, but should be 16'h0000
# Leakage! Register analog_test is 1024, but should be 16'hABCC
# Leakage! Register amp_gain is 1024, but should be 16'h0000
# Leakage! Register digital_config is 1024, but should be 16'h0001
# Output error. Expected 0000100000000000, got 1000100000000000
# 
# Leakage! Register adc1_reg is 8, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 4096, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 2048, but should be 16'h0000
# Leakage! Register analog_test is 2048, but should be 16'hABCC
# Leakage! Register amp_gain is 2048, but should be 16'h0000
# Leakage! Register digital_config is 2048, but should be 16'h0001
# Output error. Expected 0001000000000000, got 1001000000000000
# 
# Leakage! Register adc1_reg is 16, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 8192, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 4096, but should be 16'h0000
# Leakage! Register analog_test is 4096, but should be 16'hABCC
# Leakage! Register amp_gain is 4096, but should be 16'h0000
# Leakage! Register digital_config is 4096, but should be 16'h0001
# Output error. Expected 0010000000000000, got 1010000000000000
# 
# Leakage! Register adc1_reg is 32, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 16384, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 8192, but should be 16'h0000
# Leakage! Register analog_test is 8192, but should be 16'hABCC
# Leakage! Register amp_gain is 8192, but should be 16'h0000
# Leakage! Register digital_config is 8192, but should be 16'h0001
# Output error. Expected 0100000000000000, got 1100000000000000
# 
# Leakage! Register adc1_reg is 64, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 16384, but should be 16'h0000
# Leakage! Register analog_test is 16384, but should be 16'hABCC
# Leakage! Register amp_gain is 16384, but should be 16'h0000
# Leakage! Register digital_config is 16384, but should be 16'h0001
# Leakage! Register adc1_reg is 128, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register analog_test is 32768, but should be 16'hABCC
# Leakage! Register amp_gain is 32768, but should be 16'h0000
# Leakage! Register digital_config is 0, but should be 16'h0001
# --------- Checking register adc1_reg ------------
# Output error. Expected 0000000000000001, got 0000000100000000
# 
# Leakage! Register adc0_reg is 32769, but should be 16'hFFFF
# Leakage! Register temp_sensor0_reg is 2, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 1, but should be 16'h0000
# Leakage! Register analog_test is 1, but should be 16'hABCC
# Leakage! Register amp_gain is 1, but should be 16'h0000
# Output error. Expected 0000000000000010, got 0000001000000000
# 
# Leakage! Register adc0_reg is 32770, but should be 16'hFFFF
# Leakage! Register temp_sensor0_reg is 4, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 2, but should be 16'h0000
# Leakage! Register analog_test is 2, but should be 16'hABCC
# Leakage! Register amp_gain is 2, but should be 16'h0000
# Leakage! Register digital_config is 2, but should be 16'h0001
# Output error. Expected 0000000000000100, got 0000010000000000
# 
# Leakage! Register adc0_reg is 32772, but should be 16'hFFFF
# Leakage! Register temp_sensor0_reg is 8, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 4, but should be 16'h0000
# Leakage! Register analog_test is 4, but should be 16'hABCC
# Leakage! Register amp_gain is 4, but should be 16'h0000
# Leakage! Register digital_config is 4, but should be 16'h0001
# Output error. Expected 0000000000001000, got 0000100000000000
# 
# Leakage! Register adc0_reg is 32776, but should be 16'hFFFF
# Leakage! Register temp_sensor0_reg is 16, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 8, but should be 16'h0000
# Leakage! Register analog_test is 8, but should be 16'hABCC
# Leakage! Register amp_gain is 8, but should be 16'h0000
# Leakage! Register digital_config is 8, but should be 16'h0001
# Output error. Expected 0000000000010000, got 0001000000000000
# 
# Leakage! Register adc0_reg is 32784, but should be 16'hFFFF
# Leakage! Register temp_sensor0_reg is 32, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 16, but should be 16'h0000
# Leakage! Register analog_test is 16, but should be 16'hABCC
# Leakage! Register amp_gain is 16, but should be 16'h0000
# Leakage! Register digital_config is 16, but should be 16'h0001
# Output error. Expected 0000000000100000, got 0010000000000000
# 
# Leakage! Register adc0_reg is 32800, but should be 16'hFFFF
# Leakage! Register temp_sensor0_reg is 64, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32, but should be 16'h0000
# Leakage! Register analog_test is 32, but should be 16'hABCC
# Leakage! Register amp_gain is 32, but should be 16'h0000
# Leakage! Register digital_config is 32, but should be 16'h0001
# Output error. Expected 0000000001000000, got 0100000000000000
# 
# Leakage! Register adc0_reg is 32832, but should be 16'hFFFF
# Leakage! Register temp_sensor0_reg is 128, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 64, but should be 16'h0000
# Leakage! Register analog_test is 64, but should be 16'hABCC
# Leakage! Register amp_gain is 64, but should be 16'h0000
# Leakage! Register digital_config is 64, but should be 16'h0001
# Output error. Expected 0000000010000000, got 1000000000000000
# 
# Leakage! Register adc0_reg is 32896, but should be 16'hFFFF
# Leakage! Register temp_sensor0_reg is 256, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 128, but should be 16'h0000
# Leakage! Register analog_test is 128, but should be 16'hABCC
# Leakage! Register amp_gain is 128, but should be 16'h0000
# Leakage! Register digital_config is 128, but should be 16'h0001
# Output error. Expected 0000000100000000, got 0000000000000001
# 
# Leakage! Register adc0_reg is 33024, but should be 16'hFFFF
# Leakage! Register temp_sensor0_reg is 512, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 256, but should be 16'h0000
# Leakage! Register analog_test is 256, but should be 16'hABCC
# Leakage! Register amp_gain is 256, but should be 16'h0000
# Leakage! Register digital_config is 256, but should be 16'h0001
# Output error. Expected 0000001000000000, got 0000000000000010
# 
# Leakage! Register adc0_reg is 33280, but should be 16'hFFFF
# Leakage! Register temp_sensor0_reg is 1024, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 512, but should be 16'h0000
# Leakage! Register analog_test is 512, but should be 16'hABCC
# Leakage! Register amp_gain is 512, but should be 16'h0000
# Leakage! Register digital_config is 512, but should be 16'h0001
# Output error. Expected 0000010000000000, got 0000000000000100
# 
# Leakage! Register adc0_reg is 33792, but should be 16'hFFFF
# Leakage! Register temp_sensor0_reg is 2048, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 1024, but should be 16'h0000
# Leakage! Register analog_test is 1024, but should be 16'hABCC
# Leakage! Register amp_gain is 1024, but should be 16'h0000
# Leakage! Register digital_config is 1024, but should be 16'h0001
# Output error. Expected 0000100000000000, got 0000000000001000
# 
# Leakage! Register adc0_reg is 34816, but should be 16'hFFFF
# Leakage! Register temp_sensor0_reg is 4096, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 2048, but should be 16'h0000
# Leakage! Register analog_test is 2048, but should be 16'hABCC
# Leakage! Register amp_gain is 2048, but should be 16'h0000
# Leakage! Register digital_config is 2048, but should be 16'h0001
# Output error. Expected 0001000000000000, got 0000000000010000
# 
# Leakage! Register adc0_reg is 36864, but should be 16'hFFFF
# Leakage! Register temp_sensor0_reg is 8192, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 4096, but should be 16'h0000
# Leakage! Register analog_test is 4096, but should be 16'hABCC
# Leakage! Register amp_gain is 4096, but should be 16'h0000
# Leakage! Register digital_config is 4096, but should be 16'h0001
# Output error. Expected 0010000000000000, got 0000000000100000
# 
# Leakage! Register adc0_reg is 40960, but should be 16'hFFFF
# Leakage! Register temp_sensor0_reg is 16384, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 8192, but should be 16'h0000
# Leakage! Register analog_test is 8192, but should be 16'hABCC
# Leakage! Register amp_gain is 8192, but should be 16'h0000
# Leakage! Register digital_config is 8192, but should be 16'h0001
# Output error. Expected 0100000000000000, got 0000000001000000
# 
# Leakage! Register adc0_reg is 49152, but should be 16'hFFFF
# Leakage! Register temp_sensor0_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 16384, but should be 16'h0000
# Leakage! Register analog_test is 16384, but should be 16'hABCC
# Leakage! Register amp_gain is 16384, but should be 16'h0000
# Leakage! Register digital_config is 16384, but should be 16'h0001
# Output error. Expected 1000000000000000, got 0000000010000000
# 
# Leakage! Register adc0_reg is 32768, but should be 16'hFFFF
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register analog_test is 32768, but should be 16'hABCC
# Leakage! Register amp_gain is 32768, but should be 16'h0000
# Leakage! Register digital_config is 0, but should be 16'h0001
# --------- Checking register temp_sensor0_reg ------------
# Output error. Expected 0000000000000001, got 0000000000000010
# 
# Leakage! Register adc0_reg is 32769, but should be 16'hFFFF
# Leakage! Register adc1_reg is 256, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 1, but should be 16'h0000
# Leakage! Register analog_test is 1, but should be 16'hABCC
# Leakage! Register amp_gain is 1, but should be 16'h0000
# Output error. Expected 0000000000000010, got 0000000000000100
# 
# Leakage! Register adc0_reg is 32770, but should be 16'hFFFF
# Leakage! Register adc1_reg is 512, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 2, but should be 16'h0000
# Leakage! Register analog_test is 2, but should be 16'hABCC
# Leakage! Register amp_gain is 2, but should be 16'h0000
# Leakage! Register digital_config is 2, but should be 16'h0001
# Output error. Expected 0000000000000100, got 0000000000001000
# 
# Leakage! Register adc0_reg is 32772, but should be 16'hFFFF
# Leakage! Register adc1_reg is 1024, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 4, but should be 16'h0000
# Leakage! Register analog_test is 4, but should be 16'hABCC
# Leakage! Register amp_gain is 4, but should be 16'h0000
# Leakage! Register digital_config is 4, but should be 16'h0001
# Output error. Expected 0000000000001000, got 0000000000010000
# 
# Leakage! Register adc0_reg is 32776, but should be 16'hFFFF
# Leakage! Register adc1_reg is 2048, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 8, but should be 16'h0000
# Leakage! Register analog_test is 8, but should be 16'hABCC
# Leakage! Register amp_gain is 8, but should be 16'h0000
# Leakage! Register digital_config is 8, but should be 16'h0001
# Output error. Expected 0000000000010000, got 0000000000100000
# 
# Leakage! Register adc0_reg is 32784, but should be 16'hFFFF
# Leakage! Register adc1_reg is 4096, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 16, but should be 16'h0000
# Leakage! Register analog_test is 16, but should be 16'hABCC
# Leakage! Register amp_gain is 16, but should be 16'h0000
# Leakage! Register digital_config is 16, but should be 16'h0001
# Output error. Expected 0000000000100000, got 0000000001000000
# 
# Leakage! Register adc0_reg is 32800, but should be 16'hFFFF
# Leakage! Register adc1_reg is 8192, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32, but should be 16'h0000
# Leakage! Register analog_test is 32, but should be 16'hABCC
# Leakage! Register amp_gain is 32, but should be 16'h0000
# Leakage! Register digital_config is 32, but should be 16'h0001
# Output error. Expected 0000000001000000, got 0000000010000000
# 
# Leakage! Register adc0_reg is 32832, but should be 16'hFFFF
# Leakage! Register adc1_reg is 16384, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 64, but should be 16'h0000
# Leakage! Register analog_test is 64, but should be 16'hABCC
# Leakage! Register amp_gain is 64, but should be 16'h0000
# Leakage! Register digital_config is 64, but should be 16'h0001
# Output error. Expected 0000000010000000, got 0000000100000000
# 
# Leakage! Register adc0_reg is 32896, but should be 16'hFFFF
# Leakage! Register adc1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 128, but should be 16'h0000
# Leakage! Register analog_test is 128, but should be 16'hABCC
# Leakage! Register amp_gain is 128, but should be 16'h0000
# Leakage! Register digital_config is 128, but should be 16'h0001
# Output error. Expected 0000000100000000, got 0000001000000000
# 
# Leakage! Register adc0_reg is 33024, but should be 16'hFFFF
# Leakage! Register adc1_reg is 1, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 256, but should be 16'h0000
# Leakage! Register analog_test is 256, but should be 16'hABCC
# Leakage! Register amp_gain is 256, but should be 16'h0000
# Leakage! Register digital_config is 256, but should be 16'h0001
# Output error. Expected 0000001000000000, got 0000010000000000
# 
# Leakage! Register adc0_reg is 33280, but should be 16'hFFFF
# Leakage! Register adc1_reg is 2, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 512, but should be 16'h0000
# Leakage! Register analog_test is 512, but should be 16'hABCC
# Leakage! Register amp_gain is 512, but should be 16'h0000
# Leakage! Register digital_config is 512, but should be 16'h0001
# Output error. Expected 0000010000000000, got 0000100000000000
# 
# Leakage! Register adc0_reg is 33792, but should be 16'hFFFF
# Leakage! Register adc1_reg is 4, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 1024, but should be 16'h0000
# Leakage! Register analog_test is 1024, but should be 16'hABCC
# Leakage! Register amp_gain is 1024, but should be 16'h0000
# Leakage! Register digital_config is 1024, but should be 16'h0001
# Output error. Expected 0000100000000000, got 0001000000000000
# 
# Leakage! Register adc0_reg is 34816, but should be 16'hFFFF
# Leakage! Register adc1_reg is 8, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 2048, but should be 16'h0000
# Leakage! Register analog_test is 2048, but should be 16'hABCC
# Leakage! Register amp_gain is 2048, but should be 16'h0000
# Leakage! Register digital_config is 2048, but should be 16'h0001
# Output error. Expected 0001000000000000, got 0010000000000000
# 
# Leakage! Register adc0_reg is 36864, but should be 16'hFFFF
# Leakage! Register adc1_reg is 16, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 4096, but should be 16'h0000
# Leakage! Register analog_test is 4096, but should be 16'hABCC
# Leakage! Register amp_gain is 4096, but should be 16'h0000
# Leakage! Register digital_config is 4096, but should be 16'h0001
# Output error. Expected 0010000000000000, got 0100000000000000
# 
# Leakage! Register adc0_reg is 40960, but should be 16'hFFFF
# Leakage! Register adc1_reg is 32, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 8192, but should be 16'h0000
# Leakage! Register analog_test is 8192, but should be 16'hABCC
# Leakage! Register amp_gain is 8192, but should be 16'h0000
# Leakage! Register digital_config is 8192, but should be 16'h0001
# Output error. Expected 0100000000000000, got 1000000000000000
# 
# Leakage! Register adc0_reg is 49152, but should be 16'hFFFF
# Leakage! Register adc1_reg is 64, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 16384, but should be 16'h0000
# Leakage! Register analog_test is 16384, but should be 16'hABCC
# Leakage! Register amp_gain is 16384, but should be 16'h0000
# Leakage! Register digital_config is 16384, but should be 16'h0001
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32768, but should be 16'hFFFF
# Leakage! Register adc1_reg is 128, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register analog_test is 32768, but should be 16'hABCC
# Leakage! Register amp_gain is 32768, but should be 16'h0000
# Leakage! Register digital_config is 0, but should be 16'h0001
# --------- Checking register temp_sensor1_reg ------------
# Leakage! Register adc0_reg is 32769, but should be 16'hFFFF
# Leakage! Register adc1_reg is 256, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 2, but should be 16'h0000
# Leakage! Register analog_test is 1, but should be 16'hABCC
# Leakage! Register amp_gain is 1, but should be 16'h0000
# Leakage! Register adc0_reg is 32770, but should be 16'hFFFF
# Leakage! Register adc1_reg is 512, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 4, but should be 16'h0000
# Leakage! Register analog_test is 2, but should be 16'hABCC
# Leakage! Register amp_gain is 2, but should be 16'h0000
# Leakage! Register digital_config is 2, but should be 16'h0001
# Leakage! Register adc0_reg is 32772, but should be 16'hFFFF
# Leakage! Register adc1_reg is 1024, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 8, but should be 16'h0000
# Leakage! Register analog_test is 4, but should be 16'hABCC
# Leakage! Register amp_gain is 4, but should be 16'h0000
# Leakage! Register digital_config is 4, but should be 16'h0001
# Leakage! Register adc0_reg is 32776, but should be 16'hFFFF
# Leakage! Register adc1_reg is 2048, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 16, but should be 16'h0000
# Leakage! Register analog_test is 8, but should be 16'hABCC
# Leakage! Register amp_gain is 8, but should be 16'h0000
# Leakage! Register digital_config is 8, but should be 16'h0001
# Leakage! Register adc0_reg is 32784, but should be 16'hFFFF
# Leakage! Register adc1_reg is 4096, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 32, but should be 16'h0000
# Leakage! Register analog_test is 16, but should be 16'hABCC
# Leakage! Register amp_gain is 16, but should be 16'h0000
# Leakage! Register digital_config is 16, but should be 16'h0001
# Leakage! Register adc0_reg is 32800, but should be 16'hFFFF
# Leakage! Register adc1_reg is 8192, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 64, but should be 16'h0000
# Leakage! Register analog_test is 32, but should be 16'hABCC
# Leakage! Register amp_gain is 32, but should be 16'h0000
# Leakage! Register digital_config is 32, but should be 16'h0001
# Leakage! Register adc0_reg is 32832, but should be 16'hFFFF
# Leakage! Register adc1_reg is 16384, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 128, but should be 16'h0000
# Leakage! Register analog_test is 64, but should be 16'hABCC
# Leakage! Register amp_gain is 64, but should be 16'h0000
# Leakage! Register digital_config is 64, but should be 16'h0001
# Leakage! Register adc0_reg is 32896, but should be 16'hFFFF
# Leakage! Register adc1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 256, but should be 16'h0000
# Leakage! Register analog_test is 128, but should be 16'hABCC
# Leakage! Register amp_gain is 128, but should be 16'h0000
# Leakage! Register digital_config is 128, but should be 16'h0001
# Leakage! Register adc0_reg is 33024, but should be 16'hFFFF
# Leakage! Register adc1_reg is 1, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 512, but should be 16'h0000
# Leakage! Register analog_test is 256, but should be 16'hABCC
# Leakage! Register amp_gain is 256, but should be 16'h0000
# Leakage! Register digital_config is 256, but should be 16'h0001
# Leakage! Register adc0_reg is 33280, but should be 16'hFFFF
# Leakage! Register adc1_reg is 2, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 1024, but should be 16'h0000
# Leakage! Register analog_test is 512, but should be 16'hABCC
# Leakage! Register amp_gain is 512, but should be 16'h0000
# Leakage! Register digital_config is 512, but should be 16'h0001
# Leakage! Register adc0_reg is 33792, but should be 16'hFFFF
# Leakage! Register adc1_reg is 4, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 2048, but should be 16'h0000
# Leakage! Register analog_test is 1024, but should be 16'hABCC
# Leakage! Register amp_gain is 1024, but should be 16'h0000
# Leakage! Register digital_config is 1024, but should be 16'h0001
# Leakage! Register adc0_reg is 34816, but should be 16'hFFFF
# Leakage! Register adc1_reg is 8, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 4096, but should be 16'h0000
# Leakage! Register analog_test is 2048, but should be 16'hABCC
# Leakage! Register amp_gain is 2048, but should be 16'h0000
# Leakage! Register digital_config is 2048, but should be 16'h0001
# Leakage! Register adc0_reg is 36864, but should be 16'hFFFF
# Leakage! Register adc1_reg is 16, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 8192, but should be 16'h0000
# Leakage! Register analog_test is 4096, but should be 16'hABCC
# Leakage! Register amp_gain is 4096, but should be 16'h0000
# Leakage! Register digital_config is 4096, but should be 16'h0001
# Leakage! Register adc0_reg is 40960, but should be 16'hFFFF
# Leakage! Register adc1_reg is 32, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 16384, but should be 16'h0000
# Leakage! Register analog_test is 8192, but should be 16'hABCC
# Leakage! Register amp_gain is 8192, but should be 16'h0000
# Leakage! Register digital_config is 8192, but should be 16'h0001
# Leakage! Register adc0_reg is 49152, but should be 16'hFFFF
# Leakage! Register adc1_reg is 64, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 32768, but should be 16'h0000
# Leakage! Register analog_test is 16384, but should be 16'hABCC
# Leakage! Register amp_gain is 16384, but should be 16'h0000
# Leakage! Register digital_config is 16384, but should be 16'h0001
# Leakage! Register adc0_reg is 32768, but should be 16'hFFFF
# Leakage! Register adc1_reg is 128, but should be 16'h0000
# Leakage! Register analog_test is 32768, but should be 16'hABCC
# Leakage! Register amp_gain is 32768, but should be 16'h0000
# Leakage! Register digital_config is 0, but should be 16'h0001
# --------- Checking register analog_test ------------
# Leakage! Register adc0_reg is 32769, but should be 16'hFFFF
# Leakage! Register adc1_reg is 256, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 2, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 1, but should be 16'h0000
# Leakage! Register amp_gain is 1, but should be 16'h0000
# Leakage! Register adc0_reg is 32770, but should be 16'hFFFF
# Leakage! Register adc1_reg is 512, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 4, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 2, but should be 16'h0000
# Leakage! Register amp_gain is 2, but should be 16'h0000
# Leakage! Register digital_config is 2, but should be 16'h0001
# Leakage! Register adc0_reg is 32772, but should be 16'hFFFF
# Leakage! Register adc1_reg is 1024, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 8, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 4, but should be 16'h0000
# Leakage! Register amp_gain is 4, but should be 16'h0000
# Leakage! Register digital_config is 4, but should be 16'h0001
# Leakage! Register adc0_reg is 32776, but should be 16'hFFFF
# Leakage! Register adc1_reg is 2048, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 16, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 8, but should be 16'h0000
# Leakage! Register amp_gain is 8, but should be 16'h0000
# Leakage! Register digital_config is 8, but should be 16'h0001
# Leakage! Register adc0_reg is 32784, but should be 16'hFFFF
# Leakage! Register adc1_reg is 4096, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 32, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 16, but should be 16'h0000
# Leakage! Register amp_gain is 16, but should be 16'h0000
# Leakage! Register digital_config is 16, but should be 16'h0001
# Leakage! Register adc0_reg is 32800, but should be 16'hFFFF
# Leakage! Register adc1_reg is 8192, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 64, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32, but should be 16'h0000
# Leakage! Register amp_gain is 32, but should be 16'h0000
# Leakage! Register digital_config is 32, but should be 16'h0001
# Leakage! Register adc0_reg is 32832, but should be 16'hFFFF
# Leakage! Register adc1_reg is 16384, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 128, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 64, but should be 16'h0000
# Leakage! Register amp_gain is 64, but should be 16'h0000
# Leakage! Register digital_config is 64, but should be 16'h0001
# Leakage! Register adc0_reg is 32896, but should be 16'hFFFF
# Leakage! Register adc1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 256, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 128, but should be 16'h0000
# Leakage! Register amp_gain is 128, but should be 16'h0000
# Leakage! Register digital_config is 128, but should be 16'h0001
# Leakage! Register adc0_reg is 33024, but should be 16'hFFFF
# Leakage! Register adc1_reg is 1, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 512, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 256, but should be 16'h0000
# Leakage! Register amp_gain is 256, but should be 16'h0000
# Leakage! Register digital_config is 256, but should be 16'h0001
# Leakage! Register adc0_reg is 33280, but should be 16'hFFFF
# Leakage! Register adc1_reg is 2, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 1024, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 512, but should be 16'h0000
# Leakage! Register amp_gain is 512, but should be 16'h0000
# Leakage! Register digital_config is 512, but should be 16'h0001
# Leakage! Register adc0_reg is 33792, but should be 16'hFFFF
# Leakage! Register adc1_reg is 4, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 2048, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 1024, but should be 16'h0000
# Leakage! Register amp_gain is 1024, but should be 16'h0000
# Leakage! Register digital_config is 1024, but should be 16'h0001
# Leakage! Register adc0_reg is 34816, but should be 16'hFFFF
# Leakage! Register adc1_reg is 8, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 4096, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 2048, but should be 16'h0000
# Leakage! Register amp_gain is 2048, but should be 16'h0000
# Leakage! Register digital_config is 2048, but should be 16'h0001
# Leakage! Register adc0_reg is 36864, but should be 16'hFFFF
# Leakage! Register adc1_reg is 16, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 8192, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 4096, but should be 16'h0000
# Leakage! Register amp_gain is 4096, but should be 16'h0000
# Leakage! Register digital_config is 4096, but should be 16'h0001
# Leakage! Register adc0_reg is 40960, but should be 16'hFFFF
# Leakage! Register adc1_reg is 32, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 16384, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 8192, but should be 16'h0000
# Leakage! Register amp_gain is 8192, but should be 16'h0000
# Leakage! Register digital_config is 8192, but should be 16'h0001
# Leakage! Register adc0_reg is 49152, but should be 16'hFFFF
# Leakage! Register adc1_reg is 64, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 16384, but should be 16'h0000
# Leakage! Register amp_gain is 16384, but should be 16'h0000
# Leakage! Register digital_config is 16384, but should be 16'h0001
# Leakage! Register adc0_reg is 32768, but should be 16'hFFFF
# Leakage! Register adc1_reg is 128, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register amp_gain is 32768, but should be 16'h0000
# Leakage! Register digital_config is 0, but should be 16'h0001
# --------- Checking register digital_test ------------
# Output error. Expected 0000000000000001, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32769, but should be 16'hFFFF
# Leakage! Register adc1_reg is 256, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 2, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 1, but should be 16'h0000
# Leakage! Register analog_test is 1, but should be 16'hABCC
# Leakage! Register amp_gain is 1, but should be 16'h0000
# Output error. Expected 0000000000000010, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32770, but should be 16'hFFFF
# Leakage! Register adc1_reg is 512, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 4, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 2, but should be 16'h0000
# Leakage! Register analog_test is 2, but should be 16'hABCC
# Leakage! Register amp_gain is 2, but should be 16'h0000
# Leakage! Register digital_config is 2, but should be 16'h0001
# Output error. Expected 0000000000000100, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32772, but should be 16'hFFFF
# Leakage! Register adc1_reg is 1024, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 8, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 4, but should be 16'h0000
# Leakage! Register analog_test is 4, but should be 16'hABCC
# Leakage! Register amp_gain is 4, but should be 16'h0000
# Leakage! Register digital_config is 4, but should be 16'h0001
# Output error. Expected 0000000000001000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32776, but should be 16'hFFFF
# Leakage! Register adc1_reg is 2048, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 16, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 8, but should be 16'h0000
# Leakage! Register analog_test is 8, but should be 16'hABCC
# Leakage! Register amp_gain is 8, but should be 16'h0000
# Leakage! Register digital_config is 8, but should be 16'h0001
# Output error. Expected 0000000000010000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32784, but should be 16'hFFFF
# Leakage! Register adc1_reg is 4096, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 32, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 16, but should be 16'h0000
# Leakage! Register analog_test is 16, but should be 16'hABCC
# Leakage! Register amp_gain is 16, but should be 16'h0000
# Leakage! Register digital_config is 16, but should be 16'h0001
# Output error. Expected 0000000000100000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32800, but should be 16'hFFFF
# Leakage! Register adc1_reg is 8192, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 64, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32, but should be 16'h0000
# Leakage! Register analog_test is 32, but should be 16'hABCC
# Leakage! Register amp_gain is 32, but should be 16'h0000
# Leakage! Register digital_config is 32, but should be 16'h0001
# Output error. Expected 0000000001000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32832, but should be 16'hFFFF
# Leakage! Register adc1_reg is 16384, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 128, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 64, but should be 16'h0000
# Leakage! Register analog_test is 64, but should be 16'hABCC
# Leakage! Register amp_gain is 64, but should be 16'h0000
# Leakage! Register digital_config is 64, but should be 16'h0001
# Output error. Expected 0000000010000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32896, but should be 16'hFFFF
# Leakage! Register adc1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 256, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 128, but should be 16'h0000
# Leakage! Register analog_test is 128, but should be 16'hABCC
# Leakage! Register amp_gain is 128, but should be 16'h0000
# Leakage! Register digital_config is 128, but should be 16'h0001
# Output error. Expected 0000000100000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 33024, but should be 16'hFFFF
# Leakage! Register adc1_reg is 1, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 512, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 256, but should be 16'h0000
# Leakage! Register analog_test is 256, but should be 16'hABCC
# Leakage! Register amp_gain is 256, but should be 16'h0000
# Leakage! Register digital_config is 256, but should be 16'h0001
# Output error. Expected 0000001000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 33280, but should be 16'hFFFF
# Leakage! Register adc1_reg is 2, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 1024, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 512, but should be 16'h0000
# Leakage! Register analog_test is 512, but should be 16'hABCC
# Leakage! Register amp_gain is 512, but should be 16'h0000
# Leakage! Register digital_config is 512, but should be 16'h0001
# Output error. Expected 0000010000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 33792, but should be 16'hFFFF
# Leakage! Register adc1_reg is 4, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 2048, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 1024, but should be 16'h0000
# Leakage! Register analog_test is 1024, but should be 16'hABCC
# Leakage! Register amp_gain is 1024, but should be 16'h0000
# Leakage! Register digital_config is 1024, but should be 16'h0001
# Output error. Expected 0000100000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 34816, but should be 16'hFFFF
# Leakage! Register adc1_reg is 8, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 4096, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 2048, but should be 16'h0000
# Leakage! Register analog_test is 2048, but should be 16'hABCC
# Leakage! Register amp_gain is 2048, but should be 16'h0000
# Leakage! Register digital_config is 2048, but should be 16'h0001
# Output error. Expected 0001000000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 36864, but should be 16'hFFFF
# Leakage! Register adc1_reg is 16, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 8192, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 4096, but should be 16'h0000
# Leakage! Register analog_test is 4096, but should be 16'hABCC
# Leakage! Register amp_gain is 4096, but should be 16'h0000
# Leakage! Register digital_config is 4096, but should be 16'h0001
# Output error. Expected 0010000000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 40960, but should be 16'hFFFF
# Leakage! Register adc1_reg is 32, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 16384, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 8192, but should be 16'h0000
# Leakage! Register analog_test is 8192, but should be 16'hABCC
# Leakage! Register amp_gain is 8192, but should be 16'h0000
# Leakage! Register digital_config is 8192, but should be 16'h0001
# Output error. Expected 0100000000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 49152, but should be 16'hFFFF
# Leakage! Register adc1_reg is 64, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 16384, but should be 16'h0000
# Leakage! Register analog_test is 16384, but should be 16'hABCC
# Leakage! Register amp_gain is 16384, but should be 16'h0000
# Leakage! Register digital_config is 16384, but should be 16'h0001
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32768, but should be 16'hFFFF
# Leakage! Register adc1_reg is 128, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register analog_test is 32768, but should be 16'hABCC
# Leakage! Register amp_gain is 32768, but should be 16'h0000
# Leakage! Register digital_config is 0, but should be 16'h0001
# --------- Checking register amp_gain ------------
# Output error. Expected 0000000000000001, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32769, but should be 16'hFFFF
# Leakage! Register adc1_reg is 256, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 2, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 1, but should be 16'h0000
# Leakage! Register analog_test is 1, but should be 16'hABCC
# Leakage! Register digital_test is 1, but should be 16'h0000
# Output error. Expected 0000000000000010, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32770, but should be 16'hFFFF
# Leakage! Register adc1_reg is 512, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 4, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 2, but should be 16'h0000
# Leakage! Register analog_test is 2, but should be 16'hABCC
# Leakage! Register digital_test is 2, but should be 16'h0000
# Leakage! Register digital_config is 2, but should be 16'h0001
# Output error. Expected 0000000000000100, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32772, but should be 16'hFFFF
# Leakage! Register adc1_reg is 1024, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 8, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 4, but should be 16'h0000
# Leakage! Register analog_test is 4, but should be 16'hABCC
# Leakage! Register digital_test is 4, but should be 16'h0000
# Leakage! Register digital_config is 4, but should be 16'h0001
# Output error. Expected 0000000000001000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32776, but should be 16'hFFFF
# Leakage! Register adc1_reg is 2048, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 16, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 8, but should be 16'h0000
# Leakage! Register analog_test is 8, but should be 16'hABCC
# Leakage! Register digital_test is 8, but should be 16'h0000
# Leakage! Register digital_config is 8, but should be 16'h0001
# Output error. Expected 0000000000010000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32784, but should be 16'hFFFF
# Leakage! Register adc1_reg is 4096, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 32, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 16, but should be 16'h0000
# Leakage! Register analog_test is 16, but should be 16'hABCC
# Leakage! Register digital_test is 16, but should be 16'h0000
# Leakage! Register digital_config is 16, but should be 16'h0001
# Output error. Expected 0000000000100000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32800, but should be 16'hFFFF
# Leakage! Register adc1_reg is 8192, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 64, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32, but should be 16'h0000
# Leakage! Register analog_test is 32, but should be 16'hABCC
# Leakage! Register digital_test is 32, but should be 16'h0000
# Leakage! Register digital_config is 32, but should be 16'h0001
# Output error. Expected 0000000001000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32832, but should be 16'hFFFF
# Leakage! Register adc1_reg is 16384, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 128, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 64, but should be 16'h0000
# Leakage! Register analog_test is 64, but should be 16'hABCC
# Leakage! Register digital_test is 64, but should be 16'h0000
# Leakage! Register digital_config is 64, but should be 16'h0001
# Output error. Expected 0000000010000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32896, but should be 16'hFFFF
# Leakage! Register adc1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 256, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 128, but should be 16'h0000
# Leakage! Register analog_test is 128, but should be 16'hABCC
# Leakage! Register digital_test is 128, but should be 16'h0000
# Leakage! Register digital_config is 128, but should be 16'h0001
# Output error. Expected 0000000100000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 33024, but should be 16'hFFFF
# Leakage! Register adc1_reg is 1, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 512, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 256, but should be 16'h0000
# Leakage! Register analog_test is 256, but should be 16'hABCC
# Leakage! Register digital_test is 256, but should be 16'h0000
# Leakage! Register digital_config is 256, but should be 16'h0001
# Output error. Expected 0000001000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 33280, but should be 16'hFFFF
# Leakage! Register adc1_reg is 2, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 1024, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 512, but should be 16'h0000
# Leakage! Register analog_test is 512, but should be 16'hABCC
# Leakage! Register digital_test is 512, but should be 16'h0000
# Leakage! Register digital_config is 512, but should be 16'h0001
# Output error. Expected 0000010000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 33792, but should be 16'hFFFF
# Leakage! Register adc1_reg is 4, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 2048, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 1024, but should be 16'h0000
# Leakage! Register analog_test is 1024, but should be 16'hABCC
# Leakage! Register digital_test is 1024, but should be 16'h0000
# Leakage! Register digital_config is 1024, but should be 16'h0001
# Output error. Expected 0000100000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 34816, but should be 16'hFFFF
# Leakage! Register adc1_reg is 8, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 4096, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 2048, but should be 16'h0000
# Leakage! Register analog_test is 2048, but should be 16'hABCC
# Leakage! Register digital_test is 2048, but should be 16'h0000
# Leakage! Register digital_config is 2048, but should be 16'h0001
# Output error. Expected 0001000000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 36864, but should be 16'hFFFF
# Leakage! Register adc1_reg is 16, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 8192, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 4096, but should be 16'h0000
# Leakage! Register analog_test is 4096, but should be 16'hABCC
# Leakage! Register digital_test is 4096, but should be 16'h0000
# Leakage! Register digital_config is 4096, but should be 16'h0001
# Output error. Expected 0010000000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 40960, but should be 16'hFFFF
# Leakage! Register adc1_reg is 32, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 16384, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 8192, but should be 16'h0000
# Leakage! Register analog_test is 8192, but should be 16'hABCC
# Leakage! Register digital_test is 8192, but should be 16'h0000
# Leakage! Register digital_config is 8192, but should be 16'h0001
# Output error. Expected 0100000000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 49152, but should be 16'hFFFF
# Leakage! Register adc1_reg is 64, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 16384, but should be 16'h0000
# Leakage! Register analog_test is 16384, but should be 16'hABCC
# Leakage! Register digital_test is 16384, but should be 16'h0000
# Leakage! Register digital_config is 16384, but should be 16'h0001
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32768, but should be 16'hFFFF
# Leakage! Register adc1_reg is 128, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register analog_test is 32768, but should be 16'hABCC
# Leakage! Register digital_test is 32768, but should be 16'h0000
# Leakage! Register digital_config is 0, but should be 16'h0001
# --------- Checking register digital_config ------------
# Leakage! Register adc0_reg is 32769, but should be 16'hFFFF
# Leakage! Register adc1_reg is 256, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 2, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 1, but should be 16'h0000
# Leakage! Register analog_test is 1, but should be 16'hABCC
# Leakage! Register amp_gain is 1, but should be 16'h0000
# Leakage! Register adc0_reg is 32770, but should be 16'hFFFF
# Leakage! Register adc1_reg is 512, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 4, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 2, but should be 16'h0000
# Leakage! Register analog_test is 2, but should be 16'hABCC
# Leakage! Register amp_gain is 2, but should be 16'h0000
# Leakage! Register adc0_reg is 32772, but should be 16'hFFFF
# Leakage! Register adc1_reg is 1024, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 8, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 4, but should be 16'h0000
# Leakage! Register analog_test is 4, but should be 16'hABCC
# Leakage! Register amp_gain is 4, but should be 16'h0000
# Leakage! Register adc0_reg is 32776, but should be 16'hFFFF
# Leakage! Register adc1_reg is 2048, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 16, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 8, but should be 16'h0000
# Leakage! Register analog_test is 8, but should be 16'hABCC
# Leakage! Register amp_gain is 8, but should be 16'h0000
# Leakage! Register adc0_reg is 32784, but should be 16'hFFFF
# Leakage! Register adc1_reg is 4096, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 32, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 16, but should be 16'h0000
# Leakage! Register analog_test is 16, but should be 16'hABCC
# Leakage! Register amp_gain is 16, but should be 16'h0000
# Leakage! Register adc0_reg is 32800, but should be 16'hFFFF
# Leakage! Register adc1_reg is 8192, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 64, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32, but should be 16'h0000
# Leakage! Register analog_test is 32, but should be 16'hABCC
# Leakage! Register amp_gain is 32, but should be 16'h0000
# Leakage! Register adc0_reg is 32832, but should be 16'hFFFF
# Leakage! Register adc1_reg is 16384, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 128, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 64, but should be 16'h0000
# Leakage! Register analog_test is 64, but should be 16'hABCC
# Leakage! Register amp_gain is 64, but should be 16'h0000
# Leakage! Register adc0_reg is 32896, but should be 16'hFFFF
# Leakage! Register adc1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 256, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 128, but should be 16'h0000
# Leakage! Register analog_test is 128, but should be 16'hABCC
# Leakage! Register amp_gain is 128, but should be 16'h0000
# Leakage! Register adc0_reg is 33024, but should be 16'hFFFF
# Leakage! Register adc1_reg is 1, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 512, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 256, but should be 16'h0000
# Leakage! Register analog_test is 256, but should be 16'hABCC
# Leakage! Register amp_gain is 256, but should be 16'h0000
# Leakage! Register adc0_reg is 33280, but should be 16'hFFFF
# Leakage! Register adc1_reg is 2, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 1024, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 512, but should be 16'h0000
# Leakage! Register analog_test is 512, but should be 16'hABCC
# Leakage! Register amp_gain is 512, but should be 16'h0000
# Leakage! Register adc0_reg is 33792, but should be 16'hFFFF
# Leakage! Register adc1_reg is 4, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 2048, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 1024, but should be 16'h0000
# Leakage! Register analog_test is 1024, but should be 16'hABCC
# Leakage! Register amp_gain is 1024, but should be 16'h0000
# Leakage! Register adc0_reg is 34816, but should be 16'hFFFF
# Leakage! Register adc1_reg is 8, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 4096, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 2048, but should be 16'h0000
# Leakage! Register analog_test is 2048, but should be 16'hABCC
# Leakage! Register amp_gain is 2048, but should be 16'h0000
# Leakage! Register adc0_reg is 36864, but should be 16'hFFFF
# Leakage! Register adc1_reg is 16, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 8192, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 4096, but should be 16'h0000
# Leakage! Register analog_test is 4096, but should be 16'hABCC
# Leakage! Register amp_gain is 4096, but should be 16'h0000
# Leakage! Register adc0_reg is 40960, but should be 16'hFFFF
# Leakage! Register adc1_reg is 32, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 16384, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 8192, but should be 16'h0000
# Leakage! Register analog_test is 8192, but should be 16'hABCC
# Leakage! Register amp_gain is 8192, but should be 16'h0000
# Leakage! Register adc0_reg is 49152, but should be 16'hFFFF
# Leakage! Register adc1_reg is 64, but should be 16'h0000
# Leakage! Register temp_sensor0_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 16384, but should be 16'h0000
# Leakage! Register analog_test is 16384, but should be 16'hABCC
# Leakage! Register amp_gain is 16384, but should be 16'h0000
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# Leakage! Register adc0_reg is 32768, but should be 16'hFFFF
# Leakage! Register adc1_reg is 128, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register analog_test is 32768, but should be 16'hABCC
# Leakage! Register amp_gain is 32768, but should be 16'h0000
# For address 0, data_out is = 65535
# For address 1, data_out is = 0
# For address 2, data_out is = 0
# For address 3, data_out is = 43690
# ** Error: Assertion error.
#    Time: 82540 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 139
# For address 4, data_out is = 43980
# ** Error: Assertion error.
#    Time: 82560 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 137
# For address 5, data_out is = 0
# For address 6, data_out is = 0
# For address 7, data_out is = 1
# Compile of svtb.sv was successful.
# Compile of config_reg_buggy_questa.svp was successful.
# 2 compiles, 0 failed with no errors. 
restart
# Loading sv_std.std
# Loading work.svtb
# Loading work.config_reg
run
# For address 0, data_out is = 65535 at reset
# For address 1, data_out is = 0 at reset
# For address 2, data_out is = 0 at reset
# For address 3, data_out is = 0 at reset
# For address 4, data_out is = 43980 at reset
# ** Error: Assertion error.
#    Time: 260 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 43
# For address 5, data_out is = 0 at reset
# For address 6, data_out is = 0 at reset
# For address 7, data_out is = 1 at reset
# --------- Checking register adc0_reg ------------
# Output error. Expected 0000000000000001, got 1000000000000001
# 
# Output error. Expected 0000000000000010, got 1000000000000010
# 
# Output error. Expected 0000000000000100, got 1000000000000100
# 
# Output error. Expected 0000000000001000, got 1000000000001000
# 
# Output error. Expected 0000000000010000, got 1000000000010000
# 
# Output error. Expected 0000000000100000, got 1000000000100000
# 
# Output error. Expected 0000000001000000, got 1000000001000000
# 
# Output error. Expected 0000000010000000, got 1000000010000000
# 
# Output error. Expected 0000000100000000, got 1000000100000000
# 
# Output error. Expected 0000001000000000, got 1000001000000000
# 
# Output error. Expected 0000010000000000, got 1000010000000000
# 
# Output error. Expected 0000100000000000, got 1000100000000000
# 
# Output error. Expected 0001000000000000, got 1001000000000000
# 
# Output error. Expected 0010000000000000, got 1010000000000000
# 
# Output error. Expected 0100000000000000, got 1100000000000000
# 
# --------- Checking register adc1_reg ------------
# Output error. Expected 0000000000000001, got 0000000100000000
# 
# Output error. Expected 0000000000000010, got 0000001000000000
# 
# Output error. Expected 0000000000000100, got 0000010000000000
# 
# Output error. Expected 0000000000001000, got 0000100000000000
# 
# Output error. Expected 0000000000010000, got 0001000000000000
# 
# Output error. Expected 0000000000100000, got 0010000000000000
# 
# Output error. Expected 0000000001000000, got 0100000000000000
# 
# Output error. Expected 0000000010000000, got 1000000000000000
# 
# Output error. Expected 0000000100000000, got 0000000000000001
# 
# Output error. Expected 0000001000000000, got 0000000000000010
# 
# Output error. Expected 0000010000000000, got 0000000000000100
# 
# Output error. Expected 0000100000000000, got 0000000000001000
# 
# Output error. Expected 0001000000000000, got 0000000000010000
# 
# Output error. Expected 0010000000000000, got 0000000000100000
# 
# Output error. Expected 0100000000000000, got 0000000001000000
# 
# Output error. Expected 1000000000000000, got 0000000010000000
# 
# --------- Checking register temp_sensor0_reg ------------
# Output error. Expected 0000000000000001, got 0000000000000010
# 
# Output error. Expected 0000000000000010, got 0000000000000100
# 
# Output error. Expected 0000000000000100, got 0000000000001000
# 
# Output error. Expected 0000000000001000, got 0000000000010000
# 
# Output error. Expected 0000000000010000, got 0000000000100000
# 
# Output error. Expected 0000000000100000, got 0000000001000000
# 
# Output error. Expected 0000000001000000, got 0000000010000000
# 
# Output error. Expected 0000000010000000, got 0000000100000000
# 
# Output error. Expected 0000000100000000, got 0000001000000000
# 
# Output error. Expected 0000001000000000, got 0000010000000000
# 
# Output error. Expected 0000010000000000, got 0000100000000000
# 
# Output error. Expected 0000100000000000, got 0001000000000000
# 
# Output error. Expected 0001000000000000, got 0010000000000000
# 
# Output error. Expected 0010000000000000, got 0100000000000000
# 
# Output error. Expected 0100000000000000, got 1000000000000000
# 
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# --------- Checking register temp_sensor1_reg ------------
# --------- Checking register analog_test ------------
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# --------- Checking register digital_test ------------
# Output error. Expected 0000000000000001, got 0000000000000000
# 
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register amp_gain is 1, but should be 16'h0000
# Output error. Expected 0000000000000010, got 0000000000000000
# 
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register amp_gain is 2, but should be 16'h0000
# Output error. Expected 0000000000000100, got 0000000000000000
# 
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register amp_gain is 4, but should be 16'h0000
# Output error. Expected 0000000000001000, got 0000000000000000
# 
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register amp_gain is 8, but should be 16'h0000
# Output error. Expected 0000000000010000, got 0000000000000000
# 
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register amp_gain is 16, but should be 16'h0000
# Output error. Expected 0000000000100000, got 0000000000000000
# 
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register amp_gain is 32, but should be 16'h0000
# Output error. Expected 0000000001000000, got 0000000000000000
# 
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register amp_gain is 64, but should be 16'h0000
# Output error. Expected 0000000010000000, got 0000000000000000
# 
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register amp_gain is 128, but should be 16'h0000
# Output error. Expected 0000000100000000, got 0000000000000000
# 
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register amp_gain is 256, but should be 16'h0000
# Output error. Expected 0000001000000000, got 0000000000000000
# 
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register amp_gain is 512, but should be 16'h0000
# Output error. Expected 0000010000000000, got 0000000000000000
# 
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register amp_gain is 1024, but should be 16'h0000
# Output error. Expected 0000100000000000, got 0000000000000000
# 
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register amp_gain is 2048, but should be 16'h0000
# Output error. Expected 0001000000000000, got 0000000000000000
# 
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register amp_gain is 4096, but should be 16'h0000
# Output error. Expected 0010000000000000, got 0000000000000000
# 
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register amp_gain is 8192, but should be 16'h0000
# Output error. Expected 0100000000000000, got 0000000000000000
# 
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register amp_gain is 16384, but should be 16'h0000
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register amp_gain is 32768, but should be 16'h0000
# --------- Checking register amp_gain ------------
# Output error. Expected 0000000000000001, got 0000000000000000
# 
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register digital_test is 1, but should be 16'h0000
# Output error. Expected 0000000000000010, got 0000000000000000
# 
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register digital_test is 2, but should be 16'h0000
# Output error. Expected 0000000000000100, got 0000000000000000
# 
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register digital_test is 4, but should be 16'h0000
# Output error. Expected 0000000000001000, got 0000000000000000
# 
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register digital_test is 8, but should be 16'h0000
# Output error. Expected 0000000000010000, got 0000000000000000
# 
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register digital_test is 16, but should be 16'h0000
# Output error. Expected 0000000000100000, got 0000000000000000
# 
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register digital_test is 32, but should be 16'h0000
# Output error. Expected 0000000001000000, got 0000000000000000
# 
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register digital_test is 64, but should be 16'h0000
# Output error. Expected 0000000010000000, got 0000000000000000
# 
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register digital_test is 128, but should be 16'h0000
# Output error. Expected 0000000100000000, got 0000000000000000
# 
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register digital_test is 256, but should be 16'h0000
# Output error. Expected 0000001000000000, got 0000000000000000
# 
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register digital_test is 512, but should be 16'h0000
# Output error. Expected 0000010000000000, got 0000000000000000
# 
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register digital_test is 1024, but should be 16'h0000
# Output error. Expected 0000100000000000, got 0000000000000000
# 
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register digital_test is 2048, but should be 16'h0000
# Output error. Expected 0001000000000000, got 0000000000000000
# 
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register digital_test is 4096, but should be 16'h0000
# Output error. Expected 0010000000000000, got 0000000000000000
# 
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register digital_test is 8192, but should be 16'h0000
# Output error. Expected 0100000000000000, got 0000000000000000
# 
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register digital_test is 16384, but should be 16'h0000
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register digital_test is 32768, but should be 16'h0000
# --------- Checking register digital_config ------------
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# Output error. Expected 1000000000000000, got 0000000000000000
# 
# Leakage! Register temp_sensor1_reg is 32768, but should be 16'h0000
# For address 0, data_out is = 65535
# For address 1, data_out is = 0
# For address 2, data_out is = 0
# For address 3, data_out is = 43690
# ** Error: Assertion error.
#    Time: 87660 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 142
# For address 4, data_out is = 43980
# ** Error: Assertion error.
#    Time: 87680 ns  Scope: svtb File: /home/morgan/git/IL2203/SV_Lab1/svtb.sv Line: 140
# For address 5, data_out is = 0
# For address 6, data_out is = 0
# For address 7, data_out is = 1
