// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "06/10/2018 17:45:51"

// 
// Device: Altera EP4CGX22CF19C6 Package FBGA324
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module RegBank (
	Aout,
	CLK,
	WB_EN,
	WriteAddr,
	WRITE_VAL,
	ARegAddr,
	Bout,
	BRegAddr);
output 	[31:0] Aout;
input 	CLK;
input 	WB_EN;
input 	[4:0] WriteAddr;
input 	[31:0] WRITE_VAL;
input 	[4:0] ARegAddr;
output 	[31:0] Bout;
input 	[4:0] BRegAddr;

// Design Ports Information
// Aout[31]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[30]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[29]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[28]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[27]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[26]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[25]	=>  Location: PIN_U18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[24]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[23]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[22]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[21]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[20]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[19]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[18]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[17]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[16]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[15]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[14]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[13]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[12]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[11]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[10]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[9]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[8]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[7]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[6]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[5]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[4]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[3]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[2]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[1]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Aout[0]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bout[31]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bout[30]	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bout[29]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bout[28]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bout[27]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bout[26]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bout[25]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bout[24]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bout[23]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bout[22]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bout[21]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bout[20]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bout[19]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bout[18]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bout[17]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bout[16]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bout[15]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bout[14]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bout[13]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bout[12]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bout[11]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bout[10]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bout[9]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bout[8]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bout[7]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bout[6]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bout[5]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bout[4]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bout[3]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bout[2]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bout[1]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bout[0]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARegAddr[1]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARegAddr[0]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARegAddr[2]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARegAddr[3]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARegAddr[4]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BRegAddr[1]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BRegAddr[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BRegAddr[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BRegAddr[3]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BRegAddr[4]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITE_VAL[31]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteAddr[2]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteAddr[1]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WB_EN	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteAddr[3]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteAddr[4]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteAddr[0]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITE_VAL[30]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITE_VAL[29]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITE_VAL[28]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITE_VAL[27]	=>  Location: PIN_M17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITE_VAL[26]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITE_VAL[25]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITE_VAL[24]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITE_VAL[23]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITE_VAL[22]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITE_VAL[21]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITE_VAL[20]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITE_VAL[19]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITE_VAL[18]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITE_VAL[17]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITE_VAL[16]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITE_VAL[15]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITE_VAL[14]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITE_VAL[13]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITE_VAL[12]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITE_VAL[11]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITE_VAL[10]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITE_VAL[9]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITE_VAL[8]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITE_VAL[7]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITE_VAL[6]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITE_VAL[5]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITE_VAL[4]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITE_VAL[3]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITE_VAL[2]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITE_VAL[1]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITE_VAL[0]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Aout[31]~output_o ;
wire \Aout[30]~output_o ;
wire \Aout[29]~output_o ;
wire \Aout[28]~output_o ;
wire \Aout[27]~output_o ;
wire \Aout[26]~output_o ;
wire \Aout[25]~output_o ;
wire \Aout[24]~output_o ;
wire \Aout[23]~output_o ;
wire \Aout[22]~output_o ;
wire \Aout[21]~output_o ;
wire \Aout[20]~output_o ;
wire \Aout[19]~output_o ;
wire \Aout[18]~output_o ;
wire \Aout[17]~output_o ;
wire \Aout[16]~output_o ;
wire \Aout[15]~output_o ;
wire \Aout[14]~output_o ;
wire \Aout[13]~output_o ;
wire \Aout[12]~output_o ;
wire \Aout[11]~output_o ;
wire \Aout[10]~output_o ;
wire \Aout[9]~output_o ;
wire \Aout[8]~output_o ;
wire \Aout[7]~output_o ;
wire \Aout[6]~output_o ;
wire \Aout[5]~output_o ;
wire \Aout[4]~output_o ;
wire \Aout[3]~output_o ;
wire \Aout[2]~output_o ;
wire \Aout[1]~output_o ;
wire \Aout[0]~output_o ;
wire \Bout[31]~output_o ;
wire \Bout[30]~output_o ;
wire \Bout[29]~output_o ;
wire \Bout[28]~output_o ;
wire \Bout[27]~output_o ;
wire \Bout[26]~output_o ;
wire \Bout[25]~output_o ;
wire \Bout[24]~output_o ;
wire \Bout[23]~output_o ;
wire \Bout[22]~output_o ;
wire \Bout[21]~output_o ;
wire \Bout[20]~output_o ;
wire \Bout[19]~output_o ;
wire \Bout[18]~output_o ;
wire \Bout[17]~output_o ;
wire \Bout[16]~output_o ;
wire \Bout[15]~output_o ;
wire \Bout[14]~output_o ;
wire \Bout[13]~output_o ;
wire \Bout[12]~output_o ;
wire \Bout[11]~output_o ;
wire \Bout[10]~output_o ;
wire \Bout[9]~output_o ;
wire \Bout[8]~output_o ;
wire \Bout[7]~output_o ;
wire \Bout[6]~output_o ;
wire \Bout[5]~output_o ;
wire \Bout[4]~output_o ;
wire \Bout[3]~output_o ;
wire \Bout[2]~output_o ;
wire \Bout[1]~output_o ;
wire \Bout[0]~output_o ;
wire \ARegAddr[1]~input_o ;
wire \ARegAddr[0]~input_o ;
wire \CLK~input_o ;
wire \CLK~inputclkctrl_outclk ;
wire \WRITE_VAL[31]~input_o ;
wire \WriteAddr[4]~input_o ;
wire \WB_EN~input_o ;
wire \WriteAddr[3]~input_o ;
wire \inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~1_combout ;
wire \WriteAddr[1]~input_o ;
wire \WriteAddr[2]~input_o ;
wire \WriteAddr[0]~input_o ;
wire \inst35|bit31~q ;
wire \inst21|bit31~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~2_combout ;
wire \inst24|bit31~q ;
wire \inst23|bit31~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~3_combout ;
wire \ARegAddr[3]~input_o ;
wire \ARegAddr[2]~input_o ;
wire \ARegAddr[4]~input_o ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ;
wire \inst20|bit31~q ;
wire \inst18|bit31~q ;
wire \inst17|bit31~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~4_combout ;
wire \inst19|bit31~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~5_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[31]~78_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout ;
wire \inst8|bit31~q ;
wire \inst7|bit31~q ;
wire \inst6|bit31~q ;
wire \inst5|bit31~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~0_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~1_combout ;
wire \inst3|bit31~q ;
wire \inst2|bit31~q ;
wire \inst4|bit31~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[31]~64_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[31]~555_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[31]~66_combout ;
wire \inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~0_combout ;
wire \inst10|bit31~q ;
wire \inst14|bit31~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[31]~68_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout ;
wire \inst16|bit31~q ;
wire \inst12|bit31~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[31]~73_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout ;
wire \inst13|bit31~q ;
wire \inst9|bit31~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[31]~70_combout ;
wire \inst11|bit31~q ;
wire \inst15|bit31~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[31]~71_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[31]~74_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[31]~75_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout ;
wire \inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~2_combout ;
wire \inst26|bit31~q ;
wire \inst25|bit31~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[31]~85_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout ;
wire \inst32|bit31~q ;
wire \inst31|bit31~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[31]~83_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout ;
wire \inst28|bit31~q ;
wire \inst27|bit31~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[31]~87_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout ;
wire \inst30|bit31~q ;
wire \inst29|bit31~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[31]~81_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[31]~88_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[31]~89_combout ;
wire \WRITE_VAL[30]~input_o ;
wire \inst20|bit30~q ;
wire \inst18|bit30~q ;
wire \inst17|bit30~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~8_combout ;
wire \inst19|bit30~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~9_combout ;
wire \inst24|bit30~q ;
wire \inst35|bit30~q ;
wire \inst21|bit30~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~10_combout ;
wire \inst23|bit30~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~11_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[30]~98_combout ;
wire \inst27|bit30~q ;
wire \inst28|bit30~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[30]~102_combout ;
wire \inst31|bit30~q ;
wire \inst32|bit30~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[30]~100_combout ;
wire \inst26|bit30~q ;
wire \inst25|bit30~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[30]~101_combout ;
wire \inst29|bit30~q ;
wire \inst30|bit30~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[30]~99_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[30]~103_combout ;
wire \inst16|bit30~q ;
wire \inst12|bit30~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[30]~95_combout ;
wire \inst10|bit30~q ;
wire \inst14|bit30~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[30]~92_combout ;
wire \inst13|bit30~q ;
wire \inst9|bit30~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[30]~93_combout ;
wire \inst15|bit30~q ;
wire \inst11|bit30~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[30]~94_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[30]~96_combout ;
wire \inst5|bit30~q ;
wire \inst6|bit30~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~6_combout ;
wire \inst7|bit30~q ;
wire \inst8|bit30~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~7_combout ;
wire \inst2|bit30~q ;
wire \inst4|bit30~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[30]~90_combout ;
wire \inst3|bit30~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[30]~556_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[30]~91_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[30]~97_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[30]~104_combout ;
wire \WRITE_VAL[29]~input_o ;
wire \inst20|bit29~q ;
wire \inst18|bit29~q ;
wire \inst17|bit29~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~14_combout ;
wire \inst19|bit29~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~15_combout ;
wire \inst24|bit29~q ;
wire \inst35|bit29~q ;
wire \inst21|bit29~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~16_combout ;
wire \inst23|bit29~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~17_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[29]~113_combout ;
wire \inst25|bit29~q ;
wire \inst26|bit29~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[29]~116_combout ;
wire \inst32|bit29~q ;
wire \inst31|bit29~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[29]~115_combout ;
wire \inst27|bit29~q ;
wire \inst28|bit29~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[29]~117_combout ;
wire \inst30|bit29~q ;
wire \inst29|bit29~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[29]~114_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[29]~118_combout ;
wire \inst5|bit29~q ;
wire \inst6|bit29~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~12_combout ;
wire \inst7|bit29~q ;
wire \inst8|bit29~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~13_combout ;
wire \inst2|bit29~q ;
wire \inst4|bit29~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[29]~105_combout ;
wire \inst3|bit29~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[29]~557_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[29]~106_combout ;
wire \inst10|bit29~q ;
wire \inst14|bit29~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[29]~107_combout ;
wire \inst13|bit29~q ;
wire \inst9|bit29~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[29]~108_combout ;
wire \inst11|bit29~q ;
wire \inst15|bit29~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[29]~109_combout ;
wire \inst16|bit29~q ;
wire \inst12|bit29~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[29]~110_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[29]~111_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[29]~112_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[29]~119_combout ;
wire \WRITE_VAL[28]~input_o ;
wire \inst3|bit28~q ;
wire \inst2|bit28~q ;
wire \inst4|bit28~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[28]~120_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[28]~558_combout ;
wire \inst5|bit28~q ;
wire \inst6|bit28~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~18_combout ;
wire \inst8|bit28~q ;
wire \inst7|bit28~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~19_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[28]~121_combout ;
wire \inst12|bit28~q ;
wire \inst16|bit28~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[28]~125_combout ;
wire \inst10|bit28~q ;
wire \inst14|bit28~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[28]~122_combout ;
wire \inst11|bit28~q ;
wire \inst15|bit28~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[28]~124_combout ;
wire \inst13|bit28~q ;
wire \inst9|bit28~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[28]~123_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[28]~126_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[28]~127_combout ;
wire \inst28|bit28~q ;
wire \inst27|bit28~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[28]~132_combout ;
wire \inst25|bit28~q ;
wire \inst26|bit28~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[28]~131_combout ;
wire \inst30|bit28~q ;
wire \inst29|bit28~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[28]~129_combout ;
wire \inst31|bit28~q ;
wire \inst32|bit28~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[28]~130_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[28]~133_combout ;
wire \inst17|bit28~q ;
wire \inst18|bit28~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~20_combout ;
wire \inst19|bit28~q ;
wire \inst20|bit28~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~21_combout ;
wire \inst21|bit28~q ;
wire \inst35|bit28~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~22_combout ;
wire \inst23|bit28~q ;
wire \inst24|bit28~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~23_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[28]~128_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[28]~134_combout ;
wire \WRITE_VAL[27]~input_o ;
wire \inst3|bit27~q ;
wire \inst2|bit27~q ;
wire \inst4|bit27~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[27]~135_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[27]~559_combout ;
wire \inst6|bit27~q ;
wire \inst5|bit27~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~24_combout ;
wire \inst7|bit27~q ;
wire \inst8|bit27~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~25_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[27]~136_combout ;
wire \inst10|bit27~q ;
wire \inst14|bit27~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[27]~137_combout ;
wire \inst13|bit27~q ;
wire \inst9|bit27~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[27]~138_combout ;
wire \inst12|bit27~q ;
wire \inst16|bit27~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[27]~140_combout ;
wire \inst11|bit27~q ;
wire \inst15|bit27~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[27]~139_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[27]~141_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[27]~142_combout ;
wire \inst21|bit27~q ;
wire \inst35|bit27~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~28_combout ;
wire \inst23|bit27~q ;
wire \inst24|bit27~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~29_combout ;
wire \inst20|bit27~q ;
wire \inst19|bit27~q ;
wire \inst17|bit27~q ;
wire \inst18|bit27~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~26_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~27_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[27]~143_combout ;
wire \inst25|bit27~q ;
wire \inst26|bit27~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[27]~146_combout ;
wire \inst30|bit27~q ;
wire \inst29|bit27~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[27]~144_combout ;
wire \inst32|bit27~q ;
wire \inst31|bit27~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[27]~145_combout ;
wire \inst28|bit27~q ;
wire \inst27|bit27~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[27]~147_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[27]~148_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[27]~149_combout ;
wire \WRITE_VAL[26]~input_o ;
wire \inst20|bit26~q ;
wire \inst17|bit26~q ;
wire \inst18|bit26~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~32_combout ;
wire \inst19|bit26~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~33_combout ;
wire \inst24|bit26~q ;
wire \inst21|bit26~q ;
wire \inst35|bit26~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~34_combout ;
wire \inst23|bit26~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~35_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[26]~158_combout ;
wire \inst9|bit26~q ;
wire \inst13|bit26~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[26]~153_combout ;
wire \inst10|bit26~q ;
wire \inst14|bit26~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[26]~152_combout ;
wire \inst11|bit26~q ;
wire \inst15|bit26~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[26]~154_combout ;
wire \inst12|bit26~q ;
wire \inst16|bit26~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[26]~155_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[26]~156_combout ;
wire \inst2|bit26~q ;
wire \inst4|bit26~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[26]~150_combout ;
wire \inst3|bit26~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[26]~560_combout ;
wire \inst6|bit26~q ;
wire \inst5|bit26~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~30_combout ;
wire \inst7|bit26~q ;
wire \inst8|bit26~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~31_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[26]~151_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[26]~157_combout ;
wire \inst32|bit26~q ;
wire \inst31|bit26~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[26]~160_combout ;
wire \inst29|bit26~q ;
wire \inst30|bit26~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[26]~159_combout ;
wire \inst26|bit26~q ;
wire \inst25|bit26~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[26]~161_combout ;
wire \inst27|bit26~q ;
wire \inst28|bit26~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[26]~162_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[26]~163_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[26]~164_combout ;
wire \WRITE_VAL[25]~input_o ;
wire \inst29|bit25~q ;
wire \inst30|bit25~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[25]~174_combout ;
wire \inst25|bit25~q ;
wire \inst26|bit25~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[25]~176_combout ;
wire \inst32|bit25~q ;
wire \inst31|bit25~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[25]~175_combout ;
wire \inst28|bit25~q ;
wire \inst27|bit25~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[25]~177_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[25]~178_combout ;
wire \inst10|bit25~q ;
wire \inst14|bit25~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[25]~167_combout ;
wire \inst13|bit25~q ;
wire \inst9|bit25~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[25]~168_combout ;
wire \inst12|bit25~q ;
wire \inst16|bit25~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[25]~170_combout ;
wire \inst11|bit25~q ;
wire \inst15|bit25~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[25]~169_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[25]~171_combout ;
wire \inst8|bit25~q ;
wire \inst7|bit25~q ;
wire \inst5|bit25~q ;
wire \inst6|bit25~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~36_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~37_combout ;
wire \inst3|bit25~q ;
wire \inst4|bit25~q ;
wire \inst2|bit25~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[25]~165_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[25]~561_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[25]~166_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[25]~172_combout ;
wire \inst24|bit25~q ;
wire \inst23|bit25~q ;
wire \inst35|bit25~q ;
wire \inst21|bit25~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~40_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~41_combout ;
wire \inst18|bit25~q ;
wire \inst17|bit25~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~38_combout ;
wire \inst19|bit25~q ;
wire \inst20|bit25~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~39_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[25]~173_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[25]~179_combout ;
wire \WRITE_VAL[24]~input_o ;
wire \inst21|bit24~q ;
wire \inst35|bit24~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~46_combout ;
wire \inst23|bit24~q ;
wire \inst24|bit24~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~47_combout ;
wire \inst20|bit24~q ;
wire \inst19|bit24~q ;
wire \inst17|bit24~q ;
wire \inst18|bit24~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~44_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~45_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[24]~188_combout ;
wire \inst25|bit24~q ;
wire \inst26|bit24~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[24]~191_combout ;
wire \inst29|bit24~q ;
wire \inst30|bit24~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[24]~189_combout ;
wire \inst28|bit24~q ;
wire \inst27|bit24~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[24]~192_combout ;
wire \inst32|bit24~q ;
wire \inst31|bit24~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[24]~190_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[24]~193_combout ;
wire \inst11|bit24~q ;
wire \inst15|bit24~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[24]~184_combout ;
wire \inst10|bit24~q ;
wire \inst14|bit24~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[24]~182_combout ;
wire \inst13|bit24~q ;
wire \inst9|bit24~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[24]~183_combout ;
wire \inst16|bit24~q ;
wire \inst12|bit24~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[24]~185_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[24]~186_combout ;
wire \inst3|bit24~q ;
wire \inst4|bit24~q ;
wire \inst2|bit24~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[24]~180_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[24]~562_combout ;
wire \inst8|bit24~q ;
wire \inst7|bit24~q ;
wire \inst5|bit24~q ;
wire \inst6|bit24~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~42_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~43_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[24]~181_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[24]~187_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[24]~194_combout ;
wire \WRITE_VAL[23]~input_o ;
wire \inst26|bit23~q ;
wire \inst25|bit23~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[23]~206_combout ;
wire \inst29|bit23~q ;
wire \inst30|bit23~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[23]~204_combout ;
wire \inst32|bit23~q ;
wire \inst31|bit23~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[23]~205_combout ;
wire \inst27|bit23~q ;
wire \inst28|bit23~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[23]~207_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[23]~208_combout ;
wire \inst10|bit23~q ;
wire \inst14|bit23~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[23]~197_combout ;
wire \inst13|bit23~q ;
wire \inst9|bit23~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[23]~198_combout ;
wire \inst11|bit23~q ;
wire \inst15|bit23~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[23]~199_combout ;
wire \inst16|bit23~q ;
wire \inst12|bit23~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[23]~200_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[23]~201_combout ;
wire \inst5|bit23~q ;
wire \inst6|bit23~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~48_combout ;
wire \inst7|bit23~q ;
wire \inst8|bit23~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~49_combout ;
wire \inst3|bit23~q ;
wire \inst4|bit23~q ;
wire \inst2|bit23~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[23]~195_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[23]~563_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[23]~196_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[23]~202_combout ;
wire \inst20|bit23~q ;
wire \inst19|bit23~q ;
wire \inst18|bit23~q ;
wire \inst17|bit23~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~50_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~51_combout ;
wire \inst24|bit23~q ;
wire \inst23|bit23~q ;
wire \inst35|bit23~q ;
wire \inst21|bit23~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~52_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~53_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[23]~203_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[23]~209_combout ;
wire \WRITE_VAL[22]~input_o ;
wire \inst32|bit22~q ;
wire \inst31|bit22~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[22]~220_combout ;
wire \inst25|bit22~q ;
wire \inst26|bit22~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[22]~221_combout ;
wire \inst27|bit22~q ;
wire \inst28|bit22~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[22]~222_combout ;
wire \inst29|bit22~q ;
wire \inst30|bit22~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[22]~219_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[22]~223_combout ;
wire \inst24|bit22~q ;
wire \inst23|bit22~q ;
wire \inst35|bit22~q ;
wire \inst21|bit22~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~58_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~59_combout ;
wire \inst20|bit22~q ;
wire \inst19|bit22~q ;
wire \inst18|bit22~q ;
wire \inst17|bit22~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~56_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~57_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[22]~218_combout ;
wire \inst10|bit22~q ;
wire \inst14|bit22~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[22]~212_combout ;
wire \inst12|bit22~q ;
wire \inst16|bit22~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[22]~215_combout ;
wire \inst11|bit22~q ;
wire \inst15|bit22~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[22]~214_combout ;
wire \inst9|bit22~q ;
wire \inst13|bit22~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[22]~213_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[22]~216_combout ;
wire \inst4|bit22~q ;
wire \inst2|bit22~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[22]~210_combout ;
wire \inst3|bit22~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[22]~564_combout ;
wire \inst8|bit22~q ;
wire \inst7|bit22~q ;
wire \inst5|bit22~q ;
wire \inst6|bit22~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~54_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~55_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[22]~211_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[22]~217_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[22]~224_combout ;
wire \WRITE_VAL[21]~input_o ;
wire \inst12|bit21~q ;
wire \inst16|bit21~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[21]~230_combout ;
wire \inst15|bit21~q ;
wire \inst11|bit21~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[21]~229_combout ;
wire \inst9|bit21~q ;
wire \inst13|bit21~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[21]~228_combout ;
wire \inst10|bit21~q ;
wire \inst14|bit21~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[21]~227_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[21]~231_combout ;
wire \inst8|bit21~q ;
wire \inst5|bit21~q ;
wire \inst6|bit21~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~60_combout ;
wire \inst7|bit21~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~61_combout ;
wire \inst4|bit21~q ;
wire \inst2|bit21~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[21]~225_combout ;
wire \inst3|bit21~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[21]~565_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[21]~226_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[21]~232_combout ;
wire \inst28|bit21~q ;
wire \inst27|bit21~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[21]~237_combout ;
wire \inst26|bit21~q ;
wire \inst25|bit21~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[21]~236_combout ;
wire \inst29|bit21~q ;
wire \inst30|bit21~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[21]~234_combout ;
wire \inst32|bit21~q ;
wire \inst31|bit21~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[21]~235_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[21]~238_combout ;
wire \inst24|bit21~q ;
wire \inst35|bit21~q ;
wire \inst21|bit21~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~64_combout ;
wire \inst23|bit21~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~65_combout ;
wire \inst20|bit21~q ;
wire \inst19|bit21~q ;
wire \inst17|bit21~q ;
wire \inst18|bit21~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~62_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~63_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[21]~233_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[21]~239_combout ;
wire \WRITE_VAL[20]~input_o ;
wire \inst24|bit20~q ;
wire \inst21|bit20~q ;
wire \inst35|bit20~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~70_combout ;
wire \inst23|bit20~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~71_combout ;
wire \inst18|bit20~q ;
wire \inst17|bit20~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~68_combout ;
wire \inst19|bit20~q ;
wire \inst20|bit20~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~69_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[20]~248_combout ;
wire \inst32|bit20~q ;
wire \inst31|bit20~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[20]~250_combout ;
wire \inst25|bit20~q ;
wire \inst26|bit20~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[20]~251_combout ;
wire \inst27|bit20~q ;
wire \inst28|bit20~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[20]~252_combout ;
wire \inst30|bit20~q ;
wire \inst29|bit20~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[20]~249_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[20]~253_combout ;
wire \inst13|bit20~q ;
wire \inst9|bit20~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[20]~243_combout ;
wire \inst10|bit20~q ;
wire \inst14|bit20~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[20]~242_combout ;
wire \inst11|bit20~q ;
wire \inst15|bit20~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[20]~244_combout ;
wire \inst16|bit20~q ;
wire \inst12|bit20~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[20]~245_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[20]~246_combout ;
wire \inst5|bit20~q ;
wire \inst6|bit20~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~66_combout ;
wire \inst8|bit20~q ;
wire \inst7|bit20~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~67_combout ;
wire \inst2|bit20~q ;
wire \inst4|bit20~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[20]~240_combout ;
wire \inst3|bit20~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[20]~566_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[20]~241_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[20]~247_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[20]~254_combout ;
wire \WRITE_VAL[19]~input_o ;
wire \inst12|bit19~q ;
wire \inst16|bit19~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[19]~260_combout ;
wire \inst10|bit19~q ;
wire \inst14|bit19~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[19]~257_combout ;
wire \inst11|bit19~q ;
wire \inst15|bit19~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[19]~259_combout ;
wire \inst13|bit19~q ;
wire \inst9|bit19~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[19]~258_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[19]~261_combout ;
wire \inst8|bit19~q ;
wire \inst7|bit19~q ;
wire \inst5|bit19~q ;
wire \inst6|bit19~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~72_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~73_combout ;
wire \inst3|bit19~q ;
wire \inst4|bit19~q ;
wire \inst2|bit19~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[19]~255_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[19]~567_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[19]~256_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[19]~262_combout ;
wire \inst29|bit19~q ;
wire \inst30|bit19~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[19]~264_combout ;
wire \inst32|bit19~q ;
wire \inst31|bit19~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[19]~265_combout ;
wire \inst25|bit19~q ;
wire \inst26|bit19~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[19]~266_combout ;
wire \inst28|bit19~q ;
wire \inst27|bit19~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[19]~267_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[19]~268_combout ;
wire \inst17|bit19~q ;
wire \inst18|bit19~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~74_combout ;
wire \inst20|bit19~q ;
wire \inst19|bit19~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~75_combout ;
wire \inst21|bit19~q ;
wire \inst35|bit19~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~76_combout ;
wire \inst23|bit19~q ;
wire \inst24|bit19~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~77_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[19]~263_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[19]~269_combout ;
wire \WRITE_VAL[18]~input_o ;
wire \inst24|bit18~q ;
wire \inst23|bit18~q ;
wire \inst21|bit18~q ;
wire \inst35|bit18~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~82_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~83_combout ;
wire \inst20|bit18~q ;
wire \inst18|bit18~q ;
wire \inst17|bit18~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~80_combout ;
wire \inst19|bit18~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~81_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[18]~278_combout ;
wire \inst28|bit18~q ;
wire \inst27|bit18~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[18]~282_combout ;
wire \inst31|bit18~q ;
wire \inst32|bit18~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[18]~280_combout ;
wire \inst26|bit18~q ;
wire \inst25|bit18~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[18]~281_combout ;
wire \inst30|bit18~q ;
wire \inst29|bit18~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[18]~279_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[18]~283_combout ;
wire \inst14|bit18~q ;
wire \inst10|bit18~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[18]~272_combout ;
wire \inst12|bit18~q ;
wire \inst16|bit18~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[18]~275_combout ;
wire \inst13|bit18~q ;
wire \inst9|bit18~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[18]~273_combout ;
wire \inst11|bit18~q ;
wire \inst15|bit18~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[18]~274_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[18]~276_combout ;
wire \inst6|bit18~q ;
wire \inst5|bit18~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~78_combout ;
wire \inst7|bit18~q ;
wire \inst8|bit18~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~79_combout ;
wire \inst4|bit18~q ;
wire \inst2|bit18~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[18]~270_combout ;
wire \inst3|bit18~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[18]~568_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[18]~271_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[18]~277_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[18]~284_combout ;
wire \WRITE_VAL[17]~input_o ;
wire \inst14|bit17~q ;
wire \inst10|bit17~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[17]~287_combout ;
wire \inst12|bit17~q ;
wire \inst16|bit17~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[17]~290_combout ;
wire \inst13|bit17~q ;
wire \inst9|bit17~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[17]~288_combout ;
wire \inst11|bit17~q ;
wire \inst15|bit17~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[17]~289_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[17]~291_combout ;
wire \inst4|bit17~q ;
wire \inst2|bit17~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[17]~285_combout ;
wire \inst3|bit17~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[17]~569_combout ;
wire \inst8|bit17~q ;
wire \inst7|bit17~q ;
wire \inst6|bit17~q ;
wire \inst5|bit17~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~84_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~85_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[17]~286_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[17]~292_combout ;
wire \inst35|bit17~q ;
wire \inst21|bit17~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~88_combout ;
wire \inst24|bit17~q ;
wire \inst23|bit17~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~89_combout ;
wire \inst20|bit17~q ;
wire \inst19|bit17~q ;
wire \inst18|bit17~q ;
wire \inst17|bit17~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~86_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~87_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[17]~293_combout ;
wire \inst31|bit17~q ;
wire \inst32|bit17~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[17]~295_combout ;
wire \inst28|bit17~q ;
wire \inst27|bit17~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[17]~297_combout ;
wire \inst25|bit17~q ;
wire \inst26|bit17~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[17]~296_combout ;
wire \inst30|bit17~q ;
wire \inst29|bit17~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[17]~294_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[17]~298_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[17]~299_combout ;
wire \WRITE_VAL[16]~input_o ;
wire \inst26|bit16~q ;
wire \inst25|bit16~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[16]~311_combout ;
wire \inst32|bit16~q ;
wire \inst31|bit16~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[16]~310_combout ;
wire \inst28|bit16~q ;
wire \inst27|bit16~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[16]~312_combout ;
wire \inst29|bit16~q ;
wire \inst30|bit16~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[16]~309_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[16]~313_combout ;
wire \inst4|bit16~q ;
wire \inst2|bit16~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[16]~300_combout ;
wire \inst3|bit16~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[16]~570_combout ;
wire \inst5|bit16~q ;
wire \inst6|bit16~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~90_combout ;
wire \inst7|bit16~q ;
wire \inst8|bit16~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~91_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[16]~301_combout ;
wire \inst13|bit16~q ;
wire \inst9|bit16~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[16]~303_combout ;
wire \inst11|bit16~q ;
wire \inst15|bit16~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[16]~304_combout ;
wire \inst12|bit16~q ;
wire \inst16|bit16~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[16]~305_combout ;
wire \inst10|bit16~q ;
wire \inst14|bit16~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[16]~302_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[16]~306_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[16]~307_combout ;
wire \inst18|bit16~q ;
wire \inst17|bit16~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~92_combout ;
wire \inst19|bit16~q ;
wire \inst20|bit16~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~93_combout ;
wire \inst24|bit16~q ;
wire \inst23|bit16~q ;
wire \inst21|bit16~q ;
wire \inst35|bit16~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~94_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~95_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[16]~308_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[16]~314_combout ;
wire \WRITE_VAL[15]~input_o ;
wire \inst35|bit15~q ;
wire \inst21|bit15~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~100_combout ;
wire \inst23|bit15~q ;
wire \inst24|bit15~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~101_combout ;
wire \inst20|bit15~q ;
wire \inst19|bit15~q ;
wire \inst18|bit15~q ;
wire \inst17|bit15~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~98_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~99_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[15]~323_combout ;
wire \inst32|bit15~q ;
wire \inst31|bit15~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[15]~325_combout ;
wire \inst28|bit15~q ;
wire \inst27|bit15~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[15]~327_combout ;
wire \inst29|bit15~q ;
wire \inst30|bit15~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[15]~324_combout ;
wire \inst26|bit15~q ;
wire \inst25|bit15~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[15]~326_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[15]~328_combout ;
wire \inst5|bit15~q ;
wire \inst6|bit15~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~96_combout ;
wire \inst7|bit15~q ;
wire \inst8|bit15~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~97_combout ;
wire \inst3|bit15~q ;
wire \inst4|bit15~q ;
wire \inst2|bit15~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[15]~315_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[15]~571_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[15]~316_combout ;
wire \inst12|bit15~q ;
wire \inst16|bit15~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[15]~320_combout ;
wire \inst15|bit15~q ;
wire \inst11|bit15~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[15]~319_combout ;
wire \inst9|bit15~q ;
wire \inst13|bit15~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[15]~318_combout ;
wire \inst10|bit15~q ;
wire \inst14|bit15~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[15]~317_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[15]~321_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[15]~322_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[15]~329_combout ;
wire \WRITE_VAL[14]~input_o ;
wire \inst12|bit14~q ;
wire \inst16|bit14~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[14]~335_combout ;
wire \inst13|bit14~q ;
wire \inst9|bit14~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[14]~333_combout ;
wire \inst11|bit14~q ;
wire \inst15|bit14~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[14]~334_combout ;
wire \inst10|bit14~q ;
wire \inst14|bit14~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[14]~332_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[14]~336_combout ;
wire \inst3|bit14~q ;
wire \inst4|bit14~q ;
wire \inst2|bit14~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[14]~330_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[14]~572_combout ;
wire \inst8|bit14~q ;
wire \inst5|bit14~q ;
wire \inst6|bit14~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~102_combout ;
wire \inst7|bit14~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~103_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[14]~331_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[14]~337_combout ;
wire \inst32|bit14~q ;
wire \inst31|bit14~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[14]~340_combout ;
wire \inst30|bit14~q ;
wire \inst29|bit14~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[14]~339_combout ;
wire \inst26|bit14~q ;
wire \inst25|bit14~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[14]~341_combout ;
wire \inst27|bit14~q ;
wire \inst28|bit14~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[14]~342_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[14]~343_combout ;
wire \inst24|bit14~q ;
wire \inst23|bit14~q ;
wire \inst21|bit14~q ;
wire \inst35|bit14~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~106_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~107_combout ;
wire \inst20|bit14~q ;
wire \inst19|bit14~q ;
wire \inst17|bit14~q ;
wire \inst18|bit14~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~104_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~105_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[14]~338_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[14]~344_combout ;
wire \WRITE_VAL[13]~input_o ;
wire \inst17|bit13~q ;
wire \inst18|bit13~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~110_combout ;
wire \inst19|bit13~q ;
wire \inst20|bit13~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~111_combout ;
wire \inst24|bit13~q ;
wire \inst21|bit13~q ;
wire \inst35|bit13~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~112_combout ;
wire \inst23|bit13~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~113_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[13]~353_combout ;
wire \inst11|bit13~q ;
wire \inst15|bit13~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[13]~349_combout ;
wire \inst9|bit13~q ;
wire \inst13|bit13~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[13]~348_combout ;
wire \inst10|bit13~q ;
wire \inst14|bit13~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[13]~347_combout ;
wire \inst16|bit13~q ;
wire \inst12|bit13~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[13]~350_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[13]~351_combout ;
wire \inst8|bit13~q ;
wire \inst7|bit13~q ;
wire \inst5|bit13~q ;
wire \inst6|bit13~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~108_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~109_combout ;
wire \inst3|bit13~q ;
wire \inst2|bit13~q ;
wire \inst4|bit13~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[13]~345_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[13]~573_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[13]~346_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[13]~352_combout ;
wire \inst25|bit13~q ;
wire \inst26|bit13~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[13]~356_combout ;
wire \inst28|bit13~q ;
wire \inst27|bit13~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[13]~357_combout ;
wire \inst31|bit13~q ;
wire \inst32|bit13~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[13]~355_combout ;
wire \inst29|bit13~q ;
wire \inst30|bit13~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[13]~354_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[13]~358_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[13]~359_combout ;
wire \WRITE_VAL[12]~input_o ;
wire \inst24|bit12~q ;
wire \inst21|bit12~q ;
wire \inst35|bit12~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~118_combout ;
wire \inst23|bit12~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~119_combout ;
wire \inst20|bit12~q ;
wire \inst19|bit12~q ;
wire \inst17|bit12~q ;
wire \inst18|bit12~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~116_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~117_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[12]~368_combout ;
wire \inst27|bit12~q ;
wire \inst28|bit12~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[12]~372_combout ;
wire \inst25|bit12~q ;
wire \inst26|bit12~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[12]~371_combout ;
wire \inst32|bit12~q ;
wire \inst31|bit12~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[12]~370_combout ;
wire \inst30|bit12~q ;
wire \inst29|bit12~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[12]~369_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[12]~373_combout ;
wire \inst4|bit12~q ;
wire \inst2|bit12~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[12]~360_combout ;
wire \inst3|bit12~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[12]~574_combout ;
wire \inst8|bit12~q ;
wire \inst7|bit12~q ;
wire \inst6|bit12~q ;
wire \inst5|bit12~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~114_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~115_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[12]~361_combout ;
wire \inst10|bit12~q ;
wire \inst14|bit12~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[12]~362_combout ;
wire \inst9|bit12~q ;
wire \inst13|bit12~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[12]~363_combout ;
wire \inst11|bit12~q ;
wire \inst15|bit12~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[12]~364_combout ;
wire \inst12|bit12~q ;
wire \inst16|bit12~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[12]~365_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[12]~366_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[12]~367_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[12]~374_combout ;
wire \WRITE_VAL[11]~input_o ;
wire \inst24|bit11~q ;
wire \inst35|bit11~q ;
wire \inst21|bit11~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~124_combout ;
wire \inst23|bit11~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~125_combout ;
wire \inst17|bit11~q ;
wire \inst18|bit11~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~122_combout ;
wire \inst19|bit11~q ;
wire \inst20|bit11~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~123_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[11]~383_combout ;
wire \inst27|bit11~q ;
wire \inst28|bit11~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[11]~387_combout ;
wire \inst25|bit11~q ;
wire \inst26|bit11~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[11]~386_combout ;
wire \inst29|bit11~q ;
wire \inst30|bit11~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[11]~384_combout ;
wire \inst32|bit11~q ;
wire \inst31|bit11~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[11]~385_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[11]~388_combout ;
wire \inst10|bit11~q ;
wire \inst14|bit11~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[11]~377_combout ;
wire \inst12|bit11~q ;
wire \inst16|bit11~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[11]~380_combout ;
wire \inst13|bit11~q ;
wire \inst9|bit11~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[11]~378_combout ;
wire \inst15|bit11~q ;
wire \inst11|bit11~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[11]~379_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[11]~381_combout ;
wire \inst8|bit11~q ;
wire \inst7|bit11~q ;
wire \inst5|bit11~q ;
wire \inst6|bit11~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~120_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~121_combout ;
wire \inst3|bit11~q ;
wire \inst4|bit11~q ;
wire \inst2|bit11~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[11]~375_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[11]~575_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[11]~376_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[11]~382_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[11]~389_combout ;
wire \WRITE_VAL[10]~input_o ;
wire \inst12|bit10~q ;
wire \inst16|bit10~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[10]~395_combout ;
wire \inst13|bit10~q ;
wire \inst9|bit10~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[10]~393_combout ;
wire \inst11|bit10~q ;
wire \inst15|bit10~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[10]~394_combout ;
wire \inst10|bit10~q ;
wire \inst14|bit10~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[10]~392_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[10]~396_combout ;
wire \inst8|bit10~q ;
wire \inst7|bit10~q ;
wire \inst5|bit10~q ;
wire \inst6|bit10~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~126_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~127_combout ;
wire \inst4|bit10~q ;
wire \inst2|bit10~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[10]~390_combout ;
wire \inst3|bit10~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[10]~576_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[10]~391_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[10]~397_combout ;
wire \inst28|bit10~q ;
wire \inst27|bit10~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[10]~402_combout ;
wire \inst32|bit10~q ;
wire \inst31|bit10~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[10]~400_combout ;
wire \inst25|bit10~q ;
wire \inst26|bit10~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[10]~401_combout ;
wire \inst29|bit10~q ;
wire \inst30|bit10~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[10]~399_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[10]~403_combout ;
wire \inst21|bit10~q ;
wire \inst35|bit10~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~130_combout ;
wire \inst23|bit10~q ;
wire \inst24|bit10~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~131_combout ;
wire \inst17|bit10~q ;
wire \inst18|bit10~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~128_combout ;
wire \inst19|bit10~q ;
wire \inst20|bit10~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~129_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[10]~398_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[10]~404_combout ;
wire \WRITE_VAL[9]~input_o ;
wire \inst24|bit9~q ;
wire \inst23|bit9~q ;
wire \inst21|bit9~q ;
wire \inst35|bit9~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~136_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~137_combout ;
wire \inst20|bit9~q ;
wire \inst19|bit9~q ;
wire \inst18|bit9~q ;
wire \inst17|bit9~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~134_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~135_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[9]~413_combout ;
wire \inst26|bit9~q ;
wire \inst25|bit9~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[9]~416_combout ;
wire \inst30|bit9~q ;
wire \inst29|bit9~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[9]~414_combout ;
wire \inst32|bit9~q ;
wire \inst31|bit9~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[9]~415_combout ;
wire \inst28|bit9~q ;
wire \inst27|bit9~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[9]~417_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[9]~418_combout ;
wire \inst11|bit9~q ;
wire \inst15|bit9~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[9]~409_combout ;
wire \inst10|bit9~q ;
wire \inst14|bit9~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[9]~407_combout ;
wire \inst9|bit9~q ;
wire \inst13|bit9~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[9]~408_combout ;
wire \inst16|bit9~q ;
wire \inst12|bit9~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[9]~410_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[9]~411_combout ;
wire \inst8|bit9~q ;
wire \inst7|bit9~q ;
wire \inst5|bit9~q ;
wire \inst6|bit9~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~132_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~133_combout ;
wire \inst4|bit9~q ;
wire \inst2|bit9~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[9]~405_combout ;
wire \inst3|bit9~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[9]~577_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[9]~406_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[9]~412_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[9]~419_combout ;
wire \WRITE_VAL[8]~input_o ;
wire \inst28|bit8~q ;
wire \inst27|bit8~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[8]~432_combout ;
wire \inst25|bit8~q ;
wire \inst26|bit8~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[8]~431_combout ;
wire \inst29|bit8~q ;
wire \inst30|bit8~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[8]~429_combout ;
wire \inst32|bit8~q ;
wire \inst31|bit8~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[8]~430_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[8]~433_combout ;
wire \inst4|bit8~q ;
wire \inst2|bit8~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[8]~420_combout ;
wire \inst3|bit8~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[8]~578_combout ;
wire \inst5|bit8~q ;
wire \inst6|bit8~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~138_combout ;
wire \inst7|bit8~q ;
wire \inst8|bit8~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~139_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[8]~421_combout ;
wire \inst10|bit8~q ;
wire \inst14|bit8~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[8]~422_combout ;
wire \inst11|bit8~q ;
wire \inst15|bit8~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[8]~424_combout ;
wire \inst13|bit8~q ;
wire \inst9|bit8~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[8]~423_combout ;
wire \inst12|bit8~q ;
wire \inst16|bit8~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[8]~425_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[8]~426_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[8]~427_combout ;
wire \inst24|bit8~q ;
wire \inst23|bit8~q ;
wire \inst21|bit8~q ;
wire \inst35|bit8~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~142_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~143_combout ;
wire \inst20|bit8~q ;
wire \inst19|bit8~q ;
wire \inst17|bit8~q ;
wire \inst18|bit8~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~140_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~141_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[8]~428_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[8]~434_combout ;
wire \WRITE_VAL[7]~input_o ;
wire \inst27|bit7~q ;
wire \inst28|bit7~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[7]~447_combout ;
wire \inst29|bit7~q ;
wire \inst30|bit7~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[7]~444_combout ;
wire \inst26|bit7~q ;
wire \inst25|bit7~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[7]~446_combout ;
wire \inst32|bit7~q ;
wire \inst31|bit7~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[7]~445_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[7]~448_combout ;
wire \inst6|bit7~q ;
wire \inst5|bit7~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~144_combout ;
wire \inst7|bit7~q ;
wire \inst8|bit7~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~145_combout ;
wire \inst2|bit7~q ;
wire \inst4|bit7~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[7]~435_combout ;
wire \inst3|bit7~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[7]~579_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[7]~436_combout ;
wire \inst11|bit7~q ;
wire \inst15|bit7~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[7]~439_combout ;
wire \inst16|bit7~q ;
wire \inst12|bit7~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[7]~440_combout ;
wire \inst9|bit7~q ;
wire \inst13|bit7~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[7]~438_combout ;
wire \inst14|bit7~q ;
wire \inst10|bit7~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[7]~437_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[7]~441_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[7]~442_combout ;
wire \inst24|bit7~q ;
wire \inst23|bit7~q ;
wire \inst21|bit7~q ;
wire \inst35|bit7~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~148_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~149_combout ;
wire \inst18|bit7~q ;
wire \inst17|bit7~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~146_combout ;
wire \inst19|bit7~q ;
wire \inst20|bit7~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~147_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[7]~443_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[7]~449_combout ;
wire \WRITE_VAL[6]~input_o ;
wire \inst20|bit6~q ;
wire \inst19|bit6~q ;
wire \inst18|bit6~q ;
wire \inst17|bit6~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~152_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~153_combout ;
wire \inst24|bit6~q ;
wire \inst21|bit6~q ;
wire \inst35|bit6~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~154_combout ;
wire \inst23|bit6~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~155_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[6]~458_combout ;
wire \inst28|bit6~q ;
wire \inst27|bit6~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[6]~462_combout ;
wire \inst31|bit6~q ;
wire \inst32|bit6~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[6]~460_combout ;
wire \inst29|bit6~q ;
wire \inst30|bit6~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[6]~459_combout ;
wire \inst25|bit6~q ;
wire \inst26|bit6~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[6]~461_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[6]~463_combout ;
wire \inst9|bit6~q ;
wire \inst13|bit6~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[6]~453_combout ;
wire \inst12|bit6~q ;
wire \inst16|bit6~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[6]~455_combout ;
wire \inst11|bit6~q ;
wire \inst15|bit6~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[6]~454_combout ;
wire \inst10|bit6~q ;
wire \inst14|bit6~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[6]~452_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[6]~456_combout ;
wire \inst2|bit6~q ;
wire \inst4|bit6~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[6]~450_combout ;
wire \inst3|bit6~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[6]~580_combout ;
wire \inst6|bit6~q ;
wire \inst5|bit6~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~150_combout ;
wire \inst7|bit6~q ;
wire \inst8|bit6~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~151_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[6]~451_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[6]~457_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[6]~464_combout ;
wire \WRITE_VAL[5]~input_o ;
wire \inst11|bit5~q ;
wire \inst15|bit5~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[5]~469_combout ;
wire \inst9|bit5~q ;
wire \inst13|bit5~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[5]~468_combout ;
wire \inst10|bit5~q ;
wire \inst14|bit5~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[5]~467_combout ;
wire \inst12|bit5~q ;
wire \inst16|bit5~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[5]~470_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[5]~471_combout ;
wire \inst3|bit5~q ;
wire \inst2|bit5~q ;
wire \inst4|bit5~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[5]~465_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[5]~581_combout ;
wire \inst8|bit5~q ;
wire \inst7|bit5~q ;
wire \inst6|bit5~q ;
wire \inst5|bit5~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~156_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~157_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[5]~466_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[5]~472_combout ;
wire \inst21|bit5~q ;
wire \inst35|bit5~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~160_combout ;
wire \inst23|bit5~q ;
wire \inst24|bit5~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~161_combout ;
wire \inst20|bit5~q ;
wire \inst19|bit5~q ;
wire \inst18|bit5~q ;
wire \inst17|bit5~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~158_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~159_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[5]~473_combout ;
wire \inst26|bit5~q ;
wire \inst25|bit5~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[5]~476_combout ;
wire \inst31|bit5~q ;
wire \inst32|bit5~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[5]~475_combout ;
wire \inst29|bit5~q ;
wire \inst30|bit5~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[5]~474_combout ;
wire \inst28|bit5~q ;
wire \inst27|bit5~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[5]~477_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[5]~478_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[5]~479_combout ;
wire \WRITE_VAL[4]~input_o ;
wire \inst32|bit4~q ;
wire \inst31|bit4~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[4]~490_combout ;
wire \inst26|bit4~q ;
wire \inst25|bit4~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[4]~491_combout ;
wire \inst27|bit4~q ;
wire \inst28|bit4~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[4]~492_combout ;
wire \inst29|bit4~q ;
wire \inst30|bit4~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[4]~489_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[4]~493_combout ;
wire \inst12|bit4~q ;
wire \inst16|bit4~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[4]~485_combout ;
wire \inst11|bit4~q ;
wire \inst15|bit4~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[4]~484_combout ;
wire \inst13|bit4~q ;
wire \inst9|bit4~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[4]~483_combout ;
wire \inst10|bit4~q ;
wire \inst14|bit4~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[4]~482_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[4]~486_combout ;
wire \inst3|bit4~q ;
wire \inst4|bit4~q ;
wire \inst2|bit4~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[4]~480_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[4]~582_combout ;
wire \inst8|bit4~q ;
wire \inst7|bit4~q ;
wire \inst6|bit4~q ;
wire \inst5|bit4~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~162_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~163_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[4]~481_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[4]~487_combout ;
wire \inst17|bit4~q ;
wire \inst18|bit4~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~164_combout ;
wire \inst19|bit4~q ;
wire \inst20|bit4~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~165_combout ;
wire \inst24|bit4~q ;
wire \inst23|bit4~q ;
wire \inst21|bit4~q ;
wire \inst35|bit4~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~166_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~167_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[4]~488_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[4]~494_combout ;
wire \WRITE_VAL[3]~input_o ;
wire \inst28|bit3~q ;
wire \inst27|bit3~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[3]~507_combout ;
wire \inst31|bit3~q ;
wire \inst32|bit3~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[3]~505_combout ;
wire \inst29|bit3~q ;
wire \inst30|bit3~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[3]~504_combout ;
wire \inst25|bit3~q ;
wire \inst26|bit3~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[3]~506_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[3]~508_combout ;
wire \inst11|bit3~q ;
wire \inst15|bit3~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[3]~499_combout ;
wire \inst12|bit3~q ;
wire \inst16|bit3~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[3]~500_combout ;
wire \inst14|bit3~q ;
wire \inst10|bit3~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[3]~497_combout ;
wire \inst9|bit3~q ;
wire \inst13|bit3~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[3]~498_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[3]~501_combout ;
wire \inst3|bit3~q ;
wire \inst4|bit3~q ;
wire \inst2|bit3~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[3]~495_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[3]~583_combout ;
wire \inst6|bit3~q ;
wire \inst5|bit3~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~168_combout ;
wire \inst7|bit3~q ;
wire \inst8|bit3~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~169_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[3]~496_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[3]~502_combout ;
wire \inst35|bit3~q ;
wire \inst21|bit3~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~172_combout ;
wire \inst23|bit3~q ;
wire \inst24|bit3~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~173_combout ;
wire \inst17|bit3~q ;
wire \inst18|bit3~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~170_combout ;
wire \inst20|bit3~q ;
wire \inst19|bit3~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~171_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[3]~503_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[3]~509_combout ;
wire \WRITE_VAL[2]~input_o ;
wire \inst24|bit2~q ;
wire \inst23|bit2~q ;
wire \inst35|bit2~q ;
wire \inst21|bit2~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~178_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~179_combout ;
wire \inst18|bit2~q ;
wire \inst17|bit2~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~176_combout ;
wire \inst19|bit2~q ;
wire \inst20|bit2~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~177_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[2]~518_combout ;
wire \inst29|bit2~q ;
wire \inst30|bit2~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[2]~519_combout ;
wire \inst26|bit2~q ;
wire \inst25|bit2~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[2]~521_combout ;
wire \inst32|bit2~q ;
wire \inst31|bit2~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[2]~520_combout ;
wire \inst28|bit2~q ;
wire \inst27|bit2~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[2]~522_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[2]~523_combout ;
wire \inst4|bit2~q ;
wire \inst2|bit2~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[2]~510_combout ;
wire \inst3|bit2~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[2]~584_combout ;
wire \inst5|bit2~q ;
wire \inst6|bit2~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~174_combout ;
wire \inst8|bit2~q ;
wire \inst7|bit2~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~175_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[2]~511_combout ;
wire \inst13|bit2~q ;
wire \inst9|bit2~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[2]~513_combout ;
wire \inst11|bit2~q ;
wire \inst15|bit2~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[2]~514_combout ;
wire \inst10|bit2~q ;
wire \inst14|bit2~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[2]~512_combout ;
wire \inst12|bit2~q ;
wire \inst16|bit2~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[2]~515_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[2]~516_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[2]~517_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[2]~524_combout ;
wire \WRITE_VAL[1]~input_o ;
wire \inst9|bit1~q ;
wire \inst13|bit1~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[1]~528_combout ;
wire \inst12|bit1~q ;
wire \inst16|bit1~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[1]~530_combout ;
wire \inst15|bit1~q ;
wire \inst11|bit1~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[1]~529_combout ;
wire \inst10|bit1~q ;
wire \inst14|bit1~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[1]~527_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[1]~531_combout ;
wire \inst8|bit1~q ;
wire \inst7|bit1~q ;
wire \inst5|bit1~q ;
wire \inst6|bit1~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~180_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~181_combout ;
wire \inst3|bit1~q ;
wire \inst2|bit1~q ;
wire \inst4|bit1~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[1]~525_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[1]~585_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[1]~526_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[1]~532_combout ;
wire \inst25|bit1~q ;
wire \inst26|bit1~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[1]~536_combout ;
wire \inst32|bit1~q ;
wire \inst31|bit1~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[1]~535_combout ;
wire \inst28|bit1~q ;
wire \inst27|bit1~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[1]~537_combout ;
wire \inst30|bit1~q ;
wire \inst29|bit1~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[1]~534_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[1]~538_combout ;
wire \inst21|bit1~q ;
wire \inst35|bit1~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~184_combout ;
wire \inst24|bit1~q ;
wire \inst23|bit1~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~185_combout ;
wire \inst20|bit1~q ;
wire \inst19|bit1~q ;
wire \inst18|bit1~q ;
wire \inst17|bit1~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~182_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~183_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[1]~533_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[1]~539_combout ;
wire \WRITE_VAL[0]~input_o ;
wire \inst21|bit0~q ;
wire \inst35|bit0~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~190_combout ;
wire \inst23|bit0~q ;
wire \inst24|bit0~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~191_combout ;
wire \inst18|bit0~q ;
wire \inst17|bit0~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~188_combout ;
wire \inst19|bit0~q ;
wire \inst20|bit0~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~189_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[0]~548_combout ;
wire \inst32|bit0~q ;
wire \inst31|bit0~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[0]~550_combout ;
wire \inst29|bit0~q ;
wire \inst30|bit0~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[0]~549_combout ;
wire \inst25|bit0~q ;
wire \inst26|bit0~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[0]~551_combout ;
wire \inst28|bit0~q ;
wire \inst27|bit0~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[0]~552_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[0]~553_combout ;
wire \inst10|bit0~q ;
wire \inst14|bit0~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[0]~542_combout ;
wire \inst11|bit0~q ;
wire \inst15|bit0~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[0]~544_combout ;
wire \inst12|bit0~q ;
wire \inst16|bit0~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[0]~545_combout ;
wire \inst13|bit0~q ;
wire \inst9|bit0~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[0]~543_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[0]~546_combout ;
wire \inst8|bit0~q ;
wire \inst7|bit0~q ;
wire \inst5|bit0~q ;
wire \inst6|bit0~q ;
wire \inst33|LPM_MUX_component|auto_generated|_~186_combout ;
wire \inst33|LPM_MUX_component|auto_generated|_~187_combout ;
wire \inst3|bit0~q ;
wire \inst4|bit0~q ;
wire \inst2|bit0~q ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[0]~540_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[0]~586_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[0]~541_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[0]~547_combout ;
wire \inst33|LPM_MUX_component|auto_generated|result_node[0]~554_combout ;
wire \BRegAddr[3]~input_o ;
wire \BRegAddr[2]~input_o ;
wire \BRegAddr[0]~input_o ;
wire \BRegAddr[1]~input_o ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[31]~68_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[31]~73_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[31]~71_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[31]~70_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[31]~74_combout ;
wire \BRegAddr[4]~input_o ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[31]~64_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[31]~555_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~0_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~1_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[31]~66_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[31]~75_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~2_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~3_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~4_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~5_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[31]~78_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[31]~81_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[31]~83_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[31]~87_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[31]~85_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[31]~88_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[31]~89_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~8_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~9_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~10_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~11_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[30]~98_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[30]~101_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[30]~99_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[30]~100_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[30]~102_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[30]~103_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[30]~95_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[30]~93_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[30]~92_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[30]~94_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[30]~96_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~6_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~7_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[30]~90_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[30]~556_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[30]~91_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[30]~97_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[30]~104_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~14_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~15_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~16_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~17_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[29]~113_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[29]~108_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[29]~109_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[29]~110_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[29]~107_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[29]~111_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[29]~105_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[29]~557_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~12_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~13_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[29]~106_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[29]~112_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[29]~116_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[29]~114_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[29]~115_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[29]~117_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[29]~118_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[29]~119_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~20_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~21_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~22_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~23_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[28]~128_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[28]~132_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[28]~131_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[28]~130_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[28]~129_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[28]~133_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[28]~125_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[28]~123_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[28]~124_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[28]~122_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[28]~126_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~18_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~19_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[28]~120_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[28]~558_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[28]~121_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[28]~127_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[28]~134_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~26_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~27_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~28_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~29_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[27]~143_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[27]~138_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[27]~140_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[27]~137_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[27]~139_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[27]~141_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[27]~135_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[27]~559_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~24_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~25_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[27]~136_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[27]~142_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[27]~144_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[27]~145_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[27]~146_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[27]~147_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[27]~148_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[27]~149_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[26]~155_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[26]~154_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[26]~153_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[26]~152_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[26]~156_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~30_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~31_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[26]~150_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[26]~560_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[26]~151_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[26]~157_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[26]~161_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[26]~159_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[26]~160_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[26]~162_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[26]~163_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~32_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~33_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~34_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~35_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[26]~158_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[26]~164_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~36_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~37_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[25]~165_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[25]~561_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[25]~166_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[25]~168_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[25]~167_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[25]~170_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[25]~169_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[25]~171_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[25]~172_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~38_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~39_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~40_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~41_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[25]~173_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[25]~175_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[25]~176_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[25]~174_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[25]~177_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[25]~178_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[25]~179_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[24]~190_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[24]~191_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[24]~189_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[24]~192_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[24]~193_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~46_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~47_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~44_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~45_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[24]~188_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[24]~182_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[24]~184_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[24]~185_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[24]~183_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[24]~186_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~42_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~43_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[24]~180_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[24]~562_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[24]~181_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[24]~187_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[24]~194_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~50_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~51_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~52_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~53_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[23]~203_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[23]~199_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[23]~197_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[23]~200_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[23]~198_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[23]~201_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~48_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~49_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[23]~195_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[23]~563_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[23]~196_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[23]~202_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[23]~205_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[23]~204_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[23]~206_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[23]~207_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[23]~208_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[23]~209_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~56_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~57_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~58_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~59_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[22]~218_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[22]~221_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[22]~220_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[22]~222_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[22]~219_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[22]~223_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[22]~215_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[22]~214_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[22]~212_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[22]~213_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[22]~216_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[22]~210_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[22]~564_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~54_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~55_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[22]~211_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[22]~217_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[22]~224_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[21]~235_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[21]~234_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[21]~236_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[21]~237_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[21]~238_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~60_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~61_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[21]~225_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[21]~565_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[21]~226_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[21]~230_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[21]~229_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[21]~227_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[21]~228_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[21]~231_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[21]~232_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~62_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~63_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~64_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~65_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[21]~233_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[21]~239_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~66_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~67_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[20]~240_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[20]~566_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[20]~241_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[20]~242_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[20]~244_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[20]~245_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[20]~243_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[20]~246_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[20]~247_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~70_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~71_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~68_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~69_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[20]~248_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[20]~249_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[20]~252_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[20]~250_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[20]~251_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[20]~253_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[20]~254_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~76_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~77_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~74_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~75_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[19]~263_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[19]~265_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[19]~264_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[19]~266_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[19]~267_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[19]~268_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~72_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~73_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[19]~255_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[19]~567_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[19]~256_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[19]~260_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[19]~257_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[19]~258_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[19]~259_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[19]~261_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[19]~262_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[19]~269_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[18]~280_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[18]~282_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[18]~281_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[18]~279_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[18]~283_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~82_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~83_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~80_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~81_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[18]~278_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[18]~272_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[18]~275_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[18]~273_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[18]~274_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[18]~276_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~78_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~79_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[18]~270_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[18]~568_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[18]~271_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[18]~277_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[18]~284_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[17]~295_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[17]~297_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[17]~296_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[17]~294_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[17]~298_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~86_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~87_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~88_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~89_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[17]~293_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[17]~288_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[17]~287_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[17]~290_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[17]~289_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[17]~291_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[17]~285_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[17]~569_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~84_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~85_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[17]~286_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[17]~292_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[17]~299_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[16]~310_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[16]~312_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[16]~311_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[16]~309_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[16]~313_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~92_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~93_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~94_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~95_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[16]~308_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[16]~300_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[16]~570_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~90_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~91_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[16]~301_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[16]~303_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[16]~304_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[16]~305_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[16]~302_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[16]~306_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[16]~307_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[16]~314_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[15]~320_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[15]~318_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[15]~317_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[15]~319_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[15]~321_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~96_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~97_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[15]~315_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[15]~571_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[15]~316_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[15]~322_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~100_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~101_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~98_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~99_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[15]~323_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[15]~326_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[15]~325_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[15]~327_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[15]~324_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[15]~328_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[15]~329_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~106_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~107_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~104_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~105_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[14]~338_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[14]~341_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[14]~342_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[14]~340_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[14]~339_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[14]~343_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[14]~332_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[14]~333_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[14]~335_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[14]~334_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[14]~336_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~102_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~103_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[14]~330_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[14]~572_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[14]~331_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[14]~337_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[14]~344_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[13]~348_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[13]~349_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[13]~350_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[13]~347_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[13]~351_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[13]~345_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[13]~573_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~108_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~109_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[13]~346_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[13]~352_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~110_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~111_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~112_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~113_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[13]~353_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[13]~355_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[13]~357_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[13]~356_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[13]~354_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[13]~358_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[13]~359_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~116_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~117_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~118_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~119_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[12]~368_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[12]~372_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[12]~371_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[12]~369_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[12]~370_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[12]~373_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~114_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~115_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[12]~360_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[12]~574_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[12]~361_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[12]~365_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[12]~362_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[12]~363_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[12]~364_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[12]~366_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[12]~367_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[12]~374_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[11]~384_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[11]~386_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[11]~387_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[11]~385_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[11]~388_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~124_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~125_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~122_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~123_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[11]~383_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~120_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~121_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[11]~375_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[11]~575_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[11]~376_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[11]~380_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[11]~379_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[11]~377_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[11]~378_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[11]~381_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[11]~382_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[11]~389_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~130_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~131_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~128_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~129_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[10]~398_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[10]~399_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[10]~402_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[10]~400_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[10]~401_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[10]~403_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[10]~395_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[10]~392_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[10]~393_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[10]~394_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[10]~396_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~126_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~127_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[10]~390_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[10]~576_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[10]~391_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[10]~397_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[10]~404_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~134_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~135_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~136_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~137_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[9]~413_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[9]~414_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[9]~416_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[9]~417_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[9]~415_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[9]~418_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[9]~410_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[9]~408_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[9]~409_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[9]~407_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[9]~411_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[9]~405_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[9]~577_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~132_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~133_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[9]~406_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[9]~412_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[9]~419_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~140_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~141_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~142_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~143_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[8]~428_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[8]~430_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[8]~432_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[8]~431_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[8]~429_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[8]~433_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~138_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~139_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[8]~420_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[8]~578_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[8]~421_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[8]~423_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[8]~424_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[8]~422_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[8]~425_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[8]~426_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[8]~427_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[8]~434_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[7]~438_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[7]~439_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[7]~440_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[7]~437_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[7]~441_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~144_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~145_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[7]~435_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[7]~579_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[7]~436_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[7]~442_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~148_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~149_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~146_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~147_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[7]~443_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[7]~447_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[7]~444_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[7]~445_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[7]~446_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[7]~448_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[7]~449_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[6]~462_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[6]~460_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[6]~459_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[6]~461_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[6]~463_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~154_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~155_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~152_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~153_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[6]~458_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[6]~454_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[6]~453_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[6]~455_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[6]~452_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[6]~456_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~150_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~151_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[6]~450_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[6]~580_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[6]~451_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[6]~457_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[6]~464_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[5]~477_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[5]~476_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[5]~474_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[5]~475_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[5]~478_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[5]~468_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[5]~469_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[5]~467_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[5]~470_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[5]~471_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~156_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~157_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[5]~465_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[5]~581_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[5]~466_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[5]~472_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~160_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~161_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~158_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~159_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[5]~473_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[5]~479_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[4]~483_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[4]~482_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[4]~484_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[4]~485_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[4]~486_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~162_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~163_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[4]~480_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[4]~582_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[4]~481_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[4]~487_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[4]~492_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[4]~491_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[4]~490_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[4]~489_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[4]~493_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~166_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~167_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~164_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~165_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[4]~488_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[4]~494_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[3]~504_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[3]~505_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[3]~506_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[3]~507_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[3]~508_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~172_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~173_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~170_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~171_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[3]~503_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[3]~498_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[3]~499_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[3]~497_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[3]~500_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[3]~501_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[3]~495_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[3]~583_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~168_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~169_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[3]~496_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[3]~502_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[3]~509_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[2]~519_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[2]~521_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[2]~520_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[2]~522_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[2]~523_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[2]~514_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[2]~513_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[2]~515_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[2]~512_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[2]~516_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[2]~510_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[2]~584_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~174_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~175_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[2]~511_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[2]~517_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~178_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~179_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~176_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~177_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[2]~518_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[2]~524_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~182_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~183_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~184_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~185_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[1]~533_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[1]~528_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[1]~530_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[1]~529_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[1]~527_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[1]~531_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~180_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~181_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[1]~525_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[1]~585_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[1]~526_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[1]~532_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[1]~537_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[1]~535_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[1]~534_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[1]~536_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[1]~538_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[1]~539_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~190_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~191_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~188_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~189_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[0]~548_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[0]~542_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[0]~545_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[0]~544_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[0]~543_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[0]~546_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[0]~540_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[0]~586_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~186_combout ;
wire \inst34|LPM_MUX_component|auto_generated|_~187_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[0]~541_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[0]~547_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[0]~550_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[0]~549_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[0]~551_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[0]~552_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[0]~553_combout ;
wire \inst34|LPM_MUX_component|auto_generated|result_node[0]~554_combout ;
wire [3:0] \inst36|LPM_DECODE_component|auto_generated|w_anode98w ;
wire [3:0] \inst36|LPM_DECODE_component|auto_generated|w_anode88w ;
wire [3:0] \inst36|LPM_DECODE_component|auto_generated|w_anode78w ;
wire [3:0] \inst36|LPM_DECODE_component|auto_generated|w_anode68w ;
wire [3:0] \inst36|LPM_DECODE_component|auto_generated|w_anode58w ;
wire [3:0] \inst36|LPM_DECODE_component|auto_generated|w_anode48w ;
wire [3:0] \inst36|LPM_DECODE_component|auto_generated|w_anode3w ;
wire [3:0] \inst36|LPM_DECODE_component|auto_generated|w_anode38w ;
wire [3:0] \inst36|LPM_DECODE_component|auto_generated|w_anode381w ;
wire [3:0] \inst36|LPM_DECODE_component|auto_generated|w_anode371w ;
wire [3:0] \inst36|LPM_DECODE_component|auto_generated|w_anode361w ;
wire [3:0] \inst36|LPM_DECODE_component|auto_generated|w_anode351w ;
wire [3:0] \inst36|LPM_DECODE_component|auto_generated|w_anode341w ;
wire [3:0] \inst36|LPM_DECODE_component|auto_generated|w_anode331w ;
wire [3:0] \inst36|LPM_DECODE_component|auto_generated|w_anode133w ;
wire [3:0] \inst36|LPM_DECODE_component|auto_generated|w_anode153w ;
wire [3:0] \inst36|LPM_DECODE_component|auto_generated|w_anode143w ;
wire [3:0] \inst36|LPM_DECODE_component|auto_generated|w_anode267w ;
wire [3:0] \inst36|LPM_DECODE_component|auto_generated|w_anode277w ;
wire [3:0] \inst36|LPM_DECODE_component|auto_generated|w_anode287w ;
wire [3:0] \inst36|LPM_DECODE_component|auto_generated|w_anode310w ;
wire [3:0] \inst36|LPM_DECODE_component|auto_generated|w_anode321w ;
wire [3:0] \inst36|LPM_DECODE_component|auto_generated|w_anode163w ;
wire [3:0] \inst36|LPM_DECODE_component|auto_generated|w_anode183w ;
wire [3:0] \inst36|LPM_DECODE_component|auto_generated|w_anode173w ;
wire [3:0] \inst36|LPM_DECODE_component|auto_generated|w_anode193w ;
wire [3:0] \inst36|LPM_DECODE_component|auto_generated|w_anode237w ;
wire [3:0] \inst36|LPM_DECODE_component|auto_generated|w_anode247w ;
wire [3:0] \inst36|LPM_DECODE_component|auto_generated|w_anode227w ;
wire [3:0] \inst36|LPM_DECODE_component|auto_generated|w_anode216w ;
wire [3:0] \inst36|LPM_DECODE_component|auto_generated|w_anode257w ;
wire [3:0] \inst36|LPM_DECODE_component|auto_generated|w_anode122w ;


// Location: IOOBUF_X7_Y41_N16
cycloneiv_io_obuf \Aout[31]~output (
	.i(\inst33|LPM_MUX_component|auto_generated|result_node[31]~89_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[31]~output .bus_hold = "false";
defparam \Aout[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y9_N9
cycloneiv_io_obuf \Aout[30]~output (
	.i(\inst33|LPM_MUX_component|auto_generated|result_node[30]~104_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[30]~output .bus_hold = "false";
defparam \Aout[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y41_N9
cycloneiv_io_obuf \Aout[29]~output (
	.i(\inst33|LPM_MUX_component|auto_generated|result_node[29]~119_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[29]~output .bus_hold = "false";
defparam \Aout[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N2
cycloneiv_io_obuf \Aout[28]~output (
	.i(\inst33|LPM_MUX_component|auto_generated|result_node[28]~134_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[28]~output .bus_hold = "false";
defparam \Aout[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y41_N9
cycloneiv_io_obuf \Aout[27]~output (
	.i(\inst33|LPM_MUX_component|auto_generated|result_node[27]~149_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[27]~output .bus_hold = "false";
defparam \Aout[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y10_N9
cycloneiv_io_obuf \Aout[26]~output (
	.i(\inst33|LPM_MUX_component|auto_generated|result_node[26]~164_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[26]~output .bus_hold = "false";
defparam \Aout[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N23
cycloneiv_io_obuf \Aout[25]~output (
	.i(\inst33|LPM_MUX_component|auto_generated|result_node[25]~179_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[25]~output .bus_hold = "false";
defparam \Aout[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y13_N9
cycloneiv_io_obuf \Aout[24]~output (
	.i(\inst33|LPM_MUX_component|auto_generated|result_node[24]~194_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[24]~output .bus_hold = "false";
defparam \Aout[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y30_N9
cycloneiv_io_obuf \Aout[23]~output (
	.i(\inst33|LPM_MUX_component|auto_generated|result_node[23]~209_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[23]~output .bus_hold = "false";
defparam \Aout[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y41_N9
cycloneiv_io_obuf \Aout[22]~output (
	.i(\inst33|LPM_MUX_component|auto_generated|result_node[22]~224_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[22]~output .bus_hold = "false";
defparam \Aout[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N23
cycloneiv_io_obuf \Aout[21]~output (
	.i(\inst33|LPM_MUX_component|auto_generated|result_node[21]~239_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[21]~output .bus_hold = "false";
defparam \Aout[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y41_N23
cycloneiv_io_obuf \Aout[20]~output (
	.i(\inst33|LPM_MUX_component|auto_generated|result_node[20]~254_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[20]~output .bus_hold = "false";
defparam \Aout[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y41_N9
cycloneiv_io_obuf \Aout[19]~output (
	.i(\inst33|LPM_MUX_component|auto_generated|result_node[19]~269_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[19]~output .bus_hold = "false";
defparam \Aout[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y32_N16
cycloneiv_io_obuf \Aout[18]~output (
	.i(\inst33|LPM_MUX_component|auto_generated|result_node[18]~284_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[18]~output .bus_hold = "false";
defparam \Aout[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y31_N2
cycloneiv_io_obuf \Aout[17]~output (
	.i(\inst33|LPM_MUX_component|auto_generated|result_node[17]~299_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[17]~output .bus_hold = "false";
defparam \Aout[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N2
cycloneiv_io_obuf \Aout[16]~output (
	.i(\inst33|LPM_MUX_component|auto_generated|result_node[16]~314_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[16]~output .bus_hold = "false";
defparam \Aout[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y41_N9
cycloneiv_io_obuf \Aout[15]~output (
	.i(\inst33|LPM_MUX_component|auto_generated|result_node[15]~329_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[15]~output .bus_hold = "false";
defparam \Aout[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N23
cycloneiv_io_obuf \Aout[14]~output (
	.i(\inst33|LPM_MUX_component|auto_generated|result_node[14]~344_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[14]~output .bus_hold = "false";
defparam \Aout[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneiv_io_obuf \Aout[13]~output (
	.i(\inst33|LPM_MUX_component|auto_generated|result_node[13]~359_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[13]~output .bus_hold = "false";
defparam \Aout[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y41_N2
cycloneiv_io_obuf \Aout[12]~output (
	.i(\inst33|LPM_MUX_component|auto_generated|result_node[12]~374_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[12]~output .bus_hold = "false";
defparam \Aout[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y41_N2
cycloneiv_io_obuf \Aout[11]~output (
	.i(\inst33|LPM_MUX_component|auto_generated|result_node[11]~389_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[11]~output .bus_hold = "false";
defparam \Aout[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y41_N2
cycloneiv_io_obuf \Aout[10]~output (
	.i(\inst33|LPM_MUX_component|auto_generated|result_node[10]~404_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[10]~output .bus_hold = "false";
defparam \Aout[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y32_N2
cycloneiv_io_obuf \Aout[9]~output (
	.i(\inst33|LPM_MUX_component|auto_generated|result_node[9]~419_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[9]~output .bus_hold = "false";
defparam \Aout[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y12_N9
cycloneiv_io_obuf \Aout[8]~output (
	.i(\inst33|LPM_MUX_component|auto_generated|result_node[8]~434_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[8]~output .bus_hold = "false";
defparam \Aout[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y41_N9
cycloneiv_io_obuf \Aout[7]~output (
	.i(\inst33|LPM_MUX_component|auto_generated|result_node[7]~449_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[7]~output .bus_hold = "false";
defparam \Aout[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneiv_io_obuf \Aout[6]~output (
	.i(\inst33|LPM_MUX_component|auto_generated|result_node[6]~464_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[6]~output .bus_hold = "false";
defparam \Aout[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N9
cycloneiv_io_obuf \Aout[5]~output (
	.i(\inst33|LPM_MUX_component|auto_generated|result_node[5]~479_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[5]~output .bus_hold = "false";
defparam \Aout[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y11_N9
cycloneiv_io_obuf \Aout[4]~output (
	.i(\inst33|LPM_MUX_component|auto_generated|result_node[4]~494_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[4]~output .bus_hold = "false";
defparam \Aout[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N2
cycloneiv_io_obuf \Aout[3]~output (
	.i(\inst33|LPM_MUX_component|auto_generated|result_node[3]~509_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[3]~output .bus_hold = "false";
defparam \Aout[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneiv_io_obuf \Aout[2]~output (
	.i(\inst33|LPM_MUX_component|auto_generated|result_node[2]~524_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[2]~output .bus_hold = "false";
defparam \Aout[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N16
cycloneiv_io_obuf \Aout[1]~output (
	.i(\inst33|LPM_MUX_component|auto_generated|result_node[1]~539_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[1]~output .bus_hold = "false";
defparam \Aout[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y41_N2
cycloneiv_io_obuf \Aout[0]~output (
	.i(\inst33|LPM_MUX_component|auto_generated|result_node[0]~554_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Aout[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Aout[0]~output .bus_hold = "false";
defparam \Aout[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N16
cycloneiv_io_obuf \Bout[31]~output (
	.i(\inst34|LPM_MUX_component|auto_generated|result_node[31]~89_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bout[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bout[31]~output .bus_hold = "false";
defparam \Bout[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneiv_io_obuf \Bout[30]~output (
	.i(\inst34|LPM_MUX_component|auto_generated|result_node[30]~104_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bout[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bout[30]~output .bus_hold = "false";
defparam \Bout[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y41_N2
cycloneiv_io_obuf \Bout[29]~output (
	.i(\inst34|LPM_MUX_component|auto_generated|result_node[29]~119_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bout[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bout[29]~output .bus_hold = "false";
defparam \Bout[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y10_N2
cycloneiv_io_obuf \Bout[28]~output (
	.i(\inst34|LPM_MUX_component|auto_generated|result_node[28]~134_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bout[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bout[28]~output .bus_hold = "false";
defparam \Bout[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneiv_io_obuf \Bout[27]~output (
	.i(\inst34|LPM_MUX_component|auto_generated|result_node[27]~149_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bout[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bout[27]~output .bus_hold = "false";
defparam \Bout[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cycloneiv_io_obuf \Bout[26]~output (
	.i(\inst34|LPM_MUX_component|auto_generated|result_node[26]~164_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bout[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bout[26]~output .bus_hold = "false";
defparam \Bout[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneiv_io_obuf \Bout[25]~output (
	.i(\inst34|LPM_MUX_component|auto_generated|result_node[25]~179_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bout[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bout[25]~output .bus_hold = "false";
defparam \Bout[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N9
cycloneiv_io_obuf \Bout[24]~output (
	.i(\inst34|LPM_MUX_component|auto_generated|result_node[24]~194_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bout[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bout[24]~output .bus_hold = "false";
defparam \Bout[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y32_N23
cycloneiv_io_obuf \Bout[23]~output (
	.i(\inst34|LPM_MUX_component|auto_generated|result_node[23]~209_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bout[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bout[23]~output .bus_hold = "false";
defparam \Bout[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y32_N9
cycloneiv_io_obuf \Bout[22]~output (
	.i(\inst34|LPM_MUX_component|auto_generated|result_node[22]~224_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bout[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bout[22]~output .bus_hold = "false";
defparam \Bout[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y23_N9
cycloneiv_io_obuf \Bout[21]~output (
	.i(\inst34|LPM_MUX_component|auto_generated|result_node[21]~239_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bout[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bout[21]~output .bus_hold = "false";
defparam \Bout[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y41_N2
cycloneiv_io_obuf \Bout[20]~output (
	.i(\inst34|LPM_MUX_component|auto_generated|result_node[20]~254_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bout[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bout[20]~output .bus_hold = "false";
defparam \Bout[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N16
cycloneiv_io_obuf \Bout[19]~output (
	.i(\inst34|LPM_MUX_component|auto_generated|result_node[19]~269_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bout[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bout[19]~output .bus_hold = "false";
defparam \Bout[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N9
cycloneiv_io_obuf \Bout[18]~output (
	.i(\inst34|LPM_MUX_component|auto_generated|result_node[18]~284_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bout[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bout[18]~output .bus_hold = "false";
defparam \Bout[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y41_N9
cycloneiv_io_obuf \Bout[17]~output (
	.i(\inst34|LPM_MUX_component|auto_generated|result_node[17]~299_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bout[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bout[17]~output .bus_hold = "false";
defparam \Bout[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y41_N23
cycloneiv_io_obuf \Bout[16]~output (
	.i(\inst34|LPM_MUX_component|auto_generated|result_node[16]~314_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bout[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bout[16]~output .bus_hold = "false";
defparam \Bout[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y41_N9
cycloneiv_io_obuf \Bout[15]~output (
	.i(\inst34|LPM_MUX_component|auto_generated|result_node[15]~329_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bout[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bout[15]~output .bus_hold = "false";
defparam \Bout[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y41_N9
cycloneiv_io_obuf \Bout[14]~output (
	.i(\inst34|LPM_MUX_component|auto_generated|result_node[14]~344_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bout[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bout[14]~output .bus_hold = "false";
defparam \Bout[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cycloneiv_io_obuf \Bout[13]~output (
	.i(\inst34|LPM_MUX_component|auto_generated|result_node[13]~359_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bout[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bout[13]~output .bus_hold = "false";
defparam \Bout[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N9
cycloneiv_io_obuf \Bout[12]~output (
	.i(\inst34|LPM_MUX_component|auto_generated|result_node[12]~374_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bout[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bout[12]~output .bus_hold = "false";
defparam \Bout[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y41_N2
cycloneiv_io_obuf \Bout[11]~output (
	.i(\inst34|LPM_MUX_component|auto_generated|result_node[11]~389_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bout[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bout[11]~output .bus_hold = "false";
defparam \Bout[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y11_N2
cycloneiv_io_obuf \Bout[10]~output (
	.i(\inst34|LPM_MUX_component|auto_generated|result_node[10]~404_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bout[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bout[10]~output .bus_hold = "false";
defparam \Bout[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N9
cycloneiv_io_obuf \Bout[9]~output (
	.i(\inst34|LPM_MUX_component|auto_generated|result_node[9]~419_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bout[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bout[9]~output .bus_hold = "false";
defparam \Bout[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y41_N16
cycloneiv_io_obuf \Bout[8]~output (
	.i(\inst34|LPM_MUX_component|auto_generated|result_node[8]~434_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bout[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bout[8]~output .bus_hold = "false";
defparam \Bout[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y41_N2
cycloneiv_io_obuf \Bout[7]~output (
	.i(\inst34|LPM_MUX_component|auto_generated|result_node[7]~449_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bout[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bout[7]~output .bus_hold = "false";
defparam \Bout[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y9_N2
cycloneiv_io_obuf \Bout[6]~output (
	.i(\inst34|LPM_MUX_component|auto_generated|result_node[6]~464_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bout[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bout[6]~output .bus_hold = "false";
defparam \Bout[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N16
cycloneiv_io_obuf \Bout[5]~output (
	.i(\inst34|LPM_MUX_component|auto_generated|result_node[5]~479_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bout[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bout[5]~output .bus_hold = "false";
defparam \Bout[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneiv_io_obuf \Bout[4]~output (
	.i(\inst34|LPM_MUX_component|auto_generated|result_node[4]~494_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bout[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bout[4]~output .bus_hold = "false";
defparam \Bout[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cycloneiv_io_obuf \Bout[3]~output (
	.i(\inst34|LPM_MUX_component|auto_generated|result_node[3]~509_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bout[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bout[3]~output .bus_hold = "false";
defparam \Bout[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y41_N9
cycloneiv_io_obuf \Bout[2]~output (
	.i(\inst34|LPM_MUX_component|auto_generated|result_node[2]~524_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bout[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bout[2]~output .bus_hold = "false";
defparam \Bout[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y41_N2
cycloneiv_io_obuf \Bout[1]~output (
	.i(\inst34|LPM_MUX_component|auto_generated|result_node[1]~539_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bout[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bout[1]~output .bus_hold = "false";
defparam \Bout[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y31_N9
cycloneiv_io_obuf \Bout[0]~output (
	.i(\inst34|LPM_MUX_component|auto_generated|result_node[0]~554_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bout[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bout[0]~output .bus_hold = "false";
defparam \Bout[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N8
cycloneiv_io_ibuf \ARegAddr[1]~input (
	.i(ARegAddr[1]),
	.ibar(gnd),
	.o(\ARegAddr[1]~input_o ));
// synopsys translate_off
defparam \ARegAddr[1]~input .bus_hold = "false";
defparam \ARegAddr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N1
cycloneiv_io_ibuf \ARegAddr[0]~input (
	.i(ARegAddr[0]),
	.ibar(gnd),
	.o(\ARegAddr[0]~input_o ));
// synopsys translate_off
defparam \ARegAddr[0]~input .bus_hold = "false";
defparam \ARegAddr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N15
cycloneiv_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneiv_clkctrl \CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK~inputclkctrl .clock_type = "global clock";
defparam \CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N8
cycloneiv_io_ibuf \WRITE_VAL[31]~input (
	.i(WRITE_VAL[31]),
	.ibar(gnd),
	.o(\WRITE_VAL[31]~input_o ));
// synopsys translate_off
defparam \WRITE_VAL[31]~input .bus_hold = "false";
defparam \WRITE_VAL[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y41_N22
cycloneiv_io_ibuf \WriteAddr[4]~input (
	.i(WriteAddr[4]),
	.ibar(gnd),
	.o(\WriteAddr[4]~input_o ));
// synopsys translate_off
defparam \WriteAddr[4]~input .bus_hold = "false";
defparam \WriteAddr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N8
cycloneiv_io_ibuf \WB_EN~input (
	.i(WB_EN),
	.ibar(gnd),
	.o(\WB_EN~input_o ));
// synopsys translate_off
defparam \WB_EN~input .bus_hold = "false";
defparam \WB_EN~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
cycloneiv_io_ibuf \WriteAddr[3]~input (
	.i(WriteAddr[3]),
	.ibar(gnd),
	.o(\WriteAddr[3]~input_o ));
// synopsys translate_off
defparam \WriteAddr[3]~input .bus_hold = "false";
defparam \WriteAddr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N4
cycloneiv_lcell_comb \inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~1 (
// Equation(s):
// \inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~1_combout  = (\WriteAddr[4]~input_o  & (\WB_EN~input_o  & !\WriteAddr[3]~input_o ))

	.dataa(\WriteAddr[4]~input_o ),
	.datab(\WB_EN~input_o ),
	.datac(gnd),
	.datad(\WriteAddr[3]~input_o ),
	.cin(gnd),
	.combout(\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~1 .lut_mask = 16'h0088;
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N8
cycloneiv_io_ibuf \WriteAddr[1]~input (
	.i(WriteAddr[1]),
	.ibar(gnd),
	.o(\WriteAddr[1]~input_o ));
// synopsys translate_off
defparam \WriteAddr[1]~input .bus_hold = "false";
defparam \WriteAddr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
cycloneiv_io_ibuf \WriteAddr[2]~input (
	.i(WriteAddr[2]),
	.ibar(gnd),
	.o(\WriteAddr[2]~input_o ));
// synopsys translate_off
defparam \WriteAddr[2]~input .bus_hold = "false";
defparam \WriteAddr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y41_N8
cycloneiv_io_ibuf \WriteAddr[0]~input (
	.i(WriteAddr[0]),
	.ibar(gnd),
	.o(\WriteAddr[0]~input_o ));
// synopsys translate_off
defparam \WriteAddr[0]~input .bus_hold = "false";
defparam \WriteAddr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N8
cycloneiv_lcell_comb \inst36|LPM_DECODE_component|auto_generated|w_anode267w[3] (
// Equation(s):
// \inst36|LPM_DECODE_component|auto_generated|w_anode267w [3] = (\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~1_combout  & (!\WriteAddr[1]~input_o  & (\WriteAddr[2]~input_o  & \WriteAddr[0]~input_o )))

	.dataa(\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~1_combout ),
	.datab(\WriteAddr[1]~input_o ),
	.datac(\WriteAddr[2]~input_o ),
	.datad(\WriteAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst36|LPM_DECODE_component|auto_generated|w_anode267w [3]),
	.cout());
// synopsys translate_off
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode267w[3] .lut_mask = 16'h2000;
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode267w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N1
dffeas \inst35|bit31 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|bit31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|bit31 .is_wysiwyg = "true";
defparam \inst35|bit31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N26
cycloneiv_lcell_comb \inst36|LPM_DECODE_component|auto_generated|w_anode257w[3] (
// Equation(s):
// \inst36|LPM_DECODE_component|auto_generated|w_anode257w [3] = (\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~1_combout  & (!\WriteAddr[1]~input_o  & (\WriteAddr[2]~input_o  & !\WriteAddr[0]~input_o )))

	.dataa(\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~1_combout ),
	.datab(\WriteAddr[1]~input_o ),
	.datac(\WriteAddr[2]~input_o ),
	.datad(\WriteAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst36|LPM_DECODE_component|auto_generated|w_anode257w [3]),
	.cout());
// synopsys translate_off
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode257w[3] .lut_mask = 16'h0020;
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode257w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N3
dffeas \inst21|bit31 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|bit31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|bit31 .is_wysiwyg = "true";
defparam \inst21|bit31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~2 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~2_combout  = (\ARegAddr[1]~input_o  & (\ARegAddr[0]~input_o )) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & (\inst35|bit31~q )) # (!\ARegAddr[0]~input_o  & ((\inst21|bit31~q )))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst35|bit31~q ),
	.datad(\inst21|bit31~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~2 .lut_mask = 16'hD9C8;
defparam \inst33|LPM_MUX_component|auto_generated|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N12
cycloneiv_lcell_comb \inst36|LPM_DECODE_component|auto_generated|w_anode287w[3] (
// Equation(s):
// \inst36|LPM_DECODE_component|auto_generated|w_anode287w [3] = (\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~1_combout  & (\WriteAddr[1]~input_o  & (\WriteAddr[2]~input_o  & \WriteAddr[0]~input_o )))

	.dataa(\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~1_combout ),
	.datab(\WriteAddr[1]~input_o ),
	.datac(\WriteAddr[2]~input_o ),
	.datad(\WriteAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst36|LPM_DECODE_component|auto_generated|w_anode287w [3]),
	.cout());
// synopsys translate_off
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode287w[3] .lut_mask = 16'h8000;
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode287w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N3
dffeas \inst24|bit31 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|bit31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|bit31 .is_wysiwyg = "true";
defparam \inst24|bit31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N6
cycloneiv_lcell_comb \inst36|LPM_DECODE_component|auto_generated|w_anode277w[3] (
// Equation(s):
// \inst36|LPM_DECODE_component|auto_generated|w_anode277w [3] = (\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~1_combout  & (\WriteAddr[1]~input_o  & (\WriteAddr[2]~input_o  & !\WriteAddr[0]~input_o )))

	.dataa(\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~1_combout ),
	.datab(\WriteAddr[1]~input_o ),
	.datac(\WriteAddr[2]~input_o ),
	.datad(\WriteAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst36|LPM_DECODE_component|auto_generated|w_anode277w [3]),
	.cout());
// synopsys translate_off
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode277w[3] .lut_mask = 16'h0080;
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode277w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N1
dffeas \inst23|bit31 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|bit31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|bit31 .is_wysiwyg = "true";
defparam \inst23|bit31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~3 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~3_combout  = (\inst33|LPM_MUX_component|auto_generated|_~2_combout  & ((\inst24|bit31~q ) # ((!\ARegAddr[1]~input_o )))) # (!\inst33|LPM_MUX_component|auto_generated|_~2_combout  & (((\inst23|bit31~q  & 
// \ARegAddr[1]~input_o ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~2_combout ),
	.datab(\inst24|bit31~q ),
	.datac(\inst23|bit31~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~3 .lut_mask = 16'hD8AA;
defparam \inst33|LPM_MUX_component|auto_generated|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y15_N1
cycloneiv_io_ibuf \ARegAddr[3]~input (
	.i(ARegAddr[3]),
	.ibar(gnd),
	.o(\ARegAddr[3]~input_o ));
// synopsys translate_off
defparam \ARegAddr[3]~input .bus_hold = "false";
defparam \ARegAddr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N1
cycloneiv_io_ibuf \ARegAddr[2]~input (
	.i(ARegAddr[2]),
	.ibar(gnd),
	.o(\ARegAddr[2]~input_o ));
// synopsys translate_off
defparam \ARegAddr[2]~input .bus_hold = "false";
defparam \ARegAddr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y18_N1
cycloneiv_io_ibuf \ARegAddr[4]~input (
	.i(ARegAddr[4]),
	.ibar(gnd),
	.o(\ARegAddr[4]~input_o ));
// synopsys translate_off
defparam \ARegAddr[4]~input .bus_hold = "false";
defparam \ARegAddr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[31]~77 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  = (!\ARegAddr[3]~input_o  & (\ARegAddr[2]~input_o  & \ARegAddr[4]~input_o ))

	.dataa(\ARegAddr[3]~input_o ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\ARegAddr[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~77 .lut_mask = 16'h4040;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N28
cycloneiv_lcell_comb \inst36|LPM_DECODE_component|auto_generated|w_anode247w[3] (
// Equation(s):
// \inst36|LPM_DECODE_component|auto_generated|w_anode247w [3] = (\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~1_combout  & (\WriteAddr[1]~input_o  & (!\WriteAddr[2]~input_o  & \WriteAddr[0]~input_o )))

	.dataa(\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~1_combout ),
	.datab(\WriteAddr[1]~input_o ),
	.datac(\WriteAddr[2]~input_o ),
	.datad(\WriteAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst36|LPM_DECODE_component|auto_generated|w_anode247w [3]),
	.cout());
// synopsys translate_off
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode247w[3] .lut_mask = 16'h0800;
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode247w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N27
dffeas \inst20|bit31 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|bit31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|bit31 .is_wysiwyg = "true";
defparam \inst20|bit31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N0
cycloneiv_lcell_comb \inst36|LPM_DECODE_component|auto_generated|w_anode227w[3] (
// Equation(s):
// \inst36|LPM_DECODE_component|auto_generated|w_anode227w [3] = (\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~1_combout  & (!\WriteAddr[1]~input_o  & (!\WriteAddr[2]~input_o  & \WriteAddr[0]~input_o )))

	.dataa(\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~1_combout ),
	.datab(\WriteAddr[1]~input_o ),
	.datac(\WriteAddr[2]~input_o ),
	.datad(\WriteAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst36|LPM_DECODE_component|auto_generated|w_anode227w [3]),
	.cout());
// synopsys translate_off
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode227w[3] .lut_mask = 16'h0200;
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode227w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N1
dffeas \inst18|bit31 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|bit31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|bit31 .is_wysiwyg = "true";
defparam \inst18|bit31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N18
cycloneiv_lcell_comb \inst36|LPM_DECODE_component|auto_generated|w_anode216w[3] (
// Equation(s):
// \inst36|LPM_DECODE_component|auto_generated|w_anode216w [3] = (\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~1_combout  & (!\WriteAddr[1]~input_o  & (!\WriteAddr[2]~input_o  & !\WriteAddr[0]~input_o )))

	.dataa(\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~1_combout ),
	.datab(\WriteAddr[1]~input_o ),
	.datac(\WriteAddr[2]~input_o ),
	.datad(\WriteAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst36|LPM_DECODE_component|auto_generated|w_anode216w [3]),
	.cout());
// synopsys translate_off
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode216w[3] .lut_mask = 16'h0002;
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode216w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N3
dffeas \inst17|bit31 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|bit31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|bit31 .is_wysiwyg = "true";
defparam \inst17|bit31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~4 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~4_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o ) # ((\inst18|bit31~q )))) # (!\ARegAddr[0]~input_o  & (!\ARegAddr[1]~input_o  & ((\inst17|bit31~q ))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst18|bit31~q ),
	.datad(\inst17|bit31~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~4 .lut_mask = 16'hB9A8;
defparam \inst33|LPM_MUX_component|auto_generated|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N22
cycloneiv_lcell_comb \inst36|LPM_DECODE_component|auto_generated|w_anode237w[3] (
// Equation(s):
// \inst36|LPM_DECODE_component|auto_generated|w_anode237w [3] = (\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~1_combout  & (\WriteAddr[1]~input_o  & (!\WriteAddr[2]~input_o  & !\WriteAddr[0]~input_o )))

	.dataa(\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~1_combout ),
	.datab(\WriteAddr[1]~input_o ),
	.datac(\WriteAddr[2]~input_o ),
	.datad(\WriteAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst36|LPM_DECODE_component|auto_generated|w_anode237w [3]),
	.cout());
// synopsys translate_off
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode237w[3] .lut_mask = 16'h0008;
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode237w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N9
dffeas \inst19|bit31 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|bit31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|bit31 .is_wysiwyg = "true";
defparam \inst19|bit31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~5 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~5_combout  = (\inst33|LPM_MUX_component|auto_generated|_~4_combout  & ((\inst20|bit31~q ) # ((!\ARegAddr[1]~input_o )))) # (!\inst33|LPM_MUX_component|auto_generated|_~4_combout  & (((\inst19|bit31~q  & 
// \ARegAddr[1]~input_o ))))

	.dataa(\inst20|bit31~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~4_combout ),
	.datac(\inst19|bit31~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~5 .lut_mask = 16'hB8CC;
defparam \inst33|LPM_MUX_component|auto_generated|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N2
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[31]~76 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  = (!\ARegAddr[3]~input_o  & (!\ARegAddr[2]~input_o  & \ARegAddr[4]~input_o ))

	.dataa(\ARegAddr[3]~input_o ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\ARegAddr[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~76 .lut_mask = 16'h1010;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N30
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[31]~78 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[31]~78_combout  = (\inst33|LPM_MUX_component|auto_generated|_~3_combout  & ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|_~5_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout )))) # (!\inst33|LPM_MUX_component|auto_generated|_~3_combout  & (((\inst33|LPM_MUX_component|auto_generated|_~5_combout  & 
// \inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~3_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|_~5_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[31]~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~78 .lut_mask = 16'hF888;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[31]~79 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout  = (\ARegAddr[4]~input_o  & \ARegAddr[3]~input_o )

	.dataa(\ARegAddr[4]~input_o ),
	.datab(gnd),
	.datac(\ARegAddr[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~79 .lut_mask = 16'hA0A0;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N0
cycloneiv_lcell_comb \inst36|LPM_DECODE_component|auto_generated|w_anode3w[3] (
// Equation(s):
// \inst36|LPM_DECODE_component|auto_generated|w_anode3w [3] = (!\WriteAddr[4]~input_o  & (\WB_EN~input_o  & !\WriteAddr[3]~input_o ))

	.dataa(\WriteAddr[4]~input_o ),
	.datab(\WB_EN~input_o ),
	.datac(gnd),
	.datad(\WriteAddr[3]~input_o ),
	.cin(gnd),
	.combout(\inst36|LPM_DECODE_component|auto_generated|w_anode3w [3]),
	.cout());
// synopsys translate_off
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode3w[3] .lut_mask = 16'h0044;
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode3w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N30
cycloneiv_lcell_comb \inst36|LPM_DECODE_component|auto_generated|w_anode98w[3] (
// Equation(s):
// \inst36|LPM_DECODE_component|auto_generated|w_anode98w [3] = (\WriteAddr[2]~input_o  & (\inst36|LPM_DECODE_component|auto_generated|w_anode3w [3] & (\WriteAddr[1]~input_o  & \WriteAddr[0]~input_o )))

	.dataa(\WriteAddr[2]~input_o ),
	.datab(\inst36|LPM_DECODE_component|auto_generated|w_anode3w [3]),
	.datac(\WriteAddr[1]~input_o ),
	.datad(\WriteAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst36|LPM_DECODE_component|auto_generated|w_anode98w [3]),
	.cout());
// synopsys translate_off
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode98w[3] .lut_mask = 16'h8000;
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode98w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N9
dffeas \inst8|bit31 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|bit31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|bit31 .is_wysiwyg = "true";
defparam \inst8|bit31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N24
cycloneiv_lcell_comb \inst36|LPM_DECODE_component|auto_generated|w_anode88w[3] (
// Equation(s):
// \inst36|LPM_DECODE_component|auto_generated|w_anode88w [3] = (\WriteAddr[2]~input_o  & (\inst36|LPM_DECODE_component|auto_generated|w_anode3w [3] & (\WriteAddr[1]~input_o  & !\WriteAddr[0]~input_o )))

	.dataa(\WriteAddr[2]~input_o ),
	.datab(\inst36|LPM_DECODE_component|auto_generated|w_anode3w [3]),
	.datac(\WriteAddr[1]~input_o ),
	.datad(\WriteAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst36|LPM_DECODE_component|auto_generated|w_anode88w [3]),
	.cout());
// synopsys translate_off
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode88w[3] .lut_mask = 16'h0080;
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode88w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N17
dffeas \inst7|bit31 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode88w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bit31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bit31 .is_wysiwyg = "true";
defparam \inst7|bit31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N2
cycloneiv_lcell_comb \inst36|LPM_DECODE_component|auto_generated|w_anode78w[3] (
// Equation(s):
// \inst36|LPM_DECODE_component|auto_generated|w_anode78w [3] = (\WriteAddr[2]~input_o  & (\inst36|LPM_DECODE_component|auto_generated|w_anode3w [3] & (!\WriteAddr[1]~input_o  & \WriteAddr[0]~input_o )))

	.dataa(\WriteAddr[2]~input_o ),
	.datab(\inst36|LPM_DECODE_component|auto_generated|w_anode3w [3]),
	.datac(\WriteAddr[1]~input_o ),
	.datad(\WriteAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst36|LPM_DECODE_component|auto_generated|w_anode78w [3]),
	.cout());
// synopsys translate_off
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode78w[3] .lut_mask = 16'h0800;
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode78w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N1
dffeas \inst6|bit31 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|bit31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|bit31 .is_wysiwyg = "true";
defparam \inst6|bit31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N20
cycloneiv_lcell_comb \inst36|LPM_DECODE_component|auto_generated|w_anode68w[3] (
// Equation(s):
// \inst36|LPM_DECODE_component|auto_generated|w_anode68w [3] = (\WriteAddr[2]~input_o  & (\inst36|LPM_DECODE_component|auto_generated|w_anode3w [3] & (!\WriteAddr[1]~input_o  & !\WriteAddr[0]~input_o )))

	.dataa(\WriteAddr[2]~input_o ),
	.datab(\inst36|LPM_DECODE_component|auto_generated|w_anode3w [3]),
	.datac(\WriteAddr[1]~input_o ),
	.datad(\WriteAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst36|LPM_DECODE_component|auto_generated|w_anode68w [3]),
	.cout());
// synopsys translate_off
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode68w[3] .lut_mask = 16'h0008;
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode68w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N27
dffeas \inst5|bit31 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|bit31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|bit31 .is_wysiwyg = "true";
defparam \inst5|bit31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~0 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~0_combout  = (\ARegAddr[1]~input_o  & (\ARegAddr[0]~input_o )) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & (\inst6|bit31~q )) # (!\ARegAddr[0]~input_o  & ((\inst5|bit31~q )))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst6|bit31~q ),
	.datad(\inst5|bit31~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~0 .lut_mask = 16'hD9C8;
defparam \inst33|LPM_MUX_component|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~1 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~1_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~0_combout  & (\inst8|bit31~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~0_combout  & ((\inst7|bit31~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~0_combout ))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\inst8|bit31~q ),
	.datac(\inst7|bit31~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~0_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~1 .lut_mask = 16'hDDA0;
defparam \inst33|LPM_MUX_component|auto_generated|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N4
cycloneiv_lcell_comb \inst36|LPM_DECODE_component|auto_generated|w_anode48w[3] (
// Equation(s):
// \inst36|LPM_DECODE_component|auto_generated|w_anode48w [3] = (!\WriteAddr[2]~input_o  & (\inst36|LPM_DECODE_component|auto_generated|w_anode3w [3] & (\WriteAddr[1]~input_o  & !\WriteAddr[0]~input_o )))

	.dataa(\WriteAddr[2]~input_o ),
	.datab(\inst36|LPM_DECODE_component|auto_generated|w_anode3w [3]),
	.datac(\WriteAddr[1]~input_o ),
	.datad(\WriteAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst36|LPM_DECODE_component|auto_generated|w_anode48w [3]),
	.cout());
// synopsys translate_off
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode48w[3] .lut_mask = 16'h0040;
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode48w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N19
dffeas \inst3|bit31 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|bit31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|bit31 .is_wysiwyg = "true";
defparam \inst3|bit31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N10
cycloneiv_lcell_comb \inst36|LPM_DECODE_component|auto_generated|w_anode38w[3] (
// Equation(s):
// \inst36|LPM_DECODE_component|auto_generated|w_anode38w [3] = (!\WriteAddr[2]~input_o  & (\inst36|LPM_DECODE_component|auto_generated|w_anode3w [3] & (!\WriteAddr[1]~input_o  & \WriteAddr[0]~input_o )))

	.dataa(\WriteAddr[2]~input_o ),
	.datab(\inst36|LPM_DECODE_component|auto_generated|w_anode3w [3]),
	.datac(\WriteAddr[1]~input_o ),
	.datad(\WriteAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst36|LPM_DECODE_component|auto_generated|w_anode38w [3]),
	.cout());
// synopsys translate_off
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode38w[3] .lut_mask = 16'h0400;
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode38w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N27
dffeas \inst2|bit31 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|bit31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|bit31 .is_wysiwyg = "true";
defparam \inst2|bit31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N16
cycloneiv_lcell_comb \inst36|LPM_DECODE_component|auto_generated|w_anode58w[3] (
// Equation(s):
// \inst36|LPM_DECODE_component|auto_generated|w_anode58w [3] = (!\WriteAddr[2]~input_o  & (\inst36|LPM_DECODE_component|auto_generated|w_anode3w [3] & (\WriteAddr[1]~input_o  & \WriteAddr[0]~input_o )))

	.dataa(\WriteAddr[2]~input_o ),
	.datab(\inst36|LPM_DECODE_component|auto_generated|w_anode3w [3]),
	.datac(\WriteAddr[1]~input_o ),
	.datad(\WriteAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst36|LPM_DECODE_component|auto_generated|w_anode58w [3]),
	.cout());
// synopsys translate_off
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode58w[3] .lut_mask = 16'h4000;
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode58w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N9
dffeas \inst4|bit31 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|bit31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|bit31 .is_wysiwyg = "true";
defparam \inst4|bit31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[31]~64 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[31]~64_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o  & ((\inst4|bit31~q ))) # (!\ARegAddr[1]~input_o  & (\inst2|bit31~q ))))

	.dataa(\inst2|bit31~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst4|bit31~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[31]~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~64 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N6
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[31]~555 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[31]~555_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~64_combout ) # ((\inst3|bit31~q  & (\ARegAddr[1]~input_o  & !\ARegAddr[0]~input_o )))

	.dataa(\inst3|bit31~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~64_combout ),
	.datac(\ARegAddr[1]~input_o ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[31]~555_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~555 .lut_mask = 16'hCCEC;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[31]~66 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[31]~66_combout  = (!\ARegAddr[3]~input_o  & ((\ARegAddr[2]~input_o  & (\inst33|LPM_MUX_component|auto_generated|_~1_combout )) # (!\ARegAddr[2]~input_o  & 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~555_combout )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~1_combout ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\ARegAddr[3]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~555_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[31]~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~66 .lut_mask = 16'h0B08;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N26
cycloneiv_lcell_comb \inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~0 (
// Equation(s):
// \inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~0_combout  = (!\WriteAddr[4]~input_o  & (\WB_EN~input_o  & \WriteAddr[3]~input_o ))

	.dataa(\WriteAddr[4]~input_o ),
	.datab(\WB_EN~input_o ),
	.datac(gnd),
	.datad(\WriteAddr[3]~input_o ),
	.cin(gnd),
	.combout(\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~0 .lut_mask = 16'h4400;
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cycloneiv_lcell_comb \inst36|LPM_DECODE_component|auto_generated|w_anode133w[3] (
// Equation(s):
// \inst36|LPM_DECODE_component|auto_generated|w_anode133w [3] = (\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~0_combout  & (!\WriteAddr[2]~input_o  & (!\WriteAddr[1]~input_o  & \WriteAddr[0]~input_o )))

	.dataa(\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~0_combout ),
	.datab(\WriteAddr[2]~input_o ),
	.datac(\WriteAddr[1]~input_o ),
	.datad(\WriteAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst36|LPM_DECODE_component|auto_generated|w_anode133w [3]),
	.cout());
// synopsys translate_off
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode133w[3] .lut_mask = 16'h0200;
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode133w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N3
dffeas \inst10|bit31 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|bit31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|bit31 .is_wysiwyg = "true";
defparam \inst10|bit31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneiv_lcell_comb \inst36|LPM_DECODE_component|auto_generated|w_anode173w[3] (
// Equation(s):
// \inst36|LPM_DECODE_component|auto_generated|w_anode173w [3] = (\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~0_combout  & (\WriteAddr[2]~input_o  & (!\WriteAddr[1]~input_o  & \WriteAddr[0]~input_o )))

	.dataa(\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~0_combout ),
	.datab(\WriteAddr[2]~input_o ),
	.datac(\WriteAddr[1]~input_o ),
	.datad(\WriteAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst36|LPM_DECODE_component|auto_generated|w_anode173w [3]),
	.cout());
// synopsys translate_off
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode173w[3] .lut_mask = 16'h0800;
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode173w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N17
dffeas \inst14|bit31 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|bit31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|bit31 .is_wysiwyg = "true";
defparam \inst14|bit31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[31]~67 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout  = (!\ARegAddr[1]~input_o  & \ARegAddr[0]~input_o )

	.dataa(gnd),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\ARegAddr[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~67 .lut_mask = 16'h3030;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[31]~68 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[31]~68_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\ARegAddr[2]~input_o  & ((\inst14|bit31~q ))) # (!\ARegAddr[2]~input_o  & (\inst10|bit31~q ))))

	.dataa(\inst10|bit31~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst14|bit31~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[31]~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~68 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[31]~72 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout  = (\ARegAddr[0]~input_o  & \ARegAddr[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ARegAddr[0]~input_o ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~72 .lut_mask = 16'hF000;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneiv_lcell_comb \inst36|LPM_DECODE_component|auto_generated|w_anode193w[3] (
// Equation(s):
// \inst36|LPM_DECODE_component|auto_generated|w_anode193w [3] = (\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~0_combout  & (\WriteAddr[2]~input_o  & (\WriteAddr[1]~input_o  & \WriteAddr[0]~input_o )))

	.dataa(\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~0_combout ),
	.datab(\WriteAddr[2]~input_o ),
	.datac(\WriteAddr[1]~input_o ),
	.datad(\WriteAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst36|LPM_DECODE_component|auto_generated|w_anode193w [3]),
	.cout());
// synopsys translate_off
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode193w[3] .lut_mask = 16'h8000;
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode193w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N25
dffeas \inst16|bit31 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|bit31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|bit31 .is_wysiwyg = "true";
defparam \inst16|bit31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N14
cycloneiv_lcell_comb \inst36|LPM_DECODE_component|auto_generated|w_anode153w[3] (
// Equation(s):
// \inst36|LPM_DECODE_component|auto_generated|w_anode153w [3] = (\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~0_combout  & (!\WriteAddr[2]~input_o  & (\WriteAddr[1]~input_o  & \WriteAddr[0]~input_o )))

	.dataa(\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~0_combout ),
	.datab(\WriteAddr[2]~input_o ),
	.datac(\WriteAddr[1]~input_o ),
	.datad(\WriteAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst36|LPM_DECODE_component|auto_generated|w_anode153w [3]),
	.cout());
// synopsys translate_off
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode153w[3] .lut_mask = 16'h2000;
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode153w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N11
dffeas \inst12|bit31 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|bit31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|bit31 .is_wysiwyg = "true";
defparam \inst12|bit31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[31]~73 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[31]~73_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\ARegAddr[2]~input_o  & (\inst16|bit31~q )) # (!\ARegAddr[2]~input_o  & ((\inst12|bit31~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst16|bit31~q ),
	.datad(\inst12|bit31~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[31]~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~73 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[31]~69 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout  = (!\ARegAddr[1]~input_o  & !\ARegAddr[0]~input_o )

	.dataa(\ARegAddr[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~69 .lut_mask = 16'h0055;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneiv_lcell_comb \inst36|LPM_DECODE_component|auto_generated|w_anode163w[3] (
// Equation(s):
// \inst36|LPM_DECODE_component|auto_generated|w_anode163w [3] = (\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~0_combout  & (\WriteAddr[2]~input_o  & (!\WriteAddr[1]~input_o  & !\WriteAddr[0]~input_o )))

	.dataa(\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~0_combout ),
	.datab(\WriteAddr[2]~input_o ),
	.datac(\WriteAddr[1]~input_o ),
	.datad(\WriteAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst36|LPM_DECODE_component|auto_generated|w_anode163w [3]),
	.cout());
// synopsys translate_off
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode163w[3] .lut_mask = 16'h0008;
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode163w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N3
dffeas \inst13|bit31 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|bit31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit31 .is_wysiwyg = "true";
defparam \inst13|bit31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneiv_lcell_comb \inst36|LPM_DECODE_component|auto_generated|w_anode122w[3] (
// Equation(s):
// \inst36|LPM_DECODE_component|auto_generated|w_anode122w [3] = (\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~0_combout  & (!\WriteAddr[2]~input_o  & (!\WriteAddr[1]~input_o  & !\WriteAddr[0]~input_o )))

	.dataa(\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~0_combout ),
	.datab(\WriteAddr[2]~input_o ),
	.datac(\WriteAddr[1]~input_o ),
	.datad(\WriteAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst36|LPM_DECODE_component|auto_generated|w_anode122w [3]),
	.cout());
// synopsys translate_off
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode122w[3] .lut_mask = 16'h0002;
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode122w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N13
dffeas \inst9|bit31 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|bit31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|bit31 .is_wysiwyg = "true";
defparam \inst9|bit31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[31]~70 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[31]~70_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\ARegAddr[2]~input_o  & (\inst13|bit31~q )) # (!\ARegAddr[2]~input_o  & ((\inst9|bit31~q )))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datac(\inst13|bit31~q ),
	.datad(\inst9|bit31~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[31]~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~70 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneiv_lcell_comb \inst36|LPM_DECODE_component|auto_generated|w_anode143w[3] (
// Equation(s):
// \inst36|LPM_DECODE_component|auto_generated|w_anode143w [3] = (\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~0_combout  & (!\WriteAddr[2]~input_o  & (\WriteAddr[1]~input_o  & !\WriteAddr[0]~input_o )))

	.dataa(\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~0_combout ),
	.datab(\WriteAddr[2]~input_o ),
	.datac(\WriteAddr[1]~input_o ),
	.datad(\WriteAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst36|LPM_DECODE_component|auto_generated|w_anode143w [3]),
	.cout());
// synopsys translate_off
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode143w[3] .lut_mask = 16'h0020;
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode143w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N11
dffeas \inst11|bit31 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|bit31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|bit31 .is_wysiwyg = "true";
defparam \inst11|bit31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneiv_lcell_comb \inst36|LPM_DECODE_component|auto_generated|w_anode183w[3] (
// Equation(s):
// \inst36|LPM_DECODE_component|auto_generated|w_anode183w [3] = (\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~0_combout  & (\WriteAddr[2]~input_o  & (\WriteAddr[1]~input_o  & !\WriteAddr[0]~input_o )))

	.dataa(\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~0_combout ),
	.datab(\WriteAddr[2]~input_o ),
	.datac(\WriteAddr[1]~input_o ),
	.datad(\WriteAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst36|LPM_DECODE_component|auto_generated|w_anode183w [3]),
	.cout());
// synopsys translate_off
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode183w[3] .lut_mask = 16'h0080;
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode183w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N25
dffeas \inst15|bit31 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|bit31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|bit31 .is_wysiwyg = "true";
defparam \inst15|bit31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[31]~65 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout  = (\ARegAddr[1]~input_o  & !\ARegAddr[0]~input_o )

	.dataa(\ARegAddr[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~65 .lut_mask = 16'h00AA;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[31]~71 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[31]~71_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\ARegAddr[2]~input_o  & ((\inst15|bit31~q ))) # (!\ARegAddr[2]~input_o  & (\inst11|bit31~q ))))

	.dataa(\inst11|bit31~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst15|bit31~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[31]~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~71 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N14
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[31]~74 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[31]~74_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~68_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~73_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~70_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[31]~71_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~68_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~73_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~70_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~71_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[31]~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~74 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[31]~75 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[31]~75_combout  = (!\ARegAddr[4]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~66_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~74_combout  & 
// \ARegAddr[3]~input_o ))))

	.dataa(\ARegAddr[4]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~66_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~74_combout ),
	.datad(\ARegAddr[3]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[31]~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~75 .lut_mask = 16'h5444;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[31]~84 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout  = (!\ARegAddr[1]~input_o  & !\ARegAddr[2]~input_o )

	.dataa(gnd),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\ARegAddr[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~84 .lut_mask = 16'h0303;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N30
cycloneiv_lcell_comb \inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~2 (
// Equation(s):
// \inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~2_combout  = (\WriteAddr[4]~input_o  & (\WB_EN~input_o  & \WriteAddr[3]~input_o ))

	.dataa(\WriteAddr[4]~input_o ),
	.datab(\WB_EN~input_o ),
	.datac(gnd),
	.datad(\WriteAddr[3]~input_o ),
	.cin(gnd),
	.combout(\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~2 .lut_mask = 16'h8800;
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneiv_lcell_comb \inst36|LPM_DECODE_component|auto_generated|w_anode321w[3] (
// Equation(s):
// \inst36|LPM_DECODE_component|auto_generated|w_anode321w [3] = (\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~2_combout  & (!\WriteAddr[2]~input_o  & (!\WriteAddr[1]~input_o  & \WriteAddr[0]~input_o )))

	.dataa(\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~2_combout ),
	.datab(\WriteAddr[2]~input_o ),
	.datac(\WriteAddr[1]~input_o ),
	.datad(\WriteAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst36|LPM_DECODE_component|auto_generated|w_anode321w [3]),
	.cout());
// synopsys translate_off
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode321w[3] .lut_mask = 16'h0200;
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode321w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N9
dffeas \inst26|bit31 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode321w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|bit31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|bit31 .is_wysiwyg = "true";
defparam \inst26|bit31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneiv_lcell_comb \inst36|LPM_DECODE_component|auto_generated|w_anode310w[3] (
// Equation(s):
// \inst36|LPM_DECODE_component|auto_generated|w_anode310w [3] = (\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~2_combout  & (!\WriteAddr[2]~input_o  & (!\WriteAddr[1]~input_o  & !\WriteAddr[0]~input_o )))

	.dataa(\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~2_combout ),
	.datab(\WriteAddr[2]~input_o ),
	.datac(\WriteAddr[1]~input_o ),
	.datad(\WriteAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst36|LPM_DECODE_component|auto_generated|w_anode310w [3]),
	.cout());
// synopsys translate_off
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode310w[3] .lut_mask = 16'h0002;
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode310w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N3
dffeas \inst25|bit31 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode310w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|bit31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|bit31 .is_wysiwyg = "true";
defparam \inst25|bit31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[31]~85 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[31]~85_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\ARegAddr[0]~input_o  & (\inst26|bit31~q )) # (!\ARegAddr[0]~input_o  & ((\inst25|bit31~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datac(\inst26|bit31~q ),
	.datad(\inst25|bit31~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[31]~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~85 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N2
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[31]~82 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout  = (\ARegAddr[1]~input_o  & \ARegAddr[2]~input_o )

	.dataa(gnd),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\ARegAddr[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~82 .lut_mask = 16'hC0C0;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cycloneiv_lcell_comb \inst36|LPM_DECODE_component|auto_generated|w_anode381w[3] (
// Equation(s):
// \inst36|LPM_DECODE_component|auto_generated|w_anode381w [3] = (\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~2_combout  & (\WriteAddr[2]~input_o  & (\WriteAddr[1]~input_o  & \WriteAddr[0]~input_o )))

	.dataa(\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~2_combout ),
	.datab(\WriteAddr[2]~input_o ),
	.datac(\WriteAddr[1]~input_o ),
	.datad(\WriteAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst36|LPM_DECODE_component|auto_generated|w_anode381w [3]),
	.cout());
// synopsys translate_off
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode381w[3] .lut_mask = 16'h8000;
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode381w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N25
dffeas \inst32|bit31 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode381w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|bit31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|bit31 .is_wysiwyg = "true";
defparam \inst32|bit31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cycloneiv_lcell_comb \inst36|LPM_DECODE_component|auto_generated|w_anode371w[3] (
// Equation(s):
// \inst36|LPM_DECODE_component|auto_generated|w_anode371w [3] = (\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~2_combout  & (\WriteAddr[2]~input_o  & (\WriteAddr[1]~input_o  & !\WriteAddr[0]~input_o )))

	.dataa(\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~2_combout ),
	.datab(\WriteAddr[2]~input_o ),
	.datac(\WriteAddr[1]~input_o ),
	.datad(\WriteAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst36|LPM_DECODE_component|auto_generated|w_anode371w [3]),
	.cout());
// synopsys translate_off
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode371w[3] .lut_mask = 16'h0080;
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode371w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N27
dffeas \inst31|bit31 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode371w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst31|bit31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst31|bit31 .is_wysiwyg = "true";
defparam \inst31|bit31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[31]~83 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[31]~83_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\ARegAddr[0]~input_o  & (\inst32|bit31~q )) # (!\ARegAddr[0]~input_o  & ((\inst31|bit31~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datac(\inst32|bit31~q ),
	.datad(\inst31|bit31~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[31]~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~83 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N6
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[31]~86 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout  = (\ARegAddr[1]~input_o  & !\ARegAddr[2]~input_o )

	.dataa(gnd),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\ARegAddr[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~86 .lut_mask = 16'h0C0C;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneiv_lcell_comb \inst36|LPM_DECODE_component|auto_generated|w_anode341w[3] (
// Equation(s):
// \inst36|LPM_DECODE_component|auto_generated|w_anode341w [3] = (\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~2_combout  & (!\WriteAddr[2]~input_o  & (\WriteAddr[1]~input_o  & \WriteAddr[0]~input_o )))

	.dataa(\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~2_combout ),
	.datab(\WriteAddr[2]~input_o ),
	.datac(\WriteAddr[1]~input_o ),
	.datad(\WriteAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst36|LPM_DECODE_component|auto_generated|w_anode341w [3]),
	.cout());
// synopsys translate_off
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode341w[3] .lut_mask = 16'h2000;
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode341w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N1
dffeas \inst28|bit31 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode341w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst28|bit31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst28|bit31 .is_wysiwyg = "true";
defparam \inst28|bit31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneiv_lcell_comb \inst36|LPM_DECODE_component|auto_generated|w_anode331w[3] (
// Equation(s):
// \inst36|LPM_DECODE_component|auto_generated|w_anode331w [3] = (\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~2_combout  & (!\WriteAddr[2]~input_o  & (\WriteAddr[1]~input_o  & !\WriteAddr[0]~input_o )))

	.dataa(\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~2_combout ),
	.datab(\WriteAddr[2]~input_o ),
	.datac(\WriteAddr[1]~input_o ),
	.datad(\WriteAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst36|LPM_DECODE_component|auto_generated|w_anode331w [3]),
	.cout());
// synopsys translate_off
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode331w[3] .lut_mask = 16'h0020;
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode331w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N3
dffeas \inst27|bit31 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode331w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst27|bit31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst27|bit31 .is_wysiwyg = "true";
defparam \inst27|bit31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[31]~87 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[31]~87_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\ARegAddr[0]~input_o  & (\inst28|bit31~q )) # (!\ARegAddr[0]~input_o  & ((\inst27|bit31~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datac(\inst28|bit31~q ),
	.datad(\inst27|bit31~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[31]~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~87 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[31]~80 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout  = (!\ARegAddr[1]~input_o  & \ARegAddr[2]~input_o )

	.dataa(gnd),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\ARegAddr[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~80 .lut_mask = 16'h3030;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneiv_lcell_comb \inst36|LPM_DECODE_component|auto_generated|w_anode361w[3] (
// Equation(s):
// \inst36|LPM_DECODE_component|auto_generated|w_anode361w [3] = (\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~2_combout  & (\WriteAddr[2]~input_o  & (!\WriteAddr[1]~input_o  & \WriteAddr[0]~input_o )))

	.dataa(\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~2_combout ),
	.datab(\WriteAddr[2]~input_o ),
	.datac(\WriteAddr[1]~input_o ),
	.datad(\WriteAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst36|LPM_DECODE_component|auto_generated|w_anode361w [3]),
	.cout());
// synopsys translate_off
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode361w[3] .lut_mask = 16'h0800;
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode361w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N1
dffeas \inst30|bit31 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode361w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst30|bit31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst30|bit31 .is_wysiwyg = "true";
defparam \inst30|bit31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneiv_lcell_comb \inst36|LPM_DECODE_component|auto_generated|w_anode351w[3] (
// Equation(s):
// \inst36|LPM_DECODE_component|auto_generated|w_anode351w [3] = (\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~2_combout  & (\WriteAddr[2]~input_o  & (!\WriteAddr[1]~input_o  & !\WriteAddr[0]~input_o )))

	.dataa(\inst36|LPM_DECODE_component|auto_generated|w_anode110w[2]~2_combout ),
	.datab(\WriteAddr[2]~input_o ),
	.datac(\WriteAddr[1]~input_o ),
	.datad(\WriteAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst36|LPM_DECODE_component|auto_generated|w_anode351w [3]),
	.cout());
// synopsys translate_off
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode351w[3] .lut_mask = 16'h0008;
defparam \inst36|LPM_DECODE_component|auto_generated|w_anode351w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N3
dffeas \inst29|bit31 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode351w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst29|bit31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst29|bit31 .is_wysiwyg = "true";
defparam \inst29|bit31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[31]~81 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[31]~81_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\ARegAddr[0]~input_o  & (\inst30|bit31~q )) # (!\ARegAddr[0]~input_o  & ((\inst29|bit31~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datac(\inst30|bit31~q ),
	.datad(\inst29|bit31~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[31]~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~81 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N18
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[31]~88 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[31]~88_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~85_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~83_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~87_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[31]~81_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~85_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~83_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~87_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~81_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[31]~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~88 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[31]~89 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[31]~89_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~78_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~75_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[31]~88_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~78_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~75_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~88_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[31]~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~89 .lut_mask = 16'hFEFA;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[31]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y19_N8
cycloneiv_io_ibuf \WRITE_VAL[30]~input (
	.i(WRITE_VAL[30]),
	.ibar(gnd),
	.o(\WRITE_VAL[30]~input_o ));
// synopsys translate_off
defparam \WRITE_VAL[30]~input .bus_hold = "false";
defparam \WRITE_VAL[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y19_N23
dffeas \inst20|bit30 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|bit30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|bit30 .is_wysiwyg = "true";
defparam \inst20|bit30 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N13
dffeas \inst18|bit30 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|bit30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|bit30 .is_wysiwyg = "true";
defparam \inst18|bit30 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N7
dffeas \inst17|bit30 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|bit30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|bit30 .is_wysiwyg = "true";
defparam \inst17|bit30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~8 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~8_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o ) # ((\inst18|bit30~q )))) # (!\ARegAddr[0]~input_o  & (!\ARegAddr[1]~input_o  & ((\inst17|bit30~q ))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst18|bit30~q ),
	.datad(\inst17|bit30~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~8 .lut_mask = 16'hB9A8;
defparam \inst33|LPM_MUX_component|auto_generated|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N13
dffeas \inst19|bit30 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|bit30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|bit30 .is_wysiwyg = "true";
defparam \inst19|bit30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~9 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~9_combout  = (\inst33|LPM_MUX_component|auto_generated|_~8_combout  & ((\inst20|bit30~q ) # ((!\ARegAddr[1]~input_o )))) # (!\inst33|LPM_MUX_component|auto_generated|_~8_combout  & (((\inst19|bit30~q  & 
// \ARegAddr[1]~input_o ))))

	.dataa(\inst20|bit30~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~8_combout ),
	.datac(\inst19|bit30~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~9 .lut_mask = 16'hB8CC;
defparam \inst33|LPM_MUX_component|auto_generated|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N31
dffeas \inst24|bit30 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|bit30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|bit30 .is_wysiwyg = "true";
defparam \inst24|bit30 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N13
dffeas \inst35|bit30 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|bit30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|bit30 .is_wysiwyg = "true";
defparam \inst35|bit30 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N7
dffeas \inst21|bit30 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|bit30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|bit30 .is_wysiwyg = "true";
defparam \inst21|bit30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~10 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~10_combout  = (\ARegAddr[1]~input_o  & (\ARegAddr[0]~input_o )) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & (\inst35|bit30~q )) # (!\ARegAddr[0]~input_o  & ((\inst21|bit30~q )))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst35|bit30~q ),
	.datad(\inst21|bit30~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~10 .lut_mask = 16'hD9C8;
defparam \inst33|LPM_MUX_component|auto_generated|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N29
dffeas \inst23|bit30 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|bit30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|bit30 .is_wysiwyg = "true";
defparam \inst23|bit30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~11 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~11_combout  = (\inst33|LPM_MUX_component|auto_generated|_~10_combout  & ((\inst24|bit30~q ) # ((!\ARegAddr[1]~input_o )))) # (!\inst33|LPM_MUX_component|auto_generated|_~10_combout  & (((\inst23|bit30~q  & 
// \ARegAddr[1]~input_o ))))

	.dataa(\inst24|bit30~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~10_combout ),
	.datac(\inst23|bit30~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~11 .lut_mask = 16'hB8CC;
defparam \inst33|LPM_MUX_component|auto_generated|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N10
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[30]~98 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[30]~98_combout  = (\inst33|LPM_MUX_component|auto_generated|_~9_combout  & ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & \inst33|LPM_MUX_component|auto_generated|_~11_combout )))) # (!\inst33|LPM_MUX_component|auto_generated|_~9_combout  & 
// (((\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & \inst33|LPM_MUX_component|auto_generated|_~11_combout ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~9_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~11_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[30]~98_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[30]~98 .lut_mask = 16'hF888;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[30]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N23
dffeas \inst27|bit30 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode331w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst27|bit30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst27|bit30 .is_wysiwyg = "true";
defparam \inst27|bit30 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N5
dffeas \inst28|bit30 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode341w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst28|bit30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst28|bit30 .is_wysiwyg = "true";
defparam \inst28|bit30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[30]~102 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[30]~102_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\ARegAddr[0]~input_o  & ((\inst28|bit30~q ))) # (!\ARegAddr[0]~input_o  & (\inst27|bit30~q ))))

	.dataa(\inst27|bit30~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datac(\inst28|bit30~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[30]~102_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[30]~102 .lut_mask = 16'hC088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[30]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N23
dffeas \inst31|bit30 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode371w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst31|bit30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst31|bit30 .is_wysiwyg = "true";
defparam \inst31|bit30 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N13
dffeas \inst32|bit30 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode381w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|bit30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|bit30 .is_wysiwyg = "true";
defparam \inst32|bit30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[30]~100 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[30]~100_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\ARegAddr[0]~input_o  & ((\inst32|bit30~q ))) # (!\ARegAddr[0]~input_o  & (\inst31|bit30~q ))))

	.dataa(\inst31|bit30~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datac(\inst32|bit30~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[30]~100_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[30]~100 .lut_mask = 16'hC088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[30]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N1
dffeas \inst26|bit30 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode321w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|bit30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|bit30 .is_wysiwyg = "true";
defparam \inst26|bit30 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N3
dffeas \inst25|bit30 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode310w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|bit30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|bit30 .is_wysiwyg = "true";
defparam \inst25|bit30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[30]~101 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[30]~101_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\ARegAddr[0]~input_o  & (\inst26|bit30~q )) # (!\ARegAddr[0]~input_o  & ((\inst25|bit30~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst26|bit30~q ),
	.datad(\inst25|bit30~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[30]~101_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[30]~101 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[30]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N23
dffeas \inst29|bit30 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode351w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst29|bit30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst29|bit30 .is_wysiwyg = "true";
defparam \inst29|bit30 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N29
dffeas \inst30|bit30 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode361w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst30|bit30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst30|bit30 .is_wysiwyg = "true";
defparam \inst30|bit30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[30]~99 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[30]~99_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\ARegAddr[0]~input_o  & ((\inst30|bit30~q ))) # (!\ARegAddr[0]~input_o  & (\inst29|bit30~q ))))

	.dataa(\inst29|bit30~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datac(\inst30|bit30~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[30]~99_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[30]~99 .lut_mask = 16'hC088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[30]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[30]~103 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[30]~103_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[30]~102_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[30]~100_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[30]~101_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[30]~99_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[30]~102_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[30]~100_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[30]~101_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[30]~99_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[30]~103_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[30]~103 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[30]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N29
dffeas \inst16|bit30 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|bit30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|bit30 .is_wysiwyg = "true";
defparam \inst16|bit30 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N7
dffeas \inst12|bit30 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|bit30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|bit30 .is_wysiwyg = "true";
defparam \inst12|bit30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[30]~95 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[30]~95_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\ARegAddr[2]~input_o  & (\inst16|bit30~q )) # (!\ARegAddr[2]~input_o  & ((\inst12|bit30~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst16|bit30~q ),
	.datad(\inst12|bit30~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[30]~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[30]~95 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[30]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N15
dffeas \inst10|bit30 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|bit30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|bit30 .is_wysiwyg = "true";
defparam \inst10|bit30 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N21
dffeas \inst14|bit30 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|bit30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|bit30 .is_wysiwyg = "true";
defparam \inst14|bit30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[30]~92 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[30]~92_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\ARegAddr[2]~input_o  & ((\inst14|bit30~q ))) # (!\ARegAddr[2]~input_o  & (\inst10|bit30~q ))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst10|bit30~q ),
	.datac(\inst14|bit30~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[30]~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[30]~92 .lut_mask = 16'hE400;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[30]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N23
dffeas \inst13|bit30 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|bit30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit30 .is_wysiwyg = "true";
defparam \inst13|bit30 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N17
dffeas \inst9|bit30 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|bit30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|bit30 .is_wysiwyg = "true";
defparam \inst9|bit30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[30]~93 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[30]~93_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\ARegAddr[2]~input_o  & (\inst13|bit30~q )) # (!\ARegAddr[2]~input_o  & ((\inst9|bit30~q )))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datac(\inst13|bit30~q ),
	.datad(\inst9|bit30~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[30]~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[30]~93 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[30]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N19
dffeas \inst15|bit30 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|bit30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|bit30 .is_wysiwyg = "true";
defparam \inst15|bit30 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N13
dffeas \inst11|bit30 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|bit30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|bit30 .is_wysiwyg = "true";
defparam \inst11|bit30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N18
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[30]~94 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[30]~94_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\ARegAddr[2]~input_o  & (\inst15|bit30~q )) # (!\ARegAddr[2]~input_o  & ((\inst11|bit30~q )))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.datac(\inst15|bit30~q ),
	.datad(\inst11|bit30~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[30]~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[30]~94 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[30]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[30]~96 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[30]~96_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[30]~95_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[30]~92_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[30]~93_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[30]~94_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[30]~95_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[30]~92_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[30]~93_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[30]~94_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[30]~96_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[30]~96 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[30]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N23
dffeas \inst5|bit30 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|bit30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|bit30 .is_wysiwyg = "true";
defparam \inst5|bit30 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N5
dffeas \inst6|bit30 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|bit30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|bit30 .is_wysiwyg = "true";
defparam \inst6|bit30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~6 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~6_combout  = (\ARegAddr[0]~input_o  & (((\inst6|bit30~q ) # (\ARegAddr[1]~input_o )))) # (!\ARegAddr[0]~input_o  & (\inst5|bit30~q  & ((!\ARegAddr[1]~input_o ))))

	.dataa(\inst5|bit30~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst6|bit30~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~6 .lut_mask = 16'hCCE2;
defparam \inst33|LPM_MUX_component|auto_generated|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N1
dffeas \inst7|bit30 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode88w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bit30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bit30 .is_wysiwyg = "true";
defparam \inst7|bit30 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N11
dffeas \inst8|bit30 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|bit30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|bit30 .is_wysiwyg = "true";
defparam \inst8|bit30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~7 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~7_combout  = (\inst33|LPM_MUX_component|auto_generated|_~6_combout  & (((\inst8|bit30~q )) # (!\ARegAddr[1]~input_o ))) # (!\inst33|LPM_MUX_component|auto_generated|_~6_combout  & (\ARegAddr[1]~input_o  & 
// (\inst7|bit30~q )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~6_combout ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst7|bit30~q ),
	.datad(\inst8|bit30~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~7 .lut_mask = 16'hEA62;
defparam \inst33|LPM_MUX_component|auto_generated|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N19
dffeas \inst2|bit30 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|bit30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|bit30 .is_wysiwyg = "true";
defparam \inst2|bit30 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N25
dffeas \inst4|bit30 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|bit30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|bit30 .is_wysiwyg = "true";
defparam \inst4|bit30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[30]~90 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[30]~90_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o  & ((\inst4|bit30~q ))) # (!\ARegAddr[1]~input_o  & (\inst2|bit30~q ))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst2|bit30~q ),
	.datac(\inst4|bit30~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[30]~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[30]~90 .lut_mask = 16'hA088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[30]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N21
dffeas \inst3|bit30 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|bit30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|bit30 .is_wysiwyg = "true";
defparam \inst3|bit30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[30]~556 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[30]~556_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[30]~90_combout ) # ((\inst3|bit30~q  & (\ARegAddr[1]~input_o  & !\ARegAddr[0]~input_o )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[30]~90_combout ),
	.datab(\inst3|bit30~q ),
	.datac(\ARegAddr[1]~input_o ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[30]~556_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[30]~556 .lut_mask = 16'hAAEA;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[30]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N22
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[30]~91 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[30]~91_combout  = (!\ARegAddr[3]~input_o  & ((\ARegAddr[2]~input_o  & (\inst33|LPM_MUX_component|auto_generated|_~7_combout )) # (!\ARegAddr[2]~input_o  & 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[30]~556_combout )))))

	.dataa(\ARegAddr[3]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~7_combout ),
	.datac(\ARegAddr[2]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[30]~556_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[30]~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[30]~91 .lut_mask = 16'h4540;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[30]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[30]~97 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[30]~97_combout  = (!\ARegAddr[4]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|result_node[30]~91_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[30]~96_combout  & 
// \ARegAddr[3]~input_o ))))

	.dataa(\ARegAddr[4]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[30]~96_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[30]~91_combout ),
	.datad(\ARegAddr[3]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[30]~97_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[30]~97 .lut_mask = 16'h5450;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[30]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[30]~104 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[30]~104_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[30]~98_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[30]~97_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[30]~103_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[30]~98_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[30]~103_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[30]~97_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[30]~104_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[30]~104 .lut_mask = 16'hFFEA;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[30]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cycloneiv_io_ibuf \WRITE_VAL[29]~input (
	.i(WRITE_VAL[29]),
	.ibar(gnd),
	.o(\WRITE_VAL[29]~input_o ));
// synopsys translate_off
defparam \WRITE_VAL[29]~input .bus_hold = "false";
defparam \WRITE_VAL[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y19_N11
dffeas \inst20|bit29 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|bit29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|bit29 .is_wysiwyg = "true";
defparam \inst20|bit29 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N9
dffeas \inst18|bit29 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|bit29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|bit29 .is_wysiwyg = "true";
defparam \inst18|bit29 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N11
dffeas \inst17|bit29 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|bit29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|bit29 .is_wysiwyg = "true";
defparam \inst17|bit29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~14 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~14_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o ) # ((\inst18|bit29~q )))) # (!\ARegAddr[0]~input_o  & (!\ARegAddr[1]~input_o  & ((\inst17|bit29~q ))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst18|bit29~q ),
	.datad(\inst17|bit29~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~14 .lut_mask = 16'hB9A8;
defparam \inst33|LPM_MUX_component|auto_generated|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N25
dffeas \inst19|bit29 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|bit29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|bit29 .is_wysiwyg = "true";
defparam \inst19|bit29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~15 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~15_combout  = (\inst33|LPM_MUX_component|auto_generated|_~14_combout  & ((\inst20|bit29~q ) # ((!\ARegAddr[1]~input_o )))) # (!\inst33|LPM_MUX_component|auto_generated|_~14_combout  & (((\inst19|bit29~q  & 
// \ARegAddr[1]~input_o ))))

	.dataa(\inst20|bit29~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~14_combout ),
	.datac(\inst19|bit29~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~15 .lut_mask = 16'hB8CC;
defparam \inst33|LPM_MUX_component|auto_generated|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N11
dffeas \inst24|bit29 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|bit29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|bit29 .is_wysiwyg = "true";
defparam \inst24|bit29 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N17
dffeas \inst35|bit29 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|bit29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|bit29 .is_wysiwyg = "true";
defparam \inst35|bit29 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N11
dffeas \inst21|bit29 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|bit29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|bit29 .is_wysiwyg = "true";
defparam \inst21|bit29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~16 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~16_combout  = (\ARegAddr[1]~input_o  & (\ARegAddr[0]~input_o )) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & (\inst35|bit29~q )) # (!\ARegAddr[0]~input_o  & ((\inst21|bit29~q )))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst35|bit29~q ),
	.datad(\inst21|bit29~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~16 .lut_mask = 16'hD9C8;
defparam \inst33|LPM_MUX_component|auto_generated|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N17
dffeas \inst23|bit29 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|bit29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|bit29 .is_wysiwyg = "true";
defparam \inst23|bit29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~17 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~17_combout  = (\inst33|LPM_MUX_component|auto_generated|_~16_combout  & ((\inst24|bit29~q ) # ((!\ARegAddr[1]~input_o )))) # (!\inst33|LPM_MUX_component|auto_generated|_~16_combout  & (((\inst23|bit29~q  & 
// \ARegAddr[1]~input_o ))))

	.dataa(\inst24|bit29~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~16_combout ),
	.datac(\inst23|bit29~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~17 .lut_mask = 16'hB8CC;
defparam \inst33|LPM_MUX_component|auto_generated|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[29]~113 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[29]~113_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & ((\inst33|LPM_MUX_component|auto_generated|_~17_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|_~15_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout )))) # (!\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & 
// (\inst33|LPM_MUX_component|auto_generated|_~15_combout  & (\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~15_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~17_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[29]~113_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[29]~113 .lut_mask = 16'hEAC0;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[29]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N15
dffeas \inst25|bit29 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode310w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|bit29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|bit29 .is_wysiwyg = "true";
defparam \inst25|bit29 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N5
dffeas \inst26|bit29 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode321w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|bit29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|bit29 .is_wysiwyg = "true";
defparam \inst26|bit29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[29]~116 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[29]~116_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\ARegAddr[0]~input_o  & ((\inst26|bit29~q ))) # (!\ARegAddr[0]~input_o  & (\inst25|bit29~q ))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst25|bit29~q ),
	.datac(\inst26|bit29~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[29]~116_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[29]~116 .lut_mask = 16'hE400;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[29]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N1
dffeas \inst32|bit29 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode381w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|bit29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|bit29 .is_wysiwyg = "true";
defparam \inst32|bit29 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N19
dffeas \inst31|bit29 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode371w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst31|bit29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst31|bit29 .is_wysiwyg = "true";
defparam \inst31|bit29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[29]~115 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[29]~115_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\ARegAddr[0]~input_o  & (\inst32|bit29~q )) # (!\ARegAddr[0]~input_o  & ((\inst31|bit29~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datac(\inst32|bit29~q ),
	.datad(\inst31|bit29~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[29]~115_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[29]~115 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[29]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N27
dffeas \inst27|bit29 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode331w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst27|bit29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst27|bit29 .is_wysiwyg = "true";
defparam \inst27|bit29 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N25
dffeas \inst28|bit29 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode341w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst28|bit29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst28|bit29 .is_wysiwyg = "true";
defparam \inst28|bit29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[29]~117 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[29]~117_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\ARegAddr[0]~input_o  & ((\inst28|bit29~q ))) # (!\ARegAddr[0]~input_o  & (\inst27|bit29~q ))))

	.dataa(\inst27|bit29~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datac(\inst28|bit29~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[29]~117_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[29]~117 .lut_mask = 16'hC088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[29]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N25
dffeas \inst30|bit29 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode361w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst30|bit29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst30|bit29 .is_wysiwyg = "true";
defparam \inst30|bit29 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N19
dffeas \inst29|bit29 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode351w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst29|bit29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst29|bit29 .is_wysiwyg = "true";
defparam \inst29|bit29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[29]~114 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[29]~114_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\ARegAddr[0]~input_o  & (\inst30|bit29~q )) # (!\ARegAddr[0]~input_o  & ((\inst29|bit29~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datac(\inst30|bit29~q ),
	.datad(\inst29|bit29~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[29]~114_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[29]~114 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[29]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[29]~118 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[29]~118_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[29]~116_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[29]~115_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[29]~117_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[29]~114_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[29]~116_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[29]~115_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[29]~117_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[29]~114_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[29]~118_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[29]~118 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[29]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N11
dffeas \inst5|bit29 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|bit29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|bit29 .is_wysiwyg = "true";
defparam \inst5|bit29 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N17
dffeas \inst6|bit29 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|bit29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|bit29 .is_wysiwyg = "true";
defparam \inst6|bit29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~12 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~12_combout  = (\ARegAddr[0]~input_o  & (((\inst6|bit29~q ) # (\ARegAddr[1]~input_o )))) # (!\ARegAddr[0]~input_o  & (\inst5|bit29~q  & ((!\ARegAddr[1]~input_o ))))

	.dataa(\inst5|bit29~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst6|bit29~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~12 .lut_mask = 16'hCCE2;
defparam \inst33|LPM_MUX_component|auto_generated|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N3
dffeas \inst7|bit29 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode88w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bit29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bit29 .is_wysiwyg = "true";
defparam \inst7|bit29 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N7
dffeas \inst8|bit29 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|bit29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|bit29 .is_wysiwyg = "true";
defparam \inst8|bit29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N2
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~13 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~13_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~12_combout  & ((\inst8|bit29~q ))) # (!\inst33|LPM_MUX_component|auto_generated|_~12_combout  & (\inst7|bit29~q )))) # 
// (!\ARegAddr[1]~input_o  & (\inst33|LPM_MUX_component|auto_generated|_~12_combout ))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~12_combout ),
	.datac(\inst7|bit29~q ),
	.datad(\inst8|bit29~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~13 .lut_mask = 16'hEC64;
defparam \inst33|LPM_MUX_component|auto_generated|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N7
dffeas \inst2|bit29 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|bit29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|bit29 .is_wysiwyg = "true";
defparam \inst2|bit29 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N5
dffeas \inst4|bit29 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|bit29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|bit29 .is_wysiwyg = "true";
defparam \inst4|bit29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[29]~105 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[29]~105_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o  & ((\inst4|bit29~q ))) # (!\ARegAddr[1]~input_o  & (\inst2|bit29~q ))))

	.dataa(\inst2|bit29~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst4|bit29~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[29]~105_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[29]~105 .lut_mask = 16'hC088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[29]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N25
dffeas \inst3|bit29 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|bit29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|bit29 .is_wysiwyg = "true";
defparam \inst3|bit29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[29]~557 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[29]~557_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[29]~105_combout ) # ((\ARegAddr[1]~input_o  & (!\ARegAddr[0]~input_o  & \inst3|bit29~q )))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[29]~105_combout ),
	.datad(\inst3|bit29~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[29]~557_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[29]~557 .lut_mask = 16'hF2F0;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[29]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[29]~106 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[29]~106_combout  = (!\ARegAddr[3]~input_o  & ((\ARegAddr[2]~input_o  & (\inst33|LPM_MUX_component|auto_generated|_~13_combout )) # (!\ARegAddr[2]~input_o  & 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[29]~557_combout )))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\ARegAddr[3]~input_o ),
	.datac(\inst33|LPM_MUX_component|auto_generated|_~13_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[29]~557_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[29]~106_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[29]~106 .lut_mask = 16'h3120;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[29]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N11
dffeas \inst10|bit29 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|bit29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|bit29 .is_wysiwyg = "true";
defparam \inst10|bit29 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N9
dffeas \inst14|bit29 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|bit29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|bit29 .is_wysiwyg = "true";
defparam \inst14|bit29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[29]~107 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[29]~107_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\ARegAddr[2]~input_o  & ((\inst14|bit29~q ))) # (!\ARegAddr[2]~input_o  & (\inst10|bit29~q ))))

	.dataa(\inst10|bit29~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst14|bit29~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[29]~107_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[29]~107 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[29]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N29
dffeas \inst13|bit29 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|bit29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit29 .is_wysiwyg = "true";
defparam \inst13|bit29 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N7
dffeas \inst9|bit29 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|bit29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|bit29 .is_wysiwyg = "true";
defparam \inst9|bit29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[29]~108 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[29]~108_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\ARegAddr[2]~input_o  & (\inst13|bit29~q )) # (!\ARegAddr[2]~input_o  & ((\inst9|bit29~q )))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datac(\inst13|bit29~q ),
	.datad(\inst9|bit29~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[29]~108_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[29]~108 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[29]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N5
dffeas \inst11|bit29 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|bit29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|bit29 .is_wysiwyg = "true";
defparam \inst11|bit29 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N11
dffeas \inst15|bit29 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|bit29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|bit29 .is_wysiwyg = "true";
defparam \inst15|bit29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N10
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[29]~109 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[29]~109_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\ARegAddr[2]~input_o  & ((\inst15|bit29~q ))) # (!\ARegAddr[2]~input_o  & (\inst11|bit29~q ))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst11|bit29~q ),
	.datac(\inst15|bit29~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[29]~109_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[29]~109 .lut_mask = 16'hE400;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[29]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N17
dffeas \inst16|bit29 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|bit29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|bit29 .is_wysiwyg = "true";
defparam \inst16|bit29 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N3
dffeas \inst12|bit29 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|bit29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|bit29 .is_wysiwyg = "true";
defparam \inst12|bit29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[29]~110 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[29]~110_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\ARegAddr[2]~input_o  & (\inst16|bit29~q )) # (!\ARegAddr[2]~input_o  & ((\inst12|bit29~q )))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.datac(\inst16|bit29~q ),
	.datad(\inst12|bit29~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[29]~110_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[29]~110 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[29]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[29]~111 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[29]~111_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[29]~107_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[29]~108_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[29]~109_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[29]~110_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[29]~107_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[29]~108_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[29]~109_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[29]~110_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[29]~111_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[29]~111 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[29]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[29]~112 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[29]~112_combout  = (!\ARegAddr[4]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|result_node[29]~106_combout ) # ((\ARegAddr[3]~input_o  & 
// \inst33|LPM_MUX_component|auto_generated|result_node[29]~111_combout ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[29]~106_combout ),
	.datab(\ARegAddr[3]~input_o ),
	.datac(\ARegAddr[4]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[29]~111_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[29]~112_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[29]~112 .lut_mask = 16'h0E0A;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[29]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[29]~119 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[29]~119_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[29]~113_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[29]~112_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[29]~118_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[29]~113_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[29]~118_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[29]~112_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[29]~119_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[29]~119 .lut_mask = 16'hFFEC;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[29]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y41_N1
cycloneiv_io_ibuf \WRITE_VAL[28]~input (
	.i(WRITE_VAL[28]),
	.ibar(gnd),
	.o(\WRITE_VAL[28]~input_o ));
// synopsys translate_off
defparam \WRITE_VAL[28]~input .bus_hold = "false";
defparam \WRITE_VAL[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y20_N13
dffeas \inst3|bit28 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|bit28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|bit28 .is_wysiwyg = "true";
defparam \inst3|bit28 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N27
dffeas \inst2|bit28 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|bit28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|bit28 .is_wysiwyg = "true";
defparam \inst2|bit28 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N9
dffeas \inst4|bit28 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|bit28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|bit28 .is_wysiwyg = "true";
defparam \inst4|bit28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[28]~120 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[28]~120_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o  & ((\inst4|bit28~q ))) # (!\ARegAddr[1]~input_o  & (\inst2|bit28~q ))))

	.dataa(\inst2|bit28~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst4|bit28~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[28]~120_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[28]~120 .lut_mask = 16'hC088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[28]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[28]~558 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[28]~558_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[28]~120_combout ) # ((\ARegAddr[1]~input_o  & (\inst3|bit28~q  & !\ARegAddr[0]~input_o )))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\inst3|bit28~q ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[28]~120_combout ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[28]~558_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[28]~558 .lut_mask = 16'hF0F8;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[28]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N31
dffeas \inst5|bit28 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|bit28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|bit28 .is_wysiwyg = "true";
defparam \inst5|bit28 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N21
dffeas \inst6|bit28 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|bit28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|bit28 .is_wysiwyg = "true";
defparam \inst6|bit28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~18 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~18_combout  = (\ARegAddr[0]~input_o  & (((\inst6|bit28~q ) # (\ARegAddr[1]~input_o )))) # (!\ARegAddr[0]~input_o  & (\inst5|bit28~q  & ((!\ARegAddr[1]~input_o ))))

	.dataa(\inst5|bit28~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst6|bit28~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~18 .lut_mask = 16'hCCE2;
defparam \inst33|LPM_MUX_component|auto_generated|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N27
dffeas \inst8|bit28 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|bit28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|bit28 .is_wysiwyg = "true";
defparam \inst8|bit28 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N29
dffeas \inst7|bit28 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode88w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bit28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bit28 .is_wysiwyg = "true";
defparam \inst7|bit28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~19 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~19_combout  = (\inst33|LPM_MUX_component|auto_generated|_~18_combout  & ((\inst8|bit28~q ) # ((!\ARegAddr[1]~input_o )))) # (!\inst33|LPM_MUX_component|auto_generated|_~18_combout  & (((\inst7|bit28~q  & 
// \ARegAddr[1]~input_o ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~18_combout ),
	.datab(\inst8|bit28~q ),
	.datac(\inst7|bit28~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~19 .lut_mask = 16'hD8AA;
defparam \inst33|LPM_MUX_component|auto_generated|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[28]~121 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[28]~121_combout  = (!\ARegAddr[3]~input_o  & ((\ARegAddr[2]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~19_combout ))) # (!\ARegAddr[2]~input_o  & 
// (\inst33|LPM_MUX_component|auto_generated|result_node[28]~558_combout ))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\ARegAddr[3]~input_o ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[28]~558_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~19_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[28]~121_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[28]~121 .lut_mask = 16'h3210;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[28]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N31
dffeas \inst12|bit28 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|bit28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|bit28 .is_wysiwyg = "true";
defparam \inst12|bit28 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N13
dffeas \inst16|bit28 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|bit28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|bit28 .is_wysiwyg = "true";
defparam \inst16|bit28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[28]~125 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[28]~125_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\ARegAddr[2]~input_o  & ((\inst16|bit28~q ))) # (!\ARegAddr[2]~input_o  & (\inst12|bit28~q ))))

	.dataa(\inst12|bit28~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst16|bit28~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[28]~125_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[28]~125 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[28]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N11
dffeas \inst10|bit28 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|bit28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|bit28 .is_wysiwyg = "true";
defparam \inst10|bit28 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N17
dffeas \inst14|bit28 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|bit28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|bit28 .is_wysiwyg = "true";
defparam \inst14|bit28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[28]~122 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[28]~122_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\ARegAddr[2]~input_o  & ((\inst14|bit28~q ))) # (!\ARegAddr[2]~input_o  & (\inst10|bit28~q ))))

	.dataa(\inst10|bit28~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst14|bit28~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[28]~122_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[28]~122 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[28]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N27
dffeas \inst11|bit28 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|bit28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|bit28 .is_wysiwyg = "true";
defparam \inst11|bit28 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N17
dffeas \inst15|bit28 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|bit28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|bit28 .is_wysiwyg = "true";
defparam \inst15|bit28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[28]~124 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[28]~124_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\ARegAddr[2]~input_o  & ((\inst15|bit28~q ))) # (!\ARegAddr[2]~input_o  & (\inst11|bit28~q ))))

	.dataa(\inst11|bit28~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.datac(\inst15|bit28~q ),
	.datad(\ARegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[28]~124_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[28]~124 .lut_mask = 16'hC088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[28]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N1
dffeas \inst13|bit28 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|bit28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit28 .is_wysiwyg = "true";
defparam \inst13|bit28 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y20_N3
dffeas \inst9|bit28 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|bit28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|bit28 .is_wysiwyg = "true";
defparam \inst9|bit28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[28]~123 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[28]~123_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\ARegAddr[2]~input_o  & (\inst13|bit28~q )) # (!\ARegAddr[2]~input_o  & ((\inst9|bit28~q )))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datac(\inst13|bit28~q ),
	.datad(\inst9|bit28~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[28]~123_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[28]~123 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[28]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[28]~126 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[28]~126_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[28]~125_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[28]~122_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[28]~124_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[28]~123_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[28]~125_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[28]~122_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[28]~124_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[28]~123_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[28]~126_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[28]~126 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[28]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N14
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[28]~127 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[28]~127_combout  = (!\ARegAddr[4]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|result_node[28]~121_combout ) # ((\ARegAddr[3]~input_o  & 
// \inst33|LPM_MUX_component|auto_generated|result_node[28]~126_combout ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[28]~121_combout ),
	.datab(\ARegAddr[3]~input_o ),
	.datac(\ARegAddr[4]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[28]~126_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[28]~127_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[28]~127 .lut_mask = 16'h0E0A;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[28]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N29
dffeas \inst28|bit28 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode341w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst28|bit28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst28|bit28 .is_wysiwyg = "true";
defparam \inst28|bit28 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N7
dffeas \inst27|bit28 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode331w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst27|bit28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst27|bit28 .is_wysiwyg = "true";
defparam \inst27|bit28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[28]~132 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[28]~132_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\ARegAddr[0]~input_o  & (\inst28|bit28~q )) # (!\ARegAddr[0]~input_o  & ((\inst27|bit28~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datac(\inst28|bit28~q ),
	.datad(\inst27|bit28~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[28]~132_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[28]~132 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[28]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N27
dffeas \inst25|bit28 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode310w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|bit28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|bit28 .is_wysiwyg = "true";
defparam \inst25|bit28 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N25
dffeas \inst26|bit28 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode321w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|bit28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|bit28 .is_wysiwyg = "true";
defparam \inst26|bit28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[28]~131 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[28]~131_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\ARegAddr[0]~input_o  & ((\inst26|bit28~q ))) # (!\ARegAddr[0]~input_o  & (\inst25|bit28~q ))))

	.dataa(\inst25|bit28~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datac(\inst26|bit28~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[28]~131_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[28]~131 .lut_mask = 16'hC088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[28]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N31
dffeas \inst30|bit28 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode361w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst30|bit28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst30|bit28 .is_wysiwyg = "true";
defparam \inst30|bit28 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N17
dffeas \inst29|bit28 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode351w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst29|bit28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst29|bit28 .is_wysiwyg = "true";
defparam \inst29|bit28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N30
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[28]~129 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[28]~129_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\ARegAddr[0]~input_o  & (\inst30|bit28~q )) # (!\ARegAddr[0]~input_o  & ((\inst29|bit28~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datac(\inst30|bit28~q ),
	.datad(\inst29|bit28~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[28]~129_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[28]~129 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[28]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N15
dffeas \inst31|bit28 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode371w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst31|bit28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst31|bit28 .is_wysiwyg = "true";
defparam \inst31|bit28 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N21
dffeas \inst32|bit28 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode381w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|bit28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|bit28 .is_wysiwyg = "true";
defparam \inst32|bit28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[28]~130 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[28]~130_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\ARegAddr[0]~input_o  & ((\inst32|bit28~q ))) # (!\ARegAddr[0]~input_o  & (\inst31|bit28~q ))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst31|bit28~q ),
	.datac(\inst32|bit28~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[28]~130_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[28]~130 .lut_mask = 16'hE400;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[28]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[28]~133 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[28]~133_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[28]~132_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[28]~131_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[28]~129_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[28]~130_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[28]~132_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[28]~131_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[28]~129_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[28]~130_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[28]~133_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[28]~133 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[28]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N23
dffeas \inst17|bit28 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|bit28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|bit28 .is_wysiwyg = "true";
defparam \inst17|bit28 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N5
dffeas \inst18|bit28 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|bit28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|bit28 .is_wysiwyg = "true";
defparam \inst18|bit28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~20 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~20_combout  = (\ARegAddr[1]~input_o  & (((\ARegAddr[0]~input_o )))) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & ((\inst18|bit28~q ))) # (!\ARegAddr[0]~input_o  & (\inst17|bit28~q ))))

	.dataa(\inst17|bit28~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst18|bit28~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~20 .lut_mask = 16'hFC22;
defparam \inst33|LPM_MUX_component|auto_generated|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N23
dffeas \inst19|bit28 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|bit28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|bit28 .is_wysiwyg = "true";
defparam \inst19|bit28 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N1
dffeas \inst20|bit28 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|bit28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|bit28 .is_wysiwyg = "true";
defparam \inst20|bit28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N22
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~21 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~21_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~20_combout  & ((\inst20|bit28~q ))) # (!\inst33|LPM_MUX_component|auto_generated|_~20_combout  & (\inst19|bit28~q )))) # 
// (!\ARegAddr[1]~input_o  & (\inst33|LPM_MUX_component|auto_generated|_~20_combout ))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~20_combout ),
	.datac(\inst19|bit28~q ),
	.datad(\inst20|bit28~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~21 .lut_mask = 16'hEC64;
defparam \inst33|LPM_MUX_component|auto_generated|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N15
dffeas \inst21|bit28 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|bit28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|bit28 .is_wysiwyg = "true";
defparam \inst21|bit28 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N5
dffeas \inst35|bit28 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|bit28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|bit28 .is_wysiwyg = "true";
defparam \inst35|bit28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~22 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~22_combout  = (\ARegAddr[1]~input_o  & (((\ARegAddr[0]~input_o )))) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & ((\inst35|bit28~q ))) # (!\ARegAddr[0]~input_o  & (\inst21|bit28~q ))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\inst21|bit28~q ),
	.datac(\inst35|bit28~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~22 .lut_mask = 16'hFA44;
defparam \inst33|LPM_MUX_component|auto_generated|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N17
dffeas \inst23|bit28 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|bit28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|bit28 .is_wysiwyg = "true";
defparam \inst23|bit28 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N19
dffeas \inst24|bit28 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|bit28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|bit28 .is_wysiwyg = "true";
defparam \inst24|bit28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~23 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~23_combout  = (\inst33|LPM_MUX_component|auto_generated|_~22_combout  & (((\inst24|bit28~q )) # (!\ARegAddr[1]~input_o ))) # (!\inst33|LPM_MUX_component|auto_generated|_~22_combout  & (\ARegAddr[1]~input_o  & 
// (\inst23|bit28~q )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~22_combout ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst23|bit28~q ),
	.datad(\inst24|bit28~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~23 .lut_mask = 16'hEA62;
defparam \inst33|LPM_MUX_component|auto_generated|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N2
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[28]~128 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[28]~128_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & ((\inst33|LPM_MUX_component|auto_generated|_~21_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & \inst33|LPM_MUX_component|auto_generated|_~23_combout )))) # (!\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & 
// (\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & ((\inst33|LPM_MUX_component|auto_generated|_~23_combout ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|_~21_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~23_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[28]~128_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[28]~128 .lut_mask = 16'hECA0;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[28]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N14
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[28]~134 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[28]~134_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[28]~127_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[28]~128_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[28]~133_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[28]~127_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[28]~133_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[28]~128_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[28]~134_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[28]~134 .lut_mask = 16'hFFEA;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[28]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y15_N8
cycloneiv_io_ibuf \WRITE_VAL[27]~input (
	.i(WRITE_VAL[27]),
	.ibar(gnd),
	.o(\WRITE_VAL[27]~input_o ));
// synopsys translate_off
defparam \WRITE_VAL[27]~input .bus_hold = "false";
defparam \WRITE_VAL[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y20_N17
dffeas \inst3|bit27 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|bit27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|bit27 .is_wysiwyg = "true";
defparam \inst3|bit27 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N31
dffeas \inst2|bit27 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|bit27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|bit27 .is_wysiwyg = "true";
defparam \inst2|bit27 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N21
dffeas \inst4|bit27 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|bit27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|bit27 .is_wysiwyg = "true";
defparam \inst4|bit27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[27]~135 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[27]~135_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o  & ((\inst4|bit27~q ))) # (!\ARegAddr[1]~input_o  & (\inst2|bit27~q ))))

	.dataa(\inst2|bit27~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst4|bit27~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[27]~135_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[27]~135 .lut_mask = 16'hC088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[27]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N30
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[27]~559 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[27]~559_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[27]~135_combout ) # ((\inst3|bit27~q  & (\ARegAddr[1]~input_o  & !\ARegAddr[0]~input_o )))

	.dataa(\inst3|bit27~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[27]~135_combout ),
	.datac(\ARegAddr[1]~input_o ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[27]~559_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[27]~559 .lut_mask = 16'hCCEC;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[27]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N9
dffeas \inst6|bit27 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|bit27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|bit27 .is_wysiwyg = "true";
defparam \inst6|bit27 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N19
dffeas \inst5|bit27 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|bit27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|bit27 .is_wysiwyg = "true";
defparam \inst5|bit27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~24 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~24_combout  = (\ARegAddr[1]~input_o  & (\ARegAddr[0]~input_o )) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & (\inst6|bit27~q )) # (!\ARegAddr[0]~input_o  & ((\inst5|bit27~q )))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst6|bit27~q ),
	.datad(\inst5|bit27~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~24 .lut_mask = 16'hD9C8;
defparam \inst33|LPM_MUX_component|auto_generated|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N19
dffeas \inst7|bit27 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode88w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bit27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bit27 .is_wysiwyg = "true";
defparam \inst7|bit27 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N31
dffeas \inst8|bit27 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|bit27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|bit27 .is_wysiwyg = "true";
defparam \inst8|bit27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N18
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~25 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~25_combout  = (\inst33|LPM_MUX_component|auto_generated|_~24_combout  & (((\inst8|bit27~q )) # (!\ARegAddr[1]~input_o ))) # (!\inst33|LPM_MUX_component|auto_generated|_~24_combout  & (\ARegAddr[1]~input_o  & 
// (\inst7|bit27~q )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~24_combout ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst7|bit27~q ),
	.datad(\inst8|bit27~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~25 .lut_mask = 16'hEA62;
defparam \inst33|LPM_MUX_component|auto_generated|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[27]~136 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[27]~136_combout  = (!\ARegAddr[3]~input_o  & ((\ARegAddr[2]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~25_combout ))) # (!\ARegAddr[2]~input_o  & 
// (\inst33|LPM_MUX_component|auto_generated|result_node[27]~559_combout ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[27]~559_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~25_combout ),
	.datac(\ARegAddr[3]~input_o ),
	.datad(\ARegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[27]~136_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[27]~136 .lut_mask = 16'h0C0A;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[27]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N31
dffeas \inst10|bit27 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|bit27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|bit27 .is_wysiwyg = "true";
defparam \inst10|bit27 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N29
dffeas \inst14|bit27 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|bit27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|bit27 .is_wysiwyg = "true";
defparam \inst14|bit27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[27]~137 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[27]~137_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\ARegAddr[2]~input_o  & ((\inst14|bit27~q ))) # (!\ARegAddr[2]~input_o  & (\inst10|bit27~q ))))

	.dataa(\inst10|bit27~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst14|bit27~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[27]~137_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[27]~137 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[27]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N5
dffeas \inst13|bit27 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|bit27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit27 .is_wysiwyg = "true";
defparam \inst13|bit27 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y20_N7
dffeas \inst9|bit27 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|bit27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|bit27 .is_wysiwyg = "true";
defparam \inst9|bit27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[27]~138 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[27]~138_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\ARegAddr[2]~input_o  & (\inst13|bit27~q )) # (!\ARegAddr[2]~input_o  & ((\inst9|bit27~q )))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datac(\inst13|bit27~q ),
	.datad(\inst9|bit27~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[27]~138_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[27]~138 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[27]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N27
dffeas \inst12|bit27 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|bit27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|bit27 .is_wysiwyg = "true";
defparam \inst12|bit27 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N25
dffeas \inst16|bit27 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|bit27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|bit27 .is_wysiwyg = "true";
defparam \inst16|bit27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[27]~140 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[27]~140_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\ARegAddr[2]~input_o  & ((\inst16|bit27~q ))) # (!\ARegAddr[2]~input_o  & (\inst12|bit27~q ))))

	.dataa(\inst12|bit27~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst16|bit27~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[27]~140_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[27]~140 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[27]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N7
dffeas \inst11|bit27 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|bit27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|bit27 .is_wysiwyg = "true";
defparam \inst11|bit27 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N21
dffeas \inst15|bit27 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|bit27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|bit27 .is_wysiwyg = "true";
defparam \inst15|bit27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[27]~139 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[27]~139_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\ARegAddr[2]~input_o  & ((\inst15|bit27~q ))) # (!\ARegAddr[2]~input_o  & (\inst11|bit27~q ))))

	.dataa(\inst11|bit27~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst15|bit27~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[27]~139_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[27]~139 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[27]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N26
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[27]~141 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[27]~141_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[27]~137_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[27]~138_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[27]~140_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[27]~139_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[27]~137_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[27]~138_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[27]~140_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[27]~139_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[27]~141_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[27]~141 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[27]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[27]~142 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[27]~142_combout  = (!\ARegAddr[4]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|result_node[27]~136_combout ) # ((\ARegAddr[3]~input_o  & 
// \inst33|LPM_MUX_component|auto_generated|result_node[27]~141_combout ))))

	.dataa(\ARegAddr[3]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[27]~136_combout ),
	.datac(\ARegAddr[4]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[27]~141_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[27]~142_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[27]~142 .lut_mask = 16'h0E0C;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[27]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N27
dffeas \inst21|bit27 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|bit27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|bit27 .is_wysiwyg = "true";
defparam \inst21|bit27 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N9
dffeas \inst35|bit27 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|bit27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|bit27 .is_wysiwyg = "true";
defparam \inst35|bit27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~28 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~28_combout  = (\ARegAddr[0]~input_o  & (((\inst35|bit27~q ) # (\ARegAddr[1]~input_o )))) # (!\ARegAddr[0]~input_o  & (\inst21|bit27~q  & ((!\ARegAddr[1]~input_o ))))

	.dataa(\inst21|bit27~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst35|bit27~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~28 .lut_mask = 16'hCCE2;
defparam \inst33|LPM_MUX_component|auto_generated|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N21
dffeas \inst23|bit27 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|bit27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|bit27 .is_wysiwyg = "true";
defparam \inst23|bit27 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N15
dffeas \inst24|bit27 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|bit27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|bit27 .is_wysiwyg = "true";
defparam \inst24|bit27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~29 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~29_combout  = (\inst33|LPM_MUX_component|auto_generated|_~28_combout  & (((\inst24|bit27~q )) # (!\ARegAddr[1]~input_o ))) # (!\inst33|LPM_MUX_component|auto_generated|_~28_combout  & (\ARegAddr[1]~input_o  & 
// (\inst23|bit27~q )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~28_combout ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst23|bit27~q ),
	.datad(\inst24|bit27~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~29 .lut_mask = 16'hEA62;
defparam \inst33|LPM_MUX_component|auto_generated|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N19
dffeas \inst20|bit27 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|bit27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|bit27 .is_wysiwyg = "true";
defparam \inst20|bit27 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N1
dffeas \inst19|bit27 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|bit27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|bit27 .is_wysiwyg = "true";
defparam \inst19|bit27 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N27
dffeas \inst17|bit27 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|bit27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|bit27 .is_wysiwyg = "true";
defparam \inst17|bit27 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N25
dffeas \inst18|bit27 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|bit27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|bit27 .is_wysiwyg = "true";
defparam \inst18|bit27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~26 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~26_combout  = (\ARegAddr[1]~input_o  & (((\ARegAddr[0]~input_o )))) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & ((\inst18|bit27~q ))) # (!\ARegAddr[0]~input_o  & (\inst17|bit27~q ))))

	.dataa(\inst17|bit27~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst18|bit27~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~26 .lut_mask = 16'hFC22;
defparam \inst33|LPM_MUX_component|auto_generated|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~27 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~27_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~26_combout  & (\inst20|bit27~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~26_combout  & ((\inst19|bit27~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~26_combout ))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\inst20|bit27~q ),
	.datac(\inst19|bit27~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~26_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~27 .lut_mask = 16'hDDA0;
defparam \inst33|LPM_MUX_component|auto_generated|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[27]~143 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[27]~143_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & ((\inst33|LPM_MUX_component|auto_generated|_~29_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst33|LPM_MUX_component|auto_generated|_~27_combout )))) # (!\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & 
// (((\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst33|LPM_MUX_component|auto_generated|_~27_combout ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~29_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~27_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[27]~143_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[27]~143 .lut_mask = 16'hF888;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[27]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N7
dffeas \inst25|bit27 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode310w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|bit27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|bit27 .is_wysiwyg = "true";
defparam \inst25|bit27 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N13
dffeas \inst26|bit27 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode321w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|bit27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|bit27 .is_wysiwyg = "true";
defparam \inst26|bit27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[27]~146 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[27]~146_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\ARegAddr[0]~input_o  & ((\inst26|bit27~q ))) # (!\ARegAddr[0]~input_o  & (\inst25|bit27~q ))))

	.dataa(\inst25|bit27~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datac(\inst26|bit27~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[27]~146_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[27]~146 .lut_mask = 16'hC088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[27]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N11
dffeas \inst30|bit27 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode361w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst30|bit27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst30|bit27 .is_wysiwyg = "true";
defparam \inst30|bit27 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N13
dffeas \inst29|bit27 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode351w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst29|bit27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst29|bit27 .is_wysiwyg = "true";
defparam \inst29|bit27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N10
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[27]~144 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[27]~144_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\ARegAddr[0]~input_o  & (\inst30|bit27~q )) # (!\ARegAddr[0]~input_o  & ((\inst29|bit27~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datac(\inst30|bit27~q ),
	.datad(\inst29|bit27~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[27]~144_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[27]~144 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[27]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N17
dffeas \inst32|bit27 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode381w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|bit27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|bit27 .is_wysiwyg = "true";
defparam \inst32|bit27 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N3
dffeas \inst31|bit27 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode371w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst31|bit27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst31|bit27 .is_wysiwyg = "true";
defparam \inst31|bit27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[27]~145 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[27]~145_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\ARegAddr[0]~input_o  & (\inst32|bit27~q )) # (!\ARegAddr[0]~input_o  & ((\inst31|bit27~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datac(\inst32|bit27~q ),
	.datad(\inst31|bit27~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[27]~145_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[27]~145 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[27]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N9
dffeas \inst28|bit27 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode341w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst28|bit27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst28|bit27 .is_wysiwyg = "true";
defparam \inst28|bit27 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N11
dffeas \inst27|bit27 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode331w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst27|bit27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst27|bit27 .is_wysiwyg = "true";
defparam \inst27|bit27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[27]~147 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[27]~147_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\ARegAddr[0]~input_o  & (\inst28|bit27~q )) # (!\ARegAddr[0]~input_o  & ((\inst27|bit27~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datac(\inst28|bit27~q ),
	.datad(\inst27|bit27~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[27]~147_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[27]~147 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[27]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N2
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[27]~148 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[27]~148_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[27]~146_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[27]~144_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[27]~145_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[27]~147_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[27]~146_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[27]~144_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[27]~145_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[27]~147_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[27]~148_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[27]~148 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[27]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[27]~149 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[27]~149_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[27]~142_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[27]~143_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[27]~148_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[27]~142_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[27]~143_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[27]~148_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[27]~149_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[27]~149 .lut_mask = 16'hFEEE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[27]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y18_N8
cycloneiv_io_ibuf \WRITE_VAL[26]~input (
	.i(WRITE_VAL[26]),
	.ibar(gnd),
	.o(\WRITE_VAL[26]~input_o ));
// synopsys translate_off
defparam \WRITE_VAL[26]~input .bus_hold = "false";
defparam \WRITE_VAL[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y19_N31
dffeas \inst20|bit26 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|bit26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|bit26 .is_wysiwyg = "true";
defparam \inst20|bit26 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N15
dffeas \inst17|bit26 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|bit26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|bit26 .is_wysiwyg = "true";
defparam \inst17|bit26 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N29
dffeas \inst18|bit26 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|bit26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|bit26 .is_wysiwyg = "true";
defparam \inst18|bit26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~32 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~32_combout  = (\ARegAddr[0]~input_o  & (((\inst18|bit26~q ) # (\ARegAddr[1]~input_o )))) # (!\ARegAddr[0]~input_o  & (\inst17|bit26~q  & ((!\ARegAddr[1]~input_o ))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst17|bit26~q ),
	.datac(\inst18|bit26~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~32 .lut_mask = 16'hAAE4;
defparam \inst33|LPM_MUX_component|auto_generated|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N5
dffeas \inst19|bit26 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|bit26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|bit26 .is_wysiwyg = "true";
defparam \inst19|bit26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~33 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~33_combout  = (\inst33|LPM_MUX_component|auto_generated|_~32_combout  & ((\inst20|bit26~q ) # ((!\ARegAddr[1]~input_o )))) # (!\inst33|LPM_MUX_component|auto_generated|_~32_combout  & (((\inst19|bit26~q  & 
// \ARegAddr[1]~input_o ))))

	.dataa(\inst20|bit26~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~32_combout ),
	.datac(\inst19|bit26~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~33 .lut_mask = 16'hB8CC;
defparam \inst33|LPM_MUX_component|auto_generated|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N3
dffeas \inst24|bit26 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|bit26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|bit26 .is_wysiwyg = "true";
defparam \inst24|bit26 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N23
dffeas \inst21|bit26 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|bit26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|bit26 .is_wysiwyg = "true";
defparam \inst21|bit26 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N21
dffeas \inst35|bit26 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|bit26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|bit26 .is_wysiwyg = "true";
defparam \inst35|bit26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~34 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~34_combout  = (\ARegAddr[0]~input_o  & (((\inst35|bit26~q ) # (\ARegAddr[1]~input_o )))) # (!\ARegAddr[0]~input_o  & (\inst21|bit26~q  & ((!\ARegAddr[1]~input_o ))))

	.dataa(\inst21|bit26~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst35|bit26~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~34 .lut_mask = 16'hCCE2;
defparam \inst33|LPM_MUX_component|auto_generated|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N9
dffeas \inst23|bit26 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|bit26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|bit26 .is_wysiwyg = "true";
defparam \inst23|bit26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~35 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~35_combout  = (\inst33|LPM_MUX_component|auto_generated|_~34_combout  & ((\inst24|bit26~q ) # ((!\ARegAddr[1]~input_o )))) # (!\inst33|LPM_MUX_component|auto_generated|_~34_combout  & (((\inst23|bit26~q  & 
// \ARegAddr[1]~input_o ))))

	.dataa(\inst24|bit26~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~34_combout ),
	.datac(\inst23|bit26~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~35 .lut_mask = 16'hB8CC;
defparam \inst33|LPM_MUX_component|auto_generated|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N6
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[26]~158 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[26]~158_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & ((\inst33|LPM_MUX_component|auto_generated|_~35_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|_~33_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout )))) # (!\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & 
// (\inst33|LPM_MUX_component|auto_generated|_~33_combout  & (\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~33_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~35_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[26]~158_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[26]~158 .lut_mask = 16'hEAC0;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[26]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N27
dffeas \inst9|bit26 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|bit26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|bit26 .is_wysiwyg = "true";
defparam \inst9|bit26 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y20_N17
dffeas \inst13|bit26 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|bit26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit26 .is_wysiwyg = "true";
defparam \inst13|bit26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[26]~153 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[26]~153_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\ARegAddr[2]~input_o  & ((\inst13|bit26~q ))) # (!\ARegAddr[2]~input_o  & (\inst9|bit26~q ))))

	.dataa(\inst9|bit26~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datac(\inst13|bit26~q ),
	.datad(\ARegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[26]~153_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[26]~153 .lut_mask = 16'hC088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[26]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N23
dffeas \inst10|bit26 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|bit26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|bit26 .is_wysiwyg = "true";
defparam \inst10|bit26 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N21
dffeas \inst14|bit26 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|bit26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|bit26 .is_wysiwyg = "true";
defparam \inst14|bit26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[26]~152 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[26]~152_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\ARegAddr[2]~input_o  & ((\inst14|bit26~q ))) # (!\ARegAddr[2]~input_o  & (\inst10|bit26~q ))))

	.dataa(\inst10|bit26~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst14|bit26~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[26]~152_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[26]~152 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[26]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N27
dffeas \inst11|bit26 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|bit26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|bit26 .is_wysiwyg = "true";
defparam \inst11|bit26 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N1
dffeas \inst15|bit26 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|bit26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|bit26 .is_wysiwyg = "true";
defparam \inst15|bit26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[26]~154 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[26]~154_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\ARegAddr[2]~input_o  & ((\inst15|bit26~q ))) # (!\ARegAddr[2]~input_o  & (\inst11|bit26~q ))))

	.dataa(\inst11|bit26~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst15|bit26~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[26]~154_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[26]~154 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[26]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N27
dffeas \inst12|bit26 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|bit26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|bit26 .is_wysiwyg = "true";
defparam \inst12|bit26 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N1
dffeas \inst16|bit26 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|bit26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|bit26 .is_wysiwyg = "true";
defparam \inst16|bit26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[26]~155 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[26]~155_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\ARegAddr[2]~input_o  & ((\inst16|bit26~q ))) # (!\ARegAddr[2]~input_o  & (\inst12|bit26~q ))))

	.dataa(\inst12|bit26~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst16|bit26~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[26]~155_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[26]~155 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[26]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N22
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[26]~156 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[26]~156_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[26]~153_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[26]~152_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[26]~154_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[26]~155_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[26]~153_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[26]~152_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[26]~154_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[26]~155_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[26]~156_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[26]~156 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[26]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N11
dffeas \inst2|bit26 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|bit26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|bit26 .is_wysiwyg = "true";
defparam \inst2|bit26 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N1
dffeas \inst4|bit26 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|bit26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|bit26 .is_wysiwyg = "true";
defparam \inst4|bit26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[26]~150 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[26]~150_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o  & ((\inst4|bit26~q ))) # (!\ARegAddr[1]~input_o  & (\inst2|bit26~q ))))

	.dataa(\inst2|bit26~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst4|bit26~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[26]~150_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[26]~150 .lut_mask = 16'hC088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[26]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N29
dffeas \inst3|bit26 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|bit26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|bit26 .is_wysiwyg = "true";
defparam \inst3|bit26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N14
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[26]~560 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[26]~560_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[26]~150_combout ) # ((\ARegAddr[1]~input_o  & (!\ARegAddr[0]~input_o  & \inst3|bit26~q )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[26]~150_combout ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\ARegAddr[0]~input_o ),
	.datad(\inst3|bit26~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[26]~560_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[26]~560 .lut_mask = 16'hAEAA;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[26]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N13
dffeas \inst6|bit26 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|bit26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|bit26 .is_wysiwyg = "true";
defparam \inst6|bit26 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N7
dffeas \inst5|bit26 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|bit26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|bit26 .is_wysiwyg = "true";
defparam \inst5|bit26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~30 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~30_combout  = (\ARegAddr[1]~input_o  & (\ARegAddr[0]~input_o )) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & (\inst6|bit26~q )) # (!\ARegAddr[0]~input_o  & ((\inst5|bit26~q )))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst6|bit26~q ),
	.datad(\inst5|bit26~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~30 .lut_mask = 16'hD9C8;
defparam \inst33|LPM_MUX_component|auto_generated|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N29
dffeas \inst7|bit26 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode88w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bit26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bit26 .is_wysiwyg = "true";
defparam \inst7|bit26 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N11
dffeas \inst8|bit26 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|bit26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|bit26 .is_wysiwyg = "true";
defparam \inst8|bit26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~31 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~31_combout  = (\inst33|LPM_MUX_component|auto_generated|_~30_combout  & (((\inst8|bit26~q )) # (!\ARegAddr[1]~input_o ))) # (!\inst33|LPM_MUX_component|auto_generated|_~30_combout  & (\ARegAddr[1]~input_o  & 
// (\inst7|bit26~q )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~30_combout ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst7|bit26~q ),
	.datad(\inst8|bit26~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~31 .lut_mask = 16'hEA62;
defparam \inst33|LPM_MUX_component|auto_generated|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[26]~151 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[26]~151_combout  = (!\ARegAddr[3]~input_o  & ((\ARegAddr[2]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~31_combout ))) # (!\ARegAddr[2]~input_o  & 
// (\inst33|LPM_MUX_component|auto_generated|result_node[26]~560_combout ))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\ARegAddr[3]~input_o ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[26]~560_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~31_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[26]~151_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[26]~151 .lut_mask = 16'h3210;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[26]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[26]~157 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[26]~157_combout  = (!\ARegAddr[4]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|result_node[26]~151_combout ) # ((\ARegAddr[3]~input_o  & 
// \inst33|LPM_MUX_component|auto_generated|result_node[26]~156_combout ))))

	.dataa(\ARegAddr[4]~input_o ),
	.datab(\ARegAddr[3]~input_o ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[26]~156_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[26]~151_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[26]~157_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[26]~157 .lut_mask = 16'h5540;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[26]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N29
dffeas \inst32|bit26 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode381w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|bit26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|bit26 .is_wysiwyg = "true";
defparam \inst32|bit26 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N31
dffeas \inst31|bit26 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode371w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst31|bit26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst31|bit26 .is_wysiwyg = "true";
defparam \inst31|bit26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[26]~160 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[26]~160_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\ARegAddr[0]~input_o  & (\inst32|bit26~q )) # (!\ARegAddr[0]~input_o  & ((\inst31|bit26~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datac(\inst32|bit26~q ),
	.datad(\inst31|bit26~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[26]~160_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[26]~160 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[26]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N11
dffeas \inst29|bit26 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode351w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst29|bit26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst29|bit26 .is_wysiwyg = "true";
defparam \inst29|bit26 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N1
dffeas \inst30|bit26 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode361w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst30|bit26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst30|bit26 .is_wysiwyg = "true";
defparam \inst30|bit26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[26]~159 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[26]~159_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\ARegAddr[0]~input_o  & ((\inst30|bit26~q ))) # (!\ARegAddr[0]~input_o  & (\inst29|bit26~q ))))

	.dataa(\inst29|bit26~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datac(\inst30|bit26~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[26]~159_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[26]~159 .lut_mask = 16'hC088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[26]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N13
dffeas \inst26|bit26 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode321w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|bit26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|bit26 .is_wysiwyg = "true";
defparam \inst26|bit26 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N7
dffeas \inst25|bit26 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode310w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|bit26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|bit26 .is_wysiwyg = "true";
defparam \inst25|bit26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[26]~161 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[26]~161_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\ARegAddr[0]~input_o  & (\inst26|bit26~q )) # (!\ARegAddr[0]~input_o  & ((\inst25|bit26~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst26|bit26~q ),
	.datad(\inst25|bit26~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[26]~161_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[26]~161 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[26]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N31
dffeas \inst27|bit26 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode331w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst27|bit26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst27|bit26 .is_wysiwyg = "true";
defparam \inst27|bit26 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N21
dffeas \inst28|bit26 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode341w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst28|bit26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst28|bit26 .is_wysiwyg = "true";
defparam \inst28|bit26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[26]~162 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[26]~162_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\ARegAddr[0]~input_o  & ((\inst28|bit26~q ))) # (!\ARegAddr[0]~input_o  & (\inst27|bit26~q ))))

	.dataa(\inst27|bit26~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datac(\inst28|bit26~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[26]~162_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[26]~162 .lut_mask = 16'hC088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[26]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[26]~163 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[26]~163_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[26]~160_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[26]~159_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[26]~161_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[26]~162_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[26]~160_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[26]~159_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[26]~161_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[26]~162_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[26]~163_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[26]~163 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[26]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N10
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[26]~164 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[26]~164_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[26]~158_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[26]~157_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[26]~163_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[26]~158_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[26]~157_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[26]~163_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[26]~164_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[26]~164 .lut_mask = 16'hFEEE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[26]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y25_N1
cycloneiv_io_ibuf \WRITE_VAL[25]~input (
	.i(WRITE_VAL[25]),
	.ibar(gnd),
	.o(\WRITE_VAL[25]~input_o ));
// synopsys translate_off
defparam \WRITE_VAL[25]~input .bus_hold = "false";
defparam \WRITE_VAL[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y21_N23
dffeas \inst29|bit25 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode351w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst29|bit25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst29|bit25 .is_wysiwyg = "true";
defparam \inst29|bit25 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N5
dffeas \inst30|bit25 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode361w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst30|bit25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst30|bit25 .is_wysiwyg = "true";
defparam \inst30|bit25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[25]~174 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[25]~174_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\ARegAddr[0]~input_o  & ((\inst30|bit25~q ))) # (!\ARegAddr[0]~input_o  & (\inst29|bit25~q ))))

	.dataa(\inst29|bit25~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datac(\inst30|bit25~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[25]~174_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[25]~174 .lut_mask = 16'hC088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[25]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N27
dffeas \inst25|bit25 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode310w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|bit25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|bit25 .is_wysiwyg = "true";
defparam \inst25|bit25 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N25
dffeas \inst26|bit25 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode321w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|bit25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|bit25 .is_wysiwyg = "true";
defparam \inst26|bit25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[25]~176 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[25]~176_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\ARegAddr[0]~input_o  & ((\inst26|bit25~q ))) # (!\ARegAddr[0]~input_o  & (\inst25|bit25~q ))))

	.dataa(\inst25|bit25~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datac(\inst26|bit25~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[25]~176_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[25]~176 .lut_mask = 16'hC088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[25]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N1
dffeas \inst32|bit25 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode381w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|bit25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|bit25 .is_wysiwyg = "true";
defparam \inst32|bit25 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N11
dffeas \inst31|bit25 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode371w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst31|bit25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst31|bit25 .is_wysiwyg = "true";
defparam \inst31|bit25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[25]~175 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[25]~175_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\ARegAddr[0]~input_o  & (\inst32|bit25~q )) # (!\ARegAddr[0]~input_o  & ((\inst31|bit25~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst32|bit25~q ),
	.datad(\inst31|bit25~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[25]~175_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[25]~175 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[25]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N17
dffeas \inst28|bit25 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode341w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst28|bit25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst28|bit25 .is_wysiwyg = "true";
defparam \inst28|bit25 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N19
dffeas \inst27|bit25 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode331w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst27|bit25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst27|bit25 .is_wysiwyg = "true";
defparam \inst27|bit25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[25]~177 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[25]~177_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\ARegAddr[0]~input_o  & (\inst28|bit25~q )) # (!\ARegAddr[0]~input_o  & ((\inst27|bit25~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datac(\inst28|bit25~q ),
	.datad(\inst27|bit25~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[25]~177_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[25]~177 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[25]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N10
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[25]~178 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[25]~178_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[25]~174_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[25]~176_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[25]~175_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[25]~177_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[25]~174_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[25]~176_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[25]~175_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[25]~177_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[25]~178_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[25]~178 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[25]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N27
dffeas \inst10|bit25 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|bit25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|bit25 .is_wysiwyg = "true";
defparam \inst10|bit25 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N9
dffeas \inst14|bit25 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|bit25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|bit25 .is_wysiwyg = "true";
defparam \inst14|bit25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[25]~167 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[25]~167_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\ARegAddr[2]~input_o  & ((\inst14|bit25~q ))) # (!\ARegAddr[2]~input_o  & (\inst10|bit25~q ))))

	.dataa(\inst10|bit25~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst14|bit25~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[25]~167_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[25]~167 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[25]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N21
dffeas \inst13|bit25 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|bit25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit25 .is_wysiwyg = "true";
defparam \inst13|bit25 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y20_N31
dffeas \inst9|bit25 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|bit25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|bit25 .is_wysiwyg = "true";
defparam \inst9|bit25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[25]~168 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[25]~168_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\ARegAddr[2]~input_o  & (\inst13|bit25~q )) # (!\ARegAddr[2]~input_o  & ((\inst9|bit25~q )))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datac(\inst13|bit25~q ),
	.datad(\inst9|bit25~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[25]~168_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[25]~168 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[25]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N23
dffeas \inst12|bit25 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|bit25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|bit25 .is_wysiwyg = "true";
defparam \inst12|bit25 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N29
dffeas \inst16|bit25 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|bit25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|bit25 .is_wysiwyg = "true";
defparam \inst16|bit25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[25]~170 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[25]~170_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\ARegAddr[2]~input_o  & ((\inst16|bit25~q ))) # (!\ARegAddr[2]~input_o  & (\inst12|bit25~q ))))

	.dataa(\inst12|bit25~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst16|bit25~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[25]~170_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[25]~170 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[25]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N15
dffeas \inst11|bit25 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|bit25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|bit25 .is_wysiwyg = "true";
defparam \inst11|bit25 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N13
dffeas \inst15|bit25 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|bit25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|bit25 .is_wysiwyg = "true";
defparam \inst15|bit25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[25]~169 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[25]~169_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\ARegAddr[2]~input_o  & ((\inst15|bit25~q ))) # (!\ARegAddr[2]~input_o  & (\inst11|bit25~q ))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst11|bit25~q ),
	.datac(\inst15|bit25~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[25]~169_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[25]~169 .lut_mask = 16'hE400;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[25]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[25]~171 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[25]~171_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[25]~167_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[25]~168_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[25]~170_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[25]~169_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[25]~167_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[25]~168_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[25]~170_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[25]~169_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[25]~171_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[25]~171 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[25]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N15
dffeas \inst8|bit25 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|bit25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|bit25 .is_wysiwyg = "true";
defparam \inst8|bit25 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N15
dffeas \inst7|bit25 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode88w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bit25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bit25 .is_wysiwyg = "true";
defparam \inst7|bit25 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N3
dffeas \inst5|bit25 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|bit25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|bit25 .is_wysiwyg = "true";
defparam \inst5|bit25 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N17
dffeas \inst6|bit25 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|bit25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|bit25 .is_wysiwyg = "true";
defparam \inst6|bit25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~36 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~36_combout  = (\ARegAddr[1]~input_o  & (((\ARegAddr[0]~input_o )))) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & ((\inst6|bit25~q ))) # (!\ARegAddr[0]~input_o  & (\inst5|bit25~q ))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\inst5|bit25~q ),
	.datac(\inst6|bit25~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~36 .lut_mask = 16'hFA44;
defparam \inst33|LPM_MUX_component|auto_generated|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N14
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~37 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~37_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~36_combout  & (\inst8|bit25~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~36_combout  & ((\inst7|bit25~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~36_combout ))))

	.dataa(\inst8|bit25~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst7|bit25~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~36_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~37 .lut_mask = 16'hBBC0;
defparam \inst33|LPM_MUX_component|auto_generated|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N19
dffeas \inst3|bit25 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|bit25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|bit25 .is_wysiwyg = "true";
defparam \inst3|bit25 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N9
dffeas \inst4|bit25 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|bit25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|bit25 .is_wysiwyg = "true";
defparam \inst4|bit25 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N25
dffeas \inst2|bit25 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|bit25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|bit25 .is_wysiwyg = "true";
defparam \inst2|bit25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[25]~165 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[25]~165_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o  & (\inst4|bit25~q )) # (!\ARegAddr[1]~input_o  & ((\inst2|bit25~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst4|bit25~q ),
	.datad(\inst2|bit25~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[25]~165_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[25]~165 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[25]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[25]~561 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[25]~561_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[25]~165_combout ) # ((\inst3|bit25~q  & (!\ARegAddr[0]~input_o  & \ARegAddr[1]~input_o )))

	.dataa(\inst3|bit25~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\ARegAddr[1]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[25]~165_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[25]~561_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[25]~561 .lut_mask = 16'hFF20;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[25]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N2
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[25]~166 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[25]~166_combout  = (!\ARegAddr[3]~input_o  & ((\ARegAddr[2]~input_o  & (\inst33|LPM_MUX_component|auto_generated|_~37_combout )) # (!\ARegAddr[2]~input_o  & 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[25]~561_combout )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~37_combout ),
	.datab(\ARegAddr[3]~input_o ),
	.datac(\ARegAddr[2]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[25]~561_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[25]~166_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[25]~166 .lut_mask = 16'h2320;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[25]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N22
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[25]~172 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[25]~172_combout  = (!\ARegAddr[4]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|result_node[25]~166_combout ) # ((\ARegAddr[3]~input_o  & 
// \inst33|LPM_MUX_component|auto_generated|result_node[25]~171_combout ))))

	.dataa(\ARegAddr[4]~input_o ),
	.datab(\ARegAddr[3]~input_o ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[25]~171_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[25]~166_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[25]~172_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[25]~172 .lut_mask = 16'h5540;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[25]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N27
dffeas \inst24|bit25 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|bit25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|bit25 .is_wysiwyg = "true";
defparam \inst24|bit25 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N1
dffeas \inst23|bit25 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|bit25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|bit25 .is_wysiwyg = "true";
defparam \inst23|bit25 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N9
dffeas \inst35|bit25 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|bit25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|bit25 .is_wysiwyg = "true";
defparam \inst35|bit25 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N3
dffeas \inst21|bit25 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|bit25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|bit25 .is_wysiwyg = "true";
defparam \inst21|bit25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~40 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~40_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o ) # ((\inst35|bit25~q )))) # (!\ARegAddr[0]~input_o  & (!\ARegAddr[1]~input_o  & ((\inst21|bit25~q ))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst35|bit25~q ),
	.datad(\inst21|bit25~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~40 .lut_mask = 16'hB9A8;
defparam \inst33|LPM_MUX_component|auto_generated|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~41 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~41_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~40_combout  & (\inst24|bit25~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~40_combout  & ((\inst23|bit25~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~40_combout ))))

	.dataa(\inst24|bit25~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst23|bit25~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~40_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~41 .lut_mask = 16'hBBC0;
defparam \inst33|LPM_MUX_component|auto_generated|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N17
dffeas \inst18|bit25 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|bit25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|bit25 .is_wysiwyg = "true";
defparam \inst18|bit25 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N19
dffeas \inst17|bit25 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|bit25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|bit25 .is_wysiwyg = "true";
defparam \inst17|bit25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~38 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~38_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o ) # ((\inst18|bit25~q )))) # (!\ARegAddr[0]~input_o  & (!\ARegAddr[1]~input_o  & ((\inst17|bit25~q ))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst18|bit25~q ),
	.datad(\inst17|bit25~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~38 .lut_mask = 16'hB9A8;
defparam \inst33|LPM_MUX_component|auto_generated|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N25
dffeas \inst19|bit25 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|bit25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|bit25 .is_wysiwyg = "true";
defparam \inst19|bit25 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N11
dffeas \inst20|bit25 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|bit25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|bit25 .is_wysiwyg = "true";
defparam \inst20|bit25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~39 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~39_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~38_combout  & ((\inst20|bit25~q ))) # (!\inst33|LPM_MUX_component|auto_generated|_~38_combout  & (\inst19|bit25~q )))) # 
// (!\ARegAddr[1]~input_o  & (\inst33|LPM_MUX_component|auto_generated|_~38_combout ))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~38_combout ),
	.datac(\inst19|bit25~q ),
	.datad(\inst20|bit25~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~39 .lut_mask = 16'hEC64;
defparam \inst33|LPM_MUX_component|auto_generated|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[25]~173 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[25]~173_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & ((\inst33|LPM_MUX_component|auto_generated|_~41_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst33|LPM_MUX_component|auto_generated|_~39_combout )))) # (!\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & 
// (\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & ((\inst33|LPM_MUX_component|auto_generated|_~39_combout ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|_~41_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~39_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[25]~173_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[25]~173 .lut_mask = 16'hECA0;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[25]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[25]~179 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[25]~179_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[25]~172_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[25]~173_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[25]~178_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[25]~178_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[25]~172_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[25]~173_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[25]~179_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[25]~179 .lut_mask = 16'hFFF8;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[25]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X36_Y41_N1
cycloneiv_io_ibuf \WRITE_VAL[24]~input (
	.i(WRITE_VAL[24]),
	.ibar(gnd),
	.o(\WRITE_VAL[24]~input_o ));
// synopsys translate_off
defparam \WRITE_VAL[24]~input .bus_hold = "false";
defparam \WRITE_VAL[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y26_N23
dffeas \inst21|bit24 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|bit24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|bit24 .is_wysiwyg = "true";
defparam \inst21|bit24 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N5
dffeas \inst35|bit24 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|bit24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|bit24 .is_wysiwyg = "true";
defparam \inst35|bit24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~46 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~46_combout  = (\ARegAddr[1]~input_o  & (((\ARegAddr[0]~input_o )))) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & ((\inst35|bit24~q ))) # (!\ARegAddr[0]~input_o  & (\inst21|bit24~q ))))

	.dataa(\inst21|bit24~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst35|bit24~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~46 .lut_mask = 16'hFC22;
defparam \inst33|LPM_MUX_component|auto_generated|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N25
dffeas \inst23|bit24 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|bit24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|bit24 .is_wysiwyg = "true";
defparam \inst23|bit24 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N19
dffeas \inst24|bit24 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|bit24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|bit24 .is_wysiwyg = "true";
defparam \inst24|bit24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~47 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~47_combout  = (\inst33|LPM_MUX_component|auto_generated|_~46_combout  & (((\inst24|bit24~q )) # (!\ARegAddr[1]~input_o ))) # (!\inst33|LPM_MUX_component|auto_generated|_~46_combout  & (\ARegAddr[1]~input_o  & 
// (\inst23|bit24~q )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~46_combout ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst23|bit24~q ),
	.datad(\inst24|bit24~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~47 .lut_mask = 16'hEA62;
defparam \inst33|LPM_MUX_component|auto_generated|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N15
dffeas \inst20|bit24 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|bit24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|bit24 .is_wysiwyg = "true";
defparam \inst20|bit24 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N29
dffeas \inst19|bit24 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|bit24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|bit24 .is_wysiwyg = "true";
defparam \inst19|bit24 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N27
dffeas \inst17|bit24 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|bit24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|bit24 .is_wysiwyg = "true";
defparam \inst17|bit24 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N1
dffeas \inst18|bit24 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|bit24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|bit24 .is_wysiwyg = "true";
defparam \inst18|bit24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~44 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~44_combout  = (\ARegAddr[0]~input_o  & (((\inst18|bit24~q ) # (\ARegAddr[1]~input_o )))) # (!\ARegAddr[0]~input_o  & (\inst17|bit24~q  & ((!\ARegAddr[1]~input_o ))))

	.dataa(\inst17|bit24~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst18|bit24~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~44 .lut_mask = 16'hCCE2;
defparam \inst33|LPM_MUX_component|auto_generated|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~45 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~45_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~44_combout  & (\inst20|bit24~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~44_combout  & ((\inst19|bit24~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~44_combout ))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\inst20|bit24~q ),
	.datac(\inst19|bit24~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~44_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~45 .lut_mask = 16'hDDA0;
defparam \inst33|LPM_MUX_component|auto_generated|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N22
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[24]~188 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[24]~188_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & ((\inst33|LPM_MUX_component|auto_generated|_~47_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst33|LPM_MUX_component|auto_generated|_~45_combout )))) # (!\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & 
// (((\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst33|LPM_MUX_component|auto_generated|_~45_combout ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~47_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~45_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[24]~188_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[24]~188 .lut_mask = 16'hF888;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[24]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N31
dffeas \inst25|bit24 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode310w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|bit24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|bit24 .is_wysiwyg = "true";
defparam \inst25|bit24 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N13
dffeas \inst26|bit24 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode321w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|bit24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|bit24 .is_wysiwyg = "true";
defparam \inst26|bit24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[24]~191 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[24]~191_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\ARegAddr[0]~input_o  & ((\inst26|bit24~q ))) # (!\ARegAddr[0]~input_o  & (\inst25|bit24~q ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datab(\inst25|bit24~q ),
	.datac(\inst26|bit24~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[24]~191_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[24]~191 .lut_mask = 16'hA088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[24]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N3
dffeas \inst29|bit24 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode351w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst29|bit24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst29|bit24 .is_wysiwyg = "true";
defparam \inst29|bit24 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N25
dffeas \inst30|bit24 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode361w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst30|bit24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst30|bit24 .is_wysiwyg = "true";
defparam \inst30|bit24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[24]~189 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[24]~189_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\ARegAddr[0]~input_o  & ((\inst30|bit24~q ))) # (!\ARegAddr[0]~input_o  & (\inst29|bit24~q ))))

	.dataa(\inst29|bit24~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datac(\inst30|bit24~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[24]~189_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[24]~189 .lut_mask = 16'hC088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[24]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N9
dffeas \inst28|bit24 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode341w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst28|bit24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst28|bit24 .is_wysiwyg = "true";
defparam \inst28|bit24 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N19
dffeas \inst27|bit24 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode331w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst27|bit24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst27|bit24 .is_wysiwyg = "true";
defparam \inst27|bit24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[24]~192 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[24]~192_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\ARegAddr[0]~input_o  & (\inst28|bit24~q )) # (!\ARegAddr[0]~input_o  & ((\inst27|bit24~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst28|bit24~q ),
	.datad(\inst27|bit24~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[24]~192_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[24]~192 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[24]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N29
dffeas \inst32|bit24 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode381w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|bit24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|bit24 .is_wysiwyg = "true";
defparam \inst32|bit24 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N7
dffeas \inst31|bit24 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode371w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst31|bit24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst31|bit24 .is_wysiwyg = "true";
defparam \inst31|bit24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[24]~190 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[24]~190_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\ARegAddr[0]~input_o  & (\inst32|bit24~q )) # (!\ARegAddr[0]~input_o  & ((\inst31|bit24~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst32|bit24~q ),
	.datad(\inst31|bit24~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[24]~190_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[24]~190 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[24]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[24]~193 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[24]~193_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[24]~191_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[24]~189_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[24]~192_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[24]~190_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[24]~191_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[24]~189_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[24]~192_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[24]~190_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[24]~193_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[24]~193 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[24]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N19
dffeas \inst11|bit24 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|bit24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|bit24 .is_wysiwyg = "true";
defparam \inst11|bit24 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N17
dffeas \inst15|bit24 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|bit24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|bit24 .is_wysiwyg = "true";
defparam \inst15|bit24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[24]~184 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[24]~184_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\ARegAddr[2]~input_o  & ((\inst15|bit24~q ))) # (!\ARegAddr[2]~input_o  & (\inst11|bit24~q ))))

	.dataa(\inst11|bit24~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst15|bit24~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[24]~184_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[24]~184 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[24]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N23
dffeas \inst10|bit24 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|bit24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|bit24 .is_wysiwyg = "true";
defparam \inst10|bit24 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N29
dffeas \inst14|bit24 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|bit24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|bit24 .is_wysiwyg = "true";
defparam \inst14|bit24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[24]~182 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[24]~182_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\ARegAddr[2]~input_o  & ((\inst14|bit24~q ))) # (!\ARegAddr[2]~input_o  & (\inst10|bit24~q ))))

	.dataa(\inst10|bit24~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst14|bit24~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[24]~182_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[24]~182 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[24]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N25
dffeas \inst13|bit24 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|bit24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit24 .is_wysiwyg = "true";
defparam \inst13|bit24 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y20_N11
dffeas \inst9|bit24 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|bit24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|bit24 .is_wysiwyg = "true";
defparam \inst9|bit24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[24]~183 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[24]~183_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\ARegAddr[2]~input_o  & (\inst13|bit24~q )) # (!\ARegAddr[2]~input_o  & ((\inst9|bit24~q )))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datac(\inst13|bit24~q ),
	.datad(\inst9|bit24~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[24]~183_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[24]~183 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[24]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N25
dffeas \inst16|bit24 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|bit24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|bit24 .is_wysiwyg = "true";
defparam \inst16|bit24 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N19
dffeas \inst12|bit24 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|bit24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|bit24 .is_wysiwyg = "true";
defparam \inst12|bit24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[24]~185 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[24]~185_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\ARegAddr[2]~input_o  & (\inst16|bit24~q )) # (!\ARegAddr[2]~input_o  & ((\inst12|bit24~q )))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.datac(\inst16|bit24~q ),
	.datad(\inst12|bit24~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[24]~185_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[24]~185 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[24]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N18
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[24]~186 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[24]~186_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[24]~184_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[24]~182_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[24]~183_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[24]~185_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[24]~184_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[24]~182_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[24]~183_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[24]~185_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[24]~186_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[24]~186 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[24]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N31
dffeas \inst3|bit24 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|bit24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|bit24 .is_wysiwyg = "true";
defparam \inst3|bit24 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y24_N9
dffeas \inst4|bit24 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|bit24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|bit24 .is_wysiwyg = "true";
defparam \inst4|bit24 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N13
dffeas \inst2|bit24 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|bit24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|bit24 .is_wysiwyg = "true";
defparam \inst2|bit24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[24]~180 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[24]~180_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o  & (\inst4|bit24~q )) # (!\ARegAddr[1]~input_o  & ((\inst2|bit24~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst4|bit24~q ),
	.datad(\inst2|bit24~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[24]~180_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[24]~180 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[24]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[24]~562 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[24]~562_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[24]~180_combout ) # ((!\ARegAddr[0]~input_o  & (\ARegAddr[1]~input_o  & \inst3|bit24~q )))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst3|bit24~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[24]~180_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[24]~562_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[24]~562 .lut_mask = 16'hFF40;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[24]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N1
dffeas \inst8|bit24 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|bit24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|bit24 .is_wysiwyg = "true";
defparam \inst8|bit24 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N25
dffeas \inst7|bit24 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode88w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bit24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bit24 .is_wysiwyg = "true";
defparam \inst7|bit24 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N31
dffeas \inst5|bit24 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|bit24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|bit24 .is_wysiwyg = "true";
defparam \inst5|bit24 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N13
dffeas \inst6|bit24 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|bit24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|bit24 .is_wysiwyg = "true";
defparam \inst6|bit24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~42 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~42_combout  = (\ARegAddr[1]~input_o  & (((\ARegAddr[0]~input_o )))) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & ((\inst6|bit24~q ))) # (!\ARegAddr[0]~input_o  & (\inst5|bit24~q ))))

	.dataa(\inst5|bit24~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst6|bit24~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~42 .lut_mask = 16'hFC22;
defparam \inst33|LPM_MUX_component|auto_generated|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~43 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~43_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~42_combout  & (\inst8|bit24~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~42_combout  & ((\inst7|bit24~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~42_combout ))))

	.dataa(\inst8|bit24~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst7|bit24~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~42_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~43 .lut_mask = 16'hBBC0;
defparam \inst33|LPM_MUX_component|auto_generated|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[24]~181 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[24]~181_combout  = (!\ARegAddr[3]~input_o  & ((\ARegAddr[2]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~43_combout ))) # (!\ARegAddr[2]~input_o  & 
// (\inst33|LPM_MUX_component|auto_generated|result_node[24]~562_combout ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[24]~562_combout ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\ARegAddr[3]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~43_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[24]~181_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[24]~181 .lut_mask = 16'h0E02;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[24]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[24]~187 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[24]~187_combout  = (!\ARegAddr[4]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|result_node[24]~181_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[24]~186_combout  & 
// \ARegAddr[3]~input_o ))))

	.dataa(\ARegAddr[4]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[24]~186_combout ),
	.datac(\ARegAddr[3]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[24]~181_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[24]~187_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[24]~187 .lut_mask = 16'h5540;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[24]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N10
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[24]~194 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[24]~194_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[24]~188_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[24]~187_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[24]~193_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[24]~188_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[24]~193_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[24]~187_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[24]~194_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[24]~194 .lut_mask = 16'hFFEA;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[24]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y30_N1
cycloneiv_io_ibuf \WRITE_VAL[23]~input (
	.i(WRITE_VAL[23]),
	.ibar(gnd),
	.o(\WRITE_VAL[23]~input_o ));
// synopsys translate_off
defparam \WRITE_VAL[23]~input .bus_hold = "false";
defparam \WRITE_VAL[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y24_N17
dffeas \inst26|bit23 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode321w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|bit23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|bit23 .is_wysiwyg = "true";
defparam \inst26|bit23 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N27
dffeas \inst25|bit23 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode310w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|bit23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|bit23 .is_wysiwyg = "true";
defparam \inst25|bit23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[23]~206 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[23]~206_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\ARegAddr[0]~input_o  & (\inst26|bit23~q )) # (!\ARegAddr[0]~input_o  & ((\inst25|bit23~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst26|bit23~q ),
	.datad(\inst25|bit23~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[23]~206_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[23]~206 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[23]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N31
dffeas \inst29|bit23 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode351w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst29|bit23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst29|bit23 .is_wysiwyg = "true";
defparam \inst29|bit23 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N21
dffeas \inst30|bit23 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode361w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst30|bit23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst30|bit23 .is_wysiwyg = "true";
defparam \inst30|bit23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[23]~204 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[23]~204_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\ARegAddr[0]~input_o  & ((\inst30|bit23~q ))) # (!\ARegAddr[0]~input_o  & (\inst29|bit23~q ))))

	.dataa(\inst29|bit23~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datac(\inst30|bit23~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[23]~204_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[23]~204 .lut_mask = 16'hC088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[23]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N17
dffeas \inst32|bit23 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode381w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|bit23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|bit23 .is_wysiwyg = "true";
defparam \inst32|bit23 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N3
dffeas \inst31|bit23 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode371w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst31|bit23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst31|bit23 .is_wysiwyg = "true";
defparam \inst31|bit23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[23]~205 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[23]~205_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\ARegAddr[0]~input_o  & (\inst32|bit23~q )) # (!\ARegAddr[0]~input_o  & ((\inst31|bit23~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst32|bit23~q ),
	.datad(\inst31|bit23~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[23]~205_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[23]~205 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[23]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N31
dffeas \inst27|bit23 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode331w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst27|bit23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst27|bit23 .is_wysiwyg = "true";
defparam \inst27|bit23 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N13
dffeas \inst28|bit23 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode341w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst28|bit23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst28|bit23 .is_wysiwyg = "true";
defparam \inst28|bit23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[23]~207 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[23]~207_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\ARegAddr[0]~input_o  & ((\inst28|bit23~q ))) # (!\ARegAddr[0]~input_o  & (\inst27|bit23~q ))))

	.dataa(\inst27|bit23~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst28|bit23~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[23]~207_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[23]~207 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[23]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[23]~208 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[23]~208_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[23]~206_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[23]~204_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[23]~205_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[23]~207_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[23]~206_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[23]~204_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[23]~205_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[23]~207_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[23]~208_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[23]~208 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[23]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N11
dffeas \inst10|bit23 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|bit23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|bit23 .is_wysiwyg = "true";
defparam \inst10|bit23 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N1
dffeas \inst14|bit23 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|bit23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|bit23 .is_wysiwyg = "true";
defparam \inst14|bit23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[23]~197 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[23]~197_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\ARegAddr[2]~input_o  & ((\inst14|bit23~q ))) # (!\ARegAddr[2]~input_o  & (\inst10|bit23~q ))))

	.dataa(\inst10|bit23~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst14|bit23~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[23]~197_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[23]~197 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[23]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N1
dffeas \inst13|bit23 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|bit23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit23 .is_wysiwyg = "true";
defparam \inst13|bit23 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N19
dffeas \inst9|bit23 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|bit23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|bit23 .is_wysiwyg = "true";
defparam \inst9|bit23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[23]~198 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[23]~198_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\ARegAddr[2]~input_o  & (\inst13|bit23~q )) # (!\ARegAddr[2]~input_o  & ((\inst9|bit23~q )))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datac(\inst13|bit23~q ),
	.datad(\inst9|bit23~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[23]~198_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[23]~198 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[23]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N3
dffeas \inst11|bit23 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|bit23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|bit23 .is_wysiwyg = "true";
defparam \inst11|bit23 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N1
dffeas \inst15|bit23 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|bit23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|bit23 .is_wysiwyg = "true";
defparam \inst15|bit23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[23]~199 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[23]~199_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\ARegAddr[2]~input_o  & ((\inst15|bit23~q ))) # (!\ARegAddr[2]~input_o  & (\inst11|bit23~q ))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst11|bit23~q ),
	.datac(\inst15|bit23~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[23]~199_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[23]~199 .lut_mask = 16'hE400;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[23]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N31
dffeas \inst16|bit23 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|bit23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|bit23 .is_wysiwyg = "true";
defparam \inst16|bit23 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N17
dffeas \inst12|bit23 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|bit23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|bit23 .is_wysiwyg = "true";
defparam \inst12|bit23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N30
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[23]~200 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[23]~200_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\ARegAddr[2]~input_o  & (\inst16|bit23~q )) # (!\ARegAddr[2]~input_o  & ((\inst12|bit23~q )))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.datac(\inst16|bit23~q ),
	.datad(\inst12|bit23~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[23]~200_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[23]~200 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[23]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N18
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[23]~201 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[23]~201_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[23]~197_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[23]~198_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[23]~199_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[23]~200_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[23]~197_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[23]~198_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[23]~199_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[23]~200_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[23]~201_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[23]~201 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[23]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N27
dffeas \inst5|bit23 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|bit23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|bit23 .is_wysiwyg = "true";
defparam \inst5|bit23 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N9
dffeas \inst6|bit23 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|bit23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|bit23 .is_wysiwyg = "true";
defparam \inst6|bit23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~48 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~48_combout  = (\ARegAddr[1]~input_o  & (((\ARegAddr[0]~input_o )))) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & ((\inst6|bit23~q ))) # (!\ARegAddr[0]~input_o  & (\inst5|bit23~q ))))

	.dataa(\inst5|bit23~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst6|bit23~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~48 .lut_mask = 16'hFC22;
defparam \inst33|LPM_MUX_component|auto_generated|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N9
dffeas \inst7|bit23 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode88w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bit23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bit23 .is_wysiwyg = "true";
defparam \inst7|bit23 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N19
dffeas \inst8|bit23 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|bit23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|bit23 .is_wysiwyg = "true";
defparam \inst8|bit23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~49 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~49_combout  = (\inst33|LPM_MUX_component|auto_generated|_~48_combout  & (((\inst8|bit23~q )) # (!\ARegAddr[1]~input_o ))) # (!\inst33|LPM_MUX_component|auto_generated|_~48_combout  & (\ARegAddr[1]~input_o  & 
// (\inst7|bit23~q )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~48_combout ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst7|bit23~q ),
	.datad(\inst8|bit23~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~49 .lut_mask = 16'hEA62;
defparam \inst33|LPM_MUX_component|auto_generated|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N3
dffeas \inst3|bit23 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|bit23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|bit23 .is_wysiwyg = "true";
defparam \inst3|bit23 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N19
dffeas \inst4|bit23 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|bit23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|bit23 .is_wysiwyg = "true";
defparam \inst4|bit23 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N17
dffeas \inst2|bit23 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|bit23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|bit23 .is_wysiwyg = "true";
defparam \inst2|bit23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N18
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[23]~195 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[23]~195_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o  & (\inst4|bit23~q )) # (!\ARegAddr[1]~input_o  & ((\inst2|bit23~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst4|bit23~q ),
	.datad(\inst2|bit23~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[23]~195_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[23]~195 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[23]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N30
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[23]~563 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[23]~563_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[23]~195_combout ) # ((!\ARegAddr[0]~input_o  & (\ARegAddr[1]~input_o  & \inst3|bit23~q )))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst3|bit23~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[23]~195_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[23]~563_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[23]~563 .lut_mask = 16'hFF40;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[23]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[23]~196 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[23]~196_combout  = (!\ARegAddr[3]~input_o  & ((\ARegAddr[2]~input_o  & (\inst33|LPM_MUX_component|auto_generated|_~49_combout )) # (!\ARegAddr[2]~input_o  & 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[23]~563_combout )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~49_combout ),
	.datab(\ARegAddr[3]~input_o ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[23]~563_combout ),
	.datad(\ARegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[23]~196_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[23]~196 .lut_mask = 16'h2230;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[23]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[23]~202 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[23]~202_combout  = (!\ARegAddr[4]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|result_node[23]~196_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[23]~201_combout  & 
// \ARegAddr[3]~input_o ))))

	.dataa(\ARegAddr[4]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[23]~201_combout ),
	.datac(\ARegAddr[3]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[23]~196_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[23]~202_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[23]~202 .lut_mask = 16'h5540;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[23]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N3
dffeas \inst20|bit23 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|bit23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|bit23 .is_wysiwyg = "true";
defparam \inst20|bit23 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N17
dffeas \inst19|bit23 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|bit23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|bit23 .is_wysiwyg = "true";
defparam \inst19|bit23 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N13
dffeas \inst18|bit23 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|bit23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|bit23 .is_wysiwyg = "true";
defparam \inst18|bit23 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N7
dffeas \inst17|bit23 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|bit23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|bit23 .is_wysiwyg = "true";
defparam \inst17|bit23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~50 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~50_combout  = (\ARegAddr[1]~input_o  & (\ARegAddr[0]~input_o )) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & (\inst18|bit23~q )) # (!\ARegAddr[0]~input_o  & ((\inst17|bit23~q )))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst18|bit23~q ),
	.datad(\inst17|bit23~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~50 .lut_mask = 16'hD9C8;
defparam \inst33|LPM_MUX_component|auto_generated|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~51 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~51_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~50_combout  & (\inst20|bit23~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~50_combout  & ((\inst19|bit23~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~50_combout ))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\inst20|bit23~q ),
	.datac(\inst19|bit23~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~50_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~51 .lut_mask = 16'hDDA0;
defparam \inst33|LPM_MUX_component|auto_generated|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N27
dffeas \inst24|bit23 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|bit23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|bit23 .is_wysiwyg = "true";
defparam \inst24|bit23 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N25
dffeas \inst23|bit23 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|bit23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|bit23 .is_wysiwyg = "true";
defparam \inst23|bit23 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N17
dffeas \inst35|bit23 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|bit23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|bit23 .is_wysiwyg = "true";
defparam \inst35|bit23 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N11
dffeas \inst21|bit23 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|bit23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|bit23 .is_wysiwyg = "true";
defparam \inst21|bit23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~52 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~52_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o ) # ((\inst35|bit23~q )))) # (!\ARegAddr[0]~input_o  & (!\ARegAddr[1]~input_o  & ((\inst21|bit23~q ))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst35|bit23~q ),
	.datad(\inst21|bit23~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~52 .lut_mask = 16'hB9A8;
defparam \inst33|LPM_MUX_component|auto_generated|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~53 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~53_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~52_combout  & (\inst24|bit23~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~52_combout  & ((\inst23|bit23~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~52_combout ))))

	.dataa(\inst24|bit23~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst23|bit23~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~52_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~53 .lut_mask = 16'hBBC0;
defparam \inst33|LPM_MUX_component|auto_generated|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[23]~203 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[23]~203_combout  = (\inst33|LPM_MUX_component|auto_generated|_~51_combout  & ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & \inst33|LPM_MUX_component|auto_generated|_~53_combout )))) # (!\inst33|LPM_MUX_component|auto_generated|_~51_combout  & 
// (\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & ((\inst33|LPM_MUX_component|auto_generated|_~53_combout ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~51_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~53_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[23]~203_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[23]~203 .lut_mask = 16'hECA0;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[23]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N6
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[23]~209 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[23]~209_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[23]~202_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[23]~203_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[23]~208_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[23]~208_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[23]~202_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[23]~203_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[23]~209_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[23]~209 .lut_mask = 16'hFFEC;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[23]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X36_Y41_N8
cycloneiv_io_ibuf \WRITE_VAL[22]~input (
	.i(WRITE_VAL[22]),
	.ibar(gnd),
	.o(\WRITE_VAL[22]~input_o ));
// synopsys translate_off
defparam \WRITE_VAL[22]~input .bus_hold = "false";
defparam \WRITE_VAL[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y24_N13
dffeas \inst32|bit22 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode381w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|bit22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|bit22 .is_wysiwyg = "true";
defparam \inst32|bit22 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N23
dffeas \inst31|bit22 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode371w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst31|bit22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst31|bit22 .is_wysiwyg = "true";
defparam \inst31|bit22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[22]~220 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[22]~220_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\ARegAddr[0]~input_o  & (\inst32|bit22~q )) # (!\ARegAddr[0]~input_o  & ((\inst31|bit22~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst32|bit22~q ),
	.datad(\inst31|bit22~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[22]~220_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[22]~220 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[22]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N19
dffeas \inst25|bit22 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode310w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|bit22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|bit22 .is_wysiwyg = "true";
defparam \inst25|bit22 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N9
dffeas \inst26|bit22 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode321w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|bit22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|bit22 .is_wysiwyg = "true";
defparam \inst26|bit22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[22]~221 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[22]~221_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\ARegAddr[0]~input_o  & ((\inst26|bit22~q ))) # (!\ARegAddr[0]~input_o  & (\inst25|bit22~q ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datab(\inst25|bit22~q ),
	.datac(\inst26|bit22~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[22]~221_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[22]~221 .lut_mask = 16'hA088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[22]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N29
dffeas \inst27|bit22 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode331w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst27|bit22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst27|bit22 .is_wysiwyg = "true";
defparam \inst27|bit22 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N27
dffeas \inst28|bit22 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode341w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst28|bit22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst28|bit22 .is_wysiwyg = "true";
defparam \inst28|bit22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N26
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[22]~222 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[22]~222_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\ARegAddr[0]~input_o  & ((\inst28|bit22~q ))) # (!\ARegAddr[0]~input_o  & (\inst27|bit22~q ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datab(\inst27|bit22~q ),
	.datac(\inst28|bit22~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[22]~222_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[22]~222 .lut_mask = 16'hA088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[22]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N9
dffeas \inst29|bit22 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode351w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst29|bit22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst29|bit22 .is_wysiwyg = "true";
defparam \inst29|bit22 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y20_N15
dffeas \inst30|bit22 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode361w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst30|bit22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst30|bit22 .is_wysiwyg = "true";
defparam \inst30|bit22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N14
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[22]~219 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[22]~219_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\ARegAddr[0]~input_o  & ((\inst30|bit22~q ))) # (!\ARegAddr[0]~input_o  & (\inst29|bit22~q ))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst29|bit22~q ),
	.datac(\inst30|bit22~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[22]~219_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[22]~219 .lut_mask = 16'hE400;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[22]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[22]~223 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[22]~223_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[22]~220_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[22]~221_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[22]~222_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[22]~219_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[22]~220_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[22]~221_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[22]~222_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[22]~219_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[22]~223_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[22]~223 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[22]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N27
dffeas \inst24|bit22 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|bit22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|bit22 .is_wysiwyg = "true";
defparam \inst24|bit22 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y24_N17
dffeas \inst23|bit22 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|bit22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|bit22 .is_wysiwyg = "true";
defparam \inst23|bit22 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N21
dffeas \inst35|bit22 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|bit22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|bit22 .is_wysiwyg = "true";
defparam \inst35|bit22 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N7
dffeas \inst21|bit22 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|bit22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|bit22 .is_wysiwyg = "true";
defparam \inst21|bit22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~58 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~58_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o ) # ((\inst35|bit22~q )))) # (!\ARegAddr[0]~input_o  & (!\ARegAddr[1]~input_o  & ((\inst21|bit22~q ))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst35|bit22~q ),
	.datad(\inst21|bit22~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~58 .lut_mask = 16'hB9A8;
defparam \inst33|LPM_MUX_component|auto_generated|_~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~59 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~59_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~58_combout  & (\inst24|bit22~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~58_combout  & ((\inst23|bit22~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~58_combout ))))

	.dataa(\inst24|bit22~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst23|bit22~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~58_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~59 .lut_mask = 16'hBBC0;
defparam \inst33|LPM_MUX_component|auto_generated|_~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N3
dffeas \inst20|bit22 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|bit22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|bit22 .is_wysiwyg = "true";
defparam \inst20|bit22 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N9
dffeas \inst19|bit22 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|bit22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|bit22 .is_wysiwyg = "true";
defparam \inst19|bit22 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N25
dffeas \inst18|bit22 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|bit22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|bit22 .is_wysiwyg = "true";
defparam \inst18|bit22 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N3
dffeas \inst17|bit22 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|bit22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|bit22 .is_wysiwyg = "true";
defparam \inst17|bit22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~56 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~56_combout  = (\ARegAddr[1]~input_o  & (\ARegAddr[0]~input_o )) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & (\inst18|bit22~q )) # (!\ARegAddr[0]~input_o  & ((\inst17|bit22~q )))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst18|bit22~q ),
	.datad(\inst17|bit22~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~56 .lut_mask = 16'hD9C8;
defparam \inst33|LPM_MUX_component|auto_generated|_~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~57 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~57_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~56_combout  & (\inst20|bit22~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~56_combout  & ((\inst19|bit22~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~56_combout ))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\inst20|bit22~q ),
	.datac(\inst19|bit22~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~56_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~57 .lut_mask = 16'hDDA0;
defparam \inst33|LPM_MUX_component|auto_generated|_~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N22
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[22]~218 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[22]~218_combout  = (\inst33|LPM_MUX_component|auto_generated|_~59_combout  & ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst33|LPM_MUX_component|auto_generated|_~57_combout )))) # (!\inst33|LPM_MUX_component|auto_generated|_~59_combout  & 
// (((\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst33|LPM_MUX_component|auto_generated|_~57_combout ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~59_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~57_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[22]~218_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[22]~218 .lut_mask = 16'hF888;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[22]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N15
dffeas \inst10|bit22 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|bit22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|bit22 .is_wysiwyg = "true";
defparam \inst10|bit22 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N13
dffeas \inst14|bit22 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|bit22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|bit22 .is_wysiwyg = "true";
defparam \inst14|bit22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[22]~212 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[22]~212_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\ARegAddr[2]~input_o  & ((\inst14|bit22~q ))) # (!\ARegAddr[2]~input_o  & (\inst10|bit22~q ))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst10|bit22~q ),
	.datac(\inst14|bit22~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[22]~212_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[22]~212 .lut_mask = 16'hE400;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[22]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N19
dffeas \inst12|bit22 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|bit22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|bit22 .is_wysiwyg = "true";
defparam \inst12|bit22 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N17
dffeas \inst16|bit22 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|bit22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|bit22 .is_wysiwyg = "true";
defparam \inst16|bit22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[22]~215 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[22]~215_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\ARegAddr[2]~input_o  & ((\inst16|bit22~q ))) # (!\ARegAddr[2]~input_o  & (\inst12|bit22~q ))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst12|bit22~q ),
	.datac(\inst16|bit22~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[22]~215_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[22]~215 .lut_mask = 16'hE400;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[22]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N23
dffeas \inst11|bit22 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|bit22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|bit22 .is_wysiwyg = "true";
defparam \inst11|bit22 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N21
dffeas \inst15|bit22 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|bit22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|bit22 .is_wysiwyg = "true";
defparam \inst15|bit22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[22]~214 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[22]~214_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\ARegAddr[2]~input_o  & ((\inst15|bit22~q ))) # (!\ARegAddr[2]~input_o  & (\inst11|bit22~q ))))

	.dataa(\inst11|bit22~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.datac(\inst15|bit22~q ),
	.datad(\ARegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[22]~214_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[22]~214 .lut_mask = 16'hC088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[22]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N15
dffeas \inst9|bit22 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|bit22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|bit22 .is_wysiwyg = "true";
defparam \inst9|bit22 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N5
dffeas \inst13|bit22 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|bit22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit22 .is_wysiwyg = "true";
defparam \inst13|bit22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[22]~213 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[22]~213_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\ARegAddr[2]~input_o  & ((\inst13|bit22~q ))) # (!\ARegAddr[2]~input_o  & (\inst9|bit22~q ))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst9|bit22~q ),
	.datac(\inst13|bit22~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[22]~213_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[22]~213 .lut_mask = 16'hE400;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[22]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N26
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[22]~216 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[22]~216_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[22]~212_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[22]~215_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[22]~214_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[22]~213_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[22]~212_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[22]~215_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[22]~214_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[22]~213_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[22]~216_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[22]~216 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[22]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N11
dffeas \inst4|bit22 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|bit22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|bit22 .is_wysiwyg = "true";
defparam \inst4|bit22 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N29
dffeas \inst2|bit22 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|bit22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|bit22 .is_wysiwyg = "true";
defparam \inst2|bit22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N10
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[22]~210 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[22]~210_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o  & (\inst4|bit22~q )) # (!\ARegAddr[1]~input_o  & ((\inst2|bit22~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst4|bit22~q ),
	.datad(\inst2|bit22~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[22]~210_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[22]~210 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[22]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N23
dffeas \inst3|bit22 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|bit22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|bit22 .is_wysiwyg = "true";
defparam \inst3|bit22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N26
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[22]~564 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[22]~564_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[22]~210_combout ) # ((!\ARegAddr[0]~input_o  & (\inst3|bit22~q  & \ARegAddr[1]~input_o )))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[22]~210_combout ),
	.datac(\inst3|bit22~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[22]~564_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[22]~564 .lut_mask = 16'hDCCC;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[22]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N31
dffeas \inst8|bit22 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|bit22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|bit22 .is_wysiwyg = "true";
defparam \inst8|bit22 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N13
dffeas \inst7|bit22 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode88w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bit22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bit22 .is_wysiwyg = "true";
defparam \inst7|bit22 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N7
dffeas \inst5|bit22 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|bit22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|bit22 .is_wysiwyg = "true";
defparam \inst5|bit22 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N5
dffeas \inst6|bit22 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|bit22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|bit22 .is_wysiwyg = "true";
defparam \inst6|bit22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~54 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~54_combout  = (\ARegAddr[1]~input_o  & (((\ARegAddr[0]~input_o )))) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & ((\inst6|bit22~q ))) # (!\ARegAddr[0]~input_o  & (\inst5|bit22~q ))))

	.dataa(\inst5|bit22~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst6|bit22~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~54 .lut_mask = 16'hFC22;
defparam \inst33|LPM_MUX_component|auto_generated|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~55 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~55_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~54_combout  & (\inst8|bit22~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~54_combout  & ((\inst7|bit22~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~54_combout ))))

	.dataa(\inst8|bit22~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst7|bit22~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~54_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~55 .lut_mask = 16'hBBC0;
defparam \inst33|LPM_MUX_component|auto_generated|_~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[22]~211 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[22]~211_combout  = (!\ARegAddr[3]~input_o  & ((\ARegAddr[2]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~55_combout ))) # (!\ARegAddr[2]~input_o  & 
// (\inst33|LPM_MUX_component|auto_generated|result_node[22]~564_combout ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[22]~564_combout ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\ARegAddr[3]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~55_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[22]~211_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[22]~211 .lut_mask = 16'h0E02;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[22]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[22]~217 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[22]~217_combout  = (!\ARegAddr[4]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|result_node[22]~211_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[22]~216_combout  & 
// \ARegAddr[3]~input_o ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[22]~216_combout ),
	.datab(\ARegAddr[4]~input_o ),
	.datac(\ARegAddr[3]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[22]~211_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[22]~217_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[22]~217 .lut_mask = 16'h3320;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[22]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N2
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[22]~224 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[22]~224_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[22]~218_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[22]~217_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[22]~223_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[22]~223_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[22]~218_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[22]~217_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[22]~224_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[22]~224 .lut_mask = 16'hFFF8;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[22]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y25_N8
cycloneiv_io_ibuf \WRITE_VAL[21]~input (
	.i(WRITE_VAL[21]),
	.ibar(gnd),
	.o(\WRITE_VAL[21]~input_o ));
// synopsys translate_off
defparam \WRITE_VAL[21]~input .bus_hold = "false";
defparam \WRITE_VAL[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y23_N15
dffeas \inst12|bit21 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|bit21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|bit21 .is_wysiwyg = "true";
defparam \inst12|bit21 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N21
dffeas \inst16|bit21 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|bit21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|bit21 .is_wysiwyg = "true";
defparam \inst16|bit21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[21]~230 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[21]~230_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\ARegAddr[2]~input_o  & ((\inst16|bit21~q ))) # (!\ARegAddr[2]~input_o  & (\inst12|bit21~q ))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst12|bit21~q ),
	.datac(\inst16|bit21~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[21]~230_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[21]~230 .lut_mask = 16'hE400;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[21]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N25
dffeas \inst15|bit21 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|bit21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|bit21 .is_wysiwyg = "true";
defparam \inst15|bit21 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N11
dffeas \inst11|bit21 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|bit21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|bit21 .is_wysiwyg = "true";
defparam \inst11|bit21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[21]~229 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[21]~229_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\ARegAddr[2]~input_o  & (\inst15|bit21~q )) # (!\ARegAddr[2]~input_o  & ((\inst11|bit21~q )))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.datac(\inst15|bit21~q ),
	.datad(\inst11|bit21~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[21]~229_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[21]~229 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[21]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N27
dffeas \inst9|bit21 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|bit21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|bit21 .is_wysiwyg = "true";
defparam \inst9|bit21 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N25
dffeas \inst13|bit21 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|bit21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit21 .is_wysiwyg = "true";
defparam \inst13|bit21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[21]~228 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[21]~228_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\ARegAddr[2]~input_o  & ((\inst13|bit21~q ))) # (!\ARegAddr[2]~input_o  & (\inst9|bit21~q ))))

	.dataa(\inst9|bit21~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datac(\inst13|bit21~q ),
	.datad(\ARegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[21]~228_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[21]~228 .lut_mask = 16'hC088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[21]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N3
dffeas \inst10|bit21 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|bit21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|bit21 .is_wysiwyg = "true";
defparam \inst10|bit21 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N25
dffeas \inst14|bit21 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|bit21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|bit21 .is_wysiwyg = "true";
defparam \inst14|bit21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[21]~227 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[21]~227_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\ARegAddr[2]~input_o  & ((\inst14|bit21~q ))) # (!\ARegAddr[2]~input_o  & (\inst10|bit21~q ))))

	.dataa(\inst10|bit21~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst14|bit21~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[21]~227_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[21]~227 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[21]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[21]~231 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[21]~231_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[21]~230_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[21]~229_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[21]~228_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[21]~227_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[21]~230_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[21]~229_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[21]~228_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[21]~227_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[21]~231_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[21]~231 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[21]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N27
dffeas \inst8|bit21 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|bit21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|bit21 .is_wysiwyg = "true";
defparam \inst8|bit21 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N11
dffeas \inst5|bit21 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|bit21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|bit21 .is_wysiwyg = "true";
defparam \inst5|bit21 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N1
dffeas \inst6|bit21 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|bit21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|bit21 .is_wysiwyg = "true";
defparam \inst6|bit21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~60 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~60_combout  = (\ARegAddr[1]~input_o  & (((\ARegAddr[0]~input_o )))) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & ((\inst6|bit21~q ))) # (!\ARegAddr[0]~input_o  & (\inst5|bit21~q ))))

	.dataa(\inst5|bit21~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst6|bit21~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~60 .lut_mask = 16'hFC22;
defparam \inst33|LPM_MUX_component|auto_generated|_~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N1
dffeas \inst7|bit21 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode88w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bit21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bit21 .is_wysiwyg = "true";
defparam \inst7|bit21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~61 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~61_combout  = (\inst33|LPM_MUX_component|auto_generated|_~60_combout  & ((\inst8|bit21~q ) # ((!\ARegAddr[1]~input_o )))) # (!\inst33|LPM_MUX_component|auto_generated|_~60_combout  & (((\inst7|bit21~q  & 
// \ARegAddr[1]~input_o ))))

	.dataa(\inst8|bit21~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~60_combout ),
	.datac(\inst7|bit21~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~61 .lut_mask = 16'hB8CC;
defparam \inst33|LPM_MUX_component|auto_generated|_~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N21
dffeas \inst4|bit21 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|bit21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|bit21 .is_wysiwyg = "true";
defparam \inst4|bit21 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y23_N25
dffeas \inst2|bit21 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|bit21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|bit21 .is_wysiwyg = "true";
defparam \inst2|bit21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[21]~225 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[21]~225_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o  & (\inst4|bit21~q )) # (!\ARegAddr[1]~input_o  & ((\inst2|bit21~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst4|bit21~q ),
	.datad(\inst2|bit21~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[21]~225_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[21]~225 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[21]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N3
dffeas \inst3|bit21 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|bit21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|bit21 .is_wysiwyg = "true";
defparam \inst3|bit21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N18
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[21]~565 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[21]~565_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[21]~225_combout ) # ((!\ARegAddr[0]~input_o  & (\ARegAddr[1]~input_o  & \inst3|bit21~q )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[21]~225_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\ARegAddr[1]~input_o ),
	.datad(\inst3|bit21~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[21]~565_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[21]~565 .lut_mask = 16'hBAAA;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[21]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N6
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[21]~226 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[21]~226_combout  = (!\ARegAddr[3]~input_o  & ((\ARegAddr[2]~input_o  & (\inst33|LPM_MUX_component|auto_generated|_~61_combout )) # (!\ARegAddr[2]~input_o  & 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[21]~565_combout )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~61_combout ),
	.datab(\ARegAddr[3]~input_o ),
	.datac(\ARegAddr[2]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[21]~565_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[21]~226_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[21]~226 .lut_mask = 16'h2320;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[21]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N26
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[21]~232 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[21]~232_combout  = (!\ARegAddr[4]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|result_node[21]~226_combout ) # ((\ARegAddr[3]~input_o  & 
// \inst33|LPM_MUX_component|auto_generated|result_node[21]~231_combout ))))

	.dataa(\ARegAddr[4]~input_o ),
	.datab(\ARegAddr[3]~input_o ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[21]~231_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[21]~226_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[21]~232_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[21]~232 .lut_mask = 16'h5540;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[21]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N7
dffeas \inst28|bit21 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode341w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst28|bit21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst28|bit21 .is_wysiwyg = "true";
defparam \inst28|bit21 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N25
dffeas \inst27|bit21 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode331w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst27|bit21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst27|bit21 .is_wysiwyg = "true";
defparam \inst27|bit21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N6
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[21]~237 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[21]~237_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\ARegAddr[0]~input_o  & (\inst28|bit21~q )) # (!\ARegAddr[0]~input_o  & ((\inst27|bit21~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst28|bit21~q ),
	.datad(\inst27|bit21~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[21]~237_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[21]~237 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[21]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N29
dffeas \inst26|bit21 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode321w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|bit21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|bit21 .is_wysiwyg = "true";
defparam \inst26|bit21 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N7
dffeas \inst25|bit21 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode310w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|bit21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|bit21 .is_wysiwyg = "true";
defparam \inst25|bit21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[21]~236 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[21]~236_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\ARegAddr[0]~input_o  & (\inst26|bit21~q )) # (!\ARegAddr[0]~input_o  & ((\inst25|bit21~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datac(\inst26|bit21~q ),
	.datad(\inst25|bit21~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[21]~236_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[21]~236 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[21]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N27
dffeas \inst29|bit21 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode351w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst29|bit21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst29|bit21 .is_wysiwyg = "true";
defparam \inst29|bit21 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N25
dffeas \inst30|bit21 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode361w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst30|bit21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst30|bit21 .is_wysiwyg = "true";
defparam \inst30|bit21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[21]~234 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[21]~234_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\ARegAddr[0]~input_o  & ((\inst30|bit21~q ))) # (!\ARegAddr[0]~input_o  & (\inst29|bit21~q ))))

	.dataa(\inst29|bit21~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst30|bit21~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[21]~234_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[21]~234 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[21]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N25
dffeas \inst32|bit21 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode381w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|bit21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|bit21 .is_wysiwyg = "true";
defparam \inst32|bit21 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N19
dffeas \inst31|bit21 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode371w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst31|bit21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst31|bit21 .is_wysiwyg = "true";
defparam \inst31|bit21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[21]~235 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[21]~235_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\ARegAddr[0]~input_o  & (\inst32|bit21~q )) # (!\ARegAddr[0]~input_o  & ((\inst31|bit21~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst32|bit21~q ),
	.datad(\inst31|bit21~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[21]~235_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[21]~235 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[21]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[21]~238 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[21]~238_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[21]~237_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[21]~236_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[21]~234_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[21]~235_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[21]~237_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[21]~236_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[21]~234_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[21]~235_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[21]~238_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[21]~238 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[21]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N7
dffeas \inst24|bit21 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|bit21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|bit21 .is_wysiwyg = "true";
defparam \inst24|bit21 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N25
dffeas \inst35|bit21 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|bit21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|bit21 .is_wysiwyg = "true";
defparam \inst35|bit21 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N19
dffeas \inst21|bit21 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|bit21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|bit21 .is_wysiwyg = "true";
defparam \inst21|bit21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~64 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~64_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o ) # ((\inst35|bit21~q )))) # (!\ARegAddr[0]~input_o  & (!\ARegAddr[1]~input_o  & ((\inst21|bit21~q ))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst35|bit21~q ),
	.datad(\inst21|bit21~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~64 .lut_mask = 16'hB9A8;
defparam \inst33|LPM_MUX_component|auto_generated|_~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N29
dffeas \inst23|bit21 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|bit21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|bit21 .is_wysiwyg = "true";
defparam \inst23|bit21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~65 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~65_combout  = (\inst33|LPM_MUX_component|auto_generated|_~64_combout  & ((\inst24|bit21~q ) # ((!\ARegAddr[1]~input_o )))) # (!\inst33|LPM_MUX_component|auto_generated|_~64_combout  & (((\inst23|bit21~q  & 
// \ARegAddr[1]~input_o ))))

	.dataa(\inst24|bit21~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~64_combout ),
	.datac(\inst23|bit21~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~65 .lut_mask = 16'hB8CC;
defparam \inst33|LPM_MUX_component|auto_generated|_~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N15
dffeas \inst20|bit21 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|bit21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|bit21 .is_wysiwyg = "true";
defparam \inst20|bit21 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N5
dffeas \inst19|bit21 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|bit21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|bit21 .is_wysiwyg = "true";
defparam \inst19|bit21 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N23
dffeas \inst17|bit21 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|bit21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|bit21 .is_wysiwyg = "true";
defparam \inst17|bit21 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N5
dffeas \inst18|bit21 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|bit21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|bit21 .is_wysiwyg = "true";
defparam \inst18|bit21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~62 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~62_combout  = (\ARegAddr[0]~input_o  & (((\inst18|bit21~q ) # (\ARegAddr[1]~input_o )))) # (!\ARegAddr[0]~input_o  & (\inst17|bit21~q  & ((!\ARegAddr[1]~input_o ))))

	.dataa(\inst17|bit21~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst18|bit21~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~62 .lut_mask = 16'hCCE2;
defparam \inst33|LPM_MUX_component|auto_generated|_~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~63 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~63_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~62_combout  & (\inst20|bit21~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~62_combout  & ((\inst19|bit21~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~62_combout ))))

	.dataa(\inst20|bit21~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst19|bit21~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~62_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~63 .lut_mask = 16'hBBC0;
defparam \inst33|LPM_MUX_component|auto_generated|_~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[21]~233 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[21]~233_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & ((\inst33|LPM_MUX_component|auto_generated|_~65_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst33|LPM_MUX_component|auto_generated|_~63_combout )))) # (!\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & 
// (\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & ((\inst33|LPM_MUX_component|auto_generated|_~63_combout ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|_~65_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~63_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[21]~233_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[21]~233 .lut_mask = 16'hECA0;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[21]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N30
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[21]~239 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[21]~239_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[21]~232_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[21]~233_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[21]~238_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[21]~232_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[21]~238_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[21]~233_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[21]~239_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[21]~239 .lut_mask = 16'hFFEA;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[21]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y28_N1
cycloneiv_io_ibuf \WRITE_VAL[20]~input (
	.i(WRITE_VAL[20]),
	.ibar(gnd),
	.o(\WRITE_VAL[20]~input_o ));
// synopsys translate_off
defparam \WRITE_VAL[20]~input .bus_hold = "false";
defparam \WRITE_VAL[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y22_N23
dffeas \inst24|bit20 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|bit20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|bit20 .is_wysiwyg = "true";
defparam \inst24|bit20 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N15
dffeas \inst21|bit20 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|bit20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|bit20 .is_wysiwyg = "true";
defparam \inst21|bit20 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N13
dffeas \inst35|bit20 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|bit20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|bit20 .is_wysiwyg = "true";
defparam \inst35|bit20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~70 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~70_combout  = (\ARegAddr[0]~input_o  & (((\inst35|bit20~q ) # (\ARegAddr[1]~input_o )))) # (!\ARegAddr[0]~input_o  & (\inst21|bit20~q  & ((!\ARegAddr[1]~input_o ))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst21|bit20~q ),
	.datac(\inst35|bit20~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~70 .lut_mask = 16'hAAE4;
defparam \inst33|LPM_MUX_component|auto_generated|_~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N5
dffeas \inst23|bit20 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|bit20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|bit20 .is_wysiwyg = "true";
defparam \inst23|bit20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~71 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~71_combout  = (\inst33|LPM_MUX_component|auto_generated|_~70_combout  & ((\inst24|bit20~q ) # ((!\ARegAddr[1]~input_o )))) # (!\inst33|LPM_MUX_component|auto_generated|_~70_combout  & (((\inst23|bit20~q  & 
// \ARegAddr[1]~input_o ))))

	.dataa(\inst24|bit20~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~70_combout ),
	.datac(\inst23|bit20~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~71 .lut_mask = 16'hB8CC;
defparam \inst33|LPM_MUX_component|auto_generated|_~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N17
dffeas \inst18|bit20 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|bit20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|bit20 .is_wysiwyg = "true";
defparam \inst18|bit20 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N19
dffeas \inst17|bit20 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|bit20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|bit20 .is_wysiwyg = "true";
defparam \inst17|bit20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~68 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~68_combout  = (\ARegAddr[1]~input_o  & (\ARegAddr[0]~input_o )) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & (\inst18|bit20~q )) # (!\ARegAddr[0]~input_o  & ((\inst17|bit20~q )))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst18|bit20~q ),
	.datad(\inst17|bit20~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~68 .lut_mask = 16'hD9C8;
defparam \inst33|LPM_MUX_component|auto_generated|_~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N1
dffeas \inst19|bit20 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|bit20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|bit20 .is_wysiwyg = "true";
defparam \inst19|bit20 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N19
dffeas \inst20|bit20 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|bit20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|bit20 .is_wysiwyg = "true";
defparam \inst20|bit20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~69 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~69_combout  = (\inst33|LPM_MUX_component|auto_generated|_~68_combout  & (((\inst20|bit20~q )) # (!\ARegAddr[1]~input_o ))) # (!\inst33|LPM_MUX_component|auto_generated|_~68_combout  & (\ARegAddr[1]~input_o  & 
// (\inst19|bit20~q )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~68_combout ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst19|bit20~q ),
	.datad(\inst20|bit20~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~69 .lut_mask = 16'hEA62;
defparam \inst33|LPM_MUX_component|auto_generated|_~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N22
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[20]~248 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[20]~248_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & ((\inst33|LPM_MUX_component|auto_generated|_~71_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst33|LPM_MUX_component|auto_generated|_~69_combout )))) # (!\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & 
// (((\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst33|LPM_MUX_component|auto_generated|_~69_combout ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~71_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~69_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[20]~248_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[20]~248 .lut_mask = 16'hF888;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[20]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N5
dffeas \inst32|bit20 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode381w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|bit20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|bit20 .is_wysiwyg = "true";
defparam \inst32|bit20 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N31
dffeas \inst31|bit20 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode371w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst31|bit20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst31|bit20 .is_wysiwyg = "true";
defparam \inst31|bit20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[20]~250 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[20]~250_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\ARegAddr[0]~input_o  & (\inst32|bit20~q )) # (!\ARegAddr[0]~input_o  & ((\inst31|bit20~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst32|bit20~q ),
	.datad(\inst31|bit20~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[20]~250_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[20]~250 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[20]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N3
dffeas \inst25|bit20 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode310w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|bit20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|bit20 .is_wysiwyg = "true";
defparam \inst25|bit20 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N17
dffeas \inst26|bit20 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode321w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|bit20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|bit20 .is_wysiwyg = "true";
defparam \inst26|bit20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[20]~251 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[20]~251_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\ARegAddr[0]~input_o  & ((\inst26|bit20~q ))) # (!\ARegAddr[0]~input_o  & (\inst25|bit20~q ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datab(\inst25|bit20~q ),
	.datac(\inst26|bit20~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[20]~251_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[20]~251 .lut_mask = 16'hA088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[20]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N27
dffeas \inst27|bit20 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode331w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst27|bit20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst27|bit20 .is_wysiwyg = "true";
defparam \inst27|bit20 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N9
dffeas \inst28|bit20 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode341w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst28|bit20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst28|bit20 .is_wysiwyg = "true";
defparam \inst28|bit20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[20]~252 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[20]~252_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\ARegAddr[0]~input_o  & ((\inst28|bit20~q ))) # (!\ARegAddr[0]~input_o  & (\inst27|bit20~q ))))

	.dataa(\inst27|bit20~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst28|bit20~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[20]~252_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[20]~252 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[20]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N25
dffeas \inst30|bit20 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode361w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst30|bit20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst30|bit20 .is_wysiwyg = "true";
defparam \inst30|bit20 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N19
dffeas \inst29|bit20 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode351w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst29|bit20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst29|bit20 .is_wysiwyg = "true";
defparam \inst29|bit20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[20]~249 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[20]~249_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\ARegAddr[0]~input_o  & (\inst30|bit20~q )) # (!\ARegAddr[0]~input_o  & ((\inst29|bit20~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datac(\inst30|bit20~q ),
	.datad(\inst29|bit20~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[20]~249_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[20]~249 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[20]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[20]~253 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[20]~253_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[20]~250_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[20]~251_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[20]~252_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[20]~249_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[20]~250_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[20]~251_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[20]~252_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[20]~249_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[20]~253_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[20]~253 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[20]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N13
dffeas \inst13|bit20 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|bit20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit20 .is_wysiwyg = "true";
defparam \inst13|bit20 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N7
dffeas \inst9|bit20 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|bit20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|bit20 .is_wysiwyg = "true";
defparam \inst9|bit20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[20]~243 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[20]~243_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\ARegAddr[2]~input_o  & (\inst13|bit20~q )) # (!\ARegAddr[2]~input_o  & ((\inst9|bit20~q )))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datac(\inst13|bit20~q ),
	.datad(\inst9|bit20~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[20]~243_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[20]~243 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[20]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N7
dffeas \inst10|bit20 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|bit20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|bit20 .is_wysiwyg = "true";
defparam \inst10|bit20 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N21
dffeas \inst14|bit20 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|bit20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|bit20 .is_wysiwyg = "true";
defparam \inst14|bit20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[20]~242 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[20]~242_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\ARegAddr[2]~input_o  & ((\inst14|bit20~q ))) # (!\ARegAddr[2]~input_o  & (\inst10|bit20~q ))))

	.dataa(\inst10|bit20~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst14|bit20~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[20]~242_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[20]~242 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[20]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N15
dffeas \inst11|bit20 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|bit20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|bit20 .is_wysiwyg = "true";
defparam \inst11|bit20 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N5
dffeas \inst15|bit20 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|bit20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|bit20 .is_wysiwyg = "true";
defparam \inst15|bit20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[20]~244 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[20]~244_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\ARegAddr[2]~input_o  & ((\inst15|bit20~q ))) # (!\ARegAddr[2]~input_o  & (\inst11|bit20~q ))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst11|bit20~q ),
	.datac(\inst15|bit20~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[20]~244_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[20]~244 .lut_mask = 16'hE400;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[20]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N21
dffeas \inst16|bit20 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|bit20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|bit20 .is_wysiwyg = "true";
defparam \inst16|bit20 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N15
dffeas \inst12|bit20 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|bit20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|bit20 .is_wysiwyg = "true";
defparam \inst12|bit20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[20]~245 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[20]~245_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\ARegAddr[2]~input_o  & (\inst16|bit20~q )) # (!\ARegAddr[2]~input_o  & ((\inst12|bit20~q )))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.datac(\inst16|bit20~q ),
	.datad(\inst12|bit20~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[20]~245_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[20]~245 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[20]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N10
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[20]~246 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[20]~246_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[20]~243_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[20]~242_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[20]~244_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[20]~245_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[20]~243_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[20]~242_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[20]~244_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[20]~245_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[20]~246_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[20]~246 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[20]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y25_N23
dffeas \inst5|bit20 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|bit20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|bit20 .is_wysiwyg = "true";
defparam \inst5|bit20 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N21
dffeas \inst6|bit20 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|bit20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|bit20 .is_wysiwyg = "true";
defparam \inst6|bit20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~66 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~66_combout  = (\ARegAddr[1]~input_o  & (((\ARegAddr[0]~input_o )))) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & ((\inst6|bit20~q ))) # (!\ARegAddr[0]~input_o  & (\inst5|bit20~q ))))

	.dataa(\inst5|bit20~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst6|bit20~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~66 .lut_mask = 16'hFC22;
defparam \inst33|LPM_MUX_component|auto_generated|_~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N17
dffeas \inst8|bit20 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|bit20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|bit20 .is_wysiwyg = "true";
defparam \inst8|bit20 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N5
dffeas \inst7|bit20 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode88w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bit20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bit20 .is_wysiwyg = "true";
defparam \inst7|bit20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~67 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~67_combout  = (\inst33|LPM_MUX_component|auto_generated|_~66_combout  & ((\inst8|bit20~q ) # ((!\ARegAddr[1]~input_o )))) # (!\inst33|LPM_MUX_component|auto_generated|_~66_combout  & (((\inst7|bit20~q  & 
// \ARegAddr[1]~input_o ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~66_combout ),
	.datab(\inst8|bit20~q ),
	.datac(\inst7|bit20~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~67 .lut_mask = 16'hD8AA;
defparam \inst33|LPM_MUX_component|auto_generated|_~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N21
dffeas \inst2|bit20 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|bit20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|bit20 .is_wysiwyg = "true";
defparam \inst2|bit20 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N15
dffeas \inst4|bit20 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|bit20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|bit20 .is_wysiwyg = "true";
defparam \inst4|bit20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N14
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[20]~240 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[20]~240_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o  & ((\inst4|bit20~q ))) # (!\ARegAddr[1]~input_o  & (\inst2|bit20~q ))))

	.dataa(\inst2|bit20~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst4|bit20~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[20]~240_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[20]~240 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[20]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N7
dffeas \inst3|bit20 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|bit20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|bit20 .is_wysiwyg = "true";
defparam \inst3|bit20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[20]~566 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[20]~566_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[20]~240_combout ) # ((!\ARegAddr[0]~input_o  & (\ARegAddr[1]~input_o  & \inst3|bit20~q )))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[20]~240_combout ),
	.datad(\inst3|bit20~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[20]~566_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[20]~566 .lut_mask = 16'hF4F0;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[20]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[20]~241 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[20]~241_combout  = (!\ARegAddr[3]~input_o  & ((\ARegAddr[2]~input_o  & (\inst33|LPM_MUX_component|auto_generated|_~67_combout )) # (!\ARegAddr[2]~input_o  & 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[20]~566_combout )))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\ARegAddr[3]~input_o ),
	.datac(\inst33|LPM_MUX_component|auto_generated|_~67_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[20]~566_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[20]~241_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[20]~241 .lut_mask = 16'h3120;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[20]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[20]~247 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[20]~247_combout  = (!\ARegAddr[4]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|result_node[20]~241_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[20]~246_combout  & 
// \ARegAddr[3]~input_o ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[20]~246_combout ),
	.datab(\ARegAddr[3]~input_o ),
	.datac(\ARegAddr[4]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[20]~241_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[20]~247_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[20]~247 .lut_mask = 16'h0F08;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[20]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N26
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[20]~254 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[20]~254_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[20]~248_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[20]~247_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[20]~253_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[20]~248_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[20]~253_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[20]~247_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[20]~254_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[20]~254 .lut_mask = 16'hFFEA;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[20]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y23_N1
cycloneiv_io_ibuf \WRITE_VAL[19]~input (
	.i(WRITE_VAL[19]),
	.ibar(gnd),
	.o(\WRITE_VAL[19]~input_o ));
// synopsys translate_off
defparam \WRITE_VAL[19]~input .bus_hold = "false";
defparam \WRITE_VAL[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y23_N3
dffeas \inst12|bit19 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|bit19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|bit19 .is_wysiwyg = "true";
defparam \inst12|bit19 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N9
dffeas \inst16|bit19 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|bit19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|bit19 .is_wysiwyg = "true";
defparam \inst16|bit19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[19]~260 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[19]~260_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\ARegAddr[2]~input_o  & ((\inst16|bit19~q ))) # (!\ARegAddr[2]~input_o  & (\inst12|bit19~q ))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst12|bit19~q ),
	.datac(\inst16|bit19~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[19]~260_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[19]~260 .lut_mask = 16'hE400;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[19]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N19
dffeas \inst10|bit19 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|bit19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|bit19 .is_wysiwyg = "true";
defparam \inst10|bit19 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N17
dffeas \inst14|bit19 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|bit19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|bit19 .is_wysiwyg = "true";
defparam \inst14|bit19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[19]~257 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[19]~257_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\ARegAddr[2]~input_o  & ((\inst14|bit19~q ))) # (!\ARegAddr[2]~input_o  & (\inst10|bit19~q ))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst10|bit19~q ),
	.datac(\inst14|bit19~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[19]~257_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[19]~257 .lut_mask = 16'hE400;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[19]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N19
dffeas \inst11|bit19 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|bit19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|bit19 .is_wysiwyg = "true";
defparam \inst11|bit19 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N17
dffeas \inst15|bit19 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|bit19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|bit19 .is_wysiwyg = "true";
defparam \inst15|bit19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[19]~259 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[19]~259_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\ARegAddr[2]~input_o  & ((\inst15|bit19~q ))) # (!\ARegAddr[2]~input_o  & (\inst11|bit19~q ))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst11|bit19~q ),
	.datac(\inst15|bit19~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[19]~259_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[19]~259 .lut_mask = 16'hE400;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[19]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N9
dffeas \inst13|bit19 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|bit19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit19 .is_wysiwyg = "true";
defparam \inst13|bit19 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N3
dffeas \inst9|bit19 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|bit19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|bit19 .is_wysiwyg = "true";
defparam \inst9|bit19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[19]~258 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[19]~258_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\ARegAddr[2]~input_o  & (\inst13|bit19~q )) # (!\ARegAddr[2]~input_o  & ((\inst9|bit19~q )))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datac(\inst13|bit19~q ),
	.datad(\inst9|bit19~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[19]~258_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[19]~258 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[19]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N2
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[19]~261 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[19]~261_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[19]~260_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[19]~257_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[19]~259_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[19]~258_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[19]~260_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[19]~257_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[19]~259_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[19]~258_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[19]~261_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[19]~261 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[19]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N15
dffeas \inst8|bit19 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|bit19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|bit19 .is_wysiwyg = "true";
defparam \inst8|bit19 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N5
dffeas \inst7|bit19 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode88w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bit19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bit19 .is_wysiwyg = "true";
defparam \inst7|bit19 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N19
dffeas \inst5|bit19 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|bit19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|bit19 .is_wysiwyg = "true";
defparam \inst5|bit19 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N25
dffeas \inst6|bit19 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|bit19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|bit19 .is_wysiwyg = "true";
defparam \inst6|bit19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~72 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~72_combout  = (\ARegAddr[1]~input_o  & (((\ARegAddr[0]~input_o )))) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & ((\inst6|bit19~q ))) # (!\ARegAddr[0]~input_o  & (\inst5|bit19~q ))))

	.dataa(\inst5|bit19~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst6|bit19~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~72 .lut_mask = 16'hFC22;
defparam \inst33|LPM_MUX_component|auto_generated|_~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~73 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~73_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~72_combout  & (\inst8|bit19~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~72_combout  & ((\inst7|bit19~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~72_combout ))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\inst8|bit19~q ),
	.datac(\inst7|bit19~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~72_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~73 .lut_mask = 16'hDDA0;
defparam \inst33|LPM_MUX_component|auto_generated|_~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N19
dffeas \inst3|bit19 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|bit19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|bit19 .is_wysiwyg = "true";
defparam \inst3|bit19 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y24_N31
dffeas \inst4|bit19 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|bit19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|bit19 .is_wysiwyg = "true";
defparam \inst4|bit19 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N25
dffeas \inst2|bit19 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|bit19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|bit19 .is_wysiwyg = "true";
defparam \inst2|bit19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N30
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[19]~255 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[19]~255_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o  & (\inst4|bit19~q )) # (!\ARegAddr[1]~input_o  & ((\inst2|bit19~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst4|bit19~q ),
	.datad(\inst2|bit19~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[19]~255_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[19]~255 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[19]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N26
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[19]~567 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[19]~567_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[19]~255_combout ) # ((\inst3|bit19~q  & (\ARegAddr[1]~input_o  & !\ARegAddr[0]~input_o )))

	.dataa(\inst3|bit19~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\ARegAddr[0]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[19]~255_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[19]~567_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[19]~567 .lut_mask = 16'hFF08;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[19]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[19]~256 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[19]~256_combout  = (!\ARegAddr[3]~input_o  & ((\ARegAddr[2]~input_o  & (\inst33|LPM_MUX_component|auto_generated|_~73_combout )) # (!\ARegAddr[2]~input_o  & 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[19]~567_combout )))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~73_combout ),
	.datac(\ARegAddr[3]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[19]~567_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[19]~256_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[19]~256 .lut_mask = 16'h0D08;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[19]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[19]~262 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[19]~262_combout  = (!\ARegAddr[4]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|result_node[19]~256_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[19]~261_combout  & 
// \ARegAddr[3]~input_o ))))

	.dataa(\ARegAddr[4]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[19]~261_combout ),
	.datac(\ARegAddr[3]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[19]~256_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[19]~262_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[19]~262 .lut_mask = 16'h5540;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[19]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N31
dffeas \inst29|bit19 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode351w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst29|bit19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst29|bit19 .is_wysiwyg = "true";
defparam \inst29|bit19 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N13
dffeas \inst30|bit19 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode361w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst30|bit19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst30|bit19 .is_wysiwyg = "true";
defparam \inst30|bit19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[19]~264 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[19]~264_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\ARegAddr[0]~input_o  & ((\inst30|bit19~q ))) # (!\ARegAddr[0]~input_o  & (\inst29|bit19~q ))))

	.dataa(\inst29|bit19~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datac(\inst30|bit19~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[19]~264_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[19]~264 .lut_mask = 16'hC088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[19]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N9
dffeas \inst32|bit19 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode381w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|bit19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|bit19 .is_wysiwyg = "true";
defparam \inst32|bit19 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N27
dffeas \inst31|bit19 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode371w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst31|bit19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst31|bit19 .is_wysiwyg = "true";
defparam \inst31|bit19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[19]~265 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[19]~265_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\ARegAddr[0]~input_o  & (\inst32|bit19~q )) # (!\ARegAddr[0]~input_o  & ((\inst31|bit19~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst32|bit19~q ),
	.datad(\inst31|bit19~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[19]~265_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[19]~265 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[19]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N15
dffeas \inst25|bit19 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode310w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|bit19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|bit19 .is_wysiwyg = "true";
defparam \inst25|bit19 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N5
dffeas \inst26|bit19 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode321w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|bit19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|bit19 .is_wysiwyg = "true";
defparam \inst26|bit19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[19]~266 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[19]~266_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\ARegAddr[0]~input_o  & ((\inst26|bit19~q ))) # (!\ARegAddr[0]~input_o  & (\inst25|bit19~q ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datab(\inst25|bit19~q ),
	.datac(\inst26|bit19~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[19]~266_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[19]~266 .lut_mask = 16'hA088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[19]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N11
dffeas \inst28|bit19 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode341w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst28|bit19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst28|bit19 .is_wysiwyg = "true";
defparam \inst28|bit19 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N21
dffeas \inst27|bit19 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode331w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst27|bit19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst27|bit19 .is_wysiwyg = "true";
defparam \inst27|bit19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N10
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[19]~267 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[19]~267_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\ARegAddr[0]~input_o  & (\inst28|bit19~q )) # (!\ARegAddr[0]~input_o  & ((\inst27|bit19~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst28|bit19~q ),
	.datad(\inst27|bit19~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[19]~267_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[19]~267 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[19]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[19]~268 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[19]~268_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[19]~264_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[19]~265_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[19]~266_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[19]~267_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[19]~264_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[19]~265_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[19]~266_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[19]~267_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[19]~268_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[19]~268 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[19]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N15
dffeas \inst17|bit19 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|bit19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|bit19 .is_wysiwyg = "true";
defparam \inst17|bit19 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N21
dffeas \inst18|bit19 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|bit19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|bit19 .is_wysiwyg = "true";
defparam \inst18|bit19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~74 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~74_combout  = (\ARegAddr[1]~input_o  & (((\ARegAddr[0]~input_o )))) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & ((\inst18|bit19~q ))) # (!\ARegAddr[0]~input_o  & (\inst17|bit19~q ))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\inst17|bit19~q ),
	.datac(\inst18|bit19~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~74 .lut_mask = 16'hFA44;
defparam \inst33|LPM_MUX_component|auto_generated|_~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N23
dffeas \inst20|bit19 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|bit19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|bit19 .is_wysiwyg = "true";
defparam \inst20|bit19 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N13
dffeas \inst19|bit19 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|bit19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|bit19 .is_wysiwyg = "true";
defparam \inst19|bit19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~75 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~75_combout  = (\inst33|LPM_MUX_component|auto_generated|_~74_combout  & ((\inst20|bit19~q ) # ((!\ARegAddr[1]~input_o )))) # (!\inst33|LPM_MUX_component|auto_generated|_~74_combout  & (((\inst19|bit19~q  & 
// \ARegAddr[1]~input_o ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~74_combout ),
	.datab(\inst20|bit19~q ),
	.datac(\inst19|bit19~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~75 .lut_mask = 16'hD8AA;
defparam \inst33|LPM_MUX_component|auto_generated|_~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N27
dffeas \inst21|bit19 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|bit19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|bit19 .is_wysiwyg = "true";
defparam \inst21|bit19 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N1
dffeas \inst35|bit19 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|bit19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|bit19 .is_wysiwyg = "true";
defparam \inst35|bit19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~76 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~76_combout  = (\ARegAddr[1]~input_o  & (((\ARegAddr[0]~input_o )))) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & ((\inst35|bit19~q ))) # (!\ARegAddr[0]~input_o  & (\inst21|bit19~q ))))

	.dataa(\inst21|bit19~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst35|bit19~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~76 .lut_mask = 16'hFC22;
defparam \inst33|LPM_MUX_component|auto_generated|_~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N9
dffeas \inst23|bit19 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|bit19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|bit19 .is_wysiwyg = "true";
defparam \inst23|bit19 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N3
dffeas \inst24|bit19 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|bit19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|bit19 .is_wysiwyg = "true";
defparam \inst24|bit19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~77 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~77_combout  = (\inst33|LPM_MUX_component|auto_generated|_~76_combout  & (((\inst24|bit19~q )) # (!\ARegAddr[1]~input_o ))) # (!\inst33|LPM_MUX_component|auto_generated|_~76_combout  & (\ARegAddr[1]~input_o  & 
// (\inst23|bit19~q )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~76_combout ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst23|bit19~q ),
	.datad(\inst24|bit19~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~77 .lut_mask = 16'hEA62;
defparam \inst33|LPM_MUX_component|auto_generated|_~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N6
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[19]~263 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[19]~263_combout  = (\inst33|LPM_MUX_component|auto_generated|_~75_combout  & ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & \inst33|LPM_MUX_component|auto_generated|_~77_combout )))) # (!\inst33|LPM_MUX_component|auto_generated|_~75_combout  & 
// (\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & ((\inst33|LPM_MUX_component|auto_generated|_~77_combout ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~75_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~77_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[19]~263_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[19]~263 .lut_mask = 16'hECA0;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[19]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N10
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[19]~269 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[19]~269_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[19]~262_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[19]~263_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[19]~268_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[19]~262_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[19]~268_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[19]~263_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[19]~269_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[19]~269 .lut_mask = 16'hFFEA;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[19]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y27_N1
cycloneiv_io_ibuf \WRITE_VAL[18]~input (
	.i(WRITE_VAL[18]),
	.ibar(gnd),
	.o(\WRITE_VAL[18]~input_o ));
// synopsys translate_off
defparam \WRITE_VAL[18]~input .bus_hold = "false";
defparam \WRITE_VAL[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y26_N11
dffeas \inst24|bit18 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|bit18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|bit18 .is_wysiwyg = "true";
defparam \inst24|bit18 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N1
dffeas \inst23|bit18 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|bit18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|bit18 .is_wysiwyg = "true";
defparam \inst23|bit18 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N31
dffeas \inst21|bit18 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|bit18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|bit18 .is_wysiwyg = "true";
defparam \inst21|bit18 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N29
dffeas \inst35|bit18 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|bit18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|bit18 .is_wysiwyg = "true";
defparam \inst35|bit18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~82 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~82_combout  = (\ARegAddr[1]~input_o  & (((\ARegAddr[0]~input_o )))) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & ((\inst35|bit18~q ))) # (!\ARegAddr[0]~input_o  & (\inst21|bit18~q ))))

	.dataa(\inst21|bit18~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst35|bit18~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~82 .lut_mask = 16'hFC22;
defparam \inst33|LPM_MUX_component|auto_generated|_~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~83 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~83_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~82_combout  & (\inst24|bit18~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~82_combout  & ((\inst23|bit18~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~82_combout ))))

	.dataa(\inst24|bit18~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst23|bit18~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~82_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~83 .lut_mask = 16'hBBC0;
defparam \inst33|LPM_MUX_component|auto_generated|_~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N11
dffeas \inst20|bit18 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|bit18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|bit18 .is_wysiwyg = "true";
defparam \inst20|bit18 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N9
dffeas \inst18|bit18 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|bit18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|bit18 .is_wysiwyg = "true";
defparam \inst18|bit18 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N11
dffeas \inst17|bit18 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|bit18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|bit18 .is_wysiwyg = "true";
defparam \inst17|bit18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~80 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~80_combout  = (\ARegAddr[1]~input_o  & (\ARegAddr[0]~input_o )) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & (\inst18|bit18~q )) # (!\ARegAddr[0]~input_o  & ((\inst17|bit18~q )))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst18|bit18~q ),
	.datad(\inst17|bit18~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~80 .lut_mask = 16'hD9C8;
defparam \inst33|LPM_MUX_component|auto_generated|_~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N17
dffeas \inst19|bit18 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|bit18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|bit18 .is_wysiwyg = "true";
defparam \inst19|bit18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~81 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~81_combout  = (\inst33|LPM_MUX_component|auto_generated|_~80_combout  & ((\inst20|bit18~q ) # ((!\ARegAddr[1]~input_o )))) # (!\inst33|LPM_MUX_component|auto_generated|_~80_combout  & (((\inst19|bit18~q  & 
// \ARegAddr[1]~input_o ))))

	.dataa(\inst20|bit18~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~80_combout ),
	.datac(\inst19|bit18~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~81 .lut_mask = 16'hB8CC;
defparam \inst33|LPM_MUX_component|auto_generated|_~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[18]~278 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[18]~278_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & ((\inst33|LPM_MUX_component|auto_generated|_~81_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & \inst33|LPM_MUX_component|auto_generated|_~83_combout )))) # (!\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & 
// (\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & (\inst33|LPM_MUX_component|auto_generated|_~83_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|_~83_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~81_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[18]~278_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[18]~278 .lut_mask = 16'hEAC0;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[18]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N13
dffeas \inst28|bit18 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode341w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst28|bit18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst28|bit18 .is_wysiwyg = "true";
defparam \inst28|bit18 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N23
dffeas \inst27|bit18 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode331w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst27|bit18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst27|bit18 .is_wysiwyg = "true";
defparam \inst27|bit18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[18]~282 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[18]~282_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\ARegAddr[0]~input_o  & (\inst28|bit18~q )) # (!\ARegAddr[0]~input_o  & ((\inst27|bit18~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst28|bit18~q ),
	.datad(\inst27|bit18~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[18]~282_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[18]~282 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[18]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N27
dffeas \inst31|bit18 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode371w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst31|bit18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst31|bit18 .is_wysiwyg = "true";
defparam \inst31|bit18 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N1
dffeas \inst32|bit18 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode381w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|bit18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|bit18 .is_wysiwyg = "true";
defparam \inst32|bit18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[18]~280 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[18]~280_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\ARegAddr[0]~input_o  & ((\inst32|bit18~q ))) # (!\ARegAddr[0]~input_o  & (\inst31|bit18~q ))))

	.dataa(\inst31|bit18~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datac(\inst32|bit18~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[18]~280_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[18]~280 .lut_mask = 16'hC088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[18]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N1
dffeas \inst26|bit18 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode321w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|bit18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|bit18 .is_wysiwyg = "true";
defparam \inst26|bit18 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N11
dffeas \inst25|bit18 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode310w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|bit18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|bit18 .is_wysiwyg = "true";
defparam \inst25|bit18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[18]~281 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[18]~281_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\ARegAddr[0]~input_o  & (\inst26|bit18~q )) # (!\ARegAddr[0]~input_o  & ((\inst25|bit18~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datac(\inst26|bit18~q ),
	.datad(\inst25|bit18~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[18]~281_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[18]~281 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[18]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N1
dffeas \inst30|bit18 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode361w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst30|bit18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst30|bit18 .is_wysiwyg = "true";
defparam \inst30|bit18 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N3
dffeas \inst29|bit18 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode351w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst29|bit18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst29|bit18 .is_wysiwyg = "true";
defparam \inst29|bit18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[18]~279 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[18]~279_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\ARegAddr[0]~input_o  & (\inst30|bit18~q )) # (!\ARegAddr[0]~input_o  & ((\inst29|bit18~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datac(\inst30|bit18~q ),
	.datad(\inst29|bit18~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[18]~279_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[18]~279 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[18]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N26
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[18]~283 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[18]~283_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[18]~282_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[18]~280_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[18]~281_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[18]~279_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[18]~282_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[18]~280_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[18]~281_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[18]~279_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[18]~283_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[18]~283 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[18]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N9
dffeas \inst14|bit18 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|bit18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|bit18 .is_wysiwyg = "true";
defparam \inst14|bit18 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N11
dffeas \inst10|bit18 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|bit18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|bit18 .is_wysiwyg = "true";
defparam \inst10|bit18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[18]~272 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[18]~272_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\ARegAddr[2]~input_o  & (\inst14|bit18~q )) # (!\ARegAddr[2]~input_o  & ((\inst10|bit18~q )))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.datac(\inst14|bit18~q ),
	.datad(\inst10|bit18~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[18]~272_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[18]~272 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[18]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N23
dffeas \inst12|bit18 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|bit18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|bit18 .is_wysiwyg = "true";
defparam \inst12|bit18 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N5
dffeas \inst16|bit18 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|bit18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|bit18 .is_wysiwyg = "true";
defparam \inst16|bit18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[18]~275 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[18]~275_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\ARegAddr[2]~input_o  & ((\inst16|bit18~q ))) # (!\ARegAddr[2]~input_o  & (\inst12|bit18~q ))))

	.dataa(\inst12|bit18~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst16|bit18~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[18]~275_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[18]~275 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[18]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N29
dffeas \inst13|bit18 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|bit18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit18 .is_wysiwyg = "true";
defparam \inst13|bit18 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N31
dffeas \inst9|bit18 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|bit18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|bit18 .is_wysiwyg = "true";
defparam \inst9|bit18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[18]~273 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[18]~273_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\ARegAddr[2]~input_o  & (\inst13|bit18~q )) # (!\ARegAddr[2]~input_o  & ((\inst9|bit18~q )))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datac(\inst13|bit18~q ),
	.datad(\inst9|bit18~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[18]~273_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[18]~273 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[18]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N7
dffeas \inst11|bit18 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|bit18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|bit18 .is_wysiwyg = "true";
defparam \inst11|bit18 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N13
dffeas \inst15|bit18 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|bit18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|bit18 .is_wysiwyg = "true";
defparam \inst15|bit18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[18]~274 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[18]~274_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\ARegAddr[2]~input_o  & ((\inst15|bit18~q ))) # (!\ARegAddr[2]~input_o  & (\inst11|bit18~q ))))

	.dataa(\inst11|bit18~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst15|bit18~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[18]~274_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[18]~274 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[18]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N22
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[18]~276 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[18]~276_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[18]~272_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[18]~275_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[18]~273_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[18]~274_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[18]~272_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[18]~275_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[18]~273_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[18]~274_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[18]~276_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[18]~276 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[18]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N25
dffeas \inst6|bit18 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|bit18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|bit18 .is_wysiwyg = "true";
defparam \inst6|bit18 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N3
dffeas \inst5|bit18 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|bit18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|bit18 .is_wysiwyg = "true";
defparam \inst5|bit18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~78 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~78_combout  = (\ARegAddr[1]~input_o  & (\ARegAddr[0]~input_o )) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & (\inst6|bit18~q )) # (!\ARegAddr[0]~input_o  & ((\inst5|bit18~q )))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst6|bit18~q ),
	.datad(\inst5|bit18~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~78 .lut_mask = 16'hD9C8;
defparam \inst33|LPM_MUX_component|auto_generated|_~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N17
dffeas \inst7|bit18 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode88w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bit18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bit18 .is_wysiwyg = "true";
defparam \inst7|bit18 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N3
dffeas \inst8|bit18 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|bit18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|bit18 .is_wysiwyg = "true";
defparam \inst8|bit18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~79 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~79_combout  = (\inst33|LPM_MUX_component|auto_generated|_~78_combout  & (((\inst8|bit18~q )) # (!\ARegAddr[1]~input_o ))) # (!\inst33|LPM_MUX_component|auto_generated|_~78_combout  & (\ARegAddr[1]~input_o  & 
// (\inst7|bit18~q )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~78_combout ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst7|bit18~q ),
	.datad(\inst8|bit18~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~79 .lut_mask = 16'hEA62;
defparam \inst33|LPM_MUX_component|auto_generated|_~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N1
dffeas \inst4|bit18 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|bit18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|bit18 .is_wysiwyg = "true";
defparam \inst4|bit18 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N5
dffeas \inst2|bit18 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|bit18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|bit18 .is_wysiwyg = "true";
defparam \inst2|bit18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[18]~270 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[18]~270_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o  & (\inst4|bit18~q )) # (!\ARegAddr[1]~input_o  & ((\inst2|bit18~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst4|bit18~q ),
	.datad(\inst2|bit18~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[18]~270_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[18]~270 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[18]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N31
dffeas \inst3|bit18 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|bit18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|bit18 .is_wysiwyg = "true";
defparam \inst3|bit18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[18]~568 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[18]~568_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[18]~270_combout ) # ((\ARegAddr[1]~input_o  & (!\ARegAddr[0]~input_o  & \inst3|bit18~q )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[18]~270_combout ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\ARegAddr[0]~input_o ),
	.datad(\inst3|bit18~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[18]~568_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[18]~568 .lut_mask = 16'hAEAA;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[18]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[18]~271 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[18]~271_combout  = (!\ARegAddr[3]~input_o  & ((\ARegAddr[2]~input_o  & (\inst33|LPM_MUX_component|auto_generated|_~79_combout )) # (!\ARegAddr[2]~input_o  & 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[18]~568_combout )))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\ARegAddr[3]~input_o ),
	.datac(\inst33|LPM_MUX_component|auto_generated|_~79_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[18]~568_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[18]~271_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[18]~271 .lut_mask = 16'h3120;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[18]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[18]~277 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[18]~277_combout  = (!\ARegAddr[4]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|result_node[18]~271_combout ) # ((\ARegAddr[3]~input_o  & 
// \inst33|LPM_MUX_component|auto_generated|result_node[18]~276_combout ))))

	.dataa(\ARegAddr[4]~input_o ),
	.datab(\ARegAddr[3]~input_o ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[18]~276_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[18]~271_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[18]~277_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[18]~277 .lut_mask = 16'h5540;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[18]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[18]~284 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[18]~284_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[18]~278_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[18]~277_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[18]~283_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[18]~278_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[18]~283_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[18]~277_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[18]~284_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[18]~284 .lut_mask = 16'hFFEC;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[18]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y41_N8
cycloneiv_io_ibuf \WRITE_VAL[17]~input (
	.i(WRITE_VAL[17]),
	.ibar(gnd),
	.o(\WRITE_VAL[17]~input_o ));
// synopsys translate_off
defparam \WRITE_VAL[17]~input .bus_hold = "false";
defparam \WRITE_VAL[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y23_N13
dffeas \inst14|bit17 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|bit17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|bit17 .is_wysiwyg = "true";
defparam \inst14|bit17 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N7
dffeas \inst10|bit17 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|bit17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|bit17 .is_wysiwyg = "true";
defparam \inst10|bit17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[17]~287 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[17]~287_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\ARegAddr[2]~input_o  & (\inst14|bit17~q )) # (!\ARegAddr[2]~input_o  & ((\inst10|bit17~q )))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.datac(\inst14|bit17~q ),
	.datad(\inst10|bit17~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[17]~287_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[17]~287 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[17]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N3
dffeas \inst12|bit17 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|bit17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|bit17 .is_wysiwyg = "true";
defparam \inst12|bit17 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N1
dffeas \inst16|bit17 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|bit17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|bit17 .is_wysiwyg = "true";
defparam \inst16|bit17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[17]~290 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[17]~290_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\ARegAddr[2]~input_o  & ((\inst16|bit17~q ))) # (!\ARegAddr[2]~input_o  & (\inst12|bit17~q ))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst12|bit17~q ),
	.datac(\inst16|bit17~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[17]~290_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[17]~290 .lut_mask = 16'hE400;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[17]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N17
dffeas \inst13|bit17 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|bit17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit17 .is_wysiwyg = "true";
defparam \inst13|bit17 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N11
dffeas \inst9|bit17 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|bit17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|bit17 .is_wysiwyg = "true";
defparam \inst9|bit17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[17]~288 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[17]~288_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\ARegAddr[2]~input_o  & (\inst13|bit17~q )) # (!\ARegAddr[2]~input_o  & ((\inst9|bit17~q )))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datac(\inst13|bit17~q ),
	.datad(\inst9|bit17~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[17]~288_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[17]~288 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[17]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N27
dffeas \inst11|bit17 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|bit17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|bit17 .is_wysiwyg = "true";
defparam \inst11|bit17 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N9
dffeas \inst15|bit17 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|bit17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|bit17 .is_wysiwyg = "true";
defparam \inst15|bit17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[17]~289 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[17]~289_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\ARegAddr[2]~input_o  & ((\inst15|bit17~q ))) # (!\ARegAddr[2]~input_o  & (\inst11|bit17~q ))))

	.dataa(\inst11|bit17~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.datac(\inst15|bit17~q ),
	.datad(\ARegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[17]~289_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[17]~289 .lut_mask = 16'hC088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[17]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N30
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[17]~291 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[17]~291_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[17]~287_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[17]~290_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[17]~288_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[17]~289_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[17]~287_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[17]~290_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[17]~288_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[17]~289_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[17]~291_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[17]~291 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[17]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N19
dffeas \inst4|bit17 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|bit17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|bit17 .is_wysiwyg = "true";
defparam \inst4|bit17 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N25
dffeas \inst2|bit17 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|bit17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|bit17 .is_wysiwyg = "true";
defparam \inst2|bit17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N18
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[17]~285 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[17]~285_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o  & (\inst4|bit17~q )) # (!\ARegAddr[1]~input_o  & ((\inst2|bit17~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst4|bit17~q ),
	.datad(\inst2|bit17~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[17]~285_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[17]~285 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[17]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N3
dffeas \inst3|bit17 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|bit17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|bit17 .is_wysiwyg = "true";
defparam \inst3|bit17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N22
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[17]~569 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[17]~569_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[17]~285_combout ) # ((!\ARegAddr[0]~input_o  & (\ARegAddr[1]~input_o  & \inst3|bit17~q )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[17]~285_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\ARegAddr[1]~input_o ),
	.datad(\inst3|bit17~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[17]~569_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[17]~569 .lut_mask = 16'hBAAA;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[17]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N7
dffeas \inst8|bit17 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|bit17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|bit17 .is_wysiwyg = "true";
defparam \inst8|bit17 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N21
dffeas \inst7|bit17 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode88w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bit17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bit17 .is_wysiwyg = "true";
defparam \inst7|bit17 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y22_N25
dffeas \inst6|bit17 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|bit17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|bit17 .is_wysiwyg = "true";
defparam \inst6|bit17 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y22_N19
dffeas \inst5|bit17 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|bit17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|bit17 .is_wysiwyg = "true";
defparam \inst5|bit17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~84 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~84_combout  = (\ARegAddr[1]~input_o  & (\ARegAddr[0]~input_o )) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & (\inst6|bit17~q )) # (!\ARegAddr[0]~input_o  & ((\inst5|bit17~q )))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst6|bit17~q ),
	.datad(\inst5|bit17~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~84 .lut_mask = 16'hD9C8;
defparam \inst33|LPM_MUX_component|auto_generated|_~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~85 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~85_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~84_combout  & (\inst8|bit17~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~84_combout  & ((\inst7|bit17~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~84_combout ))))

	.dataa(\inst8|bit17~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst7|bit17~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~84_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~85 .lut_mask = 16'hBBC0;
defparam \inst33|LPM_MUX_component|auto_generated|_~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[17]~286 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[17]~286_combout  = (!\ARegAddr[3]~input_o  & ((\ARegAddr[2]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~85_combout ))) # (!\ARegAddr[2]~input_o  & 
// (\inst33|LPM_MUX_component|auto_generated|result_node[17]~569_combout ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[17]~569_combout ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\ARegAddr[3]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~85_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[17]~286_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[17]~286 .lut_mask = 16'h0E02;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[17]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[17]~292 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[17]~292_combout  = (!\ARegAddr[4]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|result_node[17]~286_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[17]~291_combout  & 
// \ARegAddr[3]~input_o ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[17]~291_combout ),
	.datab(\ARegAddr[4]~input_o ),
	.datac(\ARegAddr[3]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[17]~286_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[17]~292_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[17]~292 .lut_mask = 16'h3320;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[17]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N9
dffeas \inst35|bit17 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|bit17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|bit17 .is_wysiwyg = "true";
defparam \inst35|bit17 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N11
dffeas \inst21|bit17 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|bit17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|bit17 .is_wysiwyg = "true";
defparam \inst21|bit17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~88 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~88_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o ) # ((\inst35|bit17~q )))) # (!\ARegAddr[0]~input_o  & (!\ARegAddr[1]~input_o  & ((\inst21|bit17~q ))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst35|bit17~q ),
	.datad(\inst21|bit17~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~88 .lut_mask = 16'hB9A8;
defparam \inst33|LPM_MUX_component|auto_generated|_~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N9
dffeas \inst24|bit17 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|bit17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|bit17 .is_wysiwyg = "true";
defparam \inst24|bit17 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N31
dffeas \inst23|bit17 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|bit17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|bit17 .is_wysiwyg = "true";
defparam \inst23|bit17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N30
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~89 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~89_combout  = (\inst33|LPM_MUX_component|auto_generated|_~88_combout  & ((\inst24|bit17~q ) # ((!\ARegAddr[1]~input_o )))) # (!\inst33|LPM_MUX_component|auto_generated|_~88_combout  & (((\inst23|bit17~q  & 
// \ARegAddr[1]~input_o ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~88_combout ),
	.datab(\inst24|bit17~q ),
	.datac(\inst23|bit17~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~89 .lut_mask = 16'hD8AA;
defparam \inst33|LPM_MUX_component|auto_generated|_~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N31
dffeas \inst20|bit17 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|bit17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|bit17 .is_wysiwyg = "true";
defparam \inst20|bit17 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N21
dffeas \inst19|bit17 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|bit17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|bit17 .is_wysiwyg = "true";
defparam \inst19|bit17 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N1
dffeas \inst18|bit17 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|bit17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|bit17 .is_wysiwyg = "true";
defparam \inst18|bit17 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N19
dffeas \inst17|bit17 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|bit17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|bit17 .is_wysiwyg = "true";
defparam \inst17|bit17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~86 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~86_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o ) # ((\inst18|bit17~q )))) # (!\ARegAddr[0]~input_o  & (!\ARegAddr[1]~input_o  & ((\inst17|bit17~q ))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst18|bit17~q ),
	.datad(\inst17|bit17~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~86 .lut_mask = 16'hB9A8;
defparam \inst33|LPM_MUX_component|auto_generated|_~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~87 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~87_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~86_combout  & (\inst20|bit17~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~86_combout  & ((\inst19|bit17~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~86_combout ))))

	.dataa(\inst20|bit17~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst19|bit17~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~86_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~87 .lut_mask = 16'hBBC0;
defparam \inst33|LPM_MUX_component|auto_generated|_~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N18
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[17]~293 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[17]~293_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & ((\inst33|LPM_MUX_component|auto_generated|_~87_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|_~89_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout )))) # (!\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & 
// (\inst33|LPM_MUX_component|auto_generated|_~89_combout  & (\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~89_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~87_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[17]~293_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[17]~293 .lut_mask = 16'hEAC0;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[17]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N15
dffeas \inst31|bit17 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode371w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst31|bit17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst31|bit17 .is_wysiwyg = "true";
defparam \inst31|bit17 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N13
dffeas \inst32|bit17 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode381w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|bit17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|bit17 .is_wysiwyg = "true";
defparam \inst32|bit17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[17]~295 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[17]~295_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\ARegAddr[0]~input_o  & ((\inst32|bit17~q ))) # (!\ARegAddr[0]~input_o  & (\inst31|bit17~q ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datab(\inst31|bit17~q ),
	.datac(\inst32|bit17~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[17]~295_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[17]~295 .lut_mask = 16'hA088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[17]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N9
dffeas \inst28|bit17 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode341w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst28|bit17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst28|bit17 .is_wysiwyg = "true";
defparam \inst28|bit17 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N19
dffeas \inst27|bit17 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode331w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst27|bit17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst27|bit17 .is_wysiwyg = "true";
defparam \inst27|bit17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[17]~297 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[17]~297_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\ARegAddr[0]~input_o  & (\inst28|bit17~q )) # (!\ARegAddr[0]~input_o  & ((\inst27|bit17~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst28|bit17~q ),
	.datad(\inst27|bit17~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[17]~297_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[17]~297 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[17]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N3
dffeas \inst25|bit17 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode310w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|bit17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|bit17 .is_wysiwyg = "true";
defparam \inst25|bit17 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N25
dffeas \inst26|bit17 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode321w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|bit17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|bit17 .is_wysiwyg = "true";
defparam \inst26|bit17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[17]~296 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[17]~296_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\ARegAddr[0]~input_o  & ((\inst26|bit17~q ))) # (!\ARegAddr[0]~input_o  & (\inst25|bit17~q ))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst25|bit17~q ),
	.datac(\inst26|bit17~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[17]~296_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[17]~296 .lut_mask = 16'hE400;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[17]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N1
dffeas \inst30|bit17 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode361w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst30|bit17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst30|bit17 .is_wysiwyg = "true";
defparam \inst30|bit17 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N3
dffeas \inst29|bit17 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode351w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst29|bit17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst29|bit17 .is_wysiwyg = "true";
defparam \inst29|bit17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[17]~294 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[17]~294_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\ARegAddr[0]~input_o  & (\inst30|bit17~q )) # (!\ARegAddr[0]~input_o  & ((\inst29|bit17~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datac(\inst30|bit17~q ),
	.datad(\inst29|bit17~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[17]~294_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[17]~294 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[17]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[17]~298 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[17]~298_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[17]~295_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[17]~297_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[17]~296_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[17]~294_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[17]~295_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[17]~297_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[17]~296_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[17]~294_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[17]~298_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[17]~298 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[17]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[17]~299 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[17]~299_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[17]~292_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[17]~293_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[17]~298_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[17]~292_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[17]~293_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[17]~298_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[17]~299_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[17]~299 .lut_mask = 16'hFEEE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[17]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y41_N8
cycloneiv_io_ibuf \WRITE_VAL[16]~input (
	.i(WRITE_VAL[16]),
	.ibar(gnd),
	.o(\WRITE_VAL[16]~input_o ));
// synopsys translate_off
defparam \WRITE_VAL[16]~input .bus_hold = "false";
defparam \WRITE_VAL[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y22_N5
dffeas \inst26|bit16 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode321w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|bit16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|bit16 .is_wysiwyg = "true";
defparam \inst26|bit16 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N7
dffeas \inst25|bit16 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode310w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|bit16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|bit16 .is_wysiwyg = "true";
defparam \inst25|bit16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[16]~311 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[16]~311_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\ARegAddr[0]~input_o  & (\inst26|bit16~q )) # (!\ARegAddr[0]~input_o  & ((\inst25|bit16~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst26|bit16~q ),
	.datad(\inst25|bit16~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[16]~311_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[16]~311 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[16]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N3
dffeas \inst32|bit16 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode381w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|bit16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|bit16 .is_wysiwyg = "true";
defparam \inst32|bit16 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N21
dffeas \inst31|bit16 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode371w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst31|bit16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst31|bit16 .is_wysiwyg = "true";
defparam \inst31|bit16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N2
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[16]~310 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[16]~310_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\ARegAddr[0]~input_o  & (\inst32|bit16~q )) # (!\ARegAddr[0]~input_o  & ((\inst31|bit16~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst32|bit16~q ),
	.datad(\inst31|bit16~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[16]~310_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[16]~310 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[16]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N17
dffeas \inst28|bit16 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode341w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst28|bit16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst28|bit16 .is_wysiwyg = "true";
defparam \inst28|bit16 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N3
dffeas \inst27|bit16 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode331w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst27|bit16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst27|bit16 .is_wysiwyg = "true";
defparam \inst27|bit16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[16]~312 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[16]~312_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\ARegAddr[0]~input_o  & (\inst28|bit16~q )) # (!\ARegAddr[0]~input_o  & ((\inst27|bit16~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst28|bit16~q ),
	.datad(\inst27|bit16~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[16]~312_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[16]~312 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[16]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N7
dffeas \inst29|bit16 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode351w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst29|bit16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst29|bit16 .is_wysiwyg = "true";
defparam \inst29|bit16 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N21
dffeas \inst30|bit16 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode361w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst30|bit16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst30|bit16 .is_wysiwyg = "true";
defparam \inst30|bit16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[16]~309 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[16]~309_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\ARegAddr[0]~input_o  & ((\inst30|bit16~q ))) # (!\ARegAddr[0]~input_o  & (\inst29|bit16~q ))))

	.dataa(\inst29|bit16~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst30|bit16~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[16]~309_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[16]~309 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[16]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N22
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[16]~313 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[16]~313_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[16]~311_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[16]~310_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[16]~312_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[16]~309_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[16]~311_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[16]~310_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[16]~312_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[16]~309_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[16]~313_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[16]~313 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[16]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N13
dffeas \inst4|bit16 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|bit16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|bit16 .is_wysiwyg = "true";
defparam \inst4|bit16 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N9
dffeas \inst2|bit16 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|bit16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|bit16 .is_wysiwyg = "true";
defparam \inst2|bit16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[16]~300 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[16]~300_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o  & (\inst4|bit16~q )) # (!\ARegAddr[1]~input_o  & ((\inst2|bit16~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst4|bit16~q ),
	.datad(\inst2|bit16~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[16]~300_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[16]~300 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[16]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N11
dffeas \inst3|bit16 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|bit16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|bit16 .is_wysiwyg = "true";
defparam \inst3|bit16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[16]~570 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[16]~570_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[16]~300_combout ) # ((\ARegAddr[1]~input_o  & (!\ARegAddr[0]~input_o  & \inst3|bit16~q )))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[16]~300_combout ),
	.datac(\ARegAddr[0]~input_o ),
	.datad(\inst3|bit16~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[16]~570_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[16]~570 .lut_mask = 16'hCECC;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[16]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N7
dffeas \inst5|bit16 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|bit16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|bit16 .is_wysiwyg = "true";
defparam \inst5|bit16 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y22_N29
dffeas \inst6|bit16 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|bit16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|bit16 .is_wysiwyg = "true";
defparam \inst6|bit16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~90 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~90_combout  = (\ARegAddr[1]~input_o  & (((\ARegAddr[0]~input_o )))) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & ((\inst6|bit16~q ))) # (!\ARegAddr[0]~input_o  & (\inst5|bit16~q ))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\inst5|bit16~q ),
	.datac(\inst6|bit16~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~90 .lut_mask = 16'hFA44;
defparam \inst33|LPM_MUX_component|auto_generated|_~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N25
dffeas \inst7|bit16 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode88w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bit16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bit16 .is_wysiwyg = "true";
defparam \inst7|bit16 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N11
dffeas \inst8|bit16 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|bit16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|bit16 .is_wysiwyg = "true";
defparam \inst8|bit16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~91 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~91_combout  = (\inst33|LPM_MUX_component|auto_generated|_~90_combout  & (((\inst8|bit16~q )) # (!\ARegAddr[1]~input_o ))) # (!\inst33|LPM_MUX_component|auto_generated|_~90_combout  & (\ARegAddr[1]~input_o  & 
// (\inst7|bit16~q )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~90_combout ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst7|bit16~q ),
	.datad(\inst8|bit16~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~91 .lut_mask = 16'hEA62;
defparam \inst33|LPM_MUX_component|auto_generated|_~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[16]~301 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[16]~301_combout  = (!\ARegAddr[3]~input_o  & ((\ARegAddr[2]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~91_combout ))) # (!\ARegAddr[2]~input_o  & 
// (\inst33|LPM_MUX_component|auto_generated|result_node[16]~570_combout ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[16]~570_combout ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\ARegAddr[3]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~91_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[16]~301_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[16]~301 .lut_mask = 16'h0E02;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[16]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N9
dffeas \inst13|bit16 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|bit16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit16 .is_wysiwyg = "true";
defparam \inst13|bit16 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N3
dffeas \inst9|bit16 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|bit16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|bit16 .is_wysiwyg = "true";
defparam \inst9|bit16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[16]~303 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[16]~303_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\ARegAddr[2]~input_o  & (\inst13|bit16~q )) # (!\ARegAddr[2]~input_o  & ((\inst9|bit16~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst13|bit16~q ),
	.datad(\inst9|bit16~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[16]~303_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[16]~303 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[16]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N27
dffeas \inst11|bit16 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|bit16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|bit16 .is_wysiwyg = "true";
defparam \inst11|bit16 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N17
dffeas \inst15|bit16 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|bit16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|bit16 .is_wysiwyg = "true";
defparam \inst15|bit16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[16]~304 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[16]~304_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\ARegAddr[2]~input_o  & ((\inst15|bit16~q ))) # (!\ARegAddr[2]~input_o  & (\inst11|bit16~q ))))

	.dataa(\inst11|bit16~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.datac(\inst15|bit16~q ),
	.datad(\ARegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[16]~304_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[16]~304 .lut_mask = 16'hC088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[16]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N15
dffeas \inst12|bit16 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|bit16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|bit16 .is_wysiwyg = "true";
defparam \inst12|bit16 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N13
dffeas \inst16|bit16 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|bit16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|bit16 .is_wysiwyg = "true";
defparam \inst16|bit16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[16]~305 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[16]~305_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\ARegAddr[2]~input_o  & ((\inst16|bit16~q ))) # (!\ARegAddr[2]~input_o  & (\inst12|bit16~q ))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst12|bit16~q ),
	.datac(\inst16|bit16~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[16]~305_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[16]~305 .lut_mask = 16'hE400;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[16]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N27
dffeas \inst10|bit16 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|bit16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|bit16 .is_wysiwyg = "true";
defparam \inst10|bit16 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N17
dffeas \inst14|bit16 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|bit16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|bit16 .is_wysiwyg = "true";
defparam \inst14|bit16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[16]~302 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[16]~302_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\ARegAddr[2]~input_o  & ((\inst14|bit16~q ))) # (!\ARegAddr[2]~input_o  & (\inst10|bit16~q ))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst10|bit16~q ),
	.datac(\inst14|bit16~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[16]~302_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[16]~302 .lut_mask = 16'hE400;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[16]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N22
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[16]~306 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[16]~306_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[16]~303_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[16]~304_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[16]~305_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[16]~302_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[16]~303_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[16]~304_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[16]~305_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[16]~302_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[16]~306_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[16]~306 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[16]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[16]~307 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[16]~307_combout  = (!\ARegAddr[4]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|result_node[16]~301_combout ) # ((\ARegAddr[3]~input_o  & 
// \inst33|LPM_MUX_component|auto_generated|result_node[16]~306_combout ))))

	.dataa(\ARegAddr[3]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[16]~301_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[16]~306_combout ),
	.datad(\ARegAddr[4]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[16]~307_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[16]~307 .lut_mask = 16'h00EC;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[16]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N5
dffeas \inst18|bit16 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|bit16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|bit16 .is_wysiwyg = "true";
defparam \inst18|bit16 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N7
dffeas \inst17|bit16 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|bit16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|bit16 .is_wysiwyg = "true";
defparam \inst17|bit16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~92 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~92_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o ) # ((\inst18|bit16~q )))) # (!\ARegAddr[0]~input_o  & (!\ARegAddr[1]~input_o  & ((\inst17|bit16~q ))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst18|bit16~q ),
	.datad(\inst17|bit16~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~92 .lut_mask = 16'hB9A8;
defparam \inst33|LPM_MUX_component|auto_generated|_~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N17
dffeas \inst19|bit16 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|bit16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|bit16 .is_wysiwyg = "true";
defparam \inst19|bit16 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y26_N19
dffeas \inst20|bit16 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|bit16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|bit16 .is_wysiwyg = "true";
defparam \inst20|bit16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~93 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~93_combout  = (\inst33|LPM_MUX_component|auto_generated|_~92_combout  & (((\inst20|bit16~q )) # (!\ARegAddr[1]~input_o ))) # (!\inst33|LPM_MUX_component|auto_generated|_~92_combout  & (\ARegAddr[1]~input_o  & 
// (\inst19|bit16~q )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~92_combout ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst19|bit16~q ),
	.datad(\inst20|bit16~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~93 .lut_mask = 16'hEA62;
defparam \inst33|LPM_MUX_component|auto_generated|_~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N31
dffeas \inst24|bit16 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|bit16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|bit16 .is_wysiwyg = "true";
defparam \inst24|bit16 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N13
dffeas \inst23|bit16 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|bit16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|bit16 .is_wysiwyg = "true";
defparam \inst23|bit16 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N7
dffeas \inst21|bit16 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|bit16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|bit16 .is_wysiwyg = "true";
defparam \inst21|bit16 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N5
dffeas \inst35|bit16 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|bit16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|bit16 .is_wysiwyg = "true";
defparam \inst35|bit16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~94 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~94_combout  = (\ARegAddr[1]~input_o  & (((\ARegAddr[0]~input_o )))) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & ((\inst35|bit16~q ))) # (!\ARegAddr[0]~input_o  & (\inst21|bit16~q ))))

	.dataa(\inst21|bit16~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst35|bit16~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~94 .lut_mask = 16'hFC22;
defparam \inst33|LPM_MUX_component|auto_generated|_~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~95 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~95_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~94_combout  & (\inst24|bit16~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~94_combout  & ((\inst23|bit16~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~94_combout ))))

	.dataa(\inst24|bit16~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst23|bit16~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~94_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~95 .lut_mask = 16'hBBC0;
defparam \inst33|LPM_MUX_component|auto_generated|_~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[16]~308 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[16]~308_combout  = (\inst33|LPM_MUX_component|auto_generated|_~93_combout  & ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & \inst33|LPM_MUX_component|auto_generated|_~95_combout )))) # (!\inst33|LPM_MUX_component|auto_generated|_~93_combout  & 
// (\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & ((\inst33|LPM_MUX_component|auto_generated|_~95_combout ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~93_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~95_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[16]~308_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[16]~308 .lut_mask = 16'hECA0;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[16]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[16]~314 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[16]~314_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[16]~307_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[16]~308_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[16]~313_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[16]~313_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[16]~307_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[16]~308_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[16]~314_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[16]~314 .lut_mask = 16'hFFEC;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[16]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y41_N8
cycloneiv_io_ibuf \WRITE_VAL[15]~input (
	.i(WRITE_VAL[15]),
	.ibar(gnd),
	.o(\WRITE_VAL[15]~input_o ));
// synopsys translate_off
defparam \WRITE_VAL[15]~input .bus_hold = "false";
defparam \WRITE_VAL[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y26_N25
dffeas \inst35|bit15 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|bit15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|bit15 .is_wysiwyg = "true";
defparam \inst35|bit15 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N19
dffeas \inst21|bit15 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|bit15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|bit15 .is_wysiwyg = "true";
defparam \inst21|bit15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~100 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~100_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o ) # ((\inst35|bit15~q )))) # (!\ARegAddr[0]~input_o  & (!\ARegAddr[1]~input_o  & ((\inst21|bit15~q ))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst35|bit15~q ),
	.datad(\inst21|bit15~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~100_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~100 .lut_mask = 16'hB9A8;
defparam \inst33|LPM_MUX_component|auto_generated|_~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N25
dffeas \inst23|bit15 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|bit15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|bit15 .is_wysiwyg = "true";
defparam \inst23|bit15 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N19
dffeas \inst24|bit15 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|bit15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|bit15 .is_wysiwyg = "true";
defparam \inst24|bit15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~101 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~101_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~100_combout  & ((\inst24|bit15~q ))) # (!\inst33|LPM_MUX_component|auto_generated|_~100_combout  & (\inst23|bit15~q )))) # 
// (!\ARegAddr[1]~input_o  & (\inst33|LPM_MUX_component|auto_generated|_~100_combout ))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~100_combout ),
	.datac(\inst23|bit15~q ),
	.datad(\inst24|bit15~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~101_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~101 .lut_mask = 16'hEC64;
defparam \inst33|LPM_MUX_component|auto_generated|_~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N23
dffeas \inst20|bit15 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|bit15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|bit15 .is_wysiwyg = "true";
defparam \inst20|bit15 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y26_N5
dffeas \inst19|bit15 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|bit15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|bit15 .is_wysiwyg = "true";
defparam \inst19|bit15 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N17
dffeas \inst18|bit15 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|bit15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|bit15 .is_wysiwyg = "true";
defparam \inst18|bit15 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N11
dffeas \inst17|bit15 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|bit15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|bit15 .is_wysiwyg = "true";
defparam \inst17|bit15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~98 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~98_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o ) # ((\inst18|bit15~q )))) # (!\ARegAddr[0]~input_o  & (!\ARegAddr[1]~input_o  & ((\inst17|bit15~q ))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst18|bit15~q ),
	.datad(\inst17|bit15~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~98_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~98 .lut_mask = 16'hB9A8;
defparam \inst33|LPM_MUX_component|auto_generated|_~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~99 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~99_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~98_combout  & (\inst20|bit15~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~98_combout  & ((\inst19|bit15~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~98_combout ))))

	.dataa(\inst20|bit15~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst19|bit15~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~98_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~99_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~99 .lut_mask = 16'hBBC0;
defparam \inst33|LPM_MUX_component|auto_generated|_~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[15]~323 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[15]~323_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & ((\inst33|LPM_MUX_component|auto_generated|_~101_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst33|LPM_MUX_component|auto_generated|_~99_combout )))) # (!\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & 
// (\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & ((\inst33|LPM_MUX_component|auto_generated|_~99_combout ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|_~101_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~99_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[15]~323_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[15]~323 .lut_mask = 16'hECA0;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[15]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N19
dffeas \inst32|bit15 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode381w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|bit15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|bit15 .is_wysiwyg = "true";
defparam \inst32|bit15 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N29
dffeas \inst31|bit15 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode371w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst31|bit15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst31|bit15 .is_wysiwyg = "true";
defparam \inst31|bit15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N18
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[15]~325 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[15]~325_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\ARegAddr[0]~input_o  & (\inst32|bit15~q )) # (!\ARegAddr[0]~input_o  & ((\inst31|bit15~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst32|bit15~q ),
	.datad(\inst31|bit15~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[15]~325_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[15]~325 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[15]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N29
dffeas \inst28|bit15 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode341w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst28|bit15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst28|bit15 .is_wysiwyg = "true";
defparam \inst28|bit15 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N7
dffeas \inst27|bit15 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode331w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst27|bit15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst27|bit15 .is_wysiwyg = "true";
defparam \inst27|bit15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[15]~327 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[15]~327_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\ARegAddr[0]~input_o  & (\inst28|bit15~q )) # (!\ARegAddr[0]~input_o  & ((\inst27|bit15~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst28|bit15~q ),
	.datad(\inst27|bit15~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[15]~327_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[15]~327 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[15]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N27
dffeas \inst29|bit15 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode351w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst29|bit15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst29|bit15 .is_wysiwyg = "true";
defparam \inst29|bit15 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N25
dffeas \inst30|bit15 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode361w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst30|bit15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst30|bit15 .is_wysiwyg = "true";
defparam \inst30|bit15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[15]~324 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[15]~324_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\ARegAddr[0]~input_o  & ((\inst30|bit15~q ))) # (!\ARegAddr[0]~input_o  & (\inst29|bit15~q ))))

	.dataa(\inst29|bit15~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst30|bit15~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[15]~324_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[15]~324 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[15]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N9
dffeas \inst26|bit15 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode321w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|bit15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|bit15 .is_wysiwyg = "true";
defparam \inst26|bit15 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N11
dffeas \inst25|bit15 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode310w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|bit15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|bit15 .is_wysiwyg = "true";
defparam \inst25|bit15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[15]~326 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[15]~326_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\ARegAddr[0]~input_o  & (\inst26|bit15~q )) # (!\ARegAddr[0]~input_o  & ((\inst25|bit15~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst26|bit15~q ),
	.datad(\inst25|bit15~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[15]~326_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[15]~326 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[15]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N26
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[15]~328 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[15]~328_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[15]~325_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[15]~327_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[15]~324_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[15]~326_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[15]~325_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[15]~327_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[15]~324_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[15]~326_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[15]~328_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[15]~328 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[15]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y22_N3
dffeas \inst5|bit15 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|bit15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|bit15 .is_wysiwyg = "true";
defparam \inst5|bit15 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y22_N17
dffeas \inst6|bit15 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|bit15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|bit15 .is_wysiwyg = "true";
defparam \inst6|bit15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~96 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~96_combout  = (\ARegAddr[1]~input_o  & (((\ARegAddr[0]~input_o )))) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & ((\inst6|bit15~q ))) # (!\ARegAddr[0]~input_o  & (\inst5|bit15~q ))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\inst5|bit15~q ),
	.datac(\inst6|bit15~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~96_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~96 .lut_mask = 16'hFA44;
defparam \inst33|LPM_MUX_component|auto_generated|_~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N1
dffeas \inst7|bit15 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode88w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bit15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bit15 .is_wysiwyg = "true";
defparam \inst7|bit15 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y21_N3
dffeas \inst8|bit15 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|bit15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|bit15 .is_wysiwyg = "true";
defparam \inst8|bit15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~97 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~97_combout  = (\inst33|LPM_MUX_component|auto_generated|_~96_combout  & (((\inst8|bit15~q )) # (!\ARegAddr[1]~input_o ))) # (!\inst33|LPM_MUX_component|auto_generated|_~96_combout  & (\ARegAddr[1]~input_o  & 
// (\inst7|bit15~q )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~96_combout ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst7|bit15~q ),
	.datad(\inst8|bit15~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~97_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~97 .lut_mask = 16'hEA62;
defparam \inst33|LPM_MUX_component|auto_generated|_~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N19
dffeas \inst3|bit15 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|bit15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|bit15 .is_wysiwyg = "true";
defparam \inst3|bit15 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y24_N23
dffeas \inst4|bit15 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|bit15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|bit15 .is_wysiwyg = "true";
defparam \inst4|bit15 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N17
dffeas \inst2|bit15 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|bit15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|bit15 .is_wysiwyg = "true";
defparam \inst2|bit15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N22
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[15]~315 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[15]~315_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o  & (\inst4|bit15~q )) # (!\ARegAddr[1]~input_o  & ((\inst2|bit15~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst4|bit15~q ),
	.datad(\inst2|bit15~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[15]~315_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[15]~315 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[15]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[15]~571 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[15]~571_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[15]~315_combout ) # ((\inst3|bit15~q  & (!\ARegAddr[0]~input_o  & \ARegAddr[1]~input_o )))

	.dataa(\inst3|bit15~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\ARegAddr[1]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[15]~315_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[15]~571_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[15]~571 .lut_mask = 16'hFF20;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[15]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[15]~316 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[15]~316_combout  = (!\ARegAddr[3]~input_o  & ((\ARegAddr[2]~input_o  & (\inst33|LPM_MUX_component|auto_generated|_~97_combout )) # (!\ARegAddr[2]~input_o  & 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[15]~571_combout )))))

	.dataa(\ARegAddr[3]~input_o ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst33|LPM_MUX_component|auto_generated|_~97_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[15]~571_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[15]~316_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[15]~316 .lut_mask = 16'h5140;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[15]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N19
dffeas \inst12|bit15 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|bit15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|bit15 .is_wysiwyg = "true";
defparam \inst12|bit15 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N25
dffeas \inst16|bit15 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|bit15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|bit15 .is_wysiwyg = "true";
defparam \inst16|bit15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[15]~320 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[15]~320_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\ARegAddr[2]~input_o  & ((\inst16|bit15~q ))) # (!\ARegAddr[2]~input_o  & (\inst12|bit15~q ))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst12|bit15~q ),
	.datac(\inst16|bit15~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[15]~320_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[15]~320 .lut_mask = 16'hE400;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[15]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N29
dffeas \inst15|bit15 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|bit15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|bit15 .is_wysiwyg = "true";
defparam \inst15|bit15 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N7
dffeas \inst11|bit15 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|bit15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|bit15 .is_wysiwyg = "true";
defparam \inst11|bit15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[15]~319 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[15]~319_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\ARegAddr[2]~input_o  & (\inst15|bit15~q )) # (!\ARegAddr[2]~input_o  & ((\inst11|bit15~q )))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.datac(\inst15|bit15~q ),
	.datad(\inst11|bit15~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[15]~319_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[15]~319 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[15]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N31
dffeas \inst9|bit15 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|bit15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|bit15 .is_wysiwyg = "true";
defparam \inst9|bit15 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N13
dffeas \inst13|bit15 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|bit15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit15 .is_wysiwyg = "true";
defparam \inst13|bit15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[15]~318 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[15]~318_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\ARegAddr[2]~input_o  & ((\inst13|bit15~q ))) # (!\ARegAddr[2]~input_o  & (\inst9|bit15~q ))))

	.dataa(\inst9|bit15~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst13|bit15~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[15]~318_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[15]~318 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[15]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N31
dffeas \inst10|bit15 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|bit15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|bit15 .is_wysiwyg = "true";
defparam \inst10|bit15 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N21
dffeas \inst14|bit15 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|bit15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|bit15 .is_wysiwyg = "true";
defparam \inst14|bit15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[15]~317 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[15]~317_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\ARegAddr[2]~input_o  & ((\inst14|bit15~q ))) # (!\ARegAddr[2]~input_o  & (\inst10|bit15~q ))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst10|bit15~q ),
	.datac(\inst14|bit15~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[15]~317_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[15]~317 .lut_mask = 16'hE400;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[15]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N6
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[15]~321 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[15]~321_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[15]~320_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[15]~319_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[15]~318_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[15]~317_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[15]~320_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[15]~319_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[15]~318_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[15]~317_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[15]~321_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[15]~321 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[15]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[15]~322 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[15]~322_combout  = (!\ARegAddr[4]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|result_node[15]~316_combout ) # ((\ARegAddr[3]~input_o  & 
// \inst33|LPM_MUX_component|auto_generated|result_node[15]~321_combout ))))

	.dataa(\ARegAddr[3]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[15]~316_combout ),
	.datac(\ARegAddr[4]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[15]~321_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[15]~322_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[15]~322 .lut_mask = 16'h0E0C;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[15]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[15]~329 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[15]~329_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[15]~323_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[15]~322_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[15]~328_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[15]~323_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[15]~328_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[15]~322_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[15]~329_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[15]~329 .lut_mask = 16'hFFEC;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[15]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y13_N1
cycloneiv_io_ibuf \WRITE_VAL[14]~input (
	.i(WRITE_VAL[14]),
	.ibar(gnd),
	.o(\WRITE_VAL[14]~input_o ));
// synopsys translate_off
defparam \WRITE_VAL[14]~input .bus_hold = "false";
defparam \WRITE_VAL[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y22_N9
dffeas \inst12|bit14 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|bit14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|bit14 .is_wysiwyg = "true";
defparam \inst12|bit14 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N23
dffeas \inst16|bit14 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|bit14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|bit14 .is_wysiwyg = "true";
defparam \inst16|bit14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N22
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[14]~335 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[14]~335_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\ARegAddr[2]~input_o  & ((\inst16|bit14~q ))) # (!\ARegAddr[2]~input_o  & (\inst12|bit14~q ))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst12|bit14~q ),
	.datac(\inst16|bit14~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[14]~335_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[14]~335 .lut_mask = 16'hE400;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[14]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N1
dffeas \inst13|bit14 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|bit14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit14 .is_wysiwyg = "true";
defparam \inst13|bit14 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N11
dffeas \inst9|bit14 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|bit14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|bit14 .is_wysiwyg = "true";
defparam \inst9|bit14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[14]~333 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[14]~333_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\ARegAddr[2]~input_o  & (\inst13|bit14~q )) # (!\ARegAddr[2]~input_o  & ((\inst9|bit14~q )))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datac(\inst13|bit14~q ),
	.datad(\inst9|bit14~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[14]~333_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[14]~333 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[14]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y19_N3
dffeas \inst11|bit14 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|bit14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|bit14 .is_wysiwyg = "true";
defparam \inst11|bit14 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N1
dffeas \inst15|bit14 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|bit14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|bit14 .is_wysiwyg = "true";
defparam \inst15|bit14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[14]~334 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[14]~334_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\ARegAddr[2]~input_o  & ((\inst15|bit14~q ))) # (!\ARegAddr[2]~input_o  & (\inst11|bit14~q ))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst11|bit14~q ),
	.datac(\inst15|bit14~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[14]~334_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[14]~334 .lut_mask = 16'hE400;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[14]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N13
dffeas \inst10|bit14 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|bit14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|bit14 .is_wysiwyg = "true";
defparam \inst10|bit14 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N27
dffeas \inst14|bit14 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|bit14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|bit14 .is_wysiwyg = "true";
defparam \inst14|bit14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[14]~332 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[14]~332_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\ARegAddr[2]~input_o  & ((\inst14|bit14~q ))) # (!\ARegAddr[2]~input_o  & (\inst10|bit14~q ))))

	.dataa(\inst10|bit14~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst14|bit14~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[14]~332_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[14]~332 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[14]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[14]~336 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[14]~336_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[14]~335_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[14]~333_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[14]~334_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[14]~332_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[14]~335_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[14]~333_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[14]~334_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[14]~332_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[14]~336_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[14]~336 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[14]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N13
dffeas \inst3|bit14 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|bit14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|bit14 .is_wysiwyg = "true";
defparam \inst3|bit14 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y24_N25
dffeas \inst4|bit14 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|bit14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|bit14 .is_wysiwyg = "true";
defparam \inst4|bit14 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N19
dffeas \inst2|bit14 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|bit14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|bit14 .is_wysiwyg = "true";
defparam \inst2|bit14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[14]~330 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[14]~330_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o  & (\inst4|bit14~q )) # (!\ARegAddr[1]~input_o  & ((\inst2|bit14~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst4|bit14~q ),
	.datad(\inst2|bit14~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[14]~330_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[14]~330 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[14]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[14]~572 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[14]~572_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[14]~330_combout ) # ((\inst3|bit14~q  & (!\ARegAddr[0]~input_o  & \ARegAddr[1]~input_o )))

	.dataa(\inst3|bit14~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\ARegAddr[1]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[14]~330_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[14]~572_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[14]~572 .lut_mask = 16'hFF20;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[14]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N31
dffeas \inst8|bit14 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|bit14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|bit14 .is_wysiwyg = "true";
defparam \inst8|bit14 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y22_N23
dffeas \inst5|bit14 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|bit14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|bit14 .is_wysiwyg = "true";
defparam \inst5|bit14 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y22_N21
dffeas \inst6|bit14 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|bit14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|bit14 .is_wysiwyg = "true";
defparam \inst6|bit14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~102 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~102_combout  = (\ARegAddr[0]~input_o  & (((\inst6|bit14~q ) # (\ARegAddr[1]~input_o )))) # (!\ARegAddr[0]~input_o  & (\inst5|bit14~q  & ((!\ARegAddr[1]~input_o ))))

	.dataa(\inst5|bit14~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst6|bit14~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~102_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~102 .lut_mask = 16'hCCE2;
defparam \inst33|LPM_MUX_component|auto_generated|_~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N29
dffeas \inst7|bit14 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode88w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bit14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bit14 .is_wysiwyg = "true";
defparam \inst7|bit14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~103 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~103_combout  = (\inst33|LPM_MUX_component|auto_generated|_~102_combout  & ((\inst8|bit14~q ) # ((!\ARegAddr[1]~input_o )))) # (!\inst33|LPM_MUX_component|auto_generated|_~102_combout  & (((\inst7|bit14~q  & 
// \ARegAddr[1]~input_o ))))

	.dataa(\inst8|bit14~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~102_combout ),
	.datac(\inst7|bit14~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~103_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~103 .lut_mask = 16'hB8CC;
defparam \inst33|LPM_MUX_component|auto_generated|_~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[14]~331 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[14]~331_combout  = (!\ARegAddr[3]~input_o  & ((\ARegAddr[2]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~103_combout ))) # (!\ARegAddr[2]~input_o  & 
// (\inst33|LPM_MUX_component|auto_generated|result_node[14]~572_combout ))))

	.dataa(\ARegAddr[3]~input_o ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[14]~572_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~103_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[14]~331_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[14]~331 .lut_mask = 16'h5410;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[14]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[14]~337 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[14]~337_combout  = (!\ARegAddr[4]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|result_node[14]~331_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[14]~336_combout  & 
// \ARegAddr[3]~input_o ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[14]~336_combout ),
	.datab(\ARegAddr[4]~input_o ),
	.datac(\ARegAddr[3]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[14]~331_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[14]~337_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[14]~337 .lut_mask = 16'h3320;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[14]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N9
dffeas \inst32|bit14 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode381w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|bit14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|bit14 .is_wysiwyg = "true";
defparam \inst32|bit14 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N11
dffeas \inst31|bit14 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode371w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst31|bit14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst31|bit14 .is_wysiwyg = "true";
defparam \inst31|bit14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[14]~340 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[14]~340_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\ARegAddr[0]~input_o  & (\inst32|bit14~q )) # (!\ARegAddr[0]~input_o  & ((\inst31|bit14~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datac(\inst32|bit14~q ),
	.datad(\inst31|bit14~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[14]~340_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[14]~340 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[14]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N9
dffeas \inst30|bit14 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode361w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst30|bit14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst30|bit14 .is_wysiwyg = "true";
defparam \inst30|bit14 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N19
dffeas \inst29|bit14 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode351w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst29|bit14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst29|bit14 .is_wysiwyg = "true";
defparam \inst29|bit14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[14]~339 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[14]~339_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\ARegAddr[0]~input_o  & (\inst30|bit14~q )) # (!\ARegAddr[0]~input_o  & ((\inst29|bit14~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datac(\inst30|bit14~q ),
	.datad(\inst29|bit14~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[14]~339_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[14]~339 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[14]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N1
dffeas \inst26|bit14 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode321w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|bit14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|bit14 .is_wysiwyg = "true";
defparam \inst26|bit14 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N19
dffeas \inst25|bit14 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode310w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|bit14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|bit14 .is_wysiwyg = "true";
defparam \inst25|bit14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[14]~341 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[14]~341_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\ARegAddr[0]~input_o  & (\inst26|bit14~q )) # (!\ARegAddr[0]~input_o  & ((\inst25|bit14~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datac(\inst26|bit14~q ),
	.datad(\inst25|bit14~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[14]~341_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[14]~341 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[14]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N15
dffeas \inst27|bit14 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode331w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst27|bit14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst27|bit14 .is_wysiwyg = "true";
defparam \inst27|bit14 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N13
dffeas \inst28|bit14 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode341w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst28|bit14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst28|bit14 .is_wysiwyg = "true";
defparam \inst28|bit14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[14]~342 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[14]~342_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\ARegAddr[0]~input_o  & ((\inst28|bit14~q ))) # (!\ARegAddr[0]~input_o  & (\inst27|bit14~q ))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst27|bit14~q ),
	.datac(\inst28|bit14~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[14]~342_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[14]~342 .lut_mask = 16'hE400;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[14]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N30
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[14]~343 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[14]~343_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[14]~340_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[14]~339_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[14]~341_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[14]~342_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[14]~340_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[14]~339_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[14]~341_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[14]~342_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[14]~343_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[14]~343 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[14]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N15
dffeas \inst24|bit14 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|bit14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|bit14 .is_wysiwyg = "true";
defparam \inst24|bit14 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y22_N21
dffeas \inst23|bit14 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|bit14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|bit14 .is_wysiwyg = "true";
defparam \inst23|bit14 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N23
dffeas \inst21|bit14 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|bit14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|bit14 .is_wysiwyg = "true";
defparam \inst21|bit14 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N21
dffeas \inst35|bit14 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|bit14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|bit14 .is_wysiwyg = "true";
defparam \inst35|bit14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~106 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~106_combout  = (\ARegAddr[1]~input_o  & (((\ARegAddr[0]~input_o )))) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & ((\inst35|bit14~q ))) # (!\ARegAddr[0]~input_o  & (\inst21|bit14~q ))))

	.dataa(\inst21|bit14~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst35|bit14~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~106_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~106 .lut_mask = 16'hFC22;
defparam \inst33|LPM_MUX_component|auto_generated|_~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~107 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~107_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~106_combout  & (\inst24|bit14~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~106_combout  & ((\inst23|bit14~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~106_combout ))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\inst24|bit14~q ),
	.datac(\inst23|bit14~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~106_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~107_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~107 .lut_mask = 16'hDDA0;
defparam \inst33|LPM_MUX_component|auto_generated|_~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N19
dffeas \inst20|bit14 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|bit14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|bit14 .is_wysiwyg = "true";
defparam \inst20|bit14 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N17
dffeas \inst19|bit14 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|bit14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|bit14 .is_wysiwyg = "true";
defparam \inst19|bit14 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N31
dffeas \inst17|bit14 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|bit14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|bit14 .is_wysiwyg = "true";
defparam \inst17|bit14 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N29
dffeas \inst18|bit14 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|bit14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|bit14 .is_wysiwyg = "true";
defparam \inst18|bit14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~104 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~104_combout  = (\ARegAddr[0]~input_o  & (((\inst18|bit14~q ) # (\ARegAddr[1]~input_o )))) # (!\ARegAddr[0]~input_o  & (\inst17|bit14~q  & ((!\ARegAddr[1]~input_o ))))

	.dataa(\inst17|bit14~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst18|bit14~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~104_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~104 .lut_mask = 16'hCCE2;
defparam \inst33|LPM_MUX_component|auto_generated|_~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~105 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~105_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~104_combout  & (\inst20|bit14~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~104_combout  & ((\inst19|bit14~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~104_combout ))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\inst20|bit14~q ),
	.datac(\inst19|bit14~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~104_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~105_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~105 .lut_mask = 16'hDDA0;
defparam \inst33|LPM_MUX_component|auto_generated|_~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[14]~338 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[14]~338_combout  = (\inst33|LPM_MUX_component|auto_generated|_~107_combout  & ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|_~105_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout )))) # (!\inst33|LPM_MUX_component|auto_generated|_~107_combout  & (((\inst33|LPM_MUX_component|auto_generated|_~105_combout  & 
// \inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~107_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|_~105_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[14]~338_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[14]~338 .lut_mask = 16'hF888;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[14]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[14]~344 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[14]~344_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[14]~337_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[14]~338_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[14]~343_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[14]~337_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[14]~343_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[14]~338_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[14]~344_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[14]~344 .lut_mask = 16'hFFEC;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[14]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y19_N1
cycloneiv_io_ibuf \WRITE_VAL[13]~input (
	.i(WRITE_VAL[13]),
	.ibar(gnd),
	.o(\WRITE_VAL[13]~input_o ));
// synopsys translate_off
defparam \WRITE_VAL[13]~input .bus_hold = "false";
defparam \WRITE_VAL[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y26_N15
dffeas \inst17|bit13 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|bit13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|bit13 .is_wysiwyg = "true";
defparam \inst17|bit13 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N13
dffeas \inst18|bit13 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|bit13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|bit13 .is_wysiwyg = "true";
defparam \inst18|bit13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~110 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~110_combout  = (\ARegAddr[0]~input_o  & (((\inst18|bit13~q ) # (\ARegAddr[1]~input_o )))) # (!\ARegAddr[0]~input_o  & (\inst17|bit13~q  & ((!\ARegAddr[1]~input_o ))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst17|bit13~q ),
	.datac(\inst18|bit13~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~110_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~110 .lut_mask = 16'hAAE4;
defparam \inst33|LPM_MUX_component|auto_generated|_~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y19_N21
dffeas \inst19|bit13 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|bit13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|bit13 .is_wysiwyg = "true";
defparam \inst19|bit13 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N7
dffeas \inst20|bit13 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|bit13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|bit13 .is_wysiwyg = "true";
defparam \inst20|bit13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~111 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~111_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~110_combout  & ((\inst20|bit13~q ))) # (!\inst33|LPM_MUX_component|auto_generated|_~110_combout  & (\inst19|bit13~q )))) # 
// (!\ARegAddr[1]~input_o  & (\inst33|LPM_MUX_component|auto_generated|_~110_combout ))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~110_combout ),
	.datac(\inst19|bit13~q ),
	.datad(\inst20|bit13~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~111_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~111 .lut_mask = 16'hEC64;
defparam \inst33|LPM_MUX_component|auto_generated|_~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N27
dffeas \inst24|bit13 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|bit13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|bit13 .is_wysiwyg = "true";
defparam \inst24|bit13 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N27
dffeas \inst21|bit13 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|bit13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|bit13 .is_wysiwyg = "true";
defparam \inst21|bit13 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N17
dffeas \inst35|bit13 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|bit13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|bit13 .is_wysiwyg = "true";
defparam \inst35|bit13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~112 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~112_combout  = (\ARegAddr[1]~input_o  & (((\ARegAddr[0]~input_o )))) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & ((\inst35|bit13~q ))) # (!\ARegAddr[0]~input_o  & (\inst21|bit13~q ))))

	.dataa(\inst21|bit13~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst35|bit13~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~112_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~112 .lut_mask = 16'hFC22;
defparam \inst33|LPM_MUX_component|auto_generated|_~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N9
dffeas \inst23|bit13 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|bit13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|bit13 .is_wysiwyg = "true";
defparam \inst23|bit13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~113 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~113_combout  = (\inst33|LPM_MUX_component|auto_generated|_~112_combout  & ((\inst24|bit13~q ) # ((!\ARegAddr[1]~input_o )))) # (!\inst33|LPM_MUX_component|auto_generated|_~112_combout  & (((\inst23|bit13~q  & 
// \ARegAddr[1]~input_o ))))

	.dataa(\inst24|bit13~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~112_combout ),
	.datac(\inst23|bit13~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~113_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~113 .lut_mask = 16'hB8CC;
defparam \inst33|LPM_MUX_component|auto_generated|_~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N22
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[13]~353 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[13]~353_combout  = (\inst33|LPM_MUX_component|auto_generated|_~111_combout  & ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|_~113_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout )))) # (!\inst33|LPM_MUX_component|auto_generated|_~111_combout  & (\inst33|LPM_MUX_component|auto_generated|_~113_combout  & 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~111_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~113_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[13]~353_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[13]~353 .lut_mask = 16'hECA0;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[13]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N31
dffeas \inst11|bit13 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|bit13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|bit13 .is_wysiwyg = "true";
defparam \inst11|bit13 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N29
dffeas \inst15|bit13 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|bit13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|bit13 .is_wysiwyg = "true";
defparam \inst15|bit13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[13]~349 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[13]~349_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\ARegAddr[2]~input_o  & ((\inst15|bit13~q ))) # (!\ARegAddr[2]~input_o  & (\inst11|bit13~q ))))

	.dataa(\inst11|bit13~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst15|bit13~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[13]~349_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[13]~349 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[13]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N15
dffeas \inst9|bit13 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|bit13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|bit13 .is_wysiwyg = "true";
defparam \inst9|bit13 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y20_N29
dffeas \inst13|bit13 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|bit13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit13 .is_wysiwyg = "true";
defparam \inst13|bit13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[13]~348 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[13]~348_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\ARegAddr[2]~input_o  & ((\inst13|bit13~q ))) # (!\ARegAddr[2]~input_o  & (\inst9|bit13~q ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datab(\inst9|bit13~q ),
	.datac(\inst13|bit13~q ),
	.datad(\ARegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[13]~348_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[13]~348 .lut_mask = 16'hA088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[13]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N19
dffeas \inst10|bit13 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|bit13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|bit13 .is_wysiwyg = "true";
defparam \inst10|bit13 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N1
dffeas \inst14|bit13 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|bit13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|bit13 .is_wysiwyg = "true";
defparam \inst14|bit13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[13]~347 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[13]~347_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\ARegAddr[2]~input_o  & ((\inst14|bit13~q ))) # (!\ARegAddr[2]~input_o  & (\inst10|bit13~q ))))

	.dataa(\inst10|bit13~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst14|bit13~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[13]~347_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[13]~347 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[13]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N9
dffeas \inst16|bit13 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|bit13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|bit13 .is_wysiwyg = "true";
defparam \inst16|bit13 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y22_N11
dffeas \inst12|bit13 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|bit13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|bit13 .is_wysiwyg = "true";
defparam \inst12|bit13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[13]~350 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[13]~350_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\ARegAddr[2]~input_o  & (\inst16|bit13~q )) # (!\ARegAddr[2]~input_o  & ((\inst12|bit13~q )))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.datac(\inst16|bit13~q ),
	.datad(\inst12|bit13~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[13]~350_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[13]~350 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[13]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N26
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[13]~351 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[13]~351_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[13]~349_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[13]~348_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[13]~347_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[13]~350_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[13]~349_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[13]~348_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[13]~347_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[13]~350_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[13]~351_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[13]~351 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[13]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N31
dffeas \inst8|bit13 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|bit13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|bit13 .is_wysiwyg = "true";
defparam \inst8|bit13 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N13
dffeas \inst7|bit13 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode88w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bit13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bit13 .is_wysiwyg = "true";
defparam \inst7|bit13 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N15
dffeas \inst5|bit13 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|bit13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|bit13 .is_wysiwyg = "true";
defparam \inst5|bit13 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N29
dffeas \inst6|bit13 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|bit13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|bit13 .is_wysiwyg = "true";
defparam \inst6|bit13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~108 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~108_combout  = (\ARegAddr[1]~input_o  & (((\ARegAddr[0]~input_o )))) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & ((\inst6|bit13~q ))) # (!\ARegAddr[0]~input_o  & (\inst5|bit13~q ))))

	.dataa(\inst5|bit13~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst6|bit13~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~108_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~108 .lut_mask = 16'hFC22;
defparam \inst33|LPM_MUX_component|auto_generated|_~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~109 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~109_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~108_combout  & (\inst8|bit13~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~108_combout  & ((\inst7|bit13~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~108_combout ))))

	.dataa(\inst8|bit13~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst7|bit13~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~108_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~109_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~109 .lut_mask = 16'hBBC0;
defparam \inst33|LPM_MUX_component|auto_generated|_~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N9
dffeas \inst3|bit13 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|bit13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|bit13 .is_wysiwyg = "true";
defparam \inst3|bit13 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N13
dffeas \inst2|bit13 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|bit13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|bit13 .is_wysiwyg = "true";
defparam \inst2|bit13 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N3
dffeas \inst4|bit13 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|bit13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|bit13 .is_wysiwyg = "true";
defparam \inst4|bit13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N2
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[13]~345 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[13]~345_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o  & ((\inst4|bit13~q ))) # (!\ARegAddr[1]~input_o  & (\inst2|bit13~q ))))

	.dataa(\inst2|bit13~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst4|bit13~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[13]~345_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[13]~345 .lut_mask = 16'hC088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[13]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N14
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[13]~573 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[13]~573_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[13]~345_combout ) # ((!\ARegAddr[0]~input_o  & (\inst3|bit13~q  & \ARegAddr[1]~input_o )))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst3|bit13~q ),
	.datac(\ARegAddr[1]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[13]~345_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[13]~573_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[13]~573 .lut_mask = 16'hFF40;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[13]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[13]~346 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[13]~346_combout  = (!\ARegAddr[3]~input_o  & ((\ARegAddr[2]~input_o  & (\inst33|LPM_MUX_component|auto_generated|_~109_combout )) # (!\ARegAddr[2]~input_o  & 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[13]~573_combout )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~109_combout ),
	.datab(\ARegAddr[3]~input_o ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[13]~573_combout ),
	.datad(\ARegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[13]~346_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[13]~346 .lut_mask = 16'h2230;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[13]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[13]~352 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[13]~352_combout  = (!\ARegAddr[4]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|result_node[13]~346_combout ) # ((\ARegAddr[3]~input_o  & 
// \inst33|LPM_MUX_component|auto_generated|result_node[13]~351_combout ))))

	.dataa(\ARegAddr[4]~input_o ),
	.datab(\ARegAddr[3]~input_o ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[13]~351_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[13]~346_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[13]~352_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[13]~352 .lut_mask = 16'h5540;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[13]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N23
dffeas \inst25|bit13 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode310w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|bit13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|bit13 .is_wysiwyg = "true";
defparam \inst25|bit13 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N21
dffeas \inst26|bit13 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode321w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|bit13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|bit13 .is_wysiwyg = "true";
defparam \inst26|bit13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[13]~356 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[13]~356_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\ARegAddr[0]~input_o  & ((\inst26|bit13~q ))) # (!\ARegAddr[0]~input_o  & (\inst25|bit13~q ))))

	.dataa(\inst25|bit13~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst26|bit13~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[13]~356_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[13]~356 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[13]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N25
dffeas \inst28|bit13 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode341w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst28|bit13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst28|bit13 .is_wysiwyg = "true";
defparam \inst28|bit13 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N19
dffeas \inst27|bit13 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode331w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst27|bit13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst27|bit13 .is_wysiwyg = "true";
defparam \inst27|bit13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[13]~357 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[13]~357_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\ARegAddr[0]~input_o  & (\inst28|bit13~q )) # (!\ARegAddr[0]~input_o  & ((\inst27|bit13~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst28|bit13~q ),
	.datad(\inst27|bit13~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[13]~357_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[13]~357 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[13]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N27
dffeas \inst31|bit13 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode371w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst31|bit13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst31|bit13 .is_wysiwyg = "true";
defparam \inst31|bit13 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N1
dffeas \inst32|bit13 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode381w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|bit13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|bit13 .is_wysiwyg = "true";
defparam \inst32|bit13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[13]~355 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[13]~355_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\ARegAddr[0]~input_o  & ((\inst32|bit13~q ))) # (!\ARegAddr[0]~input_o  & (\inst31|bit13~q ))))

	.dataa(\inst31|bit13~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datac(\inst32|bit13~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[13]~355_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[13]~355 .lut_mask = 16'hC088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[13]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N31
dffeas \inst29|bit13 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode351w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst29|bit13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst29|bit13 .is_wysiwyg = "true";
defparam \inst29|bit13 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N5
dffeas \inst30|bit13 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode361w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst30|bit13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst30|bit13 .is_wysiwyg = "true";
defparam \inst30|bit13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[13]~354 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[13]~354_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\ARegAddr[0]~input_o  & ((\inst30|bit13~q ))) # (!\ARegAddr[0]~input_o  & (\inst29|bit13~q ))))

	.dataa(\inst29|bit13~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst30|bit13~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[13]~354_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[13]~354 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[13]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[13]~358 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[13]~358_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[13]~356_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[13]~357_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[13]~355_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[13]~354_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[13]~356_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[13]~357_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[13]~355_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[13]~354_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[13]~358_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[13]~358 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[13]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N18
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[13]~359 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[13]~359_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[13]~353_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[13]~352_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[13]~358_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[13]~353_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[13]~352_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[13]~358_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[13]~359_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[13]~359 .lut_mask = 16'hFEEE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[13]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y27_N8
cycloneiv_io_ibuf \WRITE_VAL[12]~input (
	.i(WRITE_VAL[12]),
	.ibar(gnd),
	.o(\WRITE_VAL[12]~input_o ));
// synopsys translate_off
defparam \WRITE_VAL[12]~input .bus_hold = "false";
defparam \WRITE_VAL[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y26_N11
dffeas \inst24|bit12 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|bit12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|bit12 .is_wysiwyg = "true";
defparam \inst24|bit12 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N31
dffeas \inst21|bit12 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|bit12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|bit12 .is_wysiwyg = "true";
defparam \inst21|bit12 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N13
dffeas \inst35|bit12 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|bit12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|bit12 .is_wysiwyg = "true";
defparam \inst35|bit12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~118 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~118_combout  = (\ARegAddr[1]~input_o  & (((\ARegAddr[0]~input_o )))) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & ((\inst35|bit12~q ))) # (!\ARegAddr[0]~input_o  & (\inst21|bit12~q ))))

	.dataa(\inst21|bit12~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst35|bit12~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~118_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~118 .lut_mask = 16'hFC22;
defparam \inst33|LPM_MUX_component|auto_generated|_~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N17
dffeas \inst23|bit12 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|bit12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|bit12 .is_wysiwyg = "true";
defparam \inst23|bit12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~119 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~119_combout  = (\inst33|LPM_MUX_component|auto_generated|_~118_combout  & ((\inst24|bit12~q ) # ((!\ARegAddr[1]~input_o )))) # (!\inst33|LPM_MUX_component|auto_generated|_~118_combout  & (((\inst23|bit12~q  & 
// \ARegAddr[1]~input_o ))))

	.dataa(\inst24|bit12~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~118_combout ),
	.datac(\inst23|bit12~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~119_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~119 .lut_mask = 16'hB8CC;
defparam \inst33|LPM_MUX_component|auto_generated|_~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N27
dffeas \inst20|bit12 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|bit12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|bit12 .is_wysiwyg = "true";
defparam \inst20|bit12 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N25
dffeas \inst19|bit12 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|bit12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|bit12 .is_wysiwyg = "true";
defparam \inst19|bit12 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N31
dffeas \inst17|bit12 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|bit12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|bit12 .is_wysiwyg = "true";
defparam \inst17|bit12 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N21
dffeas \inst18|bit12 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|bit12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|bit12 .is_wysiwyg = "true";
defparam \inst18|bit12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~116 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~116_combout  = (\ARegAddr[1]~input_o  & (((\ARegAddr[0]~input_o )))) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & ((\inst18|bit12~q ))) # (!\ARegAddr[0]~input_o  & (\inst17|bit12~q ))))

	.dataa(\inst17|bit12~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst18|bit12~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~116_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~116 .lut_mask = 16'hFC22;
defparam \inst33|LPM_MUX_component|auto_generated|_~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~117 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~117_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~116_combout  & (\inst20|bit12~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~116_combout  & ((\inst19|bit12~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~116_combout ))))

	.dataa(\inst20|bit12~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst19|bit12~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~116_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~117_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~117 .lut_mask = 16'hBBC0;
defparam \inst33|LPM_MUX_component|auto_generated|_~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N26
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[12]~368 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[12]~368_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & ((\inst33|LPM_MUX_component|auto_generated|_~119_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst33|LPM_MUX_component|auto_generated|_~117_combout )))) # (!\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & 
// (((\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst33|LPM_MUX_component|auto_generated|_~117_combout ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~119_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~117_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[12]~368_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[12]~368 .lut_mask = 16'hF888;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[12]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N23
dffeas \inst27|bit12 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode331w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst27|bit12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst27|bit12 .is_wysiwyg = "true";
defparam \inst27|bit12 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N13
dffeas \inst28|bit12 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode341w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst28|bit12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst28|bit12 .is_wysiwyg = "true";
defparam \inst28|bit12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[12]~372 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[12]~372_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\ARegAddr[0]~input_o  & ((\inst28|bit12~q ))) # (!\ARegAddr[0]~input_o  & (\inst27|bit12~q ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datab(\inst27|bit12~q ),
	.datac(\inst28|bit12~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[12]~372_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[12]~372 .lut_mask = 16'hA088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[12]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N19
dffeas \inst25|bit12 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode310w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|bit12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|bit12 .is_wysiwyg = "true";
defparam \inst25|bit12 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N1
dffeas \inst26|bit12 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode321w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|bit12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|bit12 .is_wysiwyg = "true";
defparam \inst26|bit12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[12]~371 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[12]~371_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\ARegAddr[0]~input_o  & ((\inst26|bit12~q ))) # (!\ARegAddr[0]~input_o  & (\inst25|bit12~q ))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst25|bit12~q ),
	.datac(\inst26|bit12~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[12]~371_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[12]~371 .lut_mask = 16'hE400;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[12]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N1
dffeas \inst32|bit12 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode381w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|bit12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|bit12 .is_wysiwyg = "true";
defparam \inst32|bit12 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N11
dffeas \inst31|bit12 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode371w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst31|bit12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst31|bit12 .is_wysiwyg = "true";
defparam \inst31|bit12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[12]~370 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[12]~370_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\ARegAddr[0]~input_o  & (\inst32|bit12~q )) # (!\ARegAddr[0]~input_o  & ((\inst31|bit12~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst32|bit12~q ),
	.datad(\inst31|bit12~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[12]~370_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[12]~370 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[12]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N7
dffeas \inst30|bit12 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode361w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst30|bit12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst30|bit12 .is_wysiwyg = "true";
defparam \inst30|bit12 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y24_N17
dffeas \inst29|bit12 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode351w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst29|bit12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst29|bit12 .is_wysiwyg = "true";
defparam \inst29|bit12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N6
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[12]~369 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[12]~369_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\ARegAddr[0]~input_o  & (\inst30|bit12~q )) # (!\ARegAddr[0]~input_o  & ((\inst29|bit12~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst30|bit12~q ),
	.datad(\inst29|bit12~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[12]~369_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[12]~369 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[12]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[12]~373 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[12]~373_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[12]~372_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[12]~371_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[12]~370_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[12]~369_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[12]~372_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[12]~371_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[12]~370_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[12]~369_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[12]~373_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[12]~373 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[12]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N3
dffeas \inst4|bit12 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|bit12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|bit12 .is_wysiwyg = "true";
defparam \inst4|bit12 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N3
dffeas \inst2|bit12 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|bit12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|bit12 .is_wysiwyg = "true";
defparam \inst2|bit12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N2
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[12]~360 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[12]~360_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o  & (\inst4|bit12~q )) # (!\ARegAddr[1]~input_o  & ((\inst2|bit12~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst4|bit12~q ),
	.datad(\inst2|bit12~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[12]~360_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[12]~360 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[12]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y24_N13
dffeas \inst3|bit12 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|bit12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|bit12 .is_wysiwyg = "true";
defparam \inst3|bit12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N14
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[12]~574 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[12]~574_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[12]~360_combout ) # ((\ARegAddr[1]~input_o  & (!\ARegAddr[0]~input_o  & \inst3|bit12~q )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[12]~360_combout ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\ARegAddr[0]~input_o ),
	.datad(\inst3|bit12~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[12]~574_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[12]~574 .lut_mask = 16'hAEAA;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[12]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N11
dffeas \inst8|bit12 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|bit12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|bit12 .is_wysiwyg = "true";
defparam \inst8|bit12 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y21_N17
dffeas \inst7|bit12 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode88w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bit12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bit12 .is_wysiwyg = "true";
defparam \inst7|bit12 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y22_N1
dffeas \inst6|bit12 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|bit12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|bit12 .is_wysiwyg = "true";
defparam \inst6|bit12 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y22_N11
dffeas \inst5|bit12 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|bit12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|bit12 .is_wysiwyg = "true";
defparam \inst5|bit12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~114 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~114_combout  = (\ARegAddr[1]~input_o  & (\ARegAddr[0]~input_o )) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & (\inst6|bit12~q )) # (!\ARegAddr[0]~input_o  & ((\inst5|bit12~q )))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst6|bit12~q ),
	.datad(\inst5|bit12~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~114_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~114 .lut_mask = 16'hD9C8;
defparam \inst33|LPM_MUX_component|auto_generated|_~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~115 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~115_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~114_combout  & (\inst8|bit12~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~114_combout  & ((\inst7|bit12~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~114_combout ))))

	.dataa(\inst8|bit12~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst7|bit12~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~114_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~115_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~115 .lut_mask = 16'hBBC0;
defparam \inst33|LPM_MUX_component|auto_generated|_~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[12]~361 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[12]~361_combout  = (!\ARegAddr[3]~input_o  & ((\ARegAddr[2]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~115_combout ))) # (!\ARegAddr[2]~input_o  & 
// (\inst33|LPM_MUX_component|auto_generated|result_node[12]~574_combout ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[12]~574_combout ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\ARegAddr[3]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~115_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[12]~361_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[12]~361 .lut_mask = 16'h0E02;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[12]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N19
dffeas \inst10|bit12 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|bit12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|bit12 .is_wysiwyg = "true";
defparam \inst10|bit12 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N1
dffeas \inst14|bit12 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|bit12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|bit12 .is_wysiwyg = "true";
defparam \inst14|bit12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[12]~362 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[12]~362_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\ARegAddr[2]~input_o  & ((\inst14|bit12~q ))) # (!\ARegAddr[2]~input_o  & (\inst10|bit12~q ))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst10|bit12~q ),
	.datac(\inst14|bit12~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[12]~362_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[12]~362 .lut_mask = 16'hE400;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[12]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N27
dffeas \inst9|bit12 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|bit12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|bit12 .is_wysiwyg = "true";
defparam \inst9|bit12 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N17
dffeas \inst13|bit12 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|bit12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit12 .is_wysiwyg = "true";
defparam \inst13|bit12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[12]~363 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[12]~363_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\ARegAddr[2]~input_o  & ((\inst13|bit12~q ))) # (!\ARegAddr[2]~input_o  & (\inst9|bit12~q ))))

	.dataa(\inst9|bit12~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst13|bit12~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[12]~363_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[12]~363 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[12]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N3
dffeas \inst11|bit12 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|bit12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|bit12 .is_wysiwyg = "true";
defparam \inst11|bit12 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N9
dffeas \inst15|bit12 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|bit12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|bit12 .is_wysiwyg = "true";
defparam \inst15|bit12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[12]~364 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[12]~364_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\ARegAddr[2]~input_o  & ((\inst15|bit12~q ))) # (!\ARegAddr[2]~input_o  & (\inst11|bit12~q ))))

	.dataa(\inst11|bit12~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst15|bit12~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[12]~364_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[12]~364 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[12]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N7
dffeas \inst12|bit12 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|bit12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|bit12 .is_wysiwyg = "true";
defparam \inst12|bit12 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N21
dffeas \inst16|bit12 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|bit12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|bit12 .is_wysiwyg = "true";
defparam \inst16|bit12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[12]~365 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[12]~365_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\ARegAddr[2]~input_o  & ((\inst16|bit12~q ))) # (!\ARegAddr[2]~input_o  & (\inst12|bit12~q ))))

	.dataa(\inst12|bit12~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst16|bit12~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[12]~365_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[12]~365 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[12]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N6
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[12]~366 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[12]~366_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[12]~362_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[12]~363_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[12]~364_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[12]~365_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[12]~362_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[12]~363_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[12]~364_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[12]~365_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[12]~366_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[12]~366 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[12]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[12]~367 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[12]~367_combout  = (!\ARegAddr[4]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|result_node[12]~361_combout ) # ((\ARegAddr[3]~input_o  & 
// \inst33|LPM_MUX_component|auto_generated|result_node[12]~366_combout ))))

	.dataa(\ARegAddr[4]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[12]~361_combout ),
	.datac(\ARegAddr[3]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[12]~366_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[12]~367_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[12]~367 .lut_mask = 16'h5444;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[12]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N30
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[12]~374 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[12]~374_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[12]~368_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[12]~367_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[12]~373_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[12]~368_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[12]~373_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[12]~367_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[12]~374_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[12]~374 .lut_mask = 16'hFFEA;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[12]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y41_N1
cycloneiv_io_ibuf \WRITE_VAL[11]~input (
	.i(WRITE_VAL[11]),
	.ibar(gnd),
	.o(\WRITE_VAL[11]~input_o ));
// synopsys translate_off
defparam \WRITE_VAL[11]~input .bus_hold = "false";
defparam \WRITE_VAL[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y26_N23
dffeas \inst24|bit11 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|bit11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|bit11 .is_wysiwyg = "true";
defparam \inst24|bit11 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N1
dffeas \inst35|bit11 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|bit11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|bit11 .is_wysiwyg = "true";
defparam \inst35|bit11 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N3
dffeas \inst21|bit11 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|bit11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|bit11 .is_wysiwyg = "true";
defparam \inst21|bit11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~124 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~124_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o ) # ((\inst35|bit11~q )))) # (!\ARegAddr[0]~input_o  & (!\ARegAddr[1]~input_o  & ((\inst21|bit11~q ))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst35|bit11~q ),
	.datad(\inst21|bit11~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~124_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~124 .lut_mask = 16'hB9A8;
defparam \inst33|LPM_MUX_component|auto_generated|_~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N21
dffeas \inst23|bit11 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|bit11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|bit11 .is_wysiwyg = "true";
defparam \inst23|bit11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~125 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~125_combout  = (\inst33|LPM_MUX_component|auto_generated|_~124_combout  & ((\inst24|bit11~q ) # ((!\ARegAddr[1]~input_o )))) # (!\inst33|LPM_MUX_component|auto_generated|_~124_combout  & (((\inst23|bit11~q  & 
// \ARegAddr[1]~input_o ))))

	.dataa(\inst24|bit11~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~124_combout ),
	.datac(\inst23|bit11~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~125_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~125 .lut_mask = 16'hB8CC;
defparam \inst33|LPM_MUX_component|auto_generated|_~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N27
dffeas \inst17|bit11 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|bit11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|bit11 .is_wysiwyg = "true";
defparam \inst17|bit11 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N9
dffeas \inst18|bit11 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|bit11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|bit11 .is_wysiwyg = "true";
defparam \inst18|bit11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~122 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~122_combout  = (\ARegAddr[1]~input_o  & (((\ARegAddr[0]~input_o )))) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & ((\inst18|bit11~q ))) # (!\ARegAddr[0]~input_o  & (\inst17|bit11~q ))))

	.dataa(\inst17|bit11~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst18|bit11~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~122_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~122 .lut_mask = 16'hFC22;
defparam \inst33|LPM_MUX_component|auto_generated|_~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N3
dffeas \inst19|bit11 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|bit11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|bit11 .is_wysiwyg = "true";
defparam \inst19|bit11 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y26_N21
dffeas \inst20|bit11 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|bit11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|bit11 .is_wysiwyg = "true";
defparam \inst20|bit11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N2
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~123 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~123_combout  = (\inst33|LPM_MUX_component|auto_generated|_~122_combout  & (((\inst20|bit11~q )) # (!\ARegAddr[1]~input_o ))) # (!\inst33|LPM_MUX_component|auto_generated|_~122_combout  & (\ARegAddr[1]~input_o  & 
// (\inst19|bit11~q )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~122_combout ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst19|bit11~q ),
	.datad(\inst20|bit11~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~123_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~123 .lut_mask = 16'hEA62;
defparam \inst33|LPM_MUX_component|auto_generated|_~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[11]~383 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[11]~383_combout  = (\inst33|LPM_MUX_component|auto_generated|_~125_combout  & ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst33|LPM_MUX_component|auto_generated|_~123_combout )))) # (!\inst33|LPM_MUX_component|auto_generated|_~125_combout  & 
// (\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & ((\inst33|LPM_MUX_component|auto_generated|_~123_combout ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~125_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~123_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[11]~383_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[11]~383 .lut_mask = 16'hECA0;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[11]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N27
dffeas \inst27|bit11 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode331w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst27|bit11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst27|bit11 .is_wysiwyg = "true";
defparam \inst27|bit11 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N9
dffeas \inst28|bit11 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode341w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst28|bit11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst28|bit11 .is_wysiwyg = "true";
defparam \inst28|bit11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[11]~387 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[11]~387_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\ARegAddr[0]~input_o  & ((\inst28|bit11~q ))) # (!\ARegAddr[0]~input_o  & (\inst27|bit11~q ))))

	.dataa(\inst27|bit11~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst28|bit11~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[11]~387_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[11]~387 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[11]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N31
dffeas \inst25|bit11 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode310w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|bit11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|bit11 .is_wysiwyg = "true";
defparam \inst25|bit11 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N13
dffeas \inst26|bit11 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode321w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|bit11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|bit11 .is_wysiwyg = "true";
defparam \inst26|bit11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[11]~386 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[11]~386_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\ARegAddr[0]~input_o  & ((\inst26|bit11~q ))) # (!\ARegAddr[0]~input_o  & (\inst25|bit11~q ))))

	.dataa(\inst25|bit11~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst26|bit11~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[11]~386_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[11]~386 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[11]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N11
dffeas \inst29|bit11 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode351w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst29|bit11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst29|bit11 .is_wysiwyg = "true";
defparam \inst29|bit11 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N9
dffeas \inst30|bit11 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode361w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst30|bit11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst30|bit11 .is_wysiwyg = "true";
defparam \inst30|bit11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[11]~384 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[11]~384_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\ARegAddr[0]~input_o  & ((\inst30|bit11~q ))) # (!\ARegAddr[0]~input_o  & (\inst29|bit11~q ))))

	.dataa(\inst29|bit11~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst30|bit11~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[11]~384_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[11]~384 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[11]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N15
dffeas \inst32|bit11 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode381w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|bit11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|bit11 .is_wysiwyg = "true";
defparam \inst32|bit11 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N25
dffeas \inst31|bit11 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode371w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst31|bit11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst31|bit11 .is_wysiwyg = "true";
defparam \inst31|bit11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N14
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[11]~385 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[11]~385_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\ARegAddr[0]~input_o  & (\inst32|bit11~q )) # (!\ARegAddr[0]~input_o  & ((\inst31|bit11~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datac(\inst32|bit11~q ),
	.datad(\inst31|bit11~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[11]~385_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[11]~385 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[11]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N2
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[11]~388 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[11]~388_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[11]~387_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[11]~386_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[11]~384_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[11]~385_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[11]~387_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[11]~386_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[11]~384_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[11]~385_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[11]~388_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[11]~388 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[11]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N15
dffeas \inst10|bit11 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|bit11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|bit11 .is_wysiwyg = "true";
defparam \inst10|bit11 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N29
dffeas \inst14|bit11 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|bit11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|bit11 .is_wysiwyg = "true";
defparam \inst14|bit11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[11]~377 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[11]~377_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\ARegAddr[2]~input_o  & ((\inst14|bit11~q ))) # (!\ARegAddr[2]~input_o  & (\inst10|bit11~q ))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst10|bit11~q ),
	.datac(\inst14|bit11~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[11]~377_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[11]~377 .lut_mask = 16'hE400;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[11]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N27
dffeas \inst12|bit11 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|bit11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|bit11 .is_wysiwyg = "true";
defparam \inst12|bit11 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N9
dffeas \inst16|bit11 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|bit11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|bit11 .is_wysiwyg = "true";
defparam \inst16|bit11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[11]~380 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[11]~380_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\ARegAddr[2]~input_o  & ((\inst16|bit11~q ))) # (!\ARegAddr[2]~input_o  & (\inst12|bit11~q ))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst12|bit11~q ),
	.datac(\inst16|bit11~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[11]~380_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[11]~380 .lut_mask = 16'hE400;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[11]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N5
dffeas \inst13|bit11 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|bit11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit11 .is_wysiwyg = "true";
defparam \inst13|bit11 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N23
dffeas \inst9|bit11 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|bit11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|bit11 .is_wysiwyg = "true";
defparam \inst9|bit11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[11]~378 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[11]~378_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\ARegAddr[2]~input_o  & (\inst13|bit11~q )) # (!\ARegAddr[2]~input_o  & ((\inst9|bit11~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst13|bit11~q ),
	.datad(\inst9|bit11~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[11]~378_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[11]~378 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[11]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N25
dffeas \inst15|bit11 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|bit11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|bit11 .is_wysiwyg = "true";
defparam \inst15|bit11 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N19
dffeas \inst11|bit11 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|bit11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|bit11 .is_wysiwyg = "true";
defparam \inst11|bit11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[11]~379 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[11]~379_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\ARegAddr[2]~input_o  & (\inst15|bit11~q )) # (!\ARegAddr[2]~input_o  & ((\inst11|bit11~q )))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.datac(\inst15|bit11~q ),
	.datad(\inst11|bit11~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[11]~379_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[11]~379 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[11]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N6
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[11]~381 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[11]~381_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[11]~377_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[11]~380_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[11]~378_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[11]~379_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[11]~377_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[11]~380_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[11]~378_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[11]~379_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[11]~381_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[11]~381 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[11]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N23
dffeas \inst8|bit11 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|bit11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|bit11 .is_wysiwyg = "true";
defparam \inst8|bit11 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y21_N21
dffeas \inst7|bit11 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode88w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bit11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bit11 .is_wysiwyg = "true";
defparam \inst7|bit11 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y22_N31
dffeas \inst5|bit11 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|bit11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|bit11 .is_wysiwyg = "true";
defparam \inst5|bit11 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y22_N13
dffeas \inst6|bit11 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|bit11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|bit11 .is_wysiwyg = "true";
defparam \inst6|bit11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~120 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~120_combout  = (\ARegAddr[0]~input_o  & (((\inst6|bit11~q ) # (\ARegAddr[1]~input_o )))) # (!\ARegAddr[0]~input_o  & (\inst5|bit11~q  & ((!\ARegAddr[1]~input_o ))))

	.dataa(\inst5|bit11~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst6|bit11~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~120_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~120 .lut_mask = 16'hCCE2;
defparam \inst33|LPM_MUX_component|auto_generated|_~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~121 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~121_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~120_combout  & (\inst8|bit11~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~120_combout  & ((\inst7|bit11~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~120_combout ))))

	.dataa(\inst8|bit11~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst7|bit11~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~120_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~121_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~121 .lut_mask = 16'hBBC0;
defparam \inst33|LPM_MUX_component|auto_generated|_~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N19
dffeas \inst3|bit11 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|bit11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|bit11 .is_wysiwyg = "true";
defparam \inst3|bit11 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y23_N13
dffeas \inst4|bit11 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|bit11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|bit11 .is_wysiwyg = "true";
defparam \inst4|bit11 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N17
dffeas \inst2|bit11 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|bit11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|bit11 .is_wysiwyg = "true";
defparam \inst2|bit11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[11]~375 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[11]~375_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o  & (\inst4|bit11~q )) # (!\ARegAddr[1]~input_o  & ((\inst2|bit11~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst4|bit11~q ),
	.datad(\inst2|bit11~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[11]~375_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[11]~375 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[11]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[11]~575 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[11]~575_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[11]~375_combout ) # ((!\ARegAddr[0]~input_o  & (\inst3|bit11~q  & \ARegAddr[1]~input_o )))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst3|bit11~q ),
	.datac(\ARegAddr[1]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[11]~375_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[11]~575_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[11]~575 .lut_mask = 16'hFF40;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[11]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[11]~376 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[11]~376_combout  = (!\ARegAddr[3]~input_o  & ((\ARegAddr[2]~input_o  & (\inst33|LPM_MUX_component|auto_generated|_~121_combout )) # (!\ARegAddr[2]~input_o  & 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[11]~575_combout )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~121_combout ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[11]~575_combout ),
	.datad(\ARegAddr[3]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[11]~376_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[11]~376 .lut_mask = 16'h00B8;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[11]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[11]~382 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[11]~382_combout  = (!\ARegAddr[4]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|result_node[11]~376_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[11]~381_combout  & 
// \ARegAddr[3]~input_o ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[11]~381_combout ),
	.datab(\ARegAddr[3]~input_o ),
	.datac(\ARegAddr[4]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[11]~376_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[11]~382_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[11]~382 .lut_mask = 16'h0F08;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[11]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[11]~389 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[11]~389_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[11]~383_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[11]~382_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[11]~388_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[11]~383_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[11]~388_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[11]~382_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[11]~389_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[11]~389 .lut_mask = 16'hFFEA;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[11]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y28_N8
cycloneiv_io_ibuf \WRITE_VAL[10]~input (
	.i(WRITE_VAL[10]),
	.ibar(gnd),
	.o(\WRITE_VAL[10]~input_o ));
// synopsys translate_off
defparam \WRITE_VAL[10]~input .bus_hold = "false";
defparam \WRITE_VAL[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y23_N31
dffeas \inst12|bit10 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|bit10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|bit10 .is_wysiwyg = "true";
defparam \inst12|bit10 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N5
dffeas \inst16|bit10 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|bit10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|bit10 .is_wysiwyg = "true";
defparam \inst16|bit10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[10]~395 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[10]~395_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\ARegAddr[2]~input_o  & ((\inst16|bit10~q ))) # (!\ARegAddr[2]~input_o  & (\inst12|bit10~q ))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst12|bit10~q ),
	.datac(\inst16|bit10~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[10]~395_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[10]~395 .lut_mask = 16'hE400;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[10]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N25
dffeas \inst13|bit10 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|bit10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit10 .is_wysiwyg = "true";
defparam \inst13|bit10 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N19
dffeas \inst9|bit10 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|bit10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|bit10 .is_wysiwyg = "true";
defparam \inst9|bit10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[10]~393 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[10]~393_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\ARegAddr[2]~input_o  & (\inst13|bit10~q )) # (!\ARegAddr[2]~input_o  & ((\inst9|bit10~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst13|bit10~q ),
	.datad(\inst9|bit10~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[10]~393_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[10]~393 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[10]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N11
dffeas \inst11|bit10 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|bit10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|bit10 .is_wysiwyg = "true";
defparam \inst11|bit10 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N1
dffeas \inst15|bit10 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|bit10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|bit10 .is_wysiwyg = "true";
defparam \inst15|bit10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[10]~394 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[10]~394_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\ARegAddr[2]~input_o  & ((\inst15|bit10~q ))) # (!\ARegAddr[2]~input_o  & (\inst11|bit10~q ))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst11|bit10~q ),
	.datac(\inst15|bit10~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[10]~394_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[10]~394 .lut_mask = 16'hE400;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[10]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N3
dffeas \inst10|bit10 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|bit10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|bit10 .is_wysiwyg = "true";
defparam \inst10|bit10 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N25
dffeas \inst14|bit10 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|bit10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|bit10 .is_wysiwyg = "true";
defparam \inst14|bit10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[10]~392 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[10]~392_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\ARegAddr[2]~input_o  & ((\inst14|bit10~q ))) # (!\ARegAddr[2]~input_o  & (\inst10|bit10~q ))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst10|bit10~q ),
	.datac(\inst14|bit10~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[10]~392_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[10]~392 .lut_mask = 16'hE400;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[10]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[10]~396 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[10]~396_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[10]~395_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[10]~393_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[10]~394_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[10]~392_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[10]~395_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[10]~393_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[10]~394_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[10]~392_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[10]~396_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[10]~396 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[10]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N27
dffeas \inst8|bit10 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|bit10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|bit10 .is_wysiwyg = "true";
defparam \inst8|bit10 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y21_N9
dffeas \inst7|bit10 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode88w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bit10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bit10 .is_wysiwyg = "true";
defparam \inst7|bit10 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y22_N27
dffeas \inst5|bit10 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|bit10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|bit10 .is_wysiwyg = "true";
defparam \inst5|bit10 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y22_N9
dffeas \inst6|bit10 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|bit10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|bit10 .is_wysiwyg = "true";
defparam \inst6|bit10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~126 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~126_combout  = (\ARegAddr[0]~input_o  & (((\inst6|bit10~q ) # (\ARegAddr[1]~input_o )))) # (!\ARegAddr[0]~input_o  & (\inst5|bit10~q  & ((!\ARegAddr[1]~input_o ))))

	.dataa(\inst5|bit10~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst6|bit10~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~126_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~126 .lut_mask = 16'hCCE2;
defparam \inst33|LPM_MUX_component|auto_generated|_~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~127 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~127_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~126_combout  & (\inst8|bit10~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~126_combout  & ((\inst7|bit10~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~126_combout ))))

	.dataa(\inst8|bit10~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst7|bit10~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~126_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~127_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~127 .lut_mask = 16'hBBC0;
defparam \inst33|LPM_MUX_component|auto_generated|_~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N29
dffeas \inst4|bit10 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|bit10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|bit10 .is_wysiwyg = "true";
defparam \inst4|bit10 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N19
dffeas \inst2|bit10 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|bit10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|bit10 .is_wysiwyg = "true";
defparam \inst2|bit10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[10]~390 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[10]~390_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o  & (\inst4|bit10~q )) # (!\ARegAddr[1]~input_o  & ((\inst2|bit10~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst4|bit10~q ),
	.datad(\inst2|bit10~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[10]~390_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[10]~390 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[10]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N29
dffeas \inst3|bit10 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|bit10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|bit10 .is_wysiwyg = "true";
defparam \inst3|bit10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N14
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[10]~576 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[10]~576_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[10]~390_combout ) # ((\ARegAddr[1]~input_o  & (!\ARegAddr[0]~input_o  & \inst3|bit10~q )))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[10]~390_combout ),
	.datac(\ARegAddr[0]~input_o ),
	.datad(\inst3|bit10~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[10]~576_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[10]~576 .lut_mask = 16'hCECC;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[10]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N6
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[10]~391 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[10]~391_combout  = (!\ARegAddr[3]~input_o  & ((\ARegAddr[2]~input_o  & (\inst33|LPM_MUX_component|auto_generated|_~127_combout )) # (!\ARegAddr[2]~input_o  & 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[10]~576_combout )))))

	.dataa(\ARegAddr[3]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~127_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[10]~576_combout ),
	.datad(\ARegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[10]~391_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[10]~391 .lut_mask = 16'h4450;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[10]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N26
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[10]~397 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[10]~397_combout  = (!\ARegAddr[4]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|result_node[10]~391_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[10]~396_combout  & 
// \ARegAddr[3]~input_o ))))

	.dataa(\ARegAddr[4]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[10]~396_combout ),
	.datac(\ARegAddr[3]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[10]~391_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[10]~397_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[10]~397 .lut_mask = 16'h5540;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[10]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N5
dffeas \inst28|bit10 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode341w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst28|bit10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst28|bit10 .is_wysiwyg = "true";
defparam \inst28|bit10 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N31
dffeas \inst27|bit10 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode331w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst27|bit10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst27|bit10 .is_wysiwyg = "true";
defparam \inst27|bit10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[10]~402 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[10]~402_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\ARegAddr[0]~input_o  & (\inst28|bit10~q )) # (!\ARegAddr[0]~input_o  & ((\inst27|bit10~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst28|bit10~q ),
	.datad(\inst27|bit10~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[10]~402_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[10]~402 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[10]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N23
dffeas \inst32|bit10 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode381w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|bit10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|bit10 .is_wysiwyg = "true";
defparam \inst32|bit10 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N9
dffeas \inst31|bit10 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode371w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst31|bit10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst31|bit10 .is_wysiwyg = "true";
defparam \inst31|bit10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N22
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[10]~400 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[10]~400_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\ARegAddr[0]~input_o  & (\inst32|bit10~q )) # (!\ARegAddr[0]~input_o  & ((\inst31|bit10~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datac(\inst32|bit10~q ),
	.datad(\inst31|bit10~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[10]~400_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[10]~400 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[10]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N27
dffeas \inst25|bit10 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode310w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|bit10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|bit10 .is_wysiwyg = "true";
defparam \inst25|bit10 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N17
dffeas \inst26|bit10 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode321w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|bit10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|bit10 .is_wysiwyg = "true";
defparam \inst26|bit10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[10]~401 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[10]~401_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\ARegAddr[0]~input_o  & ((\inst26|bit10~q ))) # (!\ARegAddr[0]~input_o  & (\inst25|bit10~q ))))

	.dataa(\inst25|bit10~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst26|bit10~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[10]~401_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[10]~401 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[10]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N23
dffeas \inst29|bit10 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode351w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst29|bit10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst29|bit10 .is_wysiwyg = "true";
defparam \inst29|bit10 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N29
dffeas \inst30|bit10 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode361w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst30|bit10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst30|bit10 .is_wysiwyg = "true";
defparam \inst30|bit10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[10]~399 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[10]~399_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\ARegAddr[0]~input_o  & ((\inst30|bit10~q ))) # (!\ARegAddr[0]~input_o  & (\inst29|bit10~q ))))

	.dataa(\inst29|bit10~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst30|bit10~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[10]~399_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[10]~399 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[10]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[10]~403 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[10]~403_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[10]~402_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[10]~400_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[10]~401_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[10]~399_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[10]~402_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[10]~400_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[10]~401_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[10]~399_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[10]~403_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[10]~403 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[10]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y26_N15
dffeas \inst21|bit10 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|bit10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|bit10 .is_wysiwyg = "true";
defparam \inst21|bit10 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y26_N29
dffeas \inst35|bit10 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|bit10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|bit10 .is_wysiwyg = "true";
defparam \inst35|bit10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~130 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~130_combout  = (\ARegAddr[1]~input_o  & (((\ARegAddr[0]~input_o )))) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & ((\inst35|bit10~q ))) # (!\ARegAddr[0]~input_o  & (\inst21|bit10~q ))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\inst21|bit10~q ),
	.datac(\inst35|bit10~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~130_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~130 .lut_mask = 16'hFA44;
defparam \inst33|LPM_MUX_component|auto_generated|_~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N25
dffeas \inst23|bit10 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|bit10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|bit10 .is_wysiwyg = "true";
defparam \inst23|bit10 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N19
dffeas \inst24|bit10 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|bit10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|bit10 .is_wysiwyg = "true";
defparam \inst24|bit10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~131 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~131_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~130_combout  & ((\inst24|bit10~q ))) # (!\inst33|LPM_MUX_component|auto_generated|_~130_combout  & (\inst23|bit10~q )))) # 
// (!\ARegAddr[1]~input_o  & (\inst33|LPM_MUX_component|auto_generated|_~130_combout ))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~130_combout ),
	.datac(\inst23|bit10~q ),
	.datad(\inst24|bit10~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~131_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~131 .lut_mask = 16'hEC64;
defparam \inst33|LPM_MUX_component|auto_generated|_~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N23
dffeas \inst17|bit10 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|bit10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|bit10 .is_wysiwyg = "true";
defparam \inst17|bit10 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N29
dffeas \inst18|bit10 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|bit10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|bit10 .is_wysiwyg = "true";
defparam \inst18|bit10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~128 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~128_combout  = (\ARegAddr[1]~input_o  & (((\ARegAddr[0]~input_o )))) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & ((\inst18|bit10~q ))) # (!\ARegAddr[0]~input_o  & (\inst17|bit10~q ))))

	.dataa(\inst17|bit10~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst18|bit10~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~128_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~128 .lut_mask = 16'hFC22;
defparam \inst33|LPM_MUX_component|auto_generated|_~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N31
dffeas \inst19|bit10 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|bit10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|bit10 .is_wysiwyg = "true";
defparam \inst19|bit10 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y26_N9
dffeas \inst20|bit10 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|bit10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|bit10 .is_wysiwyg = "true";
defparam \inst20|bit10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N30
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~129 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~129_combout  = (\inst33|LPM_MUX_component|auto_generated|_~128_combout  & (((\inst20|bit10~q )) # (!\ARegAddr[1]~input_o ))) # (!\inst33|LPM_MUX_component|auto_generated|_~128_combout  & (\ARegAddr[1]~input_o  & 
// (\inst19|bit10~q )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~128_combout ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst19|bit10~q ),
	.datad(\inst20|bit10~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~129_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~129 .lut_mask = 16'hEA62;
defparam \inst33|LPM_MUX_component|auto_generated|_~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N10
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[10]~398 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[10]~398_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & ((\inst33|LPM_MUX_component|auto_generated|_~131_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst33|LPM_MUX_component|auto_generated|_~129_combout )))) # (!\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & 
// (\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & ((\inst33|LPM_MUX_component|auto_generated|_~129_combout ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|_~131_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~129_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[10]~398_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[10]~398 .lut_mask = 16'hECA0;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[10]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N14
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[10]~404 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[10]~404_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[10]~397_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[10]~398_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[10]~403_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[10]~397_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[10]~403_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[10]~398_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[10]~404_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[10]~404 .lut_mask = 16'hFFEA;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[10]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y41_N1
cycloneiv_io_ibuf \WRITE_VAL[9]~input (
	.i(WRITE_VAL[9]),
	.ibar(gnd),
	.o(\WRITE_VAL[9]~input_o ));
// synopsys translate_off
defparam \WRITE_VAL[9]~input .bus_hold = "false";
defparam \WRITE_VAL[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y18_N7
dffeas \inst24|bit9 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|bit9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|bit9 .is_wysiwyg = "true";
defparam \inst24|bit9 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N29
dffeas \inst23|bit9 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|bit9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|bit9 .is_wysiwyg = "true";
defparam \inst23|bit9 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N3
dffeas \inst21|bit9 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|bit9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|bit9 .is_wysiwyg = "true";
defparam \inst21|bit9 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N25
dffeas \inst35|bit9 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|bit9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|bit9 .is_wysiwyg = "true";
defparam \inst35|bit9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~136 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~136_combout  = (\ARegAddr[0]~input_o  & (((\inst35|bit9~q ) # (\ARegAddr[1]~input_o )))) # (!\ARegAddr[0]~input_o  & (\inst21|bit9~q  & ((!\ARegAddr[1]~input_o ))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst21|bit9~q ),
	.datac(\inst35|bit9~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~136_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~136 .lut_mask = 16'hAAE4;
defparam \inst33|LPM_MUX_component|auto_generated|_~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~137 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~137_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~136_combout  & (\inst24|bit9~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~136_combout  & ((\inst23|bit9~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~136_combout ))))

	.dataa(\inst24|bit9~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst23|bit9~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~136_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~137_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~137 .lut_mask = 16'hBBC0;
defparam \inst33|LPM_MUX_component|auto_generated|_~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N27
dffeas \inst20|bit9 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|bit9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|bit9 .is_wysiwyg = "true";
defparam \inst20|bit9 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N25
dffeas \inst19|bit9 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|bit9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|bit9 .is_wysiwyg = "true";
defparam \inst19|bit9 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N25
dffeas \inst18|bit9 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|bit9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|bit9 .is_wysiwyg = "true";
defparam \inst18|bit9 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N3
dffeas \inst17|bit9 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|bit9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|bit9 .is_wysiwyg = "true";
defparam \inst17|bit9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~134 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~134_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o ) # ((\inst18|bit9~q )))) # (!\ARegAddr[0]~input_o  & (!\ARegAddr[1]~input_o  & ((\inst17|bit9~q ))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst18|bit9~q ),
	.datad(\inst17|bit9~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~134_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~134 .lut_mask = 16'hB9A8;
defparam \inst33|LPM_MUX_component|auto_generated|_~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~135 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~135_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~134_combout  & (\inst20|bit9~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~134_combout  & ((\inst19|bit9~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~134_combout ))))

	.dataa(\inst20|bit9~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst19|bit9~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~134_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~135_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~135 .lut_mask = 16'hBBC0;
defparam \inst33|LPM_MUX_component|auto_generated|_~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N26
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[9]~413 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[9]~413_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & ((\inst33|LPM_MUX_component|auto_generated|_~135_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & \inst33|LPM_MUX_component|auto_generated|_~137_combout )))) # (!\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & 
// (\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & (\inst33|LPM_MUX_component|auto_generated|_~137_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|_~137_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~135_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[9]~413_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[9]~413 .lut_mask = 16'hEAC0;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[9]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N9
dffeas \inst26|bit9 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode321w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|bit9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|bit9 .is_wysiwyg = "true";
defparam \inst26|bit9 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N11
dffeas \inst25|bit9 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode310w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|bit9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|bit9 .is_wysiwyg = "true";
defparam \inst25|bit9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[9]~416 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[9]~416_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\ARegAddr[0]~input_o  & (\inst26|bit9~q )) # (!\ARegAddr[0]~input_o  & ((\inst25|bit9~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst26|bit9~q ),
	.datad(\inst25|bit9~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[9]~416_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[9]~416 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[9]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N17
dffeas \inst30|bit9 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode361w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst30|bit9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst30|bit9 .is_wysiwyg = "true";
defparam \inst30|bit9 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N11
dffeas \inst29|bit9 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode351w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst29|bit9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst29|bit9 .is_wysiwyg = "true";
defparam \inst29|bit9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[9]~414 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[9]~414_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\ARegAddr[0]~input_o  & (\inst30|bit9~q )) # (!\ARegAddr[0]~input_o  & ((\inst29|bit9~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst30|bit9~q ),
	.datad(\inst29|bit9~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[9]~414_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[9]~414 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[9]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N13
dffeas \inst32|bit9 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode381w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|bit9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|bit9 .is_wysiwyg = "true";
defparam \inst32|bit9 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N7
dffeas \inst31|bit9 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode371w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst31|bit9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst31|bit9 .is_wysiwyg = "true";
defparam \inst31|bit9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[9]~415 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[9]~415_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\ARegAddr[0]~input_o  & (\inst32|bit9~q )) # (!\ARegAddr[0]~input_o  & ((\inst31|bit9~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst32|bit9~q ),
	.datad(\inst31|bit9~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[9]~415_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[9]~415 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[9]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N1
dffeas \inst28|bit9 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode341w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst28|bit9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst28|bit9 .is_wysiwyg = "true";
defparam \inst28|bit9 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N11
dffeas \inst27|bit9 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode331w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst27|bit9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst27|bit9 .is_wysiwyg = "true";
defparam \inst27|bit9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[9]~417 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[9]~417_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\ARegAddr[0]~input_o  & (\inst28|bit9~q )) # (!\ARegAddr[0]~input_o  & ((\inst27|bit9~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst28|bit9~q ),
	.datad(\inst27|bit9~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[9]~417_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[9]~417 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[9]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[9]~418 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[9]~418_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[9]~416_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[9]~414_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[9]~415_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[9]~417_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[9]~416_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[9]~414_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[9]~415_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[9]~417_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[9]~418_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[9]~418 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[9]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N15
dffeas \inst11|bit9 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|bit9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|bit9 .is_wysiwyg = "true";
defparam \inst11|bit9 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N29
dffeas \inst15|bit9 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|bit9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|bit9 .is_wysiwyg = "true";
defparam \inst15|bit9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[9]~409 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[9]~409_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\ARegAddr[2]~input_o  & ((\inst15|bit9~q ))) # (!\ARegAddr[2]~input_o  & (\inst11|bit9~q ))))

	.dataa(\inst11|bit9~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst15|bit9~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[9]~409_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[9]~409 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[9]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N27
dffeas \inst10|bit9 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|bit9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|bit9 .is_wysiwyg = "true";
defparam \inst10|bit9 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N25
dffeas \inst14|bit9 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|bit9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|bit9 .is_wysiwyg = "true";
defparam \inst14|bit9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[9]~407 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[9]~407_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\ARegAddr[2]~input_o  & ((\inst14|bit9~q ))) # (!\ARegAddr[2]~input_o  & (\inst10|bit9~q ))))

	.dataa(\inst10|bit9~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.datac(\inst14|bit9~q ),
	.datad(\ARegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[9]~407_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[9]~407 .lut_mask = 16'hC088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[9]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N15
dffeas \inst9|bit9 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|bit9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|bit9 .is_wysiwyg = "true";
defparam \inst9|bit9 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N29
dffeas \inst13|bit9 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|bit9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit9 .is_wysiwyg = "true";
defparam \inst13|bit9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[9]~408 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[9]~408_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\ARegAddr[2]~input_o  & ((\inst13|bit9~q ))) # (!\ARegAddr[2]~input_o  & (\inst9|bit9~q ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datab(\inst9|bit9~q ),
	.datac(\inst13|bit9~q ),
	.datad(\ARegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[9]~408_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[9]~408 .lut_mask = 16'hA088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[9]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N1
dffeas \inst16|bit9 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|bit9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|bit9 .is_wysiwyg = "true";
defparam \inst16|bit9 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N19
dffeas \inst12|bit9 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|bit9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|bit9 .is_wysiwyg = "true";
defparam \inst12|bit9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[9]~410 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[9]~410_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\ARegAddr[2]~input_o  & (\inst16|bit9~q )) # (!\ARegAddr[2]~input_o  & ((\inst12|bit9~q )))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.datac(\inst16|bit9~q ),
	.datad(\inst12|bit9~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[9]~410_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[9]~410 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[9]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N6
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[9]~411 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[9]~411_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[9]~409_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[9]~407_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[9]~408_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[9]~410_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[9]~409_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[9]~407_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[9]~408_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[9]~410_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[9]~411_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[9]~411 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[9]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N7
dffeas \inst8|bit9 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|bit9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|bit9 .is_wysiwyg = "true";
defparam \inst8|bit9 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y21_N13
dffeas \inst7|bit9 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode88w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bit9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bit9 .is_wysiwyg = "true";
defparam \inst7|bit9 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N27
dffeas \inst5|bit9 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|bit9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|bit9 .is_wysiwyg = "true";
defparam \inst5|bit9 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N1
dffeas \inst6|bit9 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|bit9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|bit9 .is_wysiwyg = "true";
defparam \inst6|bit9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~132 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~132_combout  = (\ARegAddr[0]~input_o  & (((\inst6|bit9~q ) # (\ARegAddr[1]~input_o )))) # (!\ARegAddr[0]~input_o  & (\inst5|bit9~q  & ((!\ARegAddr[1]~input_o ))))

	.dataa(\inst5|bit9~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst6|bit9~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~132_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~132 .lut_mask = 16'hCCE2;
defparam \inst33|LPM_MUX_component|auto_generated|_~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~133 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~133_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~132_combout  & (\inst8|bit9~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~132_combout  & ((\inst7|bit9~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~132_combout ))))

	.dataa(\inst8|bit9~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst7|bit9~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~132_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~133_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~133 .lut_mask = 16'hBBC0;
defparam \inst33|LPM_MUX_component|auto_generated|_~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N15
dffeas \inst4|bit9 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|bit9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|bit9 .is_wysiwyg = "true";
defparam \inst4|bit9 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y25_N1
dffeas \inst2|bit9 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|bit9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|bit9 .is_wysiwyg = "true";
defparam \inst2|bit9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N14
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[9]~405 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[9]~405_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o  & (\inst4|bit9~q )) # (!\ARegAddr[1]~input_o  & ((\inst2|bit9~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst4|bit9~q ),
	.datad(\inst2|bit9~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[9]~405_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[9]~405 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[9]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y25_N11
dffeas \inst3|bit9 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|bit9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|bit9 .is_wysiwyg = "true";
defparam \inst3|bit9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[9]~577 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[9]~577_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[9]~405_combout ) # ((\ARegAddr[1]~input_o  & (!\ARegAddr[0]~input_o  & \inst3|bit9~q )))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[9]~405_combout ),
	.datad(\inst3|bit9~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[9]~577_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[9]~577 .lut_mask = 16'hF2F0;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[9]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[9]~406 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[9]~406_combout  = (!\ARegAddr[3]~input_o  & ((\ARegAddr[2]~input_o  & (\inst33|LPM_MUX_component|auto_generated|_~133_combout )) # (!\ARegAddr[2]~input_o  & 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[9]~577_combout )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~133_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[9]~577_combout ),
	.datac(\ARegAddr[2]~input_o ),
	.datad(\ARegAddr[3]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[9]~406_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[9]~406 .lut_mask = 16'h00AC;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[9]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[9]~412 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[9]~412_combout  = (!\ARegAddr[4]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|result_node[9]~406_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[9]~411_combout  & 
// \ARegAddr[3]~input_o ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[9]~411_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[9]~406_combout ),
	.datac(\ARegAddr[4]~input_o ),
	.datad(\ARegAddr[3]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[9]~412_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[9]~412 .lut_mask = 16'h0E0C;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[9]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N22
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[9]~419 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[9]~419_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[9]~413_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[9]~412_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[9]~418_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[9]~413_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[9]~418_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[9]~412_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[9]~419_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[9]~419 .lut_mask = 16'hFFEA;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[9]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y41_N1
cycloneiv_io_ibuf \WRITE_VAL[8]~input (
	.i(WRITE_VAL[8]),
	.ibar(gnd),
	.o(\WRITE_VAL[8]~input_o ));
// synopsys translate_off
defparam \WRITE_VAL[8]~input .bus_hold = "false";
defparam \WRITE_VAL[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y23_N25
dffeas \inst28|bit8 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode341w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst28|bit8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst28|bit8 .is_wysiwyg = "true";
defparam \inst28|bit8 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N11
dffeas \inst27|bit8 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode331w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst27|bit8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst27|bit8 .is_wysiwyg = "true";
defparam \inst27|bit8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[8]~432 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[8]~432_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\ARegAddr[0]~input_o  & (\inst28|bit8~q )) # (!\ARegAddr[0]~input_o  & ((\inst27|bit8~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst28|bit8~q ),
	.datad(\inst27|bit8~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[8]~432_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[8]~432 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[8]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N15
dffeas \inst25|bit8 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode310w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|bit8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|bit8 .is_wysiwyg = "true";
defparam \inst25|bit8 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N5
dffeas \inst26|bit8 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode321w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|bit8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|bit8 .is_wysiwyg = "true";
defparam \inst26|bit8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[8]~431 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[8]~431_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\ARegAddr[0]~input_o  & ((\inst26|bit8~q ))) # (!\ARegAddr[0]~input_o  & (\inst25|bit8~q ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datab(\inst25|bit8~q ),
	.datac(\inst26|bit8~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[8]~431_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[8]~431 .lut_mask = 16'hA088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[8]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N15
dffeas \inst29|bit8 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode351w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst29|bit8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst29|bit8 .is_wysiwyg = "true";
defparam \inst29|bit8 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N21
dffeas \inst30|bit8 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode361w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst30|bit8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst30|bit8 .is_wysiwyg = "true";
defparam \inst30|bit8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[8]~429 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[8]~429_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\ARegAddr[0]~input_o  & ((\inst30|bit8~q ))) # (!\ARegAddr[0]~input_o  & (\inst29|bit8~q ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datab(\inst29|bit8~q ),
	.datac(\inst30|bit8~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[8]~429_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[8]~429 .lut_mask = 16'hA088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[8]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N17
dffeas \inst32|bit8 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode381w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|bit8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|bit8 .is_wysiwyg = "true";
defparam \inst32|bit8 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N19
dffeas \inst31|bit8 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode371w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst31|bit8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst31|bit8 .is_wysiwyg = "true";
defparam \inst31|bit8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[8]~430 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[8]~430_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\ARegAddr[0]~input_o  & (\inst32|bit8~q )) # (!\ARegAddr[0]~input_o  & ((\inst31|bit8~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst32|bit8~q ),
	.datad(\inst31|bit8~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[8]~430_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[8]~430 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[8]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[8]~433 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[8]~433_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[8]~432_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[8]~431_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[8]~429_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[8]~430_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[8]~432_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[8]~431_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[8]~429_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[8]~430_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[8]~433_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[8]~433 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[8]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N17
dffeas \inst4|bit8 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|bit8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|bit8 .is_wysiwyg = "true";
defparam \inst4|bit8 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N15
dffeas \inst2|bit8 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|bit8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|bit8 .is_wysiwyg = "true";
defparam \inst2|bit8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[8]~420 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[8]~420_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o  & (\inst4|bit8~q )) # (!\ARegAddr[1]~input_o  & ((\inst2|bit8~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst4|bit8~q ),
	.datad(\inst2|bit8~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[8]~420_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[8]~420 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[8]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N17
dffeas \inst3|bit8 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|bit8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|bit8 .is_wysiwyg = "true";
defparam \inst3|bit8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N26
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[8]~578 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[8]~578_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[8]~420_combout ) # ((!\ARegAddr[0]~input_o  & (\ARegAddr[1]~input_o  & \inst3|bit8~q )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[8]~420_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\ARegAddr[1]~input_o ),
	.datad(\inst3|bit8~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[8]~578_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[8]~578 .lut_mask = 16'hBAAA;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[8]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N23
dffeas \inst5|bit8 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|bit8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|bit8 .is_wysiwyg = "true";
defparam \inst5|bit8 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N5
dffeas \inst6|bit8 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|bit8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|bit8 .is_wysiwyg = "true";
defparam \inst6|bit8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~138 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~138_combout  = (\ARegAddr[0]~input_o  & (((\inst6|bit8~q ) # (\ARegAddr[1]~input_o )))) # (!\ARegAddr[0]~input_o  & (\inst5|bit8~q  & ((!\ARegAddr[1]~input_o ))))

	.dataa(\inst5|bit8~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst6|bit8~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~138_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~138 .lut_mask = 16'hCCE2;
defparam \inst33|LPM_MUX_component|auto_generated|_~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N25
dffeas \inst7|bit8 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode88w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bit8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bit8 .is_wysiwyg = "true";
defparam \inst7|bit8 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y21_N19
dffeas \inst8|bit8 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|bit8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|bit8 .is_wysiwyg = "true";
defparam \inst8|bit8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~139 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~139_combout  = (\inst33|LPM_MUX_component|auto_generated|_~138_combout  & (((\inst8|bit8~q )) # (!\ARegAddr[1]~input_o ))) # (!\inst33|LPM_MUX_component|auto_generated|_~138_combout  & (\ARegAddr[1]~input_o  & 
// (\inst7|bit8~q )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~138_combout ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst7|bit8~q ),
	.datad(\inst8|bit8~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~139_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~139 .lut_mask = 16'hEA62;
defparam \inst33|LPM_MUX_component|auto_generated|_~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N10
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[8]~421 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[8]~421_combout  = (!\ARegAddr[3]~input_o  & ((\ARegAddr[2]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~139_combout ))) # (!\ARegAddr[2]~input_o  & 
// (\inst33|LPM_MUX_component|auto_generated|result_node[8]~578_combout ))))

	.dataa(\ARegAddr[3]~input_o ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[8]~578_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~139_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[8]~421_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[8]~421 .lut_mask = 16'h5410;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[8]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N15
dffeas \inst10|bit8 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|bit8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|bit8 .is_wysiwyg = "true";
defparam \inst10|bit8 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N5
dffeas \inst14|bit8 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|bit8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|bit8 .is_wysiwyg = "true";
defparam \inst14|bit8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[8]~422 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[8]~422_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\ARegAddr[2]~input_o  & ((\inst14|bit8~q ))) # (!\ARegAddr[2]~input_o  & (\inst10|bit8~q ))))

	.dataa(\inst10|bit8~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.datac(\inst14|bit8~q ),
	.datad(\ARegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[8]~422_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[8]~422 .lut_mask = 16'hC088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[8]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N23
dffeas \inst11|bit8 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|bit8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|bit8 .is_wysiwyg = "true";
defparam \inst11|bit8 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N5
dffeas \inst15|bit8 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|bit8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|bit8 .is_wysiwyg = "true";
defparam \inst15|bit8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[8]~424 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[8]~424_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\ARegAddr[2]~input_o  & ((\inst15|bit8~q ))) # (!\ARegAddr[2]~input_o  & (\inst11|bit8~q ))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst11|bit8~q ),
	.datac(\inst15|bit8~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[8]~424_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[8]~424 .lut_mask = 16'hE400;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[8]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y25_N1
dffeas \inst13|bit8 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|bit8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit8 .is_wysiwyg = "true";
defparam \inst13|bit8 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N11
dffeas \inst9|bit8 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|bit8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|bit8 .is_wysiwyg = "true";
defparam \inst9|bit8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[8]~423 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[8]~423_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\ARegAddr[2]~input_o  & (\inst13|bit8~q )) # (!\ARegAddr[2]~input_o  & ((\inst9|bit8~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst13|bit8~q ),
	.datad(\inst9|bit8~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[8]~423_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[8]~423 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[8]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N7
dffeas \inst12|bit8 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|bit8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|bit8 .is_wysiwyg = "true";
defparam \inst12|bit8 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N13
dffeas \inst16|bit8 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|bit8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|bit8 .is_wysiwyg = "true";
defparam \inst16|bit8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[8]~425 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[8]~425_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\ARegAddr[2]~input_o  & ((\inst16|bit8~q ))) # (!\ARegAddr[2]~input_o  & (\inst12|bit8~q ))))

	.dataa(\inst12|bit8~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst16|bit8~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[8]~425_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[8]~425 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[8]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[8]~426 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[8]~426_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[8]~422_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[8]~424_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[8]~423_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[8]~425_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[8]~422_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[8]~424_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[8]~423_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[8]~425_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[8]~426_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[8]~426 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[8]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[8]~427 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[8]~427_combout  = (!\ARegAddr[4]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|result_node[8]~421_combout ) # ((\ARegAddr[3]~input_o  & 
// \inst33|LPM_MUX_component|auto_generated|result_node[8]~426_combout ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[8]~421_combout ),
	.datab(\ARegAddr[4]~input_o ),
	.datac(\ARegAddr[3]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[8]~426_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[8]~427_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[8]~427 .lut_mask = 16'h3222;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[8]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N27
dffeas \inst24|bit8 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|bit8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|bit8 .is_wysiwyg = "true";
defparam \inst24|bit8 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N17
dffeas \inst23|bit8 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|bit8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|bit8 .is_wysiwyg = "true";
defparam \inst23|bit8 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N15
dffeas \inst21|bit8 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|bit8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|bit8 .is_wysiwyg = "true";
defparam \inst21|bit8 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N13
dffeas \inst35|bit8 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|bit8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|bit8 .is_wysiwyg = "true";
defparam \inst35|bit8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~142 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~142_combout  = (\ARegAddr[1]~input_o  & (((\ARegAddr[0]~input_o )))) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & ((\inst35|bit8~q ))) # (!\ARegAddr[0]~input_o  & (\inst21|bit8~q ))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\inst21|bit8~q ),
	.datac(\inst35|bit8~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~142_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~142 .lut_mask = 16'hFA44;
defparam \inst33|LPM_MUX_component|auto_generated|_~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~143 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~143_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~142_combout  & (\inst24|bit8~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~142_combout  & ((\inst23|bit8~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~142_combout ))))

	.dataa(\inst24|bit8~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst23|bit8~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~142_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~143_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~143 .lut_mask = 16'hBBC0;
defparam \inst33|LPM_MUX_component|auto_generated|_~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N31
dffeas \inst20|bit8 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|bit8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|bit8 .is_wysiwyg = "true";
defparam \inst20|bit8 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N21
dffeas \inst19|bit8 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|bit8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|bit8 .is_wysiwyg = "true";
defparam \inst19|bit8 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N31
dffeas \inst17|bit8 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|bit8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|bit8 .is_wysiwyg = "true";
defparam \inst17|bit8 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N21
dffeas \inst18|bit8 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|bit8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|bit8 .is_wysiwyg = "true";
defparam \inst18|bit8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~140 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~140_combout  = (\ARegAddr[1]~input_o  & (((\ARegAddr[0]~input_o )))) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & ((\inst18|bit8~q ))) # (!\ARegAddr[0]~input_o  & (\inst17|bit8~q ))))

	.dataa(\inst17|bit8~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst18|bit8~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~140_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~140 .lut_mask = 16'hFC22;
defparam \inst33|LPM_MUX_component|auto_generated|_~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~141 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~141_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~140_combout  & (\inst20|bit8~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~140_combout  & ((\inst19|bit8~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~140_combout ))))

	.dataa(\inst20|bit8~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst19|bit8~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~140_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~141_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~141 .lut_mask = 16'hBBC0;
defparam \inst33|LPM_MUX_component|auto_generated|_~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[8]~428 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[8]~428_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & ((\inst33|LPM_MUX_component|auto_generated|_~143_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst33|LPM_MUX_component|auto_generated|_~141_combout )))) # (!\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & 
// (((\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst33|LPM_MUX_component|auto_generated|_~141_combout ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~143_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~141_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[8]~428_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[8]~428 .lut_mask = 16'hF888;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[8]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[8]~434 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[8]~434_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[8]~427_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[8]~428_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[8]~433_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[8]~433_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[8]~427_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[8]~428_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[8]~434_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[8]~434 .lut_mask = 16'hFFF8;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[8]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N8
cycloneiv_io_ibuf \WRITE_VAL[7]~input (
	.i(WRITE_VAL[7]),
	.ibar(gnd),
	.o(\WRITE_VAL[7]~input_o ));
// synopsys translate_off
defparam \WRITE_VAL[7]~input .bus_hold = "false";
defparam \WRITE_VAL[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y23_N31
dffeas \inst27|bit7 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode331w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst27|bit7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst27|bit7 .is_wysiwyg = "true";
defparam \inst27|bit7 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N21
dffeas \inst28|bit7 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode341w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst28|bit7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst28|bit7 .is_wysiwyg = "true";
defparam \inst28|bit7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[7]~447 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[7]~447_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\ARegAddr[0]~input_o  & ((\inst28|bit7~q ))) # (!\ARegAddr[0]~input_o  & (\inst27|bit7~q ))))

	.dataa(\inst27|bit7~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst28|bit7~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[7]~447_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[7]~447 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[7]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N3
dffeas \inst29|bit7 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode351w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst29|bit7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst29|bit7 .is_wysiwyg = "true";
defparam \inst29|bit7 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N1
dffeas \inst30|bit7 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode361w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst30|bit7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst30|bit7 .is_wysiwyg = "true";
defparam \inst30|bit7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[7]~444 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[7]~444_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\ARegAddr[0]~input_o  & ((\inst30|bit7~q ))) # (!\ARegAddr[0]~input_o  & (\inst29|bit7~q ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datab(\inst29|bit7~q ),
	.datac(\inst30|bit7~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[7]~444_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[7]~444 .lut_mask = 16'hA088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[7]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N29
dffeas \inst26|bit7 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode321w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|bit7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|bit7 .is_wysiwyg = "true";
defparam \inst26|bit7 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N23
dffeas \inst25|bit7 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode310w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|bit7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|bit7 .is_wysiwyg = "true";
defparam \inst25|bit7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[7]~446 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[7]~446_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\ARegAddr[0]~input_o  & (\inst26|bit7~q )) # (!\ARegAddr[0]~input_o  & ((\inst25|bit7~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst26|bit7~q ),
	.datad(\inst25|bit7~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[7]~446_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[7]~446 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[7]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N19
dffeas \inst32|bit7 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode381w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|bit7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|bit7 .is_wysiwyg = "true";
defparam \inst32|bit7 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N5
dffeas \inst31|bit7 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode371w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst31|bit7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst31|bit7 .is_wysiwyg = "true";
defparam \inst31|bit7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N18
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[7]~445 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[7]~445_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\ARegAddr[0]~input_o  & (\inst32|bit7~q )) # (!\ARegAddr[0]~input_o  & ((\inst31|bit7~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datac(\inst32|bit7~q ),
	.datad(\inst31|bit7~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[7]~445_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[7]~445 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[7]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N22
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[7]~448 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[7]~448_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[7]~447_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[7]~444_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[7]~446_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[7]~445_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[7]~447_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[7]~444_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[7]~446_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[7]~445_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[7]~448_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[7]~448 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[7]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N17
dffeas \inst6|bit7 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|bit7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|bit7 .is_wysiwyg = "true";
defparam \inst6|bit7 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N3
dffeas \inst5|bit7 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|bit7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|bit7 .is_wysiwyg = "true";
defparam \inst5|bit7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~144 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~144_combout  = (\ARegAddr[1]~input_o  & (\ARegAddr[0]~input_o )) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & (\inst6|bit7~q )) # (!\ARegAddr[0]~input_o  & ((\inst5|bit7~q )))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst6|bit7~q ),
	.datad(\inst5|bit7~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~144_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~144 .lut_mask = 16'hD9C8;
defparam \inst33|LPM_MUX_component|auto_generated|_~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N15
dffeas \inst7|bit7 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode88w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bit7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bit7 .is_wysiwyg = "true";
defparam \inst7|bit7 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N25
dffeas \inst8|bit7 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|bit7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|bit7 .is_wysiwyg = "true";
defparam \inst8|bit7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N14
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~145 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~145_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~144_combout  & ((\inst8|bit7~q ))) # (!\inst33|LPM_MUX_component|auto_generated|_~144_combout  & (\inst7|bit7~q )))) # 
// (!\ARegAddr[1]~input_o  & (\inst33|LPM_MUX_component|auto_generated|_~144_combout ))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~144_combout ),
	.datac(\inst7|bit7~q ),
	.datad(\inst8|bit7~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~145_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~145 .lut_mask = 16'hEC64;
defparam \inst33|LPM_MUX_component|auto_generated|_~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N1
dffeas \inst2|bit7 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|bit7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|bit7 .is_wysiwyg = "true";
defparam \inst2|bit7 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N23
dffeas \inst4|bit7 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|bit7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|bit7 .is_wysiwyg = "true";
defparam \inst4|bit7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N22
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[7]~435 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[7]~435_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o  & ((\inst4|bit7~q ))) # (!\ARegAddr[1]~input_o  & (\inst2|bit7~q ))))

	.dataa(\inst2|bit7~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst4|bit7~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[7]~435_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[7]~435 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[7]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N11
dffeas \inst3|bit7 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|bit7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|bit7 .is_wysiwyg = "true";
defparam \inst3|bit7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[7]~579 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[7]~579_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[7]~435_combout ) # ((!\ARegAddr[0]~input_o  & (\ARegAddr[1]~input_o  & \inst3|bit7~q )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[7]~435_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\ARegAddr[1]~input_o ),
	.datad(\inst3|bit7~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[7]~579_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[7]~579 .lut_mask = 16'hBAAA;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[7]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[7]~436 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[7]~436_combout  = (!\ARegAddr[3]~input_o  & ((\ARegAddr[2]~input_o  & (\inst33|LPM_MUX_component|auto_generated|_~145_combout )) # (!\ARegAddr[2]~input_o  & 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[7]~579_combout )))))

	.dataa(\ARegAddr[3]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~145_combout ),
	.datac(\ARegAddr[2]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[7]~579_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[7]~436_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[7]~436 .lut_mask = 16'h4540;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[7]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N21
dffeas \inst11|bit7 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|bit7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|bit7 .is_wysiwyg = "true";
defparam \inst11|bit7 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N19
dffeas \inst15|bit7 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|bit7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|bit7 .is_wysiwyg = "true";
defparam \inst15|bit7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N18
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[7]~439 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[7]~439_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\ARegAddr[2]~input_o  & ((\inst15|bit7~q ))) # (!\ARegAddr[2]~input_o  & (\inst11|bit7~q ))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst11|bit7~q ),
	.datac(\inst15|bit7~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[7]~439_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[7]~439 .lut_mask = 16'hE400;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[7]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N25
dffeas \inst16|bit7 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|bit7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|bit7 .is_wysiwyg = "true";
defparam \inst16|bit7 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N3
dffeas \inst12|bit7 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|bit7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|bit7 .is_wysiwyg = "true";
defparam \inst12|bit7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[7]~440 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[7]~440_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\ARegAddr[2]~input_o  & (\inst16|bit7~q )) # (!\ARegAddr[2]~input_o  & ((\inst12|bit7~q )))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.datac(\inst16|bit7~q ),
	.datad(\inst12|bit7~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[7]~440_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[7]~440 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[7]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N23
dffeas \inst9|bit7 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|bit7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|bit7 .is_wysiwyg = "true";
defparam \inst9|bit7 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N5
dffeas \inst13|bit7 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|bit7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit7 .is_wysiwyg = "true";
defparam \inst13|bit7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[7]~438 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[7]~438_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\ARegAddr[2]~input_o  & ((\inst13|bit7~q ))) # (!\ARegAddr[2]~input_o  & (\inst9|bit7~q ))))

	.dataa(\inst9|bit7~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datac(\inst13|bit7~q ),
	.datad(\ARegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[7]~438_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[7]~438 .lut_mask = 16'hC088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[7]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N17
dffeas \inst14|bit7 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|bit7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|bit7 .is_wysiwyg = "true";
defparam \inst14|bit7 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N19
dffeas \inst10|bit7 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|bit7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|bit7 .is_wysiwyg = "true";
defparam \inst10|bit7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[7]~437 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[7]~437_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\ARegAddr[2]~input_o  & (\inst14|bit7~q )) # (!\ARegAddr[2]~input_o  & ((\inst10|bit7~q )))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.datac(\inst14|bit7~q ),
	.datad(\inst10|bit7~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[7]~437_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[7]~437 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[7]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N10
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[7]~441 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[7]~441_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[7]~439_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[7]~440_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[7]~438_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[7]~437_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[7]~439_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[7]~440_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[7]~438_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[7]~437_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[7]~441_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[7]~441 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[7]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[7]~442 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[7]~442_combout  = (!\ARegAddr[4]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|result_node[7]~436_combout ) # ((\ARegAddr[3]~input_o  & 
// \inst33|LPM_MUX_component|auto_generated|result_node[7]~441_combout ))))

	.dataa(\ARegAddr[3]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[7]~436_combout ),
	.datac(\ARegAddr[4]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[7]~441_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[7]~442_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[7]~442 .lut_mask = 16'h0E0C;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[7]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N23
dffeas \inst24|bit7 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|bit7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|bit7 .is_wysiwyg = "true";
defparam \inst24|bit7 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N13
dffeas \inst23|bit7 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|bit7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|bit7 .is_wysiwyg = "true";
defparam \inst23|bit7 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N19
dffeas \inst21|bit7 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|bit7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|bit7 .is_wysiwyg = "true";
defparam \inst21|bit7 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N9
dffeas \inst35|bit7 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|bit7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|bit7 .is_wysiwyg = "true";
defparam \inst35|bit7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~148 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~148_combout  = (\ARegAddr[0]~input_o  & (((\inst35|bit7~q ) # (\ARegAddr[1]~input_o )))) # (!\ARegAddr[0]~input_o  & (\inst21|bit7~q  & ((!\ARegAddr[1]~input_o ))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst21|bit7~q ),
	.datac(\inst35|bit7~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~148_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~148 .lut_mask = 16'hAAE4;
defparam \inst33|LPM_MUX_component|auto_generated|_~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~149 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~149_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~148_combout  & (\inst24|bit7~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~148_combout  & ((\inst23|bit7~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~148_combout ))))

	.dataa(\inst24|bit7~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst23|bit7~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~148_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~149_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~149 .lut_mask = 16'hBBC0;
defparam \inst33|LPM_MUX_component|auto_generated|_~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N25
dffeas \inst18|bit7 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|bit7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|bit7 .is_wysiwyg = "true";
defparam \inst18|bit7 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N3
dffeas \inst17|bit7 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|bit7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|bit7 .is_wysiwyg = "true";
defparam \inst17|bit7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~146 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~146_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o ) # ((\inst18|bit7~q )))) # (!\ARegAddr[0]~input_o  & (!\ARegAddr[1]~input_o  & ((\inst17|bit7~q ))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst18|bit7~q ),
	.datad(\inst17|bit7~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~146_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~146 .lut_mask = 16'hB9A8;
defparam \inst33|LPM_MUX_component|auto_generated|_~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N17
dffeas \inst19|bit7 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|bit7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|bit7 .is_wysiwyg = "true";
defparam \inst19|bit7 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N3
dffeas \inst20|bit7 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|bit7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|bit7 .is_wysiwyg = "true";
defparam \inst20|bit7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~147 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~147_combout  = (\inst33|LPM_MUX_component|auto_generated|_~146_combout  & (((\inst20|bit7~q )) # (!\ARegAddr[1]~input_o ))) # (!\inst33|LPM_MUX_component|auto_generated|_~146_combout  & (\ARegAddr[1]~input_o  & 
// (\inst19|bit7~q )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~146_combout ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst19|bit7~q ),
	.datad(\inst20|bit7~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~147_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~147 .lut_mask = 16'hEA62;
defparam \inst33|LPM_MUX_component|auto_generated|_~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[7]~443 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[7]~443_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & ((\inst33|LPM_MUX_component|auto_generated|_~149_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst33|LPM_MUX_component|auto_generated|_~147_combout )))) # (!\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & 
// (((\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst33|LPM_MUX_component|auto_generated|_~147_combout ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~149_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~147_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[7]~443_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[7]~443 .lut_mask = 16'hF888;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[7]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[7]~449 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[7]~449_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[7]~442_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[7]~443_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[7]~448_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[7]~448_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[7]~442_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[7]~443_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[7]~449_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[7]~449 .lut_mask = 16'hFFEC;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[7]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y16_N8
cycloneiv_io_ibuf \WRITE_VAL[6]~input (
	.i(WRITE_VAL[6]),
	.ibar(gnd),
	.o(\WRITE_VAL[6]~input_o ));
// synopsys translate_off
defparam \WRITE_VAL[6]~input .bus_hold = "false";
defparam \WRITE_VAL[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y25_N23
dffeas \inst20|bit6 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|bit6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|bit6 .is_wysiwyg = "true";
defparam \inst20|bit6 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N29
dffeas \inst19|bit6 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|bit6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|bit6 .is_wysiwyg = "true";
defparam \inst19|bit6 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N21
dffeas \inst18|bit6 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|bit6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|bit6 .is_wysiwyg = "true";
defparam \inst18|bit6 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N31
dffeas \inst17|bit6 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|bit6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|bit6 .is_wysiwyg = "true";
defparam \inst17|bit6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~152 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~152_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o ) # ((\inst18|bit6~q )))) # (!\ARegAddr[0]~input_o  & (!\ARegAddr[1]~input_o  & ((\inst17|bit6~q ))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst18|bit6~q ),
	.datad(\inst17|bit6~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~152_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~152 .lut_mask = 16'hB9A8;
defparam \inst33|LPM_MUX_component|auto_generated|_~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~153 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~153_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~152_combout  & (\inst20|bit6~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~152_combout  & ((\inst19|bit6~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~152_combout ))))

	.dataa(\inst20|bit6~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst19|bit6~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~152_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~153_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~153 .lut_mask = 16'hBBC0;
defparam \inst33|LPM_MUX_component|auto_generated|_~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N27
dffeas \inst24|bit6 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|bit6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|bit6 .is_wysiwyg = "true";
defparam \inst24|bit6 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N31
dffeas \inst21|bit6 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|bit6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|bit6 .is_wysiwyg = "true";
defparam \inst21|bit6 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N21
dffeas \inst35|bit6 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|bit6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|bit6 .is_wysiwyg = "true";
defparam \inst35|bit6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~154 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~154_combout  = (\ARegAddr[0]~input_o  & (((\inst35|bit6~q ) # (\ARegAddr[1]~input_o )))) # (!\ARegAddr[0]~input_o  & (\inst21|bit6~q  & ((!\ARegAddr[1]~input_o ))))

	.dataa(\inst21|bit6~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst35|bit6~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~154_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~154 .lut_mask = 16'hCCE2;
defparam \inst33|LPM_MUX_component|auto_generated|_~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N25
dffeas \inst23|bit6 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|bit6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|bit6 .is_wysiwyg = "true";
defparam \inst23|bit6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~155 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~155_combout  = (\inst33|LPM_MUX_component|auto_generated|_~154_combout  & ((\inst24|bit6~q ) # ((!\ARegAddr[1]~input_o )))) # (!\inst33|LPM_MUX_component|auto_generated|_~154_combout  & (((\inst23|bit6~q  & 
// \ARegAddr[1]~input_o ))))

	.dataa(\inst24|bit6~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~154_combout ),
	.datac(\inst23|bit6~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~155_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~155 .lut_mask = 16'hB8CC;
defparam \inst33|LPM_MUX_component|auto_generated|_~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N6
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[6]~458 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[6]~458_combout  = (\inst33|LPM_MUX_component|auto_generated|_~153_combout  & ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & \inst33|LPM_MUX_component|auto_generated|_~155_combout )))) # (!\inst33|LPM_MUX_component|auto_generated|_~153_combout  & 
// (((\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & \inst33|LPM_MUX_component|auto_generated|_~155_combout ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~153_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~155_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[6]~458_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[6]~458 .lut_mask = 16'hF888;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[6]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N17
dffeas \inst28|bit6 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode341w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst28|bit6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst28|bit6 .is_wysiwyg = "true";
defparam \inst28|bit6 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N19
dffeas \inst27|bit6 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode331w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst27|bit6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst27|bit6 .is_wysiwyg = "true";
defparam \inst27|bit6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[6]~462 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[6]~462_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\ARegAddr[0]~input_o  & (\inst28|bit6~q )) # (!\ARegAddr[0]~input_o  & ((\inst27|bit6~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst28|bit6~q ),
	.datad(\inst27|bit6~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[6]~462_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[6]~462 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[6]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N23
dffeas \inst31|bit6 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode371w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst31|bit6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst31|bit6 .is_wysiwyg = "true";
defparam \inst31|bit6 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N5
dffeas \inst32|bit6 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode381w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|bit6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|bit6 .is_wysiwyg = "true";
defparam \inst32|bit6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[6]~460 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[6]~460_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\ARegAddr[0]~input_o  & ((\inst32|bit6~q ))) # (!\ARegAddr[0]~input_o  & (\inst31|bit6~q ))))

	.dataa(\inst31|bit6~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst32|bit6~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[6]~460_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[6]~460 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[6]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N31
dffeas \inst29|bit6 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode351w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst29|bit6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst29|bit6 .is_wysiwyg = "true";
defparam \inst29|bit6 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N5
dffeas \inst30|bit6 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode361w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst30|bit6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst30|bit6 .is_wysiwyg = "true";
defparam \inst30|bit6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[6]~459 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[6]~459_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\ARegAddr[0]~input_o  & ((\inst30|bit6~q ))) # (!\ARegAddr[0]~input_o  & (\inst29|bit6~q ))))

	.dataa(\inst29|bit6~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst30|bit6~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[6]~459_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[6]~459 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[6]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N31
dffeas \inst25|bit6 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode310w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|bit6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|bit6 .is_wysiwyg = "true";
defparam \inst25|bit6 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N21
dffeas \inst26|bit6 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode321w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|bit6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|bit6 .is_wysiwyg = "true";
defparam \inst26|bit6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[6]~461 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[6]~461_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\ARegAddr[0]~input_o  & ((\inst26|bit6~q ))) # (!\ARegAddr[0]~input_o  & (\inst25|bit6~q ))))

	.dataa(\inst25|bit6~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datac(\inst26|bit6~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[6]~461_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[6]~461 .lut_mask = 16'hC088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[6]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[6]~463 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[6]~463_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[6]~462_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[6]~460_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[6]~459_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[6]~461_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[6]~462_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[6]~460_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[6]~459_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[6]~461_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[6]~463_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[6]~463 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[6]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N27
dffeas \inst9|bit6 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|bit6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|bit6 .is_wysiwyg = "true";
defparam \inst9|bit6 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N25
dffeas \inst13|bit6 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|bit6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit6 .is_wysiwyg = "true";
defparam \inst13|bit6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[6]~453 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[6]~453_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\ARegAddr[2]~input_o  & ((\inst13|bit6~q ))) # (!\ARegAddr[2]~input_o  & (\inst9|bit6~q ))))

	.dataa(\inst9|bit6~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datac(\inst13|bit6~q ),
	.datad(\ARegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[6]~453_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[6]~453 .lut_mask = 16'hC088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[6]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N31
dffeas \inst12|bit6 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|bit6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|bit6 .is_wysiwyg = "true";
defparam \inst12|bit6 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N29
dffeas \inst16|bit6 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|bit6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|bit6 .is_wysiwyg = "true";
defparam \inst16|bit6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[6]~455 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[6]~455_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\ARegAddr[2]~input_o  & ((\inst16|bit6~q ))) # (!\ARegAddr[2]~input_o  & (\inst12|bit6~q ))))

	.dataa(\inst12|bit6~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst16|bit6~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[6]~455_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[6]~455 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[6]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N27
dffeas \inst11|bit6 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|bit6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|bit6 .is_wysiwyg = "true";
defparam \inst11|bit6 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N9
dffeas \inst15|bit6 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|bit6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|bit6 .is_wysiwyg = "true";
defparam \inst15|bit6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[6]~454 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[6]~454_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\ARegAddr[2]~input_o  & ((\inst15|bit6~q ))) # (!\ARegAddr[2]~input_o  & (\inst11|bit6~q ))))

	.dataa(\inst11|bit6~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst15|bit6~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[6]~454_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[6]~454 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[6]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N7
dffeas \inst10|bit6 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|bit6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|bit6 .is_wysiwyg = "true";
defparam \inst10|bit6 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N21
dffeas \inst14|bit6 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|bit6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|bit6 .is_wysiwyg = "true";
defparam \inst14|bit6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[6]~452 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[6]~452_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\ARegAddr[2]~input_o  & ((\inst14|bit6~q ))) # (!\ARegAddr[2]~input_o  & (\inst10|bit6~q ))))

	.dataa(\inst10|bit6~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.datac(\inst14|bit6~q ),
	.datad(\ARegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[6]~452_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[6]~452 .lut_mask = 16'hC088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[6]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N26
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[6]~456 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[6]~456_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[6]~453_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[6]~455_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[6]~454_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[6]~452_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[6]~453_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[6]~455_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[6]~454_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[6]~452_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[6]~456_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[6]~456 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[6]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N1
dffeas \inst2|bit6 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|bit6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|bit6 .is_wysiwyg = "true";
defparam \inst2|bit6 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N11
dffeas \inst4|bit6 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|bit6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|bit6 .is_wysiwyg = "true";
defparam \inst4|bit6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N10
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[6]~450 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[6]~450_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o  & ((\inst4|bit6~q ))) # (!\ARegAddr[1]~input_o  & (\inst2|bit6~q ))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst2|bit6~q ),
	.datac(\inst4|bit6~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[6]~450_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[6]~450 .lut_mask = 16'hA088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[6]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N11
dffeas \inst3|bit6 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|bit6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|bit6 .is_wysiwyg = "true";
defparam \inst3|bit6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[6]~580 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[6]~580_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[6]~450_combout ) # ((\ARegAddr[1]~input_o  & (!\ARegAddr[0]~input_o  & \inst3|bit6~q )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[6]~450_combout ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\ARegAddr[0]~input_o ),
	.datad(\inst3|bit6~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[6]~580_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[6]~580 .lut_mask = 16'hAEAA;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[6]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N21
dffeas \inst6|bit6 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|bit6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|bit6 .is_wysiwyg = "true";
defparam \inst6|bit6 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N7
dffeas \inst5|bit6 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|bit6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|bit6 .is_wysiwyg = "true";
defparam \inst5|bit6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~150 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~150_combout  = (\ARegAddr[1]~input_o  & (\ARegAddr[0]~input_o )) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & (\inst6|bit6~q )) # (!\ARegAddr[0]~input_o  & ((\inst5|bit6~q )))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst6|bit6~q ),
	.datad(\inst5|bit6~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~150_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~150 .lut_mask = 16'hD9C8;
defparam \inst33|LPM_MUX_component|auto_generated|_~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N27
dffeas \inst7|bit6 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode88w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bit6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bit6 .is_wysiwyg = "true";
defparam \inst7|bit6 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N13
dffeas \inst8|bit6 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|bit6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|bit6 .is_wysiwyg = "true";
defparam \inst8|bit6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N26
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~151 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~151_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~150_combout  & ((\inst8|bit6~q ))) # (!\inst33|LPM_MUX_component|auto_generated|_~150_combout  & (\inst7|bit6~q )))) # 
// (!\ARegAddr[1]~input_o  & (\inst33|LPM_MUX_component|auto_generated|_~150_combout ))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~150_combout ),
	.datac(\inst7|bit6~q ),
	.datad(\inst8|bit6~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~151_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~151 .lut_mask = 16'hEC64;
defparam \inst33|LPM_MUX_component|auto_generated|_~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[6]~451 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[6]~451_combout  = (!\ARegAddr[3]~input_o  & ((\ARegAddr[2]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~151_combout ))) # (!\ARegAddr[2]~input_o  & 
// (\inst33|LPM_MUX_component|auto_generated|result_node[6]~580_combout ))))

	.dataa(\ARegAddr[3]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[6]~580_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|_~151_combout ),
	.datad(\ARegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[6]~451_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[6]~451 .lut_mask = 16'h5044;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[6]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[6]~457 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[6]~457_combout  = (!\ARegAddr[4]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|result_node[6]~451_combout ) # ((\ARegAddr[3]~input_o  & 
// \inst33|LPM_MUX_component|auto_generated|result_node[6]~456_combout ))))

	.dataa(\ARegAddr[3]~input_o ),
	.datab(\ARegAddr[4]~input_o ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[6]~456_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[6]~451_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[6]~457_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[6]~457 .lut_mask = 16'h3320;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[6]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[6]~464 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[6]~464_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[6]~458_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[6]~457_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[6]~463_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[6]~458_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[6]~463_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[6]~457_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[6]~464_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[6]~464 .lut_mask = 16'hFFEA;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[6]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N8
cycloneiv_io_ibuf \WRITE_VAL[5]~input (
	.i(WRITE_VAL[5]),
	.ibar(gnd),
	.o(\WRITE_VAL[5]~input_o ));
// synopsys translate_off
defparam \WRITE_VAL[5]~input .bus_hold = "false";
defparam \WRITE_VAL[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y17_N31
dffeas \inst11|bit5 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|bit5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|bit5 .is_wysiwyg = "true";
defparam \inst11|bit5 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N13
dffeas \inst15|bit5 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|bit5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|bit5 .is_wysiwyg = "true";
defparam \inst15|bit5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[5]~469 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[5]~469_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\ARegAddr[2]~input_o  & ((\inst15|bit5~q ))) # (!\ARegAddr[2]~input_o  & (\inst11|bit5~q ))))

	.dataa(\inst11|bit5~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst15|bit5~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[5]~469_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[5]~469 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[5]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N31
dffeas \inst9|bit5 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|bit5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|bit5 .is_wysiwyg = "true";
defparam \inst9|bit5 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N21
dffeas \inst13|bit5 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|bit5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit5 .is_wysiwyg = "true";
defparam \inst13|bit5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[5]~468 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[5]~468_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\ARegAddr[2]~input_o  & ((\inst13|bit5~q ))) # (!\ARegAddr[2]~input_o  & (\inst9|bit5~q ))))

	.dataa(\inst9|bit5~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datac(\inst13|bit5~q ),
	.datad(\ARegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[5]~468_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[5]~468 .lut_mask = 16'hC088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[5]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N11
dffeas \inst10|bit5 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|bit5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|bit5 .is_wysiwyg = "true";
defparam \inst10|bit5 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N9
dffeas \inst14|bit5 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|bit5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|bit5 .is_wysiwyg = "true";
defparam \inst14|bit5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[5]~467 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[5]~467_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\ARegAddr[2]~input_o  & ((\inst14|bit5~q ))) # (!\ARegAddr[2]~input_o  & (\inst10|bit5~q ))))

	.dataa(\inst10|bit5~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.datac(\inst14|bit5~q ),
	.datad(\ARegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[5]~467_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[5]~467 .lut_mask = 16'hC088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[5]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N11
dffeas \inst12|bit5 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|bit5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|bit5 .is_wysiwyg = "true";
defparam \inst12|bit5 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N9
dffeas \inst16|bit5 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|bit5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|bit5 .is_wysiwyg = "true";
defparam \inst16|bit5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[5]~470 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[5]~470_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\ARegAddr[2]~input_o  & ((\inst16|bit5~q ))) # (!\ARegAddr[2]~input_o  & (\inst12|bit5~q ))))

	.dataa(\inst12|bit5~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst16|bit5~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[5]~470_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[5]~470 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[5]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[5]~471 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[5]~471_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[5]~469_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[5]~468_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[5]~467_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[5]~470_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[5]~469_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[5]~468_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[5]~467_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[5]~470_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[5]~471_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[5]~471 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[5]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N15
dffeas \inst3|bit5 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|bit5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|bit5 .is_wysiwyg = "true";
defparam \inst3|bit5 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N21
dffeas \inst2|bit5 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|bit5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|bit5 .is_wysiwyg = "true";
defparam \inst2|bit5 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N21
dffeas \inst4|bit5 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|bit5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|bit5 .is_wysiwyg = "true";
defparam \inst4|bit5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[5]~465 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[5]~465_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o  & ((\inst4|bit5~q ))) # (!\ARegAddr[1]~input_o  & (\inst2|bit5~q ))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst2|bit5~q ),
	.datac(\inst4|bit5~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[5]~465_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[5]~465 .lut_mask = 16'hA088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[5]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N6
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[5]~581 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[5]~581_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[5]~465_combout ) # ((!\ARegAddr[0]~input_o  & (\inst3|bit5~q  & \ARegAddr[1]~input_o )))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst3|bit5~q ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[5]~465_combout ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[5]~581_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[5]~581 .lut_mask = 16'hF4F0;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[5]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N9
dffeas \inst8|bit5 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|bit5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|bit5 .is_wysiwyg = "true";
defparam \inst8|bit5 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N31
dffeas \inst7|bit5 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode88w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bit5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bit5 .is_wysiwyg = "true";
defparam \inst7|bit5 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N9
dffeas \inst6|bit5 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|bit5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|bit5 .is_wysiwyg = "true";
defparam \inst6|bit5 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N11
dffeas \inst5|bit5 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|bit5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|bit5 .is_wysiwyg = "true";
defparam \inst5|bit5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~156 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~156_combout  = (\ARegAddr[1]~input_o  & (\ARegAddr[0]~input_o )) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & (\inst6|bit5~q )) # (!\ARegAddr[0]~input_o  & ((\inst5|bit5~q )))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst6|bit5~q ),
	.datad(\inst5|bit5~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~156_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~156 .lut_mask = 16'hD9C8;
defparam \inst33|LPM_MUX_component|auto_generated|_~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N30
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~157 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~157_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~156_combout  & (\inst8|bit5~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~156_combout  & ((\inst7|bit5~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~156_combout ))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\inst8|bit5~q ),
	.datac(\inst7|bit5~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~156_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~157_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~157 .lut_mask = 16'hDDA0;
defparam \inst33|LPM_MUX_component|auto_generated|_~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N18
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[5]~466 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[5]~466_combout  = (!\ARegAddr[3]~input_o  & ((\ARegAddr[2]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~157_combout ))) # (!\ARegAddr[2]~input_o  & 
// (\inst33|LPM_MUX_component|auto_generated|result_node[5]~581_combout ))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[5]~581_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|_~157_combout ),
	.datad(\ARegAddr[3]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[5]~466_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[5]~466 .lut_mask = 16'h00E4;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[5]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N22
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[5]~472 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[5]~472_combout  = (!\ARegAddr[4]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|result_node[5]~466_combout ) # ((\ARegAddr[3]~input_o  & 
// \inst33|LPM_MUX_component|auto_generated|result_node[5]~471_combout ))))

	.dataa(\ARegAddr[3]~input_o ),
	.datab(\ARegAddr[4]~input_o ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[5]~471_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[5]~466_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[5]~472_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[5]~472 .lut_mask = 16'h3320;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[5]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N27
dffeas \inst21|bit5 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|bit5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|bit5 .is_wysiwyg = "true";
defparam \inst21|bit5 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N1
dffeas \inst35|bit5 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|bit5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|bit5 .is_wysiwyg = "true";
defparam \inst35|bit5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~160 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~160_combout  = (\ARegAddr[0]~input_o  & (((\inst35|bit5~q ) # (\ARegAddr[1]~input_o )))) # (!\ARegAddr[0]~input_o  & (\inst21|bit5~q  & ((!\ARegAddr[1]~input_o ))))

	.dataa(\inst21|bit5~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst35|bit5~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~160_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~160 .lut_mask = 16'hCCE2;
defparam \inst33|LPM_MUX_component|auto_generated|_~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N9
dffeas \inst23|bit5 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|bit5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|bit5 .is_wysiwyg = "true";
defparam \inst23|bit5 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N11
dffeas \inst24|bit5 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|bit5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|bit5 .is_wysiwyg = "true";
defparam \inst24|bit5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~161 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~161_combout  = (\inst33|LPM_MUX_component|auto_generated|_~160_combout  & (((\inst24|bit5~q )) # (!\ARegAddr[1]~input_o ))) # (!\inst33|LPM_MUX_component|auto_generated|_~160_combout  & (\ARegAddr[1]~input_o  & 
// (\inst23|bit5~q )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~160_combout ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst23|bit5~q ),
	.datad(\inst24|bit5~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~161_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~161 .lut_mask = 16'hEA62;
defparam \inst33|LPM_MUX_component|auto_generated|_~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N11
dffeas \inst20|bit5 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|bit5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|bit5 .is_wysiwyg = "true";
defparam \inst20|bit5 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N1
dffeas \inst19|bit5 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|bit5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|bit5 .is_wysiwyg = "true";
defparam \inst19|bit5 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N1
dffeas \inst18|bit5 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|bit5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|bit5 .is_wysiwyg = "true";
defparam \inst18|bit5 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N11
dffeas \inst17|bit5 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|bit5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|bit5 .is_wysiwyg = "true";
defparam \inst17|bit5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~158 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~158_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o ) # ((\inst18|bit5~q )))) # (!\ARegAddr[0]~input_o  & (!\ARegAddr[1]~input_o  & ((\inst17|bit5~q ))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst18|bit5~q ),
	.datad(\inst17|bit5~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~158_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~158 .lut_mask = 16'hB9A8;
defparam \inst33|LPM_MUX_component|auto_generated|_~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~159 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~159_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~158_combout  & (\inst20|bit5~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~158_combout  & ((\inst19|bit5~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~158_combout ))))

	.dataa(\inst20|bit5~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst19|bit5~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~158_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~159_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~159 .lut_mask = 16'hBBC0;
defparam \inst33|LPM_MUX_component|auto_generated|_~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[5]~473 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[5]~473_combout  = (\inst33|LPM_MUX_component|auto_generated|_~161_combout  & ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst33|LPM_MUX_component|auto_generated|_~159_combout )))) # (!\inst33|LPM_MUX_component|auto_generated|_~161_combout  & 
// (\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & ((\inst33|LPM_MUX_component|auto_generated|_~159_combout ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~161_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~159_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[5]~473_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[5]~473 .lut_mask = 16'hECA0;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[5]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N11
dffeas \inst26|bit5 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode321w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|bit5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|bit5 .is_wysiwyg = "true";
defparam \inst26|bit5 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N29
dffeas \inst25|bit5 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode310w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|bit5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|bit5 .is_wysiwyg = "true";
defparam \inst25|bit5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N10
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[5]~476 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[5]~476_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\ARegAddr[0]~input_o  & (\inst26|bit5~q )) # (!\ARegAddr[0]~input_o  & ((\inst25|bit5~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datac(\inst26|bit5~q ),
	.datad(\inst25|bit5~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[5]~476_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[5]~476 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[5]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N27
dffeas \inst31|bit5 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode371w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst31|bit5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst31|bit5 .is_wysiwyg = "true";
defparam \inst31|bit5 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N25
dffeas \inst32|bit5 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode381w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|bit5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|bit5 .is_wysiwyg = "true";
defparam \inst32|bit5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[5]~475 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[5]~475_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\ARegAddr[0]~input_o  & ((\inst32|bit5~q ))) # (!\ARegAddr[0]~input_o  & (\inst31|bit5~q ))))

	.dataa(\inst31|bit5~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst32|bit5~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[5]~475_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[5]~475 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[5]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N27
dffeas \inst29|bit5 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode351w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst29|bit5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst29|bit5 .is_wysiwyg = "true";
defparam \inst29|bit5 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N25
dffeas \inst30|bit5 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode361w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst30|bit5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst30|bit5 .is_wysiwyg = "true";
defparam \inst30|bit5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[5]~474 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[5]~474_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\ARegAddr[0]~input_o  & ((\inst30|bit5~q ))) # (!\ARegAddr[0]~input_o  & (\inst29|bit5~q ))))

	.dataa(\inst29|bit5~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst30|bit5~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[5]~474_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[5]~474 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[5]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N31
dffeas \inst28|bit5 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode341w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst28|bit5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst28|bit5 .is_wysiwyg = "true";
defparam \inst28|bit5 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N25
dffeas \inst27|bit5 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode331w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst27|bit5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst27|bit5 .is_wysiwyg = "true";
defparam \inst27|bit5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N30
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[5]~477 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[5]~477_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\ARegAddr[0]~input_o  & (\inst28|bit5~q )) # (!\ARegAddr[0]~input_o  & ((\inst27|bit5~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst28|bit5~q ),
	.datad(\inst27|bit5~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[5]~477_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[5]~477 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[5]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N2
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[5]~478 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[5]~478_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[5]~476_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[5]~475_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[5]~474_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[5]~477_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[5]~476_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[5]~475_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[5]~474_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[5]~477_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[5]~478_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[5]~478 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[5]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[5]~479 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[5]~479_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[5]~472_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[5]~473_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[5]~478_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[5]~472_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[5]~473_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[5]~478_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[5]~479_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[5]~479 .lut_mask = 16'hFEEE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[5]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y12_N1
cycloneiv_io_ibuf \WRITE_VAL[4]~input (
	.i(WRITE_VAL[4]),
	.ibar(gnd),
	.o(\WRITE_VAL[4]~input_o ));
// synopsys translate_off
defparam \WRITE_VAL[4]~input .bus_hold = "false";
defparam \WRITE_VAL[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y22_N31
dffeas \inst32|bit4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode381w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|bit4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|bit4 .is_wysiwyg = "true";
defparam \inst32|bit4 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y22_N17
dffeas \inst31|bit4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode371w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst31|bit4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst31|bit4 .is_wysiwyg = "true";
defparam \inst31|bit4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N30
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[4]~490 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[4]~490_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\ARegAddr[0]~input_o  & (\inst32|bit4~q )) # (!\ARegAddr[0]~input_o  & ((\inst31|bit4~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datac(\inst32|bit4~q ),
	.datad(\inst31|bit4~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[4]~490_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[4]~490 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[4]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N25
dffeas \inst26|bit4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode321w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|bit4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|bit4 .is_wysiwyg = "true";
defparam \inst26|bit4 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N19
dffeas \inst25|bit4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode310w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|bit4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|bit4 .is_wysiwyg = "true";
defparam \inst25|bit4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[4]~491 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[4]~491_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\ARegAddr[0]~input_o  & (\inst26|bit4~q )) # (!\ARegAddr[0]~input_o  & ((\inst25|bit4~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst26|bit4~q ),
	.datad(\inst25|bit4~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[4]~491_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[4]~491 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[4]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N15
dffeas \inst27|bit4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode331w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst27|bit4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst27|bit4 .is_wysiwyg = "true";
defparam \inst27|bit4 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N29
dffeas \inst28|bit4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode341w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst28|bit4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst28|bit4 .is_wysiwyg = "true";
defparam \inst28|bit4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[4]~492 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[4]~492_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\ARegAddr[0]~input_o  & ((\inst28|bit4~q ))) # (!\ARegAddr[0]~input_o  & (\inst27|bit4~q ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datab(\inst27|bit4~q ),
	.datac(\inst28|bit4~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[4]~492_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[4]~492 .lut_mask = 16'hA088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[4]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N7
dffeas \inst29|bit4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode351w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst29|bit4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst29|bit4 .is_wysiwyg = "true";
defparam \inst29|bit4 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N29
dffeas \inst30|bit4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode361w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst30|bit4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst30|bit4 .is_wysiwyg = "true";
defparam \inst30|bit4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[4]~489 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[4]~489_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\ARegAddr[0]~input_o  & ((\inst30|bit4~q ))) # (!\ARegAddr[0]~input_o  & (\inst29|bit4~q ))))

	.dataa(\inst29|bit4~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst30|bit4~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[4]~489_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[4]~489 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[4]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[4]~493 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[4]~493_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[4]~490_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[4]~491_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[4]~492_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[4]~489_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[4]~490_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[4]~491_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[4]~492_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[4]~489_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[4]~493_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[4]~493 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[4]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N15
dffeas \inst12|bit4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|bit4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|bit4 .is_wysiwyg = "true";
defparam \inst12|bit4 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N21
dffeas \inst16|bit4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|bit4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|bit4 .is_wysiwyg = "true";
defparam \inst16|bit4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[4]~485 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[4]~485_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\ARegAddr[2]~input_o  & ((\inst16|bit4~q ))) # (!\ARegAddr[2]~input_o  & (\inst12|bit4~q ))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst12|bit4~q ),
	.datac(\inst16|bit4~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[4]~485_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[4]~485 .lut_mask = 16'hE400;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[4]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N11
dffeas \inst11|bit4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|bit4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|bit4 .is_wysiwyg = "true";
defparam \inst11|bit4 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N17
dffeas \inst15|bit4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|bit4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|bit4 .is_wysiwyg = "true";
defparam \inst15|bit4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[4]~484 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[4]~484_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\ARegAddr[2]~input_o  & ((\inst15|bit4~q ))) # (!\ARegAddr[2]~input_o  & (\inst11|bit4~q ))))

	.dataa(\inst11|bit4~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst15|bit4~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[4]~484_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[4]~484 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[4]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N17
dffeas \inst13|bit4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|bit4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit4 .is_wysiwyg = "true";
defparam \inst13|bit4 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N19
dffeas \inst9|bit4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|bit4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|bit4 .is_wysiwyg = "true";
defparam \inst9|bit4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[4]~483 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[4]~483_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\ARegAddr[2]~input_o  & (\inst13|bit4~q )) # (!\ARegAddr[2]~input_o  & ((\inst9|bit4~q )))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datac(\inst13|bit4~q ),
	.datad(\inst9|bit4~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[4]~483_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[4]~483 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[4]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N23
dffeas \inst10|bit4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|bit4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|bit4 .is_wysiwyg = "true";
defparam \inst10|bit4 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N29
dffeas \inst14|bit4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|bit4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|bit4 .is_wysiwyg = "true";
defparam \inst14|bit4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[4]~482 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[4]~482_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\ARegAddr[2]~input_o  & ((\inst14|bit4~q ))) # (!\ARegAddr[2]~input_o  & (\inst10|bit4~q ))))

	.dataa(\inst10|bit4~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.datac(\inst14|bit4~q ),
	.datad(\ARegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[4]~482_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[4]~482 .lut_mask = 16'hC088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[4]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[4]~486 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[4]~486_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[4]~485_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[4]~484_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[4]~483_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[4]~482_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[4]~485_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[4]~484_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[4]~483_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[4]~482_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[4]~486_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[4]~486 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[4]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N19
dffeas \inst3|bit4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|bit4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|bit4 .is_wysiwyg = "true";
defparam \inst3|bit4 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N23
dffeas \inst4|bit4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|bit4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|bit4 .is_wysiwyg = "true";
defparam \inst4|bit4 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N17
dffeas \inst2|bit4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|bit4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|bit4 .is_wysiwyg = "true";
defparam \inst2|bit4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N22
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[4]~480 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[4]~480_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o  & (\inst4|bit4~q )) # (!\ARegAddr[1]~input_o  & ((\inst2|bit4~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst4|bit4~q ),
	.datad(\inst2|bit4~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[4]~480_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[4]~480 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[4]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N30
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[4]~582 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[4]~582_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[4]~480_combout ) # ((!\ARegAddr[0]~input_o  & (\inst3|bit4~q  & \ARegAddr[1]~input_o )))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst3|bit4~q ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[4]~480_combout ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[4]~582_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[4]~582 .lut_mask = 16'hF4F0;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[4]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N5
dffeas \inst8|bit4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|bit4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|bit4 .is_wysiwyg = "true";
defparam \inst8|bit4 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N11
dffeas \inst7|bit4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode88w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bit4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bit4 .is_wysiwyg = "true";
defparam \inst7|bit4 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N13
dffeas \inst6|bit4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|bit4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|bit4 .is_wysiwyg = "true";
defparam \inst6|bit4 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N15
dffeas \inst5|bit4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|bit4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|bit4 .is_wysiwyg = "true";
defparam \inst5|bit4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~162 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~162_combout  = (\ARegAddr[1]~input_o  & (\ARegAddr[0]~input_o )) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & (\inst6|bit4~q )) # (!\ARegAddr[0]~input_o  & ((\inst5|bit4~q )))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst6|bit4~q ),
	.datad(\inst5|bit4~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~162_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~162 .lut_mask = 16'hD9C8;
defparam \inst33|LPM_MUX_component|auto_generated|_~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~163 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~163_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~162_combout  & (\inst8|bit4~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~162_combout  & ((\inst7|bit4~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~162_combout ))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\inst8|bit4~q ),
	.datac(\inst7|bit4~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~162_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~163_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~163 .lut_mask = 16'hDDA0;
defparam \inst33|LPM_MUX_component|auto_generated|_~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[4]~481 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[4]~481_combout  = (!\ARegAddr[3]~input_o  & ((\ARegAddr[2]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~163_combout ))) # (!\ARegAddr[2]~input_o  & 
// (\inst33|LPM_MUX_component|auto_generated|result_node[4]~582_combout ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[4]~582_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~163_combout ),
	.datac(\ARegAddr[2]~input_o ),
	.datad(\ARegAddr[3]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[4]~481_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[4]~481 .lut_mask = 16'h00CA;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[4]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[4]~487 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[4]~487_combout  = (!\ARegAddr[4]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|result_node[4]~481_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[4]~486_combout  & 
// \ARegAddr[3]~input_o ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[4]~486_combout ),
	.datab(\ARegAddr[3]~input_o ),
	.datac(\ARegAddr[4]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[4]~481_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[4]~487_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[4]~487 .lut_mask = 16'h0F08;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[4]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N15
dffeas \inst17|bit4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|bit4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|bit4 .is_wysiwyg = "true";
defparam \inst17|bit4 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N13
dffeas \inst18|bit4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|bit4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|bit4 .is_wysiwyg = "true";
defparam \inst18|bit4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~164 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~164_combout  = (\ARegAddr[1]~input_o  & (((\ARegAddr[0]~input_o )))) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & ((\inst18|bit4~q ))) # (!\ARegAddr[0]~input_o  & (\inst17|bit4~q ))))

	.dataa(\inst17|bit4~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst18|bit4~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~164_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~164 .lut_mask = 16'hFC22;
defparam \inst33|LPM_MUX_component|auto_generated|_~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N13
dffeas \inst19|bit4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|bit4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|bit4 .is_wysiwyg = "true";
defparam \inst19|bit4 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N7
dffeas \inst20|bit4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|bit4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|bit4 .is_wysiwyg = "true";
defparam \inst20|bit4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~165 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~165_combout  = (\inst33|LPM_MUX_component|auto_generated|_~164_combout  & (((\inst20|bit4~q )) # (!\ARegAddr[1]~input_o ))) # (!\inst33|LPM_MUX_component|auto_generated|_~164_combout  & (\ARegAddr[1]~input_o  & 
// (\inst19|bit4~q )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~164_combout ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst19|bit4~q ),
	.datad(\inst20|bit4~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~165_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~165 .lut_mask = 16'hEA62;
defparam \inst33|LPM_MUX_component|auto_generated|_~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N23
dffeas \inst24|bit4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|bit4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|bit4 .is_wysiwyg = "true";
defparam \inst24|bit4 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N29
dffeas \inst23|bit4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|bit4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|bit4 .is_wysiwyg = "true";
defparam \inst23|bit4 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N7
dffeas \inst21|bit4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|bit4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|bit4 .is_wysiwyg = "true";
defparam \inst21|bit4 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N5
dffeas \inst35|bit4 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|bit4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|bit4 .is_wysiwyg = "true";
defparam \inst35|bit4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~166 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~166_combout  = (\ARegAddr[0]~input_o  & (((\inst35|bit4~q ) # (\ARegAddr[1]~input_o )))) # (!\ARegAddr[0]~input_o  & (\inst21|bit4~q  & ((!\ARegAddr[1]~input_o ))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst21|bit4~q ),
	.datac(\inst35|bit4~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~166_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~166 .lut_mask = 16'hAAE4;
defparam \inst33|LPM_MUX_component|auto_generated|_~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~167 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~167_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~166_combout  & (\inst24|bit4~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~166_combout  & ((\inst23|bit4~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~166_combout ))))

	.dataa(\inst24|bit4~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst23|bit4~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~166_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~167_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~167 .lut_mask = 16'hBBC0;
defparam \inst33|LPM_MUX_component|auto_generated|_~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[4]~488 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[4]~488_combout  = (\inst33|LPM_MUX_component|auto_generated|_~165_combout  & ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|_~167_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout )))) # (!\inst33|LPM_MUX_component|auto_generated|_~165_combout  & (\inst33|LPM_MUX_component|auto_generated|_~167_combout  & 
// (\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~165_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~167_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[4]~488_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[4]~488 .lut_mask = 16'hEAC0;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[4]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[4]~494 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[4]~494_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[4]~487_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[4]~488_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[4]~493_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[4]~493_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[4]~487_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[4]~488_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[4]~494_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[4]~494 .lut_mask = 16'hFFF8;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[4]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N1
cycloneiv_io_ibuf \WRITE_VAL[3]~input (
	.i(WRITE_VAL[3]),
	.ibar(gnd),
	.o(\WRITE_VAL[3]~input_o ));
// synopsys translate_off
defparam \WRITE_VAL[3]~input .bus_hold = "false";
defparam \WRITE_VAL[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y21_N11
dffeas \inst28|bit3 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode341w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst28|bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst28|bit3 .is_wysiwyg = "true";
defparam \inst28|bit3 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N21
dffeas \inst27|bit3 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode331w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst27|bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst27|bit3 .is_wysiwyg = "true";
defparam \inst27|bit3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N10
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[3]~507 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[3]~507_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\ARegAddr[0]~input_o  & (\inst28|bit3~q )) # (!\ARegAddr[0]~input_o  & ((\inst27|bit3~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst28|bit3~q ),
	.datad(\inst27|bit3~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[3]~507_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[3]~507 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[3]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N31
dffeas \inst31|bit3 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode371w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst31|bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst31|bit3 .is_wysiwyg = "true";
defparam \inst31|bit3 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N21
dffeas \inst32|bit3 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode381w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|bit3 .is_wysiwyg = "true";
defparam \inst32|bit3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[3]~505 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[3]~505_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\ARegAddr[0]~input_o  & ((\inst32|bit3~q ))) # (!\ARegAddr[0]~input_o  & (\inst31|bit3~q ))))

	.dataa(\inst31|bit3~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst32|bit3~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[3]~505_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[3]~505 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[3]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N19
dffeas \inst29|bit3 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode351w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst29|bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst29|bit3 .is_wysiwyg = "true";
defparam \inst29|bit3 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N9
dffeas \inst30|bit3 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode361w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst30|bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst30|bit3 .is_wysiwyg = "true";
defparam \inst30|bit3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[3]~504 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[3]~504_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\ARegAddr[0]~input_o  & ((\inst30|bit3~q ))) # (!\ARegAddr[0]~input_o  & (\inst29|bit3~q ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datab(\inst29|bit3~q ),
	.datac(\inst30|bit3~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[3]~504_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[3]~504 .lut_mask = 16'hA088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[3]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N15
dffeas \inst25|bit3 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode310w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|bit3 .is_wysiwyg = "true";
defparam \inst25|bit3 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y22_N29
dffeas \inst26|bit3 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode321w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|bit3 .is_wysiwyg = "true";
defparam \inst26|bit3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[3]~506 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[3]~506_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\ARegAddr[0]~input_o  & ((\inst26|bit3~q ))) # (!\ARegAddr[0]~input_o  & (\inst25|bit3~q ))))

	.dataa(\inst25|bit3~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst26|bit3~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[3]~506_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[3]~506 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[3]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[3]~508 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[3]~508_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[3]~507_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[3]~505_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[3]~504_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[3]~506_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[3]~507_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[3]~505_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[3]~504_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[3]~506_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[3]~508_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[3]~508 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[3]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N9
dffeas \inst11|bit3 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|bit3 .is_wysiwyg = "true";
defparam \inst11|bit3 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N31
dffeas \inst15|bit3 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|bit3 .is_wysiwyg = "true";
defparam \inst15|bit3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N30
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[3]~499 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[3]~499_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\ARegAddr[2]~input_o  & ((\inst15|bit3~q ))) # (!\ARegAddr[2]~input_o  & (\inst11|bit3~q ))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst11|bit3~q ),
	.datac(\inst15|bit3~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[3]~499_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[3]~499 .lut_mask = 16'hE400;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[3]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N27
dffeas \inst12|bit3 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|bit3 .is_wysiwyg = "true";
defparam \inst12|bit3 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N1
dffeas \inst16|bit3 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|bit3 .is_wysiwyg = "true";
defparam \inst16|bit3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[3]~500 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[3]~500_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\ARegAddr[2]~input_o  & ((\inst16|bit3~q ))) # (!\ARegAddr[2]~input_o  & (\inst12|bit3~q ))))

	.dataa(\inst12|bit3~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst16|bit3~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[3]~500_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[3]~500 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[3]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N1
dffeas \inst14|bit3 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|bit3 .is_wysiwyg = "true";
defparam \inst14|bit3 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N3
dffeas \inst10|bit3 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|bit3 .is_wysiwyg = "true";
defparam \inst10|bit3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[3]~497 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[3]~497_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\ARegAddr[2]~input_o  & (\inst14|bit3~q )) # (!\ARegAddr[2]~input_o  & ((\inst10|bit3~q )))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.datac(\inst14|bit3~q ),
	.datad(\inst10|bit3~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[3]~497_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[3]~497 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[3]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N9
dffeas \inst9|bit3 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|bit3 .is_wysiwyg = "true";
defparam \inst9|bit3 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N31
dffeas \inst13|bit3 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit3 .is_wysiwyg = "true";
defparam \inst13|bit3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[3]~498 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[3]~498_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\ARegAddr[2]~input_o  & ((\inst13|bit3~q ))) # (!\ARegAddr[2]~input_o  & (\inst9|bit3~q ))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst9|bit3~q ),
	.datac(\inst13|bit3~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[3]~498_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[3]~498 .lut_mask = 16'hE400;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[3]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[3]~501 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[3]~501_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[3]~499_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[3]~500_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[3]~497_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[3]~498_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[3]~499_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[3]~500_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[3]~497_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[3]~498_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[3]~501_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[3]~501 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[3]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N31
dffeas \inst3|bit3 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|bit3 .is_wysiwyg = "true";
defparam \inst3|bit3 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N9
dffeas \inst4|bit3 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|bit3 .is_wysiwyg = "true";
defparam \inst4|bit3 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N13
dffeas \inst2|bit3 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|bit3 .is_wysiwyg = "true";
defparam \inst2|bit3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[3]~495 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[3]~495_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o  & (\inst4|bit3~q )) # (!\ARegAddr[1]~input_o  & ((\inst2|bit3~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst4|bit3~q ),
	.datad(\inst2|bit3~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[3]~495_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[3]~495 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[3]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[3]~583 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[3]~583_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[3]~495_combout ) # ((\inst3|bit3~q  & (\ARegAddr[1]~input_o  & !\ARegAddr[0]~input_o )))

	.dataa(\inst3|bit3~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[3]~495_combout ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[3]~583_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[3]~583 .lut_mask = 16'hF0F8;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[3]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N25
dffeas \inst6|bit3 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|bit3 .is_wysiwyg = "true";
defparam \inst6|bit3 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N19
dffeas \inst5|bit3 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|bit3 .is_wysiwyg = "true";
defparam \inst5|bit3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~168 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~168_combout  = (\ARegAddr[1]~input_o  & (\ARegAddr[0]~input_o )) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & (\inst6|bit3~q )) # (!\ARegAddr[0]~input_o  & ((\inst5|bit3~q )))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst6|bit3~q ),
	.datad(\inst5|bit3~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~168_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~168 .lut_mask = 16'hD9C8;
defparam \inst33|LPM_MUX_component|auto_generated|_~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N23
dffeas \inst7|bit3 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode88w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bit3 .is_wysiwyg = "true";
defparam \inst7|bit3 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N1
dffeas \inst8|bit3 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|bit3 .is_wysiwyg = "true";
defparam \inst8|bit3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N22
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~169 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~169_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~168_combout  & ((\inst8|bit3~q ))) # (!\inst33|LPM_MUX_component|auto_generated|_~168_combout  & (\inst7|bit3~q )))) # 
// (!\ARegAddr[1]~input_o  & (\inst33|LPM_MUX_component|auto_generated|_~168_combout ))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~168_combout ),
	.datac(\inst7|bit3~q ),
	.datad(\inst8|bit3~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~169_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~169 .lut_mask = 16'hEC64;
defparam \inst33|LPM_MUX_component|auto_generated|_~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[3]~496 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[3]~496_combout  = (!\ARegAddr[3]~input_o  & ((\ARegAddr[2]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~169_combout ))) # (!\ARegAddr[2]~input_o  & 
// (\inst33|LPM_MUX_component|auto_generated|result_node[3]~583_combout ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[3]~583_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~169_combout ),
	.datac(\ARegAddr[2]~input_o ),
	.datad(\ARegAddr[3]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[3]~496_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[3]~496 .lut_mask = 16'h00CA;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[3]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[3]~502 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[3]~502_combout  = (!\ARegAddr[4]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|result_node[3]~496_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[3]~501_combout  & 
// \ARegAddr[3]~input_o ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[3]~501_combout ),
	.datab(\ARegAddr[3]~input_o ),
	.datac(\ARegAddr[4]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[3]~496_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[3]~502_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[3]~502 .lut_mask = 16'h0F08;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[3]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N17
dffeas \inst35|bit3 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|bit3 .is_wysiwyg = "true";
defparam \inst35|bit3 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N11
dffeas \inst21|bit3 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|bit3 .is_wysiwyg = "true";
defparam \inst21|bit3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~172 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~172_combout  = (\ARegAddr[1]~input_o  & (\ARegAddr[0]~input_o )) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & (\inst35|bit3~q )) # (!\ARegAddr[0]~input_o  & ((\inst21|bit3~q )))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst35|bit3~q ),
	.datad(\inst21|bit3~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~172_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~172 .lut_mask = 16'hD9C8;
defparam \inst33|LPM_MUX_component|auto_generated|_~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N1
dffeas \inst23|bit3 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|bit3 .is_wysiwyg = "true";
defparam \inst23|bit3 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N11
dffeas \inst24|bit3 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|bit3 .is_wysiwyg = "true";
defparam \inst24|bit3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~173 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~173_combout  = (\inst33|LPM_MUX_component|auto_generated|_~172_combout  & (((\inst24|bit3~q )) # (!\ARegAddr[1]~input_o ))) # (!\inst33|LPM_MUX_component|auto_generated|_~172_combout  & (\ARegAddr[1]~input_o  & 
// (\inst23|bit3~q )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~172_combout ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst23|bit3~q ),
	.datad(\inst24|bit3~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~173_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~173 .lut_mask = 16'hEA62;
defparam \inst33|LPM_MUX_component|auto_generated|_~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N27
dffeas \inst17|bit3 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|bit3 .is_wysiwyg = "true";
defparam \inst17|bit3 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N17
dffeas \inst18|bit3 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|bit3 .is_wysiwyg = "true";
defparam \inst18|bit3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~170 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~170_combout  = (\ARegAddr[1]~input_o  & (((\ARegAddr[0]~input_o )))) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & ((\inst18|bit3~q ))) # (!\ARegAddr[0]~input_o  & (\inst17|bit3~q ))))

	.dataa(\inst17|bit3~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst18|bit3~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~170_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~170 .lut_mask = 16'hFC22;
defparam \inst33|LPM_MUX_component|auto_generated|_~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N19
dffeas \inst20|bit3 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|bit3 .is_wysiwyg = "true";
defparam \inst20|bit3 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N25
dffeas \inst19|bit3 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|bit3 .is_wysiwyg = "true";
defparam \inst19|bit3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~171 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~171_combout  = (\inst33|LPM_MUX_component|auto_generated|_~170_combout  & ((\inst20|bit3~q ) # ((!\ARegAddr[1]~input_o )))) # (!\inst33|LPM_MUX_component|auto_generated|_~170_combout  & (((\inst19|bit3~q  & 
// \ARegAddr[1]~input_o ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~170_combout ),
	.datab(\inst20|bit3~q ),
	.datac(\inst19|bit3~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~171_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~171 .lut_mask = 16'hD8AA;
defparam \inst33|LPM_MUX_component|auto_generated|_~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[3]~503 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[3]~503_combout  = (\inst33|LPM_MUX_component|auto_generated|_~173_combout  & ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|_~171_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout )))) # (!\inst33|LPM_MUX_component|auto_generated|_~173_combout  & (\inst33|LPM_MUX_component|auto_generated|_~171_combout  & 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~173_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~171_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[3]~503_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[3]~503 .lut_mask = 16'hECA0;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[3]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[3]~509 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[3]~509_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[3]~502_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[3]~503_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[3]~508_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[3]~508_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[3]~502_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[3]~503_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[3]~509_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[3]~509 .lut_mask = 16'hFFF8;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[3]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cycloneiv_io_ibuf \WRITE_VAL[2]~input (
	.i(WRITE_VAL[2]),
	.ibar(gnd),
	.o(\WRITE_VAL[2]~input_o ));
// synopsys translate_off
defparam \WRITE_VAL[2]~input .bus_hold = "false";
defparam \WRITE_VAL[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y18_N31
dffeas \inst24|bit2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|bit2 .is_wysiwyg = "true";
defparam \inst24|bit2 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N21
dffeas \inst23|bit2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|bit2 .is_wysiwyg = "true";
defparam \inst23|bit2 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N25
dffeas \inst35|bit2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|bit2 .is_wysiwyg = "true";
defparam \inst35|bit2 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N19
dffeas \inst21|bit2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|bit2 .is_wysiwyg = "true";
defparam \inst21|bit2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~178 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~178_combout  = (\ARegAddr[1]~input_o  & (\ARegAddr[0]~input_o )) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & (\inst35|bit2~q )) # (!\ARegAddr[0]~input_o  & ((\inst21|bit2~q )))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst35|bit2~q ),
	.datad(\inst21|bit2~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~178_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~178 .lut_mask = 16'hD9C8;
defparam \inst33|LPM_MUX_component|auto_generated|_~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~179 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~179_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~178_combout  & (\inst24|bit2~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~178_combout  & ((\inst23|bit2~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~178_combout ))))

	.dataa(\inst24|bit2~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst23|bit2~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~178_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~179_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~179 .lut_mask = 16'hBBC0;
defparam \inst33|LPM_MUX_component|auto_generated|_~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N5
dffeas \inst18|bit2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|bit2 .is_wysiwyg = "true";
defparam \inst18|bit2 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N23
dffeas \inst17|bit2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|bit2 .is_wysiwyg = "true";
defparam \inst17|bit2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~176 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~176_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o ) # ((\inst18|bit2~q )))) # (!\ARegAddr[0]~input_o  & (!\ARegAddr[1]~input_o  & ((\inst17|bit2~q ))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst18|bit2~q ),
	.datad(\inst17|bit2~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~176_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~176 .lut_mask = 16'hB9A8;
defparam \inst33|LPM_MUX_component|auto_generated|_~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N9
dffeas \inst19|bit2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|bit2 .is_wysiwyg = "true";
defparam \inst19|bit2 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y25_N19
dffeas \inst20|bit2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|bit2 .is_wysiwyg = "true";
defparam \inst20|bit2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~177 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~177_combout  = (\inst33|LPM_MUX_component|auto_generated|_~176_combout  & (((\inst20|bit2~q )) # (!\ARegAddr[1]~input_o ))) # (!\inst33|LPM_MUX_component|auto_generated|_~176_combout  & (\ARegAddr[1]~input_o  & 
// (\inst19|bit2~q )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~176_combout ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst19|bit2~q ),
	.datad(\inst20|bit2~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~177_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~177 .lut_mask = 16'hEA62;
defparam \inst33|LPM_MUX_component|auto_generated|_~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[2]~518 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[2]~518_combout  = (\inst33|LPM_MUX_component|auto_generated|_~179_combout  & ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|_~177_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout )))) # (!\inst33|LPM_MUX_component|auto_generated|_~179_combout  & (((\inst33|LPM_MUX_component|auto_generated|_~177_combout  & 
// \inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~179_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|_~177_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[2]~518_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[2]~518 .lut_mask = 16'hF888;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[2]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N23
dffeas \inst29|bit2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode351w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst29|bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst29|bit2 .is_wysiwyg = "true";
defparam \inst29|bit2 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N13
dffeas \inst30|bit2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode361w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst30|bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst30|bit2 .is_wysiwyg = "true";
defparam \inst30|bit2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[2]~519 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[2]~519_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\ARegAddr[0]~input_o  & ((\inst30|bit2~q ))) # (!\ARegAddr[0]~input_o  & (\inst29|bit2~q ))))

	.dataa(\inst29|bit2~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst30|bit2~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[2]~519_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[2]~519 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[2]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N21
dffeas \inst26|bit2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode321w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|bit2 .is_wysiwyg = "true";
defparam \inst26|bit2 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N31
dffeas \inst25|bit2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode310w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|bit2 .is_wysiwyg = "true";
defparam \inst25|bit2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[2]~521 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[2]~521_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\ARegAddr[0]~input_o  & (\inst26|bit2~q )) # (!\ARegAddr[0]~input_o  & ((\inst25|bit2~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst26|bit2~q ),
	.datad(\inst25|bit2~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[2]~521_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[2]~521 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[2]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N9
dffeas \inst32|bit2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode381w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|bit2 .is_wysiwyg = "true";
defparam \inst32|bit2 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N3
dffeas \inst31|bit2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode371w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst31|bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst31|bit2 .is_wysiwyg = "true";
defparam \inst31|bit2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[2]~520 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[2]~520_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\ARegAddr[0]~input_o  & (\inst32|bit2~q )) # (!\ARegAddr[0]~input_o  & ((\inst31|bit2~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst32|bit2~q ),
	.datad(\inst31|bit2~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[2]~520_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[2]~520 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[2]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N21
dffeas \inst28|bit2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode341w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst28|bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst28|bit2 .is_wysiwyg = "true";
defparam \inst28|bit2 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y22_N15
dffeas \inst27|bit2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode331w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst27|bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst27|bit2 .is_wysiwyg = "true";
defparam \inst27|bit2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[2]~522 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[2]~522_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\ARegAddr[0]~input_o  & (\inst28|bit2~q )) # (!\ARegAddr[0]~input_o  & ((\inst27|bit2~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst28|bit2~q ),
	.datad(\inst27|bit2~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[2]~522_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[2]~522 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[2]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[2]~523 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[2]~523_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[2]~519_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[2]~521_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[2]~520_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[2]~522_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[2]~519_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[2]~521_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[2]~520_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[2]~522_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[2]~523_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[2]~523 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[2]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N27
dffeas \inst4|bit2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|bit2 .is_wysiwyg = "true";
defparam \inst4|bit2 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N17
dffeas \inst2|bit2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|bit2 .is_wysiwyg = "true";
defparam \inst2|bit2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N26
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[2]~510 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[2]~510_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o  & (\inst4|bit2~q )) # (!\ARegAddr[1]~input_o  & ((\inst2|bit2~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst4|bit2~q ),
	.datad(\inst2|bit2~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[2]~510_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[2]~510 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[2]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N27
dffeas \inst3|bit2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|bit2 .is_wysiwyg = "true";
defparam \inst3|bit2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[2]~584 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[2]~584_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[2]~510_combout ) # ((!\ARegAddr[0]~input_o  & (\inst3|bit2~q  & \ARegAddr[1]~input_o )))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[2]~510_combout ),
	.datac(\inst3|bit2~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[2]~584_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[2]~584 .lut_mask = 16'hDCCC;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[2]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N15
dffeas \inst5|bit2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|bit2 .is_wysiwyg = "true";
defparam \inst5|bit2 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N29
dffeas \inst6|bit2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|bit2 .is_wysiwyg = "true";
defparam \inst6|bit2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~174 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~174_combout  = (\ARegAddr[1]~input_o  & (((\ARegAddr[0]~input_o )))) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & ((\inst6|bit2~q ))) # (!\ARegAddr[0]~input_o  & (\inst5|bit2~q ))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\inst5|bit2~q ),
	.datac(\inst6|bit2~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~174_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~174 .lut_mask = 16'hFA44;
defparam \inst33|LPM_MUX_component|auto_generated|_~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N21
dffeas \inst8|bit2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|bit2 .is_wysiwyg = "true";
defparam \inst8|bit2 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N19
dffeas \inst7|bit2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode88w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bit2 .is_wysiwyg = "true";
defparam \inst7|bit2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N18
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~175 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~175_combout  = (\inst33|LPM_MUX_component|auto_generated|_~174_combout  & ((\inst8|bit2~q ) # ((!\ARegAddr[1]~input_o )))) # (!\inst33|LPM_MUX_component|auto_generated|_~174_combout  & (((\inst7|bit2~q  & 
// \ARegAddr[1]~input_o ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~174_combout ),
	.datab(\inst8|bit2~q ),
	.datac(\inst7|bit2~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~175_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~175 .lut_mask = 16'hD8AA;
defparam \inst33|LPM_MUX_component|auto_generated|_~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[2]~511 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[2]~511_combout  = (!\ARegAddr[3]~input_o  & ((\ARegAddr[2]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~175_combout ))) # (!\ARegAddr[2]~input_o  & 
// (\inst33|LPM_MUX_component|auto_generated|result_node[2]~584_combout ))))

	.dataa(\ARegAddr[3]~input_o ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[2]~584_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~175_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[2]~511_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[2]~511 .lut_mask = 16'h5410;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[2]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N13
dffeas \inst13|bit2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit2 .is_wysiwyg = "true";
defparam \inst13|bit2 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N15
dffeas \inst9|bit2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|bit2 .is_wysiwyg = "true";
defparam \inst9|bit2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[2]~513 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[2]~513_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\ARegAddr[2]~input_o  & (\inst13|bit2~q )) # (!\ARegAddr[2]~input_o  & ((\inst9|bit2~q )))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datac(\inst13|bit2~q ),
	.datad(\inst9|bit2~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[2]~513_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[2]~513 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[2]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N23
dffeas \inst11|bit2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|bit2 .is_wysiwyg = "true";
defparam \inst11|bit2 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N21
dffeas \inst15|bit2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|bit2 .is_wysiwyg = "true";
defparam \inst15|bit2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[2]~514 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[2]~514_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\ARegAddr[2]~input_o  & ((\inst15|bit2~q ))) # (!\ARegAddr[2]~input_o  & (\inst11|bit2~q ))))

	.dataa(\inst11|bit2~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst15|bit2~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[2]~514_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[2]~514 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[2]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N31
dffeas \inst10|bit2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|bit2 .is_wysiwyg = "true";
defparam \inst10|bit2 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N13
dffeas \inst14|bit2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|bit2 .is_wysiwyg = "true";
defparam \inst14|bit2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[2]~512 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[2]~512_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\ARegAddr[2]~input_o  & ((\inst14|bit2~q ))) # (!\ARegAddr[2]~input_o  & (\inst10|bit2~q ))))

	.dataa(\inst10|bit2~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.datac(\inst14|bit2~q ),
	.datad(\ARegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[2]~512_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[2]~512 .lut_mask = 16'hC088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[2]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N27
dffeas \inst12|bit2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|bit2 .is_wysiwyg = "true";
defparam \inst12|bit2 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y18_N17
dffeas \inst16|bit2 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|bit2 .is_wysiwyg = "true";
defparam \inst16|bit2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[2]~515 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[2]~515_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\ARegAddr[2]~input_o  & ((\inst16|bit2~q ))) # (!\ARegAddr[2]~input_o  & (\inst12|bit2~q ))))

	.dataa(\inst12|bit2~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst16|bit2~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[2]~515_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[2]~515 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[2]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[2]~516 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[2]~516_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[2]~513_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[2]~514_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[2]~512_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[2]~515_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[2]~513_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[2]~514_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[2]~512_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[2]~515_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[2]~516_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[2]~516 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[2]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[2]~517 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[2]~517_combout  = (!\ARegAddr[4]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|result_node[2]~511_combout ) # ((\ARegAddr[3]~input_o  & 
// \inst33|LPM_MUX_component|auto_generated|result_node[2]~516_combout ))))

	.dataa(\ARegAddr[3]~input_o ),
	.datab(\ARegAddr[4]~input_o ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[2]~511_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[2]~516_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[2]~517_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[2]~517 .lut_mask = 16'h3230;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[2]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[2]~524 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[2]~524_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[2]~518_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[2]~517_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[2]~523_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[2]~518_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[2]~523_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[2]~517_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[2]~524_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[2]~524 .lut_mask = 16'hFFEA;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[2]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cycloneiv_io_ibuf \WRITE_VAL[1]~input (
	.i(WRITE_VAL[1]),
	.ibar(gnd),
	.o(\WRITE_VAL[1]~input_o ));
// synopsys translate_off
defparam \WRITE_VAL[1]~input .bus_hold = "false";
defparam \WRITE_VAL[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y25_N7
dffeas \inst9|bit1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|bit1 .is_wysiwyg = "true";
defparam \inst9|bit1 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N21
dffeas \inst13|bit1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit1 .is_wysiwyg = "true";
defparam \inst13|bit1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[1]~528 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[1]~528_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\ARegAddr[2]~input_o  & ((\inst13|bit1~q ))) # (!\ARegAddr[2]~input_o  & (\inst9|bit1~q ))))

	.dataa(\inst9|bit1~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst13|bit1~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[1]~528_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[1]~528 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[1]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N11
dffeas \inst12|bit1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|bit1 .is_wysiwyg = "true";
defparam \inst12|bit1 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N17
dffeas \inst16|bit1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|bit1 .is_wysiwyg = "true";
defparam \inst16|bit1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[1]~530 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[1]~530_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\ARegAddr[2]~input_o  & ((\inst16|bit1~q ))) # (!\ARegAddr[2]~input_o  & (\inst12|bit1~q ))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst12|bit1~q ),
	.datac(\inst16|bit1~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[1]~530_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[1]~530 .lut_mask = 16'hE400;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[1]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N3
dffeas \inst15|bit1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|bit1 .is_wysiwyg = "true";
defparam \inst15|bit1 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N13
dffeas \inst11|bit1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|bit1 .is_wysiwyg = "true";
defparam \inst11|bit1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N2
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[1]~529 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[1]~529_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\ARegAddr[2]~input_o  & (\inst15|bit1~q )) # (!\ARegAddr[2]~input_o  & ((\inst11|bit1~q )))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.datac(\inst15|bit1~q ),
	.datad(\inst11|bit1~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[1]~529_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[1]~529 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[1]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N23
dffeas \inst10|bit1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|bit1 .is_wysiwyg = "true";
defparam \inst10|bit1 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N5
dffeas \inst14|bit1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|bit1 .is_wysiwyg = "true";
defparam \inst14|bit1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[1]~527 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[1]~527_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\ARegAddr[2]~input_o  & ((\inst14|bit1~q ))) # (!\ARegAddr[2]~input_o  & (\inst10|bit1~q ))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst10|bit1~q ),
	.datac(\inst14|bit1~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[1]~527_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[1]~527 .lut_mask = 16'hE400;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[1]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[1]~531 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[1]~531_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[1]~528_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[1]~530_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[1]~529_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[1]~527_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[1]~528_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[1]~530_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[1]~529_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[1]~527_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[1]~531_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[1]~531 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[1]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N15
dffeas \inst8|bit1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|bit1 .is_wysiwyg = "true";
defparam \inst8|bit1 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y21_N5
dffeas \inst7|bit1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode88w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bit1 .is_wysiwyg = "true";
defparam \inst7|bit1 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N31
dffeas \inst5|bit1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|bit1 .is_wysiwyg = "true";
defparam \inst5|bit1 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N29
dffeas \inst6|bit1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|bit1 .is_wysiwyg = "true";
defparam \inst6|bit1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~180 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~180_combout  = (\ARegAddr[0]~input_o  & (((\inst6|bit1~q ) # (\ARegAddr[1]~input_o )))) # (!\ARegAddr[0]~input_o  & (\inst5|bit1~q  & ((!\ARegAddr[1]~input_o ))))

	.dataa(\inst5|bit1~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst6|bit1~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~180_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~180 .lut_mask = 16'hCCE2;
defparam \inst33|LPM_MUX_component|auto_generated|_~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~181 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~181_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~180_combout  & (\inst8|bit1~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~180_combout  & ((\inst7|bit1~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~180_combout ))))

	.dataa(\inst8|bit1~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst7|bit1~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~180_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~181_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~181 .lut_mask = 16'hBBC0;
defparam \inst33|LPM_MUX_component|auto_generated|_~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N11
dffeas \inst3|bit1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|bit1 .is_wysiwyg = "true";
defparam \inst3|bit1 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N25
dffeas \inst2|bit1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|bit1 .is_wysiwyg = "true";
defparam \inst2|bit1 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N13
dffeas \inst4|bit1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|bit1 .is_wysiwyg = "true";
defparam \inst4|bit1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[1]~525 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[1]~525_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o  & ((\inst4|bit1~q ))) # (!\ARegAddr[1]~input_o  & (\inst2|bit1~q ))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst2|bit1~q ),
	.datac(\inst4|bit1~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[1]~525_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[1]~525 .lut_mask = 16'hA088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[1]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[1]~585 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[1]~585_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[1]~525_combout ) # ((\inst3|bit1~q  & (\ARegAddr[1]~input_o  & !\ARegAddr[0]~input_o )))

	.dataa(\inst3|bit1~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\ARegAddr[0]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[1]~525_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[1]~585_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[1]~585 .lut_mask = 16'hFF08;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[1]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[1]~526 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[1]~526_combout  = (!\ARegAddr[3]~input_o  & ((\ARegAddr[2]~input_o  & (\inst33|LPM_MUX_component|auto_generated|_~181_combout )) # (!\ARegAddr[2]~input_o  & 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[1]~585_combout )))))

	.dataa(\ARegAddr[3]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~181_combout ),
	.datac(\ARegAddr[2]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[1]~585_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[1]~526_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[1]~526 .lut_mask = 16'h4540;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[1]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N22
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[1]~532 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[1]~532_combout  = (!\ARegAddr[4]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|result_node[1]~526_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[1]~531_combout  & 
// \ARegAddr[3]~input_o ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[1]~531_combout ),
	.datab(\ARegAddr[4]~input_o ),
	.datac(\ARegAddr[3]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[1]~526_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[1]~532_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[1]~532 .lut_mask = 16'h3320;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[1]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N23
dffeas \inst25|bit1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode310w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|bit1 .is_wysiwyg = "true";
defparam \inst25|bit1 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y24_N21
dffeas \inst26|bit1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode321w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|bit1 .is_wysiwyg = "true";
defparam \inst26|bit1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[1]~536 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[1]~536_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\ARegAddr[0]~input_o  & ((\inst26|bit1~q ))) # (!\ARegAddr[0]~input_o  & (\inst25|bit1~q ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datab(\inst25|bit1~q ),
	.datac(\inst26|bit1~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[1]~536_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[1]~536 .lut_mask = 16'hA088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[1]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y25_N9
dffeas \inst32|bit1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode381w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|bit1 .is_wysiwyg = "true";
defparam \inst32|bit1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y25_N11
dffeas \inst31|bit1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode371w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst31|bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst31|bit1 .is_wysiwyg = "true";
defparam \inst31|bit1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[1]~535 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[1]~535_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\ARegAddr[0]~input_o  & (\inst32|bit1~q )) # (!\ARegAddr[0]~input_o  & ((\inst31|bit1~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst32|bit1~q ),
	.datad(\inst31|bit1~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[1]~535_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[1]~535 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[1]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N7
dffeas \inst28|bit1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode341w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst28|bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst28|bit1 .is_wysiwyg = "true";
defparam \inst28|bit1 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y21_N17
dffeas \inst27|bit1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode331w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst27|bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst27|bit1 .is_wysiwyg = "true";
defparam \inst27|bit1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N6
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[1]~537 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[1]~537_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\ARegAddr[0]~input_o  & (\inst28|bit1~q )) # (!\ARegAddr[0]~input_o  & ((\inst27|bit1~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst28|bit1~q ),
	.datad(\inst27|bit1~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[1]~537_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[1]~537 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[1]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N17
dffeas \inst30|bit1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode361w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst30|bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst30|bit1 .is_wysiwyg = "true";
defparam \inst30|bit1 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y22_N19
dffeas \inst29|bit1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode351w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst29|bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst29|bit1 .is_wysiwyg = "true";
defparam \inst29|bit1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N16
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[1]~534 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[1]~534_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\ARegAddr[0]~input_o  & (\inst30|bit1~q )) # (!\ARegAddr[0]~input_o  & ((\inst29|bit1~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datac(\inst30|bit1~q ),
	.datad(\inst29|bit1~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[1]~534_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[1]~534 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[1]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[1]~538 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[1]~538_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[1]~536_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[1]~535_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[1]~537_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[1]~534_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[1]~536_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[1]~535_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[1]~537_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[1]~534_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[1]~538_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[1]~538 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[1]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N31
dffeas \inst21|bit1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|bit1 .is_wysiwyg = "true";
defparam \inst21|bit1 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N29
dffeas \inst35|bit1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|bit1 .is_wysiwyg = "true";
defparam \inst35|bit1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~184 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~184_combout  = (\ARegAddr[0]~input_o  & (((\inst35|bit1~q ) # (\ARegAddr[1]~input_o )))) # (!\ARegAddr[0]~input_o  & (\inst21|bit1~q  & ((!\ARegAddr[1]~input_o ))))

	.dataa(\inst21|bit1~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst35|bit1~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~184_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~184 .lut_mask = 16'hCCE2;
defparam \inst33|LPM_MUX_component|auto_generated|_~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N15
dffeas \inst24|bit1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|bit1 .is_wysiwyg = "true";
defparam \inst24|bit1 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N5
dffeas \inst23|bit1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|bit1 .is_wysiwyg = "true";
defparam \inst23|bit1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~185 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~185_combout  = (\inst33|LPM_MUX_component|auto_generated|_~184_combout  & ((\inst24|bit1~q ) # ((!\ARegAddr[1]~input_o )))) # (!\inst33|LPM_MUX_component|auto_generated|_~184_combout  & (((\inst23|bit1~q  & 
// \ARegAddr[1]~input_o ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~184_combout ),
	.datab(\inst24|bit1~q ),
	.datac(\inst23|bit1~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~185_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~185 .lut_mask = 16'hD8AA;
defparam \inst33|LPM_MUX_component|auto_generated|_~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N27
dffeas \inst20|bit1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|bit1 .is_wysiwyg = "true";
defparam \inst20|bit1 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y26_N1
dffeas \inst19|bit1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|bit1 .is_wysiwyg = "true";
defparam \inst19|bit1 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N9
dffeas \inst18|bit1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|bit1 .is_wysiwyg = "true";
defparam \inst18|bit1 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N19
dffeas \inst17|bit1 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|bit1 .is_wysiwyg = "true";
defparam \inst17|bit1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N8
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~182 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~182_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o ) # ((\inst18|bit1~q )))) # (!\ARegAddr[0]~input_o  & (!\ARegAddr[1]~input_o  & ((\inst17|bit1~q ))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst18|bit1~q ),
	.datad(\inst17|bit1~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~182_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~182 .lut_mask = 16'hB9A8;
defparam \inst33|LPM_MUX_component|auto_generated|_~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N0
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~183 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~183_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~182_combout  & (\inst20|bit1~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~182_combout  & ((\inst19|bit1~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~182_combout ))))

	.dataa(\inst20|bit1~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst19|bit1~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~182_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~183_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~183 .lut_mask = 16'hBBC0;
defparam \inst33|LPM_MUX_component|auto_generated|_~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N6
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[1]~533 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[1]~533_combout  = (\inst33|LPM_MUX_component|auto_generated|_~185_combout  & ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst33|LPM_MUX_component|auto_generated|_~183_combout )))) # (!\inst33|LPM_MUX_component|auto_generated|_~185_combout  & 
// (((\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst33|LPM_MUX_component|auto_generated|_~183_combout ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~185_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~183_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[1]~533_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[1]~533 .lut_mask = 16'hF888;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[1]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N30
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[1]~539 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[1]~539_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[1]~532_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[1]~533_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[1]~538_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[1]~532_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[1]~538_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[1]~533_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[1]~539_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[1]~539 .lut_mask = 16'hFFEA;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[1]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y41_N8
cycloneiv_io_ibuf \WRITE_VAL[0]~input (
	.i(WRITE_VAL[0]),
	.ibar(gnd),
	.o(\WRITE_VAL[0]~input_o ));
// synopsys translate_off
defparam \WRITE_VAL[0]~input .bus_hold = "false";
defparam \WRITE_VAL[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y18_N23
dffeas \inst21|bit0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode257w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst21|bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst21|bit0 .is_wysiwyg = "true";
defparam \inst21|bit0 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y18_N29
dffeas \inst35|bit0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode267w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst35|bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst35|bit0 .is_wysiwyg = "true";
defparam \inst35|bit0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~190 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~190_combout  = (\ARegAddr[0]~input_o  & (((\inst35|bit0~q ) # (\ARegAddr[1]~input_o )))) # (!\ARegAddr[0]~input_o  & (\inst21|bit0~q  & ((!\ARegAddr[1]~input_o ))))

	.dataa(\inst21|bit0~q ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst35|bit0~q ),
	.datad(\ARegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~190_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~190 .lut_mask = 16'hCCE2;
defparam \inst33|LPM_MUX_component|auto_generated|_~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N23
dffeas \inst23|bit0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode277w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst23|bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst23|bit0 .is_wysiwyg = "true";
defparam \inst23|bit0 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y26_N17
dffeas \inst24|bit0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode287w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst24|bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst24|bit0 .is_wysiwyg = "true";
defparam \inst24|bit0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N22
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~191 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~191_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~190_combout  & ((\inst24|bit0~q ))) # (!\inst33|LPM_MUX_component|auto_generated|_~190_combout  & (\inst23|bit0~q )))) # 
// (!\ARegAddr[1]~input_o  & (\inst33|LPM_MUX_component|auto_generated|_~190_combout ))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|_~190_combout ),
	.datac(\inst23|bit0~q ),
	.datad(\inst24|bit0~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~191_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~191 .lut_mask = 16'hEC64;
defparam \inst33|LPM_MUX_component|auto_generated|_~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N29
dffeas \inst18|bit0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode227w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst18|bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst18|bit0 .is_wysiwyg = "true";
defparam \inst18|bit0 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y25_N7
dffeas \inst17|bit0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode216w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|bit0 .is_wysiwyg = "true";
defparam \inst17|bit0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~188 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~188_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o ) # ((\inst18|bit0~q )))) # (!\ARegAddr[0]~input_o  & (!\ARegAddr[1]~input_o  & ((\inst17|bit0~q ))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst18|bit0~q ),
	.datad(\inst17|bit0~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~188_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~188 .lut_mask = 16'hB9A8;
defparam \inst33|LPM_MUX_component|auto_generated|_~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y23_N29
dffeas \inst19|bit0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode237w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst19|bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst19|bit0 .is_wysiwyg = "true";
defparam \inst19|bit0 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y23_N7
dffeas \inst20|bit0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode247w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|bit0 .is_wysiwyg = "true";
defparam \inst20|bit0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~189 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~189_combout  = (\inst33|LPM_MUX_component|auto_generated|_~188_combout  & (((\inst20|bit0~q )) # (!\ARegAddr[1]~input_o ))) # (!\inst33|LPM_MUX_component|auto_generated|_~188_combout  & (\ARegAddr[1]~input_o  & 
// (\inst19|bit0~q )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~188_combout ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst19|bit0~q ),
	.datad(\inst20|bit0~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~189_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~189 .lut_mask = 16'hEA62;
defparam \inst33|LPM_MUX_component|auto_generated|_~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N2
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[0]~548 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[0]~548_combout  = (\inst33|LPM_MUX_component|auto_generated|_~191_combout  & ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst33|LPM_MUX_component|auto_generated|_~189_combout )))) # (!\inst33|LPM_MUX_component|auto_generated|_~191_combout  & 
// (((\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst33|LPM_MUX_component|auto_generated|_~189_combout ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~191_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~189_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[0]~548_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[0]~548 .lut_mask = 16'hF888;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[0]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N21
dffeas \inst32|bit0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode381w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst32|bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst32|bit0 .is_wysiwyg = "true";
defparam \inst32|bit0 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y24_N15
dffeas \inst31|bit0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode371w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst31|bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst31|bit0 .is_wysiwyg = "true";
defparam \inst31|bit0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[0]~550 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[0]~550_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\ARegAddr[0]~input_o  & (\inst32|bit0~q )) # (!\ARegAddr[0]~input_o  & ((\inst31|bit0~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst32|bit0~q ),
	.datad(\inst31|bit0~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[0]~550_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[0]~550 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[0]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y23_N23
dffeas \inst29|bit0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode351w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst29|bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst29|bit0 .is_wysiwyg = "true";
defparam \inst29|bit0 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y23_N29
dffeas \inst30|bit0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode361w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst30|bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst30|bit0 .is_wysiwyg = "true";
defparam \inst30|bit0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[0]~549 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[0]~549_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\ARegAddr[0]~input_o  & ((\inst30|bit0~q ))) # (!\ARegAddr[0]~input_o  & (\inst29|bit0~q ))))

	.dataa(\inst29|bit0~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datac(\inst30|bit0~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[0]~549_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[0]~549 .lut_mask = 16'hC088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[0]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N23
dffeas \inst25|bit0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode310w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst25|bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst25|bit0 .is_wysiwyg = "true";
defparam \inst25|bit0 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y24_N29
dffeas \inst26|bit0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode321w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst26|bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst26|bit0 .is_wysiwyg = "true";
defparam \inst26|bit0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[0]~551 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[0]~551_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\ARegAddr[0]~input_o  & ((\inst26|bit0~q ))) # (!\ARegAddr[0]~input_o  & (\inst25|bit0~q ))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datab(\inst25|bit0~q ),
	.datac(\inst26|bit0~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[0]~551_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[0]~551 .lut_mask = 16'hA088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[0]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N23
dffeas \inst28|bit0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode341w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst28|bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst28|bit0 .is_wysiwyg = "true";
defparam \inst28|bit0 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N1
dffeas \inst27|bit0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode331w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst27|bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst27|bit0 .is_wysiwyg = "true";
defparam \inst27|bit0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N22
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[0]~552 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[0]~552_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\ARegAddr[0]~input_o  & (\inst28|bit0~q )) # (!\ARegAddr[0]~input_o  & ((\inst27|bit0~q )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datab(\ARegAddr[0]~input_o ),
	.datac(\inst28|bit0~q ),
	.datad(\inst27|bit0~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[0]~552_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[0]~552 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[0]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[0]~553 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[0]~553_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[0]~550_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[0]~549_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[0]~551_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[0]~552_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[0]~550_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[0]~549_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[0]~551_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[0]~552_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[0]~553_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[0]~553 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[0]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y23_N31
dffeas \inst10|bit0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode133w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|bit0 .is_wysiwyg = "true";
defparam \inst10|bit0 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N5
dffeas \inst14|bit0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode173w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst14|bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst14|bit0 .is_wysiwyg = "true";
defparam \inst14|bit0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[0]~542 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[0]~542_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\ARegAddr[2]~input_o  & ((\inst14|bit0~q ))) # (!\ARegAddr[2]~input_o  & (\inst10|bit0~q ))))

	.dataa(\inst10|bit0~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst14|bit0~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[0]~542_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[0]~542 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[0]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y24_N31
dffeas \inst11|bit0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode143w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst11|bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst11|bit0 .is_wysiwyg = "true";
defparam \inst11|bit0 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N29
dffeas \inst15|bit0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode183w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst15|bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst15|bit0 .is_wysiwyg = "true";
defparam \inst15|bit0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[0]~544 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[0]~544_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\ARegAddr[2]~input_o  & ((\inst15|bit0~q ))) # (!\ARegAddr[2]~input_o  & (\inst11|bit0~q ))))

	.dataa(\inst11|bit0~q ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.datac(\inst15|bit0~q ),
	.datad(\ARegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[0]~544_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[0]~544 .lut_mask = 16'hC088;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[0]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N31
dffeas \inst12|bit0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode153w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst12|bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst12|bit0 .is_wysiwyg = "true";
defparam \inst12|bit0 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N13
dffeas \inst16|bit0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode193w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|bit0 .is_wysiwyg = "true";
defparam \inst16|bit0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N12
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[0]~545 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[0]~545_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\ARegAddr[2]~input_o  & ((\inst16|bit0~q ))) # (!\ARegAddr[2]~input_o  & (\inst12|bit0~q ))))

	.dataa(\inst12|bit0~q ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst16|bit0~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[0]~545_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[0]~545 .lut_mask = 16'hE200;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[0]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y25_N21
dffeas \inst13|bit0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode163w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst13|bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst13|bit0 .is_wysiwyg = "true";
defparam \inst13|bit0 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y25_N23
dffeas \inst9|bit0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode122w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|bit0 .is_wysiwyg = "true";
defparam \inst9|bit0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N20
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[0]~543 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[0]~543_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\ARegAddr[2]~input_o  & (\inst13|bit0~q )) # (!\ARegAddr[2]~input_o  & ((\inst9|bit0~q )))))

	.dataa(\ARegAddr[2]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datac(\inst13|bit0~q ),
	.datad(\inst9|bit0~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[0]~543_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[0]~543 .lut_mask = 16'hC480;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[0]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N24
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[0]~546 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[0]~546_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[0]~542_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[0]~544_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[0]~545_combout ) # (\inst33|LPM_MUX_component|auto_generated|result_node[0]~543_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[0]~542_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[0]~544_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[0]~545_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[0]~543_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[0]~546_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[0]~546 .lut_mask = 16'hFFFE;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[0]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y25_N23
dffeas \inst8|bit0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode98w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst8|bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst8|bit0 .is_wysiwyg = "true";
defparam \inst8|bit0 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y25_N29
dffeas \inst7|bit0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode88w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|bit0 .is_wysiwyg = "true";
defparam \inst7|bit0 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y22_N15
dffeas \inst5|bit0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode68w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst5|bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst5|bit0 .is_wysiwyg = "true";
defparam \inst5|bit0 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y22_N5
dffeas \inst6|bit0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode78w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|bit0 .is_wysiwyg = "true";
defparam \inst6|bit0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N4
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~186 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~186_combout  = (\ARegAddr[1]~input_o  & (((\ARegAddr[0]~input_o )))) # (!\ARegAddr[1]~input_o  & ((\ARegAddr[0]~input_o  & ((\inst6|bit0~q ))) # (!\ARegAddr[0]~input_o  & (\inst5|bit0~q ))))

	.dataa(\ARegAddr[1]~input_o ),
	.datab(\inst5|bit0~q ),
	.datac(\inst6|bit0~q ),
	.datad(\ARegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~186_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~186 .lut_mask = 16'hFA44;
defparam \inst33|LPM_MUX_component|auto_generated|_~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N28
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|_~187 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|_~187_combout  = (\ARegAddr[1]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|_~186_combout  & (\inst8|bit0~q )) # (!\inst33|LPM_MUX_component|auto_generated|_~186_combout  & ((\inst7|bit0~q ))))) # 
// (!\ARegAddr[1]~input_o  & (((\inst33|LPM_MUX_component|auto_generated|_~186_combout ))))

	.dataa(\inst8|bit0~q ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst7|bit0~q ),
	.datad(\inst33|LPM_MUX_component|auto_generated|_~186_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|_~187_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|_~187 .lut_mask = 16'hBBC0;
defparam \inst33|LPM_MUX_component|auto_generated|_~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y24_N29
dffeas \inst3|bit0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode48w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst3|bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst3|bit0 .is_wysiwyg = "true";
defparam \inst3|bit0 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y24_N27
dffeas \inst4|bit0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode58w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|bit0 .is_wysiwyg = "true";
defparam \inst4|bit0 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y24_N11
dffeas \inst2|bit0 (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\WRITE_VAL[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst36|LPM_DECODE_component|auto_generated|w_anode38w [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|bit0 .is_wysiwyg = "true";
defparam \inst2|bit0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N26
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[0]~540 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[0]~540_combout  = (\ARegAddr[0]~input_o  & ((\ARegAddr[1]~input_o  & (\inst4|bit0~q )) # (!\ARegAddr[1]~input_o  & ((\inst2|bit0~q )))))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\ARegAddr[1]~input_o ),
	.datac(\inst4|bit0~q ),
	.datad(\inst2|bit0~q ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[0]~540_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[0]~540 .lut_mask = 16'hA280;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[0]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N26
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[0]~586 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[0]~586_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[0]~540_combout ) # ((!\ARegAddr[0]~input_o  & (\inst3|bit0~q  & \ARegAddr[1]~input_o )))

	.dataa(\ARegAddr[0]~input_o ),
	.datab(\inst3|bit0~q ),
	.datac(\ARegAddr[1]~input_o ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[0]~540_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[0]~586_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[0]~586 .lut_mask = 16'hFF40;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[0]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N22
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[0]~541 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[0]~541_combout  = (!\ARegAddr[3]~input_o  & ((\ARegAddr[2]~input_o  & (\inst33|LPM_MUX_component|auto_generated|_~187_combout )) # (!\ARegAddr[2]~input_o  & 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[0]~586_combout )))))

	.dataa(\inst33|LPM_MUX_component|auto_generated|_~187_combout ),
	.datab(\ARegAddr[2]~input_o ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[0]~586_combout ),
	.datad(\ARegAddr[3]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[0]~541_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[0]~541 .lut_mask = 16'h00B8;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[0]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N2
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[0]~547 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[0]~547_combout  = (!\ARegAddr[4]~input_o  & ((\inst33|LPM_MUX_component|auto_generated|result_node[0]~541_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[0]~546_combout  & 
// \ARegAddr[3]~input_o ))))

	.dataa(\ARegAddr[4]~input_o ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[0]~546_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[0]~541_combout ),
	.datad(\ARegAddr[3]~input_o ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[0]~547_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[0]~547 .lut_mask = 16'h5450;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[0]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N14
cycloneiv_lcell_comb \inst33|LPM_MUX_component|auto_generated|result_node[0]~554 (
// Equation(s):
// \inst33|LPM_MUX_component|auto_generated|result_node[0]~554_combout  = (\inst33|LPM_MUX_component|auto_generated|result_node[0]~548_combout ) # ((\inst33|LPM_MUX_component|auto_generated|result_node[0]~547_combout ) # 
// ((\inst33|LPM_MUX_component|auto_generated|result_node[0]~553_combout  & \inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout )))

	.dataa(\inst33|LPM_MUX_component|auto_generated|result_node[0]~548_combout ),
	.datab(\inst33|LPM_MUX_component|auto_generated|result_node[0]~553_combout ),
	.datac(\inst33|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datad(\inst33|LPM_MUX_component|auto_generated|result_node[0]~547_combout ),
	.cin(gnd),
	.combout(\inst33|LPM_MUX_component|auto_generated|result_node[0]~554_combout ),
	.cout());
// synopsys translate_off
defparam \inst33|LPM_MUX_component|auto_generated|result_node[0]~554 .lut_mask = 16'hFFEA;
defparam \inst33|LPM_MUX_component|auto_generated|result_node[0]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N1
cycloneiv_io_ibuf \BRegAddr[3]~input (
	.i(BRegAddr[3]),
	.ibar(gnd),
	.o(\BRegAddr[3]~input_o ));
// synopsys translate_off
defparam \BRegAddr[3]~input .bus_hold = "false";
defparam \BRegAddr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y41_N1
cycloneiv_io_ibuf \BRegAddr[2]~input (
	.i(BRegAddr[2]),
	.ibar(gnd),
	.o(\BRegAddr[2]~input_o ));
// synopsys translate_off
defparam \BRegAddr[2]~input .bus_hold = "false";
defparam \BRegAddr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y41_N15
cycloneiv_io_ibuf \BRegAddr[0]~input (
	.i(BRegAddr[0]),
	.ibar(gnd),
	.o(\BRegAddr[0]~input_o ));
// synopsys translate_off
defparam \BRegAddr[0]~input .bus_hold = "false";
defparam \BRegAddr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N22
cycloneiv_io_ibuf \BRegAddr[1]~input (
	.i(BRegAddr[1]),
	.ibar(gnd),
	.o(\BRegAddr[1]~input_o ));
// synopsys translate_off
defparam \BRegAddr[1]~input .bus_hold = "false";
defparam \BRegAddr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[31]~67 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout  = (\BRegAddr[0]~input_o  & !\BRegAddr[1]~input_o )

	.dataa(\BRegAddr[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~67 .lut_mask = 16'h00AA;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[31]~68 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[31]~68_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\BRegAddr[2]~input_o  & ((\inst14|bit31~q ))) # (!\BRegAddr[2]~input_o  & (\inst10|bit31~q ))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.datac(\inst10|bit31~q ),
	.datad(\inst14|bit31~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[31]~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~68 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[31]~72 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout  = (\BRegAddr[0]~input_o  & \BRegAddr[1]~input_o )

	.dataa(\BRegAddr[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~72 .lut_mask = 16'hAA00;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[31]~73 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[31]~73_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\BRegAddr[2]~input_o  & ((\inst16|bit31~q ))) # (!\BRegAddr[2]~input_o  & (\inst12|bit31~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst12|bit31~q ),
	.datad(\inst16|bit31~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[31]~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~73 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N8
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[31]~65 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout  = (!\BRegAddr[0]~input_o  & \BRegAddr[1]~input_o )

	.dataa(\BRegAddr[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~65 .lut_mask = 16'h5500;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[31]~71 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[31]~71_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\BRegAddr[2]~input_o  & ((\inst15|bit31~q ))) # (!\BRegAddr[2]~input_o  & (\inst11|bit31~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst11|bit31~q ),
	.datad(\inst15|bit31~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[31]~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~71 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N12
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[31]~69 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout  = (!\BRegAddr[0]~input_o  & !\BRegAddr[1]~input_o )

	.dataa(\BRegAddr[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~69 .lut_mask = 16'h0055;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[31]~70 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[31]~70_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\BRegAddr[2]~input_o  & ((\inst13|bit31~q ))) # (!\BRegAddr[2]~input_o  & (\inst9|bit31~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst9|bit31~q ),
	.datad(\inst13|bit31~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[31]~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~70 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[31]~74 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[31]~74_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~68_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~73_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~71_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[31]~70_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~68_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~73_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[31]~71_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~70_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[31]~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~74 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X52_Y16_N1
cycloneiv_io_ibuf \BRegAddr[4]~input (
	.i(BRegAddr[4]),
	.ibar(gnd),
	.o(\BRegAddr[4]~input_o ));
// synopsys translate_off
defparam \BRegAddr[4]~input .bus_hold = "false";
defparam \BRegAddr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[31]~64 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[31]~64_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o  & ((\inst4|bit31~q ))) # (!\BRegAddr[1]~input_o  & (\inst2|bit31~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst2|bit31~q ),
	.datad(\inst4|bit31~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[31]~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~64 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[31]~555 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[31]~555_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~64_combout ) # ((\BRegAddr[1]~input_o  & (\inst3|bit31~q  & !\BRegAddr[0]~input_o )))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~64_combout ),
	.datac(\inst3|bit31~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[31]~555_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~555 .lut_mask = 16'hCCEC;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~0 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~0_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o ) # ((\inst6|bit31~q )))) # (!\BRegAddr[0]~input_o  & (!\BRegAddr[1]~input_o  & (\inst5|bit31~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst5|bit31~q ),
	.datad(\inst6|bit31~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~0 .lut_mask = 16'hBA98;
defparam \inst34|LPM_MUX_component|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N8
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~1 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~1_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~0_combout  & (\inst8|bit31~q )) # (!\inst34|LPM_MUX_component|auto_generated|_~0_combout  & ((\inst7|bit31~q ))))) # 
// (!\BRegAddr[1]~input_o  & (\inst34|LPM_MUX_component|auto_generated|_~0_combout ))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|_~0_combout ),
	.datac(\inst8|bit31~q ),
	.datad(\inst7|bit31~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~1 .lut_mask = 16'hE6C4;
defparam \inst34|LPM_MUX_component|auto_generated|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[31]~66 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[31]~66_combout  = (!\BRegAddr[3]~input_o  & ((\BRegAddr[2]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~1_combout ))) # (!\BRegAddr[2]~input_o  & 
// (\inst34|LPM_MUX_component|auto_generated|result_node[31]~555_combout ))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~555_combout ),
	.datac(\BRegAddr[3]~input_o ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~1_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[31]~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~66 .lut_mask = 16'h0E04;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N12
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[31]~75 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[31]~75_combout  = (!\BRegAddr[4]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~66_combout ) # ((\BRegAddr[3]~input_o  & 
// \inst34|LPM_MUX_component|auto_generated|result_node[31]~74_combout ))))

	.dataa(\BRegAddr[3]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~74_combout ),
	.datac(\BRegAddr[4]~input_o ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~66_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[31]~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~75 .lut_mask = 16'h0F08;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N24
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[31]~79 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout  = (\BRegAddr[4]~input_o  & \BRegAddr[3]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BRegAddr[4]~input_o ),
	.datad(\BRegAddr[3]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~79 .lut_mask = 16'hF000;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~2 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~2_combout  = (\BRegAddr[1]~input_o  & (\BRegAddr[0]~input_o )) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & ((\inst35|bit31~q ))) # (!\BRegAddr[0]~input_o  & (\inst21|bit31~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst21|bit31~q ),
	.datad(\inst35|bit31~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~2 .lut_mask = 16'hDC98;
defparam \inst34|LPM_MUX_component|auto_generated|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~3 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~3_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~2_combout  & ((\inst24|bit31~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~2_combout  & (\inst23|bit31~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~2_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst23|bit31~q ),
	.datac(\inst24|bit31~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~2_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~3 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N16
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[31]~77 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  = (!\BRegAddr[3]~input_o  & (\BRegAddr[4]~input_o  & \BRegAddr[2]~input_o ))

	.dataa(\BRegAddr[3]~input_o ),
	.datab(gnd),
	.datac(\BRegAddr[4]~input_o ),
	.datad(\BRegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~77 .lut_mask = 16'h5000;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[31]~76 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  = (!\BRegAddr[3]~input_o  & (\BRegAddr[4]~input_o  & !\BRegAddr[2]~input_o ))

	.dataa(\BRegAddr[3]~input_o ),
	.datab(gnd),
	.datac(\BRegAddr[4]~input_o ),
	.datad(\BRegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~76 .lut_mask = 16'h0050;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~4 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~4_combout  = (\BRegAddr[1]~input_o  & (((\BRegAddr[0]~input_o )))) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & (\inst18|bit31~q )) # (!\BRegAddr[0]~input_o  & ((\inst17|bit31~q )))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst18|bit31~q ),
	.datac(\inst17|bit31~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~4 .lut_mask = 16'hEE50;
defparam \inst34|LPM_MUX_component|auto_generated|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~5 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~5_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~4_combout  & ((\inst20|bit31~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~4_combout  & (\inst19|bit31~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~4_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst19|bit31~q ),
	.datac(\inst20|bit31~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~4_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~5 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[31]~78 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[31]~78_combout  = (\inst34|LPM_MUX_component|auto_generated|_~3_combout  & ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst34|LPM_MUX_component|auto_generated|_~5_combout )))) # (!\inst34|LPM_MUX_component|auto_generated|_~3_combout  & 
// (((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst34|LPM_MUX_component|auto_generated|_~5_combout ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~3_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~5_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[31]~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~78 .lut_mask = 16'hF888;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[31]~80 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout  = (\BRegAddr[2]~input_o  & !\BRegAddr[1]~input_o )

	.dataa(\BRegAddr[2]~input_o ),
	.datab(gnd),
	.datac(\BRegAddr[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~80 .lut_mask = 16'h0A0A;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[31]~81 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[31]~81_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\BRegAddr[0]~input_o  & ((\inst30|bit31~q ))) # (!\BRegAddr[0]~input_o  & (\inst29|bit31~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst29|bit31~q ),
	.datad(\inst30|bit31~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[31]~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~81 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[31]~82 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout  = (\BRegAddr[2]~input_o  & \BRegAddr[1]~input_o )

	.dataa(\BRegAddr[2]~input_o ),
	.datab(gnd),
	.datac(\BRegAddr[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~82 .lut_mask = 16'hA0A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[31]~83 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[31]~83_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\BRegAddr[0]~input_o  & (\inst32|bit31~q )) # (!\BRegAddr[0]~input_o  & ((\inst31|bit31~q )))))

	.dataa(\inst32|bit31~q ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst31|bit31~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[31]~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~83 .lut_mask = 16'hB800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N0
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[31]~86 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout  = (\BRegAddr[1]~input_o  & !\BRegAddr[2]~input_o )

	.dataa(gnd),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\BRegAddr[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~86 .lut_mask = 16'h0C0C;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[31]~87 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[31]~87_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\BRegAddr[0]~input_o  & ((\inst28|bit31~q ))) # (!\BRegAddr[0]~input_o  & (\inst27|bit31~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datac(\inst27|bit31~q ),
	.datad(\inst28|bit31~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[31]~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~87 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[31]~84 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout  = (!\BRegAddr[2]~input_o  & !\BRegAddr[1]~input_o )

	.dataa(\BRegAddr[2]~input_o ),
	.datab(gnd),
	.datac(\BRegAddr[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~84 .lut_mask = 16'h0505;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[31]~85 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[31]~85_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\BRegAddr[0]~input_o  & (\inst26|bit31~q )) # (!\BRegAddr[0]~input_o  & ((\inst25|bit31~q )))))

	.dataa(\inst26|bit31~q ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datac(\inst25|bit31~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[31]~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~85 .lut_mask = 16'h88C0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N28
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[31]~88 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[31]~88_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~81_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~83_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~87_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[31]~85_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~81_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~83_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[31]~87_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~85_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[31]~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~88 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[31]~89 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[31]~89_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~75_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~78_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout  & \inst34|LPM_MUX_component|auto_generated|result_node[31]~88_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~75_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[31]~78_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~88_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[31]~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~89 .lut_mask = 16'hFEFA;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[31]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~8 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~8_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o ) # ((\inst18|bit30~q )))) # (!\BRegAddr[0]~input_o  & (!\BRegAddr[1]~input_o  & (\inst17|bit30~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst17|bit30~q ),
	.datad(\inst18|bit30~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~8 .lut_mask = 16'hBA98;
defparam \inst34|LPM_MUX_component|auto_generated|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~9 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~9_combout  = (\inst34|LPM_MUX_component|auto_generated|_~8_combout  & (((\inst20|bit30~q ) # (!\BRegAddr[1]~input_o )))) # (!\inst34|LPM_MUX_component|auto_generated|_~8_combout  & (\inst19|bit30~q  & 
// ((\BRegAddr[1]~input_o ))))

	.dataa(\inst19|bit30~q ),
	.datab(\inst34|LPM_MUX_component|auto_generated|_~8_combout ),
	.datac(\inst20|bit30~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~9 .lut_mask = 16'hE2CC;
defparam \inst34|LPM_MUX_component|auto_generated|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~10 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~10_combout  = (\BRegAddr[1]~input_o  & (\BRegAddr[0]~input_o )) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & ((\inst35|bit30~q ))) # (!\BRegAddr[0]~input_o  & (\inst21|bit30~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst21|bit30~q ),
	.datad(\inst35|bit30~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~10 .lut_mask = 16'hDC98;
defparam \inst34|LPM_MUX_component|auto_generated|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~11 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~11_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~10_combout  & ((\inst24|bit30~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~10_combout  & (\inst23|bit30~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~10_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst23|bit30~q ),
	.datac(\inst24|bit30~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~10_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~11 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[30]~98 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[30]~98_combout  = (\inst34|LPM_MUX_component|auto_generated|_~9_combout  & ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & \inst34|LPM_MUX_component|auto_generated|_~11_combout )))) # (!\inst34|LPM_MUX_component|auto_generated|_~9_combout  & 
// (\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & ((\inst34|LPM_MUX_component|auto_generated|_~11_combout ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~9_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~11_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[30]~98_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[30]~98 .lut_mask = 16'hECA0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[30]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[30]~101 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[30]~101_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\BRegAddr[0]~input_o  & (\inst26|bit30~q )) # (!\BRegAddr[0]~input_o  & ((\inst25|bit30~q )))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst26|bit30~q ),
	.datac(\inst25|bit30~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[30]~101_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[30]~101 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[30]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[30]~99 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[30]~99_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\BRegAddr[0]~input_o  & ((\inst30|bit30~q ))) # (!\BRegAddr[0]~input_o  & (\inst29|bit30~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst29|bit30~q ),
	.datad(\inst30|bit30~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[30]~99_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[30]~99 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[30]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[30]~100 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[30]~100_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\BRegAddr[0]~input_o  & (\inst32|bit30~q )) # (!\BRegAddr[0]~input_o  & ((\inst31|bit30~q )))))

	.dataa(\inst32|bit30~q ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst31|bit30~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[30]~100_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[30]~100 .lut_mask = 16'hB800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[30]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[30]~102 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[30]~102_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\BRegAddr[0]~input_o  & (\inst28|bit30~q )) # (!\BRegAddr[0]~input_o  & ((\inst27|bit30~q )))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst28|bit30~q ),
	.datac(\inst27|bit30~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[30]~102_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[30]~102 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[30]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N16
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[30]~103 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[30]~103_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[30]~101_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[30]~99_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[30]~100_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[30]~102_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[30]~101_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[30]~99_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[30]~100_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[30]~102_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[30]~103_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[30]~103 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[30]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[30]~95 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[30]~95_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\BRegAddr[2]~input_o  & ((\inst16|bit30~q ))) # (!\BRegAddr[2]~input_o  & (\inst12|bit30~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst12|bit30~q ),
	.datad(\inst16|bit30~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[30]~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[30]~95 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[30]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[30]~93 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[30]~93_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\BRegAddr[2]~input_o  & ((\inst13|bit30~q ))) # (!\BRegAddr[2]~input_o  & (\inst9|bit30~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst9|bit30~q ),
	.datad(\inst13|bit30~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[30]~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[30]~93 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[30]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[30]~92 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[30]~92_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\BRegAddr[2]~input_o  & ((\inst14|bit30~q ))) # (!\BRegAddr[2]~input_o  & (\inst10|bit30~q ))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.datac(\inst10|bit30~q ),
	.datad(\inst14|bit30~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[30]~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[30]~92 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[30]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[30]~94 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[30]~94_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\BRegAddr[2]~input_o  & (\inst15|bit30~q )) # (!\BRegAddr[2]~input_o  & ((\inst11|bit30~q )))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst15|bit30~q ),
	.datac(\inst11|bit30~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[30]~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[30]~94 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[30]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[30]~96 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[30]~96_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[30]~95_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[30]~93_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[30]~92_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[30]~94_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[30]~95_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[30]~93_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[30]~92_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[30]~94_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[30]~96_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[30]~96 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[30]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~6 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~6_combout  = (\BRegAddr[0]~input_o  & ((\inst6|bit30~q ) # ((\BRegAddr[1]~input_o )))) # (!\BRegAddr[0]~input_o  & (((\inst5|bit30~q  & !\BRegAddr[1]~input_o ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst6|bit30~q ),
	.datac(\inst5|bit30~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~6 .lut_mask = 16'hAAD8;
defparam \inst34|LPM_MUX_component|auto_generated|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~7 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~7_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~6_combout  & (\inst8|bit30~q )) # (!\inst34|LPM_MUX_component|auto_generated|_~6_combout  & ((\inst7|bit30~q ))))) # 
// (!\BRegAddr[1]~input_o  & (\inst34|LPM_MUX_component|auto_generated|_~6_combout ))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|_~6_combout ),
	.datac(\inst8|bit30~q ),
	.datad(\inst7|bit30~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~7 .lut_mask = 16'hE6C4;
defparam \inst34|LPM_MUX_component|auto_generated|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[30]~90 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[30]~90_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o  & (\inst4|bit30~q )) # (!\BRegAddr[1]~input_o  & ((\inst2|bit30~q )))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst4|bit30~q ),
	.datac(\inst2|bit30~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[30]~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[30]~90 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[30]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N20
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[30]~556 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[30]~556_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[30]~90_combout ) # ((\BRegAddr[1]~input_o  & (\inst3|bit30~q  & !\BRegAddr[0]~input_o )))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[30]~90_combout ),
	.datac(\inst3|bit30~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[30]~556_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[30]~556 .lut_mask = 16'hCCEC;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[30]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[30]~91 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[30]~91_combout  = (!\BRegAddr[3]~input_o  & ((\BRegAddr[2]~input_o  & (\inst34|LPM_MUX_component|auto_generated|_~7_combout )) # (!\BRegAddr[2]~input_o  & 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[30]~556_combout )))))

	.dataa(\BRegAddr[3]~input_o ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst34|LPM_MUX_component|auto_generated|_~7_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[30]~556_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[30]~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[30]~91 .lut_mask = 16'h5140;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[30]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N4
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[30]~97 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[30]~97_combout  = (!\BRegAddr[4]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|result_node[30]~91_combout ) # ((\BRegAddr[3]~input_o  & 
// \inst34|LPM_MUX_component|auto_generated|result_node[30]~96_combout ))))

	.dataa(\BRegAddr[3]~input_o ),
	.datab(\BRegAddr[4]~input_o ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[30]~96_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[30]~91_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[30]~97_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[30]~97 .lut_mask = 16'h3320;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[30]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[30]~104 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[30]~104_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[30]~98_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[30]~97_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[30]~103_combout  & \inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[30]~98_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[30]~103_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[30]~97_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[30]~104_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[30]~104 .lut_mask = 16'hFEFA;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[30]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~14 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~14_combout  = (\BRegAddr[1]~input_o  & (((\BRegAddr[0]~input_o )))) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & (\inst18|bit29~q )) # (!\BRegAddr[0]~input_o  & ((\inst17|bit29~q )))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst18|bit29~q ),
	.datac(\inst17|bit29~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~14 .lut_mask = 16'hEE50;
defparam \inst34|LPM_MUX_component|auto_generated|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~15 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~15_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~14_combout  & ((\inst20|bit29~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~14_combout  & (\inst19|bit29~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~14_combout ))))

	.dataa(\inst19|bit29~q ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst20|bit29~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~14_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~15 .lut_mask = 16'hF388;
defparam \inst34|LPM_MUX_component|auto_generated|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~16 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~16_combout  = (\BRegAddr[1]~input_o  & (\BRegAddr[0]~input_o )) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & ((\inst35|bit29~q ))) # (!\BRegAddr[0]~input_o  & (\inst21|bit29~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst21|bit29~q ),
	.datad(\inst35|bit29~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~16 .lut_mask = 16'hDC98;
defparam \inst34|LPM_MUX_component|auto_generated|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~17 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~17_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~16_combout  & ((\inst24|bit29~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~16_combout  & (\inst23|bit29~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~16_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst23|bit29~q ),
	.datac(\inst24|bit29~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~16_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~17 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N0
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[29]~113 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[29]~113_combout  = (\inst34|LPM_MUX_component|auto_generated|_~15_combout  & ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & \inst34|LPM_MUX_component|auto_generated|_~17_combout )))) # (!\inst34|LPM_MUX_component|auto_generated|_~15_combout  & 
// (\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & (\inst34|LPM_MUX_component|auto_generated|_~17_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~15_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|_~17_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[29]~113_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[29]~113 .lut_mask = 16'hEAC0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[29]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[29]~108 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[29]~108_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\BRegAddr[2]~input_o  & ((\inst13|bit29~q ))) # (!\BRegAddr[2]~input_o  & (\inst9|bit29~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst9|bit29~q ),
	.datad(\inst13|bit29~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[29]~108_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[29]~108 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[29]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N4
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[29]~109 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[29]~109_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\BRegAddr[2]~input_o  & ((\inst15|bit29~q ))) # (!\BRegAddr[2]~input_o  & (\inst11|bit29~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst11|bit29~q ),
	.datad(\inst15|bit29~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[29]~109_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[29]~109 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[29]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[29]~110 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[29]~110_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\BRegAddr[2]~input_o  & ((\inst16|bit29~q ))) # (!\BRegAddr[2]~input_o  & (\inst12|bit29~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst12|bit29~q ),
	.datad(\inst16|bit29~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[29]~110_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[29]~110 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[29]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[29]~107 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[29]~107_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\BRegAddr[2]~input_o  & (\inst14|bit29~q )) # (!\BRegAddr[2]~input_o  & ((\inst10|bit29~q )))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst14|bit29~q ),
	.datac(\inst10|bit29~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[29]~107_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[29]~107 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[29]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[29]~111 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[29]~111_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[29]~108_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[29]~109_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[29]~110_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[29]~107_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[29]~108_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[29]~109_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[29]~110_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[29]~107_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[29]~111_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[29]~111 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[29]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[29]~105 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[29]~105_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o  & (\inst4|bit29~q )) # (!\BRegAddr[1]~input_o  & ((\inst2|bit29~q )))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst4|bit29~q ),
	.datac(\inst2|bit29~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[29]~105_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[29]~105 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[29]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N24
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[29]~557 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[29]~557_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[29]~105_combout ) # ((!\BRegAddr[0]~input_o  & (\inst3|bit29~q  & \BRegAddr[1]~input_o )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[29]~105_combout ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst3|bit29~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[29]~557_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[29]~557 .lut_mask = 16'hBAAA;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[29]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~12 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~12_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o ) # ((\inst6|bit29~q )))) # (!\BRegAddr[0]~input_o  & (!\BRegAddr[1]~input_o  & (\inst5|bit29~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst5|bit29~q ),
	.datad(\inst6|bit29~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~12 .lut_mask = 16'hBA98;
defparam \inst34|LPM_MUX_component|auto_generated|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~13 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~13_combout  = (\inst34|LPM_MUX_component|auto_generated|_~12_combout  & (((\inst8|bit29~q ) # (!\BRegAddr[1]~input_o )))) # (!\inst34|LPM_MUX_component|auto_generated|_~12_combout  & (\inst7|bit29~q  & 
// ((\BRegAddr[1]~input_o ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~12_combout ),
	.datab(\inst7|bit29~q ),
	.datac(\inst8|bit29~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~13 .lut_mask = 16'hE4AA;
defparam \inst34|LPM_MUX_component|auto_generated|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N28
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[29]~106 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[29]~106_combout  = (!\BRegAddr[3]~input_o  & ((\BRegAddr[2]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~13_combout ))) # (!\BRegAddr[2]~input_o  & 
// (\inst34|LPM_MUX_component|auto_generated|result_node[29]~557_combout ))))

	.dataa(\BRegAddr[3]~input_o ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[29]~557_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~13_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[29]~106_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[29]~106 .lut_mask = 16'h5410;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[29]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[29]~112 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[29]~112_combout  = (!\BRegAddr[4]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|result_node[29]~106_combout ) # ((\BRegAddr[3]~input_o  & 
// \inst34|LPM_MUX_component|auto_generated|result_node[29]~111_combout ))))

	.dataa(\BRegAddr[3]~input_o ),
	.datab(\BRegAddr[4]~input_o ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[29]~111_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[29]~106_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[29]~112_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[29]~112 .lut_mask = 16'h3320;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[29]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[29]~116 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[29]~116_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\BRegAddr[0]~input_o  & (\inst26|bit29~q )) # (!\BRegAddr[0]~input_o  & ((\inst25|bit29~q )))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst26|bit29~q ),
	.datac(\inst25|bit29~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[29]~116_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[29]~116 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[29]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[29]~114 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[29]~114_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\BRegAddr[0]~input_o  & ((\inst30|bit29~q ))) # (!\BRegAddr[0]~input_o  & (\inst29|bit29~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst29|bit29~q ),
	.datad(\inst30|bit29~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[29]~114_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[29]~114 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[29]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[29]~115 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[29]~115_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\BRegAddr[0]~input_o  & (\inst32|bit29~q )) # (!\BRegAddr[0]~input_o  & ((\inst31|bit29~q )))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst32|bit29~q ),
	.datac(\inst31|bit29~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[29]~115_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[29]~115 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[29]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[29]~117 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[29]~117_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\BRegAddr[0]~input_o  & ((\inst28|bit29~q ))) # (!\BRegAddr[0]~input_o  & (\inst27|bit29~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datac(\inst27|bit29~q ),
	.datad(\inst28|bit29~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[29]~117_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[29]~117 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[29]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[29]~118 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[29]~118_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[29]~116_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[29]~114_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[29]~115_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[29]~117_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[29]~116_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[29]~114_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[29]~115_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[29]~117_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[29]~118_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[29]~118 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[29]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[29]~119 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[29]~119_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[29]~113_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[29]~112_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout  & \inst34|LPM_MUX_component|auto_generated|result_node[29]~118_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[29]~113_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[29]~112_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[29]~118_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[29]~119_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[29]~119 .lut_mask = 16'hFEFA;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[29]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~20 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~20_combout  = (\BRegAddr[1]~input_o  & (((\BRegAddr[0]~input_o )))) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & (\inst18|bit28~q )) # (!\BRegAddr[0]~input_o  & ((\inst17|bit28~q )))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst18|bit28~q ),
	.datac(\inst17|bit28~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~20 .lut_mask = 16'hEE50;
defparam \inst34|LPM_MUX_component|auto_generated|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N0
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~21 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~21_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~20_combout  & ((\inst20|bit28~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~20_combout  & (\inst19|bit28~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~20_combout ))))

	.dataa(\inst19|bit28~q ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst20|bit28~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~20_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~21 .lut_mask = 16'hF388;
defparam \inst34|LPM_MUX_component|auto_generated|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~22 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~22_combout  = (\BRegAddr[1]~input_o  & (\BRegAddr[0]~input_o )) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & ((\inst35|bit28~q ))) # (!\BRegAddr[0]~input_o  & (\inst21|bit28~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst21|bit28~q ),
	.datad(\inst35|bit28~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~22 .lut_mask = 16'hDC98;
defparam \inst34|LPM_MUX_component|auto_generated|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~23 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~23_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~22_combout  & ((\inst24|bit28~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~22_combout  & (\inst23|bit28~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~22_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst23|bit28~q ),
	.datac(\inst24|bit28~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~22_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~23 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[28]~128 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[28]~128_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & ((\inst34|LPM_MUX_component|auto_generated|_~23_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|_~21_combout  & \inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout )))) # (!\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & 
// (\inst34|LPM_MUX_component|auto_generated|_~21_combout  & (\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|_~21_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~23_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[28]~128_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[28]~128 .lut_mask = 16'hEAC0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[28]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[28]~132 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[28]~132_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\BRegAddr[0]~input_o  & ((\inst28|bit28~q ))) # (!\BRegAddr[0]~input_o  & (\inst27|bit28~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datac(\inst27|bit28~q ),
	.datad(\inst28|bit28~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[28]~132_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[28]~132 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[28]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[28]~131 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[28]~131_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\BRegAddr[0]~input_o  & ((\inst26|bit28~q ))) # (!\BRegAddr[0]~input_o  & (\inst25|bit28~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datac(\inst25|bit28~q ),
	.datad(\inst26|bit28~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[28]~131_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[28]~131 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[28]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[28]~130 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[28]~130_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\BRegAddr[0]~input_o  & ((\inst32|bit28~q ))) # (!\BRegAddr[0]~input_o  & (\inst31|bit28~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datac(\inst31|bit28~q ),
	.datad(\inst32|bit28~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[28]~130_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[28]~130 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[28]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N16
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[28]~129 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[28]~129_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\BRegAddr[0]~input_o  & (\inst30|bit28~q )) # (!\BRegAddr[0]~input_o  & ((\inst29|bit28~q )))))

	.dataa(\inst30|bit28~q ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst29|bit28~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[28]~129_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[28]~129 .lut_mask = 16'hB800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[28]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N24
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[28]~133 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[28]~133_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[28]~132_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[28]~131_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[28]~130_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[28]~129_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[28]~132_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[28]~131_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[28]~130_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[28]~129_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[28]~133_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[28]~133 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[28]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[28]~125 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[28]~125_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\BRegAddr[2]~input_o  & ((\inst16|bit28~q ))) # (!\BRegAddr[2]~input_o  & (\inst12|bit28~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst12|bit28~q ),
	.datad(\inst16|bit28~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[28]~125_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[28]~125 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[28]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[28]~123 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[28]~123_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\BRegAddr[2]~input_o  & ((\inst13|bit28~q ))) # (!\BRegAddr[2]~input_o  & (\inst9|bit28~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst9|bit28~q ),
	.datad(\inst13|bit28~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[28]~123_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[28]~123 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[28]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[28]~124 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[28]~124_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\BRegAddr[2]~input_o  & (\inst15|bit28~q )) # (!\BRegAddr[2]~input_o  & ((\inst11|bit28~q )))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst15|bit28~q ),
	.datac(\inst11|bit28~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[28]~124_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[28]~124 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[28]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[28]~122 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[28]~122_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\BRegAddr[2]~input_o  & (\inst14|bit28~q )) # (!\BRegAddr[2]~input_o  & ((\inst10|bit28~q )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.datab(\inst14|bit28~q ),
	.datac(\inst10|bit28~q ),
	.datad(\BRegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[28]~122_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[28]~122 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[28]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[28]~126 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[28]~126_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[28]~125_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[28]~123_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[28]~124_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[28]~122_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[28]~125_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[28]~123_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[28]~124_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[28]~122_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[28]~126_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[28]~126 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[28]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~18 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~18_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o ) # ((\inst6|bit28~q )))) # (!\BRegAddr[0]~input_o  & (!\BRegAddr[1]~input_o  & (\inst5|bit28~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst5|bit28~q ),
	.datad(\inst6|bit28~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~18 .lut_mask = 16'hBA98;
defparam \inst34|LPM_MUX_component|auto_generated|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~19 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~19_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~18_combout  & ((\inst8|bit28~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~18_combout  & (\inst7|bit28~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~18_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst7|bit28~q ),
	.datac(\inst8|bit28~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~18_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~19 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[28]~120 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[28]~120_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o  & (\inst4|bit28~q )) # (!\BRegAddr[1]~input_o  & ((\inst2|bit28~q )))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst4|bit28~q ),
	.datac(\inst2|bit28~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[28]~120_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[28]~120 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[28]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N12
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[28]~558 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[28]~558_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[28]~120_combout ) # ((!\BRegAddr[0]~input_o  & (\inst3|bit28~q  & \BRegAddr[1]~input_o )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[28]~120_combout ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst3|bit28~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[28]~558_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[28]~558 .lut_mask = 16'hBAAA;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[28]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N0
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[28]~121 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[28]~121_combout  = (!\BRegAddr[3]~input_o  & ((\BRegAddr[2]~input_o  & (\inst34|LPM_MUX_component|auto_generated|_~19_combout )) # (!\BRegAddr[2]~input_o  & 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[28]~558_combout )))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\BRegAddr[3]~input_o ),
	.datac(\inst34|LPM_MUX_component|auto_generated|_~19_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[28]~558_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[28]~121_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[28]~121 .lut_mask = 16'h3120;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[28]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N12
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[28]~127 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[28]~127_combout  = (!\BRegAddr[4]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|result_node[28]~121_combout ) # ((\BRegAddr[3]~input_o  & 
// \inst34|LPM_MUX_component|auto_generated|result_node[28]~126_combout ))))

	.dataa(\BRegAddr[4]~input_o ),
	.datab(\BRegAddr[3]~input_o ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[28]~126_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[28]~121_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[28]~127_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[28]~127 .lut_mask = 16'h5540;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[28]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[28]~134 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[28]~134_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[28]~128_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[28]~127_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[28]~133_combout  & \inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[28]~128_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[28]~133_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[28]~127_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[28]~134_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[28]~134 .lut_mask = 16'hFFEA;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[28]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~26 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~26_combout  = (\BRegAddr[1]~input_o  & (((\BRegAddr[0]~input_o )))) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & (\inst18|bit27~q )) # (!\BRegAddr[0]~input_o  & ((\inst17|bit27~q )))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst18|bit27~q ),
	.datac(\inst17|bit27~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~26 .lut_mask = 16'hEE50;
defparam \inst34|LPM_MUX_component|auto_generated|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~27 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~27_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~26_combout  & ((\inst20|bit27~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~26_combout  & (\inst19|bit27~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~26_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst19|bit27~q ),
	.datac(\inst20|bit27~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~26_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~27 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~28 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~28_combout  = (\BRegAddr[1]~input_o  & (((\BRegAddr[0]~input_o )))) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & (\inst35|bit27~q )) # (!\BRegAddr[0]~input_o  & ((\inst21|bit27~q )))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst35|bit27~q ),
	.datac(\inst21|bit27~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~28 .lut_mask = 16'hEE50;
defparam \inst34|LPM_MUX_component|auto_generated|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~29 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~29_combout  = (\inst34|LPM_MUX_component|auto_generated|_~28_combout  & (((\inst24|bit27~q )) # (!\BRegAddr[1]~input_o ))) # (!\inst34|LPM_MUX_component|auto_generated|_~28_combout  & (\BRegAddr[1]~input_o  & 
// ((\inst23|bit27~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~28_combout ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst24|bit27~q ),
	.datad(\inst23|bit27~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~29 .lut_mask = 16'hE6A2;
defparam \inst34|LPM_MUX_component|auto_generated|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N12
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[27]~143 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[27]~143_combout  = (\inst34|LPM_MUX_component|auto_generated|_~27_combout  & ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|_~29_combout  & \inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout )))) # (!\inst34|LPM_MUX_component|auto_generated|_~27_combout  & (((\inst34|LPM_MUX_component|auto_generated|_~29_combout  & 
// \inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~27_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|_~29_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[27]~143_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[27]~143 .lut_mask = 16'hF888;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[27]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[27]~138 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[27]~138_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\BRegAddr[2]~input_o  & (\inst13|bit27~q )) # (!\BRegAddr[2]~input_o  & ((\inst9|bit27~q )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datab(\inst13|bit27~q ),
	.datac(\inst9|bit27~q ),
	.datad(\BRegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[27]~138_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[27]~138 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[27]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[27]~140 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[27]~140_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\BRegAddr[2]~input_o  & (\inst16|bit27~q )) # (!\BRegAddr[2]~input_o  & ((\inst12|bit27~q )))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst16|bit27~q ),
	.datac(\inst12|bit27~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[27]~140_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[27]~140 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[27]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[27]~137 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[27]~137_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\BRegAddr[2]~input_o  & ((\inst14|bit27~q ))) # (!\BRegAddr[2]~input_o  & (\inst10|bit27~q ))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.datac(\inst10|bit27~q ),
	.datad(\inst14|bit27~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[27]~137_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[27]~137 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[27]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[27]~139 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[27]~139_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\BRegAddr[2]~input_o  & ((\inst15|bit27~q ))) # (!\BRegAddr[2]~input_o  & (\inst11|bit27~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst11|bit27~q ),
	.datad(\inst15|bit27~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[27]~139_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[27]~139 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[27]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N4
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[27]~141 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[27]~141_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[27]~138_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[27]~140_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[27]~137_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[27]~139_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[27]~138_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[27]~140_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[27]~137_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[27]~139_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[27]~141_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[27]~141 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[27]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[27]~135 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[27]~135_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o  & (\inst4|bit27~q )) # (!\BRegAddr[1]~input_o  & ((\inst2|bit27~q )))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst4|bit27~q ),
	.datac(\inst2|bit27~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[27]~135_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[27]~135 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[27]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N16
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[27]~559 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[27]~559_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[27]~135_combout ) # ((\BRegAddr[1]~input_o  & (\inst3|bit27~q  & !\BRegAddr[0]~input_o )))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[27]~135_combout ),
	.datac(\inst3|bit27~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[27]~559_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[27]~559 .lut_mask = 16'hCCEC;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[27]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~24 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~24_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o ) # ((\inst6|bit27~q )))) # (!\BRegAddr[0]~input_o  & (!\BRegAddr[1]~input_o  & (\inst5|bit27~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst5|bit27~q ),
	.datad(\inst6|bit27~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~24 .lut_mask = 16'hBA98;
defparam \inst34|LPM_MUX_component|auto_generated|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~25 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~25_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~24_combout  & (\inst8|bit27~q )) # (!\inst34|LPM_MUX_component|auto_generated|_~24_combout  & ((\inst7|bit27~q ))))) # 
// (!\BRegAddr[1]~input_o  & (\inst34|LPM_MUX_component|auto_generated|_~24_combout ))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|_~24_combout ),
	.datac(\inst8|bit27~q ),
	.datad(\inst7|bit27~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~25 .lut_mask = 16'hE6C4;
defparam \inst34|LPM_MUX_component|auto_generated|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[27]~136 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[27]~136_combout  = (!\BRegAddr[3]~input_o  & ((\BRegAddr[2]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~25_combout ))) # (!\BRegAddr[2]~input_o  & 
// (\inst34|LPM_MUX_component|auto_generated|result_node[27]~559_combout ))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[27]~559_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|_~25_combout ),
	.datad(\BRegAddr[3]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[27]~136_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[27]~136 .lut_mask = 16'h00E4;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[27]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[27]~142 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[27]~142_combout  = (!\BRegAddr[4]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|result_node[27]~136_combout ) # ((\BRegAddr[3]~input_o  & 
// \inst34|LPM_MUX_component|auto_generated|result_node[27]~141_combout ))))

	.dataa(\BRegAddr[4]~input_o ),
	.datab(\BRegAddr[3]~input_o ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[27]~141_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[27]~136_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[27]~142_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[27]~142 .lut_mask = 16'h5540;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[27]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N12
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[27]~144 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[27]~144_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\BRegAddr[0]~input_o  & ((\inst30|bit27~q ))) # (!\BRegAddr[0]~input_o  & (\inst29|bit27~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst29|bit27~q ),
	.datad(\inst30|bit27~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[27]~144_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[27]~144 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[27]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[27]~145 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[27]~145_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\BRegAddr[0]~input_o  & ((\inst32|bit27~q ))) # (!\BRegAddr[0]~input_o  & (\inst31|bit27~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datac(\inst31|bit27~q ),
	.datad(\inst32|bit27~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[27]~145_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[27]~145 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[27]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[27]~146 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[27]~146_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\BRegAddr[0]~input_o  & (\inst26|bit27~q )) # (!\BRegAddr[0]~input_o  & ((\inst25|bit27~q )))))

	.dataa(\inst26|bit27~q ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datac(\inst25|bit27~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[27]~146_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[27]~146 .lut_mask = 16'h88C0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[27]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[27]~147 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[27]~147_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\BRegAddr[0]~input_o  & (\inst28|bit27~q )) # (!\BRegAddr[0]~input_o  & ((\inst27|bit27~q )))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst28|bit27~q ),
	.datac(\inst27|bit27~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[27]~147_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[27]~147 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[27]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N20
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[27]~148 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[27]~148_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[27]~144_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[27]~145_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[27]~146_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[27]~147_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[27]~144_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[27]~145_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[27]~146_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[27]~147_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[27]~148_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[27]~148 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[27]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[27]~149 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[27]~149_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[27]~143_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[27]~142_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout  & \inst34|LPM_MUX_component|auto_generated|result_node[27]~148_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[27]~143_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[27]~142_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[27]~148_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[27]~149_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[27]~149 .lut_mask = 16'hFEFC;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[27]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[26]~155 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[26]~155_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\BRegAddr[2]~input_o  & ((\inst16|bit26~q ))) # (!\BRegAddr[2]~input_o  & (\inst12|bit26~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst12|bit26~q ),
	.datad(\inst16|bit26~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[26]~155_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[26]~155 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[26]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[26]~154 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[26]~154_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\BRegAddr[2]~input_o  & ((\inst15|bit26~q ))) # (!\BRegAddr[2]~input_o  & (\inst11|bit26~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst11|bit26~q ),
	.datad(\inst15|bit26~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[26]~154_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[26]~154 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[26]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[26]~153 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[26]~153_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\BRegAddr[2]~input_o  & ((\inst13|bit26~q ))) # (!\BRegAddr[2]~input_o  & (\inst9|bit26~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst9|bit26~q ),
	.datad(\inst13|bit26~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[26]~153_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[26]~153 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[26]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[26]~152 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[26]~152_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\BRegAddr[2]~input_o  & (\inst14|bit26~q )) # (!\BRegAddr[2]~input_o  & ((\inst10|bit26~q )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.datab(\inst14|bit26~q ),
	.datac(\inst10|bit26~q ),
	.datad(\BRegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[26]~152_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[26]~152 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[26]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[26]~156 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[26]~156_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[26]~155_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[26]~154_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[26]~153_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[26]~152_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[26]~155_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[26]~154_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[26]~153_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[26]~152_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[26]~156_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[26]~156 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[26]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~30 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~30_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o ) # ((\inst6|bit26~q )))) # (!\BRegAddr[0]~input_o  & (!\BRegAddr[1]~input_o  & (\inst5|bit26~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst5|bit26~q ),
	.datad(\inst6|bit26~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~30 .lut_mask = 16'hBA98;
defparam \inst34|LPM_MUX_component|auto_generated|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~31 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~31_combout  = (\inst34|LPM_MUX_component|auto_generated|_~30_combout  & (((\inst8|bit26~q ) # (!\BRegAddr[1]~input_o )))) # (!\inst34|LPM_MUX_component|auto_generated|_~30_combout  & (\inst7|bit26~q  & 
// ((\BRegAddr[1]~input_o ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~30_combout ),
	.datab(\inst7|bit26~q ),
	.datac(\inst8|bit26~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~31 .lut_mask = 16'hE4AA;
defparam \inst34|LPM_MUX_component|auto_generated|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[26]~150 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[26]~150_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o  & (\inst4|bit26~q )) # (!\BRegAddr[1]~input_o  & ((\inst2|bit26~q )))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst4|bit26~q ),
	.datac(\inst2|bit26~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[26]~150_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[26]~150 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[26]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N28
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[26]~560 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[26]~560_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[26]~150_combout ) # ((\BRegAddr[1]~input_o  & (!\BRegAddr[0]~input_o  & \inst3|bit26~q )))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst3|bit26~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[26]~150_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[26]~560_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[26]~560 .lut_mask = 16'hFF20;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[26]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[26]~151 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[26]~151_combout  = (!\BRegAddr[3]~input_o  & ((\BRegAddr[2]~input_o  & (\inst34|LPM_MUX_component|auto_generated|_~31_combout )) # (!\BRegAddr[2]~input_o  & 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[26]~560_combout )))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\BRegAddr[3]~input_o ),
	.datac(\inst34|LPM_MUX_component|auto_generated|_~31_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[26]~560_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[26]~151_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[26]~151 .lut_mask = 16'h3120;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[26]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[26]~157 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[26]~157_combout  = (!\BRegAddr[4]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|result_node[26]~151_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[26]~156_combout  & 
// \BRegAddr[3]~input_o ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[26]~156_combout ),
	.datab(\BRegAddr[3]~input_o ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[26]~151_combout ),
	.datad(\BRegAddr[4]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[26]~157_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[26]~157 .lut_mask = 16'h00F8;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[26]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[26]~161 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[26]~161_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\BRegAddr[0]~input_o  & ((\inst26|bit26~q ))) # (!\BRegAddr[0]~input_o  & (\inst25|bit26~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datac(\inst25|bit26~q ),
	.datad(\inst26|bit26~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[26]~161_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[26]~161 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[26]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[26]~159 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[26]~159_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\BRegAddr[0]~input_o  & ((\inst30|bit26~q ))) # (!\BRegAddr[0]~input_o  & (\inst29|bit26~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datac(\inst29|bit26~q ),
	.datad(\inst30|bit26~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[26]~159_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[26]~159 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[26]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[26]~160 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[26]~160_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\BRegAddr[0]~input_o  & ((\inst32|bit26~q ))) # (!\BRegAddr[0]~input_o  & (\inst31|bit26~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datac(\inst31|bit26~q ),
	.datad(\inst32|bit26~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[26]~160_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[26]~160 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[26]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[26]~162 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[26]~162_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\BRegAddr[0]~input_o  & ((\inst28|bit26~q ))) # (!\BRegAddr[0]~input_o  & (\inst27|bit26~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datac(\inst27|bit26~q ),
	.datad(\inst28|bit26~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[26]~162_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[26]~162 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[26]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N4
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[26]~163 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[26]~163_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[26]~161_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[26]~159_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[26]~160_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[26]~162_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[26]~161_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[26]~159_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[26]~160_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[26]~162_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[26]~163_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[26]~163 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[26]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~32 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~32_combout  = (\BRegAddr[1]~input_o  & (((\BRegAddr[0]~input_o )))) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & (\inst18|bit26~q )) # (!\BRegAddr[0]~input_o  & ((\inst17|bit26~q )))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst18|bit26~q ),
	.datac(\inst17|bit26~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~32 .lut_mask = 16'hEE50;
defparam \inst34|LPM_MUX_component|auto_generated|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~33 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~33_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~32_combout  & ((\inst20|bit26~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~32_combout  & (\inst19|bit26~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~32_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst19|bit26~q ),
	.datac(\inst20|bit26~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~32_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~33 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~34 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~34_combout  = (\BRegAddr[1]~input_o  & (((\BRegAddr[0]~input_o )))) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & (\inst35|bit26~q )) # (!\BRegAddr[0]~input_o  & ((\inst21|bit26~q )))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst35|bit26~q ),
	.datac(\inst21|bit26~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~34 .lut_mask = 16'hEE50;
defparam \inst34|LPM_MUX_component|auto_generated|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~35 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~35_combout  = (\inst34|LPM_MUX_component|auto_generated|_~34_combout  & (((\inst24|bit26~q ) # (!\BRegAddr[1]~input_o )))) # (!\inst34|LPM_MUX_component|auto_generated|_~34_combout  & (\inst23|bit26~q  & 
// ((\BRegAddr[1]~input_o ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~34_combout ),
	.datab(\inst23|bit26~q ),
	.datac(\inst24|bit26~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~35 .lut_mask = 16'hE4AA;
defparam \inst34|LPM_MUX_component|auto_generated|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N24
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[26]~158 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[26]~158_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & ((\inst34|LPM_MUX_component|auto_generated|_~35_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst34|LPM_MUX_component|auto_generated|_~33_combout )))) # (!\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & 
// (\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & (\inst34|LPM_MUX_component|auto_generated|_~33_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|_~33_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~35_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[26]~158_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[26]~158 .lut_mask = 16'hEAC0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[26]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[26]~164 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[26]~164_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[26]~157_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[26]~158_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout  & \inst34|LPM_MUX_component|auto_generated|result_node[26]~163_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[26]~157_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[26]~163_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[26]~158_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[26]~164_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[26]~164 .lut_mask = 16'hFFEA;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[26]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~36 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~36_combout  = (\BRegAddr[1]~input_o  & (\BRegAddr[0]~input_o )) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & ((\inst6|bit25~q ))) # (!\BRegAddr[0]~input_o  & (\inst5|bit25~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst5|bit25~q ),
	.datad(\inst6|bit25~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~36 .lut_mask = 16'hDC98;
defparam \inst34|LPM_MUX_component|auto_generated|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~37 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~37_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~36_combout  & ((\inst8|bit25~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~36_combout  & (\inst7|bit25~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~36_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst7|bit25~q ),
	.datac(\inst8|bit25~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~36_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~37 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N24
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[25]~165 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[25]~165_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o  & ((\inst4|bit25~q ))) # (!\BRegAddr[1]~input_o  & (\inst2|bit25~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst2|bit25~q ),
	.datad(\inst4|bit25~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[25]~165_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[25]~165 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[25]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[25]~561 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[25]~561_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[25]~165_combout ) # ((!\BRegAddr[0]~input_o  & (\BRegAddr[1]~input_o  & \inst3|bit25~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst3|bit25~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[25]~165_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[25]~561_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[25]~561 .lut_mask = 16'hFF40;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[25]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N8
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[25]~166 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[25]~166_combout  = (!\BRegAddr[3]~input_o  & ((\BRegAddr[2]~input_o  & (\inst34|LPM_MUX_component|auto_generated|_~37_combout )) # (!\BRegAddr[2]~input_o  & 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[25]~561_combout )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~37_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[25]~561_combout ),
	.datad(\BRegAddr[3]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[25]~166_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[25]~166 .lut_mask = 16'h00B8;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[25]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[25]~168 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[25]~168_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\BRegAddr[2]~input_o  & ((\inst13|bit25~q ))) # (!\BRegAddr[2]~input_o  & (\inst9|bit25~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst9|bit25~q ),
	.datad(\inst13|bit25~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[25]~168_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[25]~168 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[25]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[25]~167 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[25]~167_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\BRegAddr[2]~input_o  & (\inst14|bit25~q )) # (!\BRegAddr[2]~input_o  & ((\inst10|bit25~q )))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst14|bit25~q ),
	.datac(\inst10|bit25~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[25]~167_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[25]~167 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[25]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[25]~170 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[25]~170_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\BRegAddr[2]~input_o  & ((\inst16|bit25~q ))) # (!\BRegAddr[2]~input_o  & (\inst12|bit25~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst12|bit25~q ),
	.datad(\inst16|bit25~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[25]~170_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[25]~170 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[25]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[25]~169 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[25]~169_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\BRegAddr[2]~input_o  & ((\inst15|bit25~q ))) # (!\BRegAddr[2]~input_o  & (\inst11|bit25~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst11|bit25~q ),
	.datad(\inst15|bit25~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[25]~169_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[25]~169 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[25]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[25]~171 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[25]~171_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[25]~168_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[25]~167_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[25]~170_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[25]~169_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[25]~168_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[25]~167_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[25]~170_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[25]~169_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[25]~171_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[25]~171 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[25]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N12
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[25]~172 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[25]~172_combout  = (!\BRegAddr[4]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|result_node[25]~166_combout ) # ((\BRegAddr[3]~input_o  & 
// \inst34|LPM_MUX_component|auto_generated|result_node[25]~171_combout ))))

	.dataa(\BRegAddr[3]~input_o ),
	.datab(\BRegAddr[4]~input_o ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[25]~166_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[25]~171_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[25]~172_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[25]~172 .lut_mask = 16'h3230;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[25]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~38 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~38_combout  = (\BRegAddr[1]~input_o  & (((\BRegAddr[0]~input_o )))) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & (\inst18|bit25~q )) # (!\BRegAddr[0]~input_o  & ((\inst17|bit25~q )))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst18|bit25~q ),
	.datac(\inst17|bit25~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~38 .lut_mask = 16'hEE50;
defparam \inst34|LPM_MUX_component|auto_generated|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~39 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~39_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~38_combout  & ((\inst20|bit25~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~38_combout  & (\inst19|bit25~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~38_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst19|bit25~q ),
	.datac(\inst20|bit25~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~38_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~39 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~40 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~40_combout  = (\BRegAddr[1]~input_o  & (\BRegAddr[0]~input_o )) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & ((\inst35|bit25~q ))) # (!\BRegAddr[0]~input_o  & (\inst21|bit25~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst21|bit25~q ),
	.datad(\inst35|bit25~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~40 .lut_mask = 16'hDC98;
defparam \inst34|LPM_MUX_component|auto_generated|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~41 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~41_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~40_combout  & ((\inst24|bit25~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~40_combout  & (\inst23|bit25~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~40_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst23|bit25~q ),
	.datac(\inst24|bit25~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~40_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~41 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N16
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[25]~173 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[25]~173_combout  = (\inst34|LPM_MUX_component|auto_generated|_~39_combout  & ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & \inst34|LPM_MUX_component|auto_generated|_~41_combout )))) # (!\inst34|LPM_MUX_component|auto_generated|_~39_combout  & 
// (((\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & \inst34|LPM_MUX_component|auto_generated|_~41_combout ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~39_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~41_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[25]~173_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[25]~173 .lut_mask = 16'hF888;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[25]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[25]~175 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[25]~175_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\BRegAddr[0]~input_o  & ((\inst32|bit25~q ))) # (!\BRegAddr[0]~input_o  & (\inst31|bit25~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst31|bit25~q ),
	.datad(\inst32|bit25~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[25]~175_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[25]~175 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[25]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[25]~176 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[25]~176_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\BRegAddr[0]~input_o  & (\inst26|bit25~q )) # (!\BRegAddr[0]~input_o  & ((\inst25|bit25~q )))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst26|bit25~q ),
	.datac(\inst25|bit25~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[25]~176_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[25]~176 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[25]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[25]~174 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[25]~174_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\BRegAddr[0]~input_o  & (\inst30|bit25~q )) # (!\BRegAddr[0]~input_o  & ((\inst29|bit25~q )))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst30|bit25~q ),
	.datac(\inst29|bit25~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[25]~174_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[25]~174 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[25]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[25]~177 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[25]~177_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\BRegAddr[0]~input_o  & ((\inst28|bit25~q ))) # (!\BRegAddr[0]~input_o  & (\inst27|bit25~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datac(\inst27|bit25~q ),
	.datad(\inst28|bit25~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[25]~177_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[25]~177 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[25]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N0
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[25]~178 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[25]~178_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[25]~175_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[25]~176_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[25]~174_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[25]~177_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[25]~175_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[25]~176_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[25]~174_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[25]~177_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[25]~178_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[25]~178 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[25]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[25]~179 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[25]~179_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[25]~172_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[25]~173_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout  & \inst34|LPM_MUX_component|auto_generated|result_node[25]~178_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[25]~172_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[25]~173_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[25]~178_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[25]~179_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[25]~179 .lut_mask = 16'hFEFA;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[25]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[24]~190 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[24]~190_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\BRegAddr[0]~input_o  & ((\inst32|bit24~q ))) # (!\BRegAddr[0]~input_o  & (\inst31|bit24~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst31|bit24~q ),
	.datad(\inst32|bit24~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[24]~190_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[24]~190 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[24]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[24]~191 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[24]~191_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\BRegAddr[0]~input_o  & ((\inst26|bit24~q ))) # (!\BRegAddr[0]~input_o  & (\inst25|bit24~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datac(\inst25|bit24~q ),
	.datad(\inst26|bit24~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[24]~191_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[24]~191 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[24]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[24]~189 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[24]~189_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\BRegAddr[0]~input_o  & ((\inst30|bit24~q ))) # (!\BRegAddr[0]~input_o  & (\inst29|bit24~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datac(\inst29|bit24~q ),
	.datad(\inst30|bit24~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[24]~189_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[24]~189 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[24]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[24]~192 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[24]~192_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\BRegAddr[0]~input_o  & (\inst28|bit24~q )) # (!\BRegAddr[0]~input_o  & ((\inst27|bit24~q )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datab(\inst28|bit24~q ),
	.datac(\inst27|bit24~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[24]~192_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[24]~192 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[24]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[24]~193 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[24]~193_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[24]~190_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[24]~191_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[24]~189_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[24]~192_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[24]~190_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[24]~191_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[24]~189_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[24]~192_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[24]~193_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[24]~193 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[24]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~46 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~46_combout  = (\BRegAddr[1]~input_o  & (((\BRegAddr[0]~input_o )))) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & (\inst35|bit24~q )) # (!\BRegAddr[0]~input_o  & ((\inst21|bit24~q )))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst35|bit24~q ),
	.datac(\inst21|bit24~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~46 .lut_mask = 16'hEE50;
defparam \inst34|LPM_MUX_component|auto_generated|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~47 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~47_combout  = (\inst34|LPM_MUX_component|auto_generated|_~46_combout  & (((\inst24|bit24~q ) # (!\BRegAddr[1]~input_o )))) # (!\inst34|LPM_MUX_component|auto_generated|_~46_combout  & (\inst23|bit24~q  & 
// ((\BRegAddr[1]~input_o ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~46_combout ),
	.datab(\inst23|bit24~q ),
	.datac(\inst24|bit24~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~47 .lut_mask = 16'hE4AA;
defparam \inst34|LPM_MUX_component|auto_generated|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~44 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~44_combout  = (\BRegAddr[1]~input_o  & (\BRegAddr[0]~input_o )) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & ((\inst18|bit24~q ))) # (!\BRegAddr[0]~input_o  & (\inst17|bit24~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst17|bit24~q ),
	.datad(\inst18|bit24~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~44 .lut_mask = 16'hDC98;
defparam \inst34|LPM_MUX_component|auto_generated|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~45 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~45_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~44_combout  & ((\inst20|bit24~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~44_combout  & (\inst19|bit24~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~44_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst19|bit24~q ),
	.datac(\inst20|bit24~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~44_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~45 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N16
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[24]~188 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[24]~188_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & ((\inst34|LPM_MUX_component|auto_generated|_~47_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst34|LPM_MUX_component|auto_generated|_~45_combout )))) # (!\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & 
// (\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & ((\inst34|LPM_MUX_component|auto_generated|_~45_combout ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|_~47_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~45_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[24]~188_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[24]~188 .lut_mask = 16'hECA0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[24]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[24]~182 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[24]~182_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\BRegAddr[2]~input_o  & ((\inst14|bit24~q ))) # (!\BRegAddr[2]~input_o  & (\inst10|bit24~q ))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.datac(\inst10|bit24~q ),
	.datad(\inst14|bit24~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[24]~182_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[24]~182 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[24]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[24]~184 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[24]~184_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\BRegAddr[2]~input_o  & ((\inst15|bit24~q ))) # (!\BRegAddr[2]~input_o  & (\inst11|bit24~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst11|bit24~q ),
	.datad(\inst15|bit24~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[24]~184_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[24]~184 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[24]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[24]~185 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[24]~185_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\BRegAddr[2]~input_o  & ((\inst16|bit24~q ))) # (!\BRegAddr[2]~input_o  & (\inst12|bit24~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst12|bit24~q ),
	.datad(\inst16|bit24~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[24]~185_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[24]~185 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[24]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[24]~183 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[24]~183_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\BRegAddr[2]~input_o  & ((\inst13|bit24~q ))) # (!\BRegAddr[2]~input_o  & (\inst9|bit24~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst9|bit24~q ),
	.datad(\inst13|bit24~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[24]~183_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[24]~183 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[24]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N4
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[24]~186 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[24]~186_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[24]~182_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[24]~184_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[24]~185_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[24]~183_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[24]~182_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[24]~184_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[24]~185_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[24]~183_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[24]~186_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[24]~186 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[24]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~42 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~42_combout  = (\BRegAddr[1]~input_o  & (\BRegAddr[0]~input_o )) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & ((\inst6|bit24~q ))) # (!\BRegAddr[0]~input_o  & (\inst5|bit24~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst5|bit24~q ),
	.datad(\inst6|bit24~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~42 .lut_mask = 16'hDC98;
defparam \inst34|LPM_MUX_component|auto_generated|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N0
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~43 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~43_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~42_combout  & ((\inst8|bit24~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~42_combout  & (\inst7|bit24~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~42_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst7|bit24~q ),
	.datac(\inst8|bit24~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~42_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~43 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N12
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[24]~180 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[24]~180_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o  & (\inst4|bit24~q )) # (!\BRegAddr[1]~input_o  & ((\inst2|bit24~q )))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst4|bit24~q ),
	.datac(\inst2|bit24~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[24]~180_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[24]~180 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[24]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[24]~562 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[24]~562_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[24]~180_combout ) # ((!\BRegAddr[0]~input_o  & (\BRegAddr[1]~input_o  & \inst3|bit24~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst3|bit24~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[24]~180_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[24]~562_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[24]~562 .lut_mask = 16'hFF40;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[24]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N12
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[24]~181 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[24]~181_combout  = (!\BRegAddr[3]~input_o  & ((\BRegAddr[2]~input_o  & (\inst34|LPM_MUX_component|auto_generated|_~43_combout )) # (!\BRegAddr[2]~input_o  & 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[24]~562_combout )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~43_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[24]~562_combout ),
	.datac(\BRegAddr[3]~input_o ),
	.datad(\BRegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[24]~181_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[24]~181 .lut_mask = 16'h0A0C;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[24]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[24]~187 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[24]~187_combout  = (!\BRegAddr[4]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|result_node[24]~181_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[24]~186_combout  & 
// \BRegAddr[3]~input_o ))))

	.dataa(\BRegAddr[4]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[24]~186_combout ),
	.datac(\BRegAddr[3]~input_o ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[24]~181_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[24]~187_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[24]~187 .lut_mask = 16'h5540;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[24]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N28
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[24]~194 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[24]~194_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[24]~188_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[24]~187_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[24]~193_combout  & \inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[24]~193_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[24]~188_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[24]~187_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[24]~194_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[24]~194 .lut_mask = 16'hFFEC;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[24]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~50 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~50_combout  = (\BRegAddr[1]~input_o  & (\BRegAddr[0]~input_o )) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & ((\inst18|bit23~q ))) # (!\BRegAddr[0]~input_o  & (\inst17|bit23~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst17|bit23~q ),
	.datad(\inst18|bit23~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~50 .lut_mask = 16'hDC98;
defparam \inst34|LPM_MUX_component|auto_generated|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~51 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~51_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~50_combout  & ((\inst20|bit23~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~50_combout  & (\inst19|bit23~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~50_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst19|bit23~q ),
	.datac(\inst20|bit23~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~50_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~51 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~52 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~52_combout  = (\BRegAddr[1]~input_o  & (\BRegAddr[0]~input_o )) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & ((\inst35|bit23~q ))) # (!\BRegAddr[0]~input_o  & (\inst21|bit23~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst21|bit23~q ),
	.datad(\inst35|bit23~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~52 .lut_mask = 16'hDC98;
defparam \inst34|LPM_MUX_component|auto_generated|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~53 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~53_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~52_combout  & (\inst24|bit23~q )) # (!\inst34|LPM_MUX_component|auto_generated|_~52_combout  & ((\inst23|bit23~q ))))) # 
// (!\BRegAddr[1]~input_o  & (\inst34|LPM_MUX_component|auto_generated|_~52_combout ))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|_~52_combout ),
	.datac(\inst24|bit23~q ),
	.datad(\inst23|bit23~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~53 .lut_mask = 16'hE6C4;
defparam \inst34|LPM_MUX_component|auto_generated|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N24
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[23]~203 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[23]~203_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & ((\inst34|LPM_MUX_component|auto_generated|_~53_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst34|LPM_MUX_component|auto_generated|_~51_combout )))) # (!\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & 
// (\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & (\inst34|LPM_MUX_component|auto_generated|_~51_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|_~51_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~53_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[23]~203_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[23]~203 .lut_mask = 16'hEAC0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[23]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[23]~199 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[23]~199_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\BRegAddr[2]~input_o  & ((\inst15|bit23~q ))) # (!\BRegAddr[2]~input_o  & (\inst11|bit23~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst11|bit23~q ),
	.datad(\inst15|bit23~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[23]~199_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[23]~199 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[23]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[23]~197 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[23]~197_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\BRegAddr[2]~input_o  & ((\inst14|bit23~q ))) # (!\BRegAddr[2]~input_o  & (\inst10|bit23~q ))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.datac(\inst10|bit23~q ),
	.datad(\inst14|bit23~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[23]~197_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[23]~197 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[23]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N16
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[23]~200 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[23]~200_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\BRegAddr[2]~input_o  & (\inst16|bit23~q )) # (!\BRegAddr[2]~input_o  & ((\inst12|bit23~q )))))

	.dataa(\inst16|bit23~q ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.datac(\inst12|bit23~q ),
	.datad(\BRegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[23]~200_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[23]~200 .lut_mask = 16'h88C0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[23]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[23]~198 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[23]~198_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\BRegAddr[2]~input_o  & ((\inst13|bit23~q ))) # (!\BRegAddr[2]~input_o  & (\inst9|bit23~q ))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datac(\inst9|bit23~q ),
	.datad(\inst13|bit23~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[23]~198_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[23]~198 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[23]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[23]~201 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[23]~201_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[23]~199_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[23]~197_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[23]~200_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[23]~198_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[23]~199_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[23]~197_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[23]~200_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[23]~198_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[23]~201_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[23]~201 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[23]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~48 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~48_combout  = (\BRegAddr[1]~input_o  & (\BRegAddr[0]~input_o )) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & ((\inst6|bit23~q ))) # (!\BRegAddr[0]~input_o  & (\inst5|bit23~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst5|bit23~q ),
	.datad(\inst6|bit23~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~48 .lut_mask = 16'hDC98;
defparam \inst34|LPM_MUX_component|auto_generated|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~49 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~49_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~48_combout  & ((\inst8|bit23~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~48_combout  & (\inst7|bit23~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~48_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst7|bit23~q ),
	.datac(\inst8|bit23~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~48_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~49 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N16
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[23]~195 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[23]~195_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o  & (\inst4|bit23~q )) # (!\BRegAddr[1]~input_o  & ((\inst2|bit23~q )))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst4|bit23~q ),
	.datac(\inst2|bit23~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[23]~195_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[23]~195 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[23]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[23]~563 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[23]~563_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[23]~195_combout ) # ((!\BRegAddr[0]~input_o  & (\BRegAddr[1]~input_o  & \inst3|bit23~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst3|bit23~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[23]~195_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[23]~563_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[23]~563 .lut_mask = 16'hFF40;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[23]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N0
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[23]~196 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[23]~196_combout  = (!\BRegAddr[3]~input_o  & ((\BRegAddr[2]~input_o  & (\inst34|LPM_MUX_component|auto_generated|_~49_combout )) # (!\BRegAddr[2]~input_o  & 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[23]~563_combout )))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|_~49_combout ),
	.datac(\BRegAddr[3]~input_o ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[23]~563_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[23]~196_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[23]~196 .lut_mask = 16'h0D08;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[23]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N20
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[23]~202 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[23]~202_combout  = (!\BRegAddr[4]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|result_node[23]~196_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[23]~201_combout  & 
// \BRegAddr[3]~input_o ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[23]~201_combout ),
	.datab(\BRegAddr[3]~input_o ),
	.datac(\BRegAddr[4]~input_o ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[23]~196_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[23]~202_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[23]~202 .lut_mask = 16'h0F08;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[23]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[23]~205 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[23]~205_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\BRegAddr[0]~input_o  & ((\inst32|bit23~q ))) # (!\BRegAddr[0]~input_o  & (\inst31|bit23~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst31|bit23~q ),
	.datad(\inst32|bit23~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[23]~205_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[23]~205 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[23]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[23]~204 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[23]~204_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\BRegAddr[0]~input_o  & ((\inst30|bit23~q ))) # (!\BRegAddr[0]~input_o  & (\inst29|bit23~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datac(\inst29|bit23~q ),
	.datad(\inst30|bit23~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[23]~204_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[23]~204 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[23]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[23]~206 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[23]~206_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\BRegAddr[0]~input_o  & ((\inst26|bit23~q ))) # (!\BRegAddr[0]~input_o  & (\inst25|bit23~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datac(\inst25|bit23~q ),
	.datad(\inst26|bit23~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[23]~206_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[23]~206 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[23]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[23]~207 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[23]~207_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\BRegAddr[0]~input_o  & ((\inst28|bit23~q ))) # (!\BRegAddr[0]~input_o  & (\inst27|bit23~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst27|bit23~q ),
	.datad(\inst28|bit23~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[23]~207_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[23]~207 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[23]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[23]~208 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[23]~208_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[23]~205_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[23]~204_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[23]~206_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[23]~207_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[23]~205_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[23]~204_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[23]~206_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[23]~207_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[23]~208_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[23]~208 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[23]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N20
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[23]~209 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[23]~209_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[23]~203_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[23]~202_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout  & \inst34|LPM_MUX_component|auto_generated|result_node[23]~208_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[23]~203_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[23]~202_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[23]~208_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[23]~209_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[23]~209 .lut_mask = 16'hFEFC;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[23]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~56 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~56_combout  = (\BRegAddr[1]~input_o  & (\BRegAddr[0]~input_o )) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & ((\inst18|bit22~q ))) # (!\BRegAddr[0]~input_o  & (\inst17|bit22~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst17|bit22~q ),
	.datad(\inst18|bit22~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~56 .lut_mask = 16'hDC98;
defparam \inst34|LPM_MUX_component|auto_generated|_~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~57 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~57_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~56_combout  & ((\inst20|bit22~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~56_combout  & (\inst19|bit22~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~56_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst19|bit22~q ),
	.datac(\inst20|bit22~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~56_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~57 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~58 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~58_combout  = (\BRegAddr[1]~input_o  & (\BRegAddr[0]~input_o )) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & ((\inst35|bit22~q ))) # (!\BRegAddr[0]~input_o  & (\inst21|bit22~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst21|bit22~q ),
	.datad(\inst35|bit22~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~58 .lut_mask = 16'hDC98;
defparam \inst34|LPM_MUX_component|auto_generated|_~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~59 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~59_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~58_combout  & (\inst24|bit22~q )) # (!\inst34|LPM_MUX_component|auto_generated|_~58_combout  & ((\inst23|bit22~q ))))) # 
// (!\BRegAddr[1]~input_o  & (\inst34|LPM_MUX_component|auto_generated|_~58_combout ))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|_~58_combout ),
	.datac(\inst24|bit22~q ),
	.datad(\inst23|bit22~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~59 .lut_mask = 16'hE6C4;
defparam \inst34|LPM_MUX_component|auto_generated|_~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[22]~218 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[22]~218_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & ((\inst34|LPM_MUX_component|auto_generated|_~57_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & \inst34|LPM_MUX_component|auto_generated|_~59_combout )))) # (!\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & 
// (((\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & \inst34|LPM_MUX_component|auto_generated|_~59_combout ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|_~57_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~59_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[22]~218_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[22]~218 .lut_mask = 16'hF888;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[22]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[22]~221 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[22]~221_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\BRegAddr[0]~input_o  & ((\inst26|bit22~q ))) # (!\BRegAddr[0]~input_o  & (\inst25|bit22~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datac(\inst25|bit22~q ),
	.datad(\inst26|bit22~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[22]~221_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[22]~221 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[22]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[22]~220 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[22]~220_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\BRegAddr[0]~input_o  & ((\inst32|bit22~q ))) # (!\BRegAddr[0]~input_o  & (\inst31|bit22~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst31|bit22~q ),
	.datad(\inst32|bit22~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[22]~220_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[22]~220 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[22]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N28
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[22]~222 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[22]~222_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\BRegAddr[0]~input_o  & ((\inst28|bit22~q ))) # (!\BRegAddr[0]~input_o  & (\inst27|bit22~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst27|bit22~q ),
	.datad(\inst28|bit22~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[22]~222_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[22]~222 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[22]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N8
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[22]~219 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[22]~219_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\BRegAddr[0]~input_o  & ((\inst30|bit22~q ))) # (!\BRegAddr[0]~input_o  & (\inst29|bit22~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst29|bit22~q ),
	.datad(\inst30|bit22~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[22]~219_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[22]~219 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[22]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N28
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[22]~223 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[22]~223_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[22]~221_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[22]~220_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[22]~222_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[22]~219_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[22]~221_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[22]~220_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[22]~222_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[22]~219_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[22]~223_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[22]~223 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[22]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[22]~215 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[22]~215_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\BRegAddr[2]~input_o  & ((\inst16|bit22~q ))) # (!\BRegAddr[2]~input_o  & (\inst12|bit22~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst12|bit22~q ),
	.datad(\inst16|bit22~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[22]~215_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[22]~215 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[22]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[22]~214 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[22]~214_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\BRegAddr[2]~input_o  & ((\inst15|bit22~q ))) # (!\BRegAddr[2]~input_o  & (\inst11|bit22~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst11|bit22~q ),
	.datad(\inst15|bit22~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[22]~214_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[22]~214 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[22]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[22]~212 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[22]~212_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\BRegAddr[2]~input_o  & ((\inst14|bit22~q ))) # (!\BRegAddr[2]~input_o  & (\inst10|bit22~q ))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.datac(\inst10|bit22~q ),
	.datad(\inst14|bit22~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[22]~212_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[22]~212 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[22]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[22]~213 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[22]~213_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\BRegAddr[2]~input_o  & (\inst13|bit22~q )) # (!\BRegAddr[2]~input_o  & ((\inst9|bit22~q )))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst13|bit22~q ),
	.datac(\inst9|bit22~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[22]~213_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[22]~213 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[22]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[22]~216 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[22]~216_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[22]~215_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[22]~214_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[22]~212_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[22]~213_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[22]~215_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[22]~214_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[22]~212_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[22]~213_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[22]~216_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[22]~216 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[22]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N28
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[22]~210 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[22]~210_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o  & (\inst4|bit22~q )) # (!\BRegAddr[1]~input_o  & ((\inst2|bit22~q )))))

	.dataa(\inst4|bit22~q ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst2|bit22~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[22]~210_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[22]~210 .lut_mask = 16'hB800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[22]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[22]~564 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[22]~564_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[22]~210_combout ) # ((!\BRegAddr[0]~input_o  & (\BRegAddr[1]~input_o  & \inst3|bit22~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst3|bit22~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[22]~210_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[22]~564_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[22]~564 .lut_mask = 16'hFF40;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[22]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~54 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~54_combout  = (\BRegAddr[1]~input_o  & (((\BRegAddr[0]~input_o )))) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & (\inst6|bit22~q )) # (!\BRegAddr[0]~input_o  & ((\inst5|bit22~q )))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst6|bit22~q ),
	.datac(\inst5|bit22~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~54 .lut_mask = 16'hEE50;
defparam \inst34|LPM_MUX_component|auto_generated|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~55 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~55_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~54_combout  & ((\inst8|bit22~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~54_combout  & (\inst7|bit22~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~54_combout ))))

	.dataa(\inst7|bit22~q ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst8|bit22~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~54_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~55 .lut_mask = 16'hF388;
defparam \inst34|LPM_MUX_component|auto_generated|_~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N20
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[22]~211 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[22]~211_combout  = (!\BRegAddr[3]~input_o  & ((\BRegAddr[2]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~55_combout ))) # (!\BRegAddr[2]~input_o  & 
// (\inst34|LPM_MUX_component|auto_generated|result_node[22]~564_combout ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[22]~564_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\BRegAddr[3]~input_o ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~55_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[22]~211_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[22]~211 .lut_mask = 16'h0E02;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[22]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N24
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[22]~217 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[22]~217_combout  = (!\BRegAddr[4]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|result_node[22]~211_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[22]~216_combout  & 
// \BRegAddr[3]~input_o ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[22]~216_combout ),
	.datab(\BRegAddr[4]~input_o ),
	.datac(\BRegAddr[3]~input_o ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[22]~211_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[22]~217_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[22]~217 .lut_mask = 16'h3320;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[22]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[22]~224 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[22]~224_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[22]~218_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[22]~217_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout  & \inst34|LPM_MUX_component|auto_generated|result_node[22]~223_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[22]~218_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[22]~223_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[22]~217_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[22]~224_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[22]~224 .lut_mask = 16'hFFEA;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[22]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[21]~235 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[21]~235_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\BRegAddr[0]~input_o  & ((\inst32|bit21~q ))) # (!\BRegAddr[0]~input_o  & (\inst31|bit21~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst31|bit21~q ),
	.datad(\inst32|bit21~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[21]~235_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[21]~235 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[21]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[21]~234 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[21]~234_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\BRegAddr[0]~input_o  & ((\inst30|bit21~q ))) # (!\BRegAddr[0]~input_o  & (\inst29|bit21~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datac(\inst29|bit21~q ),
	.datad(\inst30|bit21~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[21]~234_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[21]~234 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[21]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[21]~236 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[21]~236_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\BRegAddr[0]~input_o  & ((\inst26|bit21~q ))) # (!\BRegAddr[0]~input_o  & (\inst25|bit21~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datac(\inst25|bit21~q ),
	.datad(\inst26|bit21~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[21]~236_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[21]~236 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[21]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N24
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[21]~237 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[21]~237_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\BRegAddr[0]~input_o  & ((\inst28|bit21~q ))) # (!\BRegAddr[0]~input_o  & (\inst27|bit21~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst27|bit21~q ),
	.datad(\inst28|bit21~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[21]~237_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[21]~237 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[21]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[21]~238 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[21]~238_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[21]~235_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[21]~234_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[21]~236_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[21]~237_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[21]~235_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[21]~234_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[21]~236_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[21]~237_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[21]~238_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[21]~238 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[21]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~60 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~60_combout  = (\BRegAddr[1]~input_o  & (\BRegAddr[0]~input_o )) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & ((\inst6|bit21~q ))) # (!\BRegAddr[0]~input_o  & (\inst5|bit21~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst5|bit21~q ),
	.datad(\inst6|bit21~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~60 .lut_mask = 16'hDC98;
defparam \inst34|LPM_MUX_component|auto_generated|_~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~61 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~61_combout  = (\inst34|LPM_MUX_component|auto_generated|_~60_combout  & (((\inst8|bit21~q ) # (!\BRegAddr[1]~input_o )))) # (!\inst34|LPM_MUX_component|auto_generated|_~60_combout  & (\inst7|bit21~q  & 
// ((\BRegAddr[1]~input_o ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~60_combout ),
	.datab(\inst7|bit21~q ),
	.datac(\inst8|bit21~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~61 .lut_mask = 16'hE4AA;
defparam \inst34|LPM_MUX_component|auto_generated|_~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[21]~225 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[21]~225_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o  & (\inst4|bit21~q )) # (!\BRegAddr[1]~input_o  & ((\inst2|bit21~q )))))

	.dataa(\inst4|bit21~q ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst2|bit21~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[21]~225_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[21]~225 .lut_mask = 16'hB800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[21]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[21]~565 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[21]~565_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[21]~225_combout ) # ((!\BRegAddr[0]~input_o  & (\BRegAddr[1]~input_o  & \inst3|bit21~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst3|bit21~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[21]~225_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[21]~565_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[21]~565 .lut_mask = 16'hFF40;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[21]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N4
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[21]~226 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[21]~226_combout  = (!\BRegAddr[3]~input_o  & ((\BRegAddr[2]~input_o  & (\inst34|LPM_MUX_component|auto_generated|_~61_combout )) # (!\BRegAddr[2]~input_o  & 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[21]~565_combout )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~61_combout ),
	.datab(\BRegAddr[3]~input_o ),
	.datac(\BRegAddr[2]~input_o ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[21]~565_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[21]~226_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[21]~226 .lut_mask = 16'h2320;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[21]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[21]~230 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[21]~230_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\BRegAddr[2]~input_o  & ((\inst16|bit21~q ))) # (!\BRegAddr[2]~input_o  & (\inst12|bit21~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst12|bit21~q ),
	.datad(\inst16|bit21~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[21]~230_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[21]~230 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[21]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[21]~229 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[21]~229_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\BRegAddr[2]~input_o  & ((\inst15|bit21~q ))) # (!\BRegAddr[2]~input_o  & (\inst11|bit21~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst11|bit21~q ),
	.datad(\inst15|bit21~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[21]~229_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[21]~229 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[21]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[21]~227 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[21]~227_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\BRegAddr[2]~input_o  & ((\inst14|bit21~q ))) # (!\BRegAddr[2]~input_o  & (\inst10|bit21~q ))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.datac(\inst10|bit21~q ),
	.datad(\inst14|bit21~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[21]~227_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[21]~227 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[21]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[21]~228 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[21]~228_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\BRegAddr[2]~input_o  & ((\inst13|bit21~q ))) # (!\BRegAddr[2]~input_o  & (\inst9|bit21~q ))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datac(\inst9|bit21~q ),
	.datad(\inst13|bit21~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[21]~228_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[21]~228 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[21]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[21]~231 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[21]~231_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[21]~230_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[21]~229_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[21]~227_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[21]~228_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[21]~230_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[21]~229_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[21]~227_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[21]~228_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[21]~231_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[21]~231 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[21]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N16
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[21]~232 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[21]~232_combout  = (!\BRegAddr[4]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|result_node[21]~226_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[21]~231_combout  & 
// \BRegAddr[3]~input_o ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[21]~226_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[21]~231_combout ),
	.datac(\BRegAddr[3]~input_o ),
	.datad(\BRegAddr[4]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[21]~232_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[21]~232 .lut_mask = 16'h00EA;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[21]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~62 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~62_combout  = (\BRegAddr[1]~input_o  & (((\BRegAddr[0]~input_o )))) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & (\inst18|bit21~q )) # (!\BRegAddr[0]~input_o  & ((\inst17|bit21~q )))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst18|bit21~q ),
	.datac(\inst17|bit21~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~62 .lut_mask = 16'hEE50;
defparam \inst34|LPM_MUX_component|auto_generated|_~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~63 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~63_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~62_combout  & ((\inst20|bit21~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~62_combout  & (\inst19|bit21~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~62_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst19|bit21~q ),
	.datac(\inst20|bit21~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~62_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~63 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~64 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~64_combout  = (\BRegAddr[1]~input_o  & (\BRegAddr[0]~input_o )) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & ((\inst35|bit21~q ))) # (!\BRegAddr[0]~input_o  & (\inst21|bit21~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst21|bit21~q ),
	.datad(\inst35|bit21~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~64 .lut_mask = 16'hDC98;
defparam \inst34|LPM_MUX_component|auto_generated|_~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~65 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~65_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~64_combout  & (\inst24|bit21~q )) # (!\inst34|LPM_MUX_component|auto_generated|_~64_combout  & ((\inst23|bit21~q ))))) # 
// (!\BRegAddr[1]~input_o  & (\inst34|LPM_MUX_component|auto_generated|_~64_combout ))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|_~64_combout ),
	.datac(\inst24|bit21~q ),
	.datad(\inst23|bit21~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~65 .lut_mask = 16'hE6C4;
defparam \inst34|LPM_MUX_component|auto_generated|_~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[21]~233 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[21]~233_combout  = (\inst34|LPM_MUX_component|auto_generated|_~63_combout  & ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & \inst34|LPM_MUX_component|auto_generated|_~65_combout )))) # (!\inst34|LPM_MUX_component|auto_generated|_~63_combout  & 
// (((\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & \inst34|LPM_MUX_component|auto_generated|_~65_combout ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~63_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~65_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[21]~233_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[21]~233 .lut_mask = 16'hF888;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[21]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N28
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[21]~239 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[21]~239_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[21]~232_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[21]~233_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[21]~238_combout  & \inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[21]~238_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[21]~232_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[21]~233_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[21]~239_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[21]~239 .lut_mask = 16'hFFEC;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[21]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~66 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~66_combout  = (\BRegAddr[1]~input_o  & (\BRegAddr[0]~input_o )) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & ((\inst6|bit20~q ))) # (!\BRegAddr[0]~input_o  & (\inst5|bit20~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst5|bit20~q ),
	.datad(\inst6|bit20~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~66 .lut_mask = 16'hDC98;
defparam \inst34|LPM_MUX_component|auto_generated|_~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N16
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~67 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~67_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~66_combout  & ((\inst8|bit20~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~66_combout  & (\inst7|bit20~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~66_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst7|bit20~q ),
	.datac(\inst8|bit20~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~66_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~67 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N20
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[20]~240 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[20]~240_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o  & (\inst4|bit20~q )) # (!\BRegAddr[1]~input_o  & ((\inst2|bit20~q )))))

	.dataa(\inst4|bit20~q ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst2|bit20~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[20]~240_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[20]~240 .lut_mask = 16'hB800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[20]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[20]~566 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[20]~566_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[20]~240_combout ) # ((!\BRegAddr[0]~input_o  & (\BRegAddr[1]~input_o  & \inst3|bit20~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst3|bit20~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[20]~240_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[20]~566_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[20]~566 .lut_mask = 16'hFF40;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[20]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[20]~241 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[20]~241_combout  = (!\BRegAddr[3]~input_o  & ((\BRegAddr[2]~input_o  & (\inst34|LPM_MUX_component|auto_generated|_~67_combout )) # (!\BRegAddr[2]~input_o  & 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[20]~566_combout )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~67_combout ),
	.datab(\BRegAddr[3]~input_o ),
	.datac(\BRegAddr[2]~input_o ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[20]~566_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[20]~241_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[20]~241 .lut_mask = 16'h2320;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[20]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[20]~242 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[20]~242_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\BRegAddr[2]~input_o  & ((\inst14|bit20~q ))) # (!\BRegAddr[2]~input_o  & (\inst10|bit20~q ))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.datac(\inst10|bit20~q ),
	.datad(\inst14|bit20~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[20]~242_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[20]~242 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[20]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[20]~244 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[20]~244_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\BRegAddr[2]~input_o  & (\inst15|bit20~q )) # (!\BRegAddr[2]~input_o  & ((\inst11|bit20~q )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.datab(\inst15|bit20~q ),
	.datac(\inst11|bit20~q ),
	.datad(\BRegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[20]~244_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[20]~244 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[20]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[20]~245 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[20]~245_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\BRegAddr[2]~input_o  & ((\inst16|bit20~q ))) # (!\BRegAddr[2]~input_o  & (\inst12|bit20~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst12|bit20~q ),
	.datad(\inst16|bit20~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[20]~245_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[20]~245 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[20]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[20]~243 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[20]~243_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\BRegAddr[2]~input_o  & ((\inst13|bit20~q ))) # (!\BRegAddr[2]~input_o  & (\inst9|bit20~q ))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datac(\inst9|bit20~q ),
	.datad(\inst13|bit20~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[20]~243_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[20]~243 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[20]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N4
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[20]~246 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[20]~246_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[20]~242_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[20]~244_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[20]~245_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[20]~243_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[20]~242_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[20]~244_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[20]~245_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[20]~243_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[20]~246_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[20]~246 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[20]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N8
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[20]~247 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[20]~247_combout  = (!\BRegAddr[4]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|result_node[20]~241_combout ) # ((\BRegAddr[3]~input_o  & 
// \inst34|LPM_MUX_component|auto_generated|result_node[20]~246_combout ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[20]~241_combout ),
	.datab(\BRegAddr[3]~input_o ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[20]~246_combout ),
	.datad(\BRegAddr[4]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[20]~247_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[20]~247 .lut_mask = 16'h00EA;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[20]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~70 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~70_combout  = (\BRegAddr[1]~input_o  & (\BRegAddr[0]~input_o )) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & ((\inst35|bit20~q ))) # (!\BRegAddr[0]~input_o  & (\inst21|bit20~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst21|bit20~q ),
	.datad(\inst35|bit20~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~70 .lut_mask = 16'hDC98;
defparam \inst34|LPM_MUX_component|auto_generated|_~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~71 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~71_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~70_combout  & ((\inst24|bit20~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~70_combout  & (\inst23|bit20~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~70_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst23|bit20~q ),
	.datac(\inst24|bit20~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~70_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~71 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~68 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~68_combout  = (\BRegAddr[1]~input_o  & (\BRegAddr[0]~input_o )) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & ((\inst18|bit20~q ))) # (!\BRegAddr[0]~input_o  & (\inst17|bit20~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst17|bit20~q ),
	.datad(\inst18|bit20~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~68 .lut_mask = 16'hDC98;
defparam \inst34|LPM_MUX_component|auto_generated|_~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~69 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~69_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~68_combout  & ((\inst20|bit20~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~68_combout  & (\inst19|bit20~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~68_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst19|bit20~q ),
	.datac(\inst20|bit20~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~68_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~69 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[20]~248 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[20]~248_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & ((\inst34|LPM_MUX_component|auto_generated|_~69_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & \inst34|LPM_MUX_component|auto_generated|_~71_combout )))) # (!\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & 
// (\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & (\inst34|LPM_MUX_component|auto_generated|_~71_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|_~71_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~69_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[20]~248_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[20]~248 .lut_mask = 16'hEAC0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[20]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[20]~249 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[20]~249_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\BRegAddr[0]~input_o  & ((\inst30|bit20~q ))) # (!\BRegAddr[0]~input_o  & (\inst29|bit20~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst29|bit20~q ),
	.datad(\inst30|bit20~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[20]~249_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[20]~249 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[20]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[20]~252 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[20]~252_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\BRegAddr[0]~input_o  & (\inst28|bit20~q )) # (!\BRegAddr[0]~input_o  & ((\inst27|bit20~q )))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst28|bit20~q ),
	.datac(\inst27|bit20~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[20]~252_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[20]~252 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[20]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[20]~250 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[20]~250_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\BRegAddr[0]~input_o  & (\inst32|bit20~q )) # (!\BRegAddr[0]~input_o  & ((\inst31|bit20~q )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datab(\inst32|bit20~q ),
	.datac(\inst31|bit20~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[20]~250_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[20]~250 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[20]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[20]~251 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[20]~251_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\BRegAddr[0]~input_o  & ((\inst26|bit20~q ))) # (!\BRegAddr[0]~input_o  & (\inst25|bit20~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datac(\inst25|bit20~q ),
	.datad(\inst26|bit20~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[20]~251_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[20]~251 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[20]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N12
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[20]~253 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[20]~253_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[20]~249_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[20]~252_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[20]~250_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[20]~251_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[20]~249_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[20]~252_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[20]~250_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[20]~251_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[20]~253_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[20]~253 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[20]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[20]~254 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[20]~254_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[20]~247_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[20]~248_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout  & \inst34|LPM_MUX_component|auto_generated|result_node[20]~253_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[20]~247_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[20]~248_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[20]~253_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[20]~254_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[20]~254 .lut_mask = 16'hFEFC;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[20]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~76 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~76_combout  = (\BRegAddr[1]~input_o  & (\BRegAddr[0]~input_o )) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & ((\inst35|bit19~q ))) # (!\BRegAddr[0]~input_o  & (\inst21|bit19~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst21|bit19~q ),
	.datad(\inst35|bit19~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~76 .lut_mask = 16'hDC98;
defparam \inst34|LPM_MUX_component|auto_generated|_~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~77 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~77_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~76_combout  & ((\inst24|bit19~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~76_combout  & (\inst23|bit19~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~76_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst23|bit19~q ),
	.datac(\inst24|bit19~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~76_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~77 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~74 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~74_combout  = (\BRegAddr[1]~input_o  & (\BRegAddr[0]~input_o )) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & ((\inst18|bit19~q ))) # (!\BRegAddr[0]~input_o  & (\inst17|bit19~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst17|bit19~q ),
	.datad(\inst18|bit19~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~74 .lut_mask = 16'hDC98;
defparam \inst34|LPM_MUX_component|auto_generated|_~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~75 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~75_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~74_combout  & (\inst20|bit19~q )) # (!\inst34|LPM_MUX_component|auto_generated|_~74_combout  & ((\inst19|bit19~q ))))) # 
// (!\BRegAddr[1]~input_o  & (\inst34|LPM_MUX_component|auto_generated|_~74_combout ))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|_~74_combout ),
	.datac(\inst20|bit19~q ),
	.datad(\inst19|bit19~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~75 .lut_mask = 16'hE6C4;
defparam \inst34|LPM_MUX_component|auto_generated|_~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N8
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[19]~263 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[19]~263_combout  = (\inst34|LPM_MUX_component|auto_generated|_~77_combout  & ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst34|LPM_MUX_component|auto_generated|_~75_combout )))) # (!\inst34|LPM_MUX_component|auto_generated|_~77_combout  & 
// (((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst34|LPM_MUX_component|auto_generated|_~75_combout ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~77_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~75_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[19]~263_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[19]~263 .lut_mask = 16'hF888;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[19]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[19]~265 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[19]~265_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\BRegAddr[0]~input_o  & (\inst32|bit19~q )) # (!\BRegAddr[0]~input_o  & ((\inst31|bit19~q )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datab(\inst32|bit19~q ),
	.datac(\inst31|bit19~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[19]~265_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[19]~265 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[19]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[19]~264 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[19]~264_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\BRegAddr[0]~input_o  & ((\inst30|bit19~q ))) # (!\BRegAddr[0]~input_o  & (\inst29|bit19~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst29|bit19~q ),
	.datad(\inst30|bit19~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[19]~264_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[19]~264 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[19]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[19]~266 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[19]~266_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\BRegAddr[0]~input_o  & (\inst26|bit19~q )) # (!\BRegAddr[0]~input_o  & ((\inst25|bit19~q )))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst26|bit19~q ),
	.datac(\inst25|bit19~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[19]~266_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[19]~266 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[19]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N20
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[19]~267 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[19]~267_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\BRegAddr[0]~input_o  & ((\inst28|bit19~q ))) # (!\BRegAddr[0]~input_o  & (\inst27|bit19~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst27|bit19~q ),
	.datad(\inst28|bit19~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[19]~267_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[19]~267 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[19]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[19]~268 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[19]~268_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[19]~265_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[19]~264_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[19]~266_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[19]~267_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[19]~265_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[19]~264_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[19]~266_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[19]~267_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[19]~268_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[19]~268 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[19]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~72 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~72_combout  = (\BRegAddr[1]~input_o  & (((\BRegAddr[0]~input_o )))) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & (\inst6|bit19~q )) # (!\BRegAddr[0]~input_o  & ((\inst5|bit19~q )))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst6|bit19~q ),
	.datac(\inst5|bit19~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~72 .lut_mask = 16'hEE50;
defparam \inst34|LPM_MUX_component|auto_generated|_~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~73 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~73_combout  = (\inst34|LPM_MUX_component|auto_generated|_~72_combout  & (((\inst8|bit19~q ) # (!\BRegAddr[1]~input_o )))) # (!\inst34|LPM_MUX_component|auto_generated|_~72_combout  & (\inst7|bit19~q  & 
// ((\BRegAddr[1]~input_o ))))

	.dataa(\inst7|bit19~q ),
	.datab(\inst34|LPM_MUX_component|auto_generated|_~72_combout ),
	.datac(\inst8|bit19~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~73 .lut_mask = 16'hE2CC;
defparam \inst34|LPM_MUX_component|auto_generated|_~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N24
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[19]~255 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[19]~255_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o  & ((\inst4|bit19~q ))) # (!\BRegAddr[1]~input_o  & (\inst2|bit19~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst2|bit19~q ),
	.datad(\inst4|bit19~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[19]~255_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[19]~255 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[19]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[19]~567 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[19]~567_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[19]~255_combout ) # ((\BRegAddr[1]~input_o  & (!\BRegAddr[0]~input_o  & \inst3|bit19~q )))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst3|bit19~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[19]~255_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[19]~567_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[19]~567 .lut_mask = 16'hFF20;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[19]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[19]~256 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[19]~256_combout  = (!\BRegAddr[3]~input_o  & ((\BRegAddr[2]~input_o  & (\inst34|LPM_MUX_component|auto_generated|_~73_combout )) # (!\BRegAddr[2]~input_o  & 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[19]~567_combout )))))

	.dataa(\BRegAddr[3]~input_o ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst34|LPM_MUX_component|auto_generated|_~73_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[19]~567_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[19]~256_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[19]~256 .lut_mask = 16'h5140;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[19]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[19]~260 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[19]~260_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\BRegAddr[2]~input_o  & (\inst16|bit19~q )) # (!\BRegAddr[2]~input_o  & ((\inst12|bit19~q )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.datab(\inst16|bit19~q ),
	.datac(\inst12|bit19~q ),
	.datad(\BRegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[19]~260_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[19]~260 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[19]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[19]~257 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[19]~257_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\BRegAddr[2]~input_o  & ((\inst14|bit19~q ))) # (!\BRegAddr[2]~input_o  & (\inst10|bit19~q ))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.datac(\inst10|bit19~q ),
	.datad(\inst14|bit19~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[19]~257_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[19]~257 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[19]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[19]~258 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[19]~258_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\BRegAddr[2]~input_o  & (\inst13|bit19~q )) # (!\BRegAddr[2]~input_o  & ((\inst9|bit19~q )))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst13|bit19~q ),
	.datac(\inst9|bit19~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[19]~258_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[19]~258 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[19]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[19]~259 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[19]~259_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\BRegAddr[2]~input_o  & ((\inst15|bit19~q ))) # (!\BRegAddr[2]~input_o  & (\inst11|bit19~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst11|bit19~q ),
	.datad(\inst15|bit19~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[19]~259_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[19]~259 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[19]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N16
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[19]~261 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[19]~261_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[19]~260_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[19]~257_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[19]~258_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[19]~259_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[19]~260_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[19]~257_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[19]~258_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[19]~259_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[19]~261_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[19]~261 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[19]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[19]~262 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[19]~262_combout  = (!\BRegAddr[4]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|result_node[19]~256_combout ) # ((\BRegAddr[3]~input_o  & 
// \inst34|LPM_MUX_component|auto_generated|result_node[19]~261_combout ))))

	.dataa(\BRegAddr[3]~input_o ),
	.datab(\BRegAddr[4]~input_o ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[19]~256_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[19]~261_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[19]~262_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[19]~262 .lut_mask = 16'h3230;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[19]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N20
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[19]~269 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[19]~269_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[19]~263_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[19]~262_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout  & \inst34|LPM_MUX_component|auto_generated|result_node[19]~268_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[19]~263_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[19]~268_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[19]~262_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[19]~269_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[19]~269 .lut_mask = 16'hFFEC;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[19]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[18]~280 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[18]~280_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\BRegAddr[0]~input_o  & ((\inst32|bit18~q ))) # (!\BRegAddr[0]~input_o  & (\inst31|bit18~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst31|bit18~q ),
	.datad(\inst32|bit18~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[18]~280_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[18]~280 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[18]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[18]~282 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[18]~282_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\BRegAddr[0]~input_o  & ((\inst28|bit18~q ))) # (!\BRegAddr[0]~input_o  & (\inst27|bit18~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datac(\inst27|bit18~q ),
	.datad(\inst28|bit18~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[18]~282_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[18]~282 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[18]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[18]~281 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[18]~281_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\BRegAddr[0]~input_o  & ((\inst26|bit18~q ))) # (!\BRegAddr[0]~input_o  & (\inst25|bit18~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datac(\inst25|bit18~q ),
	.datad(\inst26|bit18~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[18]~281_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[18]~281 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[18]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[18]~279 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[18]~279_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\BRegAddr[0]~input_o  & ((\inst30|bit18~q ))) # (!\BRegAddr[0]~input_o  & (\inst29|bit18~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst29|bit18~q ),
	.datad(\inst30|bit18~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[18]~279_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[18]~279 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[18]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N16
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[18]~283 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[18]~283_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[18]~280_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[18]~282_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[18]~281_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[18]~279_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[18]~280_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[18]~282_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[18]~281_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[18]~279_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[18]~283_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[18]~283 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[18]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~82 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~82_combout  = (\BRegAddr[1]~input_o  & (\BRegAddr[0]~input_o )) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & ((\inst35|bit18~q ))) # (!\BRegAddr[0]~input_o  & (\inst21|bit18~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst21|bit18~q ),
	.datad(\inst35|bit18~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~82 .lut_mask = 16'hDC98;
defparam \inst34|LPM_MUX_component|auto_generated|_~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~83 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~83_combout  = (\inst34|LPM_MUX_component|auto_generated|_~82_combout  & (((\inst24|bit18~q ) # (!\BRegAddr[1]~input_o )))) # (!\inst34|LPM_MUX_component|auto_generated|_~82_combout  & (\inst23|bit18~q  & 
// ((\BRegAddr[1]~input_o ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~82_combout ),
	.datab(\inst23|bit18~q ),
	.datac(\inst24|bit18~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~83 .lut_mask = 16'hE4AA;
defparam \inst34|LPM_MUX_component|auto_generated|_~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~80 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~80_combout  = (\BRegAddr[1]~input_o  & (((\BRegAddr[0]~input_o )))) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & (\inst18|bit18~q )) # (!\BRegAddr[0]~input_o  & ((\inst17|bit18~q )))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst18|bit18~q ),
	.datac(\inst17|bit18~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~80 .lut_mask = 16'hEE50;
defparam \inst34|LPM_MUX_component|auto_generated|_~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~81 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~81_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~80_combout  & (\inst20|bit18~q )) # (!\inst34|LPM_MUX_component|auto_generated|_~80_combout  & ((\inst19|bit18~q ))))) # 
// (!\BRegAddr[1]~input_o  & (\inst34|LPM_MUX_component|auto_generated|_~80_combout ))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|_~80_combout ),
	.datac(\inst20|bit18~q ),
	.datad(\inst19|bit18~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~81 .lut_mask = 16'hE6C4;
defparam \inst34|LPM_MUX_component|auto_generated|_~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[18]~278 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[18]~278_combout  = (\inst34|LPM_MUX_component|auto_generated|_~83_combout  & ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst34|LPM_MUX_component|auto_generated|_~81_combout )))) # (!\inst34|LPM_MUX_component|auto_generated|_~83_combout  & 
// (((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst34|LPM_MUX_component|auto_generated|_~81_combout ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~83_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~81_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[18]~278_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[18]~278 .lut_mask = 16'hF888;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[18]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[18]~272 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[18]~272_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\BRegAddr[2]~input_o  & (\inst14|bit18~q )) # (!\BRegAddr[2]~input_o  & ((\inst10|bit18~q )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.datab(\inst14|bit18~q ),
	.datac(\inst10|bit18~q ),
	.datad(\BRegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[18]~272_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[18]~272 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[18]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[18]~275 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[18]~275_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\BRegAddr[2]~input_o  & (\inst16|bit18~q )) # (!\BRegAddr[2]~input_o  & ((\inst12|bit18~q )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.datab(\inst16|bit18~q ),
	.datac(\inst12|bit18~q ),
	.datad(\BRegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[18]~275_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[18]~275 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[18]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[18]~273 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[18]~273_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\BRegAddr[2]~input_o  & ((\inst13|bit18~q ))) # (!\BRegAddr[2]~input_o  & (\inst9|bit18~q ))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datac(\inst9|bit18~q ),
	.datad(\inst13|bit18~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[18]~273_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[18]~273 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[18]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[18]~274 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[18]~274_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\BRegAddr[2]~input_o  & ((\inst15|bit18~q ))) # (!\BRegAddr[2]~input_o  & (\inst11|bit18~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst11|bit18~q ),
	.datad(\inst15|bit18~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[18]~274_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[18]~274 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[18]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[18]~276 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[18]~276_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[18]~272_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[18]~275_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[18]~273_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[18]~274_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[18]~272_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[18]~275_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[18]~273_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[18]~274_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[18]~276_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[18]~276 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[18]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~78 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~78_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o ) # ((\inst6|bit18~q )))) # (!\BRegAddr[0]~input_o  & (!\BRegAddr[1]~input_o  & (\inst5|bit18~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst5|bit18~q ),
	.datad(\inst6|bit18~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~78 .lut_mask = 16'hBA98;
defparam \inst34|LPM_MUX_component|auto_generated|_~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~79 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~79_combout  = (\inst34|LPM_MUX_component|auto_generated|_~78_combout  & (((\inst8|bit18~q )) # (!\BRegAddr[1]~input_o ))) # (!\inst34|LPM_MUX_component|auto_generated|_~78_combout  & (\BRegAddr[1]~input_o  & 
// ((\inst7|bit18~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~78_combout ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst8|bit18~q ),
	.datad(\inst7|bit18~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~79 .lut_mask = 16'hE6A2;
defparam \inst34|LPM_MUX_component|auto_generated|_~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N4
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[18]~270 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[18]~270_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o  & ((\inst4|bit18~q ))) # (!\BRegAddr[1]~input_o  & (\inst2|bit18~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst2|bit18~q ),
	.datad(\inst4|bit18~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[18]~270_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[18]~270 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[18]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[18]~568 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[18]~568_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[18]~270_combout ) # ((\BRegAddr[1]~input_o  & (\inst3|bit18~q  & !\BRegAddr[0]~input_o )))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[18]~270_combout ),
	.datac(\inst3|bit18~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[18]~568_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[18]~568 .lut_mask = 16'hCCEC;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[18]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N28
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[18]~271 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[18]~271_combout  = (!\BRegAddr[3]~input_o  & ((\BRegAddr[2]~input_o  & (\inst34|LPM_MUX_component|auto_generated|_~79_combout )) # (!\BRegAddr[2]~input_o  & 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[18]~568_combout )))))

	.dataa(\BRegAddr[3]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|_~79_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[18]~568_combout ),
	.datad(\BRegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[18]~271_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[18]~271 .lut_mask = 16'h4450;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[18]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N0
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[18]~277 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[18]~277_combout  = (!\BRegAddr[4]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|result_node[18]~271_combout ) # ((\BRegAddr[3]~input_o  & 
// \inst34|LPM_MUX_component|auto_generated|result_node[18]~276_combout ))))

	.dataa(\BRegAddr[3]~input_o ),
	.datab(\BRegAddr[4]~input_o ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[18]~276_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[18]~271_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[18]~277_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[18]~277 .lut_mask = 16'h3320;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[18]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[18]~284 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[18]~284_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[18]~278_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[18]~277_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout  & \inst34|LPM_MUX_component|auto_generated|result_node[18]~283_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[18]~283_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[18]~278_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[18]~277_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[18]~284_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[18]~284 .lut_mask = 16'hFFF8;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[18]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[17]~295 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[17]~295_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\BRegAddr[0]~input_o  & ((\inst32|bit17~q ))) # (!\BRegAddr[0]~input_o  & (\inst31|bit17~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst31|bit17~q ),
	.datad(\inst32|bit17~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[17]~295_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[17]~295 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[17]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[17]~297 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[17]~297_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\BRegAddr[0]~input_o  & ((\inst28|bit17~q ))) # (!\BRegAddr[0]~input_o  & (\inst27|bit17~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datac(\inst27|bit17~q ),
	.datad(\inst28|bit17~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[17]~297_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[17]~297 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[17]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[17]~296 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[17]~296_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\BRegAddr[0]~input_o  & ((\inst26|bit17~q ))) # (!\BRegAddr[0]~input_o  & (\inst25|bit17~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datac(\inst25|bit17~q ),
	.datad(\inst26|bit17~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[17]~296_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[17]~296 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[17]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[17]~294 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[17]~294_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\BRegAddr[0]~input_o  & (\inst30|bit17~q )) # (!\BRegAddr[0]~input_o  & ((\inst29|bit17~q )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datab(\inst30|bit17~q ),
	.datac(\inst29|bit17~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[17]~294_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[17]~294 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[17]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[17]~298 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[17]~298_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[17]~295_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[17]~297_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[17]~296_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[17]~294_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[17]~295_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[17]~297_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[17]~296_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[17]~294_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[17]~298_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[17]~298 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[17]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~86 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~86_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o ) # ((\inst18|bit17~q )))) # (!\BRegAddr[0]~input_o  & (!\BRegAddr[1]~input_o  & (\inst17|bit17~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst17|bit17~q ),
	.datad(\inst18|bit17~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~86 .lut_mask = 16'hBA98;
defparam \inst34|LPM_MUX_component|auto_generated|_~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~87 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~87_combout  = (\inst34|LPM_MUX_component|auto_generated|_~86_combout  & (((\inst20|bit17~q ) # (!\BRegAddr[1]~input_o )))) # (!\inst34|LPM_MUX_component|auto_generated|_~86_combout  & (\inst19|bit17~q  & 
// ((\BRegAddr[1]~input_o ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~86_combout ),
	.datab(\inst19|bit17~q ),
	.datac(\inst20|bit17~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~87 .lut_mask = 16'hE4AA;
defparam \inst34|LPM_MUX_component|auto_generated|_~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~88 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~88_combout  = (\BRegAddr[1]~input_o  & (\BRegAddr[0]~input_o )) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & ((\inst35|bit17~q ))) # (!\BRegAddr[0]~input_o  & (\inst21|bit17~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst21|bit17~q ),
	.datad(\inst35|bit17~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~88 .lut_mask = 16'hDC98;
defparam \inst34|LPM_MUX_component|auto_generated|_~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N8
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~89 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~89_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~88_combout  & ((\inst24|bit17~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~88_combout  & (\inst23|bit17~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~88_combout ))))

	.dataa(\inst23|bit17~q ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst24|bit17~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~88_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~89 .lut_mask = 16'hF388;
defparam \inst34|LPM_MUX_component|auto_generated|_~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[17]~293 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[17]~293_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & ((\inst34|LPM_MUX_component|auto_generated|_~87_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|_~89_combout  & \inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout )))) # (!\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & 
// (((\inst34|LPM_MUX_component|auto_generated|_~89_combout  & \inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|_~87_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|_~89_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[17]~293_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[17]~293 .lut_mask = 16'hF888;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[17]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[17]~288 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[17]~288_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\BRegAddr[2]~input_o  & ((\inst13|bit17~q ))) # (!\BRegAddr[2]~input_o  & (\inst9|bit17~q ))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datac(\inst9|bit17~q ),
	.datad(\inst13|bit17~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[17]~288_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[17]~288 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[17]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[17]~287 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[17]~287_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\BRegAddr[2]~input_o  & ((\inst14|bit17~q ))) # (!\BRegAddr[2]~input_o  & (\inst10|bit17~q ))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.datac(\inst10|bit17~q ),
	.datad(\inst14|bit17~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[17]~287_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[17]~287 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[17]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[17]~290 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[17]~290_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\BRegAddr[2]~input_o  & ((\inst16|bit17~q ))) # (!\BRegAddr[2]~input_o  & (\inst12|bit17~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst12|bit17~q ),
	.datad(\inst16|bit17~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[17]~290_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[17]~290 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[17]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[17]~289 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[17]~289_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\BRegAddr[2]~input_o  & (\inst15|bit17~q )) # (!\BRegAddr[2]~input_o  & ((\inst11|bit17~q )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.datab(\inst15|bit17~q ),
	.datac(\inst11|bit17~q ),
	.datad(\BRegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[17]~289_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[17]~289 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[17]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[17]~291 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[17]~291_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[17]~288_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[17]~287_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[17]~290_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[17]~289_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[17]~288_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[17]~287_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[17]~290_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[17]~289_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[17]~291_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[17]~291 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[17]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N24
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[17]~285 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[17]~285_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o  & ((\inst4|bit17~q ))) # (!\BRegAddr[1]~input_o  & (\inst2|bit17~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst2|bit17~q ),
	.datad(\inst4|bit17~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[17]~285_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[17]~285 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[17]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[17]~569 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[17]~569_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[17]~285_combout ) # ((\BRegAddr[1]~input_o  & (!\BRegAddr[0]~input_o  & \inst3|bit17~q )))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst3|bit17~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[17]~285_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[17]~569_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[17]~569 .lut_mask = 16'hFF20;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[17]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~84 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~84_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o ) # ((\inst6|bit17~q )))) # (!\BRegAddr[0]~input_o  & (!\BRegAddr[1]~input_o  & (\inst5|bit17~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst5|bit17~q ),
	.datad(\inst6|bit17~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~84 .lut_mask = 16'hBA98;
defparam \inst34|LPM_MUX_component|auto_generated|_~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~85 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~85_combout  = (\inst34|LPM_MUX_component|auto_generated|_~84_combout  & (((\inst8|bit17~q )) # (!\BRegAddr[1]~input_o ))) # (!\inst34|LPM_MUX_component|auto_generated|_~84_combout  & (\BRegAddr[1]~input_o  & 
// ((\inst7|bit17~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~84_combout ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst8|bit17~q ),
	.datad(\inst7|bit17~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~85 .lut_mask = 16'hE6A2;
defparam \inst34|LPM_MUX_component|auto_generated|_~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N0
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[17]~286 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[17]~286_combout  = (!\BRegAddr[3]~input_o  & ((\BRegAddr[2]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~85_combout ))) # (!\BRegAddr[2]~input_o  & 
// (\inst34|LPM_MUX_component|auto_generated|result_node[17]~569_combout ))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[17]~569_combout ),
	.datac(\BRegAddr[3]~input_o ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~85_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[17]~286_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[17]~286 .lut_mask = 16'h0E04;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[17]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N12
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[17]~292 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[17]~292_combout  = (!\BRegAddr[4]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|result_node[17]~286_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[17]~291_combout  & 
// \BRegAddr[3]~input_o ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[17]~291_combout ),
	.datab(\BRegAddr[3]~input_o ),
	.datac(\BRegAddr[4]~input_o ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[17]~286_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[17]~292_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[17]~292 .lut_mask = 16'h0F08;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[17]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N16
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[17]~299 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[17]~299_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[17]~293_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[17]~292_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout  & \inst34|LPM_MUX_component|auto_generated|result_node[17]~298_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[17]~298_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[17]~293_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[17]~292_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[17]~299_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[17]~299 .lut_mask = 16'hFFF8;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[17]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N20
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[16]~310 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[16]~310_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\BRegAddr[0]~input_o  & ((\inst32|bit16~q ))) # (!\BRegAddr[0]~input_o  & (\inst31|bit16~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst31|bit16~q ),
	.datad(\inst32|bit16~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[16]~310_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[16]~310 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[16]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[16]~312 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[16]~312_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\BRegAddr[0]~input_o  & (\inst28|bit16~q )) # (!\BRegAddr[0]~input_o  & ((\inst27|bit16~q )))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst28|bit16~q ),
	.datac(\inst27|bit16~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[16]~312_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[16]~312 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[16]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[16]~311 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[16]~311_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\BRegAddr[0]~input_o  & ((\inst26|bit16~q ))) # (!\BRegAddr[0]~input_o  & (\inst25|bit16~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datac(\inst25|bit16~q ),
	.datad(\inst26|bit16~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[16]~311_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[16]~311 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[16]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[16]~309 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[16]~309_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\BRegAddr[0]~input_o  & (\inst30|bit16~q )) # (!\BRegAddr[0]~input_o  & ((\inst29|bit16~q )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datab(\inst30|bit16~q ),
	.datac(\inst29|bit16~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[16]~309_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[16]~309 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[16]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[16]~313 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[16]~313_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[16]~310_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[16]~312_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[16]~311_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[16]~309_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[16]~310_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[16]~312_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[16]~311_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[16]~309_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[16]~313_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[16]~313 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[16]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~92 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~92_combout  = (\BRegAddr[0]~input_o  & ((\inst18|bit16~q ) # ((\BRegAddr[1]~input_o )))) # (!\BRegAddr[0]~input_o  & (((\inst17|bit16~q  & !\BRegAddr[1]~input_o ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst18|bit16~q ),
	.datac(\inst17|bit16~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~92 .lut_mask = 16'hAAD8;
defparam \inst34|LPM_MUX_component|auto_generated|_~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~93 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~93_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~92_combout  & (\inst20|bit16~q )) # (!\inst34|LPM_MUX_component|auto_generated|_~92_combout  & ((\inst19|bit16~q ))))) # 
// (!\BRegAddr[1]~input_o  & (\inst34|LPM_MUX_component|auto_generated|_~92_combout ))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|_~92_combout ),
	.datac(\inst20|bit16~q ),
	.datad(\inst19|bit16~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~93 .lut_mask = 16'hE6C4;
defparam \inst34|LPM_MUX_component|auto_generated|_~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~94 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~94_combout  = (\BRegAddr[1]~input_o  & (\BRegAddr[0]~input_o )) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & ((\inst35|bit16~q ))) # (!\BRegAddr[0]~input_o  & (\inst21|bit16~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst21|bit16~q ),
	.datad(\inst35|bit16~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~94 .lut_mask = 16'hDC98;
defparam \inst34|LPM_MUX_component|auto_generated|_~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~95 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~95_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~94_combout  & ((\inst24|bit16~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~94_combout  & (\inst23|bit16~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~94_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst23|bit16~q ),
	.datac(\inst24|bit16~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~94_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~95 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N8
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[16]~308 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[16]~308_combout  = (\inst34|LPM_MUX_component|auto_generated|_~93_combout  & ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & \inst34|LPM_MUX_component|auto_generated|_~95_combout )))) # (!\inst34|LPM_MUX_component|auto_generated|_~93_combout  & 
// (((\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & \inst34|LPM_MUX_component|auto_generated|_~95_combout ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~93_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~95_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[16]~308_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[16]~308 .lut_mask = 16'hF888;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[16]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N8
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[16]~300 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[16]~300_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o  & ((\inst4|bit16~q ))) # (!\BRegAddr[1]~input_o  & (\inst2|bit16~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst2|bit16~q ),
	.datad(\inst4|bit16~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[16]~300_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[16]~300 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[16]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[16]~570 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[16]~570_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[16]~300_combout ) # ((\BRegAddr[1]~input_o  & (\inst3|bit16~q  & !\BRegAddr[0]~input_o )))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[16]~300_combout ),
	.datac(\inst3|bit16~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[16]~570_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[16]~570 .lut_mask = 16'hCCEC;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[16]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~90 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~90_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o ) # ((\inst6|bit16~q )))) # (!\BRegAddr[0]~input_o  & (!\BRegAddr[1]~input_o  & (\inst5|bit16~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst5|bit16~q ),
	.datad(\inst6|bit16~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~90 .lut_mask = 16'hBA98;
defparam \inst34|LPM_MUX_component|auto_generated|_~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~91 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~91_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~90_combout  & (\inst8|bit16~q )) # (!\inst34|LPM_MUX_component|auto_generated|_~90_combout  & ((\inst7|bit16~q ))))) # 
// (!\BRegAddr[1]~input_o  & (\inst34|LPM_MUX_component|auto_generated|_~90_combout ))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|_~90_combout ),
	.datac(\inst8|bit16~q ),
	.datad(\inst7|bit16~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~91 .lut_mask = 16'hE6C4;
defparam \inst34|LPM_MUX_component|auto_generated|_~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[16]~301 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[16]~301_combout  = (!\BRegAddr[3]~input_o  & ((\BRegAddr[2]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~91_combout ))) # (!\BRegAddr[2]~input_o  & 
// (\inst34|LPM_MUX_component|auto_generated|result_node[16]~570_combout ))))

	.dataa(\BRegAddr[3]~input_o ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[16]~570_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~91_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[16]~301_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[16]~301 .lut_mask = 16'h5410;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[16]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[16]~303 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[16]~303_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\BRegAddr[2]~input_o  & (\inst13|bit16~q )) # (!\BRegAddr[2]~input_o  & ((\inst9|bit16~q )))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst13|bit16~q ),
	.datac(\inst9|bit16~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[16]~303_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[16]~303 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[16]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[16]~304 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[16]~304_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\BRegAddr[2]~input_o  & ((\inst15|bit16~q ))) # (!\BRegAddr[2]~input_o  & (\inst11|bit16~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst11|bit16~q ),
	.datad(\inst15|bit16~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[16]~304_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[16]~304 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[16]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[16]~305 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[16]~305_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\BRegAddr[2]~input_o  & (\inst16|bit16~q )) # (!\BRegAddr[2]~input_o  & ((\inst12|bit16~q )))))

	.dataa(\inst16|bit16~q ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst12|bit16~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[16]~305_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[16]~305 .lut_mask = 16'hB800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[16]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[16]~302 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[16]~302_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\BRegAddr[2]~input_o  & (\inst14|bit16~q )) # (!\BRegAddr[2]~input_o  & ((\inst10|bit16~q )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.datab(\inst14|bit16~q ),
	.datac(\inst10|bit16~q ),
	.datad(\BRegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[16]~302_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[16]~302 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[16]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N12
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[16]~306 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[16]~306_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[16]~303_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[16]~304_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[16]~305_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[16]~302_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[16]~303_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[16]~304_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[16]~305_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[16]~302_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[16]~306_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[16]~306 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[16]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[16]~307 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[16]~307_combout  = (!\BRegAddr[4]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|result_node[16]~301_combout ) # ((\BRegAddr[3]~input_o  & 
// \inst34|LPM_MUX_component|auto_generated|result_node[16]~306_combout ))))

	.dataa(\BRegAddr[3]~input_o ),
	.datab(\BRegAddr[4]~input_o ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[16]~301_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[16]~306_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[16]~307_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[16]~307 .lut_mask = 16'h3230;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[16]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N28
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[16]~314 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[16]~314_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[16]~308_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[16]~307_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[16]~313_combout  & \inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[16]~313_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[16]~308_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[16]~307_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[16]~314_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[16]~314 .lut_mask = 16'hFFF8;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[16]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[15]~320 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[15]~320_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\BRegAddr[2]~input_o  & ((\inst16|bit15~q ))) # (!\BRegAddr[2]~input_o  & (\inst12|bit15~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst12|bit15~q ),
	.datad(\inst16|bit15~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[15]~320_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[15]~320 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[15]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[15]~318 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[15]~318_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\BRegAddr[2]~input_o  & ((\inst13|bit15~q ))) # (!\BRegAddr[2]~input_o  & (\inst9|bit15~q ))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datac(\inst9|bit15~q ),
	.datad(\inst13|bit15~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[15]~318_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[15]~318 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[15]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[15]~317 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[15]~317_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\BRegAddr[2]~input_o  & (\inst14|bit15~q )) # (!\BRegAddr[2]~input_o  & ((\inst10|bit15~q )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.datab(\inst14|bit15~q ),
	.datac(\inst10|bit15~q ),
	.datad(\BRegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[15]~317_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[15]~317 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[15]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[15]~319 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[15]~319_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\BRegAddr[2]~input_o  & (\inst15|bit15~q )) # (!\BRegAddr[2]~input_o  & ((\inst11|bit15~q )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.datab(\inst15|bit15~q ),
	.datac(\inst11|bit15~q ),
	.datad(\BRegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[15]~319_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[15]~319 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[15]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N8
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[15]~321 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[15]~321_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[15]~320_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[15]~318_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[15]~317_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[15]~319_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[15]~320_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[15]~318_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[15]~317_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[15]~319_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[15]~321_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[15]~321 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[15]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~96 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~96_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o ) # ((\inst6|bit15~q )))) # (!\BRegAddr[0]~input_o  & (!\BRegAddr[1]~input_o  & (\inst5|bit15~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst5|bit15~q ),
	.datad(\inst6|bit15~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~96_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~96 .lut_mask = 16'hBA98;
defparam \inst34|LPM_MUX_component|auto_generated|_~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~97 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~97_combout  = (\inst34|LPM_MUX_component|auto_generated|_~96_combout  & (((\inst8|bit15~q )) # (!\BRegAddr[1]~input_o ))) # (!\inst34|LPM_MUX_component|auto_generated|_~96_combout  & (\BRegAddr[1]~input_o  & 
// ((\inst7|bit15~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~96_combout ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst8|bit15~q ),
	.datad(\inst7|bit15~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~97_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~97 .lut_mask = 16'hE6A2;
defparam \inst34|LPM_MUX_component|auto_generated|_~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N16
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[15]~315 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[15]~315_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o  & ((\inst4|bit15~q ))) # (!\BRegAddr[1]~input_o  & (\inst2|bit15~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst2|bit15~q ),
	.datad(\inst4|bit15~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[15]~315_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[15]~315 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[15]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[15]~571 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[15]~571_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[15]~315_combout ) # ((!\BRegAddr[0]~input_o  & (\BRegAddr[1]~input_o  & \inst3|bit15~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst3|bit15~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[15]~315_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[15]~571_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[15]~571 .lut_mask = 16'hFF40;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[15]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[15]~316 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[15]~316_combout  = (!\BRegAddr[3]~input_o  & ((\BRegAddr[2]~input_o  & (\inst34|LPM_MUX_component|auto_generated|_~97_combout )) # (!\BRegAddr[2]~input_o  & 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[15]~571_combout )))))

	.dataa(\BRegAddr[3]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|_~97_combout ),
	.datac(\BRegAddr[2]~input_o ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[15]~571_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[15]~316_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[15]~316 .lut_mask = 16'h4540;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[15]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[15]~322 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[15]~322_combout  = (!\BRegAddr[4]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|result_node[15]~316_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[15]~321_combout  & 
// \BRegAddr[3]~input_o ))))

	.dataa(\BRegAddr[4]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[15]~321_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[15]~316_combout ),
	.datad(\BRegAddr[3]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[15]~322_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[15]~322 .lut_mask = 16'h5450;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[15]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~100 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~100_combout  = (\BRegAddr[1]~input_o  & (\BRegAddr[0]~input_o )) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & ((\inst35|bit15~q ))) # (!\BRegAddr[0]~input_o  & (\inst21|bit15~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst21|bit15~q ),
	.datad(\inst35|bit15~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~100_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~100 .lut_mask = 16'hDC98;
defparam \inst34|LPM_MUX_component|auto_generated|_~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~101 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~101_combout  = (\inst34|LPM_MUX_component|auto_generated|_~100_combout  & (((\inst24|bit15~q ) # (!\BRegAddr[1]~input_o )))) # (!\inst34|LPM_MUX_component|auto_generated|_~100_combout  & (\inst23|bit15~q  & 
// ((\BRegAddr[1]~input_o ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~100_combout ),
	.datab(\inst23|bit15~q ),
	.datac(\inst24|bit15~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~101_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~101 .lut_mask = 16'hE4AA;
defparam \inst34|LPM_MUX_component|auto_generated|_~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~98 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~98_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o ) # ((\inst18|bit15~q )))) # (!\BRegAddr[0]~input_o  & (!\BRegAddr[1]~input_o  & (\inst17|bit15~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst17|bit15~q ),
	.datad(\inst18|bit15~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~98_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~98 .lut_mask = 16'hBA98;
defparam \inst34|LPM_MUX_component|auto_generated|_~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~99 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~99_combout  = (\inst34|LPM_MUX_component|auto_generated|_~98_combout  & (((\inst20|bit15~q ) # (!\BRegAddr[1]~input_o )))) # (!\inst34|LPM_MUX_component|auto_generated|_~98_combout  & (\inst19|bit15~q  & 
// ((\BRegAddr[1]~input_o ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~98_combout ),
	.datab(\inst19|bit15~q ),
	.datac(\inst20|bit15~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~99_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~99 .lut_mask = 16'hE4AA;
defparam \inst34|LPM_MUX_component|auto_generated|_~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[15]~323 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[15]~323_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & ((\inst34|LPM_MUX_component|auto_generated|_~101_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst34|LPM_MUX_component|auto_generated|_~99_combout )))) # (!\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & 
// (((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst34|LPM_MUX_component|auto_generated|_~99_combout ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|_~101_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~99_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[15]~323_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[15]~323 .lut_mask = 16'hF888;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[15]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[15]~326 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[15]~326_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\BRegAddr[0]~input_o  & (\inst26|bit15~q )) # (!\BRegAddr[0]~input_o  & ((\inst25|bit15~q )))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst26|bit15~q ),
	.datac(\inst25|bit15~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[15]~326_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[15]~326 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[15]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N28
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[15]~325 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[15]~325_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\BRegAddr[0]~input_o  & ((\inst32|bit15~q ))) # (!\BRegAddr[0]~input_o  & (\inst31|bit15~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst31|bit15~q ),
	.datad(\inst32|bit15~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[15]~325_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[15]~325 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[15]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[15]~327 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[15]~327_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\BRegAddr[0]~input_o  & (\inst28|bit15~q )) # (!\BRegAddr[0]~input_o  & ((\inst27|bit15~q )))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst28|bit15~q ),
	.datac(\inst27|bit15~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[15]~327_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[15]~327 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[15]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[15]~324 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[15]~324_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\BRegAddr[0]~input_o  & (\inst30|bit15~q )) # (!\BRegAddr[0]~input_o  & ((\inst29|bit15~q )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datab(\inst30|bit15~q ),
	.datac(\inst29|bit15~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[15]~324_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[15]~324 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[15]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N28
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[15]~328 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[15]~328_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[15]~326_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[15]~325_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[15]~327_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[15]~324_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[15]~326_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[15]~325_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[15]~327_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[15]~324_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[15]~328_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[15]~328 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[15]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[15]~329 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[15]~329_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[15]~322_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[15]~323_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout  & \inst34|LPM_MUX_component|auto_generated|result_node[15]~328_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[15]~322_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[15]~323_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[15]~328_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[15]~329_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[15]~329 .lut_mask = 16'hFEEE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[15]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~106 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~106_combout  = (\BRegAddr[1]~input_o  & (\BRegAddr[0]~input_o )) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & ((\inst35|bit14~q ))) # (!\BRegAddr[0]~input_o  & (\inst21|bit14~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst21|bit14~q ),
	.datad(\inst35|bit14~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~106_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~106 .lut_mask = 16'hDC98;
defparam \inst34|LPM_MUX_component|auto_generated|_~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~107 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~107_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~106_combout  & ((\inst24|bit14~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~106_combout  & (\inst23|bit14~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~106_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst23|bit14~q ),
	.datac(\inst24|bit14~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~106_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~107_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~107 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~104 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~104_combout  = (\BRegAddr[1]~input_o  & (\BRegAddr[0]~input_o )) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & ((\inst18|bit14~q ))) # (!\BRegAddr[0]~input_o  & (\inst17|bit14~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst17|bit14~q ),
	.datad(\inst18|bit14~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~104_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~104 .lut_mask = 16'hDC98;
defparam \inst34|LPM_MUX_component|auto_generated|_~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~105 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~105_combout  = (\inst34|LPM_MUX_component|auto_generated|_~104_combout  & (((\inst20|bit14~q )) # (!\BRegAddr[1]~input_o ))) # (!\inst34|LPM_MUX_component|auto_generated|_~104_combout  & (\BRegAddr[1]~input_o  & 
// ((\inst19|bit14~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~104_combout ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst20|bit14~q ),
	.datad(\inst19|bit14~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~105_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~105 .lut_mask = 16'hE6A2;
defparam \inst34|LPM_MUX_component|auto_generated|_~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[14]~338 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[14]~338_combout  = (\inst34|LPM_MUX_component|auto_generated|_~107_combout  & ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst34|LPM_MUX_component|auto_generated|_~105_combout )))) # (!\inst34|LPM_MUX_component|auto_generated|_~107_combout  & 
// (((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst34|LPM_MUX_component|auto_generated|_~105_combout ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~107_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~105_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[14]~338_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[14]~338 .lut_mask = 16'hF888;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[14]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[14]~341 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[14]~341_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\BRegAddr[0]~input_o  & (\inst26|bit14~q )) # (!\BRegAddr[0]~input_o  & ((\inst25|bit14~q )))))

	.dataa(\inst26|bit14~q ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst25|bit14~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[14]~341_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[14]~341 .lut_mask = 16'hB800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[14]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[14]~342 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[14]~342_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\BRegAddr[0]~input_o  & ((\inst28|bit14~q ))) # (!\BRegAddr[0]~input_o  & (\inst27|bit14~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datac(\inst27|bit14~q ),
	.datad(\inst28|bit14~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[14]~342_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[14]~342 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[14]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[14]~340 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[14]~340_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\BRegAddr[0]~input_o  & (\inst32|bit14~q )) # (!\BRegAddr[0]~input_o  & ((\inst31|bit14~q )))))

	.dataa(\inst32|bit14~q ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst31|bit14~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[14]~340_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[14]~340 .lut_mask = 16'hB800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[14]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[14]~339 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[14]~339_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\BRegAddr[0]~input_o  & (\inst30|bit14~q )) # (!\BRegAddr[0]~input_o  & ((\inst29|bit14~q )))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst30|bit14~q ),
	.datac(\inst29|bit14~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[14]~339_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[14]~339 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[14]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N8
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[14]~343 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[14]~343_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[14]~341_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[14]~342_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[14]~340_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[14]~339_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[14]~341_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[14]~342_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[14]~340_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[14]~339_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[14]~343_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[14]~343 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[14]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[14]~332 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[14]~332_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\BRegAddr[2]~input_o  & (\inst14|bit14~q )) # (!\BRegAddr[2]~input_o  & ((\inst10|bit14~q )))))

	.dataa(\inst14|bit14~q ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.datac(\inst10|bit14~q ),
	.datad(\BRegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[14]~332_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[14]~332 .lut_mask = 16'h88C0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[14]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[14]~333 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[14]~333_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\BRegAddr[2]~input_o  & ((\inst13|bit14~q ))) # (!\BRegAddr[2]~input_o  & (\inst9|bit14~q ))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datac(\inst9|bit14~q ),
	.datad(\inst13|bit14~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[14]~333_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[14]~333 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[14]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N8
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[14]~335 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[14]~335_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\BRegAddr[2]~input_o  & (\inst16|bit14~q )) # (!\BRegAddr[2]~input_o  & ((\inst12|bit14~q )))))

	.dataa(\inst16|bit14~q ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.datac(\inst12|bit14~q ),
	.datad(\BRegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[14]~335_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[14]~335 .lut_mask = 16'h88C0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[14]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[14]~334 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[14]~334_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\BRegAddr[2]~input_o  & (\inst15|bit14~q )) # (!\BRegAddr[2]~input_o  & ((\inst11|bit14~q )))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst15|bit14~q ),
	.datac(\inst11|bit14~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[14]~334_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[14]~334 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[14]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[14]~336 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[14]~336_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[14]~332_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[14]~333_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[14]~335_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[14]~334_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[14]~332_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[14]~333_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[14]~335_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[14]~334_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[14]~336_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[14]~336 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[14]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~102 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~102_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o ) # ((\inst6|bit14~q )))) # (!\BRegAddr[0]~input_o  & (!\BRegAddr[1]~input_o  & (\inst5|bit14~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst5|bit14~q ),
	.datad(\inst6|bit14~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~102_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~102 .lut_mask = 16'hBA98;
defparam \inst34|LPM_MUX_component|auto_generated|_~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~103 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~103_combout  = (\inst34|LPM_MUX_component|auto_generated|_~102_combout  & (((\inst8|bit14~q )) # (!\BRegAddr[1]~input_o ))) # (!\inst34|LPM_MUX_component|auto_generated|_~102_combout  & (\BRegAddr[1]~input_o  & 
// ((\inst7|bit14~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~102_combout ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst8|bit14~q ),
	.datad(\inst7|bit14~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~103_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~103 .lut_mask = 16'hE6A2;
defparam \inst34|LPM_MUX_component|auto_generated|_~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[14]~330 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[14]~330_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o  & ((\inst4|bit14~q ))) # (!\BRegAddr[1]~input_o  & (\inst2|bit14~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst2|bit14~q ),
	.datad(\inst4|bit14~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[14]~330_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[14]~330 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[14]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N12
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[14]~572 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[14]~572_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[14]~330_combout ) # ((\BRegAddr[1]~input_o  & (!\BRegAddr[0]~input_o  & \inst3|bit14~q )))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst3|bit14~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[14]~330_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[14]~572_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[14]~572 .lut_mask = 16'hFF20;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[14]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N24
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[14]~331 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[14]~331_combout  = (!\BRegAddr[3]~input_o  & ((\BRegAddr[2]~input_o  & (\inst34|LPM_MUX_component|auto_generated|_~103_combout )) # (!\BRegAddr[2]~input_o  & 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[14]~572_combout )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~103_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[14]~572_combout ),
	.datac(\BRegAddr[3]~input_o ),
	.datad(\BRegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[14]~331_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[14]~331 .lut_mask = 16'h0A0C;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[14]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N20
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[14]~337 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[14]~337_combout  = (!\BRegAddr[4]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|result_node[14]~331_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[14]~336_combout  & 
// \BRegAddr[3]~input_o ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[14]~336_combout ),
	.datab(\BRegAddr[4]~input_o ),
	.datac(\BRegAddr[3]~input_o ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[14]~331_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[14]~337_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[14]~337 .lut_mask = 16'h3320;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[14]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[14]~344 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[14]~344_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[14]~338_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[14]~337_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout  & \inst34|LPM_MUX_component|auto_generated|result_node[14]~343_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[14]~338_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[14]~343_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[14]~337_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[14]~344_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[14]~344 .lut_mask = 16'hFFEA;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[14]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[13]~348 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[13]~348_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\BRegAddr[2]~input_o  & ((\inst13|bit13~q ))) # (!\BRegAddr[2]~input_o  & (\inst9|bit13~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst9|bit13~q ),
	.datad(\inst13|bit13~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[13]~348_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[13]~348 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[13]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[13]~349 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[13]~349_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\BRegAddr[2]~input_o  & ((\inst15|bit13~q ))) # (!\BRegAddr[2]~input_o  & (\inst11|bit13~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst11|bit13~q ),
	.datad(\inst15|bit13~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[13]~349_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[13]~349 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[13]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[13]~350 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[13]~350_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\BRegAddr[2]~input_o  & (\inst16|bit13~q )) # (!\BRegAddr[2]~input_o  & ((\inst12|bit13~q )))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst16|bit13~q ),
	.datac(\inst12|bit13~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[13]~350_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[13]~350 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[13]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[13]~347 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[13]~347_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\BRegAddr[2]~input_o  & (\inst14|bit13~q )) # (!\BRegAddr[2]~input_o  & ((\inst10|bit13~q )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.datab(\inst14|bit13~q ),
	.datac(\inst10|bit13~q ),
	.datad(\BRegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[13]~347_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[13]~347 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[13]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[13]~351 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[13]~351_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[13]~348_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[13]~349_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[13]~350_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[13]~347_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[13]~348_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[13]~349_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[13]~350_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[13]~347_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[13]~351_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[13]~351 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[13]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N12
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[13]~345 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[13]~345_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o  & (\inst4|bit13~q )) # (!\BRegAddr[1]~input_o  & ((\inst2|bit13~q )))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst4|bit13~q ),
	.datac(\inst2|bit13~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[13]~345_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[13]~345 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[13]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N8
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[13]~573 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[13]~573_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[13]~345_combout ) # ((\BRegAddr[1]~input_o  & (\inst3|bit13~q  & !\BRegAddr[0]~input_o )))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[13]~345_combout ),
	.datac(\inst3|bit13~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[13]~573_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[13]~573 .lut_mask = 16'hCCEC;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[13]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~108 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~108_combout  = (\BRegAddr[1]~input_o  & (\BRegAddr[0]~input_o )) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & ((\inst6|bit13~q ))) # (!\BRegAddr[0]~input_o  & (\inst5|bit13~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst5|bit13~q ),
	.datad(\inst6|bit13~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~108_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~108 .lut_mask = 16'hDC98;
defparam \inst34|LPM_MUX_component|auto_generated|_~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~109 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~109_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~108_combout  & ((\inst8|bit13~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~108_combout  & (\inst7|bit13~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~108_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst7|bit13~q ),
	.datac(\inst8|bit13~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~108_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~109_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~109 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N12
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[13]~346 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[13]~346_combout  = (!\BRegAddr[3]~input_o  & ((\BRegAddr[2]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~109_combout ))) # (!\BRegAddr[2]~input_o  & 
// (\inst34|LPM_MUX_component|auto_generated|result_node[13]~573_combout ))))

	.dataa(\BRegAddr[3]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[13]~573_combout ),
	.datac(\BRegAddr[2]~input_o ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~109_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[13]~346_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[13]~346 .lut_mask = 16'h5404;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[13]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[13]~352 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[13]~352_combout  = (!\BRegAddr[4]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|result_node[13]~346_combout ) # ((\BRegAddr[3]~input_o  & 
// \inst34|LPM_MUX_component|auto_generated|result_node[13]~351_combout ))))

	.dataa(\BRegAddr[3]~input_o ),
	.datab(\BRegAddr[4]~input_o ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[13]~351_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[13]~346_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[13]~352_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[13]~352 .lut_mask = 16'h3320;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[13]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~110 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~110_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o ) # ((\inst18|bit13~q )))) # (!\BRegAddr[0]~input_o  & (!\BRegAddr[1]~input_o  & (\inst17|bit13~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst17|bit13~q ),
	.datad(\inst18|bit13~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~110_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~110 .lut_mask = 16'hBA98;
defparam \inst34|LPM_MUX_component|auto_generated|_~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~111 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~111_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~110_combout  & ((\inst20|bit13~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~110_combout  & (\inst19|bit13~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~110_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst19|bit13~q ),
	.datac(\inst20|bit13~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~110_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~111_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~111 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~112 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~112_combout  = (\BRegAddr[1]~input_o  & (\BRegAddr[0]~input_o )) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & ((\inst35|bit13~q ))) # (!\BRegAddr[0]~input_o  & (\inst21|bit13~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst21|bit13~q ),
	.datad(\inst35|bit13~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~112_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~112 .lut_mask = 16'hDC98;
defparam \inst34|LPM_MUX_component|auto_generated|_~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~113 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~113_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~112_combout  & ((\inst24|bit13~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~112_combout  & (\inst23|bit13~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~112_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst23|bit13~q ),
	.datac(\inst24|bit13~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~112_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~113_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~113 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N8
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[13]~353 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[13]~353_combout  = (\inst34|LPM_MUX_component|auto_generated|_~111_combout  & ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & \inst34|LPM_MUX_component|auto_generated|_~113_combout )))) # (!\inst34|LPM_MUX_component|auto_generated|_~111_combout  & 
// (\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & (\inst34|LPM_MUX_component|auto_generated|_~113_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~111_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|_~113_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[13]~353_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[13]~353 .lut_mask = 16'hEAC0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[13]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[13]~355 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[13]~355_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\BRegAddr[0]~input_o  & ((\inst32|bit13~q ))) # (!\BRegAddr[0]~input_o  & (\inst31|bit13~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst31|bit13~q ),
	.datad(\inst32|bit13~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[13]~355_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[13]~355 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[13]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[13]~357 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[13]~357_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\BRegAddr[0]~input_o  & (\inst28|bit13~q )) # (!\BRegAddr[0]~input_o  & ((\inst27|bit13~q )))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst28|bit13~q ),
	.datac(\inst27|bit13~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[13]~357_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[13]~357 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[13]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[13]~356 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[13]~356_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\BRegAddr[0]~input_o  & ((\inst26|bit13~q ))) # (!\BRegAddr[0]~input_o  & (\inst25|bit13~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datac(\inst25|bit13~q ),
	.datad(\inst26|bit13~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[13]~356_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[13]~356 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[13]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[13]~354 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[13]~354_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\BRegAddr[0]~input_o  & (\inst30|bit13~q )) # (!\BRegAddr[0]~input_o  & ((\inst29|bit13~q )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datab(\inst30|bit13~q ),
	.datac(\inst29|bit13~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[13]~354_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[13]~354 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[13]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[13]~358 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[13]~358_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[13]~355_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[13]~357_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[13]~356_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[13]~354_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[13]~355_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[13]~357_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[13]~356_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[13]~354_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[13]~358_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[13]~358 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[13]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N20
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[13]~359 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[13]~359_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[13]~352_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[13]~353_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout  & \inst34|LPM_MUX_component|auto_generated|result_node[13]~358_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[13]~352_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[13]~353_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[13]~358_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[13]~359_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[13]~359 .lut_mask = 16'hFEFA;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[13]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~116 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~116_combout  = (\BRegAddr[1]~input_o  & (((\BRegAddr[0]~input_o )))) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & (\inst18|bit12~q )) # (!\BRegAddr[0]~input_o  & ((\inst17|bit12~q )))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst18|bit12~q ),
	.datac(\inst17|bit12~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~116_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~116 .lut_mask = 16'hEE50;
defparam \inst34|LPM_MUX_component|auto_generated|_~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~117 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~117_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~116_combout  & ((\inst20|bit12~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~116_combout  & (\inst19|bit12~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~116_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst19|bit12~q ),
	.datac(\inst20|bit12~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~116_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~117_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~117 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~118 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~118_combout  = (\BRegAddr[1]~input_o  & (\BRegAddr[0]~input_o )) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & ((\inst35|bit12~q ))) # (!\BRegAddr[0]~input_o  & (\inst21|bit12~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst21|bit12~q ),
	.datad(\inst35|bit12~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~118_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~118 .lut_mask = 16'hDC98;
defparam \inst34|LPM_MUX_component|auto_generated|_~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~119 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~119_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~118_combout  & ((\inst24|bit12~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~118_combout  & (\inst23|bit12~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~118_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst23|bit12~q ),
	.datac(\inst24|bit12~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~118_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~119_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~119 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[12]~368 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[12]~368_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & ((\inst34|LPM_MUX_component|auto_generated|_~119_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst34|LPM_MUX_component|auto_generated|_~117_combout )))) # (!\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & 
// (\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & (\inst34|LPM_MUX_component|auto_generated|_~117_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|_~117_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~119_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[12]~368_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[12]~368 .lut_mask = 16'hEAC0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[12]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[12]~372 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[12]~372_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\BRegAddr[0]~input_o  & ((\inst28|bit12~q ))) # (!\BRegAddr[0]~input_o  & (\inst27|bit12~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datac(\inst27|bit12~q ),
	.datad(\inst28|bit12~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[12]~372_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[12]~372 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[12]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[12]~371 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[12]~371_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\BRegAddr[0]~input_o  & ((\inst26|bit12~q ))) # (!\BRegAddr[0]~input_o  & (\inst25|bit12~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datac(\inst25|bit12~q ),
	.datad(\inst26|bit12~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[12]~371_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[12]~371 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[12]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N16
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[12]~369 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[12]~369_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\BRegAddr[0]~input_o  & ((\inst30|bit12~q ))) # (!\BRegAddr[0]~input_o  & (\inst29|bit12~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datac(\inst29|bit12~q ),
	.datad(\inst30|bit12~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[12]~369_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[12]~369 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[12]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[12]~370 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[12]~370_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\BRegAddr[0]~input_o  & ((\inst32|bit12~q ))) # (!\BRegAddr[0]~input_o  & (\inst31|bit12~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datac(\inst31|bit12~q ),
	.datad(\inst32|bit12~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[12]~370_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[12]~370 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[12]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N4
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[12]~373 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[12]~373_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[12]~372_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[12]~371_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[12]~369_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[12]~370_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[12]~372_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[12]~371_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[12]~369_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[12]~370_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[12]~373_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[12]~373 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[12]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~114 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~114_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o ) # ((\inst6|bit12~q )))) # (!\BRegAddr[0]~input_o  & (!\BRegAddr[1]~input_o  & (\inst5|bit12~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst5|bit12~q ),
	.datad(\inst6|bit12~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~114_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~114 .lut_mask = 16'hBA98;
defparam \inst34|LPM_MUX_component|auto_generated|_~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~115 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~115_combout  = (\inst34|LPM_MUX_component|auto_generated|_~114_combout  & (((\inst8|bit12~q )) # (!\BRegAddr[1]~input_o ))) # (!\inst34|LPM_MUX_component|auto_generated|_~114_combout  & (\BRegAddr[1]~input_o  & 
// ((\inst7|bit12~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~114_combout ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst8|bit12~q ),
	.datad(\inst7|bit12~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~115_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~115 .lut_mask = 16'hE6A2;
defparam \inst34|LPM_MUX_component|auto_generated|_~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[12]~360 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[12]~360_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o  & ((\inst4|bit12~q ))) # (!\BRegAddr[1]~input_o  & (\inst2|bit12~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst2|bit12~q ),
	.datad(\inst4|bit12~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[12]~360_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[12]~360 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[12]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N12
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[12]~574 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[12]~574_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[12]~360_combout ) # ((\BRegAddr[1]~input_o  & (!\BRegAddr[0]~input_o  & \inst3|bit12~q )))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst3|bit12~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[12]~360_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[12]~574_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[12]~574 .lut_mask = 16'hFF20;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[12]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[12]~361 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[12]~361_combout  = (!\BRegAddr[3]~input_o  & ((\BRegAddr[2]~input_o  & (\inst34|LPM_MUX_component|auto_generated|_~115_combout )) # (!\BRegAddr[2]~input_o  & 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[12]~574_combout )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~115_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\BRegAddr[3]~input_o ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[12]~574_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[12]~361_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[12]~361 .lut_mask = 16'h0B08;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[12]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[12]~365 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[12]~365_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\BRegAddr[2]~input_o  & ((\inst16|bit12~q ))) # (!\BRegAddr[2]~input_o  & (\inst12|bit12~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst12|bit12~q ),
	.datad(\inst16|bit12~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[12]~365_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[12]~365 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[12]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[12]~362 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[12]~362_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\BRegAddr[2]~input_o  & (\inst14|bit12~q )) # (!\BRegAddr[2]~input_o  & ((\inst10|bit12~q )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.datab(\inst14|bit12~q ),
	.datac(\inst10|bit12~q ),
	.datad(\BRegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[12]~362_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[12]~362 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[12]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[12]~363 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[12]~363_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\BRegAddr[2]~input_o  & ((\inst13|bit12~q ))) # (!\BRegAddr[2]~input_o  & (\inst9|bit12~q ))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datac(\inst9|bit12~q ),
	.datad(\inst13|bit12~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[12]~363_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[12]~363 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[12]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[12]~364 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[12]~364_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\BRegAddr[2]~input_o  & (\inst15|bit12~q )) # (!\BRegAddr[2]~input_o  & ((\inst11|bit12~q )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.datab(\inst15|bit12~q ),
	.datac(\inst11|bit12~q ),
	.datad(\BRegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[12]~364_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[12]~364 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[12]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[12]~366 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[12]~366_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[12]~365_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[12]~362_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[12]~363_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[12]~364_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[12]~365_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[12]~362_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[12]~363_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[12]~364_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[12]~366_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[12]~366 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[12]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N0
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[12]~367 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[12]~367_combout  = (!\BRegAddr[4]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|result_node[12]~361_combout ) # ((\BRegAddr[3]~input_o  & 
// \inst34|LPM_MUX_component|auto_generated|result_node[12]~366_combout ))))

	.dataa(\BRegAddr[3]~input_o ),
	.datab(\BRegAddr[4]~input_o ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[12]~361_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[12]~366_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[12]~367_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[12]~367 .lut_mask = 16'h3230;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[12]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[12]~374 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[12]~374_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[12]~368_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[12]~367_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout  & \inst34|LPM_MUX_component|auto_generated|result_node[12]~373_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[12]~368_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[12]~373_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[12]~367_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[12]~374_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[12]~374 .lut_mask = 16'hFFEA;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[12]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[11]~384 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[11]~384_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\BRegAddr[0]~input_o  & (\inst30|bit11~q )) # (!\BRegAddr[0]~input_o  & ((\inst29|bit11~q )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datab(\inst30|bit11~q ),
	.datac(\inst29|bit11~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[11]~384_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[11]~384 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[11]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[11]~386 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[11]~386_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\BRegAddr[0]~input_o  & ((\inst26|bit11~q ))) # (!\BRegAddr[0]~input_o  & (\inst25|bit11~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datac(\inst25|bit11~q ),
	.datad(\inst26|bit11~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[11]~386_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[11]~386 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[11]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[11]~387 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[11]~387_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\BRegAddr[0]~input_o  & (\inst28|bit11~q )) # (!\BRegAddr[0]~input_o  & ((\inst27|bit11~q )))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst28|bit11~q ),
	.datac(\inst27|bit11~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[11]~387_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[11]~387 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[11]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N24
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[11]~385 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[11]~385_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\BRegAddr[0]~input_o  & (\inst32|bit11~q )) # (!\BRegAddr[0]~input_o  & ((\inst31|bit11~q )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datab(\inst32|bit11~q ),
	.datac(\inst31|bit11~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[11]~385_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[11]~385 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[11]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[11]~388 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[11]~388_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[11]~384_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[11]~386_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[11]~387_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[11]~385_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[11]~384_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[11]~386_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[11]~387_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[11]~385_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[11]~388_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[11]~388 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[11]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~124 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~124_combout  = (\BRegAddr[1]~input_o  & (((\BRegAddr[0]~input_o )))) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & (\inst35|bit11~q )) # (!\BRegAddr[0]~input_o  & ((\inst21|bit11~q )))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst35|bit11~q ),
	.datac(\inst21|bit11~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~124_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~124 .lut_mask = 16'hEE50;
defparam \inst34|LPM_MUX_component|auto_generated|_~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~125 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~125_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~124_combout  & ((\inst24|bit11~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~124_combout  & (\inst23|bit11~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~124_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst23|bit11~q ),
	.datac(\inst24|bit11~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~124_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~125_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~125 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~122 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~122_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o ) # ((\inst18|bit11~q )))) # (!\BRegAddr[0]~input_o  & (!\BRegAddr[1]~input_o  & (\inst17|bit11~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst17|bit11~q ),
	.datad(\inst18|bit11~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~122_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~122 .lut_mask = 16'hBA98;
defparam \inst34|LPM_MUX_component|auto_generated|_~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N20
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~123 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~123_combout  = (\inst34|LPM_MUX_component|auto_generated|_~122_combout  & (((\inst20|bit11~q ) # (!\BRegAddr[1]~input_o )))) # (!\inst34|LPM_MUX_component|auto_generated|_~122_combout  & (\inst19|bit11~q  & 
// ((\BRegAddr[1]~input_o ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~122_combout ),
	.datab(\inst19|bit11~q ),
	.datac(\inst20|bit11~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~123_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~123 .lut_mask = 16'hE4AA;
defparam \inst34|LPM_MUX_component|auto_generated|_~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[11]~383 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[11]~383_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & ((\inst34|LPM_MUX_component|auto_generated|_~125_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst34|LPM_MUX_component|auto_generated|_~123_combout )))) # (!\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & 
// (((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst34|LPM_MUX_component|auto_generated|_~123_combout ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|_~125_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~123_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[11]~383_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[11]~383 .lut_mask = 16'hF888;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[11]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~120 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~120_combout  = (\BRegAddr[1]~input_o  & (((\BRegAddr[0]~input_o )))) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & (\inst6|bit11~q )) # (!\BRegAddr[0]~input_o  & ((\inst5|bit11~q )))))

	.dataa(\inst6|bit11~q ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst5|bit11~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~120_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~120 .lut_mask = 16'hEE30;
defparam \inst34|LPM_MUX_component|auto_generated|_~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~121 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~121_combout  = (\inst34|LPM_MUX_component|auto_generated|_~120_combout  & (((\inst8|bit11~q )) # (!\BRegAddr[1]~input_o ))) # (!\inst34|LPM_MUX_component|auto_generated|_~120_combout  & (\BRegAddr[1]~input_o  & 
// ((\inst7|bit11~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~120_combout ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst8|bit11~q ),
	.datad(\inst7|bit11~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~121_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~121 .lut_mask = 16'hE6A2;
defparam \inst34|LPM_MUX_component|auto_generated|_~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N16
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[11]~375 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[11]~375_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o  & (\inst4|bit11~q )) # (!\BRegAddr[1]~input_o  & ((\inst2|bit11~q )))))

	.dataa(\inst4|bit11~q ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst2|bit11~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[11]~375_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[11]~375 .lut_mask = 16'hB800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[11]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[11]~575 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[11]~575_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[11]~375_combout ) # ((!\BRegAddr[0]~input_o  & (\BRegAddr[1]~input_o  & \inst3|bit11~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst3|bit11~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[11]~375_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[11]~575_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[11]~575 .lut_mask = 16'hFF40;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[11]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N24
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[11]~376 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[11]~376_combout  = (!\BRegAddr[3]~input_o  & ((\BRegAddr[2]~input_o  & (\inst34|LPM_MUX_component|auto_generated|_~121_combout )) # (!\BRegAddr[2]~input_o  & 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[11]~575_combout )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~121_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\BRegAddr[3]~input_o ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[11]~575_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[11]~376_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[11]~376 .lut_mask = 16'h0B08;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[11]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[11]~380 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[11]~380_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\BRegAddr[2]~input_o  & (\inst16|bit11~q )) # (!\BRegAddr[2]~input_o  & ((\inst12|bit11~q )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.datab(\inst16|bit11~q ),
	.datac(\inst12|bit11~q ),
	.datad(\BRegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[11]~380_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[11]~380 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[11]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[11]~379 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[11]~379_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\BRegAddr[2]~input_o  & ((\inst15|bit11~q ))) # (!\BRegAddr[2]~input_o  & (\inst11|bit11~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst11|bit11~q ),
	.datad(\inst15|bit11~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[11]~379_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[11]~379 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[11]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[11]~377 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[11]~377_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\BRegAddr[2]~input_o  & (\inst14|bit11~q )) # (!\BRegAddr[2]~input_o  & ((\inst10|bit11~q )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.datab(\inst14|bit11~q ),
	.datac(\inst10|bit11~q ),
	.datad(\BRegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[11]~377_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[11]~377 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[11]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[11]~378 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[11]~378_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\BRegAddr[2]~input_o  & (\inst13|bit11~q )) # (!\BRegAddr[2]~input_o  & ((\inst9|bit11~q )))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst13|bit11~q ),
	.datac(\inst9|bit11~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[11]~378_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[11]~378 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[11]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[11]~381 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[11]~381_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[11]~380_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[11]~379_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[11]~377_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[11]~378_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[11]~380_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[11]~379_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[11]~377_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[11]~378_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[11]~381_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[11]~381 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[11]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[11]~382 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[11]~382_combout  = (!\BRegAddr[4]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|result_node[11]~376_combout ) # ((\BRegAddr[3]~input_o  & 
// \inst34|LPM_MUX_component|auto_generated|result_node[11]~381_combout ))))

	.dataa(\BRegAddr[4]~input_o ),
	.datab(\BRegAddr[3]~input_o ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[11]~376_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[11]~381_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[11]~382_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[11]~382 .lut_mask = 16'h5450;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[11]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[11]~389 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[11]~389_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[11]~383_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[11]~382_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[11]~388_combout  & \inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[11]~388_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[11]~383_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[11]~382_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[11]~389_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[11]~389 .lut_mask = 16'hFFEC;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[11]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~130 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~130_combout  = (\BRegAddr[1]~input_o  & (\BRegAddr[0]~input_o )) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & ((\inst35|bit10~q ))) # (!\BRegAddr[0]~input_o  & (\inst21|bit10~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst21|bit10~q ),
	.datad(\inst35|bit10~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~130_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~130 .lut_mask = 16'hDC98;
defparam \inst34|LPM_MUX_component|auto_generated|_~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~131 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~131_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~130_combout  & ((\inst24|bit10~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~130_combout  & (\inst23|bit10~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~130_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst23|bit10~q ),
	.datac(\inst24|bit10~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~130_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~131_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~131 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~128 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~128_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o ) # ((\inst18|bit10~q )))) # (!\BRegAddr[0]~input_o  & (!\BRegAddr[1]~input_o  & (\inst17|bit10~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst17|bit10~q ),
	.datad(\inst18|bit10~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~128_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~128 .lut_mask = 16'hBA98;
defparam \inst34|LPM_MUX_component|auto_generated|_~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N8
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~129 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~129_combout  = (\inst34|LPM_MUX_component|auto_generated|_~128_combout  & (((\inst20|bit10~q ) # (!\BRegAddr[1]~input_o )))) # (!\inst34|LPM_MUX_component|auto_generated|_~128_combout  & (\inst19|bit10~q  & 
// ((\BRegAddr[1]~input_o ))))

	.dataa(\inst19|bit10~q ),
	.datab(\inst34|LPM_MUX_component|auto_generated|_~128_combout ),
	.datac(\inst20|bit10~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~129_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~129 .lut_mask = 16'hE2CC;
defparam \inst34|LPM_MUX_component|auto_generated|_~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[10]~398 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[10]~398_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & ((\inst34|LPM_MUX_component|auto_generated|_~131_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst34|LPM_MUX_component|auto_generated|_~129_combout )))) # (!\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & 
// (((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst34|LPM_MUX_component|auto_generated|_~129_combout ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|_~131_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~129_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[10]~398_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[10]~398 .lut_mask = 16'hF888;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[10]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[10]~399 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[10]~399_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\BRegAddr[0]~input_o  & (\inst30|bit10~q )) # (!\BRegAddr[0]~input_o  & ((\inst29|bit10~q )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datab(\inst30|bit10~q ),
	.datac(\inst29|bit10~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[10]~399_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[10]~399 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[10]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[10]~402 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[10]~402_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\BRegAddr[0]~input_o  & (\inst28|bit10~q )) # (!\BRegAddr[0]~input_o  & ((\inst27|bit10~q )))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst28|bit10~q ),
	.datac(\inst27|bit10~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[10]~402_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[10]~402 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[10]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N8
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[10]~400 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[10]~400_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\BRegAddr[0]~input_o  & (\inst32|bit10~q )) # (!\BRegAddr[0]~input_o  & ((\inst31|bit10~q )))))

	.dataa(\inst32|bit10~q ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst31|bit10~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[10]~400_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[10]~400 .lut_mask = 16'hB800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[10]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[10]~401 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[10]~401_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\BRegAddr[0]~input_o  & ((\inst26|bit10~q ))) # (!\BRegAddr[0]~input_o  & (\inst25|bit10~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datac(\inst25|bit10~q ),
	.datad(\inst26|bit10~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[10]~401_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[10]~401 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[10]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[10]~403 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[10]~403_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[10]~399_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[10]~402_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[10]~400_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[10]~401_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[10]~399_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[10]~402_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[10]~400_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[10]~401_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[10]~403_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[10]~403 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[10]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[10]~395 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[10]~395_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\BRegAddr[2]~input_o  & (\inst16|bit10~q )) # (!\BRegAddr[2]~input_o  & ((\inst12|bit10~q )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.datab(\inst16|bit10~q ),
	.datac(\inst12|bit10~q ),
	.datad(\BRegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[10]~395_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[10]~395 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[10]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[10]~392 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[10]~392_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\BRegAddr[2]~input_o  & (\inst14|bit10~q )) # (!\BRegAddr[2]~input_o  & ((\inst10|bit10~q )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.datab(\inst14|bit10~q ),
	.datac(\inst10|bit10~q ),
	.datad(\BRegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[10]~392_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[10]~392 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[10]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[10]~393 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[10]~393_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\BRegAddr[2]~input_o  & ((\inst13|bit10~q ))) # (!\BRegAddr[2]~input_o  & (\inst9|bit10~q ))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datac(\inst9|bit10~q ),
	.datad(\inst13|bit10~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[10]~393_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[10]~393 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[10]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[10]~394 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[10]~394_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\BRegAddr[2]~input_o  & ((\inst15|bit10~q ))) # (!\BRegAddr[2]~input_o  & (\inst11|bit10~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst11|bit10~q ),
	.datad(\inst15|bit10~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[10]~394_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[10]~394 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[10]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[10]~396 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[10]~396_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[10]~395_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[10]~392_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[10]~393_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[10]~394_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[10]~395_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[10]~392_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[10]~393_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[10]~394_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[10]~396_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[10]~396 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[10]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~126 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~126_combout  = (\BRegAddr[1]~input_o  & (((\BRegAddr[0]~input_o )))) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & (\inst6|bit10~q )) # (!\BRegAddr[0]~input_o  & ((\inst5|bit10~q )))))

	.dataa(\inst6|bit10~q ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst5|bit10~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~126_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~126 .lut_mask = 16'hEE30;
defparam \inst34|LPM_MUX_component|auto_generated|_~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~127 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~127_combout  = (\inst34|LPM_MUX_component|auto_generated|_~126_combout  & (((\inst8|bit10~q )) # (!\BRegAddr[1]~input_o ))) # (!\inst34|LPM_MUX_component|auto_generated|_~126_combout  & (\BRegAddr[1]~input_o  & 
// ((\inst7|bit10~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~126_combout ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst8|bit10~q ),
	.datad(\inst7|bit10~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~127_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~127 .lut_mask = 16'hE6A2;
defparam \inst34|LPM_MUX_component|auto_generated|_~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[10]~390 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[10]~390_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o  & ((\inst4|bit10~q ))) # (!\BRegAddr[1]~input_o  & (\inst2|bit10~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst2|bit10~q ),
	.datad(\inst4|bit10~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[10]~390_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[10]~390 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[10]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N28
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[10]~576 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[10]~576_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[10]~390_combout ) # ((\BRegAddr[1]~input_o  & (!\BRegAddr[0]~input_o  & \inst3|bit10~q )))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst3|bit10~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[10]~390_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[10]~576_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[10]~576 .lut_mask = 16'hFF20;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[10]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N24
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[10]~391 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[10]~391_combout  = (!\BRegAddr[3]~input_o  & ((\BRegAddr[2]~input_o  & (\inst34|LPM_MUX_component|auto_generated|_~127_combout )) # (!\BRegAddr[2]~input_o  & 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[10]~576_combout )))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|_~127_combout ),
	.datac(\BRegAddr[3]~input_o ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[10]~576_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[10]~391_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[10]~391 .lut_mask = 16'h0D08;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[10]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N20
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[10]~397 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[10]~397_combout  = (!\BRegAddr[4]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|result_node[10]~391_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[10]~396_combout  & 
// \BRegAddr[3]~input_o ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[10]~396_combout ),
	.datab(\BRegAddr[3]~input_o ),
	.datac(\BRegAddr[4]~input_o ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[10]~391_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[10]~397_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[10]~397 .lut_mask = 16'h0F08;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[10]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N8
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[10]~404 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[10]~404_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[10]~398_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[10]~397_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[10]~403_combout  & \inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[10]~398_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[10]~403_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[10]~397_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[10]~404_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[10]~404 .lut_mask = 16'hFFEA;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[10]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~134 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~134_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o ) # ((\inst18|bit9~q )))) # (!\BRegAddr[0]~input_o  & (!\BRegAddr[1]~input_o  & (\inst17|bit9~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst17|bit9~q ),
	.datad(\inst18|bit9~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~134_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~134 .lut_mask = 16'hBA98;
defparam \inst34|LPM_MUX_component|auto_generated|_~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~135 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~135_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~134_combout  & ((\inst20|bit9~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~134_combout  & (\inst19|bit9~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~134_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst19|bit9~q ),
	.datac(\inst20|bit9~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~134_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~135_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~135 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~136 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~136_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o ) # ((\inst35|bit9~q )))) # (!\BRegAddr[0]~input_o  & (!\BRegAddr[1]~input_o  & (\inst21|bit9~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst21|bit9~q ),
	.datad(\inst35|bit9~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~136_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~136 .lut_mask = 16'hBA98;
defparam \inst34|LPM_MUX_component|auto_generated|_~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~137 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~137_combout  = (\inst34|LPM_MUX_component|auto_generated|_~136_combout  & (((\inst24|bit9~q ) # (!\BRegAddr[1]~input_o )))) # (!\inst34|LPM_MUX_component|auto_generated|_~136_combout  & (\inst23|bit9~q  & 
// ((\BRegAddr[1]~input_o ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~136_combout ),
	.datab(\inst23|bit9~q ),
	.datac(\inst24|bit9~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~137_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~137 .lut_mask = 16'hE4AA;
defparam \inst34|LPM_MUX_component|auto_generated|_~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[9]~413 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[9]~413_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & ((\inst34|LPM_MUX_component|auto_generated|_~137_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst34|LPM_MUX_component|auto_generated|_~135_combout )))) # (!\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & 
// (\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & (\inst34|LPM_MUX_component|auto_generated|_~135_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|_~135_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~137_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[9]~413_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[9]~413 .lut_mask = 16'hEAC0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[9]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[9]~414 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[9]~414_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\BRegAddr[0]~input_o  & ((\inst30|bit9~q ))) # (!\BRegAddr[0]~input_o  & (\inst29|bit9~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datac(\inst29|bit9~q ),
	.datad(\inst30|bit9~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[9]~414_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[9]~414 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[9]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[9]~416 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[9]~416_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\BRegAddr[0]~input_o  & (\inst26|bit9~q )) # (!\BRegAddr[0]~input_o  & ((\inst25|bit9~q )))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst26|bit9~q ),
	.datac(\inst25|bit9~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[9]~416_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[9]~416 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[9]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[9]~417 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[9]~417_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\BRegAddr[0]~input_o  & (\inst28|bit9~q )) # (!\BRegAddr[0]~input_o  & ((\inst27|bit9~q )))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst28|bit9~q ),
	.datac(\inst27|bit9~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[9]~417_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[9]~417 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[9]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[9]~415 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[9]~415_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\BRegAddr[0]~input_o  & (\inst32|bit9~q )) # (!\BRegAddr[0]~input_o  & ((\inst31|bit9~q )))))

	.dataa(\inst32|bit9~q ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datac(\inst31|bit9~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[9]~415_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[9]~415 .lut_mask = 16'h88C0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[9]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[9]~418 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[9]~418_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[9]~414_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[9]~416_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[9]~417_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[9]~415_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[9]~414_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[9]~416_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[9]~417_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[9]~415_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[9]~418_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[9]~418 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[9]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[9]~410 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[9]~410_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\BRegAddr[2]~input_o  & ((\inst16|bit9~q ))) # (!\BRegAddr[2]~input_o  & (\inst12|bit9~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst12|bit9~q ),
	.datad(\inst16|bit9~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[9]~410_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[9]~410 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[9]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[9]~408 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[9]~408_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\BRegAddr[2]~input_o  & ((\inst13|bit9~q ))) # (!\BRegAddr[2]~input_o  & (\inst9|bit9~q ))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datac(\inst9|bit9~q ),
	.datad(\inst13|bit9~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[9]~408_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[9]~408 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[9]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[9]~409 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[9]~409_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\BRegAddr[2]~input_o  & ((\inst15|bit9~q ))) # (!\BRegAddr[2]~input_o  & (\inst11|bit9~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst11|bit9~q ),
	.datad(\inst15|bit9~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[9]~409_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[9]~409 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[9]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[9]~407 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[9]~407_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\BRegAddr[2]~input_o  & ((\inst14|bit9~q ))) # (!\BRegAddr[2]~input_o  & (\inst10|bit9~q ))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.datac(\inst10|bit9~q ),
	.datad(\inst14|bit9~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[9]~407_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[9]~407 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[9]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[9]~411 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[9]~411_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[9]~410_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[9]~408_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[9]~409_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[9]~407_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[9]~410_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[9]~408_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[9]~409_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[9]~407_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[9]~411_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[9]~411 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[9]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N0
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[9]~405 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[9]~405_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o  & ((\inst4|bit9~q ))) # (!\BRegAddr[1]~input_o  & (\inst2|bit9~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst2|bit9~q ),
	.datad(\inst4|bit9~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[9]~405_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[9]~405 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[9]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[9]~577 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[9]~577_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[9]~405_combout ) # ((\BRegAddr[1]~input_o  & (!\BRegAddr[0]~input_o  & \inst3|bit9~q )))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst3|bit9~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[9]~405_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[9]~577_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[9]~577 .lut_mask = 16'hFF20;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[9]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~132 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~132_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o ) # ((\inst6|bit9~q )))) # (!\BRegAddr[0]~input_o  & (!\BRegAddr[1]~input_o  & (\inst5|bit9~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst5|bit9~q ),
	.datad(\inst6|bit9~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~132_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~132 .lut_mask = 16'hBA98;
defparam \inst34|LPM_MUX_component|auto_generated|_~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~133 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~133_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~132_combout  & ((\inst8|bit9~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~132_combout  & (\inst7|bit9~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~132_combout ))))

	.dataa(\inst7|bit9~q ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst8|bit9~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~132_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~133_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~133 .lut_mask = 16'hF388;
defparam \inst34|LPM_MUX_component|auto_generated|_~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[9]~406 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[9]~406_combout  = (!\BRegAddr[3]~input_o  & ((\BRegAddr[2]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~133_combout ))) # (!\BRegAddr[2]~input_o  & 
// (\inst34|LPM_MUX_component|auto_generated|result_node[9]~577_combout ))))

	.dataa(\BRegAddr[3]~input_o ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[9]~577_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~133_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[9]~406_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[9]~406 .lut_mask = 16'h5410;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[9]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[9]~412 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[9]~412_combout  = (!\BRegAddr[4]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|result_node[9]~406_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[9]~411_combout  & 
// \BRegAddr[3]~input_o ))))

	.dataa(\BRegAddr[4]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[9]~411_combout ),
	.datac(\BRegAddr[3]~input_o ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[9]~406_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[9]~412_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[9]~412 .lut_mask = 16'h5540;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[9]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[9]~419 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[9]~419_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[9]~413_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[9]~412_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[9]~418_combout  & \inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[9]~413_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[9]~418_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[9]~412_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[9]~419_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[9]~419 .lut_mask = 16'hFFEA;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[9]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~140 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~140_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o ) # ((\inst18|bit8~q )))) # (!\BRegAddr[0]~input_o  & (!\BRegAddr[1]~input_o  & (\inst17|bit8~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst17|bit8~q ),
	.datad(\inst18|bit8~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~140_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~140 .lut_mask = 16'hBA98;
defparam \inst34|LPM_MUX_component|auto_generated|_~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~141 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~141_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~140_combout  & (\inst20|bit8~q )) # (!\inst34|LPM_MUX_component|auto_generated|_~140_combout  & ((\inst19|bit8~q ))))) # 
// (!\BRegAddr[1]~input_o  & (\inst34|LPM_MUX_component|auto_generated|_~140_combout ))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|_~140_combout ),
	.datac(\inst20|bit8~q ),
	.datad(\inst19|bit8~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~141_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~141 .lut_mask = 16'hE6C4;
defparam \inst34|LPM_MUX_component|auto_generated|_~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~142 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~142_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o ) # ((\inst35|bit8~q )))) # (!\BRegAddr[0]~input_o  & (!\BRegAddr[1]~input_o  & (\inst21|bit8~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst21|bit8~q ),
	.datad(\inst35|bit8~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~142_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~142 .lut_mask = 16'hBA98;
defparam \inst34|LPM_MUX_component|auto_generated|_~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~143 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~143_combout  = (\inst34|LPM_MUX_component|auto_generated|_~142_combout  & (((\inst24|bit8~q ) # (!\BRegAddr[1]~input_o )))) # (!\inst34|LPM_MUX_component|auto_generated|_~142_combout  & (\inst23|bit8~q  & 
// ((\BRegAddr[1]~input_o ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~142_combout ),
	.datab(\inst23|bit8~q ),
	.datac(\inst24|bit8~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~143_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~143 .lut_mask = 16'hE4AA;
defparam \inst34|LPM_MUX_component|auto_generated|_~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[8]~428 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[8]~428_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & ((\inst34|LPM_MUX_component|auto_generated|_~143_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst34|LPM_MUX_component|auto_generated|_~141_combout )))) # (!\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & 
// (\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & (\inst34|LPM_MUX_component|auto_generated|_~141_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|_~141_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~143_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[8]~428_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[8]~428 .lut_mask = 16'hEAC0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[8]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[8]~430 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[8]~430_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\BRegAddr[0]~input_o  & ((\inst32|bit8~q ))) # (!\BRegAddr[0]~input_o  & (\inst31|bit8~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datac(\inst31|bit8~q ),
	.datad(\inst32|bit8~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[8]~430_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[8]~430 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[8]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[8]~432 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[8]~432_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\BRegAddr[0]~input_o  & (\inst28|bit8~q )) # (!\BRegAddr[0]~input_o  & ((\inst27|bit8~q )))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst28|bit8~q ),
	.datac(\inst27|bit8~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[8]~432_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[8]~432 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[8]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[8]~431 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[8]~431_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\BRegAddr[0]~input_o  & ((\inst26|bit8~q ))) # (!\BRegAddr[0]~input_o  & (\inst25|bit8~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datac(\inst25|bit8~q ),
	.datad(\inst26|bit8~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[8]~431_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[8]~431 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[8]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[8]~429 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[8]~429_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\BRegAddr[0]~input_o  & ((\inst30|bit8~q ))) # (!\BRegAddr[0]~input_o  & (\inst29|bit8~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datac(\inst29|bit8~q ),
	.datad(\inst30|bit8~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[8]~429_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[8]~429 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[8]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N28
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[8]~433 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[8]~433_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[8]~430_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[8]~432_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[8]~431_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[8]~429_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[8]~430_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[8]~432_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[8]~431_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[8]~429_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[8]~433_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[8]~433 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[8]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~138 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~138_combout  = (\BRegAddr[0]~input_o  & ((\inst6|bit8~q ) # ((\BRegAddr[1]~input_o )))) # (!\BRegAddr[0]~input_o  & (((\inst5|bit8~q  & !\BRegAddr[1]~input_o ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst6|bit8~q ),
	.datac(\inst5|bit8~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~138_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~138 .lut_mask = 16'hAAD8;
defparam \inst34|LPM_MUX_component|auto_generated|_~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~139 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~139_combout  = (\inst34|LPM_MUX_component|auto_generated|_~138_combout  & (((\inst8|bit8~q )) # (!\BRegAddr[1]~input_o ))) # (!\inst34|LPM_MUX_component|auto_generated|_~138_combout  & (\BRegAddr[1]~input_o  & 
// ((\inst7|bit8~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~138_combout ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst8|bit8~q ),
	.datad(\inst7|bit8~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~139_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~139 .lut_mask = 16'hE6A2;
defparam \inst34|LPM_MUX_component|auto_generated|_~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[8]~420 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[8]~420_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o  & ((\inst4|bit8~q ))) # (!\BRegAddr[1]~input_o  & (\inst2|bit8~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst2|bit8~q ),
	.datad(\inst4|bit8~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[8]~420_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[8]~420 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[8]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N16
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[8]~578 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[8]~578_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[8]~420_combout ) # ((!\BRegAddr[0]~input_o  & (\inst3|bit8~q  & \BRegAddr[1]~input_o )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[8]~420_combout ),
	.datac(\inst3|bit8~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[8]~578_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[8]~578 .lut_mask = 16'hDCCC;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[8]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N20
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[8]~421 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[8]~421_combout  = (!\BRegAddr[3]~input_o  & ((\BRegAddr[2]~input_o  & (\inst34|LPM_MUX_component|auto_generated|_~139_combout )) # (!\BRegAddr[2]~input_o  & 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[8]~578_combout )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~139_combout ),
	.datab(\BRegAddr[3]~input_o ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[8]~578_combout ),
	.datad(\BRegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[8]~421_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[8]~421 .lut_mask = 16'h2230;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[8]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[8]~423 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[8]~423_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\BRegAddr[2]~input_o  & ((\inst13|bit8~q ))) # (!\BRegAddr[2]~input_o  & (\inst9|bit8~q ))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datac(\inst9|bit8~q ),
	.datad(\inst13|bit8~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[8]~423_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[8]~423 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[8]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[8]~424 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[8]~424_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\BRegAddr[2]~input_o  & ((\inst15|bit8~q ))) # (!\BRegAddr[2]~input_o  & (\inst11|bit8~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst11|bit8~q ),
	.datad(\inst15|bit8~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[8]~424_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[8]~424 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[8]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[8]~422 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[8]~422_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\BRegAddr[2]~input_o  & (\inst14|bit8~q )) # (!\BRegAddr[2]~input_o  & ((\inst10|bit8~q )))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst14|bit8~q ),
	.datac(\inst10|bit8~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[8]~422_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[8]~422 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[8]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[8]~425 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[8]~425_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\BRegAddr[2]~input_o  & ((\inst16|bit8~q ))) # (!\BRegAddr[2]~input_o  & (\inst12|bit8~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst12|bit8~q ),
	.datad(\inst16|bit8~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[8]~425_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[8]~425 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[8]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[8]~426 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[8]~426_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[8]~423_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[8]~424_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[8]~422_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[8]~425_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[8]~423_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[8]~424_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[8]~422_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[8]~425_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[8]~426_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[8]~426 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[8]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N16
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[8]~427 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[8]~427_combout  = (!\BRegAddr[4]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|result_node[8]~421_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[8]~426_combout  & 
// \BRegAddr[3]~input_o ))))

	.dataa(\BRegAddr[4]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[8]~421_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[8]~426_combout ),
	.datad(\BRegAddr[3]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[8]~427_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[8]~427 .lut_mask = 16'h5444;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[8]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[8]~434 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[8]~434_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[8]~428_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[8]~427_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[8]~433_combout  & \inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[8]~428_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[8]~433_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[8]~427_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[8]~434_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[8]~434 .lut_mask = 16'hFFEA;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[8]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[7]~438 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[7]~438_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\BRegAddr[2]~input_o  & (\inst13|bit7~q )) # (!\BRegAddr[2]~input_o  & ((\inst9|bit7~q )))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst13|bit7~q ),
	.datac(\inst9|bit7~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[7]~438_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[7]~438 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[7]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N20
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[7]~439 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[7]~439_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\BRegAddr[2]~input_o  & ((\inst15|bit7~q ))) # (!\BRegAddr[2]~input_o  & (\inst11|bit7~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst11|bit7~q ),
	.datad(\inst15|bit7~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[7]~439_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[7]~439 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[7]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[7]~440 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[7]~440_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\BRegAddr[2]~input_o  & ((\inst16|bit7~q ))) # (!\BRegAddr[2]~input_o  & (\inst12|bit7~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst12|bit7~q ),
	.datad(\inst16|bit7~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[7]~440_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[7]~440 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[7]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[7]~437 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[7]~437_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\BRegAddr[2]~input_o  & ((\inst14|bit7~q ))) # (!\BRegAddr[2]~input_o  & (\inst10|bit7~q ))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.datac(\inst10|bit7~q ),
	.datad(\inst14|bit7~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[7]~437_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[7]~437 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[7]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[7]~441 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[7]~441_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[7]~438_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[7]~439_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[7]~440_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[7]~437_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[7]~438_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[7]~439_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[7]~440_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[7]~437_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[7]~441_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[7]~441 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[7]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~144 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~144_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o ) # ((\inst6|bit7~q )))) # (!\BRegAddr[0]~input_o  & (!\BRegAddr[1]~input_o  & (\inst5|bit7~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst5|bit7~q ),
	.datad(\inst6|bit7~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~144_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~144 .lut_mask = 16'hBA98;
defparam \inst34|LPM_MUX_component|auto_generated|_~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N24
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~145 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~145_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~144_combout  & ((\inst8|bit7~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~144_combout  & (\inst7|bit7~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~144_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst7|bit7~q ),
	.datac(\inst8|bit7~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~144_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~145_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~145 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N0
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[7]~435 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[7]~435_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o  & (\inst4|bit7~q )) # (!\BRegAddr[1]~input_o  & ((\inst2|bit7~q )))))

	.dataa(\inst4|bit7~q ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst2|bit7~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[7]~435_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[7]~435 .lut_mask = 16'hB800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[7]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[7]~579 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[7]~579_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[7]~435_combout ) # ((!\BRegAddr[0]~input_o  & (\BRegAddr[1]~input_o  & \inst3|bit7~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst3|bit7~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[7]~435_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[7]~579_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[7]~579 .lut_mask = 16'hFF40;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[7]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[7]~436 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[7]~436_combout  = (!\BRegAddr[3]~input_o  & ((\BRegAddr[2]~input_o  & (\inst34|LPM_MUX_component|auto_generated|_~145_combout )) # (!\BRegAddr[2]~input_o  & 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[7]~579_combout )))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\BRegAddr[3]~input_o ),
	.datac(\inst34|LPM_MUX_component|auto_generated|_~145_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[7]~579_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[7]~436_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[7]~436 .lut_mask = 16'h3120;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[7]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[7]~442 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[7]~442_combout  = (!\BRegAddr[4]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|result_node[7]~436_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[7]~441_combout  & 
// \BRegAddr[3]~input_o ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[7]~441_combout ),
	.datab(\BRegAddr[3]~input_o ),
	.datac(\BRegAddr[4]~input_o ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[7]~436_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[7]~442_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[7]~442 .lut_mask = 16'h0F08;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[7]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~148 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~148_combout  = (\BRegAddr[0]~input_o  & ((\inst35|bit7~q ) # ((\BRegAddr[1]~input_o )))) # (!\BRegAddr[0]~input_o  & (((\inst21|bit7~q  & !\BRegAddr[1]~input_o ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst35|bit7~q ),
	.datac(\inst21|bit7~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~148_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~148 .lut_mask = 16'hAAD8;
defparam \inst34|LPM_MUX_component|auto_generated|_~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~149 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~149_combout  = (\inst34|LPM_MUX_component|auto_generated|_~148_combout  & (((\inst24|bit7~q ) # (!\BRegAddr[1]~input_o )))) # (!\inst34|LPM_MUX_component|auto_generated|_~148_combout  & (\inst23|bit7~q  & 
// ((\BRegAddr[1]~input_o ))))

	.dataa(\inst23|bit7~q ),
	.datab(\inst34|LPM_MUX_component|auto_generated|_~148_combout ),
	.datac(\inst24|bit7~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~149_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~149 .lut_mask = 16'hE2CC;
defparam \inst34|LPM_MUX_component|auto_generated|_~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~146 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~146_combout  = (\BRegAddr[1]~input_o  & (\BRegAddr[0]~input_o )) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & ((\inst18|bit7~q ))) # (!\BRegAddr[0]~input_o  & (\inst17|bit7~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst17|bit7~q ),
	.datad(\inst18|bit7~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~146_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~146 .lut_mask = 16'hDC98;
defparam \inst34|LPM_MUX_component|auto_generated|_~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~147 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~147_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~146_combout  & (\inst20|bit7~q )) # (!\inst34|LPM_MUX_component|auto_generated|_~146_combout  & ((\inst19|bit7~q ))))) # 
// (!\BRegAddr[1]~input_o  & (\inst34|LPM_MUX_component|auto_generated|_~146_combout ))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|_~146_combout ),
	.datac(\inst20|bit7~q ),
	.datad(\inst19|bit7~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~147_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~147 .lut_mask = 16'hE6C4;
defparam \inst34|LPM_MUX_component|auto_generated|_~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N16
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[7]~443 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[7]~443_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & ((\inst34|LPM_MUX_component|auto_generated|_~149_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst34|LPM_MUX_component|auto_generated|_~147_combout )))) # (!\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & 
// (((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst34|LPM_MUX_component|auto_generated|_~147_combout ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|_~149_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~147_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[7]~443_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[7]~443 .lut_mask = 16'hF888;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[7]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[7]~447 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[7]~447_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\BRegAddr[0]~input_o  & (\inst28|bit7~q )) # (!\BRegAddr[0]~input_o  & ((\inst27|bit7~q )))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst28|bit7~q ),
	.datac(\inst27|bit7~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[7]~447_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[7]~447 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[7]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[7]~444 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[7]~444_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\BRegAddr[0]~input_o  & ((\inst30|bit7~q ))) # (!\BRegAddr[0]~input_o  & (\inst29|bit7~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datac(\inst29|bit7~q ),
	.datad(\inst30|bit7~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[7]~444_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[7]~444 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[7]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N4
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[7]~445 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[7]~445_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\BRegAddr[0]~input_o  & ((\inst32|bit7~q ))) # (!\BRegAddr[0]~input_o  & (\inst31|bit7~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst31|bit7~q ),
	.datad(\inst32|bit7~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[7]~445_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[7]~445 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[7]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[7]~446 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[7]~446_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\BRegAddr[0]~input_o  & (\inst26|bit7~q )) # (!\BRegAddr[0]~input_o  & ((\inst25|bit7~q )))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst26|bit7~q ),
	.datac(\inst25|bit7~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[7]~446_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[7]~446 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[7]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N28
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[7]~448 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[7]~448_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[7]~447_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[7]~444_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[7]~445_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[7]~446_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[7]~447_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[7]~444_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[7]~445_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[7]~446_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[7]~448_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[7]~448 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[7]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[7]~449 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[7]~449_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[7]~442_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[7]~443_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout  & \inst34|LPM_MUX_component|auto_generated|result_node[7]~448_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[7]~442_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[7]~443_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[7]~448_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[7]~449_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[7]~449 .lut_mask = 16'hFEEE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[7]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[6]~462 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[6]~462_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\BRegAddr[0]~input_o  & (\inst28|bit6~q )) # (!\BRegAddr[0]~input_o  & ((\inst27|bit6~q )))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst28|bit6~q ),
	.datac(\inst27|bit6~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[6]~462_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[6]~462 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[6]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[6]~460 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[6]~460_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\BRegAddr[0]~input_o  & (\inst32|bit6~q )) # (!\BRegAddr[0]~input_o  & ((\inst31|bit6~q )))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst32|bit6~q ),
	.datac(\inst31|bit6~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[6]~460_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[6]~460 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[6]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[6]~459 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[6]~459_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\BRegAddr[0]~input_o  & (\inst30|bit6~q )) # (!\BRegAddr[0]~input_o  & ((\inst29|bit6~q )))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst30|bit6~q ),
	.datac(\inst29|bit6~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[6]~459_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[6]~459 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[6]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[6]~461 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[6]~461_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\BRegAddr[0]~input_o  & (\inst26|bit6~q )) # (!\BRegAddr[0]~input_o  & ((\inst25|bit6~q )))))

	.dataa(\inst26|bit6~q ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst25|bit6~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[6]~461_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[6]~461 .lut_mask = 16'hB800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[6]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[6]~463 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[6]~463_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[6]~462_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[6]~460_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[6]~459_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[6]~461_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[6]~462_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[6]~460_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[6]~459_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[6]~461_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[6]~463_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[6]~463 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[6]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~154 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~154_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o ) # ((\inst35|bit6~q )))) # (!\BRegAddr[0]~input_o  & (!\BRegAddr[1]~input_o  & (\inst21|bit6~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst21|bit6~q ),
	.datad(\inst35|bit6~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~154_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~154 .lut_mask = 16'hBA98;
defparam \inst34|LPM_MUX_component|auto_generated|_~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~155 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~155_combout  = (\inst34|LPM_MUX_component|auto_generated|_~154_combout  & (((\inst24|bit6~q ) # (!\BRegAddr[1]~input_o )))) # (!\inst34|LPM_MUX_component|auto_generated|_~154_combout  & (\inst23|bit6~q  & 
// ((\BRegAddr[1]~input_o ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~154_combout ),
	.datab(\inst23|bit6~q ),
	.datac(\inst24|bit6~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~155_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~155 .lut_mask = 16'hE4AA;
defparam \inst34|LPM_MUX_component|auto_generated|_~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~152 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~152_combout  = (\BRegAddr[1]~input_o  & (\BRegAddr[0]~input_o )) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & ((\inst18|bit6~q ))) # (!\BRegAddr[0]~input_o  & (\inst17|bit6~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst17|bit6~q ),
	.datad(\inst18|bit6~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~152_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~152 .lut_mask = 16'hDC98;
defparam \inst34|LPM_MUX_component|auto_generated|_~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~153 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~153_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~152_combout  & ((\inst20|bit6~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~152_combout  & (\inst19|bit6~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~152_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst19|bit6~q ),
	.datac(\inst20|bit6~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~152_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~153_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~153 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[6]~458 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[6]~458_combout  = (\inst34|LPM_MUX_component|auto_generated|_~155_combout  & ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst34|LPM_MUX_component|auto_generated|_~153_combout )))) # (!\inst34|LPM_MUX_component|auto_generated|_~155_combout  & 
// (((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst34|LPM_MUX_component|auto_generated|_~153_combout ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~155_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~153_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[6]~458_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[6]~458 .lut_mask = 16'hF888;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[6]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[6]~454 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[6]~454_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\BRegAddr[2]~input_o  & (\inst15|bit6~q )) # (!\BRegAddr[2]~input_o  & ((\inst11|bit6~q )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.datab(\inst15|bit6~q ),
	.datac(\inst11|bit6~q ),
	.datad(\BRegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[6]~454_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[6]~454 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[6]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[6]~453 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[6]~453_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\BRegAddr[2]~input_o  & ((\inst13|bit6~q ))) # (!\BRegAddr[2]~input_o  & (\inst9|bit6~q ))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datac(\inst9|bit6~q ),
	.datad(\inst13|bit6~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[6]~453_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[6]~453 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[6]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[6]~455 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[6]~455_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\BRegAddr[2]~input_o  & ((\inst16|bit6~q ))) # (!\BRegAddr[2]~input_o  & (\inst12|bit6~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst12|bit6~q ),
	.datad(\inst16|bit6~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[6]~455_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[6]~455 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[6]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[6]~452 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[6]~452_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\BRegAddr[2]~input_o  & ((\inst14|bit6~q ))) # (!\BRegAddr[2]~input_o  & (\inst10|bit6~q ))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.datac(\inst10|bit6~q ),
	.datad(\inst14|bit6~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[6]~452_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[6]~452 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[6]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[6]~456 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[6]~456_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[6]~454_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[6]~453_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[6]~455_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[6]~452_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[6]~454_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[6]~453_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[6]~455_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[6]~452_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[6]~456_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[6]~456 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[6]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~150 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~150_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o ) # ((\inst6|bit6~q )))) # (!\BRegAddr[0]~input_o  & (!\BRegAddr[1]~input_o  & (\inst5|bit6~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst5|bit6~q ),
	.datad(\inst6|bit6~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~150_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~150 .lut_mask = 16'hBA98;
defparam \inst34|LPM_MUX_component|auto_generated|_~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~151 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~151_combout  = (\inst34|LPM_MUX_component|auto_generated|_~150_combout  & (((\inst8|bit6~q ) # (!\BRegAddr[1]~input_o )))) # (!\inst34|LPM_MUX_component|auto_generated|_~150_combout  & (\inst7|bit6~q  & 
// ((\BRegAddr[1]~input_o ))))

	.dataa(\inst7|bit6~q ),
	.datab(\inst34|LPM_MUX_component|auto_generated|_~150_combout ),
	.datac(\inst8|bit6~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~151_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~151 .lut_mask = 16'hE2CC;
defparam \inst34|LPM_MUX_component|auto_generated|_~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N0
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[6]~450 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[6]~450_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o  & ((\inst4|bit6~q ))) # (!\BRegAddr[1]~input_o  & (\inst2|bit6~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst2|bit6~q ),
	.datad(\inst4|bit6~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[6]~450_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[6]~450 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[6]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[6]~580 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[6]~580_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[6]~450_combout ) # ((!\BRegAddr[0]~input_o  & (\inst3|bit6~q  & \BRegAddr[1]~input_o )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[6]~450_combout ),
	.datac(\inst3|bit6~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[6]~580_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[6]~580 .lut_mask = 16'hDCCC;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[6]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[6]~451 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[6]~451_combout  = (!\BRegAddr[3]~input_o  & ((\BRegAddr[2]~input_o  & (\inst34|LPM_MUX_component|auto_generated|_~151_combout )) # (!\BRegAddr[2]~input_o  & 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[6]~580_combout )))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\BRegAddr[3]~input_o ),
	.datac(\inst34|LPM_MUX_component|auto_generated|_~151_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[6]~580_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[6]~451_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[6]~451 .lut_mask = 16'h3120;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[6]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[6]~457 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[6]~457_combout  = (!\BRegAddr[4]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|result_node[6]~451_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[6]~456_combout  & 
// \BRegAddr[3]~input_o ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[6]~456_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[6]~451_combout ),
	.datac(\BRegAddr[3]~input_o ),
	.datad(\BRegAddr[4]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[6]~457_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[6]~457 .lut_mask = 16'h00EC;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[6]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[6]~464 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[6]~464_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[6]~458_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[6]~457_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[6]~463_combout  & \inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[6]~463_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[6]~458_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[6]~457_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[6]~464_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[6]~464 .lut_mask = 16'hFEFC;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[6]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N24
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[5]~477 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[5]~477_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\BRegAddr[0]~input_o  & (\inst28|bit5~q )) # (!\BRegAddr[0]~input_o  & ((\inst27|bit5~q )))))

	.dataa(\inst28|bit5~q ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst27|bit5~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[5]~477_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[5]~477 .lut_mask = 16'hB800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[5]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N28
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[5]~476 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[5]~476_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\BRegAddr[0]~input_o  & (\inst26|bit5~q )) # (!\BRegAddr[0]~input_o  & ((\inst25|bit5~q )))))

	.dataa(\inst26|bit5~q ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datac(\inst25|bit5~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[5]~476_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[5]~476 .lut_mask = 16'h88C0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[5]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[5]~474 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[5]~474_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\BRegAddr[0]~input_o  & ((\inst30|bit5~q ))) # (!\BRegAddr[0]~input_o  & (\inst29|bit5~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datac(\inst29|bit5~q ),
	.datad(\inst30|bit5~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[5]~474_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[5]~474 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[5]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[5]~475 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[5]~475_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\BRegAddr[0]~input_o  & ((\inst32|bit5~q ))) # (!\BRegAddr[0]~input_o  & (\inst31|bit5~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datac(\inst31|bit5~q ),
	.datad(\inst32|bit5~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[5]~475_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[5]~475 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[5]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[5]~478 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[5]~478_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[5]~477_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[5]~476_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[5]~474_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[5]~475_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[5]~477_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[5]~476_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[5]~474_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[5]~475_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[5]~478_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[5]~478 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[5]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[5]~468 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[5]~468_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\BRegAddr[2]~input_o  & ((\inst13|bit5~q ))) # (!\BRegAddr[2]~input_o  & (\inst9|bit5~q ))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datac(\inst9|bit5~q ),
	.datad(\inst13|bit5~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[5]~468_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[5]~468 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[5]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[5]~469 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[5]~469_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\BRegAddr[2]~input_o  & (\inst15|bit5~q )) # (!\BRegAddr[2]~input_o  & ((\inst11|bit5~q )))))

	.dataa(\inst15|bit5~q ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.datac(\inst11|bit5~q ),
	.datad(\BRegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[5]~469_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[5]~469 .lut_mask = 16'h88C0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[5]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[5]~467 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[5]~467_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\BRegAddr[2]~input_o  & (\inst14|bit5~q )) # (!\BRegAddr[2]~input_o  & ((\inst10|bit5~q )))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst14|bit5~q ),
	.datac(\inst10|bit5~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[5]~467_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[5]~467 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[5]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[5]~470 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[5]~470_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\BRegAddr[2]~input_o  & (\inst16|bit5~q )) # (!\BRegAddr[2]~input_o  & ((\inst12|bit5~q )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.datab(\inst16|bit5~q ),
	.datac(\inst12|bit5~q ),
	.datad(\BRegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[5]~470_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[5]~470 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[5]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[5]~471 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[5]~471_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[5]~468_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[5]~469_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[5]~467_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[5]~470_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[5]~468_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[5]~469_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[5]~467_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[5]~470_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[5]~471_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[5]~471 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[5]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~156 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~156_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o ) # ((\inst6|bit5~q )))) # (!\BRegAddr[0]~input_o  & (!\BRegAddr[1]~input_o  & (\inst5|bit5~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst5|bit5~q ),
	.datad(\inst6|bit5~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~156_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~156 .lut_mask = 16'hBA98;
defparam \inst34|LPM_MUX_component|auto_generated|_~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N8
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~157 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~157_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~156_combout  & ((\inst8|bit5~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~156_combout  & (\inst7|bit5~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~156_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst7|bit5~q ),
	.datac(\inst8|bit5~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~156_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~157_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~157 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N20
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[5]~465 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[5]~465_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o  & ((\inst4|bit5~q ))) # (!\BRegAddr[1]~input_o  & (\inst2|bit5~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst2|bit5~q ),
	.datad(\inst4|bit5~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[5]~465_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[5]~465 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[5]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[5]~581 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[5]~581_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[5]~465_combout ) # ((!\BRegAddr[0]~input_o  & (\BRegAddr[1]~input_o  & \inst3|bit5~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst3|bit5~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[5]~465_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[5]~581_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[5]~581 .lut_mask = 16'hFF40;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[5]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N0
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[5]~466 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[5]~466_combout  = (!\BRegAddr[3]~input_o  & ((\BRegAddr[2]~input_o  & (\inst34|LPM_MUX_component|auto_generated|_~157_combout )) # (!\BRegAddr[2]~input_o  & 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[5]~581_combout )))))

	.dataa(\BRegAddr[3]~input_o ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst34|LPM_MUX_component|auto_generated|_~157_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[5]~581_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[5]~466_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[5]~466 .lut_mask = 16'h5140;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[5]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N4
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[5]~472 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[5]~472_combout  = (!\BRegAddr[4]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|result_node[5]~466_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[5]~471_combout  & 
// \BRegAddr[3]~input_o ))))

	.dataa(\BRegAddr[4]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[5]~471_combout ),
	.datac(\BRegAddr[3]~input_o ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[5]~466_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[5]~472_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[5]~472 .lut_mask = 16'h5540;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[5]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~160 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~160_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o ) # ((\inst35|bit5~q )))) # (!\BRegAddr[0]~input_o  & (!\BRegAddr[1]~input_o  & (\inst21|bit5~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst21|bit5~q ),
	.datad(\inst35|bit5~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~160_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~160 .lut_mask = 16'hBA98;
defparam \inst34|LPM_MUX_component|auto_generated|_~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~161 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~161_combout  = (\inst34|LPM_MUX_component|auto_generated|_~160_combout  & (((\inst24|bit5~q ) # (!\BRegAddr[1]~input_o )))) # (!\inst34|LPM_MUX_component|auto_generated|_~160_combout  & (\inst23|bit5~q  & 
// ((\BRegAddr[1]~input_o ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~160_combout ),
	.datab(\inst23|bit5~q ),
	.datac(\inst24|bit5~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~161_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~161 .lut_mask = 16'hE4AA;
defparam \inst34|LPM_MUX_component|auto_generated|_~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~158 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~158_combout  = (\BRegAddr[1]~input_o  & (\BRegAddr[0]~input_o )) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & ((\inst18|bit5~q ))) # (!\BRegAddr[0]~input_o  & (\inst17|bit5~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst17|bit5~q ),
	.datad(\inst18|bit5~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~158_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~158 .lut_mask = 16'hDC98;
defparam \inst34|LPM_MUX_component|auto_generated|_~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~159 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~159_combout  = (\inst34|LPM_MUX_component|auto_generated|_~158_combout  & (((\inst20|bit5~q ) # (!\BRegAddr[1]~input_o )))) # (!\inst34|LPM_MUX_component|auto_generated|_~158_combout  & (\inst19|bit5~q  & 
// ((\BRegAddr[1]~input_o ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~158_combout ),
	.datab(\inst19|bit5~q ),
	.datac(\inst20|bit5~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~159_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~159 .lut_mask = 16'hE4AA;
defparam \inst34|LPM_MUX_component|auto_generated|_~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[5]~473 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[5]~473_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & ((\inst34|LPM_MUX_component|auto_generated|_~161_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst34|LPM_MUX_component|auto_generated|_~159_combout )))) # (!\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & 
// (((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst34|LPM_MUX_component|auto_generated|_~159_combout ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|_~161_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~159_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[5]~473_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[5]~473 .lut_mask = 16'hF888;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[5]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[5]~479 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[5]~479_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[5]~472_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[5]~473_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[5]~478_combout  & \inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[5]~478_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[5]~472_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[5]~473_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[5]~479_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[5]~479 .lut_mask = 16'hFFEC;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[5]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[4]~483 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[4]~483_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\BRegAddr[2]~input_o  & ((\inst13|bit4~q ))) # (!\BRegAddr[2]~input_o  & (\inst9|bit4~q ))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datac(\inst9|bit4~q ),
	.datad(\inst13|bit4~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[4]~483_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[4]~483 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[4]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[4]~482 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[4]~482_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\BRegAddr[2]~input_o  & ((\inst14|bit4~q ))) # (!\BRegAddr[2]~input_o  & (\inst10|bit4~q ))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.datac(\inst10|bit4~q ),
	.datad(\inst14|bit4~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[4]~482_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[4]~482 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[4]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[4]~484 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[4]~484_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\BRegAddr[2]~input_o  & ((\inst15|bit4~q ))) # (!\BRegAddr[2]~input_o  & (\inst11|bit4~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst11|bit4~q ),
	.datad(\inst15|bit4~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[4]~484_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[4]~484 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[4]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[4]~485 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[4]~485_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\BRegAddr[2]~input_o  & ((\inst16|bit4~q ))) # (!\BRegAddr[2]~input_o  & (\inst12|bit4~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst12|bit4~q ),
	.datad(\inst16|bit4~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[4]~485_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[4]~485 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[4]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N20
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[4]~486 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[4]~486_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[4]~483_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[4]~482_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[4]~484_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[4]~485_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[4]~483_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[4]~482_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[4]~484_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[4]~485_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[4]~486_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[4]~486 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[4]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~162 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~162_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o ) # ((\inst6|bit4~q )))) # (!\BRegAddr[0]~input_o  & (!\BRegAddr[1]~input_o  & (\inst5|bit4~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst5|bit4~q ),
	.datad(\inst6|bit4~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~162_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~162 .lut_mask = 16'hBA98;
defparam \inst34|LPM_MUX_component|auto_generated|_~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N4
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~163 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~163_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~162_combout  & (\inst8|bit4~q )) # (!\inst34|LPM_MUX_component|auto_generated|_~162_combout  & ((\inst7|bit4~q ))))) # 
// (!\BRegAddr[1]~input_o  & (\inst34|LPM_MUX_component|auto_generated|_~162_combout ))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|_~162_combout ),
	.datac(\inst8|bit4~q ),
	.datad(\inst7|bit4~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~163_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~163 .lut_mask = 16'hE6C4;
defparam \inst34|LPM_MUX_component|auto_generated|_~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N16
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[4]~480 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[4]~480_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o  & ((\inst4|bit4~q ))) # (!\BRegAddr[1]~input_o  & (\inst2|bit4~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst2|bit4~q ),
	.datad(\inst4|bit4~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[4]~480_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[4]~480 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[4]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[4]~582 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[4]~582_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[4]~480_combout ) # ((\BRegAddr[1]~input_o  & (!\BRegAddr[0]~input_o  & \inst3|bit4~q )))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst3|bit4~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[4]~480_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[4]~582_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[4]~582 .lut_mask = 16'hFF20;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[4]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[4]~481 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[4]~481_combout  = (!\BRegAddr[3]~input_o  & ((\BRegAddr[2]~input_o  & (\inst34|LPM_MUX_component|auto_generated|_~163_combout )) # (!\BRegAddr[2]~input_o  & 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[4]~582_combout )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~163_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\BRegAddr[3]~input_o ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[4]~582_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[4]~481_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[4]~481 .lut_mask = 16'h0B08;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[4]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[4]~487 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[4]~487_combout  = (!\BRegAddr[4]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|result_node[4]~481_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[4]~486_combout  & 
// \BRegAddr[3]~input_o ))))

	.dataa(\BRegAddr[4]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[4]~486_combout ),
	.datac(\BRegAddr[3]~input_o ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[4]~481_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[4]~487_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[4]~487 .lut_mask = 16'h5540;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[4]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[4]~492 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[4]~492_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\BRegAddr[0]~input_o  & (\inst28|bit4~q )) # (!\BRegAddr[0]~input_o  & ((\inst27|bit4~q )))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst28|bit4~q ),
	.datac(\inst27|bit4~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[4]~492_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[4]~492 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[4]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[4]~491 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[4]~491_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\BRegAddr[0]~input_o  & (\inst26|bit4~q )) # (!\BRegAddr[0]~input_o  & ((\inst25|bit4~q )))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst26|bit4~q ),
	.datac(\inst25|bit4~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[4]~491_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[4]~491 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[4]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N16
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[4]~490 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[4]~490_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\BRegAddr[0]~input_o  & ((\inst32|bit4~q ))) # (!\BRegAddr[0]~input_o  & (\inst31|bit4~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst31|bit4~q ),
	.datad(\inst32|bit4~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[4]~490_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[4]~490 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[4]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[4]~489 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[4]~489_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\BRegAddr[0]~input_o  & ((\inst30|bit4~q ))) # (!\BRegAddr[0]~input_o  & (\inst29|bit4~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datac(\inst29|bit4~q ),
	.datad(\inst30|bit4~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[4]~489_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[4]~489 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[4]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N8
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[4]~493 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[4]~493_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[4]~492_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[4]~491_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[4]~490_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[4]~489_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[4]~492_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[4]~491_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[4]~490_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[4]~489_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[4]~493_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[4]~493 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[4]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~166 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~166_combout  = (\BRegAddr[0]~input_o  & ((\inst35|bit4~q ) # ((\BRegAddr[1]~input_o )))) # (!\BRegAddr[0]~input_o  & (((\inst21|bit4~q  & !\BRegAddr[1]~input_o ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst35|bit4~q ),
	.datac(\inst21|bit4~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~166_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~166 .lut_mask = 16'hAAD8;
defparam \inst34|LPM_MUX_component|auto_generated|_~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~167 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~167_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~166_combout  & ((\inst24|bit4~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~166_combout  & (\inst23|bit4~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~166_combout ))))

	.dataa(\inst23|bit4~q ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst24|bit4~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~166_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~167_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~167 .lut_mask = 16'hF388;
defparam \inst34|LPM_MUX_component|auto_generated|_~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~164 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~164_combout  = (\BRegAddr[1]~input_o  & (\BRegAddr[0]~input_o )) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & ((\inst18|bit4~q ))) # (!\BRegAddr[0]~input_o  & (\inst17|bit4~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst17|bit4~q ),
	.datad(\inst18|bit4~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~164_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~164 .lut_mask = 16'hDC98;
defparam \inst34|LPM_MUX_component|auto_generated|_~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~165 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~165_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~164_combout  & (\inst20|bit4~q )) # (!\inst34|LPM_MUX_component|auto_generated|_~164_combout  & ((\inst19|bit4~q ))))) # 
// (!\BRegAddr[1]~input_o  & (\inst34|LPM_MUX_component|auto_generated|_~164_combout ))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|_~164_combout ),
	.datac(\inst20|bit4~q ),
	.datad(\inst19|bit4~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~165_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~165 .lut_mask = 16'hE6C4;
defparam \inst34|LPM_MUX_component|auto_generated|_~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[4]~488 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[4]~488_combout  = (\inst34|LPM_MUX_component|auto_generated|_~167_combout  & ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst34|LPM_MUX_component|auto_generated|_~165_combout )))) # (!\inst34|LPM_MUX_component|auto_generated|_~167_combout  & 
// (((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst34|LPM_MUX_component|auto_generated|_~165_combout ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~167_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~165_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[4]~488_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[4]~488 .lut_mask = 16'hF888;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[4]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[4]~494 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[4]~494_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[4]~487_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[4]~488_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[4]~493_combout  & \inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[4]~487_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[4]~493_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[4]~488_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[4]~494_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[4]~494 .lut_mask = 16'hFEFA;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[4]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[3]~504 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[3]~504_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\BRegAddr[0]~input_o  & (\inst30|bit3~q )) # (!\BRegAddr[0]~input_o  & ((\inst29|bit3~q )))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst30|bit3~q ),
	.datac(\inst29|bit3~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[3]~504_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[3]~504 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[3]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[3]~505 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[3]~505_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\BRegAddr[0]~input_o  & ((\inst32|bit3~q ))) # (!\BRegAddr[0]~input_o  & (\inst31|bit3~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datac(\inst31|bit3~q ),
	.datad(\inst32|bit3~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[3]~505_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[3]~505 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[3]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[3]~506 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[3]~506_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\BRegAddr[0]~input_o  & ((\inst26|bit3~q ))) # (!\BRegAddr[0]~input_o  & (\inst25|bit3~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datac(\inst25|bit3~q ),
	.datad(\inst26|bit3~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[3]~506_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[3]~506 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[3]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N20
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[3]~507 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[3]~507_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\BRegAddr[0]~input_o  & ((\inst28|bit3~q ))) # (!\BRegAddr[0]~input_o  & (\inst27|bit3~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datac(\inst27|bit3~q ),
	.datad(\inst28|bit3~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[3]~507_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[3]~507 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[3]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N28
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[3]~508 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[3]~508_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[3]~504_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[3]~505_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[3]~506_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[3]~507_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[3]~504_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[3]~505_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[3]~506_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[3]~507_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[3]~508_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[3]~508 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[3]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~172 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~172_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o ) # ((\inst35|bit3~q )))) # (!\BRegAddr[0]~input_o  & (!\BRegAddr[1]~input_o  & (\inst21|bit3~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst21|bit3~q ),
	.datad(\inst35|bit3~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~172_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~172 .lut_mask = 16'hBA98;
defparam \inst34|LPM_MUX_component|auto_generated|_~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~173 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~173_combout  = (\inst34|LPM_MUX_component|auto_generated|_~172_combout  & (((\inst24|bit3~q )) # (!\BRegAddr[1]~input_o ))) # (!\inst34|LPM_MUX_component|auto_generated|_~172_combout  & (\BRegAddr[1]~input_o  & 
// ((\inst23|bit3~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~172_combout ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst24|bit3~q ),
	.datad(\inst23|bit3~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~173_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~173 .lut_mask = 16'hE6A2;
defparam \inst34|LPM_MUX_component|auto_generated|_~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~170 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~170_combout  = (\BRegAddr[1]~input_o  & (\BRegAddr[0]~input_o )) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & ((\inst18|bit3~q ))) # (!\BRegAddr[0]~input_o  & (\inst17|bit3~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst17|bit3~q ),
	.datad(\inst18|bit3~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~170_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~170 .lut_mask = 16'hDC98;
defparam \inst34|LPM_MUX_component|auto_generated|_~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~171 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~171_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~170_combout  & ((\inst20|bit3~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~170_combout  & (\inst19|bit3~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~170_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst19|bit3~q ),
	.datac(\inst20|bit3~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~170_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~171_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~171 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N4
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[3]~503 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[3]~503_combout  = (\inst34|LPM_MUX_component|auto_generated|_~173_combout  & ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst34|LPM_MUX_component|auto_generated|_~171_combout )))) # (!\inst34|LPM_MUX_component|auto_generated|_~173_combout  & 
// (((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst34|LPM_MUX_component|auto_generated|_~171_combout ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~173_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~171_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[3]~503_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[3]~503 .lut_mask = 16'hF888;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[3]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[3]~498 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[3]~498_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\BRegAddr[2]~input_o  & ((\inst13|bit3~q ))) # (!\BRegAddr[2]~input_o  & (\inst9|bit3~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst9|bit3~q ),
	.datad(\inst13|bit3~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[3]~498_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[3]~498 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[3]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N8
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[3]~499 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[3]~499_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\BRegAddr[2]~input_o  & (\inst15|bit3~q )) # (!\BRegAddr[2]~input_o  & ((\inst11|bit3~q )))))

	.dataa(\inst15|bit3~q ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst11|bit3~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[3]~499_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[3]~499 .lut_mask = 16'hB800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[3]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[3]~497 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[3]~497_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\BRegAddr[2]~input_o  & ((\inst14|bit3~q ))) # (!\BRegAddr[2]~input_o  & (\inst10|bit3~q ))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.datac(\inst10|bit3~q ),
	.datad(\inst14|bit3~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[3]~497_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[3]~497 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[3]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[3]~500 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[3]~500_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\BRegAddr[2]~input_o  & ((\inst16|bit3~q ))) # (!\BRegAddr[2]~input_o  & (\inst12|bit3~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst12|bit3~q ),
	.datad(\inst16|bit3~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[3]~500_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[3]~500 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[3]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[3]~501 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[3]~501_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[3]~498_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[3]~499_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[3]~497_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[3]~500_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[3]~498_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[3]~499_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[3]~497_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[3]~500_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[3]~501_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[3]~501 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[3]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N12
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[3]~495 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[3]~495_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o  & ((\inst4|bit3~q ))) # (!\BRegAddr[1]~input_o  & (\inst2|bit3~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst2|bit3~q ),
	.datad(\inst4|bit3~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[3]~495_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[3]~495 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[3]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[3]~583 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[3]~583_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[3]~495_combout ) # ((\BRegAddr[1]~input_o  & (\inst3|bit3~q  & !\BRegAddr[0]~input_o )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[3]~495_combout ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst3|bit3~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[3]~583_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[3]~583 .lut_mask = 16'hAAEA;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[3]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~168 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~168_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o ) # ((\inst6|bit3~q )))) # (!\BRegAddr[0]~input_o  & (!\BRegAddr[1]~input_o  & (\inst5|bit3~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst5|bit3~q ),
	.datad(\inst6|bit3~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~168_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~168 .lut_mask = 16'hBA98;
defparam \inst34|LPM_MUX_component|auto_generated|_~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~169 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~169_combout  = (\inst34|LPM_MUX_component|auto_generated|_~168_combout  & (((\inst8|bit3~q ) # (!\BRegAddr[1]~input_o )))) # (!\inst34|LPM_MUX_component|auto_generated|_~168_combout  & (\inst7|bit3~q  & 
// ((\BRegAddr[1]~input_o ))))

	.dataa(\inst7|bit3~q ),
	.datab(\inst34|LPM_MUX_component|auto_generated|_~168_combout ),
	.datac(\inst8|bit3~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~169_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~169 .lut_mask = 16'hE2CC;
defparam \inst34|LPM_MUX_component|auto_generated|_~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N28
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[3]~496 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[3]~496_combout  = (!\BRegAddr[3]~input_o  & ((\BRegAddr[2]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~169_combout ))) # (!\BRegAddr[2]~input_o  & 
// (\inst34|LPM_MUX_component|auto_generated|result_node[3]~583_combout ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[3]~583_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\BRegAddr[3]~input_o ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~169_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[3]~496_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[3]~496 .lut_mask = 16'h0E02;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[3]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N24
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[3]~502 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[3]~502_combout  = (!\BRegAddr[4]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|result_node[3]~496_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[3]~501_combout  & 
// \BRegAddr[3]~input_o ))))

	.dataa(\BRegAddr[4]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[3]~501_combout ),
	.datac(\BRegAddr[3]~input_o ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[3]~496_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[3]~502_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[3]~502 .lut_mask = 16'h5540;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[3]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[3]~509 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[3]~509_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[3]~503_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[3]~502_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[3]~508_combout  & \inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[3]~508_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[3]~503_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[3]~502_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[3]~509_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[3]~509 .lut_mask = 16'hFFF8;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[3]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[2]~519 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[2]~519_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\BRegAddr[0]~input_o  & ((\inst30|bit2~q ))) # (!\BRegAddr[0]~input_o  & (\inst29|bit2~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datac(\inst29|bit2~q ),
	.datad(\inst30|bit2~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[2]~519_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[2]~519 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[2]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[2]~521 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[2]~521_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\BRegAddr[0]~input_o  & (\inst26|bit2~q )) # (!\BRegAddr[0]~input_o  & ((\inst25|bit2~q )))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst26|bit2~q ),
	.datac(\inst25|bit2~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[2]~521_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[2]~521 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[2]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[2]~520 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[2]~520_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\BRegAddr[0]~input_o  & ((\inst32|bit2~q ))) # (!\BRegAddr[0]~input_o  & (\inst31|bit2~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datac(\inst31|bit2~q ),
	.datad(\inst32|bit2~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[2]~520_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[2]~520 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[2]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[2]~522 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[2]~522_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\BRegAddr[0]~input_o  & (\inst28|bit2~q )) # (!\BRegAddr[0]~input_o  & ((\inst27|bit2~q )))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst28|bit2~q ),
	.datac(\inst27|bit2~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[2]~522_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[2]~522 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[2]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[2]~523 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[2]~523_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[2]~519_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[2]~521_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[2]~520_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[2]~522_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[2]~519_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[2]~521_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[2]~520_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[2]~522_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[2]~523_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[2]~523 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[2]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[2]~514 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[2]~514_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\BRegAddr[2]~input_o  & ((\inst15|bit2~q ))) # (!\BRegAddr[2]~input_o  & (\inst11|bit2~q ))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.datac(\inst11|bit2~q ),
	.datad(\inst15|bit2~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[2]~514_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[2]~514 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[2]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[2]~513 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[2]~513_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\BRegAddr[2]~input_o  & ((\inst13|bit2~q ))) # (!\BRegAddr[2]~input_o  & (\inst9|bit2~q ))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datac(\inst9|bit2~q ),
	.datad(\inst13|bit2~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[2]~513_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[2]~513 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[2]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[2]~515 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[2]~515_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\BRegAddr[2]~input_o  & ((\inst16|bit2~q ))) # (!\BRegAddr[2]~input_o  & (\inst12|bit2~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst12|bit2~q ),
	.datad(\inst16|bit2~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[2]~515_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[2]~515 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[2]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[2]~512 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[2]~512_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\BRegAddr[2]~input_o  & ((\inst14|bit2~q ))) # (!\BRegAddr[2]~input_o  & (\inst10|bit2~q ))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.datac(\inst10|bit2~q ),
	.datad(\inst14|bit2~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[2]~512_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[2]~512 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[2]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[2]~516 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[2]~516_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[2]~514_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[2]~513_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[2]~515_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[2]~512_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[2]~514_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[2]~513_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[2]~515_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[2]~512_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[2]~516_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[2]~516 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[2]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[2]~510 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[2]~510_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o  & ((\inst4|bit2~q ))) # (!\BRegAddr[1]~input_o  & (\inst2|bit2~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst2|bit2~q ),
	.datad(\inst4|bit2~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[2]~510_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[2]~510 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[2]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[2]~584 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[2]~584_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[2]~510_combout ) # ((!\BRegAddr[0]~input_o  & (\BRegAddr[1]~input_o  & \inst3|bit2~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst3|bit2~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[2]~510_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[2]~584_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[2]~584 .lut_mask = 16'hFF40;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[2]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~174 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~174_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o ) # ((\inst6|bit2~q )))) # (!\BRegAddr[0]~input_o  & (!\BRegAddr[1]~input_o  & (\inst5|bit2~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst5|bit2~q ),
	.datad(\inst6|bit2~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~174_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~174 .lut_mask = 16'hBA98;
defparam \inst34|LPM_MUX_component|auto_generated|_~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N20
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~175 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~175_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~174_combout  & ((\inst8|bit2~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~174_combout  & (\inst7|bit2~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~174_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst7|bit2~q ),
	.datac(\inst8|bit2~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~174_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~175_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~175 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[2]~511 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[2]~511_combout  = (!\BRegAddr[3]~input_o  & ((\BRegAddr[2]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~175_combout ))) # (!\BRegAddr[2]~input_o  & 
// (\inst34|LPM_MUX_component|auto_generated|result_node[2]~584_combout ))))

	.dataa(\BRegAddr[3]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[2]~584_combout ),
	.datac(\BRegAddr[2]~input_o ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~175_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[2]~511_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[2]~511 .lut_mask = 16'h5404;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[2]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[2]~517 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[2]~517_combout  = (!\BRegAddr[4]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|result_node[2]~511_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[2]~516_combout  & 
// \BRegAddr[3]~input_o ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[2]~516_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[2]~511_combout ),
	.datac(\BRegAddr[4]~input_o ),
	.datad(\BRegAddr[3]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[2]~517_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[2]~517 .lut_mask = 16'h0E0C;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[2]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~178 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~178_combout  = (\BRegAddr[1]~input_o  & (\BRegAddr[0]~input_o )) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & ((\inst35|bit2~q ))) # (!\BRegAddr[0]~input_o  & (\inst21|bit2~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst21|bit2~q ),
	.datad(\inst35|bit2~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~178_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~178 .lut_mask = 16'hDC98;
defparam \inst34|LPM_MUX_component|auto_generated|_~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~179 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~179_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~178_combout  & ((\inst24|bit2~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~178_combout  & (\inst23|bit2~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~178_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst23|bit2~q ),
	.datac(\inst24|bit2~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~178_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~179_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~179 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~176 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~176_combout  = (\BRegAddr[1]~input_o  & (((\BRegAddr[0]~input_o )))) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & (\inst18|bit2~q )) # (!\BRegAddr[0]~input_o  & ((\inst17|bit2~q )))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst18|bit2~q ),
	.datac(\inst17|bit2~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~176_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~176 .lut_mask = 16'hEE50;
defparam \inst34|LPM_MUX_component|auto_generated|_~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~177 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~177_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~176_combout  & ((\inst20|bit2~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~176_combout  & (\inst19|bit2~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~176_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst19|bit2~q ),
	.datac(\inst20|bit2~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~176_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~177_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~177 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[2]~518 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[2]~518_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & ((\inst34|LPM_MUX_component|auto_generated|_~179_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst34|LPM_MUX_component|auto_generated|_~177_combout )))) # (!\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & 
// (\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & ((\inst34|LPM_MUX_component|auto_generated|_~177_combout ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|_~179_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~177_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[2]~518_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[2]~518 .lut_mask = 16'hECA0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[2]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[2]~524 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[2]~524_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[2]~517_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[2]~518_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout  & \inst34|LPM_MUX_component|auto_generated|result_node[2]~523_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[2]~523_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[2]~517_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[2]~518_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[2]~524_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[2]~524 .lut_mask = 16'hFFF8;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[2]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~182 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~182_combout  = (\BRegAddr[1]~input_o  & (((\BRegAddr[0]~input_o )))) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & (\inst18|bit1~q )) # (!\BRegAddr[0]~input_o  & ((\inst17|bit1~q )))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst18|bit1~q ),
	.datac(\inst17|bit1~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~182_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~182 .lut_mask = 16'hEE50;
defparam \inst34|LPM_MUX_component|auto_generated|_~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~183 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~183_combout  = (\inst34|LPM_MUX_component|auto_generated|_~182_combout  & (((\inst20|bit1~q ) # (!\BRegAddr[1]~input_o )))) # (!\inst34|LPM_MUX_component|auto_generated|_~182_combout  & (\inst19|bit1~q  & 
// ((\BRegAddr[1]~input_o ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~182_combout ),
	.datab(\inst19|bit1~q ),
	.datac(\inst20|bit1~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~183_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~183 .lut_mask = 16'hE4AA;
defparam \inst34|LPM_MUX_component|auto_generated|_~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~184 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~184_combout  = (\BRegAddr[1]~input_o  & (\BRegAddr[0]~input_o )) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & ((\inst35|bit1~q ))) # (!\BRegAddr[0]~input_o  & (\inst21|bit1~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst21|bit1~q ),
	.datad(\inst35|bit1~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~184_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~184 .lut_mask = 16'hDC98;
defparam \inst34|LPM_MUX_component|auto_generated|_~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~185 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~185_combout  = (\inst34|LPM_MUX_component|auto_generated|_~184_combout  & (((\inst24|bit1~q ) # (!\BRegAddr[1]~input_o )))) # (!\inst34|LPM_MUX_component|auto_generated|_~184_combout  & (\inst23|bit1~q  & 
// ((\BRegAddr[1]~input_o ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~184_combout ),
	.datab(\inst23|bit1~q ),
	.datac(\inst24|bit1~q ),
	.datad(\BRegAddr[1]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~185_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~185 .lut_mask = 16'hE4AA;
defparam \inst34|LPM_MUX_component|auto_generated|_~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[1]~533 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[1]~533_combout  = (\inst34|LPM_MUX_component|auto_generated|_~183_combout  & ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & \inst34|LPM_MUX_component|auto_generated|_~185_combout )))) # (!\inst34|LPM_MUX_component|auto_generated|_~183_combout  & 
// (((\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & \inst34|LPM_MUX_component|auto_generated|_~185_combout ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~183_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~185_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[1]~533_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[1]~533 .lut_mask = 16'hF888;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[1]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[1]~528 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[1]~528_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\BRegAddr[2]~input_o  & ((\inst13|bit1~q ))) # (!\BRegAddr[2]~input_o  & (\inst9|bit1~q ))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datac(\inst9|bit1~q ),
	.datad(\inst13|bit1~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[1]~528_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[1]~528 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[1]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[1]~530 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[1]~530_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\BRegAddr[2]~input_o  & (\inst16|bit1~q )) # (!\BRegAddr[2]~input_o  & ((\inst12|bit1~q )))))

	.dataa(\inst16|bit1~q ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst12|bit1~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[1]~530_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[1]~530 .lut_mask = 16'hB800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[1]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N12
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[1]~529 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[1]~529_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\BRegAddr[2]~input_o  & ((\inst15|bit1~q ))) # (!\BRegAddr[2]~input_o  & (\inst11|bit1~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst11|bit1~q ),
	.datad(\inst15|bit1~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[1]~529_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[1]~529 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[1]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[1]~527 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[1]~527_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\BRegAddr[2]~input_o  & (\inst14|bit1~q )) # (!\BRegAddr[2]~input_o  & ((\inst10|bit1~q )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.datab(\inst14|bit1~q ),
	.datac(\inst10|bit1~q ),
	.datad(\BRegAddr[2]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[1]~527_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[1]~527 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[1]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N26
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[1]~531 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[1]~531_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[1]~528_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[1]~530_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[1]~529_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[1]~527_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[1]~528_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[1]~530_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[1]~529_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[1]~527_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[1]~531_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[1]~531 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[1]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~180 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~180_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o ) # ((\inst6|bit1~q )))) # (!\BRegAddr[0]~input_o  & (!\BRegAddr[1]~input_o  & (\inst5|bit1~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst5|bit1~q ),
	.datad(\inst6|bit1~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~180_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~180 .lut_mask = 16'hBA98;
defparam \inst34|LPM_MUX_component|auto_generated|_~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~181 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~181_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~180_combout  & ((\inst8|bit1~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~180_combout  & (\inst7|bit1~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~180_combout ))))

	.dataa(\inst7|bit1~q ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst8|bit1~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~180_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~181_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~181 .lut_mask = 16'hF388;
defparam \inst34|LPM_MUX_component|auto_generated|_~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N24
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[1]~525 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[1]~525_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o  & ((\inst4|bit1~q ))) # (!\BRegAddr[1]~input_o  & (\inst2|bit1~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst2|bit1~q ),
	.datad(\inst4|bit1~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[1]~525_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[1]~525 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[1]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[1]~585 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[1]~585_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[1]~525_combout ) # ((\BRegAddr[1]~input_o  & (!\BRegAddr[0]~input_o  & \inst3|bit1~q )))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst3|bit1~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[1]~525_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[1]~585_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[1]~585 .lut_mask = 16'hFF20;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[1]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N8
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[1]~526 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[1]~526_combout  = (!\BRegAddr[3]~input_o  & ((\BRegAddr[2]~input_o  & (\inst34|LPM_MUX_component|auto_generated|_~181_combout )) # (!\BRegAddr[2]~input_o  & 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[1]~585_combout )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~181_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[1]~585_combout ),
	.datac(\BRegAddr[2]~input_o ),
	.datad(\BRegAddr[3]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[1]~526_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[1]~526 .lut_mask = 16'h00AC;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[1]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N20
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[1]~532 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[1]~532_combout  = (!\BRegAddr[4]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|result_node[1]~526_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[1]~531_combout  & 
// \BRegAddr[3]~input_o ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[1]~531_combout ),
	.datab(\BRegAddr[4]~input_o ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[1]~526_combout ),
	.datad(\BRegAddr[3]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[1]~532_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[1]~532 .lut_mask = 16'h3230;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[1]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N16
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[1]~537 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[1]~537_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\BRegAddr[0]~input_o  & ((\inst28|bit1~q ))) # (!\BRegAddr[0]~input_o  & (\inst27|bit1~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datac(\inst27|bit1~q ),
	.datad(\inst28|bit1~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[1]~537_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[1]~537 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[1]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[1]~535 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[1]~535_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\BRegAddr[0]~input_o  & ((\inst32|bit1~q ))) # (!\BRegAddr[0]~input_o  & (\inst31|bit1~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst31|bit1~q ),
	.datad(\inst32|bit1~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[1]~535_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[1]~535 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[1]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[1]~534 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[1]~534_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\BRegAddr[0]~input_o  & (\inst30|bit1~q )) # (!\BRegAddr[0]~input_o  & ((\inst29|bit1~q )))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datab(\inst30|bit1~q ),
	.datac(\inst29|bit1~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[1]~534_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[1]~534 .lut_mask = 16'h88A0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[1]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[1]~536 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[1]~536_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\BRegAddr[0]~input_o  & ((\inst26|bit1~q ))) # (!\BRegAddr[0]~input_o  & (\inst25|bit1~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datac(\inst25|bit1~q ),
	.datad(\inst26|bit1~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[1]~536_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[1]~536 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[1]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N16
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[1]~538 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[1]~538_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[1]~537_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[1]~535_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[1]~534_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[1]~536_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[1]~537_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[1]~535_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[1]~534_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[1]~536_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[1]~538_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[1]~538 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[1]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N18
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[1]~539 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[1]~539_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[1]~533_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[1]~532_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout  & \inst34|LPM_MUX_component|auto_generated|result_node[1]~538_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[1]~533_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[1]~532_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[1]~538_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[1]~539_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[1]~539 .lut_mask = 16'hFEEE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[1]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~190 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~190_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o ) # ((\inst35|bit0~q )))) # (!\BRegAddr[0]~input_o  & (!\BRegAddr[1]~input_o  & (\inst21|bit0~q )))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst21|bit0~q ),
	.datad(\inst35|bit0~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~190_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~190 .lut_mask = 16'hBA98;
defparam \inst34|LPM_MUX_component|auto_generated|_~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N16
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~191 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~191_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~190_combout  & ((\inst24|bit0~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~190_combout  & (\inst23|bit0~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~190_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst23|bit0~q ),
	.datac(\inst24|bit0~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~190_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~191_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~191 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~188 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~188_combout  = (\BRegAddr[1]~input_o  & (\BRegAddr[0]~input_o )) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & ((\inst18|bit0~q ))) # (!\BRegAddr[0]~input_o  & (\inst17|bit0~q ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst17|bit0~q ),
	.datad(\inst18|bit0~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~188_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~188 .lut_mask = 16'hDC98;
defparam \inst34|LPM_MUX_component|auto_generated|_~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N6
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~189 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~189_combout  = (\BRegAddr[1]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~188_combout  & ((\inst20|bit0~q ))) # (!\inst34|LPM_MUX_component|auto_generated|_~188_combout  & (\inst19|bit0~q )))) # 
// (!\BRegAddr[1]~input_o  & (((\inst34|LPM_MUX_component|auto_generated|_~188_combout ))))

	.dataa(\BRegAddr[1]~input_o ),
	.datab(\inst19|bit0~q ),
	.datac(\inst20|bit0~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~188_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~189_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~189 .lut_mask = 16'hF588;
defparam \inst34|LPM_MUX_component|auto_generated|_~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[0]~548 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[0]~548_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & ((\inst34|LPM_MUX_component|auto_generated|_~191_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & \inst34|LPM_MUX_component|auto_generated|_~189_combout )))) # (!\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout  & 
// (\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout  & ((\inst34|LPM_MUX_component|auto_generated|_~189_combout ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~77_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~76_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|_~191_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~189_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[0]~548_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[0]~548 .lut_mask = 16'hECA0;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[0]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[0]~542 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[0]~542_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout  & ((\BRegAddr[2]~input_o  & (\inst14|bit0~q )) # (!\BRegAddr[2]~input_o  & ((\inst10|bit0~q )))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst14|bit0~q ),
	.datac(\inst10|bit0~q ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[31]~67_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[0]~542_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[0]~542 .lut_mask = 16'hD800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[0]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[0]~545 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[0]~545_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout  & ((\BRegAddr[2]~input_o  & ((\inst16|bit0~q ))) # (!\BRegAddr[2]~input_o  & (\inst12|bit0~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~72_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst12|bit0~q ),
	.datad(\inst16|bit0~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[0]~545_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[0]~545 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[0]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N30
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[0]~544 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[0]~544_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout  & ((\BRegAddr[2]~input_o  & ((\inst15|bit0~q ))) # (!\BRegAddr[2]~input_o  & (\inst11|bit0~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~65_combout ),
	.datab(\BRegAddr[2]~input_o ),
	.datac(\inst11|bit0~q ),
	.datad(\inst15|bit0~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[0]~544_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[0]~544 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[0]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[0]~543 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[0]~543_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout  & ((\BRegAddr[2]~input_o  & ((\inst13|bit0~q ))) # (!\BRegAddr[2]~input_o  & (\inst9|bit0~q ))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~69_combout ),
	.datac(\inst9|bit0~q ),
	.datad(\inst13|bit0~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[0]~543_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[0]~543 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[0]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[0]~546 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[0]~546_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[0]~542_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[0]~545_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[0]~544_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[0]~543_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[0]~542_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[0]~545_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[0]~544_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[0]~543_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[0]~546_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[0]~546 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[0]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[0]~540 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[0]~540_combout  = (\BRegAddr[0]~input_o  & ((\BRegAddr[1]~input_o  & (\inst4|bit0~q )) # (!\BRegAddr[1]~input_o  & ((\inst2|bit0~q )))))

	.dataa(\inst4|bit0~q ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst2|bit0~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[0]~540_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[0]~540 .lut_mask = 16'hB800;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[0]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N28
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[0]~586 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[0]~586_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[0]~540_combout ) # ((\BRegAddr[1]~input_o  & (\inst3|bit0~q  & !\BRegAddr[0]~input_o )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[0]~540_combout ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst3|bit0~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[0]~586_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[0]~586 .lut_mask = 16'hAAEA;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[0]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~186 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~186_combout  = (\BRegAddr[1]~input_o  & (((\BRegAddr[0]~input_o )))) # (!\BRegAddr[1]~input_o  & ((\BRegAddr[0]~input_o  & (\inst6|bit0~q )) # (!\BRegAddr[0]~input_o  & ((\inst5|bit0~q )))))

	.dataa(\inst6|bit0~q ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst5|bit0~q ),
	.datad(\BRegAddr[0]~input_o ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~186_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~186 .lut_mask = 16'hEE30;
defparam \inst34|LPM_MUX_component|auto_generated|_~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|_~187 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|_~187_combout  = (\inst34|LPM_MUX_component|auto_generated|_~186_combout  & (((\inst8|bit0~q )) # (!\BRegAddr[1]~input_o ))) # (!\inst34|LPM_MUX_component|auto_generated|_~186_combout  & (\BRegAddr[1]~input_o  & 
// ((\inst7|bit0~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|_~186_combout ),
	.datab(\BRegAddr[1]~input_o ),
	.datac(\inst8|bit0~q ),
	.datad(\inst7|bit0~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|_~187_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|_~187 .lut_mask = 16'hE6A2;
defparam \inst34|LPM_MUX_component|auto_generated|_~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[0]~541 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[0]~541_combout  = (!\BRegAddr[3]~input_o  & ((\BRegAddr[2]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|_~187_combout ))) # (!\BRegAddr[2]~input_o  & 
// (\inst34|LPM_MUX_component|auto_generated|result_node[0]~586_combout ))))

	.dataa(\BRegAddr[2]~input_o ),
	.datab(\BRegAddr[3]~input_o ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[0]~586_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|_~187_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[0]~541_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[0]~541 .lut_mask = 16'h3210;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[0]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[0]~547 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[0]~547_combout  = (!\BRegAddr[4]~input_o  & ((\inst34|LPM_MUX_component|auto_generated|result_node[0]~541_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[0]~546_combout  & 
// \BRegAddr[3]~input_o ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[0]~546_combout ),
	.datab(\BRegAddr[3]~input_o ),
	.datac(\BRegAddr[4]~input_o ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[0]~541_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[0]~547_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[0]~547 .lut_mask = 16'h0F08;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[0]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N14
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[0]~550 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[0]~550_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout  & ((\BRegAddr[0]~input_o  & ((\inst32|bit0~q ))) # (!\BRegAddr[0]~input_o  & (\inst31|bit0~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~82_combout ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst31|bit0~q ),
	.datad(\inst32|bit0~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[0]~550_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[0]~550 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[0]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[0]~549 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[0]~549_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout  & ((\BRegAddr[0]~input_o  & ((\inst30|bit0~q ))) # (!\BRegAddr[0]~input_o  & (\inst29|bit0~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~80_combout ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst29|bit0~q ),
	.datad(\inst30|bit0~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[0]~549_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[0]~549 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[0]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N22
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[0]~551 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[0]~551_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout  & ((\BRegAddr[0]~input_o  & ((\inst26|bit0~q ))) # (!\BRegAddr[0]~input_o  & (\inst25|bit0~q ))))

	.dataa(\BRegAddr[0]~input_o ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[31]~84_combout ),
	.datac(\inst25|bit0~q ),
	.datad(\inst26|bit0~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[0]~551_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[0]~551 .lut_mask = 16'hC840;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[0]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N0
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[0]~552 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[0]~552_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout  & ((\BRegAddr[0]~input_o  & ((\inst28|bit0~q ))) # (!\BRegAddr[0]~input_o  & (\inst27|bit0~q ))))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[31]~86_combout ),
	.datab(\BRegAddr[0]~input_o ),
	.datac(\inst27|bit0~q ),
	.datad(\inst28|bit0~q ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[0]~552_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[0]~552 .lut_mask = 16'hA820;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[0]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N0
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[0]~553 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[0]~553_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[0]~550_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[0]~549_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[0]~551_combout ) # (\inst34|LPM_MUX_component|auto_generated|result_node[0]~552_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[0]~550_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[0]~549_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[0]~551_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[0]~552_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[0]~553_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[0]~553 .lut_mask = 16'hFFFE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[0]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N10
cycloneiv_lcell_comb \inst34|LPM_MUX_component|auto_generated|result_node[0]~554 (
// Equation(s):
// \inst34|LPM_MUX_component|auto_generated|result_node[0]~554_combout  = (\inst34|LPM_MUX_component|auto_generated|result_node[0]~548_combout ) # ((\inst34|LPM_MUX_component|auto_generated|result_node[0]~547_combout ) # 
// ((\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout  & \inst34|LPM_MUX_component|auto_generated|result_node[0]~553_combout )))

	.dataa(\inst34|LPM_MUX_component|auto_generated|result_node[0]~548_combout ),
	.datab(\inst34|LPM_MUX_component|auto_generated|result_node[0]~547_combout ),
	.datac(\inst34|LPM_MUX_component|auto_generated|result_node[31]~79_combout ),
	.datad(\inst34|LPM_MUX_component|auto_generated|result_node[0]~553_combout ),
	.cin(gnd),
	.combout(\inst34|LPM_MUX_component|auto_generated|result_node[0]~554_combout ),
	.cout());
// synopsys translate_off
defparam \inst34|LPM_MUX_component|auto_generated|result_node[0]~554 .lut_mask = 16'hFEEE;
defparam \inst34|LPM_MUX_component|auto_generated|result_node[0]~554 .sum_lutc_input = "datac";
// synopsys translate_on

assign Aout[31] = \Aout[31]~output_o ;

assign Aout[30] = \Aout[30]~output_o ;

assign Aout[29] = \Aout[29]~output_o ;

assign Aout[28] = \Aout[28]~output_o ;

assign Aout[27] = \Aout[27]~output_o ;

assign Aout[26] = \Aout[26]~output_o ;

assign Aout[25] = \Aout[25]~output_o ;

assign Aout[24] = \Aout[24]~output_o ;

assign Aout[23] = \Aout[23]~output_o ;

assign Aout[22] = \Aout[22]~output_o ;

assign Aout[21] = \Aout[21]~output_o ;

assign Aout[20] = \Aout[20]~output_o ;

assign Aout[19] = \Aout[19]~output_o ;

assign Aout[18] = \Aout[18]~output_o ;

assign Aout[17] = \Aout[17]~output_o ;

assign Aout[16] = \Aout[16]~output_o ;

assign Aout[15] = \Aout[15]~output_o ;

assign Aout[14] = \Aout[14]~output_o ;

assign Aout[13] = \Aout[13]~output_o ;

assign Aout[12] = \Aout[12]~output_o ;

assign Aout[11] = \Aout[11]~output_o ;

assign Aout[10] = \Aout[10]~output_o ;

assign Aout[9] = \Aout[9]~output_o ;

assign Aout[8] = \Aout[8]~output_o ;

assign Aout[7] = \Aout[7]~output_o ;

assign Aout[6] = \Aout[6]~output_o ;

assign Aout[5] = \Aout[5]~output_o ;

assign Aout[4] = \Aout[4]~output_o ;

assign Aout[3] = \Aout[3]~output_o ;

assign Aout[2] = \Aout[2]~output_o ;

assign Aout[1] = \Aout[1]~output_o ;

assign Aout[0] = \Aout[0]~output_o ;

assign Bout[31] = \Bout[31]~output_o ;

assign Bout[30] = \Bout[30]~output_o ;

assign Bout[29] = \Bout[29]~output_o ;

assign Bout[28] = \Bout[28]~output_o ;

assign Bout[27] = \Bout[27]~output_o ;

assign Bout[26] = \Bout[26]~output_o ;

assign Bout[25] = \Bout[25]~output_o ;

assign Bout[24] = \Bout[24]~output_o ;

assign Bout[23] = \Bout[23]~output_o ;

assign Bout[22] = \Bout[22]~output_o ;

assign Bout[21] = \Bout[21]~output_o ;

assign Bout[20] = \Bout[20]~output_o ;

assign Bout[19] = \Bout[19]~output_o ;

assign Bout[18] = \Bout[18]~output_o ;

assign Bout[17] = \Bout[17]~output_o ;

assign Bout[16] = \Bout[16]~output_o ;

assign Bout[15] = \Bout[15]~output_o ;

assign Bout[14] = \Bout[14]~output_o ;

assign Bout[13] = \Bout[13]~output_o ;

assign Bout[12] = \Bout[12]~output_o ;

assign Bout[11] = \Bout[11]~output_o ;

assign Bout[10] = \Bout[10]~output_o ;

assign Bout[9] = \Bout[9]~output_o ;

assign Bout[8] = \Bout[8]~output_o ;

assign Bout[7] = \Bout[7]~output_o ;

assign Bout[6] = \Bout[6]~output_o ;

assign Bout[5] = \Bout[5]~output_o ;

assign Bout[4] = \Bout[4]~output_o ;

assign Bout[3] = \Bout[3]~output_o ;

assign Bout[2] = \Bout[2]~output_o ;

assign Bout[1] = \Bout[1]~output_o ;

assign Bout[0] = \Bout[0]~output_o ;

endmodule
