Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Apr 19 23:43:46 2024
| Host         : vanloi-laptop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file controller_timing_summary_routed.rpt -pb controller_timing_summary_routed.pb -rpx controller_timing_summary_routed.rpx -warn_on_violation
| Design       : controller
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
LUTAR-1    Warning           LUT drives async reset alert    24          
TIMING-20  Warning           Non-clocked latch               120         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9686)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16148)
5. checking no_input_delay (35)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9686)
---------------------------
 There are 7022 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[0].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[1].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[2].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[3].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[4].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[5].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[6].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_bf_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_bf_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_bf_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_bf_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_bf_reg[25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_bf_reg[26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_bf_reg[27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_bf_reg[28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_bf_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_bf_reg[30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[29]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: genblk1[7].u_lstm_unit/accu_cell_bf_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16148)
----------------------------------------------------
 There are 16148 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (35)
-------------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                16183          inf        0.000                      0                16183           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         16183 Endpoints
Min Delay         16183 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[4].u_lstm_unit/accu_bf_reg[23]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.908ns  (logic 1.089ns (6.439%)  route 15.819ns (93.561%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=213, routed)         5.658     6.623    genblk1[4].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y96        LUT1 (Prop_lut1_I0_O)        0.124     6.747 f  genblk1[4].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=1966, routed)       10.161    16.908    genblk1[4].u_lstm_unit/rstn
    SLICE_X38Y90         FDCE                                         f  genblk1[4].u_lstm_unit/accu_bf_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[4].u_lstm_unit/accu_bf_reg[17]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.628ns  (logic 1.089ns (6.547%)  route 15.540ns (93.453%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=213, routed)         5.658     6.623    genblk1[4].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y96        LUT1 (Prop_lut1_I0_O)        0.124     6.747 f  genblk1[4].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=1966, routed)        9.882    16.628    genblk1[4].u_lstm_unit/rstn
    SLICE_X38Y88         FDCE                                         f  genblk1[4].u_lstm_unit/accu_bf_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[4].u_lstm_unit/accu_bf_reg[16]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.480ns  (logic 1.089ns (6.606%)  route 15.391ns (93.394%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=213, routed)         5.658     6.623    genblk1[4].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y96        LUT1 (Prop_lut1_I0_O)        0.124     6.747 f  genblk1[4].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=1966, routed)        9.733    16.480    genblk1[4].u_lstm_unit/rstn
    SLICE_X39Y87         FDCE                                         f  genblk1[4].u_lstm_unit/accu_bf_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[0].u_lstm_unit/accu_bf_reg[31]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.479ns  (logic 1.089ns (6.606%)  route 15.391ns (93.394%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=213, routed)         5.658     6.623    genblk1[4].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y96        LUT1 (Prop_lut1_I0_O)        0.124     6.747 f  genblk1[4].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=1966, routed)        9.733    16.479    genblk1[0].u_lstm_unit/out_temp_reg[31]
    SLICE_X64Y132        FDCE                                         f  genblk1[0].u_lstm_unit/accu_bf_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[0].u_lstm_unit/accu_bf_reg[26]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.477ns  (logic 1.089ns (6.607%)  route 15.388ns (93.393%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=213, routed)         5.658     6.623    genblk1[4].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y96        LUT1 (Prop_lut1_I0_O)        0.124     6.747 f  genblk1[4].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=1966, routed)        9.731    16.477    genblk1[0].u_lstm_unit/out_temp_reg[31]
    SLICE_X66Y132        FDCE                                         f  genblk1[0].u_lstm_unit/accu_bf_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[0].u_lstm_unit/accu_bf_reg[25]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.353ns  (logic 1.089ns (6.658%)  route 15.264ns (93.342%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=213, routed)         5.658     6.623    genblk1[4].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y96        LUT1 (Prop_lut1_I0_O)        0.124     6.747 f  genblk1[4].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=1966, routed)        9.606    16.353    genblk1[0].u_lstm_unit/out_temp_reg[31]
    SLICE_X58Y132        FDCE                                         f  genblk1[0].u_lstm_unit/accu_bf_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[0].u_lstm_unit/accu_bf_reg[27]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.353ns  (logic 1.089ns (6.658%)  route 15.264ns (93.342%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=213, routed)         5.658     6.623    genblk1[4].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y96        LUT1 (Prop_lut1_I0_O)        0.124     6.747 f  genblk1[4].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=1966, routed)        9.606    16.353    genblk1[0].u_lstm_unit/out_temp_reg[31]
    SLICE_X58Y132        FDCE                                         f  genblk1[0].u_lstm_unit/accu_bf_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[0].u_lstm_unit/accu_bf_reg[30]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.353ns  (logic 1.089ns (6.658%)  route 15.264ns (93.342%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=213, routed)         5.658     6.623    genblk1[4].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y96        LUT1 (Prop_lut1_I0_O)        0.124     6.747 f  genblk1[4].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=1966, routed)        9.606    16.353    genblk1[0].u_lstm_unit/out_temp_reg[31]
    SLICE_X59Y132        FDCE                                         f  genblk1[0].u_lstm_unit/accu_bf_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[2].u_lstm_unit/accu_bf_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.320ns  (logic 1.089ns (6.671%)  route 15.231ns (93.329%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=213, routed)         5.658     6.623    genblk1[4].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y96        LUT1 (Prop_lut1_I0_O)        0.124     6.747 f  genblk1[4].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=1966, routed)        9.573    16.320    genblk1[2].u_lstm_unit/out_temp_reg[31]
    SLICE_X37Y113        FDCE                                         f  genblk1[2].u_lstm_unit/accu_bf_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            genblk1[0].u_lstm_unit/weights_bf_1_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.216ns  (logic 1.089ns (6.714%)  route 15.127ns (93.286%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    P15                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  rstn_IBUF_inst/O
                         net (fo=213, routed)         5.658     6.623    genblk1[4].u_lstm_unit/u_mac/rstn_IBUF
    SLICE_X110Y96        LUT1 (Prop_lut1_I0_O)        0.124     6.747 f  genblk1[4].u_lstm_unit/u_mac/state[1]_i_2/O
                         net (fo=1966, routed)        9.469    16.216    genblk1[0].u_lstm_unit/out_temp_reg[31]
    SLICE_X67Y119        FDCE                                         f  genblk1[0].u_lstm_unit/weights_bf_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1[1].u_lstm_unit/data_in_bf_2_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[1].u_lstm_unit/u_mac/data_in_bf_2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y91         FDCE                         0.000     0.000 r  genblk1[1].u_lstm_unit/data_in_bf_2_reg[7]/C
    SLICE_X93Y91         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  genblk1[1].u_lstm_unit/data_in_bf_2_reg[7]/Q
                         net (fo=1, routed)           0.059     0.187    genblk1[1].u_lstm_unit/u_mac/data_in_bf_2_reg[7]_0[7]
    SLICE_X92Y91         FDCE                                         r  genblk1[1].u_lstm_unit/u_mac/data_in_bf_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[4].u_lstm_unit/data_in_bf_2_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[4].u_lstm_unit/u_mac/data_in_bf_2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDCE                         0.000     0.000 r  genblk1[4].u_lstm_unit/data_in_bf_2_reg[7]/C
    SLICE_X63Y92         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  genblk1[4].u_lstm_unit/data_in_bf_2_reg[7]/Q
                         net (fo=1, routed)           0.059     0.187    genblk1[4].u_lstm_unit/u_mac/data_in_bf_2_reg[7]_0[7]
    SLICE_X62Y92         FDCE                                         r  genblk1[4].u_lstm_unit/u_mac/data_in_bf_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[7].u_lstm_unit/weights_bf_2_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[7].u_lstm_unit/u_mac/weights_bf_2_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y114       FDCE                         0.000     0.000 r  genblk1[7].u_lstm_unit/weights_bf_2_reg[5]/C
    SLICE_X103Y114       FDCE (Prop_fdce_C_Q)         0.128     0.128 r  genblk1[7].u_lstm_unit/weights_bf_2_reg[5]/Q
                         net (fo=1, routed)           0.059     0.187    genblk1[7].u_lstm_unit/u_mac/weights_bf_2_reg[7]_0[5]
    SLICE_X102Y114       FDCE                                         r  genblk1[7].u_lstm_unit/u_mac/weights_bf_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[2].u_lstm_unit/data_in_bf_2_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[2].u_lstm_unit/u_mac/data_in_bf_2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDCE                         0.000     0.000 r  genblk1[2].u_lstm_unit/data_in_bf_2_reg[2]/C
    SLICE_X55Y114        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  genblk1[2].u_lstm_unit/data_in_bf_2_reg[2]/Q
                         net (fo=1, routed)           0.052     0.193    genblk1[2].u_lstm_unit/u_mac/data_in_bf_2_reg[7]_0[2]
    SLICE_X54Y114        FDCE                                         r  genblk1[2].u_lstm_unit/u_mac/data_in_bf_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[4].u_lstm_unit/pre_sum_bf_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[4].u_lstm_unit/u_mac/prev_sum_bf_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.195ns  (logic 0.141ns (72.334%)  route 0.054ns (27.666%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDCE                         0.000     0.000 r  genblk1[4].u_lstm_unit/pre_sum_bf_reg[19]/C
    SLICE_X48Y90         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  genblk1[4].u_lstm_unit/pre_sum_bf_reg[19]/Q
                         net (fo=1, routed)           0.054     0.195    genblk1[4].u_lstm_unit/u_mac/prev_sum_bf_reg[31]_0[19]
    SLICE_X49Y90         FDCE                                         r  genblk1[4].u_lstm_unit/u_mac/prev_sum_bf_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[6].u_lstm_unit/data_in_bf_2_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[6].u_lstm_unit/u_mac/data_in_bf_2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.195ns  (logic 0.141ns (72.334%)  route 0.054ns (27.666%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDCE                         0.000     0.000 r  genblk1[6].u_lstm_unit/data_in_bf_2_reg[4]/C
    SLICE_X84Y92         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  genblk1[6].u_lstm_unit/data_in_bf_2_reg[4]/Q
                         net (fo=1, routed)           0.054     0.195    genblk1[6].u_lstm_unit/u_mac/data_in_bf_2_reg[7]_0[4]
    SLICE_X85Y92         FDCE                                         r  genblk1[6].u_lstm_unit/u_mac/data_in_bf_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_bf_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_input_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y115        FDRE                         0.000     0.000 r  input_bf_reg[14]/C
    SLICE_X97Y115        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  input_bf_reg[14]/Q
                         net (fo=1, routed)           0.054     0.195    input_bf_reg_n_0_[14]
    SLICE_X96Y115        FDRE                                         r  data_input_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[2].u_lstm_unit/pre_sum_bf_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[2].u_lstm_unit/u_mac/prev_sum_bf_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDCE                         0.000     0.000 r  genblk1[2].u_lstm_unit/pre_sum_bf_reg[20]/C
    SLICE_X47Y124        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  genblk1[2].u_lstm_unit/pre_sum_bf_reg[20]/Q
                         net (fo=1, routed)           0.056     0.197    genblk1[2].u_lstm_unit/u_mac/prev_sum_bf_reg[31]_0[20]
    SLICE_X46Y124        FDCE                                         r  genblk1[2].u_lstm_unit/u_mac/prev_sum_bf_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[3].u_lstm_unit/data_in_bf_0_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[3].u_lstm_unit/u_mac/data_in_bf_0_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.198ns  (logic 0.141ns (71.038%)  route 0.057ns (28.962%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y106        FDCE                         0.000     0.000 r  genblk1[3].u_lstm_unit/data_in_bf_0_reg[3]/C
    SLICE_X61Y106        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  genblk1[3].u_lstm_unit/data_in_bf_0_reg[3]/Q
                         net (fo=1, routed)           0.057     0.198    genblk1[3].u_lstm_unit/u_mac/data_in_bf_0_reg[7]_0[3]
    SLICE_X60Y106        FDCE                                         r  genblk1[3].u_lstm_unit/u_mac/data_in_bf_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[6].u_lstm_unit/data_in_bf_0_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[6].u_lstm_unit/u_mac/data_in_bf_0_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.198ns  (logic 0.141ns (71.038%)  route 0.057ns (28.962%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y91         FDCE                         0.000     0.000 r  genblk1[6].u_lstm_unit/data_in_bf_0_reg[5]/C
    SLICE_X89Y91         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  genblk1[6].u_lstm_unit/data_in_bf_0_reg[5]/Q
                         net (fo=1, routed)           0.057     0.198    genblk1[6].u_lstm_unit/u_mac/data_in_bf_0_reg[7]_0[5]
    SLICE_X88Y91         FDCE                                         r  genblk1[6].u_lstm_unit/u_mac/data_in_bf_0_reg[5]/D
  -------------------------------------------------------------------    -------------------





