$date
	Sun Oct 19 00:00:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_tlc_oneway $end
$var wire 1 ! YELLOW_out $end
$var wire 1 " RED_out $end
$var wire 1 # GREEN_out $end
$var reg 1 $ clear $end
$var reg 1 % clk $end
$scope module uut $end
$var wire 1 $ clear $end
$var wire 1 % clk $end
$var parameter 2 & GREEN $end
$var parameter 2 ' RED $end
$var parameter 2 ( YELLOW $end
$var reg 1 # GREEN_out $end
$var reg 1 " RED_out $end
$var reg 1 ! YELLOW_out $end
$var reg 2 ) current_state [1:0] $end
$var reg 8 * timer [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 (
b0 '
b10 &
$end
#0
$dumpvars
b0 *
b0 )
0%
1$
0#
1"
0!
$end
#5000
1%
#10000
0%
#15000
1%
#20000
0%
0$
#25000
b1 *
1%
#30000
0%
#35000
b10 *
1%
#40000
0%
#45000
b11 *
1%
#50000
0%
#55000
1#
0"
b0 *
b10 )
1%
#60000
0%
#65000
b1 *
1%
#70000
0%
#75000
b10 *
1%
#80000
0%
#85000
b11 *
1%
#90000
0%
#95000
0#
1!
b0 *
b1 )
1%
#100000
0%
#105000
b1 *
1%
#110000
0%
#115000
0!
1"
b0 *
b0 )
1%
#120000
0%
#125000
b1 *
1%
#130000
0%
#135000
b10 *
1%
#140000
0%
#145000
b11 *
1%
#150000
0%
#155000
1#
0"
b0 *
b10 )
1%
#160000
0%
#165000
b1 *
1%
#170000
0%
#175000
b10 *
1%
#180000
0%
#185000
b11 *
1%
#190000
0%
#195000
0#
1!
b0 *
b1 )
1%
#200000
0%
#205000
b1 *
1%
#210000
0%
#215000
0!
1"
b0 *
b0 )
1%
#220000
0%
1$
#225000
1%
#230000
0%
#235000
1%
#240000
0%
