
*** Running xst
    with args -ifn mojo_top_0.xst -ofn mojo_top_0.srp -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/MEMS_JAN5/work/planAhead/MEMS_JAN5/MEMS_JAN5.srcs/sources_1/imports/verilog/spi_slave_6.v" into library work
Parsing module <spi_slave_6>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/MEMS_JAN5/work/planAhead/MEMS_JAN5/MEMS_JAN5.srcs/sources_1/imports/verilog/serial_tx_8.v" into library work
Parsing module <serial_tx_8>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/MEMS_JAN5/work/planAhead/MEMS_JAN5/MEMS_JAN5.srcs/sources_1/imports/verilog/serial_tx_8.v" Line 14. parameter declaration becomes local in serial_tx_8 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/MEMS_JAN5/work/planAhead/MEMS_JAN5/MEMS_JAN5.srcs/sources_1/imports/verilog/serial_rx_7.v" into library work
Parsing module <serial_rx_7>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/MEMS_JAN5/work/planAhead/MEMS_JAN5/MEMS_JAN5.srcs/sources_1/imports/verilog/serial_rx_7.v" Line 12. parameter declaration becomes local in serial_rx_7 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/MEMS_JAN5/work/planAhead/MEMS_JAN5/MEMS_JAN5.srcs/sources_1/imports/verilog/mems_rom_9.v" into library work
Parsing module <mems_rom_9>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/MEMS_JAN5/work/planAhead/MEMS_JAN5/MEMS_JAN5.srcs/sources_1/imports/verilog/cclk_detector_5.v" into library work
Parsing module <cclk_detector_5>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/MEMS_JAN5/work/planAhead/MEMS_JAN5/MEMS_JAN5.srcs/sources_1/imports/verilog/cclk_detector_5.v" Line 10. parameter declaration becomes local in cclk_detector_5 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/MEMS_JAN5/work/planAhead/MEMS_JAN5/MEMS_JAN5.srcs/sources_1/imports/verilog/my_clk_4.v" into library work
Parsing module <my_clk_4>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/MEMS_JAN5/work/planAhead/MEMS_JAN5/MEMS_JAN5.srcs/sources_1/imports/verilog/my_clk_4.v" Line 12. parameter declaration becomes local in my_clk_4 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/MEMS_JAN5/work/planAhead/MEMS_JAN5/MEMS_JAN5.srcs/sources_1/imports/verilog/mems_spi_3.v" into library work
Parsing module <mems_spi_3>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/MEMS_JAN5/work/planAhead/MEMS_JAN5/MEMS_JAN5.srcs/sources_1/imports/verilog/mems_control_2.v" into library work
Parsing module <mems_control_2>.
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/MEMS_JAN5/work/planAhead/MEMS_JAN5/MEMS_JAN5.srcs/sources_1/imports/verilog/avr_interface_1.v" into library work
Parsing module <avr_interface_1>.
INFO:HDLCompiler:693 - "/home/delkov/mojo/SIMPLE/MEMS_JAN5/work/planAhead/MEMS_JAN5/MEMS_JAN5.srcs/sources_1/imports/verilog/avr_interface_1.v" Line 80. parameter declaration becomes local in avr_interface_1 with formal parameter declaration list
Analyzing Verilog file "/home/delkov/mojo/SIMPLE/MEMS_JAN5/work/planAhead/MEMS_JAN5/MEMS_JAN5.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.
WARNING:HDLCompiler:1127 - "/home/delkov/mojo/SIMPLE/MEMS_JAN5/work/planAhead/MEMS_JAN5/MEMS_JAN5.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 34: Assignment to mojo_clk ignored, since the identifier is never used

Elaborating module <avr_interface_1>.

Elaborating module <cclk_detector_5(CLK_RATE=50000000)>.

Elaborating module <spi_slave_6>.

Elaborating module <serial_rx_7(CLK_PER_BIT=100)>.

Elaborating module <serial_tx_8(CLK_PER_BIT=100)>.

Elaborating module <mems_control_2>.

Elaborating module <mems_rom_9>.

Elaborating module <mems_spi_3(CLK_DIV=9)>.
WARNING:HDLCompiler:189 - "/home/delkov/mojo/SIMPLE/MEMS_JAN5/work/planAhead/MEMS_JAN5/MEMS_JAN5.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 103: Size mismatch in connection of port <data_out>. Formal port size is 24-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/delkov/mojo/SIMPLE/MEMS_JAN5/work/planAhead/MEMS_JAN5/MEMS_JAN5.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 103: Assignment to data_out ignored, since the identifier is never used

Elaborating module <my_clk_4(CLK_DIV=5000)>.
WARNING:HDLCompiler:634 - "/home/delkov/mojo/SIMPLE/MEMS_JAN5/work/planAhead/MEMS_JAN5/MEMS_JAN5.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 98: Net <miso> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "/home/delkov/mojo/SIMPLE/MEMS_JAN5/work/planAhead/MEMS_JAN5/MEMS_JAN5.srcs/sources_1/imports/verilog/mojo_top_0.v".
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/MEMS_JAN5/work/planAhead/MEMS_JAN5/MEMS_JAN5.srcs/sources_1/imports/verilog/mojo_top_0.v" line 53: Output port <sample> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/MEMS_JAN5/work/planAhead/MEMS_JAN5/MEMS_JAN5.srcs/sources_1/imports/verilog/mojo_top_0.v" line 53: Output port <sample_channel> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/MEMS_JAN5/work/planAhead/MEMS_JAN5/MEMS_JAN5.srcs/sources_1/imports/verilog/mojo_top_0.v" line 53: Output port <new_sample> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/delkov/mojo/SIMPLE/MEMS_JAN5/work/planAhead/MEMS_JAN5/MEMS_JAN5.srcs/sources_1/imports/verilog/mojo_top_0.v" line 95: Output port <data_out> of the instance <mems_spi_master> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <miso> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mojo_top_0> synthesized.

Synthesizing Unit <avr_interface_1>.
    Related source file is "/home/delkov/mojo/SIMPLE/MEMS_JAN5/work/planAhead/MEMS_JAN5/MEMS_JAN5.srcs/sources_1/imports/verilog/avr_interface_1.v".
        CLK_RATE = 50000000
        SERIAL_BAUD_RATE = 500000
    Found 10-bit register for signal <sample_q>.
    Found 1-bit register for signal <new_sample_q>.
    Found 4-bit register for signal <block_q>.
    Found 1-bit register for signal <busy_q>.
    Found 4-bit register for signal <sample_channel_q>.
    Found 1-bit register for signal <byte_ct_q>.
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 106
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 106
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 106
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 106
    Found 1-bit tristate buffer for signal <spi_miso> created at line 107
    Found 1-bit tristate buffer for signal <tx> created at line 108
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <avr_interface_1> synthesized.

Synthesizing Unit <cclk_detector_5>.
    Related source file is "/home/delkov/mojo/SIMPLE/MEMS_JAN5/work/planAhead/MEMS_JAN5/MEMS_JAN5.srcs/sources_1/imports/verilog/cclk_detector_5.v".
        CLK_RATE = 50000000
    Found 1-bit register for signal <ready_q>.
    Found 10-bit register for signal <ctr_q>.
    Found 10-bit adder for signal <ctr_q[9]_GND_3_o_add_2_OUT> created at line 24.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <cclk_detector_5> synthesized.

Synthesizing Unit <spi_slave_6>.
    Related source file is "/home/delkov/mojo/SIMPLE/MEMS_JAN5/work/planAhead/MEMS_JAN5/MEMS_JAN5.srcs/sources_1/imports/verilog/spi_slave_6.v".
    Found 3-bit register for signal <bit_ct_q>.
    Found 8-bit register for signal <dout_q>.
    Found 1-bit register for signal <miso_q>.
    Found 1-bit register for signal <sck_q>.
    Found 1-bit register for signal <mosi_q>.
    Found 1-bit register for signal <ss_q>.
    Found 8-bit register for signal <data_q>.
    Found 1-bit register for signal <sck_old_q>.
    Found 1-bit register for signal <done_q>.
    Found 3-bit adder for signal <bit_ct_q[2]_GND_4_o_add_1_OUT> created at line 45.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <spi_slave_6> synthesized.

Synthesizing Unit <serial_rx_7>.
    Related source file is "/home/delkov/mojo/SIMPLE/MEMS_JAN5/work/planAhead/MEMS_JAN5/MEMS_JAN5.srcs/sources_1/imports/verilog/serial_rx_7.v".
        CLK_PER_BIT = 100
    Found 3-bit register for signal <bit_ctr_q>.
    Found 1-bit register for signal <new_data_q>.
    Found 2-bit register for signal <state_q>.
    Found 1-bit register for signal <rx_q>.
    Found 8-bit register for signal <data_q>.
    Found 7-bit register for signal <ctr_q>.
    Found finite state machine <FSM_0> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <ctr_q[6]_GND_5_o_add_7_OUT> created at line 54.
    Found 3-bit adder for signal <bit_ctr_q[2]_GND_5_o_add_9_OUT> created at line 57.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_rx_7> synthesized.

Synthesizing Unit <serial_tx_8>.
    Related source file is "/home/delkov/mojo/SIMPLE/MEMS_JAN5/work/planAhead/MEMS_JAN5/MEMS_JAN5.srcs/sources_1/imports/verilog/serial_tx_8.v".
        CLK_PER_BIT = 100
    Found 1-bit register for signal <tx_q>.
    Found 1-bit register for signal <block_q>.
    Found 8-bit register for signal <data_q>.
    Found 3-bit register for signal <bit_ctr_q>.
    Found 7-bit register for signal <ctr_q>.
    Found 1-bit register for signal <busy_q>.
    Found 2-bit register for signal <state_q>.
    Found finite state machine <FSM_1> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_ctr_q[2]_GND_6_o_add_13_OUT> created at line 73.
    Found 7-bit adder for signal <ctr_q[6]_GND_6_o_add_19_OUT> created at line 82.
    Found 1-bit 8-to-1 multiplexer for signal <bit_ctr_q[2]_data_q[7]_Mux_10_o> created at line 69.
    Found 7-bit 4-to-1 multiplexer for signal <ctr_d> created at line 41.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_tx_8> synthesized.

Synthesizing Unit <mems_control_2>.
    Related source file is "/home/delkov/mojo/SIMPLE/MEMS_JAN5/work/planAhead/MEMS_JAN5/MEMS_JAN5.srcs/sources_1/imports/verilog/mems_control_2.v".
WARNING:Xst:647 - Input <tx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <new_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <tx_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <ch_state_q>.
    Found 8-bit register for signal <delta_A_q>.
    Found 8-bit register for signal <delta_B_q>.
    Found 8-bit register for signal <delta_C_q>.
    Found 8-bit register for signal <delta_D_q>.
    Found 1-bit register for signal <start_q>.
    Found 4-bit register for signal <addr_q>.
    Found 1-bit register for signal <play_q>.
    Found 2-bit register for signal <state_q>.
    Found finite state machine <FSM_3> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 25                                             |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <ch_state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | _n0172 (negative)                              |
    | Reset              | state_q<0> (negative)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <delta_D_q[7]_GND_13_o_sub_21_OUT> created at line 137.
    Found 8-bit subtractor for signal <delta_B_q[7]_GND_13_o_sub_36_OUT> created at line 163.
    Found 4-bit adder for signal <addr_q[3]_GND_13_o_add_11_OUT> created at line 110.
    Found 8-bit adder for signal <delta_C_q[7]_GND_13_o_add_19_OUT> created at line 136.
    Found 8-bit adder for signal <delta_A_q[7]_GND_13_o_add_23_OUT> created at line 141.
    Found 4-bit 4-to-1 multiplexer for signal <ch_state_q[1]_addr_q[3]_wide_mux_46_OUT> created at line 122.
    Found 1-bit 4-to-1 multiplexer for signal <start_d> created at line 88.
    Found 4-bit 4-to-1 multiplexer for signal <addr_d> created at line 88.
    Found 8-bit comparator greater for signal <PWR_7_o_delta_A_q[7]_LessThan_18_o> created at line 127
    Found 8-bit comparator greater for signal <PWR_7_o_delta_C_q[7]_LessThan_19_o> created at line 132
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <ch_state_q> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <mems_control_2> synthesized.

Synthesizing Unit <mems_rom_9>.
    Related source file is "/home/delkov/mojo/SIMPLE/MEMS_JAN5/work/planAhead/MEMS_JAN5/MEMS_JAN5.srcs/sources_1/imports/verilog/mems_rom_9.v".
WARNING:Xst:647 - Input <addr<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 24-bit register for signal <data_q>.
    Found 24-bit 6-to-1 multiplexer for signal <data_d> created at line 37.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mems_rom_9> synthesized.

Synthesizing Unit <mems_spi_3>.
    Related source file is "/home/delkov/mojo/SIMPLE/MEMS_JAN5/work/planAhead/MEMS_JAN5/MEMS_JAN5.srcs/sources_1/imports/verilog/mems_spi_3.v".
        CLK_DIV = 9
    Found 24-bit register for signal <data_q>.
    Found 9-bit register for signal <sck_q>.
    Found 1-bit register for signal <mosi_q>.
    Found 3-bit register for signal <state_q>.
    Found 24-bit register for signal <data_out_q>.
    Found 1-bit register for signal <new_data_q>.
    Found 1-bit register for signal <CS_q>.
    Found 5-bit register for signal <ctr_q>.
    Found finite state machine <FSM_5> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <ctr_q[4]_GND_15_o_add_13_OUT> created at line 78.
    Found 9-bit adder for signal <sck_q[8]_GND_15_o_add_9_OUT> created at line 102.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mems_spi_3> synthesized.

Synthesizing Unit <my_clk_4>.
    Related source file is "/home/delkov/mojo/SIMPLE/MEMS_JAN5/work/planAhead/MEMS_JAN5/MEMS_JAN5.srcs/sources_1/imports/verilog/my_clk_4.v".
        CLK_DIV = 5000
    Found 1-bit register for signal <my_clk_q>.
    Found 13-bit register for signal <cnt_q>.
    Found 13-bit adder for signal <cnt_d> created at line 20.
    Found 13-bit comparator lessequal for signal <cnt_q[12]_GND_16_o_LessThan_2_o> created at line 21
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <my_clk_4> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 14
 10-bit adder                                          : 1
 13-bit adder                                          : 1
 3-bit adder                                           : 3
 4-bit adder                                           : 1
 5-bit adder                                           : 1
 7-bit adder                                           : 2
 8-bit adder                                           : 2
 8-bit subtractor                                      : 2
 9-bit adder                                           : 1
# Registers                                            : 45
 1-bit register                                        : 21
 10-bit register                                       : 2
 13-bit register                                       : 1
 24-bit register                                       : 3
 3-bit register                                        : 3
 4-bit register                                        : 3
 5-bit register                                        : 1
 7-bit register                                        : 2
 8-bit register                                        : 8
 9-bit register                                        : 1
# Comparators                                          : 3
 13-bit comparator lessequal                           : 1
 8-bit comparator greater                              : 2
# Multiplexers                                         : 43
 1-bit 2-to-1 multiplexer                              : 6
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 1
 24-bit 6-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 5
 4-bit 4-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 6
 7-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 5
 9-bit 2-to-1 multiplexer                              : 10
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 5
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <cclk_detector_5>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <cclk_detector_5> synthesized (advanced).

Synthesizing (advanced) Unit <mems_control_2>.
The following registers are absorbed into counter <delta_A_q>: 1 register on signal <delta_A_q>.
The following registers are absorbed into counter <delta_B_q>: 1 register on signal <delta_B_q>.
The following registers are absorbed into counter <delta_C_q>: 1 register on signal <delta_C_q>.
The following registers are absorbed into counter <delta_D_q>: 1 register on signal <delta_D_q>.
Unit <mems_control_2> synthesized (advanced).

Synthesizing (advanced) Unit <mems_spi_3>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <mems_spi_3> synthesized (advanced).

Synthesizing (advanced) Unit <my_clk_4>.
The following registers are absorbed into counter <cnt_q>: 1 register on signal <cnt_q>.
Unit <my_clk_4> synthesized (advanced).

Synthesizing (advanced) Unit <serial_rx_7>.
The following registers are absorbed into counter <bit_ctr_q>: 1 register on signal <bit_ctr_q>.
Unit <serial_rx_7> synthesized (advanced).

Synthesizing (advanced) Unit <serial_tx_8>.
The following registers are absorbed into counter <bit_ctr_q>: 1 register on signal <bit_ctr_q>.
Unit <serial_tx_8> synthesized (advanced).

Synthesizing (advanced) Unit <spi_slave_6>.
The following registers are absorbed into counter <bit_ct_q>: 1 register on signal <bit_ct_q>.
Unit <spi_slave_6> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 4-bit adder                                           : 1
 7-bit adder                                           : 2
 9-bit adder                                           : 1
# Counters                                             : 10
 10-bit up counter                                     : 1
 13-bit up counter                                     : 1
 3-bit up counter                                      : 3
 5-bit up counter                                      : 1
 8-bit down counter                                    : 2
 8-bit up counter                                      : 2
# Registers                                            : 170
 Flip-Flops                                            : 170
# Comparators                                          : 3
 13-bit comparator lessequal                           : 1
 8-bit comparator greater                              : 2
# Multiplexers                                         : 59
 1-bit 2-to-1 multiplexer                              : 30
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 24-bit 6-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 5
 4-bit 4-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 6
 7-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 10
# FSMs                                                 : 5
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr_interface/serial_tx/FSM_1> on signal <state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr_interface/serial_rx/FSM_0> on signal <state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mems_control/FSM_3> on signal <state_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mems_control/FSM_4> on signal <ch_state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <mems_spi_master/FSM_5> on signal <state_q[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
WARNING:Xst:1710 - FF/Latch <data_q_1> (without init value) has a constant value of 0 in block <mems_rom_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_q_2> (without init value) has a constant value of 0 in block <mems_rom_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_q_3> (without init value) has a constant value of 0 in block <mems_rom_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_q_22> (without init value) has a constant value of 0 in block <mems_rom_9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_q_23> (without init value) has a constant value of 0 in block <mems_rom_9>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <data_q_4> in Unit <mems_rom_9> is equivalent to the following 4 FFs/Latches, which will be removed : <data_q_5> <data_q_6> <data_q_7> <data_q_18> 
INFO:Xst:2261 - The FF/Latch <data_q_0> in Unit <mems_rom_9> is equivalent to the following FF/Latch, which will be removed : <data_q_19> 
WARNING:Xst:2677 - Node <avr_interface/sample_q_9> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_8> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/new_sample_q> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/byte_ct_q> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_0> of sequential type is unconnected in block <mojo_top_0>.

Optimizing unit <mojo_top_0> ...

Optimizing unit <serial_tx_8> ...

Optimizing unit <spi_slave_6> ...

Optimizing unit <serial_rx_7> ...

Optimizing unit <mems_control_2> ...

Optimizing unit <mems_rom_9> ...

Optimizing unit <mems_spi_3> ...
WARNING:Xst:1710 - FF/Latch <avr_interface/busy_q> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <avr_interface/serial_tx/state_q_FSM_FFd2> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <avr_interface/serial_tx/tx_q> (without init value) has a constant value of 1 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <avr_interface/serial_tx/data_q_7> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <avr_interface/serial_tx/data_q_6> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <avr_interface/serial_tx/data_q_5> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <avr_interface/serial_tx/data_q_4> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <avr_interface/serial_tx/data_q_3> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <avr_interface/serial_tx/data_q_2> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <avr_interface/serial_tx/data_q_1> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <avr_interface/serial_tx/data_q_0> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <avr_interface/serial_tx/block_q> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/done_q> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_control/addr_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_23> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_22> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_21> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_20> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_19> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_18> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_17> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_16> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_15> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_14> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_13> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_12> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_11> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_10> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_9> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_8> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <mems_spi_master/data_out_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <avr_interface/block_q_0> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <avr_interface/block_q_1> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <avr_interface/block_q_2> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <avr_interface/block_q_3> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <avr_interface/serial_tx/busy_q> is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/bit_ctr_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/bit_ctr_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/bit_ctr_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/state_q_FSM_FFd1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/ctr_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/ctr_q_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/ctr_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/ctr_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/ctr_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/ctr_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/serial_tx/ctr_q_0> of sequential type is unconnected in block <mojo_top_0>.
INFO:Xst:2261 - The FF/Latch <mems_control/delta_D_q_0> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <mems_control/delta_C_q_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 4.
FlipFlop mems_spi_master/state_q_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 162
 Flip-Flops                                            : 162

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 162   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.765ns (Maximum Frequency: 173.476MHz)
   Minimum input arrival time before clock: 5.055ns
   Maximum output required time after clock: 6.433ns
   Maximum combinational path delay: 6.005ns

=========================================================================
