****************************************
Report : qor
Design : ORCA_TOP
Version: Q-2019.12-SP4
Date   : Sat May 20 09:11:33 2023
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)


Scenario           'atspeed_capture'
Timing Path Group  'group_pclk'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              1.95
Critical Path Slack:               0.68
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'atspeed_capture'
Timing Path Group  'group_sdram'
----------------------------------------
Levels of Logic:                      3
Critical Path Length:              3.35
Critical Path Slack:               0.03
Critical Path Clk Period:          4.10
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'atspeed_capture'
Timing Path Group  'group_sys2x'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.38
Critical Path Slack:              -0.23
Critical Path Clk Period:          2.40
Total Negative Slack:             -0.23
No. of Violating Paths:               1
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'atspeed_capture'
Timing Path Group  'group_sys'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.75
Critical Path Slack:               4.94
Critical Path Clk Period:          4.80
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'atspeed_capture'
Timing Path Group  'OUTPUTS'
----------------------------------------
Levels of Logic:                      6
Critical Path Length:              0.97
Critical Path Slack:               0.37
Critical Path Clk Period:          4.10
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'atspeed_shift'
Timing Path Group  'group_pclk'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              0.19
Critical Path Slack:               3.23
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'atspeed_shift'
Timing Path Group  'group_sdram'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.07
Critical Path Slack:               1.61
Critical Path Clk Period:          4.10
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'atspeed_shift'
Timing Path Group  'group_sys2x'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.07
Critical Path Slack:               0.83
Critical Path Clk Period:          2.40
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'atspeed_shift'
Timing Path Group  'group_sys'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.10
Critical Path Slack:               6.74
Critical Path Clk Period:          4.80
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'atspeed_shift'
Timing Path Group  'OUTPUTS'
----------------------------------------
Levels of Logic:                      6
Critical Path Length:              0.20
Critical Path Slack:               1.15
Critical Path Clk Period:          4.10
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_worst'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                      3
Critical Path Length:              2.91
Critical Path Slack:               1.93
Critical Path Clk Period:          4.10
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'func_worst'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.52
Critical Path Slack:               3.35
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'PCI_CLK'
----------------------------------------
Levels of Logic:                     20
Critical Path Length:              7.04
Critical Path Slack:              -0.00
Critical Path Clk Period:          7.50
Total Negative Slack:             -0.01
No. of Violating Paths:               5
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Levels of Logic:                     11
Critical Path Length:              2.04
Critical Path Slack:              -0.26
Critical Path Clk Period:          2.40
Total Negative Slack:             -4.77
No. of Violating Paths:              24
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                     37
Critical Path Length:              5.30
Critical Path Slack:              -1.70
Critical Path Clk Period:          4.80
Total Negative Slack:            -85.86
No. of Violating Paths:             162
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Levels of Logic:                      3
Critical Path Length:              2.59
Critical Path Slack:              -0.01
Critical Path Clk Period:          4.10
Total Negative Slack:             -0.03
No. of Violating Paths:               7
----------------------------------------

Scenario           'func_best'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Worst Hold Violation:             -0.13
Total Hold Violation:             -6.69
No. of Hold Violations:              64
----------------------------------------

Scenario           'func_best'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Worst Hold Violation:             -0.01
Total Hold Violation:             -0.23
No. of Hold Violations:              32
----------------------------------------

Scenario           'func_best'
Timing Path Group  'PCI_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_best'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_best'
Timing Path Group  'SYS_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_best'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_worst_constrained'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.52
Critical Path Slack:               3.31
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:             -0.14
Total Hold Violation:             -3.43
No. of Hold Violations:              32
----------------------------------------

Scenario           'func_worst_constrained'
Timing Path Group  'PCI_CLK'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              1.96
Critical Path Slack:               0.67
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_worst_constrained'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.38
Critical Path Slack:              -0.16
Critical Path Clk Period:          2.40
Total Negative Slack:             -0.16
No. of Violating Paths:               1
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_worst_constrained'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                      6
Critical Path Length:              4.57
Critical Path Slack:               0.08
Critical Path Clk Period:          4.80
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_worst_constrained'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.37
Critical Path Slack:               0.24
Critical Path Clk Period:          4.10
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_best_constrained'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.10
Critical Path Slack:               5.12
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:             -0.01
Total Hold Violation:             -0.23
No. of Hold Violations:              32
----------------------------------------

Scenario           'func_best_constrained'
Timing Path Group  'PCI_CLK'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              0.19
Critical Path Slack:               3.23
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_best_constrained'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.07
Critical Path Slack:               0.85
Critical Path Clk Period:          2.40
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_best_constrained'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                      5
Critical Path Length:              0.38
Critical Path Slack:               1.93
Critical Path Clk Period:          4.80
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_best_constrained'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.07
Critical Path Slack:               1.61
Critical Path Clk Period:          4.10
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'stuck_at_capture'
Timing Path Group  'PCI_CLK'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              1.78
Critical Path Slack:               0.06
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'stuck_at_capture'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Levels of Logic:                      3
Critical Path Length:              0.61
Critical Path Slack:               0.01
Critical Path Clk Period:          2.40
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'stuck_at_capture'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              0.44
Critical Path Slack:              -0.29
Critical Path Clk Period:          4.10
Total Negative Slack:             -0.61
No. of Violating Paths:               3
Worst Hold Violation:             -0.08
Total Hold Violation:             -0.15
No. of Hold Violations:               2
----------------------------------------

Scenario           'stuck_at_capture'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              1.32
Critical Path Slack:               0.01
Critical Path Clk Period:          4.80
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'stuck_at_capture'
Timing Path Group  'ate_clk'
----------------------------------------
Levels of Logic:                     14
Critical Path Length:              6.34
Critical Path Slack:               2.13
Critical Path Clk Period:         20.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'stuck_at_capture'
Timing Path Group  'group_pclk'
----------------------------------------
Levels of Logic:                      3
Critical Path Length:              3.39
Critical Path Slack:               3.39
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'stuck_at_capture'
Timing Path Group  'group_sdram'
----------------------------------------
Levels of Logic:                      3
Critical Path Length:              3.36
Critical Path Slack:               0.03
Critical Path Clk Period:          4.10
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'stuck_at_capture'
Timing Path Group  'group_sys2x'
----------------------------------------
Levels of Logic:                      3
Critical Path Length:              1.94
Critical Path Slack:               0.18
Critical Path Clk Period:          2.40
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'stuck_at_capture'
Timing Path Group  'group_sys'
----------------------------------------
Levels of Logic:                      3
Critical Path Length:              3.57
Critical Path Slack:               5.30
Critical Path Clk Period:          4.80
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'stuck_at_capture'
Timing Path Group  'INPUTS'
----------------------------------------
Levels of Logic:                      3
Critical Path Length:            160.76
Critical Path Slack:              -0.64
Critical Path Clk Period:         20.00
Total Negative Slack:            -36.19
No. of Violating Paths:              64
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'stuck_at_capture'
Timing Path Group  'OUTPUTS'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.88
Critical Path Slack:              -2.61
Critical Path Clk Period:          4.10
Total Negative Slack:           -207.89
No. of Violating Paths:             112
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'stuck_at_shift'
Timing Path Group  'PCI_CLK'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              0.17
Critical Path Slack:               2.24
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'stuck_at_shift'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Levels of Logic:                      3
Critical Path Length:              0.11
Critical Path Slack:               0.33
Critical Path Clk Period:          2.40
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'stuck_at_shift'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              0.09
Critical Path Slack:               0.01
Critical Path Clk Period:          4.10
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'stuck_at_shift'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              0.11
Critical Path Slack:               0.35
Critical Path Clk Period:          4.80
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'stuck_at_shift'
Timing Path Group  'ate_clk'
----------------------------------------
Levels of Logic:                     17
Critical Path Length:              0.91
Critical Path Slack:               8.89
Critical Path Clk Period:         20.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'stuck_at_shift'
Timing Path Group  'group_pclk'
----------------------------------------
Levels of Logic:                      3
Critical Path Length:              0.31
Critical Path Slack:               7.06
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'stuck_at_shift'
Timing Path Group  'group_sdram'
----------------------------------------
Levels of Logic:                      3
Critical Path Length:              0.31
Critical Path Slack:               3.67
Critical Path Clk Period:          4.10
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'stuck_at_shift'
Timing Path Group  'group_sys2x'
----------------------------------------
Levels of Logic:                      3
Critical Path Length:              0.23
Critical Path Slack:               2.08
Critical Path Clk Period:          2.40
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'stuck_at_shift'
Timing Path Group  'group_sys'
----------------------------------------
Levels of Logic:                      3
Critical Path Length:              0.33
Critical Path Slack:               9.15
Critical Path Clk Period:          4.80
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'stuck_at_shift'
Timing Path Group  'INPUTS'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:            570.53
Critical Path Slack:              -0.94
Critical Path Clk Period:         20.00
Total Negative Slack:            -59.55
No. of Violating Paths:              64
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'stuck_at_shift'
Timing Path Group  'OUTPUTS'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.14
Critical Path Slack:              -0.96
Critical Path Clk Period:          4.10
Total Negative Slack:            -74.49
No. of Violating Paths:              80
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              4.69
Critical Path Slack:               9.68
Critical Path Clk Period:         30.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.52
Critical Path Slack:               3.31
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'PCI_CLK'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              1.96
Critical Path Slack:               0.67
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.38
Critical Path Slack:              -0.16
Critical Path Clk Period:          2.40
Total Negative Slack:             -0.16
No. of Violating Paths:               1
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                      6
Critical Path Length:              4.57
Critical Path Slack:               0.08
Critical Path Clk Period:          4.80
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:              0.37
Critical Path Slack:               0.24
Critical Path Clk Period:          4.10
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'ate_clk'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              2.33
Critical Path Slack:              11.64
Critical Path Clk Period:         30.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_best'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Worst Hold Violation:             -0.01
Total Hold Violation:             -0.23
No. of Hold Violations:              32
----------------------------------------

Scenario           'test_best'
Timing Path Group  'PCI_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'test_best'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'test_best'
Timing Path Group  'SYS_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'test_best'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'test_best'
Timing Path Group  'ate_clk'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:             63
Hierarchical Port Count:           3422
Leaf Cell Count:                  48446
Buf/Inv Cell Count:                9133
Buf Cell Count:                    3112
Inv Cell Count:                    6021
CT Buf/Inv Cell Count:                0
Combinational Cell Count:         43245
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    96
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:             5201
   Integrated Clock-Gating Cell Count:                     30
   Sequential Macro Cell Count:                            40
   Single-bit Sequential Cell Count:                       5131
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                         40
----------------------------------------


Area
----------------------------------------
Combinational Area:           111990.33
Noncombinational Area:         47019.18
Buf/Inv Area:                  20305.60
Total Buffer Area:             10151.27
Total Inverter Area:           10154.32
Macro/Black Box Area:         231744.78
Net Area:                             0
Net XLength:                  718869.32
Net YLength:                  731465.42
----------------------------------------
Cell Area (netlist):                         390754.30
Cell Area (netlist and physical only):       792371.96
Net Length:                  1450334.74


Design Rules
----------------------------------------
Total Number of Nets:             51433
Nets with Violations:               142
Max Trans Violations:                35
Max Cap Violations:                 137
----------------------------------------

1
