Search.setIndex({docnames:["auto_basic/display_hierarchical_netlist","auto_basic/display_info","auto_basic/group_ungroup_cells","auto_basic/index","auto_basic/merge_instance","auto_basic/merge_multiple_instances","auto_basic/partitioning_experiments","auto_basic/sg_execution_times","auto_basic/wire_feedthrough","auto_openfpga/basic/01_fpga_arch_parse","auto_openfpga/basic/02_fpga_basic_elements","auto_openfpga/basic/03_initial_placement","auto_openfpga/basic/04_fpga_grid_generation","auto_openfpga/basic/rename_modules","auto_openfpga/basic/sg_execution_times","auto_openfpga/clock_tree/01_connection_patterns","auto_openfpga/clock_tree/02_create_htree","auto_openfpga/clock_tree/03_create_htree","auto_openfpga/clock_tree/04_create_clock_tree","auto_openfpga/clock_tree/05_clock_tree_insertion","auto_openfpga/clock_tree/06_reset_feedthrough","auto_openfpga/clock_tree/sg_execution_times","auto_openfpga/index","auto_openfpga/partition/01_netlist_to_graph","auto_openfpga/partition/02_switch_partition_01","auto_openfpga/partition/03_switch_partition_02","auto_openfpga/partition/04_switch_partition_03","auto_openfpga/partition/05_module_partition","auto_openfpga/partition/06_tile_creation","auto_openfpga/partition/sg_execution_times","auto_openfpga/rendering/01_floorplan_rendering","auto_openfpga/rendering/02_render_routing_box","auto_openfpga/rendering/03_render_edge_routing_box","auto_openfpga/rendering/sg_execution_times","auto_sample_verilog/basic_hierarchy","auto_sample_verilog/grid_example","auto_sample_verilog/index","auto_sample_verilog/nested_hierarchy","auto_sample_verilog/square_grid","example","index","introduction/install","introduction/tutorial","reference/classes/bundle","reference/classes/cable","reference/classes/definition","reference/classes/element","reference/classes/index","reference/classes/innerpin","reference/classes/library","reference/classes/outerpin","reference/classes/pin","reference/index","reference/openfpga/Tile01/bottom-left-tile","reference/openfpga/Tile01/bottom-right-tile","reference/openfpga/Tile01/bottom-tile","reference/openfpga/Tile01/left-tile","reference/openfpga/Tile01/right-tile","reference/openfpga/Tile01/tile","reference/openfpga/Tile01/top-left-tile","reference/openfpga/Tile01/top-right-tile","reference/openfpga/Tile01/top-tile","reference/openfpga/base","reference/openfpga/index","reference/openfpga/routing_render","reference/openfpga/tile01","reference/utility/generated/spydrnet_physical.util.ConnectPoint","reference/utility/generated/spydrnet_physical.util.ConnectPointList","reference/utility/generated/spydrnet_physical.util.ConnectionPattern","reference/utility/generated/spydrnet_physical.util.get_attr","reference/utility/generated/spydrnet_physical.util.get_names","reference/utility/index","tests/index"],envversion:{"sphinx.domains.c":2,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":4,"sphinx.domains.index":1,"sphinx.domains.javascript":2,"sphinx.domains.math":2,"sphinx.domains.python":3,"sphinx.domains.rst":2,"sphinx.domains.std":2,"sphinx.ext.intersphinx":1,"sphinx.ext.todo":2,"sphinx.ext.viewcode":1,sphinx:56},filenames:["auto_basic/display_hierarchical_netlist.rst","auto_basic/display_info.rst","auto_basic/group_ungroup_cells.rst","auto_basic/index.rst","auto_basic/merge_instance.rst","auto_basic/merge_multiple_instances.rst","auto_basic/partitioning_experiments.rst","auto_basic/sg_execution_times.rst","auto_basic/wire_feedthrough.rst","auto_openfpga/basic/01_fpga_arch_parse.rst","auto_openfpga/basic/02_fpga_basic_elements.rst","auto_openfpga/basic/03_initial_placement.rst","auto_openfpga/basic/04_fpga_grid_generation.rst","auto_openfpga/basic/rename_modules.rst","auto_openfpga/basic/sg_execution_times.rst","auto_openfpga/clock_tree/01_connection_patterns.rst","auto_openfpga/clock_tree/02_create_htree.rst","auto_openfpga/clock_tree/03_create_htree.rst","auto_openfpga/clock_tree/04_create_clock_tree.rst","auto_openfpga/clock_tree/05_clock_tree_insertion.rst","auto_openfpga/clock_tree/06_reset_feedthrough.rst","auto_openfpga/clock_tree/sg_execution_times.rst","auto_openfpga/index.rst","auto_openfpga/partition/01_netlist_to_graph.rst","auto_openfpga/partition/02_switch_partition_01.rst","auto_openfpga/partition/03_switch_partition_02.rst","auto_openfpga/partition/04_switch_partition_03.rst","auto_openfpga/partition/05_module_partition.rst","auto_openfpga/partition/06_tile_creation.rst","auto_openfpga/partition/sg_execution_times.rst","auto_openfpga/rendering/01_floorplan_rendering.rst","auto_openfpga/rendering/02_render_routing_box.rst","auto_openfpga/rendering/03_render_edge_routing_box.rst","auto_openfpga/rendering/sg_execution_times.rst","auto_sample_verilog/basic_hierarchy.rst","auto_sample_verilog/grid_example.rst","auto_sample_verilog/index.rst","auto_sample_verilog/nested_hierarchy.rst","auto_sample_verilog/square_grid.rst","example.rst","index.rst","introduction/install.rst","introduction/tutorial.rst","reference/classes/bundle.rst","reference/classes/cable.rst","reference/classes/definition.rst","reference/classes/element.rst","reference/classes/index.rst","reference/classes/innerpin.rst","reference/classes/library.rst","reference/classes/outerpin.rst","reference/classes/pin.rst","reference/index.rst","reference/openfpga/Tile01/bottom-left-tile.rst","reference/openfpga/Tile01/bottom-right-tile.rst","reference/openfpga/Tile01/bottom-tile.rst","reference/openfpga/Tile01/left-tile.rst","reference/openfpga/Tile01/right-tile.rst","reference/openfpga/Tile01/tile.rst","reference/openfpga/Tile01/top-left-tile.rst","reference/openfpga/Tile01/top-right-tile.rst","reference/openfpga/Tile01/top-tile.rst","reference/openfpga/base.rst","reference/openfpga/index.rst","reference/openfpga/routing_render.rst","reference/openfpga/tile01.rst","reference/utility/generated/spydrnet_physical.util.ConnectPoint.rst","reference/utility/generated/spydrnet_physical.util.ConnectPointList.rst","reference/utility/generated/spydrnet_physical.util.ConnectionPattern.rst","reference/utility/generated/spydrnet_physical.util.get_attr.rst","reference/utility/generated/spydrnet_physical.util.get_names.rst","reference/utility/index.rst","tests/index.rst"],objects:{"spydrnet_physical.ir.bundle":{Bundle:[43,0,1,""]},"spydrnet_physical.ir.bundle.Bundle":{get_index:[43,1,1,""],get_verilog_index:[43,1,1,""],size:[43,2,1,""]},"spydrnet_physical.ir.cable":{Cable:[44,0,1,""]},"spydrnet_physical.ir.cable.Cable":{assign_cable:[44,1,1,""],check_concat:[44,1,1,""],connect_instance_port:[44,1,1,""],connect_port:[44,1,1,""],is_port_cable:[44,2,1,""],size:[44,2,1,""]},"spydrnet_physical.ir.definition":{Definition:[45,0,1,""]},"spydrnet_physical.ir.definition.Definition":{OptPins:[45,1,1,""],OptWires:[45,1,1,""],combine_cables:[45,1,1,""],combine_ports:[45,1,1,""],create_feedthrough:[45,1,1,""],create_feedthrough_multiple:[45,1,1,""],create_feedthroughs_ports:[45,1,1,""],create_ft_multiple:[45,1,1,""],create_ft_ports:[45,1,1,""],duplicate_port:[45,1,1,""],flatten_instance:[45,1,1,""],get_connectivity_network:[45,1,1,""],merge_instance:[45,1,1,""],merge_multiple_instance:[45,1,1,""],remove_port:[45,1,1,""]},"spydrnet_physical.ir.element":{Element:[46,0,1,""]},"spydrnet_physical.ir.element.Element":{get_index:[46,2,1,""],get_verilog_index:[46,2,1,""]},"spydrnet_physical.ir.innerpin":{InnerPin:[48,0,1,""]},"spydrnet_physical.ir.innerpin.InnerPin":{index:[48,1,1,""]},"spydrnet_physical.ir.library":{Library:[49,0,1,""]},"spydrnet_physical.ir.library.Library":{create_top_wrapper:[49,1,1,""]},"spydrnet_physical.ir.outerpin":{OuterPin:[50,0,1,""]},"spydrnet_physical.ir.outerpin.OuterPin":{get_index:[50,2,1,""],port:[50,2,1,""]},"spydrnet_physical.ir.pin":{Pin:[51,0,1,""]},"spydrnet_physical.ir.pin.Pin":{is_connected:[51,2,1,""]},"spydrnet_physical.util":{ConnectPoint:[66,0,1,""],ConnectPointList:[67,0,1,""],ConnectionPattern:[68,0,1,""],OpenFPGA:[62,0,1,""],RoutingRender:[64,0,1,""],Tile01:[65,0,1,""],cb_renderer:[64,0,1,""],get_attr:[69,4,1,""],get_names:[70,4,1,""],sb_renderer:[64,0,1,""]},"spydrnet_physical.util.ConnectPoint":{__init__:[66,1,1,""]},"spydrnet_physical.util.ConnectPointList":{__init__:[67,1,1,""]},"spydrnet_physical.util.ConnectionPattern":{__init__:[68,1,1,""]},"spydrnet_physical.util.OpenFPGA":{add_configuration_scheme:[62,1,1,""],create_cb_bus:[62,1,1,""],create_grid_clb_bus:[62,1,1,""],create_grid_clb_feedthroughs:[62,1,1,""],create_grid_io_bus:[62,1,1,""],create_placement:[62,1,1,""],create_sb_bus:[62,1,1,""],create_tiles:[62,1,1,""],design_top_stat:[62,1,1,""],library:[62,2,1,""],merge_all_grid_ios:[62,1,1,""],netlist:[62,2,1,""],place_pins:[62,1,1,""],register_config_generator:[62,1,1,""],register_placement_creator:[62,1,1,""],register_tile_generator:[62,1,1,""],remove_config_chain:[62,1,1,""],remove_undriven_nets:[62,1,1,""],render_floorplan:[62,1,1,""],save_netlist:[62,1,1,""],top_module:[62,2,1,""]},"spydrnet_physical.util.RoutingRender":{__init__:[64,1,1,""],add_partitions:[64,1,1,""],extract_info:[64,1,1,""],get_stats:[64,1,1,""],render_connection_box:[64,1,1,""],render_switch_pattern:[64,1,1,""],report_incoming_channels:[64,1,1,""],report_outgoing_channels:[64,1,1,""],save:[64,1,1,""],update_dimensions:[64,1,1,""]},"spydrnet_physical.util.RoutingRender.self":{name:[64,3,1,""],root:[64,3,1,""],scale:[64,3,1,""],spacing:[64,3,1,""]},"spydrnet_physical.util.Tile01":{_bottom_left_tile:[65,1,1,""],_bottom_right_tile:[65,1,1,""],_bottom_tile:[65,1,1,""],_left_tile:[65,1,1,""],_main_tile:[65,1,1,""],_right_tile:[65,1,1,""],_top_left_tile:[65,1,1,""],_top_right_tile:[65,1,1,""],_top_tile:[65,1,1,""],create_tiles:[65,1,1,""],merge_and_update:[65,1,1,""]},"spydrnet_physical.util.cb_renderer":{extract_info:[64,1,1,""],report_ipins:[64,1,1,""]},"spydrnet_physical.util.sb_renderer":{extract_info:[64,1,1,""],report_connectivity:[64,1,1,""]}},objnames:{"0":["py","class","Python class"],"1":["py","method","Python method"],"2":["py","property","Python property"],"3":["py","attribute","Python attribute"],"4":["py","function","Python function"]},objtypes:{"0":"py:class","1":"py:method","2":"py:property","3":"py:attribute","4":"py:function"},terms:{"0":[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,23,24,25,26,27,28,29,30,31,32,33,34,35,38,45],"00":[7,14,21,29,33],"000":[5,7],"001":[4,7,13,14],"002":[9,14],"003":[12,14,24,29],"009":[16,21],"01":[21,22,29,63],"010":[2,7],"013":[30,33],"014":[7,8],"015":[0,7],"01_connection_pattern":[15,21],"01_floorplan_rend":[30,33],"01_fpga_arch_pars":[9,14],"01_netlist_to_graph":[23,29],"02":[14,21,22,29],"023":[1,7],"02_create_htre":[16,21],"02_fpga_basic_el":[10,14],"02_render_routing_box":[31,33],"02_switch_partition_01":[24,29],"03":29,"034":[15,21,32,33],"037":14,"03_create_htre":[17,21],"03_initial_plac":[11,14],"03_render_edge_routing_box":[32,33],"03_switch_partition_02":[25,29],"04":29,"044":[18,21],"04_create_clock_tre":[18,21],"04_fpga_grid_gener":[12,14],"04_switch_partition_03":[26,29],"05":14,"05_clock_tree_insert":[19,21],"05_module_partit":[27,29],"06":21,"060":[23,29],"062":[6,7],"06_reset_feedthrough":[20,21],"06_tile_cr":[28,29],"1":[1,6,9,10,11,15,16,17,18,19,20,23,24,25,26,27,28,31,32,34,35,38,49,64],"10":[6,18,23,25,26,27,30,31],"100":[6,18,25,26,27],"10000":27,"103":[31,33],"105":[28,29],"1096":11,"11":[6,17,25,26,27,31],"12":[11,27,28,31],"124":28,"125":[7,18],"1296":11,"13":[17,27,31],"14":[6,27,31],"1496":11,"15":[20,23,25,26,27,31],"150":[18,24,30,31,32,33],"16":[11,27,28,31],"162":26,"1696":11,"17":[27,29,31],"18":[6,27,31],"19":[17,27,31],"2":[1,6,10,11,15,16,17,19,20,23,24,25,26,27,31,32,35,38,64],"20":[6,18,25,27,28,30,31],"200":[11,18,24,31,32],"21":31,"22":[27,31],"23":[28,31],"24":31,"25":[25,31],"250":[18,30],"26":31,"27":31,"28":31,"29":31,"296":11,"2d":[12,20],"2x2":19,"3":[1,6,11,15,17,18,19,20,23,25,26,27,28,31,32,35,38],"30":[18,25,30,31],"300":18,"31":31,"32":31,"33":31,"34":31,"35":[18,25,31],"36":31,"37":31,"38":31,"39":[27,31],"4":[1,6,10,11,15,16,17,18,19,20,23,24,25,27,28,30,31,32],"40":[18,30,64],"400":18,"41":27,"422":[10,14],"496":11,"4x4":[9,10,20,21,22],"5":[6,15,18,19,23,24,25,27,31,32],"50":[6,24,30,31,32],"500":18,"598":[17,21],"6":[6,9,20,23,25,26,27,31,32],"610":[11,14],"63":27,"644":[20,21],"647":[19,21],"696":11,"7":[16,23,27,31,32],"700":18,"71":27,"72":27,"74":27,"8":[17,18,20,23,25,27,31,32],"81":11,"836":[26,29],"896":11,"9":[6,11,19,20,23,25,26,27,28,31,32],"90":15,"904":29,"919":[27,29],"96":11,"97":28,"976":21,"982":[25,29],"99":27,"999":[26,27],"9x9":[19,20],"boolean":24,"case":[23,24],"class":[2,8,9,10,11,12,18,24,26,27,31,40,42,43,44,45,46,48,49,50,51,62,63,64,65,66,67,68],"default":[11,15,16,23,43,44,45,46,48,49,50,51],"do":[45,50],"export":41,"final":30,"float":[45,62],"function":[3,7,19,20,22,26,27,40,41,45,49,52,62,63,64],"import":[0,1,2,4,5,6,8,9,10,11,12,13,15,16,17,18,19,20,23,24,25,26,27,28,30,31,32,40,41,47],"int":[16,17,19,20,24,25,27,43,44,68],"new":[45,49,64],"return":[17,18,19,20,24,25,26,27,31,43,44,45,46,48,49,50,62,69,70],"short":45,"switch":[22,24,27,33,58,64,65],"true":[0,1,2,6,8,10,11,15,16,17,18,19,20,23,24,25,26,27,28,30,32,44,45,62],"try":[1,19],"while":[41,44,45],A:22,And:27,As:50,By:[15,16,23],For:[1,41],IN:[1,45],If:[45,47],In:[19,23,24,40],It:[25,40,45,58],On:30,The:[25,30,40,45,47,65],To:[25,41,42,58],_0:[26,27],_0__:11,_1:[26,27,28,49],_1__1:27,_:[10,17,19,20,25,26,27,28,31,32,38,45,62],__:[19,20,31,32],_____:31,________________________________________:31,_____________________________________l__:31,_____________________________________t__:31,____________________________________b___:31,____________________________________r___:31,___________________________________l____:31,___________________________________t____:31,__________________________________b_____:31,__________________________________r_____:31,_________________________________l______:31,_________________________________t______:31,________________________________b_______:31,________________________________r_______:31,_____________________________l__________:31,_____________________________t__________:31,____________________________b___________:31,____________________________r___________:31,___________________________l____________:31,___________________________t____________:31,__________________________b_____________:31,__________________________r_____________:31,_________________________l______________:31,_________________________t______________:31,________________________b_______________:31,________________________r_______________:31,_____________________l__________________:31,_____________________t__________________:31,____________________b___________________:31,____________________r___________________:31,___________________l____________________:31,___________________t____________________:31,__________________b_____________________:31,__________________r_____________________:31,_________________l______________________:31,_________________t______________________:31,________________b_______________________:31,________________r_______________________:31,_____________l__________________________:31,_____________t__________________________:31,____________b___________________________:31,____________r___________________________:31,___________l____________________________:31,___________l_____________l___________l__:31,___________t____________________________:31,___________t_____________t___________t__:31,__________b_____________________________:31,__________b_____________b___________b___:31,__________r_____________________________:31,__________r_____________r___________r___:31,_________l______________________________:31,_________l___________l_____________l____:31,_________t______________________________:31,_________t___________t_____________t____:31,_________tb__________t__b______t___tb_b_:31,________b_______________________________:31,________b___________b_____________b_____:31,________b__t________b____t____b___b__t_t:31,________r_______________________________:31,________r___________r_____________r_____:31,________rl__________rl________rl__rl____:31,_____l__________________________________:31,_____l_____________l_____________l______:31,_____l____r________l___lr________l__r_r_:31,_____t__________________________________:31,_____t_____________t_____________t______:31,____b___________________________________:31,____b_____________b_____________b_______:31,____bt____________bt__bt________bt______:31,____r___________________________________:31,____r_____________r_____________r_______:31,____r______l______r___r__l______r____l_l:31,____rl____________rl__rl________rl______:31,____x:31,___l____________________________________:31,___l_____________l___________l__________:31,___l____r______l_l__r________lr___r_____:31,___t____________________________________:31,___t_____________t___________t__________:31,___t____b______t_t__b________tb___b_____:31,___x_:31,__b_____________________________________:31,__b_____________b___________b___________:31,__b______t____b_b____t______b__t___t____:31,__bt__________btbt__________bt__________:31,__init__:[64,66,67,68],__main__:[10,11,12,24,25,26,27,28,31,32],__module_experiments_cbx_1__1_:27,__module_experiments_cby_1__1_:27,__module_experiments_sb_1__1_:27,__name__:[10,11,12,24,25,26,27,28,31,32],__partition_experiments_01:6,__partition_experiments_02:25,__partition_experiments_cbx_1__1_:26,__partition_experiments_cby_1__1_:26,__pin_i_0_:62,__pin_i_:62,__pin_inpad_0_:62,__pin_o_0_:62,__pin_o_:62,__pin_outpad_0_:62,__pin_outpad_:62,__r_____________________________________:31,__r_____________r___________r___________:31,__r______l____r_r____l______r__l___l____:31,__w:27,__x__:31,_annotate_netlist:30,_basic_hierarchy_floorplan:30,_bottom_left_til:65,_bottom_right_til:65,_bottom_til:65,_cbx_1__1_0:24,_cbx_1__1_1:24,_cbx_1__1_2:25,_cbx_1__1_3:25,_cbx_1__1_:31,_cbx_1__1_arrang:31,_cbx_1__1_extend:25,_cbx_1__2_0:24,_cbx_1__2_1:24,_cbx_1__2_2:25,_cbx_1__2_:31,_ccdff_:25,_clock_tree_connect:19,_clock_tree_connections_l0:19,_clock_tree_connections_l1:19,_clock_tree_floorplan:18,_dup:45,_external_metis_run:6,_feedthrough_design:18,_fishbone_pattern:15,_fishbone_pattern_0:18,_fishbone_pattern_90:15,_fishbone_pattern_margin:15,_fishbone_pattern_merg:15,_fishbone_pattern_sampl:15,_fishbone_pattern_scaling1:15,_fishbone_pattern_scaling2:15,_fpga_initial_plac:11,_fpga_top:[19,20],_fpga_top_initi:[19,20],_ft_:45,_graph:[25,27],_graph_pr:27,_grid:[26,27],_htree_pattern:16,_hybrid_connectivity_pattern:17,_hybrid_connectivity_pattern_graph:17,_i_1:1,_in:[26,27,45,64],_in_:27,_includ:10,_initial_design:[0,2,8],_input_port:27,_inst:1,_ipin_:[25,26,27,28],_l______________________________________:31,_l___________l_____________l____________:31,_l_____l__r__l__________r__l________r_r_:31,_left_til:65,_lr____l_____lr_r__________lr___________:31,_main_til:65,_module_experiments_:27,_module_experiments_cbx_1__1_:27,_module_experiments_cby_1__1_:27,_module_experiments_sb_1__1_:27,_nx_graph:[23,26,27],_nx_graph_pr:26,_nx_graph_split:23,_offset:30,_out:[26,27,45],_out_:27,_output:27,_output_bu:8,_output_tile02:28,_output_wir:8,_part_:[27,28],_partition_experiments_01:6,_partition_experiments_02:25,_partition_experiments_:26,_partition_experiments_cbx_1__1_:26,_partition_experiments_cby_1__1_:26,_pin_i:[25,26,27],_pin_o:27,_pymetis_run:6,_releas:12,_reset_connect:20,_right_til:65,_side:30,_square_grid_design:18,_static:26,_t______________________________________:31,_t___________t_____________t____________:31,_t_____t__b__t__________b__t________b_b_:31,_t__b__t_____t____b___b____t____b_______:31,_task:[10,19,20,25,26,27],_temp:26,_tmp:10,_top_left_til:65,_top_right_til:65,_top_til:65,_track_:[27,28],_ungrouped_design:2,_verilog:[10,11,19,20,24,25,26,27,28,31],_wrapper:49,_x___:31,about:45,absorb:45,across:[22,29,58],ad:[27,45],add:[6,24,26,27,40,41,47,62],add_configuration_schem:62,add_connect:17,add_connect_point:19,add_edg:6,add_nod:[6,25,26,27],add_partit:64,add_subgraph:[6,25,26,27],adjac:25,adjnci:6,affili:1,after:[28,42,62,65],aim:6,alia:45,all:[1,3,22,25,26,27,45,64,65],allow:[40,42,65],also:[1,10],altern:[41,49],alwai:64,an:[1,40,47],analyz:[40,47],anchor:15,ani:[17,40,44,45,51],annot:[17,26,27,30],annotate_graph:[26,27],anyth:45,api:40,append:[10,19,20,24,25,26,27,28,40],aquamarin:27,ar:[6,25,27,40,45,47,62,64,66],arbitrari:[17,31],arch:9,arch_fil:12,architectur:[14,22],arg:[45,62],arrai:[24,25],arrang:31,assig:25,assign:[23,25,26,27,44,45,62],assign_c:44,associ:50,attr:69,attribut:[66,67,68,69],auto_bas:[7,26],auto_basic_jupyt:3,auto_basic_python:3,auto_openfpga_bas:14,auto_openfpga_clock_tre:21,auto_openfpga_jupyt:22,auto_openfpga_partit:29,auto_openfpga_python:22,auto_openfpga_rend:33,azur:27,b:[24,25,27,64],b_1__1:28,b_______________________________________:31,b___________b_____________b_____________:31,b_____b____tb____________tb__________t_t:31,b____tb_____b______t___t__b______t______:31,base:[11,23,24,25,40,42,43,44,45,46,48,49,50,51,64,65,68],base_dir:28,basenam:[24,31,32],basic:[14,15,16,33,39,63],basic_hierarchi:[0,8,23,30,36],becaus:[1,24],beetween:[24,25,44,45,64],befor:[11,25,28,62],beig:27,belong:44,below:65,between:1,bgcolor:25,bias:65,bisqu:27,black:66,bleed:41,block:[45,62,63],bool:[31,44,45,64],both:24,bottom:[18,20,24,25,26,27,30,31,32,62,64,65],bottom_11:32,bottom_13:32,bottom_15:32,bottom_17:32,bottom_19:32,bottom_1:32,bottom_21:32,bottom_23:32,bottom_25:32,bottom_27:32,bottom_29:32,bottom_31:32,bottom_33:32,bottom_35:32,bottom_37:32,bottom_39:32,bottom_3:32,bottom_5:32,bottom_7:32,bottom_9:32,bottom_chan:24,bottom_grid:[25,26],bottom_grid_:25,bottom_grid_top_width_0_height_0_subtile_:62,bottom_ipin_0:25,bottom_ipin_1:25,bottom_ipin_2:25,bottom_ipin_3:25,bottom_ipin_4:25,bottom_ipin_5:25,bottom_ipin_6:25,bottom_ipin_7:25,bottom_ipin_8:25,bottom_ipin_9:25,bottom_left_grid_right_width_0_height_0_subtile_:62,bottom_pin_i:25,bottom_right_grid_left_width_0_height_0_subtile_:62,bottom_width_0_height_0_subtile_:62,box:[22,27,29,33,58,62,64,65],brief:42,browser:41,bu:[10,11,19,20,23,28,45,62],bufg:1,bundl:47,bus_in:[8,23,30,34],bus_in_0:23,bus_in_1:23,bus_out:[23,30,34],bus_out_0:23,bus_out_1:23,buse:[63,65],byt:20,byu:1,byuccl:42,c6ecba:25,c:[1,41],cabl:[8,10,19,20,28,45,47,48,69,70],cable0:8,cable_list:[10,19,20,28],cable_nam:45,calcul:24,call:[6,47],callabl:[45,49],can:[1,11,15,16,24,25,31,32,41,45,47,64],cannot:50,cb:[22,28,29,31,32,62],cb_list:62,cb_modul:[25,26],cb_render:32,cb_vweight:26,cbx11:10,cbx:[19,20,24,62,65],cbx_1__0_:[11,20,28,32],cbx_1__1_:[10,11,20,25,26,28,32],cbx_1__1__0:27,cbx_1__1__1:27,cbx_1__2_:20,cbx_1__3_:20,cbx_1__4_:[11,20,28,32],cbx_2__0_:20,cbx_2__1_:20,cbx_2__2_:20,cbx_2__3_:20,cbx_2__4_:20,cbx_3__0_:20,cbx_3__1_:20,cbx_3__2_:20,cbx_3__3_:20,cbx_3__4_:20,cbx_4__0_:20,cbx_4__1_:20,cbx_4__2_:20,cbx_4__3_:20,cbx_4__4_:20,cbx_:32,cbx_membership:[26,27],cby:[19,20,24,65],cby_0__1_:[11,20,28,32],cby_0__2_:[11,20],cby_0__3_:[11,20],cby_0__4_:[11,20],cby_1__1_:[11,20,26,28,32],cby_1__2_:20,cby_1__3_:20,cby_1__4_:20,cby_2__1_:20,cby_2__2_:20,cby_2__3_:20,cby_2__4_:20,cby_3__1_:20,cby_3__2_:20,cby_3__3_:20,cby_3__4_:20,cby_4__1_:[11,20,28,32],cby_4__2_:20,cby_4__3_:20,cby_4__4_:20,cby_:32,ccdff:[25,26,27],ccff_:62,ccff_head:25,ccff_tail:[25,27],ccl:1,ce:1,cell:[3,7,45],celldefin:37,central:58,cfg_done:[25,26,27],chain:[10,19,20,25,28,62],chan:[26,27],chan_in_port:[26,27],chan_map:31,chan_out:64,chang:45,chani:[27,31,64],channel:[24,26,27,31],channel_crossov:64,channel_map:[27,31,64],chanx:[25,27,31,64],chanx_:64,chanx_l:[31,64],chanx_l_driv:64,chanx_l_ft:64,chanx_l_len:64,chanx_l_out_map:64,chanx_left:[25,26,32],chanx_left_in:25,chanx_left_out:25,chanx_port:25,chanx_r:[31,64],chanx_r_len:64,chanx_right:[25,26,32],chanx_right_in:25,chanx_right_out:25,chany_:64,chany_b:31,chany_bottom:[26,32],chany_t:31,chany_top:[26,32],characterist:40,check:[20,41,44,51],check_all_scalar_connect:[10,19,20,28],check_concat:44,checked_previous_inst:1,child:1,children:1,circl:25,circuit:[6,47],cl:62,clb:[9,12,62,65],clean_and_annotate_cb_graph:27,clean_and_annotate_sb_graph:27,clean_cb_graph:26,cleanup:19,click:[0,1,2,4,5,6,8,9,10,11,12,13,15,16,17,18,19,20,23,24,25,26,27,28,30,31,32],clk:[1,18,38],clk_bottom_in:18,clk_cabl:18,clk_clk_ft_assign:18,clk_ft:18,clk_ibuf_bufg_inst:1,clk_ibuf_inst:1,clk_l0:19,clk_l0_cabl:19,clk_l1:19,clk_l1_cabl:19,clk_left_in:18,clk_left_out:18,clk_right_in:18,clk_right_out:18,clk_top_out:18,clock:[19,21,39],clockwis:[30,62],clr:1,cluster:[6,25,26,27],code:[0,1,2,3,4,5,6,8,9,10,11,12,13,15,16,17,18,19,20,22,23,24,25,26,27,28,30,31,32],collect:22,color:[6,17,25,26,27,66],com:41,combin:[19,45,58],combine_c:[10,19,20,28,45],combine_pattern:19,combine_port:[25,45],command:[41,42],complet:[40,42],compon:30,compos:[0,2,8,11,18,19,20,25,26,27,30],concaten:44,concern:42,conenct:64,config_chain_simpl:25,configur:[10,26,27,62],conn:[22,29],conn_box:32,connect:[0,1,2,8,19,20,21,22,23,24,25,33,41,44,45,51,58,62,64,65,66,67,68],connect_instance_port:44,connect_port:44,connection_box:62,connectionpattern:[15,16,17,18,19,20],connectpoint:19,connectpointlist:68,connet:17,consid:[19,20,30,44,45,62],constraint:[45,65],contain:[41,70],continu:17,contracted_nod:[26,27],convert:[6,10,11,19,20,23,25,28,45,62,63,65],convert_node_labels_to_integ:[26,27],copi:50,cordin:[19,20],corner:[58,62,65],correctli:41,corrospond:50,count:[1,11,24,28],cpat:17,crear:45,creat:[1,6,10,15,19,21,22,24,27,28,31,41,44,45,47,49,62,64,65,68,72],create_c:[18,19,20],create_cb_bu:[10,11,19,20,28,62],create_feedthrough:[8,40,45],create_feedthrough_multipl:[40,45],create_feedthroughs_port:45,create_ft_connect:[18,19,20],create_ft_multipl:45,create_ft_port:[18,19,20,45],create_graph:17,create_grid_clb_bu:[10,11,19,20,28,62],create_grid_clb_feedthrough:[10,28,62],create_grid_io_bu:[10,11,19,20,28,62],create_librari:47,create_plac:[11,62],create_sb_bu:[10,11,19,20,28,62],create_til:[28,62,65],create_top_wrapp:49,create_unconn_wir:[2,8,18],creation:[28,62],crop_edg:15,cross:24,csr:[6,25,26,27],cur:24,current:[27,41,45,49],current_inst:1,current_netlist:1,cursor:[16,17,19],cust_proj:10,custom:[45,72],custommodul:[10,19,20,25,26,27],cut:[6,24,25,26,27],d:1,data:[23,26,27,42],dead:24,debug:[24,25,26,27,30,31,32],def:[1,10,11,12,17,18,19,20,24,25,26,27,28,31,32],defin:68,definit:[1,2,8,11,18,28,30,44,47,49,62,69,70],definition_list:[19,20,25,26,27],definition_nam:45,demonst:[10,11,28],demonstr:[4,5,6,9,10,13,15,16,19,22,23,24,25,33],demostr:[0,2,8,17,31,32],depth:1,design:[1,3,5,7,8,11,27,28,40,62,65],design_nam:12,design_top_stat:[11,28,62],desir:[15,16],detail:[41,42,58],dff:25,dfs_preorder_nod:17,diagon:66,dict:45,dict_kei:41,dictionari:62,diff:24,differ:[15,16,19,24,30,42,45,62],difffer:24,digon:62,dimens:[30,64],diment:25,dir:[26,27],direct:[1,30,45,64,72],directli:[41,50],directori:41,disconnect:25,disconnect_pin:25,displai:[3,7],display_hierarchical_netlist:[0,7],display_info:[1,7],document:[42,47],doe:45,dot:[17,25,26,27],down:25,down_port:19,download:[0,1,2,3,4,5,6,8,9,10,11,12,13,15,16,17,18,19,20,22,23,24,25,26,27,28,30,31,32],draw:[6,17,23,25,26,27],driver:[45,64],driver_channels_1:64,driver_channels_2:64,dry_run:45,dryrun:45,dsp:12,dummi:18,dump:[26,27],duplic:45,duplicate_port:45,dure:[19,20,40],dwg:[11,18,30],e:[24,25],each:[1,6,19,23,24,25,45,62,64,66],each_fil:28,eachinst:28,eachv:[10,11,19,20,25,26,27,28],echo:41,edf:47,edg:[6,23,25,26,27,41,45],edge_nam:[23,27],edif:[40,47],either:66,element:[14,22,43,47,50,64],elif:[26,27],els:[6,17,19,25,27,31,45],emb:19,embed:[19,20,21,39],empti:[12,47],enabl:[1,41],enable_file_log:[2,10,11,12,19,20,24,25,26,27,28,30,31,32],enable_ibuf_inst:1,encod:[10,11,19,20,25,26,27,28],end:[20,50],endcelldefin:37,endmodul:[34,35,37,38],engin:27,enumer:[6,25,26,27,28,31,32],enumerate_grid:12,equal:[23,24],error:45,essenti:40,evalu:6,even:1,eweight:[6,25,26,27],exampl:[0,1,2,4,5,6,8,9,10,11,12,13,15,16,17,18,19,20,23,24,25,26,27,28,30,31,32,40,47,62,64],example_design:12,exceed:1,execut:[6,7,14,21,29,33,41],exist:[40,45,64],exist_ok:[27,28],expect:[12,27,41,45,63],experiment:[3,7],extend:[15,16,43,44,45,46,48,50,51],extens:40,extern:[6,11,25,26,27,45],extract:[24,64],extract_info:64,f3cfcf:25,f:[6,10,11,17,18,19,20,23,24,25,26,27,28,31,32],f_str:[25,26,27],fabric:[22,29,58],fals:[19,20,23,24,25,44,45,51,62,64],fanout:45,fdce:1,featur:[22,40],feedthough:[8,45],feedthrough:[0,2,3,7,21,22,45,62,64],feedtrhough:64,few:45,figur:47,file:[6,7,9,10,11,14,19,20,21,24,25,26,27,28,29,33,41,47,62,64],file_out:0,filenam:[6,24,25,26,27,30,31,32,62,64],fill:[26,27],filter:[1,10,19,20,26,27,28,45],filter_direct:[32,64],find:24,first:[19,25,30,45,62],fishbon:[15,16],fishbone_pattern:[15,18],fix:[10,11,19,20,25,26,27,28],flag:24,flat:65,flatten:[25,27,28],flatten_inst:[2,25,26,27,28,45],flattern:[25,26,27,28,45],flexibl:40,fllenam:[26,27],floorplan:[11,22,33,64],floorplanviz:[11,18,25,30],fn:[26,27],fnmatch:[25,26,27],follow:[6,18,25,41,45,47,62,66],form:65,format:[24,25,26,27,31,32,40,45,64],found:51,four_bit_count:47,fourbitcount:1,fp:[10,11,18,19,20,25,26,27,28,30],fpga44_gsb:[24,25,31,32],fpga44_task:[9,10],fpga44_verilog:10,fpga:[11,14,20,21,22,25,27,29,62,64,68],fpga_arch:9,fpga_top:[10,11,19,21,22,25,26,27,28,62],fpgagridgen:12,fpv:[10,11,19,20,25,26,27,28],framework:40,fro:45,from:[0,1,2,3,4,5,6,7,9,10,12,13,14,15,16,17,18,19,20,22,23,24,25,26,27,29,30,31,32,41,45,50,62,64],from_i:66,from_n:27,from_x:66,ft:[45,64],fucntion:[44,62],full:[0,1,2,4,5,6,8,9,10,11,12,13,15,16,17,18,19,20,23,24,25,26,27,28,30,31,32],g:25,galleri:[0,1,2,3,4,5,6,8,9,10,11,12,13,15,16,17,18,19,20,22,23,24,25,26,27,28,30,31,32],ganeshgor:41,gener:[0,1,2,3,4,5,6,8,9,10,11,13,14,16,17,18,19,20,21,22,23,24,25,26,27,28,30,31,32,62,63,64,65],generate_edgelist:[23,26,27],genrat:[3,7,15,16],get:[25,26,27,42,62],get_active_plugin:41,get_bia:24,get_cabl:[8,18,20,25],get_cable_nam:45,get_connectivity_network:[23,25,26,27,45],get_definit:[1,10,18,25,26,27,28,30],get_edge_list:6,get_fishbon:[15,18,20],get_floorplan:[11,18,25,30],get_htre:[16,17,19],get_index:[43,46,50],get_inst:[1,2,8,10,18,19,20,25,26,27,28,30],get_label:25,get_layout:9,get_leaf_sum:17,get_librari:1,get_nam:[25,27,28],get_nod:[6,25,26,27],get_node_attribut:[6,25,26,27],get_pin:1,get_pin_nam:45,get_port:[18,25,26,27,30],get_port_nam:45,get_stat:[31,64],get_svg:[11,18,30],get_top_instance_nam:[18,19,20],get_verilog_index:[43,46],get_weight:[6,45],getlogg:[2,10,11,12,19,20,24,25,26,27,28,30,31,32],git:41,github:[1,41],given:[0,2,8,27,44,45,64,65],glob:[10,11,19,20,24,25,26,27,28,31,32],global:[15,16,25,27,41],go:62,gpio:63,gpmeti:[6,25,26,27],graph:[6,17,22,25,26,27,29,40,45],graph_dot2:6,graph_dot:[6,23,26,27],green:[6,15,25,26,27],grei:19,grid:[10,11,14,19,20,22,26,27,28,62,64,65,66,68],grid_bottom_in:62,grid_bottom_out:62,grid_clb:[10,11,19,20,28,58,62],grid_clb_1__1_:20,grid_clb_1__2_:20,grid_clb_1__3_:20,grid_clb_1__4_:20,grid_clb_2__1_:20,grid_clb_2__2_:20,grid_clb_2__3_:20,grid_clb_2__4_:20,grid_clb_3__1_:20,grid_clb_3__2_:20,grid_clb_3__3_:20,grid_clb_3__4_:20,grid_clb_4__1_:20,grid_clb_4__2_:20,grid_clb_4__3_:20,grid_clb_4__4_:20,grid_exampl:36,grid_io:[10,19,20,28,62],grid_io_bottom:28,grid_io_left:28,grid_io_list:62,grid_io_right:28,grid_io_top:28,grid_left_in:62,grid_left_out:62,grid_right_in:62,grid_right_out:62,grid_top_in:62,grid_top_out:62,group:[3,7,27,45,62],group_ungroup_cel:[2,7],gsb:[24,32,64],gsb_xml:64,h:[21,22],h_chan:27,have:[41,45,50],hdi_primit:1,height:[11,16,17,18,19,30,65],help:45,here:[0,1,2,4,5,6,8,9,10,11,12,13,15,16,17,18,19,20,23,24,25,26,27,28,30,31,32,47],hi:1,hierarch:[3,7],hierarchi:1,higher:[26,27,45],hmeti:6,home:41,homogen:[10,14,22],homogeneous_fabr:[9,10,11,19,20,24,25,26,27,28,31,32],horizont:[24,25,27,31,32,62,64,66],how:[0,2,4,5,6,8,10,11,13,15,16,17,19,22,23,24,25,27,28,31,32,33],html:[0,40],htmlcompos:0,htree:[15,16,19],htree_pattern:16,http:41,hyb_pat:17,hybrid:[21,22],i0:1,i1:1,i2:1,i3:1,i4:1,i:[1,10,19,20,24,25,26,27,28],ibuf:1,illustr:64,imag:1,implement:19,in0:[18,23,30,34,35,37,38],in0_0:23,in1:[23,30,34,35,37],in1_0:23,in_0:18,in_1:18,in_2:18,in_3:18,in_coming_pin:1,in_edg:[26,27],in_indx:27,in_pin:[27,32,64],inc_dec:1,inc_dec_ibuf_inst:1,includ:[10,25,40],incom:[31,64],indent:[1,11,15,16,17,18,19,20,26,27,30],independ:45,index:[6,24,25,26,27,31,40,43,46,48,50,64],indic:19,individu:23,indx:[25,26,27,31,32,45],info:[2,10,11,12,19,20,25,26,27,28],inform:[3,7,9,14,22,24,26,31,32,41,42,62,64,66],initi:[8,64],initial_plac:11,initial_port:45,initialis:[64,68],inlineconstraint:30,inner:50,inner_pin:[1,50],innerconnect:44,innerpin:[44,47,50],inpad:62,inport:45,input:[1,26,27,34,35,37,38,45,62,63],inputs1:[26,27],inputs2:[26,27],insert:[21,22],insform:64,inspect:45,inst1:[8,45],inst2:8,inst:2,inst_1:45,inst_1_0:[2,8,23,30,34,37],inst_1_0_module2_0:2,inst_1_0_module2_1:2,inst_1_11:[18,35,38],inst_1_12:[18,35,38],inst_1_13:[18,38],inst_1_14:[18,38],inst_1_1:[2,8,23,30,34,37],inst_1_1_module2_0:2,inst_1_1_module2_1:2,inst_1_21:[18,35,38],inst_1_22:[18,35,38],inst_1_23:[18,38],inst_1_24:[18,38],inst_1_31:[18,38],inst_1_32:[18,38],inst_1_33:[18,38],inst_1_34:[18,38],inst_1_41:[18,38],inst_1_42:[18,38],inst_1_43:[18,38],inst_1_44:[18,38],inst_1_:18,inst_2:45,inst_2_0:[8,23,30,34],inst_2_11:35,inst_2_12:35,inst_2_1:[8,23,30,34],inst_2_21:35,inst_2_22:35,inst_n:45,inst_nam:49,instal:[40,42,45],instanc:[1,2,3,7,10,11,18,25,26,27,28,30,44,45,49,50,62,65,69,70],instance_count:1,instance_list:[27,28,65],instance_nam:45,instances_list:45,instances_list_tupl:45,instn:45,inter0:35,inter1:35,intermedi:47,intern:[37,44,45,65],introduc:22,inv:1,inv_buf_passg:10,invalid:66,io:[9,62],io_bottom:12,io_bottom_in:62,io_bottom_out:62,io_left:12,io_left_in:62,io_left_out:62,io_right:12,io_right_in:62,io_right_out:62,io_top:12,io_top_in:62,io_top_out:62,ipin:[25,64],ipin_b:31,ipin_l:[31,64],ipin_l_len:64,ipin_r:31,ipin_t:31,ipynb:[0,1,2,4,5,6,8,9,10,11,12,13,15,16,17,18,19,20,23,24,25,26,27,28,30,31,32],ir:[2,8,10,18,43,44,45,46,47,48,49,50,51,62],is_connect:51,is_downto:44,is_leaf:1,is_port_c:44,is_scalar:44,isol:[26,27],item:27,itertool:[10,19,20,25,28],its:[1,30],jensrestemei:1,join:[9,10,11,19,20,23,25,26,27,28],json:[26,27,28],json_graph:[6,26,27],jupyt:[0,1,2,3,4,5,6,8,9,10,11,12,13,15,16,17,18,19,20,22,23,24,25,26,27,28,30,31,32],just:[18,45],k6_n10_openfpga:9,k6_n10_tileabl:9,keep:40,kei:[24,41],keyword:62,kwarg:[45,62],l0:[19,31],l0_patt:19,l1:[19,31],l1_patt:19,l2:31,l3:31,l4:31,l5:31,l6:31,l7:31,l8:31,l9:31,l:[24,25,27,64],label:[6,17,23,25,26,27],lambda:[1,10,19,20,24,28,31,45],larg:1,latest:41,launch_shel:[11,25,27],layer:[21,22],layout:[9,14,22],lb:[10,11,19,20,25,26,27,28],lbl:[27,31],leaf_node_weight:17,left:[18,20,24,25,26,27,30,31,32,62,64,65],left_11:32,left_13:32,left_15:32,left_17:32,left_19:32,left_1:[32,64],left_21:32,left_23:32,left_25:32,left_27:32,left_29:32,left_31:32,left_33:32,left_35:32,left_37:32,left_39:32,left_3:32,left_5:32,left_7:32,left_9:32,left_bottom_grid_top_width_0_height_0_subtile_:62,left_chan:24,left_grid_right_width_0_height_0_subtile_:62,left_pinmap:[24,25],left_top_grid_bottom_width_0_height_0_subtile_:62,left_tre:15,left_width_0_height_0_subtile_:62,len:[25,26,27],length:[17,23,64],less:27,level:[1,10,19,20,28,62,66],librari:[1,6,10,15,16,22,25,41,42,47,62,65],libraries_definit:1,like:[15,16,40,41,42,47,63,65],linewidth:[24,31,32],list:[1,6,10,25,26,27,28,41,45,62,64,65,67,69,70],load:[28,41,42,45],load_example_netlist_by_nam:1,load_netlist_by_nam:[0,2,8,18,23,30],loc_i:[11,18,30],loc_x:[11,18,30],local:41,locat:[30,45,62,64],locatt:24,log:[2,6,10,11,12,19,20,24,25,26,27,28,30,31,32,72],log_level:[2,10,11,12,19,20,24,25,26,27,28,30,31,32],logger:[2,10,11,12,19,20,24,25,26,27,28,30,31,32],logic:9,lower:[27,44],lower_index:44,lr:[25,26,27],lut1:1,lut3:1,lut4:1,lut5:1,m:41,made:[45,47,66],mai:1,main:[10,11,12,24,25,26,27,28,31,32,65],mani:23,manipul:65,map:[19,20,24,25,26,27,45,64],margin:[15,16,64],matplotlib:[6,17,23,26,27],matrix:12,max:27,maximum:1,mb:[7,14,21,29,33],meanwhil:41,mem:[10,26,27],mem_bottom_ipin_0_ccdff_0_:28,mem_bottom_ipin_0_ccdff_1_:28,mem_bottom_ipin_0_ccdff_2_:28,mem_bottom_ipin_0_ccdff_3_:28,mem_bottom_ipin_1_ccdff_0_:28,mem_bottom_ipin_1_ccdff_1_:28,mem_bottom_ipin_1_ccdff_2_:28,mem_bottom_ipin_1_ccdff_3_:28,mem_bottom_ipin_2_ccdff_0_:28,mem_bottom_ipin_2_ccdff_1_:28,mem_bottom_ipin_2_ccdff_2_:28,mem_bottom_ipin_2_ccdff_3_:28,mem_bottom_ipin_3_ccdff_0_:28,mem_bottom_ipin_3_ccdff_1_:28,mem_bottom_ipin_3_ccdff_2_:28,mem_bottom_ipin_3_ccdff_3_:28,mem_bottom_ipin_4_ccdff_0_:28,mem_bottom_ipin_4_ccdff_1_:28,mem_bottom_ipin_4_ccdff_2_:28,mem_bottom_ipin_4_ccdff_3_:28,mem_bottom_ipin_5_ccdff_0_:28,mem_bottom_ipin_5_ccdff_1_:28,mem_bottom_ipin_5_ccdff_2_:28,mem_bottom_ipin_5_ccdff_3_:28,mem_bottom_ipin_6_ccdff_0_:28,mem_bottom_ipin_6_ccdff_1_:28,mem_bottom_ipin_6_ccdff_2_:28,mem_bottom_ipin_6_ccdff_3_:28,mem_bottom_ipin_7_ccdff_0_:28,mem_bottom_ipin_7_ccdff_1_:28,mem_bottom_ipin_7_ccdff_2_:28,mem_bottom_ipin_7_ccdff_3_:28,mem_bottom_ipin_8_ccdff_0_:28,mem_bottom_ipin_8_ccdff_1_:28,mem_bottom_ipin_8_ccdff_2_:28,mem_bottom_ipin_8_ccdff_3_:28,mem_bottom_ipin_9_ccdff_0_:28,mem_bottom_ipin_9_ccdff_1_:28,mem_bottom_ipin_9_ccdff_2_:28,mem_bottom_ipin_9_ccdff_3_:28,mem_top_ipin_0_ccdff_0_:28,mem_top_ipin_0_ccdff_1_:28,mem_top_ipin_0_ccdff_2_:28,mem_top_ipin_0_ccdff_3_:28,mem_top_ipin_1_ccdff_0_:28,mem_top_ipin_1_ccdff_1_:28,mem_top_ipin_1_ccdff_2_:28,mem_top_ipin_1_ccdff_3_:28,mem_top_ipin_2_ccdff_0_:28,mem_top_ipin_2_ccdff_1_:28,mem_top_ipin_2_ccdff_2_:28,mem_top_ipin_2_ccdff_3_:28,mem_top_ipin_3_ccdff_0_:28,mem_top_ipin_3_ccdff_1_:28,mem_top_ipin_3_ccdff_2_:28,mem_top_ipin_3_ccdff_3_:28,mem_top_ipin_4_ccdff_0_:28,mem_top_ipin_4_ccdff_1_:28,mem_top_ipin_4_ccdff_2_:28,mem_top_ipin_4_ccdff_3_:28,mem_top_ipin_5_ccdff_0_:28,mem_top_ipin_5_ccdff_1_:28,mem_top_ipin_5_ccdff_2_:28,mem_top_ipin_5_ccdff_3_:28,mem_top_ipin_6_ccdff_0_:28,mem_top_ipin_6_ccdff_1_:28,mem_top_ipin_6_ccdff_2_:28,mem_top_ipin_6_ccdff_3_:28,mem_top_ipin_7_ccdff_0_:28,mem_top_ipin_7_ccdff_1_:28,mem_top_ipin_7_ccdff_2_:28,mem_top_ipin_7_ccdff_3_:28,membership:[6,25],memori:[10,47],merg:[3,7,15,16,17,18,19,20,26,27,45,62,63,65],merge_all_grid_io:[11,19,20,62],merge_and_upd:65,merge_inst:[4,7,27,28,40,45],merge_list:62,merge_multiple_inst:[5,7,45],method:[6,19,45,62,66,67,68],meti:[6,25,26,27],mid11:35,mid12:35,mid21:35,mid22:35,minconn:[6,25,26,27],mind:40,minim:[1,65],minut:[0,1,2,4,5,6,8,9,10,11,12,13,15,16,17,18,19,20,23,24,25,26,27,28,30,31,32],mkdir:[27,28],modif:[40,65],modifi:[50,64],modul:[2,11,14,19,20,24,25,26,27,28,30,31,32,34,35,37,38,39,40,41,45,62,63,64,65],module1:[8,18,30,34,35,37,38],module2:[2,8,30,34,35,37],module2_0:37,module2_1:37,module_partit:27,more:[18,41],move_i:[16,17,19],multipl:[10,11,19,20,24,25,26,27,28,45],must:45,mux:[10,24,25,26,27,31,64],mux_bottom_ipin_0_buf_x1_0_:28,mux_bottom_ipin_0_const1_0_:28,mux_bottom_ipin_0_mux_l1_in_0_:28,mux_bottom_ipin_0_mux_l2_in_0_:28,mux_bottom_ipin_0_mux_l2_in_1_:28,mux_bottom_ipin_0_mux_l2_in_2_:28,mux_bottom_ipin_0_mux_l2_in_3_:28,mux_bottom_ipin_0_mux_l3_in_0_:28,mux_bottom_ipin_0_mux_l3_in_1_:28,mux_bottom_ipin_0_mux_l4_in_0_:28,mux_bottom_ipin_1_buf_x1_0_:28,mux_bottom_ipin_1_const1_0_:28,mux_bottom_ipin_1_mux_l1_in_0_:28,mux_bottom_ipin_1_mux_l2_in_0_:28,mux_bottom_ipin_1_mux_l2_in_1_:28,mux_bottom_ipin_1_mux_l2_in_2_:28,mux_bottom_ipin_1_mux_l2_in_3_:28,mux_bottom_ipin_1_mux_l3_in_0_:28,mux_bottom_ipin_1_mux_l3_in_1_:28,mux_bottom_ipin_1_mux_l4_in_0_:28,mux_bottom_ipin_2_buf_x1_0_:28,mux_bottom_ipin_2_const1_0_:28,mux_bottom_ipin_2_mux_l1_in_0_:28,mux_bottom_ipin_2_mux_l2_in_0_:28,mux_bottom_ipin_2_mux_l2_in_1_:28,mux_bottom_ipin_2_mux_l2_in_2_:28,mux_bottom_ipin_2_mux_l2_in_3_:28,mux_bottom_ipin_2_mux_l3_in_0_:28,mux_bottom_ipin_2_mux_l3_in_1_:28,mux_bottom_ipin_2_mux_l4_in_0_:28,mux_bottom_ipin_3_buf_x1_0_:28,mux_bottom_ipin_3_const1_0_:28,mux_bottom_ipin_3_mux_l1_in_0_:28,mux_bottom_ipin_3_mux_l2_in_0_:28,mux_bottom_ipin_3_mux_l2_in_1_:28,mux_bottom_ipin_3_mux_l2_in_2_:28,mux_bottom_ipin_3_mux_l2_in_3_:28,mux_bottom_ipin_3_mux_l3_in_0_:28,mux_bottom_ipin_3_mux_l3_in_1_:28,mux_bottom_ipin_3_mux_l4_in_0_:28,mux_bottom_ipin_4_buf_x1_0_:28,mux_bottom_ipin_4_const1_0_:28,mux_bottom_ipin_4_mux_l1_in_0_:28,mux_bottom_ipin_4_mux_l2_in_0_:28,mux_bottom_ipin_4_mux_l2_in_1_:28,mux_bottom_ipin_4_mux_l2_in_2_:28,mux_bottom_ipin_4_mux_l2_in_3_:28,mux_bottom_ipin_4_mux_l3_in_0_:28,mux_bottom_ipin_4_mux_l3_in_1_:28,mux_bottom_ipin_4_mux_l4_in_0_:28,mux_bottom_ipin_5_buf_x1_0_:28,mux_bottom_ipin_5_const1_0_:28,mux_bottom_ipin_5_mux_l1_in_0_:28,mux_bottom_ipin_5_mux_l2_in_0_:28,mux_bottom_ipin_5_mux_l2_in_1_:28,mux_bottom_ipin_5_mux_l2_in_2_:28,mux_bottom_ipin_5_mux_l2_in_3_:28,mux_bottom_ipin_5_mux_l3_in_0_:28,mux_bottom_ipin_5_mux_l3_in_1_:28,mux_bottom_ipin_5_mux_l4_in_0_:28,mux_bottom_ipin_6_buf_x1_0_:28,mux_bottom_ipin_6_const1_0_:28,mux_bottom_ipin_6_mux_l1_in_0_:28,mux_bottom_ipin_6_mux_l2_in_0_:28,mux_bottom_ipin_6_mux_l2_in_1_:28,mux_bottom_ipin_6_mux_l2_in_2_:28,mux_bottom_ipin_6_mux_l2_in_3_:28,mux_bottom_ipin_6_mux_l3_in_0_:28,mux_bottom_ipin_6_mux_l3_in_1_:28,mux_bottom_ipin_6_mux_l4_in_0_:28,mux_bottom_ipin_7_buf_x1_0_:28,mux_bottom_ipin_7_const1_0_:28,mux_bottom_ipin_7_mux_l1_in_0_:28,mux_bottom_ipin_7_mux_l2_in_0_:28,mux_bottom_ipin_7_mux_l2_in_1_:28,mux_bottom_ipin_7_mux_l2_in_2_:28,mux_bottom_ipin_7_mux_l2_in_3_:28,mux_bottom_ipin_7_mux_l3_in_0_:28,mux_bottom_ipin_7_mux_l3_in_1_:28,mux_bottom_ipin_7_mux_l4_in_0_:28,mux_bottom_ipin_8_buf_x1_0_:28,mux_bottom_ipin_8_const1_0_:28,mux_bottom_ipin_8_mux_l1_in_0_:28,mux_bottom_ipin_8_mux_l2_in_0_:28,mux_bottom_ipin_8_mux_l2_in_1_:28,mux_bottom_ipin_8_mux_l2_in_2_:28,mux_bottom_ipin_8_mux_l2_in_3_:28,mux_bottom_ipin_8_mux_l3_in_0_:28,mux_bottom_ipin_8_mux_l3_in_1_:28,mux_bottom_ipin_8_mux_l4_in_0_:28,mux_bottom_ipin_9_buf_x1_0_:28,mux_bottom_ipin_9_const1_0_:28,mux_bottom_ipin_9_mux_l1_in_0_:28,mux_bottom_ipin_9_mux_l2_in_0_:28,mux_bottom_ipin_9_mux_l2_in_1_:28,mux_bottom_ipin_9_mux_l2_in_2_:28,mux_bottom_ipin_9_mux_l2_in_3_:28,mux_bottom_ipin_9_mux_l3_in_0_:28,mux_bottom_ipin_9_mux_l3_in_1_:28,mux_bottom_ipin_9_mux_l4_in_0_:28,mux_top_ipin_0_buf_x1_0_:28,mux_top_ipin_0_const1_0_:28,mux_top_ipin_0_mux_l1_in_0_:28,mux_top_ipin_0_mux_l2_in_0_:28,mux_top_ipin_0_mux_l2_in_1_:28,mux_top_ipin_0_mux_l2_in_2_:28,mux_top_ipin_0_mux_l2_in_3_:28,mux_top_ipin_0_mux_l3_in_0_:28,mux_top_ipin_0_mux_l3_in_1_:28,mux_top_ipin_0_mux_l4_in_0_:28,mux_top_ipin_1_buf_x1_0_:28,mux_top_ipin_1_const1_0_:28,mux_top_ipin_1_mux_l1_in_0_:28,mux_top_ipin_1_mux_l2_in_0_:28,mux_top_ipin_1_mux_l2_in_1_:28,mux_top_ipin_1_mux_l2_in_2_:28,mux_top_ipin_1_mux_l2_in_3_:28,mux_top_ipin_1_mux_l3_in_0_:28,mux_top_ipin_1_mux_l3_in_1_:28,mux_top_ipin_1_mux_l4_in_0_:28,mux_top_ipin_2_buf_x1_0_:28,mux_top_ipin_2_const1_0_:28,mux_top_ipin_2_mux_l1_in_0_:28,mux_top_ipin_2_mux_l2_in_0_:28,mux_top_ipin_2_mux_l2_in_1_:28,mux_top_ipin_2_mux_l2_in_2_:28,mux_top_ipin_2_mux_l2_in_3_:28,mux_top_ipin_2_mux_l3_in_0_:28,mux_top_ipin_2_mux_l3_in_1_:28,mux_top_ipin_2_mux_l4_in_0_:28,mux_top_ipin_3_buf_x1_0_:28,mux_top_ipin_3_const1_0_:28,mux_top_ipin_3_mux_l1_in_0_:28,mux_top_ipin_3_mux_l2_in_0_:28,mux_top_ipin_3_mux_l2_in_1_:28,mux_top_ipin_3_mux_l2_in_2_:28,mux_top_ipin_3_mux_l2_in_3_:28,mux_top_ipin_3_mux_l3_in_0_:28,mux_top_ipin_3_mux_l3_in_1_:28,mux_top_ipin_3_mux_l4_in_0_:28,mux_top_ipin_4_buf_x1_0_:28,mux_top_ipin_4_const1_0_:28,mux_top_ipin_4_mux_l1_in_0_:28,mux_top_ipin_4_mux_l2_in_0_:28,mux_top_ipin_4_mux_l2_in_1_:28,mux_top_ipin_4_mux_l2_in_2_:28,mux_top_ipin_4_mux_l2_in_3_:28,mux_top_ipin_4_mux_l3_in_0_:28,mux_top_ipin_4_mux_l3_in_1_:28,mux_top_ipin_4_mux_l4_in_0_:28,mux_top_ipin_5_buf_x1_0_:28,mux_top_ipin_5_const1_0_:28,mux_top_ipin_5_mux_l1_in_0_:28,mux_top_ipin_5_mux_l2_in_0_:28,mux_top_ipin_5_mux_l2_in_1_:28,mux_top_ipin_5_mux_l2_in_2_:28,mux_top_ipin_5_mux_l2_in_3_:28,mux_top_ipin_5_mux_l3_in_0_:28,mux_top_ipin_5_mux_l3_in_1_:28,mux_top_ipin_5_mux_l4_in_0_:28,mux_top_ipin_6_buf_x1_0_:28,mux_top_ipin_6_const1_0_:28,mux_top_ipin_6_mux_l1_in_0_:28,mux_top_ipin_6_mux_l2_in_0_:28,mux_top_ipin_6_mux_l2_in_1_:28,mux_top_ipin_6_mux_l2_in_2_:28,mux_top_ipin_6_mux_l2_in_3_:28,mux_top_ipin_6_mux_l3_in_0_:28,mux_top_ipin_6_mux_l3_in_1_:28,mux_top_ipin_6_mux_l4_in_0_:28,mux_top_ipin_7_buf_x1_0_:28,mux_top_ipin_7_const1_0_:28,mux_top_ipin_7_mux_l1_in_0_:28,mux_top_ipin_7_mux_l2_in_0_:28,mux_top_ipin_7_mux_l2_in_1_:28,mux_top_ipin_7_mux_l2_in_2_:28,mux_top_ipin_7_mux_l2_in_3_:28,mux_top_ipin_7_mux_l3_in_0_:28,mux_top_ipin_7_mux_l3_in_1_:28,mux_top_ipin_7_mux_l4_in_0_:28,my_netlist:1,n:[10,23,25,26,27,31],n_cut:[6,25],name:[1,2,8,10,11,18,19,20,25,26,27,28,44,45,49,62,64,70],namedtemporaryfil:[10,11,19,20,25,26,27,28],nbottom:31,ncut:[6,25,26],need:[18,45,64],neighbor:[63,65],neighbour:62,nested_hierarchi:[2,36],net:[10,19,20,27,28,45,62],netlist:[2,3,6,7,8,10,14,18,19,20,22,24,25,26,27,28,29,30,40,41,47,62,63,65],netlistsvg:10,netowrkx:[23,45],networkx:[6,17,22,25,26,27,29,45],new_cabl:45,new_cable_nam:45,new_definition_nam:[27,28,45],new_instance_nam:[27,28,45],new_port:45,newli:45,newport:45,next:[1,2,8,10,18,19,20,25,26,27,28,30],next_inst:1,nforamt:62,niter:[6,25,26,27],nleft:31,no_driv:45,no_load:45,node:[6,17,23,25,26,27,45],node_indx:[26,27],node_lbl:17,node_link_data:27,node_nam:[6,23,25,26,27],non:17,none:[1,24,25,26,27,31,44,45,49,50,62,64,67],noprint:64,note:1,notebook:[0,1,2,3,4,5,6,8,9,10,11,12,13,15,16,17,18,19,20,22,23,24,25,26,27,28,30,31,32],notimpl:[4,5,13],np:[24,25,31,32],nright:31,ntop:31,number:[1,24,44,48,64],numpi:[24,25,31,32],nx:[6,17,23,25,26,27],nx_agraph:25,nx_pydot:[6,17,23,25,26,27],o:1,object:[10,30,45,50,64,69,70],objtyp:[6,25,26,27],obtain:28,obuf:1,offset:[18,30,64],onc:41,one:[41,45],onl:62,onli:[40,45],open:[0,10,11,19,20,25,26,27,28],openfpga:[10,11,14,19,20,25,26,27,29,39,52,65],openfpga_arch:9,openfpga_bas:63,opin_b:[31,64],opin_bottom:32,opin_l:[31,64],opin_l_b:64,opin_l_b_len:64,opin_l_len:64,opin_l_t:64,opin_l_t_len:64,opin_left:32,opin_r:[31,64],opin_right:32,opin_t:[31,64],opin_top:32,opins_1:64,opposit:24,optim:45,optimis:45,option:[6,15,18,20,25,26,27,45],optpin:45,optwir:45,order:45,origin:[15,30],os:[0,2,4,5,8,9,10,11,13,18,24,25,26,27,28,30,31,32],osid:27,other:[40,44,45],out0:[18,23,30,34,35,37,38],out0_0:23,out1:35,out:[1,2,4,5,6,8,9,11,12,13,18,20,23,25,26,27,28,30,31,32,34,35,37,38,45],out_0:18,out_1:18,out_2:18,out_3:18,out_degre:17,out_going_pin:1,out_obuf:1,out_pin:64,out_reg:1,outer:50,outerpin:47,outgo:[31,64],outlin:58,outpad:62,outport:45,output1:[2,8],output2:8,output:[1,12,15,16,17,26,27,34,35,37,38,41,45,62,64],outputs1:[26,27],outputs2:[26,27],outsid:1,overrid:45,overview:47,p1:[25,26,27],p2:[25,26,27],p3:27,p4:27,p:[10,19,20,25,26,27,28],p_manag:[15,16,18,19,20],packag:[40,41],page:[40,42],pair:[45,62],paramet:[44,45,49,64,65,68,69,70],parent:[2,8,18,27,28,48],parrent:30,pars:[10,11,14,19,20,22,25,26,27,28,47,64],parser:[40,47],part1:[6,25,26,27],part2:[6,25,26,27],part:[25,27,28,50],part_graph:[6,25],partit:[3,7,27,29,39],partitioning_experi:[6,7],parts_fil:28,pass:[25,26,27,45,69,70],path:[0,2,4,5,8,9,10,13,18,24,26,27,28,30,31,32,64,65],pathlib:[27,28],patten:62,pattern:[18,19,20,21,22,24,62,68],pb_type:9,per:27,perform:[25,40,45,65],peripheri:62,pformat:26,physic:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,41,42,43,44,45,46,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72],pin2:1,pin:[10,19,20,25,26,27,28,31,45,47,50,62,64],pin_i:[25,26,27],pin_label:64,pin_map:[45,64],pin_nam:45,pin_name_to_numb:25,pinmap:[24,25,31,64],pip:41,place:[11,27,30],place_pin:62,placement:[14,22,62],placment:62,pleas:[41,42],plt:[6,17,23,26,27],plugin:41,pmap:64,png:[17,25],point:[24,30,67],port:[1,10,19,20,23,25,26,27,28,30,44,45,49,50,69,70],port_:25,port_map:49,port_nam:45,posit:64,post:[6,45],pp:18,pprint:[18,20,25,26,27,30],pre:[24,68],pre_releas:41,prepar:[19,20],prepare_graph_from_nx:6,prepare_netlist:[26,27],pretti:[11,15,16,17,18,19,20,30],previous_inst:1,primit:[1,10],primitives_librari:1,print:[1,4,5,6,9,13,18,19,20,23,24,25,26,27,28,31,32,41,64],print_connect:1,print_grid:12,print_head:[31,64],print_instance_grid_map:18,print_partition_info:[26,27],print_reference_grid_map:18,process:40,prog_clk:[25,26,27],prog_reset:[25,26,27],program:10,proj:[10,11,19,20,24,25,26,27,28,31],properti:[18,30,43,44,45,46,49,50,51,62,66,70],propperti:70,provid:[9,11,27,42,44,45,63,64],proxi:62,pt:19,ptint:20,pull_connection_up:19,pure:40,push_connection_down:19,py:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,23,24,25,26,27,28,29,30,31,32,33],pydot:[6,25,26,27],pymeti:[6,25],pyplot:[6,17,23,26,27],python3:41,python:[0,1,2,3,4,5,6,8,9,10,11,12,13,15,16,17,18,19,20,22,23,24,25,26,27,28,30,31,32,40,42,43,46,47,50],q:[1,25],quiet:45,r0:31,r1:31,r2:31,r3:31,r4:31,r5:31,r6:31,r7:31,r8:31,r9:31,r:[10,11,19,20,24,25,26,27,28,64],r_______________________________________:31,r___________r_____________r_____________:31,r_____r____lr____________lr__________l_l:31,r__l__r_____r__l_l________r__l__________:31,rais:45,ram9k:12,rang:[17,18,19,20,24,25,27],rank:[26,27],read:[10,11,19,20,25,26,27,28,64],readlin:[10,11,19,20,25,26,27,28],readwrit:[6,26,27],rect:[23,25],rectangular:30,recurs:1,red:[6,17,19,25,26,27],refer:[0,1,2,8,10,11,18,19,20,23,28,30,40,42,45],regener:23,regist:[25,62],register_config_gener:62,register_placement_cr:62,register_tile_gener:[28,62],relabel:[26,27],relat:[39,40,41,63],releas:41,release_root:12,remain:45,remov:[10,25,27,28,45,62],remove_c:25,remove_child:10,remove_children_from:25,remove_config_chain:[10,19,20,28,62],remove_direct_interc:[19,20],remove_edges_from:[26,27],remove_nod:[26,27],remove_nodes_from:[26,27],remove_port:[25,45],remove_undriven_net:[10,19,20,28,62],renam:[14,22],rename_modul:[13,14],render:[6,14,24,25,33,39,41,62,63],render_connection_box:[24,25,31,64],render_floorplan:62,render_ipin:[24,25],render_pattern:[15,16,17,18,19,20],render_switch_pattern:[24,25,31,64],repeat:[17,58],repo:41,report:[31,64],report_connect:[32,64],report_incoming_channel:[31,64],report_ipin:[24,25,32,64],report_outgoing_channel:[31,64],repositori:1,repres:[23,40,45,47],represent:[23,45,47],reset:[15,21,22],reset_c:20,reset_conn_patt:20,reset_wir:20,resourc:27,respect:30,restructur:[39,40],result:72,reus:45,revers:44,right:[18,20,24,26,27,30,31,32,58,64,65],right_0:32,right_10:32,right_12:32,right_14:32,right_16:32,right_18:32,right_20:32,right_22:32,right_24:32,right_26:32,right_28:32,right_2:32,right_30:32,right_32:32,right_34:32,right_36:32,right_38:32,right_4:32,right_6:32,right_8:32,right_bottom_grid_top_width_0_height_0_subtile_:62,right_chan:24,right_grid_left_width_0_height_0_subtile_:62,right_top_grid_bottom_width_0_height_0_subtile_:62,right_tre:15,right_width_0_height_0_subtile_:62,root:[17,64],rotat:[15,16],rout:[10,11,15,16,19,20,24,25,26,27,28,31,63],routingrend:[24,25,31],row1:[18,38],row2:[18,38],row3:[18,38],row4:[18,38],rst:1,rst_ibuf_inst:1,rule:68,run:[0,1,2,4,5,6,8,9,10,11,12,13,15,16,17,18,19,20,23,24,25,26,27,28,30,31,32,41,62],run_meti:[6,25,26,27],s:1,same:[45,47,66],sampl:[15,16,40],sample_connect:15,save:[26,27,28,31,62,64],save_graph:[26,27],save_netlist:[10,28,62],save_paritioned_graph:27,save_partitioned_graph:27,savea:[11,15,16,17,18,19,20,30],sb11_gsb:25,sb:[19,20,22,24,28,29,31,32,62,65],sb_0__0_:[11,20,28,32],sb_0__1_:[11,20,28,32],sb_0__2_:[11,20],sb_0__3_:[11,20],sb_0__4_:[11,20,28,32],sb_1__0_:[11,20,28,32],sb_1__1_:[11,20,24,25,28,31,32],sb_1__1__0:28,sb_1__1__1:28,sb_1__1__2:28,sb_1__1__3:28,sb_1__2_:[20,28],sb_1__3_:[20,28],sb_1__4_:[11,20,28,32],sb_2__0_:20,sb_2__1_:[20,28],sb_2__2_:[20,28],sb_2__3_:[20,28],sb_2__4_:20,sb_3__0_:20,sb_3__1_:[20,28],sb_3__2_:[20,28],sb_3__3_:[20,28],sb_3__4_:20,sb_4__0_:[11,20,28,32],sb_4__1_:[11,20,28,32],sb_4__2_:20,sb_4__3_:20,sb_4__4_:[11,20,28,32],sb_:[10,19,20,28,32],sb_bottom_l_in:62,sb_bottom_r_in:62,sb_left_b_in:62,sb_left_t_in:62,sb_render:[24,25,31,32],sb_right_b_in:62,sb_right_t_in:62,sb_top_l_in:62,sb_top_r_in:62,scalabl:40,scalar:[0,2,8,45],scale:[15,16,24,31,32,64],scan_chain:25,schemat:[0,10],scheme:65,script:[0,1,2,4,5,6,8,9,10,11,12,13,15,16,17,18,19,20,23,24,25,26,27,28,30,31,32,40],sdn:[0,1,2,4,5,8,10,11,12,13,18,19,20,23,24,25,26,27,28,30,31,32,41,45,47],sdn_verilog_assignment_1:18,sdn_verilog_assignment_1_0:28,sdn_verilog_assignment_1_10:28,sdn_verilog_assignment_1_11:28,sdn_verilog_assignment_1_12:28,sdn_verilog_assignment_1_13:28,sdn_verilog_assignment_1_14:28,sdn_verilog_assignment_1_15:28,sdn_verilog_assignment_1_16:28,sdn_verilog_assignment_1_17:28,sdn_verilog_assignment_1_18:28,sdn_verilog_assignment_1_19:28,sdn_verilog_assignment_1_1:28,sdn_verilog_assignment_1_20:28,sdn_verilog_assignment_1_21:28,sdn_verilog_assignment_1_22:28,sdn_verilog_assignment_1_23:28,sdn_verilog_assignment_1_24:28,sdn_verilog_assignment_1_25:28,sdn_verilog_assignment_1_26:28,sdn_verilog_assignment_1_27:28,sdn_verilog_assignment_1_28:28,sdn_verilog_assignment_1_29:28,sdn_verilog_assignment_1_2:28,sdn_verilog_assignment_1_30:28,sdn_verilog_assignment_1_31:28,sdn_verilog_assignment_1_32:28,sdn_verilog_assignment_1_33:28,sdn_verilog_assignment_1_34:28,sdn_verilog_assignment_1_35:28,sdn_verilog_assignment_1_36:28,sdn_verilog_assignment_1_37:28,sdn_verilog_assignment_1_38:28,sdn_verilog_assignment_1_39:28,sdn_verilog_assignment_1_3:28,sdn_verilog_assignment_1_4:28,sdn_verilog_assignment_1_5:28,sdn_verilog_assignment_1_6:28,sdn_verilog_assignment_1_7:28,sdn_verilog_assignment_1_8:28,sdn_verilog_assignment_1_9:28,sdnphy:[0,2,4,5,8,13,18,20,23,30,42],search:40,second:[0,1,2,4,5,6,8,9,10,11,12,13,15,16,17,18,19,20,23,24,25,26,27,28,30,31,32],section:[18,64],see:1,seek:[10,11,19,20,25,26,27,28],select:1,self:[44,64],selfloop_edg:[26,27],separ:0,seq:24,set:[27,65],set_color:[6,15,19,25],set_label:6,set_printopt:[24,31,32],set_rankdir:[25,26,27],set_shap:25,sexampl:10,shape:[11,23,24,62],shell:[11,25,27],shift:25,should:45,show:[24,25,47],show_graph_stat:[26,27],show_placement_data:11,show_stat:[18,20],shown:[62,65],side:[17,18,25,27,30,31,62,64,65],signal:[15,16,25,26,27],simpl:[6,47],simpler:1,simplifi:[18,22,25,29,40],singl:[3,7,23,45],sink:[26,27],site:64,size:[10,19,20,28,43,44,68],sizei:[67,68],sizex:[67,68],skip:64,skip_connect:11,skip_constraint:[0,2,8,18,19,20,25,26,27,62],skip_pin:11,sklearn:27,some:[1,40],sort:[24,25],sort_cabl:62,sort_input_channel:24,sort_inst:62,sourc:[0,1,2,3,4,5,6,8,9,10,11,12,13,15,16,17,18,19,20,22,23,24,25,26,27,28,30,31,32,43,44,45,46,48,49,50,51,62,64,65,66,67,68,69,70],source_fil:[10,11,19,20,25,26,27,28],space:[24,31,32,64],specif:[45,64,69],sphinx:[0,1,2,3,4,5,6,8,9,10,11,12,13,15,16,17,18,19,20,22,23,24,25,26,27,28,30,31,32],split:[17,18,22,23,24,25,26,29],split_port:[18,23,26,27,45],splitext:[24,31,32],spydrnet:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,41,42,43,44,45,46,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72],spydrnet_log:[2,10,11,12,19,20,24,25,26,27,28,30,31,32],spydrnet_phys:[0,2,4,5,6,8,9,10,11,12,13,15,16,17,18,19,20,23,24,25,26,27,28,30,31,32,41,43,44,45,46,48,49,50,51,62,64,65],squar:17,square_grid:[18,36],standard_cell_primit:[10,19,20,25,27],standard_cell_wrapp:[10,26],start:[10,62],startswith:[25,27],stat:[11,25,26,27,28,31],statist:[62,64],step:[16,17,19],store:[26,66,67],str:[1,6,10,11,19,20,25,26,27,28,31,45,49,64,69,70],strcutur:28,strictli:66,strip:25,structur:[10,11,19,20,27,28,40,42,45,62,65],style:[26,27],sub_modul:[10,11,19,20,25,26,27,28],subgraph:[6,25],submodul:27,sufffix:45,suffix:[10,11,19,20,25,26,27,28,45],sum:[24,25],summari:52,support:[15,16,40],support_fil:12,svg:[6,11,15,16,17,18,19,20,23,24,25,26,27,30,31,32,41,64],svgwrite:41,sw:[24,25],sw_bottom:[24,25],sw_left:24,sw_right:24,sw_top:[24,25],switch_mat:24,switch_partition_03:26,sy:[19,20],system:6,t:[1,24,25,27,64],tag:25,target:25,task:[19,20,25,26,27],task_dir:9,tech:[24,25],techmap:[6,25],tempfil:[10,11,19,20,25,26,27,28],temporari:[10,11,19,20,25,26,27,28],thei:45,them:24,thi:[0,2,4,5,6,8,9,10,11,12,15,16,17,19,23,24,25,26,27,28,31,32,41,42,43,44,45,46,47,48,50,51,62,63,64,65,66,67,68],thoguh:27,through:45,tighter:65,tile01:[10,65],tile02:28,tile:[11,17,22,29,62],tile_1__1_:35,tile_1__2_:35,tile_1__:38,tile_2__1_:35,tile_2__2_:35,tile_2__:38,tile_3__:38,tile_4__:38,tile_cr:62,tile_nam:65,tileabl:19,tiles_data:28,time:[0,1,2,4,5,6,8,9,10,11,12,13,15,16,17,18,19,20,23,24,25,26,27,28,30,31,32,65],titl:[15,16,17,18,19,20],to_i:66,to_n:27,to_numpy_arrai:[6,25,26,27],to_pydot:[6,17,23,25,26,27],to_undirect:[26,27],to_x:66,todo:[4,5,13,17],togther:45,tool:[1,47],top:[0,2,8,10,18,19,20,23,24,25,26,27,28,30,31,32,34,35,37,38,49,58,62,64,65],top_0:32,top_10:32,top_12:32,top_14:32,top_16:32,top_18:32,top_1:64,top_20:32,top_22:32,top_24:32,top_26:32,top_28:32,top_2:32,top_30:32,top_32:32,top_34:32,top_36:32,top_38:32,top_4:32,top_6:32,top_8:32,top_chan:24,top_definit:[18,19,20],top_grid:[25,26],top_grid_:25,top_grid_bottom_width_0_height_0_subtile_:62,top_inst:[0,1,2,8,18,23,25,30,49],top_ipin_0:25,top_ipin_1:25,top_ipin_2:25,top_ipin_3:25,top_ipin_4:25,top_ipin_5:25,top_ipin_6:25,top_ipin_7:25,top_ipin_8:25,top_ipin_9:25,top_left_grid_right_width_0_height_0_subtile_:62,top_modul:[10,11,19,20,28,62,65],top_pin_i:25,top_pinmap:24,top_right_grid_left_width_0_height_0_subtile_:62,top_width_0_height_0_subtile_:62,topsid:58,total:[0,1,2,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,23,24,25,26,27,28,29,30,31,32,33],total_weight:17,toward:[64,65],track:27,track_0:27,transal:[15,16],transform:[15,16,40,47,52],transit:19,translat:[15,16,17,19],tree:[6,21,39],tupl:[27,45],tutori:40,two:[3,7,21,22,25,27,45],type:[44,45,49,69,70],ultim:12,unchang:45,under:41,undriven:[10,28,62],ungroup:[3,7],uniqu:[45,62,64],unwant:25,updat:[24,64,65],update_dimens:64,upper:[27,31,44],us:[1,6,10,11,19,22,25,26,27,40,41,42,45,47],user:[11,40,41,50],usign:10,usng:[15,16],util:[1,6,9,10,11,12,15,16,17,18,19,20,24,25,26,27,28,30,31,32,52,62,64,65],v:[0,2,8,10,11,18,19,20,24,25,26,27,28,30,31],v_chan:27,valu:[25,26,27],variabl:[27,62],vector:[0,2,8,45],veri_proj:10,verilog:[10,14,18,19,20,22,25,26,27,29,30,40,43,46,62],vertic:[24,27,31,32,62,64,66],viewbox:64,visit:41,visual:[11,40],visualis:[3,7],vpr:9,vpr_arch:9,vpr_arch_render_demo:12,vstack:[24,25],vweight:[6,25,26,27],w:[10,25,26,27],wai:47,we:[19,41],websock:41,websocket:41,weight:[6,17,23,25,26,27],weigt:25,what:1,where:24,which:[9,15,16,19,25,40,45,62],whichcna:62,whihc:30,width:[11,16,17,18,19,30,65,68],window:0,wire0:[8,34,37],wire0_0:23,wire:[0,1,2,8,10,11,17,18,19,20,23,25,28,34,35,37,38,44,45,48,51,63,65],wire_bu:34,wire_bus_1:23,wire_feedthrough:[7,8],without:45,work:[1,62],would:47,wrapper:49,write:[10,11,19,20,25,26,27,28],write_blackbox:[18,19,20],write_dot:[17,25,26,27],write_metis_graph:[6,25,26,27],write_png:[17,25],write_svg:[6,17,23,25,26,27],written:58,x:[1,10,17,18,19,20,24,25,28,31,32],x____:31,x_margin:15,xadj:6,xml:[9,12,24,25,31,32,64],xx:32,y:[17,18,19,20,41],yaml:18,ydir:19,yet:41,yosi:10,you:[41,42,47],your:41,zip:[3,22,27]},titles:["Visualise Hierarchical Netlist","Display Netlist Information Functions","Grouping ungrouping cells","Basic Restructuring Examples","Merging two instances in the design","Merging group of instances","Partitions Experimentation","Computation times","Genrating feedthrough from single instance","OpenFPGA Architecture Parsing","Render FPGA Basic Elements","Render Placement information from Verilog netlist","FPGA Layout grid generation","Renaming Homogeneous FPGA Modules","Computation times","Connection Pattern Generation","Create H-Tree Connectivity pattern","Create Hybrid Connectivity Pattern","Create Clock Tree Embedding","Two layer H-Tree insertion in 4x4 FPGA","Create Reset Feedthrough in fpga_top","Computation times","OpenFPGA Related Restructuring","Netlist to graph (networkx)","Partition Conn Box 01","Partition Conn Box 02","Partition Conn Box 02 - Simplified","Split CBs and SBs across fabric","FPGA Tiles from OpenFPGA Verilog","Computation times","Demonstrate how to render basic floorplan","Rendering Switch and Connection Boxes","Rendering Switch and Connection Boxes","Computation times","basic_hierarchy","grid_example","Sample Verilog Netlists","nested_hierarchy","square_grid","Examples","SpyDrNet-Physical Documentation","Install","Tutorial","Bundle","Cable","Definition","Element","SpyDrNet-Physical API Summary","InnerPin","Library","OuterPin","Pin","API Reference","Bottom-left-Tile","Bottom-Right-Tile","Bottom-Tile","Left-Tile","Right-Tile","Tile","Top-left-Tile","Top-Right-Tile","Top-Tile","OpenFPGA Base","OpenFPGA Transformations","Routing Render","Tile-01","spydrnet_physical.util.ConnectPoint","spydrnet_physical.util.ConnectPointList","spydrnet_physical.util.ConnectionPattern","spydrnet_physical.util.get_attr","spydrnet_physical.util.get_names","Utility Functions","Unit Tests"],titleterms:{"01":[24,65],"02":[25,26],"4x4":19,"function":[1,71],"switch":[31,32],across:27,api:[47,52,63],architectur:9,base:[62,63],basic:[3,10,22,30,47],basic_hierarchi:34,bottom:[53,54,55],box:[24,25,26,31,32],bundl:43,cabl:44,cb:27,cb_render:64,cell:2,channel:64,clock:[18,22],comput:[7,14,21,29,33],configur:63,conn:[24,25,26],connect:[15,16,17,31,32],connectionpattern:68,connectpoint:66,connectpointlist:67,content:40,creat:[16,17,18,20],definit:45,demonstr:30,depend:41,descript:58,design:4,detail:65,develop:41,displai:1,document:40,each:65,element:[10,46],embed:[18,22],exampl:[3,22,39],experiment:6,fabric:27,feedthrough:[8,20],floorplan:30,fpga:[10,12,13,19,28],fpga_top:20,from:[8,11,28],gener:[12,15],genrat:8,get_attr:69,get_nam:70,graph:23,grid:12,grid_exampl:35,group:[2,5],h:[16,19],hierarch:0,homogen:13,how:30,hybrid:17,indic:40,inform:[1,11],innerpin:48,insert:19,instal:41,instanc:[4,5,8],interfac:42,io:58,layer:19,layout:12,left:[53,56,59],librari:49,merg:[4,5],method:65,modul:[13,22],nested_hierarchi:37,netlist:[0,1,11,23,36],networkx:23,object:47,openfpga:[9,22,28,62,63],outerpin:50,overview:[43,44,45,46,48,49,50,51,62,71],pars:9,partit:[6,22,24,25,26],pattern:[15,16,17],physic:[40,47],pin:51,placement:11,refer:52,relat:22,renam:13,render:[10,11,22,30,31,32,64],reset:20,restructur:[3,22],right:[54,57,60],rout:64,routingrend:64,sampl:36,sb:27,sb_render:64,sdc:63,shell:42,simplifi:26,singl:8,split:27,spydrnet:[40,47],spydrnet_phys:[66,67,68,69,70],square_grid:38,summari:47,tabl:40,test:72,tile:[28,53,54,55,56,57,58,59,60,61,63,65],time:[7,14,21,29,33],top:[59,60,61],transform:63,tree:[16,18,19,22],tutori:42,two:[4,19],type:47,ungroup:2,unit:72,util:[66,67,68,69,70,71],valid:41,variabl:64,verif:63,verilog:[11,28,36],version:41,visual:42,visualis:0}})