RADEON_CRTC_EXT_DISP_EN	,	V_198
RADEON_P2PLL_PVG_SHIFT	,	V_257
fp_vert_stretch	,	V_29
radeon_encoder_lvds	,	V_235
DRM_MODE_DPMS_STANDBY	,	V_115
RADEON_FP_V_SYNC_STRT_WID	,	V_81
dev	,	V_6
rmx_type	,	V_59
vram_start	,	V_154
pixclks_cntl	,	V_249
hscale	,	V_19
RADEON_PPLL_RESET	,	V_276
state	,	V_124
drm_vblank_pre_modeset	,	F_18
radeon_crtc_set_base	,	F_19
defined	,	F_42
radeon_crtc_dpms	,	F_13
unlikely	,	F_26
crtc_tile_x0_y0	,	V_135
RADEON_PPLL_ATOMIC_UPDATE_W	,	V_87
DRM_MODE_DPMS_OFF	,	V_117
crtc_h_sync_strt_wid	,	V_175
"Wrote: rd=%d, fd=%d, pd=%d\n"	,	L_9
RADEON_PPLL_ATOMIC_UPDATE_R	,	V_86
adjusted_mode	,	V_287
ref_freq	,	V_91
fp_horz_vert_active	,	V_30
radeon_legacy_tv_adjust_crtc_reg	,	F_39
crtc_offset	,	V_12
atomic	,	V_125
uint8_t	,	T_2
CHIP_RS100	,	V_43
drm_vblank_post_modeset	,	F_16
gen_cntl_reg	,	V_140
RADEON_PIX2CLK_SRC_SEL_MASK	,	V_251
rbo	,	V_132
RADEON_VERT_STRETCH_BLEND	,	V_69
RADEON_VERT_STRETCH_ENABLE	,	V_68
hdisplay	,	V_16
freq	,	V_213
RADEON_P2PLL_SLEEP	,	V_264
is_tv	,	V_178
ref_div	,	V_92
encoder_type	,	V_230
RREG32	,	F_5
radeon_pll2_write_update	,	F_11
RADEON_CRTC_CRT_ON	,	V_106
rdev	,	V_8
reference_freq	,	V_248
RADEON_P2PLL_FB0_DIV_MASK	,	V_261
radeon_crtc_scaling_mode_fixup	,	F_49
RADEON_HORZ_STRETCH_ENABLE	,	V_65
R300_PPLL_REF_DIV_ACC_SHIFT	,	V_283
drm_crtc	,	V_1
RADEON_FP_VERT_STRETCH	,	V_36
to_radeon_encoder	,	F_37
old_fb	,	V_121
RADEON_HORZ_STRETCH_BLEND	,	V_64
radeon_overscan_setup	,	F_1
RADEON_CRTC_OFFSET	,	V_170
i	,	V_84
uint32_t	,	T_4
RADEON_CRTC2_HSYNC_DIS	,	V_100
crtc_hblank_start	,	V_74
MacModel	,	V_245
RMX_CENTER	,	V_70
r	,	V_142
crtc_vblank_start	,	V_76
htotal_cntl	,	V_218
R300_CRTC_MICRO_TILE_BUFFER_DIS	,	V_159
gem_to_radeon_bo	,	F_24
CHIP_RS200	,	V_44
x	,	V_118
y	,	V_119
RADEON_TILING_MACRO	,	V_157
DRM_DEBUG_KMS	,	F_22
RADEON_DISPLAY_BASE_ADDR	,	V_166
crtc_v_total_disp	,	V_176
radeon_device	,	V_7
mdelay	,	F_45
mode_set_atomic	,	V_123
disp_merge_cntl	,	V_197
RADEON_VCLK_SRC_SEL_MASK	,	V_274
to_radeon_framebuffer	,	F_23
RADEON_DISP_RGB_OFFSET_EN	,	V_204
hsync_wid	,	V_21
WREG32_PLL	,	F_44
RADEON_PLL_LEGACY	,	V_227
drm_gem_object	,	V_129
hsync_start	,	V_23
native_mode	,	V_35
RADEON_SINGLE_CRTC	,	V_105
RADEON_CRTC_TILE_EN	,	V_161
RADEON_PIX2CLK_SRC_SEL_P2PLLCLK	,	V_252
R300_CRTC_X_Y_MODE_EN	,	V_158
info	,	V_244
drm_display_mode	,	V_3
osize	,	V_149
radeon_crtc_mode_fixup	,	F_48
RADEON_FP_HORZ_STRETCH	,	V_39
crtci	,	V_288
DRM_MODE_FLAG_NHSYNC	,	V_51
byteshift	,	V_162
"Wrote: 0x%08x 0x%08x 0x%08x (0x%08x)\n"	,	L_8
radeon_legacy_rmx_mode_set	,	F_4
p2pll	,	V_225
radeon_legacy_tv_adjust_pll2	,	F_43
radeon_legacy_tv_adjust_pll1	,	F_46
radeon_crtc_prepare	,	F_52
radeon_bo_unpin	,	F_30
DRM_ERROR	,	F_32
pll_ref_div	,	V_216
crtc_pitch	,	V_136
RADEON_P2PLL_REF_DIV	,	V_88
RADEON_FP_HORZ_VERT_ACTIVE	,	V_79
fb	,	V_122
RADEON_GEM_DOMAIN_VRAM	,	V_146
RADEON_P2PLL_RESET	,	V_255
RADEON_VCLK_SRC_SEL_PPLLCLK	,	V_286
DRM_MODE_DPMS_ON	,	V_107
RADEON_HTOTAL_CNTL	,	V_284
RADEON_P2PLL_REF_DIV_MASK	,	V_259
WREG32	,	F_3
RADEON_PPLL_POST3_DIV_MASK	,	V_268
is_atom_bios	,	V_234
RADEON_PIX2CLK_SRC_SEL_CPUCLK	,	V_253
RADEON_P2PLL_DIV_0	,	V_260
p1pll	,	V_226
radeon_pll_write_update	,	F_8
crtc_hsync_end	,	V_48
divider	,	V_221
fp_crtc_h_total_disp	,	V_32
radeon_bo	,	V_131
retry	,	V_145
mask	,	V_96
RADEON_XCRT_CNT_EN	,	V_202
vdisplay	,	V_18
crtc_vsync_end	,	V_55
fp_v_sync_strt_wid	,	V_33
reference_div	,	V_211
DRM_MODE_ENCODER_LVDS	,	V_233
legacy_helper_funcs	,	V_290
RADEON_FP_CRTC_H_TOTAL_DISP	,	V_82
RADEON_CRTC_VSTAT_MODE_MASK	,	V_165
DRM_MODE_ENCODER_DAC	,	V_231
RADEON_CRTC_PITCH	,	V_171
dev_private	,	V_9
R300_CRTC_MACRO_TILE_EN	,	V_160
disp2_merge_cntl	,	V_183
RADEON_CRTC_AUTO_VERT_CENTER_EN	,	V_72
obj	,	V_130
RMX_FULL	,	V_60
radeon_bo_pin_restricted	,	F_27
RADEON_OVR_WID_TOP_BOTTOM	,	V_14
radeon_set_crtc_timing	,	F_35
family	,	V_42
CHIP_RS480	,	V_191
RADEON_VCLK_SRC_SEL_CPUCLK	,	V_273
base	,	V_133
RADEON_HORZ_FP_LOOP_STRETCH	,	V_40
DRM_MODE_FLAG_INTERLACE	,	V_188
uint64_t	,	T_5
RADEON_FP_H2_SYNC_STRT_WID	,	V_194
crtc_hdisplay	,	V_47
RADEON_CRTC2_EN	,	V_110
panel_post_divider	,	V_241
bits_per_pixel	,	V_144
radeon_set_pll	,	F_40
RADEON_CRTC_DISPLAY_DIS	,	V_102
xres	,	V_15
radeon_pll_wait_for_read_update_complete	,	F_6
drm_device	,	V_5
RADEON_HTOTAL2_CNTL	,	V_263
radeon_cursor_reset	,	F_51
RADEON_CRTC_DBL_SCAN_EN	,	V_199
RADEON_OVR_CLR	,	V_11
crtc_h_total_disp	,	V_174
frac_fb_div	,	V_210
post_divs	,	V_224
RADEON_P2PLL_POST0_DIV_MASK	,	V_262
RADEON_CRTC_MORE_CNTL	,	V_78
RADEON_CRTC_EXT_CNTL	,	V_114
RADEON_CRTC2_CSYNC_EN	,	V_187
RADEON_CRTC2_DISP_REQ_EN_B	,	V_101
R300_PPLL_REF_DIV_ACC_MASK	,	V_282
panel_fb_divider	,	V_240
radeon_crtc_commit	,	F_53
RADEON_CRTC_AUTO_HORZ_CENTER_EN	,	V_71
"failed to reserve rbo before unpin\n"	,	L_11
"trying to scanout microtiled buffer\n"	,	L_3
RADEON_CRTC_GUI_TRIG_OFFSET_LEFT_EN	,	V_156
radeon_compute_pll_gain	,	F_12
nsize	,	V_148
radeon_bo_get_tiling_flags	,	F_31
encoder	,	V_173
crtc_vdisplay	,	V_54
fb_div	,	V_93
R300_CRTC_TILE_X0_Y0	,	V_168
crtc	,	V_2
__powerpc__	,	V_243
pll_gain	,	V_214
ASIC_IS_R300	,	F_33
RADEON_FP_V2_SYNC_STRT_WID	,	V_195
RADEON_CRTC2_H_TOTAL_DISP	,	V_289
RADEON_CRTC_CSYNC_EN	,	V_200
RADEON_CRTC_HSYNC_DIS	,	V_104
fp_crtc_v_total_disp	,	V_34
primary	,	V_143
DRM_INFO	,	F_38
RADEON_P2PLL_ATOMIC_UPDATE_R	,	V_89
RADEON_PPLL_PVG_MASK	,	V_280
RADEON_PLL_DIV_SEL	,	V_271
RADEON_CLOCK_CNTL_INDEX	,	V_270
use_bios_dividers	,	V_238
post_divider	,	V_212
flags	,	V_50
target_fb	,	V_128
vscale	,	V_20
RADEON_CRTC2_DISP_DIS	,	V_98
RADEON_DISP_MERGE_CNTL	,	V_203
RADEON_CRTC2_DBL_SCAN_EN	,	V_185
RADEON_CRTC_V_SYNC_STRT_WID	,	V_208
enabled	,	V_108
pll_fb_post_div	,	V_217
radeon_fb	,	V_127
crtc_vtotal	,	V_53
post_div	,	V_223
drm_crtc_helper_add	,	F_56
RADEON_HORZ_AUTO_RATIO_INC	,	V_41
RADEON_DISP2_MERGE_CNTL	,	V_192
blank_width	,	V_24
RADEON_CRTC2_VSYNC_DIS	,	V_99
RADEON_CRTC_H_TOTAL_DISP	,	V_205
"Wrote2: 0x%08x 0x%08x 0x%08x (0x%08x)\n"	,	L_6
RADEON_P2PLL_ATOMIC_UPDATE_W	,	V_90
"Mode need scaling but only first crtc can do that.\n"	,	L_10
crtc_hblank_end	,	V_73
crtc_hsync_start	,	V_49
RADEON_PPLL_ATOMIC_UPDATE_EN	,	V_277
EINVAL	,	V_150
RADEON_PPLL_FB3_DIV_MASK	,	V_269
radeon_crtc_load_lut	,	F_17
crtc_gen_cntl	,	V_196
RADEON_PLL_PREFER_HIGH_FB_DIV	,	V_228
crtc_vsync_start	,	V_56
RADEON_PPLL_REF_DIV	,	V_85
fp_h_sync_strt_wid	,	V_31
DRM_MODE_FLAG_NVSYNC	,	V_57
RADEON_TILING_MICRO	,	V_151
RADEON_VERT_STRETCH_RATIO_MASK	,	V_67
vsync_wid	,	V_22
"\n"	,	L_1
RADEON_CRTC2_GEN_CNTL	,	V_109
RADEON_PPLL_REF_DIV_MASK	,	V_266
radeon_crtc_do_set_base	,	F_20
RADEON_P2PLL_CNTL	,	V_254
RADEON_HORZ_STRETCH_RATIO_MASK	,	V_63
RADEON_PLL_NO_ODD_POST_DIV	,	V_232
mode	,	V_4
crtc_offset_cntl	,	V_134
drm_encoder	,	V_172
radeon_pll	,	V_219
RADEON_PLL_USE_REF_DIV	,	V_242
r100_pll_errata_after_index	,	F_47
u32	,	T_1
mc	,	V_153
radeon_bo_size	,	F_29
RADEON_VERT_STRETCH_RATIO_MAX	,	V_66
radeon_pm_compute_clocks	,	F_14
pitches	,	V_155
tiling_flags	,	V_138
RADEON_MAC_IBOOK	,	V_246
RADEON_PPLL_CNTL	,	V_275
WREG32_PLL_P	,	F_9
radeon_crtc	,	V_10
to_radeon_crtc	,	F_2
tile_addr	,	V_163
RREG32_PLL	,	F_7
radeon_crtc_set_base_atomic	,	F_21
RADEON_PPLL_DIV_3	,	V_267
offset	,	V_164
RADEON_CRTC_V_TOTAL_DISP	,	V_207
radeon_crtc_disable	,	F_54
RMX_OFF	,	V_77
radeon_encoder	,	V_179
crtc_htotal	,	V_46
RADEON_CRTC_OFFSET_CNTL	,	V_169
format	,	V_139
WREG32_P	,	F_15
lvds	,	V_236
RADEON_CRTC2_INTERLACE_EN	,	V_189
RADEON_OVR_WID_LEFT_RIGHT	,	V_13
use_bios_divs	,	V_215
RADEON_CRTC_H_SYNC_POL	,	V_52
gen_cntl_val	,	V_141
panel_ref_divider	,	V_239
"dc=%u, fd=%d, rd=%d, pd=%d\n"	,	L_5
crtc_more_cntl	,	V_27
uint16_t	,	T_3
RADEON_IS_MOBILITY	,	V_265
fp_horz_stretch	,	V_28
DRM_MODE_FLAG_CSYNC	,	V_186
vcoFreq	,	V_94
RADEON_VERT_STRETCH_RESERVED	,	V_37
crtc_v_sync_strt_wid	,	V_177
RADEON_VERT_AUTO_RATIO_INC	,	V_38
CHIP_RS300	,	V_281
RADEON_VCLK_ECP_CNTL	,	V_272
list_for_each_entry	,	F_36
RADEON_PPLL_VGA_ATOMIC_UPDATE_EN	,	V_278
yres	,	V_17
RADEON_CRTC_V_SYNC_POL	,	V_58
pitch_pixels	,	V_137
RADEON_PIXCLKS_CNTL	,	V_250
legacy_display_base_addr	,	V_152
bitvalue	,	V_222
RADEON_CRTC_H_CUTOFF_ACTIVE_EN	,	V_45
ATOM_DEVICE_TV_SUPPORT	,	V_181
CHIP_RS400	,	V_190
scale	,	V_25
RADEON_PLL_PREFER_LOW_REF_DIV	,	V_229
RMX_ASPECT	,	V_61
drm_framebuffer	,	V_120
crtc_ext_cntl	,	V_95
htotal	,	V_247
RADEON_DISP2_RGB_OFFSET_EN	,	V_193
enc_priv	,	V_237
"crtc %d is connected to a TV\n"	,	L_4
radeon_compute_pll_legacy	,	F_41
radeon_bo_reserve	,	F_25
RADEON_PPLL_PVG_SHIFT	,	V_279
RADEON_HORZ_STRETCH_RATIO_MAX	,	V_62
inc	,	V_26
RADEON_CRTC_EN	,	V_112
crtc_vblank_end	,	V_75
DRM_MODE_DPMS_SUSPEND	,	V_116
radeon_bandwidth_update	,	F_34
RADEON_CRTC_DISP_REQ_EN_B	,	V_113
RADEON_PPLL_SLEEP	,	V_285
RADEON_CRTC_INTERLACE_EN	,	V_201
crtc2_gen_cntl	,	V_182
RADEON_P2PLL_ATOMIC_UPDATE_EN	,	V_256
radeon_pll2_wait_for_read_update_complete	,	F_10
radeon_framebuffer	,	V_126
radeon_crtc_mode_set	,	F_50
old_rbo	,	V_147
R300_CRTC2_TILE_X0_Y0	,	V_167
"Wrote2: rd=%u, fd=%u, pd=%u\n"	,	L_7
feedback_div	,	V_209
pll	,	V_220
RADEON_CRTC_VSYNC_DIS	,	V_103
RADEON_FP_CRTC_V_TOTAL_DISP	,	V_83
"No FB bound\n"	,	L_2
radeon_bo_unreserve	,	F_28
RADEON_P2PLL_PVG_MASK	,	V_258
active_device	,	V_180
crtc_id	,	V_97
RADEON_CRTC_GEN_CNTL	,	V_111
DRM_MODE_FLAG_DBLSCAN	,	V_184
RADEON_CRTC_H_SYNC_STRT_WID	,	V_206
radeon_legacy_init_crtc	,	F_55
RADEON_FP_H_SYNC_STRT_WID	,	V_80
