Info: Generated by version: 20.2 build 50
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/a10_pcie_devkit_cvp/source/static_region/ip/design_top/ddr4_ctlr_mm_clock_bridge.ip --block-symbol-file --output-directory=/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/a10_pcie_devkit_cvp/source/static_region/ip/design_top/ddr4_ctlr_mm_clock_bridge --family="Arria 10" --part=10AX115S2F45I1SG
Warning: ddr4_ctlr_mm_clock_bridge: Used altera_avalon_mm_clock_crossing_bridge 19.2.0 (instead of 17.0)
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/a10_pcie_devkit_cvp/source/static_region/ip/design_top/ddr4_ctlr_mm_clock_bridge.ip --synthesis=VERILOG --output-directory=/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/a10_pcie_devkit_cvp/source/static_region/ip/design_top/ddr4_ctlr_mm_clock_bridge --family="Arria 10" --part=10AX115S2F45I1SG
Warning: ddr4_ctlr_mm_clock_bridge: Used altera_avalon_mm_clock_crossing_bridge 19.2.0 (instead of 17.0)
Info: ddr4_ctlr_mm_clock_bridge: "Transforming system: ddr4_ctlr_mm_clock_bridge"
Info: ddr4_ctlr_mm_clock_bridge: "Naming system components in system: ddr4_ctlr_mm_clock_bridge"
Info: ddr4_ctlr_mm_clock_bridge: "Processing generation queue"
Info: ddr4_ctlr_mm_clock_bridge: "Generating: ddr4_ctlr_mm_clock_bridge"
Info: ddr4_ctlr_mm_clock_bridge: "Generating: ddr4_ctlr_mm_clock_bridge_altera_avalon_mm_clock_crossing_bridge_1920_zx5i67i"
Info: my_altera_avalon_dc_fifo_cmd_fifo: "Generating: my_altera_avalon_dc_fifo_cmd_fifo"
Info: my_altera_avalon_dc_fifo_rsp_fifo: "Generating: my_altera_avalon_dc_fifo_rsp_fifo"
Info: ddr4_ctlr_mm_clock_bridge: "Generating: ddr4_ctlr_mm_clock_bridge_altera_avalon_mm_clock_crossing_bridge_altera_avalon_dc_fifo_1920_kj72mxq"
Info: ddr4_ctlr_mm_clock_bridge: "Generating: ddr4_ctlr_mm_clock_bridge_altera_avalon_mm_clock_crossing_bridge_altera_avalon_dc_fifo_1920_re6fw7q"
Info: ddr4_ctlr_mm_clock_bridge: "Generating: ddr4_ctlr_mm_clock_bridge_altera_avalon_dc_fifo_1920_qcx4w5q"
Info: ddr4_ctlr_mm_clock_bridge: Done "ddr4_ctlr_mm_clock_bridge" with 5 modules, 8 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
