###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov  8 19:33:19 2016
#  Command:           optDesign -postCTS
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[17] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.905
= Slack Time                    0.245
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.897 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    0.978 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.034 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.160 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.336 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.394 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.505 |    1.751 | 
     | U593     | C ^ -> Y v           | AOI22X1 | 0.152 | 0.238 |   1.743 |    1.989 | 
     | U284     | A v -> Y v           | BUFX2   | 0.050 | 0.084 |   1.827 |    2.073 | 
     | U594     | A v -> Y ^           | INVX1   | 0.076 | 0.076 |   1.903 |    2.149 | 
     |          | reg_write_addr[17] ^ |         | 0.076 | 0.001 |   1.905 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[14] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.877
= Slack Time                    0.273
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.925 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.006 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.062 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.188 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.364 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.422 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.506 |    1.779 | 
     | U587     | C ^ -> Y v           | AOI22X1 | 0.152 | 0.208 |   1.713 |    1.987 | 
     | U281     | A v -> Y v           | BUFX2   | 0.037 | 0.069 |   1.782 |    2.056 | 
     | U588     | A v -> Y ^           | INVX1   | 0.108 | 0.092 |   1.875 |    2.148 | 
     |          | reg_write_addr[14] ^ |         | 0.108 | 0.002 |   1.877 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[12] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.876
= Slack Time                    0.274
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.925 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.007 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.063 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.189 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.365 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.423 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.506 |    1.780 | 
     | U583     | C ^ -> Y v           | AOI22X1 | 0.147 | 0.228 |   1.734 |    2.008 | 
     | U279     | A v -> Y v           | BUFX2   | 0.041 | 0.073 |   1.807 |    2.081 | 
     | U584     | A v -> Y ^           | INVX1   | 0.068 | 0.068 |   1.875 |    2.149 | 
     |          | reg_write_addr[12] ^ |         | 0.068 | 0.001 |   1.876 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[27] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.873
= Slack Time                    0.277
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.928 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.009 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.066 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.192 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.368 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.426 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.506 |    1.782 | 
     | U613     | C ^ -> Y v           | AOI22X1 | 0.153 | 0.231 |   1.737 |    2.014 | 
     | U294     | A v -> Y v           | BUFX2   | 0.035 | 0.066 |   1.803 |    2.080 | 
     | U614     | A v -> Y ^           | INVX1   | 0.074 | 0.069 |   1.872 |    2.149 | 
     |          | reg_write_addr[27] ^ |         | 0.074 | 0.001 |   1.873 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[11] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.873
= Slack Time                    0.277
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.929 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.010 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.066 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.192 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.368 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.426 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.505 |    1.783 | 
     | U581     | C ^ -> Y v           | AOI22X1 | 0.146 | 0.232 |   1.737 |    2.015 | 
     | U278     | A v -> Y v           | BUFX2   | 0.044 | 0.077 |   1.814 |    2.092 | 
     | U582     | A v -> Y ^           | INVX1   | 0.050 | 0.058 |   1.872 |    2.149 | 
     |          | reg_write_addr[11] ^ |         | 0.050 | 0.001 |   1.873 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[23] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.863
= Slack Time                    0.287
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.938 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.020 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.076 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.202 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.378 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.436 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.506 |    1.793 | 
     | U605     | C ^ -> Y v           | AOI22X1 | 0.144 | 0.220 |   1.726 |    2.013 | 
     | U290     | A v -> Y v           | BUFX2   | 0.034 | 0.066 |   1.792 |    2.079 | 
     | U606     | A v -> Y ^           | INVX1   | 0.075 | 0.070 |   1.862 |    2.149 | 
     |          | reg_write_addr[23] ^ |         | 0.075 | 0.001 |   1.863 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[28] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.859
= Slack Time                    0.291
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.942 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.023 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.080 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.205 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.381 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.439 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.505 |    1.796 | 
     | U615     | C ^ -> Y v           | AOI22X1 | 0.148 | 0.226 |   1.731 |    2.022 | 
     | U295     | A v -> Y v           | BUFX2   | 0.034 | 0.065 |   1.796 |    2.087 | 
     | U616     | A v -> Y ^           | INVX1   | 0.063 | 0.062 |   1.858 |    2.149 | 
     |          | reg_write_addr[28] ^ |         | 0.063 | 0.001 |   1.859 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[24] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.858
= Slack Time                    0.292
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.943 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.025 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.081 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.207 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.383 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.441 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.506 |    1.798 | 
     | U607     | C ^ -> Y v           | AOI22X1 | 0.147 | 0.220 |   1.725 |    2.017 | 
     | U291     | A v -> Y v           | BUFX2   | 0.036 | 0.067 |   1.792 |    2.084 | 
     | U608     | A v -> Y ^           | INVX1   | 0.066 | 0.065 |   1.857 |    2.149 | 
     |          | reg_write_addr[24] ^ |         | 0.066 | 0.001 |   1.858 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[19] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.857
= Slack Time                    0.293
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.944 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.025 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.082 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.208 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.384 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.442 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.505 |    1.799 | 
     | U597     | C ^ -> Y v           | AOI22X1 | 0.147 | 0.231 |   1.736 |    2.030 | 
     | U286     | A v -> Y v           | BUFX2   | 0.035 | 0.066 |   1.802 |    2.096 | 
     | U598     | A v -> Y ^           | INVX1   | 0.049 | 0.054 |   1.856 |    2.149 | 
     |          | reg_write_addr[19] ^ |         | 0.049 | 0.001 |   1.857 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[29] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.857
= Slack Time                    0.293
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.945 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.026 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.082 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.208 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.384 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.442 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.506 |    1.799 | 
     | U617     | C ^ -> Y v           | AOI22X1 | 0.145 | 0.225 |   1.731 |    2.024 | 
     | U296     | A v -> Y v           | BUFX2   | 0.031 | 0.061 |   1.792 |    2.086 | 
     | U618     | A v -> Y ^           | INVX1   | 0.066 | 0.064 |   1.856 |    2.149 | 
     |          | reg_write_addr[29] ^ |         | 0.066 | 0.001 |   1.857 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[8] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.854
= Slack Time                    0.296
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +-------------------------------------------------------------------------------+ 
     | Instance |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                     |         |       |       |  Time   |   Time   | 
     |----------+---------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v    |         | 0.073 |       |   0.651 |    0.947 | 
     | U518     | A v -> Y ^          | INVX1   | 0.074 | 0.081 |   0.732 |    1.028 | 
     | U304     | B ^ -> Y ^          | OR2X2   | 0.031 | 0.057 |   0.789 |    1.085 | 
     | U302     | B ^ -> Y ^          | OR2X2   | 0.132 | 0.126 |   0.915 |    1.210 | 
     | U258     | A ^ -> Y v          | INVX4   | 0.511 | 0.176 |   1.091 |    1.386 | 
     | U272     | B v -> Y v          | OR2X2   | 0.115 | 0.058 |   1.149 |    1.444 | 
     | U273     | A v -> Y ^          | INVX2   | 0.679 | 0.357 |   1.506 |    1.801 | 
     | U575     | C ^ -> Y v          | AOI22X1 | 0.147 | 0.205 |   1.710 |    2.006 | 
     | U275     | A v -> Y v          | BUFX2   | 0.030 | 0.061 |   1.771 |    2.067 | 
     | U576     | A v -> Y ^          | INVX1   | 0.095 | 0.082 |   1.853 |    2.148 | 
     |          | reg_write_addr[8] ^ |         | 0.095 | 0.002 |   1.854 |    2.150 | 
     +-------------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[18] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.852
= Slack Time                    0.298
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.949 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.030 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.087 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.212 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.388 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.447 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.506 |    1.803 | 
     | U595     | C ^ -> Y v           | AOI22X1 | 0.151 | 0.205 |   1.711 |    2.008 | 
     | U285     | A v -> Y v           | BUFX2   | 0.041 | 0.073 |   1.784 |    2.082 | 
     | U596     | A v -> Y ^           | INVX1   | 0.068 | 0.067 |   1.851 |    2.149 | 
     |          | reg_write_addr[18] ^ |         | 0.068 | 0.001 |   1.852 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[16] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.852
= Slack Time                    0.298
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.949 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.030 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.087 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.212 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.388 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.447 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.505 |    1.803 | 
     | U591     | C ^ -> Y v           | AOI22X1 | 0.144 | 0.225 |   1.731 |    2.029 | 
     | U283     | A v -> Y v           | BUFX2   | 0.035 | 0.067 |   1.797 |    2.095 | 
     | U592     | A v -> Y ^           | INVX1   | 0.049 | 0.054 |   1.852 |    2.149 | 
     |          | reg_write_addr[16] ^ |         | 0.049 | 0.001 |   1.852 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[21] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.848
= Slack Time                    0.302
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.953 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.034 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.091 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.217 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.393 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.451 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.505 |    1.807 | 
     | U601     | C ^ -> Y v           | AOI22X1 | 0.144 | 0.230 |   1.735 |    2.037 | 
     | U288     | A v -> Y v           | BUFX2   | 0.030 | 0.060 |   1.796 |    2.098 | 
     | U602     | A v -> Y ^           | INVX1   | 0.048 | 0.052 |   1.847 |    2.149 | 
     |          | reg_write_addr[21] ^ |         | 0.048 | 0.001 |   1.848 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[20] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.846
= Slack Time                    0.304
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.955 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.036 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.093 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.218 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.394 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.452 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.505 |    1.809 | 
     | U599     | C ^ -> Y v           | AOI22X1 | 0.147 | 0.222 |   1.728 |    2.031 | 
     | U287     | A v -> Y v           | BUFX2   | 0.034 | 0.065 |   1.792 |    2.096 | 
     | U600     | A v -> Y ^           | INVX1   | 0.049 | 0.053 |   1.846 |    2.149 | 
     |          | reg_write_addr[20] ^ |         | 0.049 | 0.001 |   1.846 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[13] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.846
= Slack Time                    0.304
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.955 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.036 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.093 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.218 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.394 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.453 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.505 |    1.809 | 
     | U585     | C ^ -> Y v           | AOI22X1 | 0.147 | 0.203 |   1.708 |    2.012 | 
     | U280     | A v -> Y v           | BUFX2   | 0.039 | 0.071 |   1.780 |    2.083 | 
     | U586     | A v -> Y ^           | INVX1   | 0.065 | 0.066 |   1.845 |    2.149 | 
     |          | reg_write_addr[13] ^ |         | 0.065 | 0.001 |   1.846 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[15] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.845
= Slack Time                    0.305
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.957 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.038 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.094 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.220 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.396 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.454 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.506 |    1.811 | 
     | U589     | C ^ -> Y v           | AOI22X1 | 0.148 | 0.206 |   1.711 |    2.016 | 
     | U282     | A v -> Y v           | BUFX2   | 0.036 | 0.068 |   1.779 |    2.084 | 
     | U590     | A v -> Y ^           | INVX1   | 0.065 | 0.065 |   1.844 |    2.149 | 
     |          | reg_write_addr[15] ^ |         | 0.065 | 0.001 |   1.845 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[25] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.844
= Slack Time                    0.306
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.957 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.038 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.095 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.220 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.396 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.455 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.505 |    1.811 | 
     | U609     | C ^ -> Y v           | AOI22X1 | 0.146 | 0.212 |   1.717 |    2.023 | 
     | U292     | A v -> Y v           | BUFX2   | 0.034 | 0.065 |   1.782 |    2.087 | 
     | U610     | A v -> Y ^           | INVX1   | 0.062 | 0.062 |   1.843 |    2.149 | 
     |          | reg_write_addr[25] ^ |         | 0.062 | 0.001 |   1.844 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[22] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.843
= Slack Time                    0.307
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.958 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.039 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.096 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.222 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.398 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.456 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.505 |    1.812 | 
     | U603     | C ^ -> Y v           | AOI22X1 | 0.140 | 0.225 |   1.731 |    2.038 | 
     | U289     | A v -> Y v           | BUFX2   | 0.029 | 0.060 |   1.791 |    2.098 | 
     | U604     | A v -> Y ^           | INVX1   | 0.048 | 0.052 |   1.842 |    2.149 | 
     |          | reg_write_addr[22] ^ |         | 0.048 | 0.001 |   1.843 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[26] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.841
= Slack Time                    0.309
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.960 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.041 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.098 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.223 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.399 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.457 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.505 |    1.814 | 
     | U611     | C ^ -> Y v           | AOI22X1 | 0.146 | 0.213 |   1.718 |    2.027 | 
     | U293     | A v -> Y v           | BUFX2   | 0.033 | 0.064 |   1.782 |    2.091 | 
     | U612     | A v -> Y ^           | INVX1   | 0.057 | 0.059 |   1.841 |    2.149 | 
     |          | reg_write_addr[26] ^ |         | 0.057 | 0.001 |   1.841 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 21: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[10] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.836
= Slack Time                    0.314
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.965 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.046 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.103 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.228 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.404 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.463 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.506 |    1.819 | 
     | U579     | C ^ -> Y v           | AOI22X1 | 0.144 | 0.195 |   1.701 |    2.015 | 
     | U277     | A v -> Y v           | BUFX2   | 0.031 | 0.062 |   1.763 |    2.077 | 
     | U580     | A v -> Y ^           | INVX1   | 0.079 | 0.072 |   1.835 |    2.149 | 
     |          | reg_write_addr[10] ^ |         | 0.079 | 0.001 |   1.836 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 22: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[6] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.834
= Slack Time                    0.316
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +-------------------------------------------------------------------------------+ 
     | Instance |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                     |         |       |       |  Time   |   Time   | 
     |----------+---------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v    |         | 0.073 |       |   0.651 |    0.967 | 
     | U518     | A v -> Y ^          | INVX1   | 0.074 | 0.081 |   0.732 |    1.048 | 
     | U304     | B ^ -> Y ^          | OR2X2   | 0.031 | 0.057 |   0.789 |    1.105 | 
     | U302     | B ^ -> Y ^          | OR2X2   | 0.132 | 0.126 |   0.915 |    1.230 | 
     | U258     | A ^ -> Y v          | INVX4   | 0.511 | 0.176 |   1.091 |    1.406 | 
     | U272     | B v -> Y v          | OR2X2   | 0.115 | 0.058 |   1.149 |    1.465 | 
     | U273     | A v -> Y ^          | INVX2   | 0.679 | 0.357 |   1.505 |    1.821 | 
     | U571     | C ^ -> Y v          | AOI22X1 | 0.142 | 0.188 |   1.693 |    2.009 | 
     | U453     | A v -> Y v          | BUFX2   | 0.037 | 0.069 |   1.762 |    2.078 | 
     | U572     | A v -> Y ^          | INVX1   | 0.075 | 0.071 |   1.833 |    2.149 | 
     |          | reg_write_addr[6] ^ |         | 0.075 | 0.001 |   1.834 |    2.150 | 
     +-------------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[9] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.829
= Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +-------------------------------------------------------------------------------+ 
     | Instance |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                     |         |       |       |  Time   |   Time   | 
     |----------+---------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v    |         | 0.073 |       |   0.651 |    0.972 | 
     | U518     | A v -> Y ^          | INVX1   | 0.074 | 0.081 |   0.732 |    1.053 | 
     | U304     | B ^ -> Y ^          | OR2X2   | 0.031 | 0.057 |   0.789 |    1.110 | 
     | U302     | B ^ -> Y ^          | OR2X2   | 0.132 | 0.126 |   0.915 |    1.236 | 
     | U258     | A ^ -> Y v          | INVX4   | 0.511 | 0.176 |   1.091 |    1.412 | 
     | U272     | B v -> Y v          | OR2X2   | 0.115 | 0.058 |   1.149 |    1.470 | 
     | U273     | A v -> Y ^          | INVX2   | 0.679 | 0.357 |   1.506 |    1.826 | 
     | U577     | C ^ -> Y v          | AOI22X1 | 0.149 | 0.197 |   1.702 |    2.023 | 
     | U276     | A v -> Y v          | BUFX2   | 0.039 | 0.071 |   1.773 |    2.094 | 
     | U578     | A v -> Y ^          | INVX1   | 0.050 | 0.055 |   1.828 |    2.149 | 
     |          | reg_write_addr[9] ^ |         | 0.050 | 0.001 |   1.829 |    2.150 | 
     +-------------------------------------------------------------------------------+ 
Path 24: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[31] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.829
= Slack Time                    0.321
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.972 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.053 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.110 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.236 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.412 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.470 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.506 |    1.827 | 
     | U621     | C ^ -> Y v           | AOI22X1 | 0.146 | 0.195 |   1.701 |    2.022 | 
     | U298     | A v -> Y v           | BUFX2   | 0.039 | 0.071 |   1.772 |    2.093 | 
     | U622     | A v -> Y ^           | INVX1   | 0.051 | 0.057 |   1.828 |    2.149 | 
     |          | reg_write_addr[31] ^ |         | 0.051 | 0.001 |   1.829 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 25: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[7] (v) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (^) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.828
= Slack Time                    0.322
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc         |  Cell   |  Slew |  Delay | Arrival | Required | 
     |          |                     |         |       |        |  Time   |   Time   | 
     |----------+---------------------+---------+-------+--------+---------+----------| 
     |          | \w_dch.WVALID  ^    |         | 0.107 |        |   0.681 |    1.003 | 
     | U518     | A ^ -> Y v          | INVX1   | 0.058 |  0.079 |   0.760 |    1.082 | 
     | U304     | B v -> Y v          | OR2X2   | 0.025 |  0.059 |   0.819 |    1.141 | 
     | U302     | B v -> Y v          | OR2X2   | 0.080 |  0.105 |   0.923 |    1.246 | 
     | U258     | A v -> Y ^          | INVX4   | 0.651 |  0.277 |   1.200 |    1.523 | 
     | U272     | B ^ -> Y ^          | OR2X2   | 0.168 | -0.003 |   1.197 |    1.520 | 
     | U273     | A ^ -> Y v          | INVX2   | 0.536 |  0.235 |   1.432 |    1.754 | 
     | U381     | B v -> Y v          | AND2X2  | 0.022 |  0.235 |   1.667 |    1.990 | 
     | U380     | A v -> Y ^          | INVX1   | 0.478 |  0.010 |   1.678 |    2.000 | 
     | U574     | C ^ -> Y v          | OAI21X1 | 0.170 |  0.149 |   1.827 |    2.149 | 
     |          | reg_write_addr[7] v |         | 0.170 |  0.001 |   1.828 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin \burst_addr_d_reg[31] /CLK 
Endpoint:   \burst_addr_d_reg[31] /D (^) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[6] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.107
- Setup                         0.087
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.470
- Arrival Time                  2.137
= Slack Time                    0.333
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.333 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    0.373 | 
     | FECTS_clks_clk___L2_I2 | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    0.435 | 
     | \burst_addr_d_reg[6]   | CLK ^ -> Q ^ | DFFSR   | 0.020 | 0.130 |   0.231 |    0.565 | 
     | U436                   | A ^ -> Y ^   | BUFX2   | 0.157 | 0.126 |   0.357 |    0.690 | 
     | U628                   | C ^ -> Y v   | NAND3X1 | 0.026 | 0.057 |   0.414 |    0.748 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.456 |    0.790 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.495 |    0.828 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.550 |    0.883 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.617 |    0.951 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.690 |    1.023 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.745 |    1.078 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.804 |    1.137 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.856 |    1.190 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.911 |    1.244 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.970 |    1.304 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   1.030 |    1.364 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.109 |    1.442 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.160 |    1.494 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.212 |    1.546 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.268 |    1.601 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.054 |   1.322 |    1.656 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.056 |   1.379 |    1.712 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.429 |    1.763 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.481 |    1.815 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.082 | 0.081 |   1.562 |    1.895 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.055 | 0.065 |   1.627 |    1.960 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.074 | 0.076 |   1.703 |    2.036 | 
     | U238                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.056 |   1.760 |    2.093 | 
     | U237                   | A ^ -> Y ^   | AND2X2  | 0.064 | 0.070 |   1.829 |    2.163 | 
     | U236                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.074 |   1.903 |    2.236 | 
     | U271                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.062 |   1.965 |    2.298 | 
     | U653                   | B ^ -> Y v   | OAI21X1 | 0.225 | 0.035 |   2.000 |    2.333 | 
     | U654                   | C v -> Y ^   | AOI21X1 | 0.057 | 0.094 |   2.094 |    2.427 | 
     | U323                   | A ^ -> Y ^   | BUFX2   | 0.022 | 0.043 |   2.137 |    2.470 | 
     | \burst_addr_d_reg[31]  | D ^          | DFFSR   | 0.022 | 0.000 |   2.137 |    2.470 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.333 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -0.294 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.068 | 0.065 |   0.104 |   -0.229 | 
     | \burst_addr_d_reg[31]  | CLK ^        | DFFSR | 0.068 | 0.003 |   0.107 |   -0.226 | 
     +------------------------------------------------------------------------------------+ 
Path 27: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[30] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID      (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.813
= Slack Time                    0.337
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +--------------------------------------------------------------------------------+ 
     | Instance |         Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                      |         |       |       |  Time   |   Time   | 
     |----------+----------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v     |         | 0.073 |       |   0.651 |    0.988 | 
     | U518     | A v -> Y ^           | INVX1   | 0.074 | 0.081 |   0.732 |    1.069 | 
     | U304     | B ^ -> Y ^           | OR2X2   | 0.031 | 0.057 |   0.789 |    1.126 | 
     | U302     | B ^ -> Y ^           | OR2X2   | 0.132 | 0.126 |   0.915 |    1.252 | 
     | U258     | A ^ -> Y v           | INVX4   | 0.511 | 0.176 |   1.091 |    1.428 | 
     | U272     | B v -> Y v           | OR2X2   | 0.115 | 0.058 |   1.149 |    1.486 | 
     | U273     | A v -> Y ^           | INVX2   | 0.679 | 0.357 |   1.505 |    1.843 | 
     | U619     | C ^ -> Y v           | AOI22X1 | 0.142 | 0.191 |   1.697 |    2.034 | 
     | U297     | A v -> Y v           | BUFX2   | 0.029 | 0.060 |   1.757 |    2.094 | 
     | U620     | A v -> Y ^           | INVX1   | 0.054 | 0.055 |   1.812 |    2.149 | 
     |          | reg_write_addr[30] ^ |         | 0.054 | 0.001 |   1.813 |    2.150 | 
     +--------------------------------------------------------------------------------+ 
Path 28: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[5] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.811
= Slack Time                    0.339
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +-------------------------------------------------------------------------------+ 
     | Instance |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                     |         |       |       |  Time   |   Time   | 
     |----------+---------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v    |         | 0.073 |       |   0.651 |    0.991 | 
     | U518     | A v -> Y ^          | INVX1   | 0.074 | 0.081 |   0.732 |    1.072 | 
     | U304     | B ^ -> Y ^          | OR2X2   | 0.031 | 0.057 |   0.789 |    1.128 | 
     | U302     | B ^ -> Y ^          | OR2X2   | 0.132 | 0.126 |   0.915 |    1.254 | 
     | U258     | A ^ -> Y v          | INVX4   | 0.511 | 0.176 |   1.091 |    1.430 | 
     | U272     | B v -> Y v          | OR2X2   | 0.115 | 0.058 |   1.149 |    1.488 | 
     | U273     | A v -> Y ^          | INVX2   | 0.679 | 0.357 |   1.505 |    1.845 | 
     | U569     | C ^ -> Y v          | AOI22X1 | 0.144 | 0.193 |   1.699 |    2.038 | 
     | U274     | A v -> Y v          | BUFX2   | 0.030 | 0.061 |   1.759 |    2.098 | 
     | U570     | A v -> Y ^          | INVX1   | 0.047 | 0.051 |   1.810 |    2.149 | 
     |          | reg_write_addr[5] ^ |         | 0.047 | 0.001 |   1.811 |    2.150 | 
     +-------------------------------------------------------------------------------+ 
Path 29: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[4] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.761
= Slack Time                    0.389
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +-------------------------------------------------------------------------------+ 
     | Instance |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                     |         |       |       |  Time   |   Time   | 
     |----------+---------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v    |         | 0.073 |       |   0.651 |    1.040 | 
     | U518     | A v -> Y ^          | INVX1   | 0.074 | 0.081 |   0.732 |    1.121 | 
     | U304     | B ^ -> Y ^          | OR2X2   | 0.031 | 0.057 |   0.789 |    1.178 | 
     | U302     | B ^ -> Y ^          | OR2X2   | 0.132 | 0.126 |   0.915 |    1.304 | 
     | U258     | A ^ -> Y v          | INVX4   | 0.511 | 0.176 |   1.091 |    1.480 | 
     | U272     | B v -> Y v          | OR2X2   | 0.115 | 0.058 |   1.149 |    1.538 | 
     | U273     | A v -> Y ^          | INVX2   | 0.679 | 0.357 |   1.506 |    1.894 | 
     | U457     | A ^ -> Y ^          | AND2X2  | 0.201 | 0.106 |   1.612 |    2.001 | 
     | U458     | A ^ -> Y v          | INVX1   | 0.010 | 0.075 |   1.687 |    2.076 | 
     | U568     | B v -> Y ^          | NAND2X1 | 0.126 | 0.073 |   1.760 |    2.149 | 
     |          | reg_write_addr[4] ^ |         | 0.126 | 0.001 |   1.761 |    2.150 | 
     +-------------------------------------------------------------------------------+ 
Path 30: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[3] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.750
= Slack Time                    0.400
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +-------------------------------------------------------------------------------+ 
     | Instance |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |          |                     |         |       |       |  Time   |   Time   | 
     |----------+---------------------+---------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v    |         | 0.073 |       |   0.651 |    1.051 | 
     | U518     | A v -> Y ^          | INVX1   | 0.074 | 0.081 |   0.732 |    1.132 | 
     | U304     | B ^ -> Y ^          | OR2X2   | 0.031 | 0.057 |   0.789 |    1.189 | 
     | U302     | B ^ -> Y ^          | OR2X2   | 0.132 | 0.126 |   0.915 |    1.314 | 
     | U258     | A ^ -> Y v          | INVX4   | 0.511 | 0.176 |   1.091 |    1.490 | 
     | U272     | B v -> Y v          | OR2X2   | 0.115 | 0.058 |   1.149 |    1.549 | 
     | U273     | A v -> Y ^          | INVX2   | 0.679 | 0.357 |   1.505 |    1.905 | 
     | U385     | A ^ -> Y ^          | AND2X2  | 0.190 | 0.115 |   1.620 |    2.020 | 
     | U384     | A ^ -> Y v          | INVX1   | 0.011 | 0.072 |   1.693 |    2.092 | 
     | U564     | B v -> Y ^          | NAND2X1 | 0.101 | 0.057 |   1.749 |    2.149 | 
     |          | reg_write_addr[3] ^ |         | 0.101 | 0.001 |   1.750 |    2.150 | 
     +-------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin \burst_addr_d_reg[30] /CLK 
Endpoint:   \burst_addr_d_reg[30] /D (^) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[6] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.106
- Setup                         0.119
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.437
- Arrival Time                  2.030
= Slack Time                    0.407
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.407 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    0.447 | 
     | FECTS_clks_clk___L2_I2 | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    0.509 | 
     | \burst_addr_d_reg[6]   | CLK ^ -> Q ^ | DFFSR   | 0.020 | 0.130 |   0.231 |    0.638 | 
     | U436                   | A ^ -> Y ^   | BUFX2   | 0.157 | 0.126 |   0.357 |    0.764 | 
     | U628                   | C ^ -> Y v   | NAND3X1 | 0.026 | 0.057 |   0.414 |    0.821 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.456 |    0.863 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.495 |    0.902 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.550 |    0.957 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.617 |    1.024 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.690 |    1.097 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.745 |    1.152 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.804 |    1.211 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.856 |    1.264 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.911 |    1.318 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.970 |    1.377 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   1.030 |    1.438 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.109 |    1.516 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.160 |    1.567 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.212 |    1.619 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.268 |    1.675 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.054 |   1.322 |    1.730 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.056 |   1.379 |    1.786 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.429 |    1.837 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.481 |    1.888 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.082 | 0.081 |   1.562 |    1.969 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.055 | 0.065 |   1.627 |    2.034 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.074 | 0.076 |   1.703 |    2.110 | 
     | U238                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.056 |   1.760 |    2.167 | 
     | U237                   | A ^ -> Y ^   | AND2X2  | 0.064 | 0.070 |   1.829 |    2.236 | 
     | U236                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.074 |   1.903 |    2.310 | 
     | U652                   | A ^ -> Y v   | OAI21X1 | 0.221 | 0.035 |   1.938 |    2.345 | 
     | U375                   | B v -> Y v   | OR2X2   | 0.040 | 0.075 |   2.013 |    2.420 | 
     | U374                   | A v -> Y ^   | INVX1   | 0.478 | 0.017 |   2.030 |    2.437 | 
     | \burst_addr_d_reg[30]  | D ^          | DFFSR   | 0.478 | 0.000 |   2.030 |    2.437 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.407 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.040 |   -0.368 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.068 | 0.065 |   0.104 |   -0.303 | 
     | \burst_addr_d_reg[30]  | CLK ^        | DFFSR | 0.068 | 0.002 |   0.106 |   -0.301 | 
     +------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin \burst_addr_d_reg[29] /CLK 
Endpoint:   \burst_addr_d_reg[29] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[6] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.105
- Setup                         0.092
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.463
- Arrival Time                  2.001
= Slack Time                    0.462
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.462 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    0.501 | 
     | FECTS_clks_clk___L2_I2 | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    0.563 | 
     | \burst_addr_d_reg[6]   | CLK ^ -> Q ^ | DFFSR   | 0.020 | 0.130 |   0.231 |    0.693 | 
     | U436                   | A ^ -> Y ^   | BUFX2   | 0.157 | 0.126 |   0.357 |    0.819 | 
     | U628                   | C ^ -> Y v   | NAND3X1 | 0.026 | 0.057 |   0.414 |    0.876 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.456 |    0.918 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.495 |    0.956 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.550 |    1.012 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.617 |    1.079 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.690 |    1.152 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.745 |    1.207 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.804 |    1.266 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.856 |    1.318 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.911 |    1.372 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.970 |    1.432 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   1.030 |    1.492 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.109 |    1.571 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.160 |    1.622 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.212 |    1.674 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.268 |    1.730 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.054 |   1.322 |    1.784 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.056 |   1.379 |    1.841 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.429 |    1.891 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.481 |    1.943 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.082 | 0.081 |   1.562 |    2.024 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.055 | 0.065 |   1.627 |    2.089 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.074 | 0.076 |   1.703 |    2.165 | 
     | U238                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.056 |   1.760 |    2.221 | 
     | U237                   | A ^ -> Y ^   | AND2X2  | 0.064 | 0.070 |   1.829 |    2.291 | 
     | U236                   | A ^ -> Y ^   | AND2X2  | 0.068 | 0.074 |   1.903 |    2.365 | 
     | U373                   | A ^ -> Y ^   | OR2X2   | 0.051 | 0.062 |   1.965 |    2.427 | 
     | U372                   | A ^ -> Y v   | INVX1   | 0.021 | 0.036 |   2.001 |    2.463 | 
     | \burst_addr_d_reg[29]  | D v          | DFFSR   | 0.021 | 0.000 |   2.001 |    2.463 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.462 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.040 |   -0.422 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.066 | 0.062 |   0.102 |   -0.360 | 
     | \burst_addr_d_reg[29]  | CLK ^        | DFFSR | 0.066 | 0.003 |   0.105 |   -0.357 | 
     +------------------------------------------------------------------------------------+ 
Path 33: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[1] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.629
= Slack Time                    0.521
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +------------------------------------------------------------------------------+ 
     | Instance |         Arc         |  Cell  |  Slew | Delay | Arrival | Required | 
     |          |                     |        |       |       |  Time   |   Time   | 
     |----------+---------------------+--------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v    |        | 0.073 |       |   0.651 |    1.172 | 
     | U518     | A v -> Y ^          | INVX1  | 0.074 | 0.081 |   0.732 |    1.253 | 
     | U304     | B ^ -> Y ^          | OR2X2  | 0.031 | 0.057 |   0.789 |    1.310 | 
     | U302     | B ^ -> Y ^          | OR2X2  | 0.132 | 0.126 |   0.915 |    1.435 | 
     | U258     | A ^ -> Y v          | INVX4  | 0.511 | 0.176 |   1.091 |    1.611 | 
     | U272     | B v -> Y v          | OR2X2  | 0.115 | 0.058 |   1.149 |    1.670 | 
     | U273     | A v -> Y ^          | INVX2  | 0.679 | 0.357 |   1.505 |    2.026 | 
     | U566     | A ^ -> Y ^          | AND2X2 | 0.227 | 0.123 |   1.628 |    2.149 | 
     |          | reg_write_addr[1] ^ |        | 0.227 | 0.001 |   1.629 |    2.150 | 
     +------------------------------------------------------------------------------+ 
Path 34: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[2] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.629
= Slack Time                    0.521
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +------------------------------------------------------------------------------+ 
     | Instance |         Arc         |  Cell  |  Slew | Delay | Arrival | Required | 
     |          |                     |        |       |       |  Time   |   Time   | 
     |----------+---------------------+--------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v    |        | 0.073 |       |   0.651 |    1.172 | 
     | U518     | A v -> Y ^          | INVX1  | 0.074 | 0.081 |   0.732 |    1.253 | 
     | U304     | B ^ -> Y ^          | OR2X2  | 0.031 | 0.057 |   0.789 |    1.310 | 
     | U302     | B ^ -> Y ^          | OR2X2  | 0.132 | 0.126 |   0.915 |    1.436 | 
     | U258     | A ^ -> Y v          | INVX4  | 0.511 | 0.176 |   1.091 |    1.612 | 
     | U272     | B v -> Y v          | OR2X2  | 0.115 | 0.058 |   1.149 |    1.670 | 
     | U273     | A v -> Y ^          | INVX2  | 0.679 | 0.357 |   1.506 |    2.026 | 
     | U567     | A ^ -> Y ^          | AND2X2 | 0.220 | 0.123 |   1.629 |    2.149 | 
     |          | reg_write_addr[2] ^ |        | 0.220 | 0.001 |   1.629 |    2.150 | 
     +------------------------------------------------------------------------------+ 
Path 35: MET Late External Delay Assertion 
Endpoint:   reg_write_addr[0] (^) checked with  leading edge of 'clk'
Beginpoint: \w_dch.WVALID     (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.622
= Slack Time                    0.528
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time            0.651
     +------------------------------------------------------------------------------+ 
     | Instance |         Arc         |  Cell  |  Slew | Delay | Arrival | Required | 
     |          |                     |        |       |       |  Time   |   Time   | 
     |----------+---------------------+--------+-------+-------+---------+----------| 
     |          | \w_dch.WVALID  v    |        | 0.073 |       |   0.651 |    1.180 | 
     | U518     | A v -> Y ^          | INVX1  | 0.074 | 0.081 |   0.732 |    1.261 | 
     | U304     | B ^ -> Y ^          | OR2X2  | 0.031 | 0.057 |   0.789 |    1.317 | 
     | U302     | B ^ -> Y ^          | OR2X2  | 0.132 | 0.126 |   0.915 |    1.443 | 
     | U258     | A ^ -> Y v          | INVX4  | 0.511 | 0.176 |   1.091 |    1.619 | 
     | U272     | B v -> Y v          | OR2X2  | 0.115 | 0.058 |   1.149 |    1.677 | 
     | U273     | A v -> Y ^          | INVX2  | 0.679 | 0.357 |   1.506 |    2.034 | 
     | U565     | A ^ -> Y ^          | AND2X2 | 0.223 | 0.115 |   1.621 |    2.149 | 
     |          | reg_write_addr[0] ^ |        | 0.223 | 0.001 |   1.622 |    2.150 | 
     +------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin \burst_addr_d_reg[28] /CLK 
Endpoint:   \burst_addr_d_reg[28] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[6] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.105
- Setup                         0.092
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.463
- Arrival Time                  1.920
= Slack Time                    0.543
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.543 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    0.583 | 
     | FECTS_clks_clk___L2_I2 | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    0.645 | 
     | \burst_addr_d_reg[6]   | CLK ^ -> Q ^ | DFFSR   | 0.020 | 0.130 |   0.231 |    0.775 | 
     | U436                   | A ^ -> Y ^   | BUFX2   | 0.157 | 0.126 |   0.357 |    0.900 | 
     | U628                   | C ^ -> Y v   | NAND3X1 | 0.026 | 0.057 |   0.414 |    0.957 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.456 |    0.999 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.495 |    1.038 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.550 |    1.093 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.617 |    1.161 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.690 |    1.233 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.745 |    1.288 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.804 |    1.347 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.856 |    1.400 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.911 |    1.454 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.970 |    1.514 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   1.030 |    1.574 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.109 |    1.652 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.160 |    1.704 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.212 |    1.756 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.268 |    1.811 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.054 |   1.322 |    1.866 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.056 |   1.379 |    1.922 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.429 |    1.973 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.481 |    2.025 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.082 | 0.081 |   1.562 |    2.105 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.055 | 0.065 |   1.627 |    2.170 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.074 | 0.076 |   1.703 |    2.246 | 
     | U238                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.056 |   1.760 |    2.303 | 
     | U237                   | A ^ -> Y ^   | AND2X2  | 0.064 | 0.070 |   1.829 |    2.373 | 
     | U371                   | A ^ -> Y ^   | OR2X2   | 0.044 | 0.056 |   1.885 |    2.428 | 
     | U370                   | A ^ -> Y v   | INVX1   | 0.023 | 0.035 |   1.920 |    2.463 | 
     | \burst_addr_d_reg[28]  | D v          | DFFSR   | 0.023 | 0.000 |   1.920 |    2.463 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.543 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -0.504 | 
     | FECTS_clks_clk___L2_I1 | A v -> Y ^   | INVX4 | 0.066 | 0.062 |   0.102 |   -0.442 | 
     | \burst_addr_d_reg[28]  | CLK ^        | DFFSR | 0.066 | 0.003 |   0.105 |   -0.438 | 
     +------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[5] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[5] /D (^) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.105
- Setup                         0.091
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.464
- Arrival Time                  1.900
= Slack Time                    0.563
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.563 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    0.603 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    0.665 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.133 |   0.234 |    0.798 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.071 | 0.075 |   0.310 |    0.873 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.020 | 0.047 |   0.357 |    0.920 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.031 | 0.032 |   0.389 |    0.952 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.012 | 0.048 |   0.437 |    1.000 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.446 |    1.010 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.190 | 0.204 |   0.650 |    1.214 | 
     | U517                           | B v -> Y ^   | AOI21X1 | 0.202 | 0.199 |   0.850 |    1.413 | 
     | U404                           | A ^ -> Y ^   | BUFX2   | 0.088 | 0.086 |   0.935 |    1.499 | 
     | U536                           | B ^ -> Y ^   | AND2X2  | 0.161 | 0.130 |   1.065 |    1.628 | 
     | U234                           | A ^ -> Y ^   | OR2X2   | 0.041 | 0.067 |   1.132 |    1.696 | 
     | U510                           | A ^ -> Y v   | INVX1   | 0.253 | 0.185 |   1.317 |    1.881 | 
     | \intadd_0/U5                   | C v -> YC v  | FAX1    | 0.053 | 0.146 |   1.463 |    2.027 | 
     | \intadd_0/U4                   | C v -> YC v  | FAX1    | 0.034 | 0.091 |   1.554 |    2.117 | 
     | \intadd_0/U3                   | C v -> YC v  | FAX1    | 0.038 | 0.090 |   1.644 |    2.207 | 
     | \intadd_0/U2                   | C v -> YC v  | FAX1    | 0.041 | 0.093 |   1.736 |    2.300 | 
     | U547                           | A v -> Y ^   | XOR2X1  | 0.073 | 0.059 |   1.795 |    2.359 | 
     | U548                           | A ^ -> Y v   | XNOR2X1 | 0.060 | 0.044 |   1.839 |    2.402 | 
     | U549                           | B v -> Y ^   | MUX2X1  | 0.046 | 0.061 |   1.900 |    2.464 | 
     | \wchrsp_fifo/depth_left_reg[5] | D ^          | DFFSR   | 0.046 | 0.000 |   1.900 |    2.464 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.563 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -0.524 | 
     | FECTS_clks_clk___L2_I2         | A v -> Y ^   | INVX4 | 0.065 | 0.062 |   0.102 |   -0.462 | 
     | \wchrsp_fifo/depth_left_reg[5] | CLK ^        | DFFSR | 0.065 | 0.003 |   0.105 |   -0.459 | 
     +--------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin \burst_addr_d_reg[27] /CLK 
Endpoint:   \burst_addr_d_reg[27] /D (^) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[6] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.100
- Setup                         0.119
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.431
- Arrival Time                  1.833
= Slack Time                    0.599
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.599 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.040 |    0.638 | 
     | FECTS_clks_clk___L2_I2 | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.102 |    0.700 | 
     | \burst_addr_d_reg[6]   | CLK ^ -> Q ^ | DFFSR   | 0.020 | 0.130 |   0.231 |    0.830 | 
     | U436                   | A ^ -> Y ^   | BUFX2   | 0.157 | 0.126 |   0.357 |    0.955 | 
     | U628                   | C ^ -> Y v   | NAND3X1 | 0.026 | 0.057 |   0.414 |    1.013 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.456 |    1.055 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.495 |    1.093 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.550 |    1.149 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.617 |    1.216 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.690 |    1.289 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.745 |    1.344 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.804 |    1.403 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.857 |    1.455 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.911 |    1.509 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.970 |    1.569 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   1.031 |    1.629 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.109 |    1.707 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.160 |    1.759 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.212 |    1.811 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.268 |    1.867 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.054 |   1.322 |    1.921 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.056 |   1.379 |    1.977 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.429 |    2.028 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.481 |    2.080 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.082 | 0.081 |   1.562 |    2.161 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.055 | 0.065 |   1.627 |    2.225 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.074 | 0.076 |   1.703 |    2.302 | 
     | U649                   | A ^ -> Y v   | OAI21X1 | 0.229 | 0.039 |   1.743 |    2.341 | 
     | U369                   | B v -> Y v   | OR2X2   | 0.042 | 0.074 |   1.817 |    2.415 | 
     | U368                   | A v -> Y ^   | INVX1   | 0.478 | 0.016 |   1.833 |    2.431 | 
     | \burst_addr_d_reg[27]  | D ^          | DFFSR   | 0.478 | 0.000 |   1.833 |    2.431 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.599 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -0.559 | 
     | FECTS_clks_clk___L2_I5 | A v -> Y ^   | INVX4 | 0.061 | 0.058 |   0.098 |   -0.501 | 
     | \burst_addr_d_reg[27]  | CLK ^        | DFFSR | 0.061 | 0.002 |   0.100 |   -0.498 | 
     +------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[1] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[1] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.105
- Setup                         0.114
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.441
- Arrival Time                  1.800
= Slack Time                    0.641
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.641 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    0.681 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    0.743 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.133 |   0.234 |    0.876 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.071 | 0.075 |   0.310 |    0.951 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.020 | 0.047 |   0.357 |    0.998 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.031 | 0.032 |   0.389 |    1.030 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.012 | 0.048 |   0.437 |    1.078 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.446 |    1.088 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.190 | 0.204 |   0.650 |    1.292 | 
     | U517                           | B v -> Y ^   | AOI21X1 | 0.202 | 0.199 |   0.850 |    1.491 | 
     | U404                           | A ^ -> Y ^   | BUFX2   | 0.088 | 0.086 |   0.935 |    1.577 | 
     | U536                           | B ^ -> Y ^   | AND2X2  | 0.161 | 0.130 |   1.065 |    1.706 | 
     | U234                           | A ^ -> Y ^   | OR2X2   | 0.041 | 0.067 |   1.132 |    1.774 | 
     | U510                           | A ^ -> Y v   | INVX1   | 0.253 | 0.185 |   1.317 |    1.959 | 
     | U539                           | C v -> Y ^   | AOI21X1 | 0.045 | 0.095 |   1.413 |    2.054 | 
     | U452                           | A ^ -> Y ^   | BUFX2   | 0.168 | 0.135 |   1.547 |    2.189 | 
     | U451                           | A ^ -> Y v   | INVX1   | 0.024 | 0.080 |   1.627 |    2.269 | 
     | U379                           | A v -> Y v   | AND2X2  | 0.007 | 0.039 |   1.666 |    2.308 | 
     | U378                           | A v -> Y ^   | INVX1   | 0.478 | 0.004 |   1.671 |    2.312 | 
     | U546                           | C ^ -> Y v   | OAI21X1 | 0.146 | 0.129 |   1.800 |    2.441 | 
     | \wchrsp_fifo/depth_left_reg[1] | D v          | DFFSR   | 0.146 | 0.000 |   1.800 |    2.441 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.641 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -0.602 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.065 | 0.062 |   0.101 |   -0.540 | 
     | \wchrsp_fifo/depth_left_reg[1] | CLK ^        | DFFSR | 0.065 | 0.004 |   0.105 |   -0.536 | 
     +--------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[4] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[4] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.105
- Setup                         0.091
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.465
- Arrival Time                  1.815
= Slack Time                    0.650
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.650 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    0.689 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    0.751 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.133 |   0.234 |    0.884 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.071 | 0.075 |   0.310 |    0.959 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.020 | 0.047 |   0.357 |    1.006 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.031 | 0.032 |   0.389 |    1.038 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.012 | 0.048 |   0.437 |    1.086 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.446 |    1.096 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.190 | 0.204 |   0.650 |    1.300 | 
     | U517                           | B v -> Y ^   | AOI21X1 | 0.202 | 0.199 |   0.850 |    1.499 | 
     | U404                           | A ^ -> Y ^   | BUFX2   | 0.088 | 0.086 |   0.935 |    1.585 | 
     | U536                           | B ^ -> Y ^   | AND2X2  | 0.161 | 0.130 |   1.065 |    1.715 | 
     | U234                           | A ^ -> Y ^   | OR2X2   | 0.041 | 0.067 |   1.132 |    1.782 | 
     | U510                           | A ^ -> Y v   | INVX1   | 0.253 | 0.185 |   1.317 |    1.967 | 
     | \intadd_0/U5                   | C v -> YC v  | FAX1    | 0.053 | 0.146 |   1.463 |    2.113 | 
     | \intadd_0/U4                   | C v -> YC v  | FAX1    | 0.034 | 0.091 |   1.554 |    2.203 | 
     | \intadd_0/U3                   | C v -> YC v  | FAX1    | 0.038 | 0.090 |   1.644 |    2.293 | 
     | \intadd_0/U2                   | C v -> YS v  | FAX1    | 0.013 | 0.083 |   1.727 |    2.377 | 
     | U540                           | B v -> Y ^   | MUX2X1  | 0.051 | 0.054 |   1.780 |    2.430 | 
     | U541                           | A ^ -> Y v   | INVX1   | 0.020 | 0.034 |   1.815 |    2.464 | 
     | \wchrsp_fifo/depth_left_reg[4] | D v          | DFFSR   | 0.020 | 0.000 |   1.815 |    2.465 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.650 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -0.610 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.065 | 0.062 |   0.101 |   -0.548 | 
     | \wchrsp_fifo/depth_left_reg[4] | CLK ^        | DFFSR | 0.065 | 0.004 |   0.105 |   -0.544 | 
     +--------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin \burst_addr_d_reg[26] /CLK 
Endpoint:   \burst_addr_d_reg[26] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[6] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.108
- Setup                         0.094
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.464
- Arrival Time                  1.780
= Slack Time                    0.684
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.684 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    0.723 | 
     | FECTS_clks_clk___L2_I2 | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    0.785 | 
     | \burst_addr_d_reg[6]   | CLK ^ -> Q ^ | DFFSR   | 0.020 | 0.130 |   0.231 |    0.915 | 
     | U436                   | A ^ -> Y ^   | BUFX2   | 0.157 | 0.126 |   0.357 |    1.041 | 
     | U628                   | C ^ -> Y v   | NAND3X1 | 0.026 | 0.057 |   0.414 |    1.098 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.456 |    1.140 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.495 |    1.179 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.550 |    1.234 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.617 |    1.301 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.690 |    1.374 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.745 |    1.429 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.804 |    1.488 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.856 |    1.540 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.911 |    1.595 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.970 |    1.654 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   1.030 |    1.714 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.109 |    1.793 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.160 |    1.844 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.212 |    1.896 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.268 |    1.952 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.054 |   1.322 |    2.006 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.056 |   1.379 |    2.063 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.429 |    2.113 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.481 |    2.165 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.082 | 0.081 |   1.562 |    2.246 | 
     | U240                   | A ^ -> Y ^   | AND2X2  | 0.055 | 0.065 |   1.627 |    2.311 | 
     | U239                   | A ^ -> Y ^   | AND2X2  | 0.074 | 0.076 |   1.703 |    2.387 | 
     | U367                   | A ^ -> Y ^   | OR2X2   | 0.032 | 0.048 |   1.751 |    2.435 | 
     | U366                   | A ^ -> Y v   | INVX1   | 0.020 | 0.028 |   1.780 |    2.464 | 
     | \burst_addr_d_reg[26]  | D v          | DFFSR   | 0.020 | 0.000 |   1.780 |    2.464 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.684 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -0.645 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.068 | 0.065 |   0.104 |   -0.580 | 
     | \burst_addr_d_reg[26]  | CLK ^        | DFFSR | 0.068 | 0.004 |   0.108 |   -0.576 | 
     +------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[3] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[3] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.105
- Setup                         0.091
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.464
- Arrival Time                  1.769
= Slack Time                    0.695
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.695 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.040 |    0.735 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    0.797 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.133 |   0.234 |    0.930 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.071 | 0.075 |   0.310 |    1.005 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.020 | 0.047 |   0.357 |    1.052 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.031 | 0.032 |   0.389 |    1.084 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.012 | 0.048 |   0.437 |    1.132 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.446 |    1.142 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.190 | 0.204 |   0.650 |    1.346 | 
     | U517                           | B v -> Y ^   | AOI21X1 | 0.202 | 0.199 |   0.850 |    1.545 | 
     | U404                           | A ^ -> Y ^   | BUFX2   | 0.088 | 0.086 |   0.935 |    1.631 | 
     | U536                           | B ^ -> Y ^   | AND2X2  | 0.161 | 0.130 |   1.065 |    1.760 | 
     | U234                           | A ^ -> Y ^   | OR2X2   | 0.041 | 0.067 |   1.132 |    1.828 | 
     | U510                           | A ^ -> Y v   | INVX1   | 0.253 | 0.185 |   1.317 |    2.013 | 
     | \intadd_0/U5                   | C v -> YC v  | FAX1    | 0.053 | 0.146 |   1.463 |    2.159 | 
     | \intadd_0/U4                   | C v -> YC v  | FAX1    | 0.034 | 0.091 |   1.554 |    2.249 | 
     | \intadd_0/U3                   | C v -> YS v  | FAX1    | 0.047 | 0.108 |   1.662 |    2.357 | 
     | U542                           | B v -> Y ^   | MUX2X1  | 0.061 | 0.069 |   1.731 |    2.426 | 
     | U543                           | A ^ -> Y v   | INVX1   | 0.021 | 0.038 |   1.769 |    2.464 | 
     | \wchrsp_fifo/depth_left_reg[3] | D v          | DFFSR   | 0.021 | 0.000 |   1.769 |    2.464 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.695 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -0.656 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.065 | 0.062 |   0.101 |   -0.594 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^        | DFFSR | 0.065 | 0.004 |   0.105 |   -0.590 | 
     +--------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin \burst_addr_d_reg[25] /CLK 
Endpoint:   \burst_addr_d_reg[25] /D (^) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[6] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.108
- Setup                         0.119
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.439
- Arrival Time                  1.699
= Slack Time                    0.740
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.740 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.040 |    0.779 | 
     | FECTS_clks_clk___L2_I2 | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.102 |    0.841 | 
     | \burst_addr_d_reg[6]   | CLK ^ -> Q ^ | DFFSR   | 0.020 | 0.130 |   0.231 |    0.971 | 
     | U436                   | A ^ -> Y ^   | BUFX2   | 0.157 | 0.126 |   0.357 |    1.097 | 
     | U628                   | C ^ -> Y v   | NAND3X1 | 0.026 | 0.057 |   0.414 |    1.154 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.456 |    1.196 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.495 |    1.234 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.550 |    1.290 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.617 |    1.357 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.690 |    1.430 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.745 |    1.485 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.804 |    1.544 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.857 |    1.596 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.911 |    1.650 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.970 |    1.710 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   1.031 |    1.770 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.109 |    1.848 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.160 |    1.900 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.212 |    1.952 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.268 |    2.008 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.054 |   1.322 |    2.062 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.056 |   1.379 |    2.119 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.429 |    2.169 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.481 |    2.221 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.082 | 0.081 |   1.562 |    2.302 | 
     | U647                   | A ^ -> Y v   | OAI21X1 | 0.222 | 0.040 |   1.602 |    2.342 | 
     | U365                   | B v -> Y v   | OR2X2   | 0.041 | 0.075 |   1.677 |    2.417 | 
     | U364                   | A v -> Y ^   | INVX1   | 0.478 | 0.021 |   1.699 |    2.438 | 
     | \burst_addr_d_reg[25]  | D ^          | DFFSR   | 0.478 | 0.000 |   1.699 |    2.439 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.740 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -0.700 | 
     | FECTS_clks_clk___L2_I6 | A v -> Y ^   | INVX4 | 0.068 | 0.065 |   0.104 |   -0.636 | 
     | \burst_addr_d_reg[25]  | CLK ^        | DFFSR | 0.068 | 0.004 |   0.108 |   -0.632 | 
     +------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[3] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[3] /D      (^) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.101
- Setup                         0.099
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.451
- Arrival Time                  1.698
= Slack Time                    0.753
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.753 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    0.793 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    0.855 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.133 |   0.234 |    0.987 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.071 | 0.075 |   0.310 |    1.063 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.020 | 0.047 |   0.357 |    1.110 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.031 | 0.032 |   0.389 |    1.142 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.012 | 0.048 |   0.437 |    1.190 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.446 |    1.200 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.190 | 0.204 |   0.650 |    1.404 | 
     | U517                           | B v -> Y ^   | AOI21X1 | 0.202 | 0.199 |   0.850 |    1.603 | 
     | U404                           | A ^ -> Y ^   | BUFX2   | 0.088 | 0.086 |   0.935 |    1.689 | 
     | U536                           | B ^ -> Y ^   | AND2X2  | 0.161 | 0.130 |   1.065 |    1.818 | 
     | U557                           | A ^ -> Y v   | INVX1   | 0.006 | 0.070 |   1.135 |    1.889 | 
     | U558                           | C v -> Y ^   | AOI21X1 | 0.111 | 0.066 |   1.201 |    1.954 | 
     | U426                           | A ^ -> Y ^   | BUFX2   | 0.069 | 0.077 |   1.277 |    2.031 | 
     | U419                           | B ^ -> Y ^   | AND2X2  | 0.028 | 0.043 |   1.321 |    2.074 | 
     | U418                           | A ^ -> Y v   | INVX1   | 0.033 | 0.036 |   1.357 |    2.110 | 
     | U261                           | B v -> Y v   | OR2X2   | 0.009 | 0.051 |   1.408 |    2.162 | 
     | U432                           | A v -> Y ^   | INVX1   | 0.137 | 0.102 |   1.511 |    2.264 | 
     | U262                           | B ^ -> Y ^   | AND2X2  | 0.047 | 0.061 |   1.572 |    2.326 | 
     | U474                           | A ^ -> Y v   | INVX1   | 0.032 | 0.042 |   1.614 |    2.367 | 
     | U674                           | B v -> Y ^   | MUX2X1  | 0.088 | 0.083 |   1.697 |    2.451 | 
     | \wchrsp_fifo/r_ptr_reg[3]      | D ^          | DFFSR   | 0.088 | 0.000 |   1.698 |    2.451 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.753 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -0.714 | 
     | FECTS_clks_clk___L2_I5    | A v -> Y ^   | INVX4 | 0.061 | 0.058 |   0.098 |   -0.655 | 
     | \wchrsp_fifo/r_ptr_reg[3] | CLK ^        | DFFSR | 0.061 | 0.003 |   0.101 |   -0.653 | 
     +---------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[4] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[4] /D      (^) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.101
- Setup                         0.095
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.456
- Arrival Time                  1.692
= Slack Time                    0.764
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.764 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    0.804 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    0.865 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.133 |   0.234 |    0.998 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.071 | 0.075 |   0.310 |    1.074 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.020 | 0.047 |   0.357 |    1.121 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.031 | 0.032 |   0.389 |    1.153 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.012 | 0.048 |   0.437 |    1.201 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.446 |    1.210 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.190 | 0.204 |   0.650 |    1.414 | 
     | U517                           | B v -> Y ^   | AOI21X1 | 0.202 | 0.199 |   0.850 |    1.614 | 
     | U404                           | A ^ -> Y ^   | BUFX2   | 0.088 | 0.086 |   0.935 |    1.699 | 
     | U536                           | B ^ -> Y ^   | AND2X2  | 0.161 | 0.130 |   1.065 |    1.829 | 
     | U557                           | A ^ -> Y v   | INVX1   | 0.006 | 0.070 |   1.135 |    1.899 | 
     | U558                           | C v -> Y ^   | AOI21X1 | 0.111 | 0.066 |   1.201 |    1.965 | 
     | U426                           | A ^ -> Y ^   | BUFX2   | 0.069 | 0.077 |   1.277 |    2.041 | 
     | U419                           | B ^ -> Y ^   | AND2X2  | 0.028 | 0.043 |   1.321 |    2.085 | 
     | U418                           | A ^ -> Y v   | INVX1   | 0.033 | 0.036 |   1.357 |    2.121 | 
     | U261                           | B v -> Y v   | OR2X2   | 0.009 | 0.051 |   1.408 |    2.172 | 
     | U432                           | A v -> Y ^   | INVX1   | 0.137 | 0.102 |   1.511 |    2.275 | 
     | U262                           | B ^ -> Y ^   | AND2X2  | 0.047 | 0.061 |   1.572 |    2.336 | 
     | U398                           | A ^ -> Y ^   | AND2X2  | 0.024 | 0.043 |   1.615 |    2.379 | 
     | U397                           | A ^ -> Y v   | INVX1   | 0.020 | 0.026 |   1.641 |    2.405 | 
     | U676                           | S v -> Y ^   | MUX2X1  | 0.067 | 0.051 |   1.692 |    2.456 | 
     | \wchrsp_fifo/r_ptr_reg[4]      | D ^          | DFFSR   | 0.067 | 0.000 |   1.692 |    2.456 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.764 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -0.725 | 
     | FECTS_clks_clk___L2_I5    | A v -> Y ^   | INVX4 | 0.061 | 0.058 |   0.098 |   -0.666 | 
     | \wchrsp_fifo/r_ptr_reg[4] | CLK ^        | DFFSR | 0.061 | 0.003 |   0.101 |   -0.663 | 
     +---------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin \wchrsp_fifo/r_ptr_reg[2] /CLK 
Endpoint:   \wchrsp_fifo/r_ptr_reg[2] /D      (v) checked with  leading edge of 
'clk'
Beginpoint: \wchrsp_fifo/depth_left_reg[3] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.101
- Setup                         0.086
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.465
- Arrival Time                  1.687
= Slack Time                    0.778
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |              |         |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.778 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.039 |    0.817 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.101 |    0.879 | 
     | \wchrsp_fifo/depth_left_reg[3] | CLK ^ -> Q ^ | DFFSR   | 0.023 | 0.133 |   0.234 |    1.012 | 
     | U445                           | A ^ -> Y ^   | BUFX2   | 0.071 | 0.075 |   0.310 |    1.087 | 
     | U314                           | A ^ -> Y ^   | OR2X2   | 0.020 | 0.047 |   0.357 |    1.134 | 
     | U313                           | A ^ -> Y v   | INVX1   | 0.031 | 0.032 |   0.389 |    1.166 | 
     | U233                           | B v -> Y v   | AND2X2  | 0.012 | 0.048 |   0.437 |    1.214 | 
     | U462                           | A v -> Y ^   | INVX1   | 0.478 | 0.009 |   0.446 |    1.224 | 
     | U515                           | C ^ -> Y v   | NOR3X1  | 0.190 | 0.204 |   0.650 |    1.428 | 
     | U517                           | B v -> Y ^   | AOI21X1 | 0.202 | 0.199 |   0.850 |    1.627 | 
     | U404                           | A ^ -> Y ^   | BUFX2   | 0.088 | 0.086 |   0.935 |    1.713 | 
     | U536                           | B ^ -> Y ^   | AND2X2  | 0.161 | 0.130 |   1.065 |    1.843 | 
     | U557                           | A ^ -> Y v   | INVX1   | 0.006 | 0.070 |   1.135 |    1.913 | 
     | U558                           | C v -> Y ^   | AOI21X1 | 0.111 | 0.066 |   1.201 |    1.978 | 
     | U426                           | A ^ -> Y ^   | BUFX2   | 0.069 | 0.077 |   1.277 |    2.055 | 
     | U419                           | B ^ -> Y ^   | AND2X2  | 0.028 | 0.043 |   1.321 |    2.099 | 
     | U418                           | A ^ -> Y v   | INVX1   | 0.033 | 0.036 |   1.357 |    2.135 | 
     | U261                           | B v -> Y v   | OR2X2   | 0.009 | 0.051 |   1.408 |    2.186 | 
     | U432                           | A v -> Y ^   | INVX1   | 0.137 | 0.102 |   1.511 |    2.288 | 
     | U262                           | B ^ -> Y ^   | AND2X2  | 0.047 | 0.061 |   1.572 |    2.350 | 
     | U474                           | A ^ -> Y v   | INVX1   | 0.032 | 0.042 |   1.614 |    2.392 | 
     | U672                           | C v -> Y ^   | OAI21X1 | 0.055 | 0.038 |   1.652 |    2.429 | 
     | U673                           | A ^ -> Y v   | INVX1   | 0.019 | 0.035 |   1.687 |    2.465 | 
     | \wchrsp_fifo/r_ptr_reg[2]      | D v          | DFFSR   | 0.019 | 0.000 |   1.687 |    2.465 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                           |              |       |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-------+-------+-------+---------+----------| 
     |                           | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.778 | 
     | FECTS_clks_clk___L1_I0    | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -0.738 | 
     | FECTS_clks_clk___L2_I5    | A v -> Y ^   | INVX4 | 0.061 | 0.058 |   0.098 |   -0.680 | 
     | \wchrsp_fifo/r_ptr_reg[2] | CLK ^        | DFFSR | 0.061 | 0.003 |   0.101 |   -0.677 | 
     +---------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin \wchrsp_fifo/depth_left_reg[2] /CLK 
Endpoint:   \wchrsp_fifo/depth_left_reg[2] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \w_dch.WVALID                     (^) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.105
- Setup                         0.091
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.464
- Arrival Time                  1.677
= Slack Time                    0.787
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Instance            |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                |                  |         |       |       |  Time   |   Time   | 
     |--------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.468 | 
     | U511                           | A ^ -> Y ^       | AND2X2  | 0.174 | 0.137 |   0.817 |    1.604 | 
     | U267                           | B ^ -> Y ^       | AND2X2  | 0.044 | 0.069 |   0.886 |    1.673 | 
     | U448                           | A ^ -> Y v       | INVX1   | 0.135 | 0.111 |   0.998 |    1.784 | 
     | U234                           | B v -> Y v       | OR2X2   | 0.024 | 0.071 |   1.069 |    1.856 | 
     | U510                           | A v -> Y ^       | INVX1   | 0.393 | 0.263 |   1.332 |    2.119 | 
     | U539                           | C ^ -> Y v       | AOI21X1 | 0.092 | 0.127 |   1.459 |    2.246 | 
     | U452                           | A v -> Y v       | BUFX2   | 0.101 | 0.114 |   1.573 |    2.360 | 
     | U544                           | S v -> Y ^       | MUX2X1  | 0.054 | 0.066 |   1.639 |    2.426 | 
     | U545                           | A ^ -> Y v       | INVX1   | 0.023 | 0.038 |   1.677 |    2.464 | 
     | \wchrsp_fifo/depth_left_reg[2] | D v              | DFFSR   | 0.023 | 0.000 |   1.677 |    2.464 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                |              |       |       |       |  Time   |   Time   | 
     |--------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.787 | 
     | FECTS_clks_clk___L1_I0         | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -0.747 | 
     | FECTS_clks_clk___L2_I3         | A v -> Y ^   | INVX4 | 0.065 | 0.062 |   0.101 |   -0.685 | 
     | \wchrsp_fifo/depth_left_reg[2] | CLK ^        | DFFSR | 0.065 | 0.004 |   0.105 |   -0.682 | 
     +--------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[4] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[4] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \w_dch.WVALID                      (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.105
- Setup                         0.106
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.449
- Arrival Time                  1.645
= Slack Time                    0.804
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                  |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                 | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.485 | 
     | U511                            | A ^ -> Y ^       | AND2X2  | 0.174 | 0.137 |   0.817 |    1.622 | 
     | U266                            | B ^ -> Y ^       | AND2X2  | 0.034 | 0.057 |   0.874 |    1.678 | 
     | U430                            | A ^ -> Y v       | INVX1   | 0.046 | 0.047 |   0.921 |    1.725 | 
     | U513                            | A v -> Y v       | AND2X2  | 0.190 | 0.127 |   1.048 |    1.852 | 
     | \intadd_1/U5                    | C v -> YC v      | FAX1    | 0.052 | 0.142 |   1.190 |    1.994 | 
     | \intadd_1/U4                    | C v -> YC v      | FAX1    | 0.035 | 0.090 |   1.280 |    2.084 | 
     | \intadd_1/U3                    | C v -> YC v      | FAX1    | 0.045 | 0.095 |   1.375 |    2.179 | 
     | \intadd_1/U2                    | C v -> YS ^      | FAX1    | 0.043 | 0.088 |   1.463 |    2.267 | 
     | U377                            | B ^ -> Y ^       | AND2X2  | 0.105 | 0.040 |   1.503 |    2.307 | 
     | U376                            | A ^ -> Y v       | INVX1   | 0.025 | 0.056 |   1.558 |    2.363 | 
     | U531                            | C v -> Y ^       | OAI21X1 | 0.119 | 0.086 |   1.644 |    2.448 | 
     | \wchaddr_fifo/depth_left_reg[4] | D ^              | DFFSR   | 0.119 | 0.001 |   1.645 |    2.449 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.804 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.040 |   -0.765 | 
     | FECTS_clks_clk___L2_I2          | A v -> Y ^   | INVX4 | 0.065 | 0.062 |   0.102 |   -0.703 | 
     | \wchaddr_fifo/depth_left_reg[4] | CLK ^        | DFFSR | 0.065 | 0.004 |   0.105 |   -0.699 | 
     +---------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin \wchaddr_fifo/depth_left_reg[5] /CLK 
Endpoint:   \wchaddr_fifo/depth_left_reg[5] /D (^) checked with  leading edge 
of 'clk'
Beginpoint: \w_dch.WVALID                      (^) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.105
- Setup                         0.096
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.459
- Arrival Time                  1.639
= Slack Time                    0.820
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     + Drive Adjustment                   0.081
     = Beginpoint Arrival Time            0.681
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                  |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                 | \w_dch.WVALID  ^ |         | 0.107 |       |   0.681 |    1.501 | 
     | U511                            | A ^ -> Y ^       | AND2X2  | 0.174 | 0.137 |   0.817 |    1.637 | 
     | U266                            | B ^ -> Y ^       | AND2X2  | 0.034 | 0.057 |   0.874 |    1.694 | 
     | U430                            | A ^ -> Y v       | INVX1   | 0.046 | 0.047 |   0.921 |    1.741 | 
     | U513                            | A v -> Y v       | AND2X2  | 0.190 | 0.127 |   1.048 |    1.868 | 
     | \intadd_1/U5                    | C v -> YC v      | FAX1    | 0.052 | 0.142 |   1.190 |    2.010 | 
     | \intadd_1/U4                    | C v -> YC v      | FAX1    | 0.035 | 0.090 |   1.280 |    2.100 | 
     | \intadd_1/U3                    | C v -> YC v      | FAX1    | 0.045 | 0.095 |   1.375 |    2.195 | 
     | \intadd_1/U2                    | C v -> YC v      | FAX1    | 0.048 | 0.099 |   1.474 |    2.294 | 
     | U532                            | A v -> Y ^       | XOR2X1  | 0.072 | 0.059 |   1.533 |    2.353 | 
     | U533                            | A ^ -> Y v       | XNOR2X1 | 0.032 | 0.046 |   1.579 |    2.399 | 
     | U534                            | A v -> Y ^       | MUX2X1  | 0.071 | 0.060 |   1.639 |    2.459 | 
     | \wchaddr_fifo/depth_left_reg[5] | D ^              | DFFSR   | 0.071 | 0.000 |   1.639 |    2.459 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                 |              |       |       |       |  Time   |   Time   | 
     |---------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.820 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.039 |   -0.781 | 
     | FECTS_clks_clk___L2_I2          | A v -> Y ^   | INVX4 | 0.065 | 0.062 |   0.101 |   -0.719 | 
     | \wchaddr_fifo/depth_left_reg[5] | CLK ^        | DFFSR | 0.065 | 0.004 |   0.105 |   -0.715 | 
     +---------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin \burst_addr_d_reg[24] /CLK 
Endpoint:   \burst_addr_d_reg[24] /D (v) checked with  leading edge of 'clk'
Beginpoint: \burst_addr_d_reg[6] /Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.105
- Setup                         0.090
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.464
- Arrival Time                  1.638
= Slack Time                    0.826
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                        |              |         |       |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |         | 0.120 |       |   0.000 |    0.826 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8   | 0.060 | 0.040 |   0.040 |    0.866 | 
     | FECTS_clks_clk___L2_I2 | A v -> Y ^   | INVX4   | 0.065 | 0.062 |   0.102 |    0.928 | 
     | \burst_addr_d_reg[6]   | CLK ^ -> Q ^ | DFFSR   | 0.020 | 0.130 |   0.231 |    1.058 | 
     | U436                   | A ^ -> Y ^   | BUFX2   | 0.157 | 0.126 |   0.357 |    1.183 | 
     | U628                   | C ^ -> Y v   | NAND3X1 | 0.026 | 0.057 |   0.414 |    1.241 | 
     | U417                   | A v -> Y v   | BUFX2   | 0.012 | 0.042 |   0.456 |    1.283 | 
     | U257                   | A v -> Y v   | OR2X2   | 0.025 | 0.038 |   0.495 |    1.321 | 
     | U431                   | A v -> Y ^   | INVX1   | 0.056 | 0.055 |   0.550 |    1.376 | 
     | U231                   | A ^ -> Y ^   | AND2X2  | 0.061 | 0.067 |   0.617 |    1.444 | 
     | U256                   | A ^ -> Y ^   | AND2X2  | 0.067 | 0.073 |   0.690 |    1.516 | 
     | U255                   | A ^ -> Y ^   | AND2X2  | 0.040 | 0.055 |   0.745 |    1.571 | 
     | U254                   | A ^ -> Y ^   | AND2X2  | 0.047 | 0.059 |   0.804 |    1.630 | 
     | U253                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.052 |   0.857 |    1.683 | 
     | U252                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.054 |   0.911 |    1.737 | 
     | U251                   | A ^ -> Y ^   | AND2X2  | 0.050 | 0.060 |   0.970 |    1.797 | 
     | U250                   | A ^ -> Y ^   | AND2X2  | 0.051 | 0.060 |   1.031 |    1.857 | 
     | U249                   | A ^ -> Y ^   | AND2X2  | 0.077 | 0.078 |   1.109 |    1.935 | 
     | U248                   | A ^ -> Y ^   | AND2X2  | 0.035 | 0.052 |   1.160 |    1.987 | 
     | U247                   | A ^ -> Y ^   | AND2X2  | 0.041 | 0.052 |   1.212 |    2.039 | 
     | U246                   | A ^ -> Y ^   | AND2X2  | 0.045 | 0.056 |   1.268 |    2.094 | 
     | U245                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.054 |   1.322 |    2.149 | 
     | U244                   | A ^ -> Y ^   | AND2X2  | 0.046 | 0.056 |   1.379 |    2.205 | 
     | U243                   | A ^ -> Y ^   | AND2X2  | 0.039 | 0.051 |   1.430 |    2.256 | 
     | U242                   | A ^ -> Y ^   | AND2X2  | 0.042 | 0.052 |   1.481 |    2.308 | 
     | U241                   | A ^ -> Y ^   | AND2X2  | 0.082 | 0.081 |   1.562 |    2.388 | 
     | U363                   | A ^ -> Y ^   | OR2X2   | 0.032 | 0.049 |   1.611 |    2.437 | 
     | U362                   | A ^ -> Y v   | INVX1   | 0.018 | 0.027 |   1.638 |    2.464 | 
     | \burst_addr_d_reg[24]  | D v          | DFFSR   | 0.018 | 0.000 |   1.638 |    2.464 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                        |              |       |       |       |  Time   |   Time   | 
     |------------------------+--------------+-------+-------+-------+---------+----------| 
     |                        | \clks.clk  ^ |       | 0.120 |       |   0.000 |   -0.826 | 
     | FECTS_clks_clk___L1_I0 | A ^ -> Y v   | INVX8 | 0.060 | 0.040 |   0.040 |   -0.787 | 
     | FECTS_clks_clk___L2_I7 | A v -> Y ^   | INVX4 | 0.065 | 0.062 |   0.101 |   -0.725 | 
     | \burst_addr_d_reg[24]  | CLK ^        | DFFSR | 0.065 | 0.003 |   0.105 |   -0.722 | 
     +------------------------------------------------------------------------------------+ 

