// Seed: 204231227
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
  assign module_1.type_19 = 0;
  wire id_7;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    output tri0 id_2,
    input tri id_3,
    output tri id_4,
    input wor void id_5,
    input tri0 id_6,
    input tri0 id_7,
    output wor id_8,
    id_11,
    output tri1 id_9
);
  tri0 id_12, id_13 = id_5;
  always $display(id_13, id_11 - -1, -1 - -1, -1'd0);
  wire id_14 = -1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_14,
      id_14,
      id_14
  );
endmodule
