<profile>

<section name = "Vitis HLS Report for 'convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4'" level="0">
<item name = "Date">Mon Jun 23 18:38:57 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">convex_hull.prj</item>
<item name = "Solution">sol1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.666 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5, 16388, 50.000 ns, 0.164 ms, 5, 16388, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_47_3_VITIS_LOOP_49_4">3, 16386, 3, 1, 1, 1 ~ 16384, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 204, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 73, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln47_1_fu_302_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln47_fu_262_p2">+, 0, 0, 23, 16, 1</column>
<column name="c_1_fu_390_p2">+, 0, 0, 15, 8, 1</column>
<column name="count_3_fu_379_p2">+, 0, 0, 39, 32, 1</column>
<column name="and_ln53_fu_374_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_451">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln47_fu_256_p2">icmp, 0, 0, 23, 16, 16</column>
<column name="icmp_ln49_fu_289_p2">icmp, 0, 0, 15, 8, 8</column>
<column name="icmp_ln53_1_fu_368_p2">icmp, 0, 0, 33, 26, 1</column>
<column name="icmp_ln53_fu_273_p2">icmp, 0, 0, 15, 8, 1</column>
<column name="select_ln47_1_fu_308_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln47_fu_294_p3">select, 0, 0, 8, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten9_load">9, 2, 16, 32</column>
<column name="c_fu_88">9, 2, 8, 16</column>
<column name="count_fu_100">9, 2, 32, 64</column>
<column name="in_img_data_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten9_fu_96">9, 2, 16, 32</column>
<column name="r_fu_92">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="c_fu_88">8, 0, 8, 0</column>
<column name="count_fu_100">32, 0, 32, 0</column>
<column name="icmp_ln47_reg_439">1, 0, 1, 0</column>
<column name="icmp_ln47_reg_439_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln53_reg_443">1, 0, 1, 0</column>
<column name="indvar_flatten9_fu_96">16, 0, 16, 0</column>
<column name="r_fu_92">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4, return value</column>
<column name="in_img_data_dout">in, 8, ap_fifo, in_img_data, pointer</column>
<column name="in_img_data_empty_n">in, 1, ap_fifo, in_img_data, pointer</column>
<column name="in_img_data_read">out, 1, ap_fifo, in_img_data, pointer</column>
<column name="bound">in, 16, ap_none, bound, scalar</column>
<column name="empty">in, 8, ap_none, empty, scalar</column>
<column name="pts_y_3_address0">out, 4, ap_memory, pts_y_3, array</column>
<column name="pts_y_3_ce0">out, 1, ap_memory, pts_y_3, array</column>
<column name="pts_y_3_we0">out, 1, ap_memory, pts_y_3, array</column>
<column name="pts_y_3_d0">out, 32, ap_memory, pts_y_3, array</column>
<column name="pts_y_2_address0">out, 4, ap_memory, pts_y_2, array</column>
<column name="pts_y_2_ce0">out, 1, ap_memory, pts_y_2, array</column>
<column name="pts_y_2_we0">out, 1, ap_memory, pts_y_2, array</column>
<column name="pts_y_2_d0">out, 32, ap_memory, pts_y_2, array</column>
<column name="pts_y_1_address0">out, 4, ap_memory, pts_y_1, array</column>
<column name="pts_y_1_ce0">out, 1, ap_memory, pts_y_1, array</column>
<column name="pts_y_1_we0">out, 1, ap_memory, pts_y_1, array</column>
<column name="pts_y_1_d0">out, 32, ap_memory, pts_y_1, array</column>
<column name="pts_y_address0">out, 4, ap_memory, pts_y, array</column>
<column name="pts_y_ce0">out, 1, ap_memory, pts_y, array</column>
<column name="pts_y_we0">out, 1, ap_memory, pts_y, array</column>
<column name="pts_y_d0">out, 32, ap_memory, pts_y, array</column>
<column name="pts_x_3_address0">out, 4, ap_memory, pts_x_3, array</column>
<column name="pts_x_3_ce0">out, 1, ap_memory, pts_x_3, array</column>
<column name="pts_x_3_we0">out, 1, ap_memory, pts_x_3, array</column>
<column name="pts_x_3_d0">out, 32, ap_memory, pts_x_3, array</column>
<column name="pts_x_2_address0">out, 4, ap_memory, pts_x_2, array</column>
<column name="pts_x_2_ce0">out, 1, ap_memory, pts_x_2, array</column>
<column name="pts_x_2_we0">out, 1, ap_memory, pts_x_2, array</column>
<column name="pts_x_2_d0">out, 32, ap_memory, pts_x_2, array</column>
<column name="pts_x_1_address0">out, 4, ap_memory, pts_x_1, array</column>
<column name="pts_x_1_ce0">out, 1, ap_memory, pts_x_1, array</column>
<column name="pts_x_1_we0">out, 1, ap_memory, pts_x_1, array</column>
<column name="pts_x_1_d0">out, 32, ap_memory, pts_x_1, array</column>
<column name="pts_x_address0">out, 4, ap_memory, pts_x, array</column>
<column name="pts_x_ce0">out, 1, ap_memory, pts_x, array</column>
<column name="pts_x_we0">out, 1, ap_memory, pts_x, array</column>
<column name="pts_x_d0">out, 32, ap_memory, pts_x, array</column>
<column name="count_out">out, 32, ap_vld, count_out, pointer</column>
<column name="count_out_ap_vld">out, 1, ap_vld, count_out, pointer</column>
</table>
</item>
</section>
</profile>
