(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2015-08-28T22:40:42Z")
 (DESIGN "PioneerKit_P5LP_USB_Audio")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "cydsfit")
 (VERSION "No Version Information Found")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "PioneerKit_P5LP_USB_Audio")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT PM.ctw_int isr_Tick.interrupt (3.426:3.426:3.426))
    (INTERCONNECT ClockBlock.clk_bus_glb PSOC_PDM_DataIn\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb PSOC_PDM_DataIn\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SCL\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SCL\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SDA\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SDA\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ByteSwap_Tx\:State_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ByteSwap_Tx\:State_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ByteSwap_Tx\:State_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ByteSwap_Tx\:State_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ByteSwap_Tx\:State_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ByteSwap_Tx\:enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ByteSwap_Tx\:resolution_ctrl\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb I2S_Tx_DMA.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:in_sample\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:in_sample\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:in_sample\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:in_sample\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Status_Reg\:sts_intr\:sts_reg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:tmp__LUT_DmaThrottle_L_ins_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:tmp__LUT_DmaThrottle_R_ins_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\TX_Sync\:genblk1\[0\]\:INST\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:arb_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb CICOut_L.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb CICOut_R.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb RxDMA.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb TxDMA.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb USBInDMA.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb USBOutDMA.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\AudioClkGen\:UDB_ACG\:div\:Div\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\AudioClkGen\:UDB_ACG\:sync\:Counter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ByteSwap_Tx\:ControlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2C_Master\:I2C_IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2S\:Sync\:CtlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2S\:Tx\:dpTx\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:DMA_CombD0Update_L\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:DMA_CombD0Update_R\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:DMA_IntOut_L\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:DMA_IntOut_R\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:Dp\(0\)\\.in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:bus_reset\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:dp_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:ep2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:ep4\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:ep6\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:ep_0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:ep_2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:ep_4\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:ep_6\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:ord_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBFS\:sof_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_CICOverflow.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_InDMADone.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_RxDMADone.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_Tick.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_TxDMADone.clock (0.000:0.000:0.000))
    (INTERCONNECT GenClock.q ClockBlock.dsi_clkin_div (7.761:7.761:7.761))
    (INTERCONNECT ClockBlock.dclk_glb_2 Net_2161.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 Net_2586.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2S\:BitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2S\:Sync\:CtlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2S\:Tx\:TxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2S\:Tx\:dpTx\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2S\:reset\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2S\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2S\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2S\:tx_underflow_sticky\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\I2S\:txenable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT MODIN3_0.q MODIN3_0.main_3 (2.639:2.639:2.639))
    (INTERCONNECT MODIN3_0.q MODIN3_1.main_4 (2.639:2.639:2.639))
    (INTERCONNECT MODIN3_0.q MODIN3_2.main_5 (5.072:5.072:5.072))
    (INTERCONNECT MODIN3_0.q MODIN3_3.main_6 (5.072:5.072:5.072))
    (INTERCONNECT MODIN3_0.q \\PDM_CIC\:Comb_R\:cs_addr_1\\.main_9 (4.171:4.171:4.171))
    (INTERCONNECT MODIN3_0.q \\PDM_CIC\:Comb_R\:cs_addr_2\\.main_8 (4.171:4.171:4.171))
    (INTERCONNECT MODIN3_0.q \\PDM_CIC\:Comb_R\:f0_load\\.main_6 (4.171:4.171:4.171))
    (INTERCONNECT MODIN3_1.q MODIN3_1.main_3 (2.306:2.306:2.306))
    (INTERCONNECT MODIN3_1.q MODIN3_2.main_4 (4.867:4.867:4.867))
    (INTERCONNECT MODIN3_1.q MODIN3_3.main_5 (4.867:4.867:4.867))
    (INTERCONNECT MODIN3_1.q \\PDM_CIC\:Comb_R\:cs_addr_1\\.main_8 (3.968:3.968:3.968))
    (INTERCONNECT MODIN3_1.q \\PDM_CIC\:Comb_R\:cs_addr_2\\.main_7 (3.968:3.968:3.968))
    (INTERCONNECT MODIN3_1.q \\PDM_CIC\:Comb_R\:f0_load\\.main_5 (3.968:3.968:3.968))
    (INTERCONNECT MODIN3_2.q MODIN3_2.main_3 (2.318:2.318:2.318))
    (INTERCONNECT MODIN3_2.q MODIN3_3.main_4 (2.318:2.318:2.318))
    (INTERCONNECT MODIN3_2.q \\PDM_CIC\:Comb_R\:cs_addr_1\\.main_7 (3.235:3.235:3.235))
    (INTERCONNECT MODIN3_2.q \\PDM_CIC\:Comb_R\:cs_addr_2\\.main_6 (3.235:3.235:3.235))
    (INTERCONNECT MODIN3_2.q \\PDM_CIC\:Comb_R\:f0_load\\.main_4 (3.235:3.235:3.235))
    (INTERCONNECT MODIN3_3.q MODIN3_3.main_3 (2.629:2.629:2.629))
    (INTERCONNECT MODIN3_3.q \\PDM_CIC\:Comb_R\:cs_addr_1\\.main_6 (3.407:3.407:3.407))
    (INTERCONNECT MODIN3_3.q \\PDM_CIC\:Comb_R\:cs_addr_2\\.main_5 (3.407:3.407:3.407))
    (INTERCONNECT MODIN3_3.q \\PDM_CIC\:Comb_R\:f0_load\\.main_3 (3.407:3.407:3.407))
    (INTERCONNECT Net_2161.q PSOC_I2S_SDTO\(0\).pin_input (8.089:8.089:8.089))
    (INTERCONNECT \\I2S\:BitCounter\\.count_0 PSOC_I2S_SCLK\(0\).pin_input (7.243:7.243:7.243))
    (INTERCONNECT \\I2S\:BitCounter\\.count_0 \\I2S\:tx_state_0\\.main_0 (5.046:5.046:5.046))
    (INTERCONNECT \\I2S\:BitCounter\\.count_0 \\I2S\:tx_state_1\\.main_0 (5.046:5.046:5.046))
    (INTERCONNECT \\I2S\:BitCounter\\.count_0 \\I2S\:txenable\\.main_0 (5.604:5.604:5.604))
    (INTERCONNECT Net_2586.q PSOC_I2S_LRCLK\(0\).pin_input (5.844:5.844:5.844))
    (INTERCONNECT USBInDMA.termout isr_InDMADone.interrupt (4.120:4.120:4.120))
    (INTERCONNECT TxDMA.termout isr_TxDMADone.interrupt (1.000:1.000:1.000))
    (INTERCONNECT Net_2731.q \\TX_Sync\:genblk1\[0\]\:INST\\.in (2.323:2.323:2.323))
    (INTERCONNECT \\TX_Sync\:genblk1\[0\]\:INST\\.out TxDMA.dmareq (5.041:5.041:5.041))
    (INTERCONNECT ClockBlock.dclk_glb_3 GenClock.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:delta\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:div\:Div\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:div\:deltaReg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:div\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:div\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:shaper\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:sync\:Counter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:sync\:lastSof\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:sync_ready\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\AudioClkGen\:UDB_ACG\:transfer\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\USBFS\:USB\\.sof_int \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.main_0 (7.865:7.865:7.865))
    (INTERCONNECT \\USBFS\:USB\\.sof_int \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.main_0 (10.305:10.305:10.305))
    (INTERCONNECT \\USBFS\:USB\\.sof_int \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.main_0 (9.389:9.389:9.389))
    (INTERCONNECT \\USBFS\:USB\\.sof_int \\AudioClkGen\:UDB_ACG\:sync\:lastSof\\.main_0 (7.865:7.865:7.865))
    (INTERCONNECT \\USBFS\:USB\\.sof_int \\USBFS\:sof_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT Net_3458.q Net_3458.main_0 (3.496:3.496:3.496))
    (INTERCONNECT Net_3458.q PSOC_PDM_ClkOut\(0\).pin_input (5.834:5.834:5.834))
    (INTERCONNECT \\I2S\:Tx\:dpTx\:u0\\.f0_bus_stat_comb I2S_Tx_DMA.dmareq (7.493:7.493:7.493))
    (INTERCONNECT \\I2S\:Tx\:dpTx\:u0\\.f0_bus_stat_comb \\I2S\:Tx\:TxStsReg\\.status_1 (5.708:5.708:5.708))
    (INTERCONNECT ClockBlock.dclk_glb_0 MODIN3_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 MODIN3_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 MODIN3_2.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 MODIN3_3.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_3458.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:comb_loop_count_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:comb_loop_count_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:cs_addr_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:cs_addr_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:cs_addr_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:d0_reg_updated\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:f0_load\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:f1_load\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:first_count_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:first_count_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:out_fifo_full\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:right_shift_msb\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:shift_count_reg_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:shift_count_reg_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:shift_count_reg_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_L\:shift_count_reg_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:comb_loop_count_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:comb_loop_count_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:cs_addr_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:cs_addr_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:cs_addr_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:d0_reg_updated\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:f0_load\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:f1_load\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:first_count_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:first_count_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:out_fifo_full\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Comb_R\:right_shift_msb\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:Counter7\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:cnt_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:cs_addr_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:cs_addr_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:cs_addr_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:f0_load\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:f1_load\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:first_count_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:first_count_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:out_fifo_full_l\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:out_fifo_full_r\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:pdm_data_reg_l\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Integrator\:pdm_data_reg_r\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Net_2537\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Net_2548\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Net_2654\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Net_2664\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Net_2665\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Net_2666\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Net_3007\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:Net_3010\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:out_sample\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:out_sample\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:out_sample\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:out_sample\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:wire_comb_ov_l\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PDM_CIC\:wire_comb_ov_r\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.f0_bus_stat_comb CICOut_R.dmareq (9.141:9.141:9.141))
    (INTERCONNECT PSOC_PDM_DataIn\(0\).fb PSOC_PDM_DataIn\(0\)_SYNC.in (7.331:7.331:7.331))
    (INTERCONNECT PSOC_PDM_DataIn\(0\)_SYNC.out \\PDM_CIC\:Integrator\:pdm_data_reg_l\\.main_4 (2.329:2.329:2.329))
    (INTERCONNECT PSOC_PDM_DataIn\(0\)_SYNC.out \\PDM_CIC\:Integrator\:pdm_data_reg_r\\.main_4 (2.329:2.329:2.329))
    (INTERCONNECT \\PDM_CIC\:Status_Reg\:sts_intr\:sts_reg\\.interrupt isr_CICOverflow.interrupt (7.860:7.860:7.860))
    (INTERCONNECT \\Droop_Filter\:DFB\\.dmareq_1 RxDMA.dmareq (1.000:1.000:1.000))
    (INTERCONNECT RxDMA.termout isr_RxDMADone.interrupt (2.060:2.060:2.060))
    (INTERCONNECT ClockBlock.dclk_1 PSOC_I2S_MCLK\(0\).pin_input (7.829:7.829:7.829))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.f0_bus_stat_comb CICOut_L.dmareq (7.032:7.032:7.032))
    (INTERCONNECT PSOC_I2S_LRCLK\(0\).pad_out PSOC_I2S_LRCLK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_I2S_MCLK\(0\).pad_out PSOC_I2S_MCLK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_I2S_SCLK\(0\).pad_out PSOC_I2S_SCLK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_I2S_SDTO\(0\).pad_out PSOC_I2S_SDTO\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_PDM_ClkOut\(0\).pad_out PSOC_PDM_ClkOut\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCL\(0\).pad_out SCL\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDA\(0\).pad_out SDA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:delta\\.q \\AudioClkGen\:UDB_ACG\:delta\\.main_4 (2.612:2.612:2.612))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:delta\\.q \\AudioClkGen\:UDB_ACG\:div\:deltaReg\\.main_1 (3.404:3.404:3.404))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:Div\:u0\\.ce0_comb \\AudioClkGen\:UDB_ACG\:div\:state_0\\.main_4 (4.433:4.433:4.433))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:deltaReg\\.q \\AudioClkGen\:UDB_ACG\:div\:deltaReg\\.main_4 (2.308:2.308:2.308))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:deltaReg\\.q \\AudioClkGen\:UDB_ACG\:div\:state_0\\.main_3 (2.308:2.308:2.308))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:deltaReg\\.q \\AudioClkGen\:UDB_ACG\:div\:state_1\\.main_3 (3.203:3.203:3.203))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:state_0\\.q GenClock.main_1 (3.203:3.203:3.203))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:state_0\\.q \\AudioClkGen\:UDB_ACG\:div\:Div\:u0\\.cs_addr_0 (4.880:4.880:4.880))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:state_0\\.q \\AudioClkGen\:UDB_ACG\:div\:deltaReg\\.main_3 (2.302:2.302:2.302))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:state_0\\.q \\AudioClkGen\:UDB_ACG\:div\:state_0\\.main_2 (2.302:2.302:2.302))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:state_0\\.q \\AudioClkGen\:UDB_ACG\:div\:state_1\\.main_2 (3.203:3.203:3.203))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:state_1\\.q GenClock.main_0 (2.307:2.307:2.307))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:state_1\\.q \\AudioClkGen\:UDB_ACG\:div\:Div\:u0\\.cs_addr_1 (3.978:3.978:3.978))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:state_1\\.q \\AudioClkGen\:UDB_ACG\:div\:deltaReg\\.main_2 (3.233:3.233:3.233))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:state_1\\.q \\AudioClkGen\:UDB_ACG\:div\:state_0\\.main_1 (3.233:3.233:3.233))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:state_1\\.q \\AudioClkGen\:UDB_ACG\:div\:state_1\\.main_1 (2.307:2.307:2.307))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.ce0 \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.cl0_comb \\AudioClkGen\:UDB_ACG\:delta\\.main_3 (2.786:2.786:2.786))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.cl0_comb \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.main_4 (2.786:2.786:2.786))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.q \\AudioClkGen\:UDB_ACG\:delta\\.main_2 (3.245:3.245:3.245))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.q \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.cs_addr_0 (3.698:3.698:3.698))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.q \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.cs_addr_0 (3.696:3.696:3.696))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.main_2 (3.682:3.682:3.682))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_1\\.main_2 (3.245:3.245:3.245))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.main_8 (4.594:4.594:4.594))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.q \\AudioClkGen\:UDB_ACG\:transfer\\.main_3 (3.681:3.681:3.681))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_1\\.q \\AudioClkGen\:UDB_ACG\:delta\\.main_1 (3.432:3.432:3.432))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_1\\.q \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.cs_addr_1 (3.529:3.529:3.529))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_1\\.q \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.cs_addr_1 (3.428:3.428:3.428))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_1\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.main_1 (3.522:3.522:3.522))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_1\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_1\\.main_1 (3.432:3.432:3.432))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_1\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.main_7 (4.428:4.428:4.428))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_1\\.q \\AudioClkGen\:UDB_ACG\:transfer\\.main_2 (3.525:3.525:3.525))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.q \\AudioClkGen\:UDB_ACG\:delta\\.main_0 (5.334:5.334:5.334))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.q \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.cs_addr_2 (3.711:3.711:3.711))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.q \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.cs_addr_2 (4.635:4.635:4.635))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.main_0 (3.725:3.725:3.725))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_1\\.main_0 (5.334:5.334:5.334))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.main_6 (2.629:2.629:2.629))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.q \\AudioClkGen\:UDB_ACG\:transfer\\.main_1 (5.335:5.335:5.335))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.ce0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.main_2 (5.573:5.573:5.573))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.q \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.cs_addr_0 (4.870:4.870:4.870))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.q \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.cs_addr_0 (5.560:5.560:5.560))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.main_3 (4.290:4.290:4.290))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.main_3 (4.534:4.534:4.534))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.main_3 (3.618:3.618:3.618))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.q \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_0\\.main_2 (4.698:4.698:4.698))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.q \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_1\\.main_2 (4.534:4.534:4.534))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.q \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_2\\.main_2 (3.618:3.618:3.618))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.q \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.main_2 (4.709:4.709:4.709))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.q \\AudioClkGen\:UDB_ACG\:sync_ready\\.main_2 (4.709:4.709:4.709))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.main_1 (5.566:5.566:5.566))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.q \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.cs_addr_1 (4.870:4.870:4.870))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.q \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.cs_addr_1 (4.577:4.577:4.577))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.main_2 (4.610:4.610:4.610))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.main_2 (2.318:2.318:2.318))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.main_2 (5.013:5.013:5.013))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.q \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_0\\.main_1 (5.523:5.523:5.523))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.q \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_1\\.main_1 (2.318:2.318:2.318))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.q \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_2\\.main_1 (5.013:5.013:5.013))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.q \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.main_1 (6.215:6.215:6.215))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.q \\AudioClkGen\:UDB_ACG\:sync_ready\\.main_1 (6.215:6.215:6.215))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.main_0 (3.621:3.621:3.621))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.q \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.cs_addr_2 (3.894:3.894:3.894))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.q \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.cs_addr_2 (3.894:3.894:3.894))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.main_1 (3.880:3.880:3.880))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.main_1 (4.526:4.526:4.526))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.main_1 (3.610:3.610:3.610))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.q \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_0\\.main_0 (5.467:5.467:5.467))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.q \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_1\\.main_0 (4.526:4.526:4.526))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.q \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_2\\.main_0 (3.610:3.610:3.610))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.q \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.main_0 (6.023:6.023:6.023))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.q \\AudioClkGen\:UDB_ACG\:sync_ready\\.main_0 (6.023:6.023:6.023))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_0\\.q \\AudioClkGen\:UDB_ACG\:sync\:Counter\:u0\\.cs_addr_0 (3.664:3.664:3.664))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_1\\.q \\AudioClkGen\:UDB_ACG\:sync\:Counter\:u0\\.cs_addr_1 (2.295:2.295:2.295))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_2\\.q \\AudioClkGen\:UDB_ACG\:sync\:Counter\:u0\\.cs_addr_2 (2.912:2.912:2.912))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:Counter\:u0\\.z0_comb \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.main_6 (4.702:4.702:4.702))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:Counter\:u0\\.z0_comb \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.main_7 (2.299:2.299:2.299))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:Counter\:u0\\.z0_comb \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.main_7 (4.146:4.146:4.146))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:Counter\:u0\\.z1_comb \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.main_4 (4.372:4.372:4.372))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:Counter\:u0\\.z1_comb \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.main_6 (2.640:2.640:2.640))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:Counter\:u0\\.z1_comb \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.main_6 (4.938:4.938:4.938))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:lastSof\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.main_4 (2.622:2.622:2.622))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:lastSof\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.main_4 (3.537:3.537:3.537))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:lastSof\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.main_4 (2.622:2.622:2.622))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.main_3 (4.749:4.749:4.749))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_0\\.main_5 (5.761:5.761:5.761))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.main_5 (5.696:5.696:5.696))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.main_5 (5.191:5.191:5.191))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.q \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_0\\.main_3 (3.609:3.609:3.609))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.q \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_1\\.main_3 (5.696:5.696:5.696))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.q \\AudioClkGen\:UDB_ACG\:sync\:counterAddr_2\\.main_3 (5.191:5.191:5.191))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.q \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.main_3 (4.168:4.168:4.168))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.q \\AudioClkGen\:UDB_ACG\:sync_ready\\.main_3 (4.168:4.168:4.168))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync_ready\\.q \\AudioClkGen\:UDB_ACG\:shaper\:state_2\\.main_5 (3.392:3.392:3.392))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync_ready\\.q \\AudioClkGen\:UDB_ACG\:sync_ready\\.main_4 (2.619:2.619:2.619))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync_ready\\.q \\AudioClkGen\:UDB_ACG\:transfer\\.main_0 (2.619:2.619:2.619))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:transfer\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_1\\.main_8 (4.334:4.334:4.334))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:transfer\\.q \\AudioClkGen\:UDB_ACG\:sync\:addr_2\\.main_8 (3.420:3.420:3.420))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:transfer\\.q \\AudioClkGen\:UDB_ACG\:sync\:state_3\\.main_4 (2.629:2.629:2.629))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:Div\:u0\\.ce1_comb \\AudioClkGen\:UDB_ACG\:div\:deltaReg\\.main_0 (4.602:4.602:4.602))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:Div\:u0\\.ce1_comb \\AudioClkGen\:UDB_ACG\:div\:state_0\\.main_0 (4.602:4.602:4.602))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:Div\:u0\\.ce1_comb \\AudioClkGen\:UDB_ACG\:div\:state_1\\.main_0 (3.678:3.678:3.678))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:div\:Div\:u0\\.ce1_comb \\AudioClkGen\:UDB_ACG\:shaper\:state_0\\.main_3 (3.678:3.678:3.678))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.so_comb \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.route_si (3.826:3.826:3.826))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.so_comb \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.route_si (4.381:4.381:4.381))
    (INTERCONNECT \\ByteSwap_Tx\:State_0\\.q \\ByteSwap_Tx\:State_0\\.main_5 (3.733:3.733:3.733))
    (INTERCONNECT \\ByteSwap_Tx\:State_0\\.q \\ByteSwap_Tx\:State_1\\.main_6 (4.567:4.567:4.567))
    (INTERCONNECT \\ByteSwap_Tx\:State_0\\.q \\ByteSwap_Tx\:State_2\\.main_5 (5.505:5.505:5.505))
    (INTERCONNECT \\ByteSwap_Tx\:State_0\\.q \\ByteSwap_Tx\:State_3\\.main_5 (8.170:8.170:8.170))
    (INTERCONNECT \\ByteSwap_Tx\:State_0\\.q \\ByteSwap_Tx\:State_4\\.main_5 (7.287:7.287:7.287))
    (INTERCONNECT \\ByteSwap_Tx\:State_0\\.q \\ByteSwap_Tx\:d0_load\\.main_4 (4.567:4.567:4.567))
    (INTERCONNECT \\ByteSwap_Tx\:State_0\\.q \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.cs_addr_0 (4.544:4.544:4.544))
    (INTERCONNECT \\ByteSwap_Tx\:State_0\\.q \\ByteSwap_Tx\:f1_load\\.main_4 (3.733:3.733:3.733))
    (INTERCONNECT \\ByteSwap_Tx\:State_1\\.q \\ByteSwap_Tx\:State_0\\.main_4 (4.678:4.678:4.678))
    (INTERCONNECT \\ByteSwap_Tx\:State_1\\.q \\ByteSwap_Tx\:State_1\\.main_5 (4.684:4.684:4.684))
    (INTERCONNECT \\ByteSwap_Tx\:State_1\\.q \\ByteSwap_Tx\:State_2\\.main_4 (4.521:4.521:4.521))
    (INTERCONNECT \\ByteSwap_Tx\:State_1\\.q \\ByteSwap_Tx\:State_3\\.main_4 (8.310:8.310:8.310))
    (INTERCONNECT \\ByteSwap_Tx\:State_1\\.q \\ByteSwap_Tx\:State_4\\.main_4 (7.419:7.419:7.419))
    (INTERCONNECT \\ByteSwap_Tx\:State_1\\.q \\ByteSwap_Tx\:d0_load\\.main_3 (4.684:4.684:4.684))
    (INTERCONNECT \\ByteSwap_Tx\:State_1\\.q \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.cs_addr_1 (4.681:4.681:4.681))
    (INTERCONNECT \\ByteSwap_Tx\:State_1\\.q \\ByteSwap_Tx\:f1_load\\.main_3 (4.678:4.678:4.678))
    (INTERCONNECT \\ByteSwap_Tx\:State_2\\.q \\ByteSwap_Tx\:State_0\\.main_3 (5.053:5.053:5.053))
    (INTERCONNECT \\ByteSwap_Tx\:State_2\\.q \\ByteSwap_Tx\:State_1\\.main_4 (4.337:4.337:4.337))
    (INTERCONNECT \\ByteSwap_Tx\:State_2\\.q \\ByteSwap_Tx\:State_2\\.main_3 (3.435:3.435:3.435))
    (INTERCONNECT \\ByteSwap_Tx\:State_2\\.q \\ByteSwap_Tx\:State_3\\.main_3 (6.756:6.756:6.756))
    (INTERCONNECT \\ByteSwap_Tx\:State_2\\.q \\ByteSwap_Tx\:State_4\\.main_3 (7.671:7.671:7.671))
    (INTERCONNECT \\ByteSwap_Tx\:State_2\\.q \\ByteSwap_Tx\:d0_load\\.main_2 (4.337:4.337:4.337))
    (INTERCONNECT \\ByteSwap_Tx\:State_2\\.q \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.cs_addr_2 (5.064:5.064:5.064))
    (INTERCONNECT \\ByteSwap_Tx\:State_2\\.q \\ByteSwap_Tx\:f1_load\\.main_2 (5.053:5.053:5.053))
    (INTERCONNECT \\ByteSwap_Tx\:State_3\\.q \\ByteSwap_Tx\:State_0\\.main_2 (7.445:7.445:7.445))
    (INTERCONNECT \\ByteSwap_Tx\:State_3\\.q \\ByteSwap_Tx\:State_1\\.main_3 (7.428:7.428:7.428))
    (INTERCONNECT \\ByteSwap_Tx\:State_3\\.q \\ByteSwap_Tx\:State_2\\.main_2 (6.421:6.421:6.421))
    (INTERCONNECT \\ByteSwap_Tx\:State_3\\.q \\ByteSwap_Tx\:State_3\\.main_2 (3.477:3.477:3.477))
    (INTERCONNECT \\ByteSwap_Tx\:State_3\\.q \\ByteSwap_Tx\:State_4\\.main_2 (4.451:4.451:4.451))
    (INTERCONNECT \\ByteSwap_Tx\:State_3\\.q \\ByteSwap_Tx\:d0_load\\.main_1 (7.428:7.428:7.428))
    (INTERCONNECT \\ByteSwap_Tx\:State_3\\.q \\ByteSwap_Tx\:f1_load\\.main_1 (7.445:7.445:7.445))
    (INTERCONNECT \\ByteSwap_Tx\:State_4\\.q \\ByteSwap_Tx\:State_0\\.main_1 (6.989:6.989:6.989))
    (INTERCONNECT \\ByteSwap_Tx\:State_4\\.q \\ByteSwap_Tx\:State_1\\.main_2 (6.970:6.970:6.970))
    (INTERCONNECT \\ByteSwap_Tx\:State_4\\.q \\ByteSwap_Tx\:State_2\\.main_1 (7.883:7.883:7.883))
    (INTERCONNECT \\ByteSwap_Tx\:State_4\\.q \\ByteSwap_Tx\:State_3\\.main_1 (4.706:4.706:4.706))
    (INTERCONNECT \\ByteSwap_Tx\:State_4\\.q \\ByteSwap_Tx\:State_4\\.main_1 (3.748:3.748:3.748))
    (INTERCONNECT \\ByteSwap_Tx\:State_4\\.q \\ByteSwap_Tx\:d0_load\\.main_0 (6.970:6.970:6.970))
    (INTERCONNECT \\ByteSwap_Tx\:State_4\\.q \\ByteSwap_Tx\:f1_load\\.main_0 (6.989:6.989:6.989))
    (INTERCONNECT \\ByteSwap_Tx\:ControlReg\\.control_0 \\ByteSwap_Tx\:enable\\.main_0 (2.319:2.319:2.319))
    (INTERCONNECT \\ByteSwap_Tx\:ControlReg\\.control_1 \\ByteSwap_Tx\:resolution_ctrl\\.main_0 (2.318:2.318:2.318))
    (INTERCONNECT \\ByteSwap_Tx\:d0_load\\.q \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.d0_load (2.295:2.295:2.295))
    (INTERCONNECT \\ByteSwap_Tx\:enable\\.q Net_2731.main_0 (7.048:7.048:7.048))
    (INTERCONNECT \\ByteSwap_Tx\:enable\\.q \\ByteSwap_Tx\:State_0\\.main_0 (7.048:7.048:7.048))
    (INTERCONNECT \\ByteSwap_Tx\:enable\\.q \\ByteSwap_Tx\:State_1\\.main_0 (7.050:7.050:7.050))
    (INTERCONNECT \\ByteSwap_Tx\:enable\\.q \\ByteSwap_Tx\:State_2\\.main_0 (7.976:7.976:7.976))
    (INTERCONNECT \\ByteSwap_Tx\:enable\\.q \\ByteSwap_Tx\:State_3\\.main_0 (4.667:4.667:4.667))
    (INTERCONNECT \\ByteSwap_Tx\:enable\\.q \\ByteSwap_Tx\:State_4\\.main_0 (3.768:3.768:3.768))
    (INTERCONNECT \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.f0_blk_stat_comb \\ByteSwap_Tx\:State_0\\.main_6 (3.814:3.814:3.814))
    (INTERCONNECT \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.f0_blk_stat_comb \\ByteSwap_Tx\:State_2\\.main_6 (4.049:4.049:4.049))
    (INTERCONNECT \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.f0_blk_stat_comb \\ByteSwap_Tx\:State_3\\.main_6 (7.657:7.657:7.657))
    (INTERCONNECT \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.f0_blk_stat_comb \\ByteSwap_Tx\:State_4\\.main_6 (6.736:6.736:6.736))
    (INTERCONNECT \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.f0_bus_stat_comb Net_2731.main_1 (2.298:2.298:2.298))
    (INTERCONNECT \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.f1_blk_stat_comb \\ByteSwap_Tx\:State_0\\.main_7 (3.713:3.713:3.713))
    (INTERCONNECT \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.f1_blk_stat_comb \\ByteSwap_Tx\:State_1\\.main_7 (3.722:3.722:3.722))
    (INTERCONNECT \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.f1_blk_stat_comb \\ByteSwap_Tx\:State_2\\.main_7 (4.647:4.647:4.647))
    (INTERCONNECT \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.f1_blk_stat_comb \\ByteSwap_Tx\:State_3\\.main_7 (7.795:7.795:7.795))
    (INTERCONNECT \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.f1_blk_stat_comb \\ByteSwap_Tx\:State_4\\.main_7 (6.907:6.907:6.907))
    (INTERCONNECT \\ByteSwap_Tx\:f1_load\\.q \\ByteSwap_Tx\:dp_ByteSwap\:u0\\.f1_load (2.295:2.295:2.295))
    (INTERCONNECT \\ByteSwap_Tx\:resolution_ctrl\\.q \\ByteSwap_Tx\:State_1\\.main_1 (6.199:6.199:6.199))
    (INTERCONNECT SCL\(0\).fb SCL\(0\)_SYNC.in (5.483:5.483:5.483))
    (INTERCONNECT SCL\(0\).fb \\I2C_Master\:I2C_FF\\.scl_in (3.878:3.878:3.878))
    (INTERCONNECT SDA\(0\).fb SDA\(0\)_SYNC.in (5.550:5.550:5.550))
    (INTERCONNECT SDA\(0\).fb \\I2C_Master\:I2C_FF\\.sda_in (9.047:9.047:9.047))
    (INTERCONNECT \\I2C_Master\:I2C_FF\\.scl_out SCL\(0\).pin_input (2.649:2.649:2.649))
    (INTERCONNECT \\I2C_Master\:I2C_FF\\.interrupt \\I2C_Master\:I2C_IRQ\\.interrupt (7.912:7.912:7.912))
    (INTERCONNECT \\I2C_Master\:I2C_FF\\.sda_out SDA\(0\).pin_input (7.570:7.570:7.570))
    (INTERCONNECT \\I2S\:BitCounter\\.count_1 \\I2S\:tx_state_0\\.main_5 (4.375:4.375:4.375))
    (INTERCONNECT \\I2S\:BitCounter\\.count_1 \\I2S\:tx_state_1\\.main_5 (4.375:4.375:4.375))
    (INTERCONNECT \\I2S\:BitCounter\\.count_1 \\I2S\:txenable\\.main_8 (3.809:3.809:3.809))
    (INTERCONNECT \\I2S\:BitCounter\\.count_2 \\I2S\:tx_state_0\\.main_4 (4.360:4.360:4.360))
    (INTERCONNECT \\I2S\:BitCounter\\.count_2 \\I2S\:tx_state_1\\.main_4 (4.360:4.360:4.360))
    (INTERCONNECT \\I2S\:BitCounter\\.count_2 \\I2S\:txenable\\.main_7 (3.800:3.800:3.800))
    (INTERCONNECT \\I2S\:BitCounter\\.count_3 \\I2S\:tx_state_0\\.main_3 (3.070:3.070:3.070))
    (INTERCONNECT \\I2S\:BitCounter\\.count_3 \\I2S\:tx_state_1\\.main_3 (3.070:3.070:3.070))
    (INTERCONNECT \\I2S\:BitCounter\\.count_3 \\I2S\:txenable\\.main_6 (3.054:3.054:3.054))
    (INTERCONNECT \\I2S\:BitCounter\\.count_4 \\I2S\:tx_state_0\\.main_2 (3.073:3.073:3.073))
    (INTERCONNECT \\I2S\:BitCounter\\.count_4 \\I2S\:tx_state_1\\.main_2 (3.073:3.073:3.073))
    (INTERCONNECT \\I2S\:BitCounter\\.count_4 \\I2S\:txenable\\.main_5 (3.058:3.058:3.058))
    (INTERCONNECT \\I2S\:BitCounter\\.count_5 \\I2S\:tx_state_0\\.main_1 (4.678:4.678:4.678))
    (INTERCONNECT \\I2S\:BitCounter\\.count_5 \\I2S\:tx_state_1\\.main_1 (4.678:4.678:4.678))
    (INTERCONNECT \\I2S\:BitCounter\\.count_5 \\I2S\:txenable\\.main_4 (4.662:4.662:4.662))
    (INTERCONNECT \\I2S\:BitCounter\\.count_6 Net_2586.main_1 (4.839:4.839:4.839))
    (INTERCONNECT \\I2S\:BitCounter\\.count_6 \\I2S\:txenable\\.main_3 (3.495:3.495:3.495))
    (INTERCONNECT \\I2S\:Sync\:CtlReg\\.control_0 \\I2S\:tx_underflow_sticky\\.main_0 (3.181:3.181:3.181))
    (INTERCONNECT \\I2S\:Sync\:CtlReg\\.control_0 \\I2S\:txenable\\.main_2 (2.316:2.316:2.316))
    (INTERCONNECT \\I2S\:Sync\:CtlReg\\.control_2 \\I2S\:BitCounter\\.enable (5.117:5.117:5.117))
    (INTERCONNECT \\I2S\:Sync\:CtlReg\\.control_2 \\I2S\:reset\\.main_0 (4.116:4.116:4.116))
    (INTERCONNECT \\I2S\:Sync\:CtlReg\\.control_2 \\I2S\:txenable\\.main_1 (4.219:4.219:4.219))
    (INTERCONNECT \\I2S\:reset\\.q Net_2586.main_0 (2.283:2.283:2.283))
    (INTERCONNECT \\I2S\:Tx\:dpTx\:u0\\.so_comb Net_2161.main_0 (3.664:3.664:3.664))
    (INTERCONNECT \\I2S\:Tx\:dpTx\:u0\\.f0_blk_stat_comb \\I2S\:tx_status_0\\.main_2 (2.303:2.303:2.303))
    (INTERCONNECT \\I2S\:Tx\:dpTx\:u0\\.f0_blk_stat_comb \\I2S\:tx_underflow_sticky\\.main_3 (2.303:2.303:2.303))
    (INTERCONNECT \\I2S\:tx_state_0\\.q \\I2S\:Tx\:dpTx\:u0\\.cs_addr_0 (3.073:3.073:3.073))
    (INTERCONNECT \\I2S\:tx_state_0\\.q \\I2S\:tx_status_0\\.main_1 (3.048:3.048:3.048))
    (INTERCONNECT \\I2S\:tx_state_0\\.q \\I2S\:tx_underflow_sticky\\.main_2 (3.048:3.048:3.048))
    (INTERCONNECT \\I2S\:tx_state_1\\.q \\I2S\:Tx\:dpTx\:u0\\.cs_addr_1 (3.854:3.854:3.854))
    (INTERCONNECT \\I2S\:tx_state_1\\.q \\I2S\:tx_status_0\\.main_0 (4.417:4.417:4.417))
    (INTERCONNECT \\I2S\:tx_state_1\\.q \\I2S\:tx_underflow_sticky\\.main_1 (4.417:4.417:4.417))
    (INTERCONNECT \\I2S\:tx_status_0\\.q \\I2S\:Tx\:TxStsReg\\.status_0 (4.166:4.166:4.166))
    (INTERCONNECT \\I2S\:tx_underflow_sticky\\.q \\I2S\:tx_underflow_sticky\\.main_4 (2.633:2.633:2.633))
    (INTERCONNECT \\I2S\:tx_underflow_sticky\\.q \\I2S\:txenable\\.main_9 (3.413:3.413:3.413))
    (INTERCONNECT \\I2S\:txenable\\.q \\I2S\:tx_state_0\\.main_6 (2.591:2.591:2.591))
    (INTERCONNECT \\I2S\:txenable\\.q \\I2S\:tx_state_1\\.main_6 (2.591:2.591:2.591))
    (INTERCONNECT \\I2S\:txenable\\.q \\I2S\:txenable\\.main_10 (2.588:2.588:2.588))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.ce1_comb \\PDM_CIC\:Comb_L\:right_shift_msb\\.main_4 (2.310:2.310:2.310))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:comb_loop_count_0\\.q \\PDM_CIC\:Comb_L\:comb_loop_count_0\\.main_3 (2.532:2.532:2.532))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:comb_loop_count_0\\.q \\PDM_CIC\:Comb_L\:comb_loop_count_1\\.main_4 (2.532:2.532:2.532))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:comb_loop_count_0\\.q \\PDM_CIC\:Comb_L\:cs_addr_0\\.main_6 (3.298:3.298:3.298))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:comb_loop_count_0\\.q \\PDM_CIC\:Comb_L\:cs_addr_1\\.main_4 (3.298:3.298:3.298))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:comb_loop_count_0\\.q \\PDM_CIC\:Comb_L\:cs_addr_2\\.main_4 (3.298:3.298:3.298))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:comb_loop_count_1\\.q \\PDM_CIC\:Comb_L\:comb_loop_count_1\\.main_3 (2.249:2.249:2.249))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:comb_loop_count_1\\.q \\PDM_CIC\:Comb_L\:cs_addr_0\\.main_5 (3.166:3.166:3.166))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:comb_loop_count_1\\.q \\PDM_CIC\:Comb_L\:cs_addr_1\\.main_3 (3.166:3.166:3.166))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:comb_loop_count_1\\.q \\PDM_CIC\:Comb_L\:cs_addr_2\\.main_3 (3.166:3.166:3.166))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:comb_loop_count_0\\.main_2 (4.810:4.810:4.810))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:comb_loop_count_1\\.main_2 (4.810:4.810:4.810))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:cs_addr_0\\.main_2 (3.773:3.773:3.773))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:cs_addr_1\\.main_2 (3.773:3.773:3.773))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:cs_addr_2\\.main_2 (3.773:3.773:3.773))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:d0_reg_updated\\.main_2 (4.818:4.818:4.818))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:f0_load\\.main_2 (4.818:4.818:4.818))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:f1_load\\.main_2 (7.650:7.650:7.650))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.cs_addr_0 (8.860:8.860:8.860))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.cs_addr_0 (8.398:8.398:8.398))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.cs_addr_0 (7.517:7.517:7.517))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.cs_addr_0 (7.636:7.636:7.636))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:right_shift_msb\\.main_2 (7.650:7.650:7.650))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:shift_count_reg_0\\.main_2 (8.870:8.870:8.870))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:shift_count_reg_1\\.main_2 (8.878:8.878:8.878))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:shift_count_reg_2\\.main_2 (8.878:8.878:8.878))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Comb_L\:shift_count_reg_3\\.main_2 (4.818:4.818:4.818))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:Net_2537\\.main_2 (8.878:8.878:8.878))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_0\\.q \\PDM_CIC\:tmp__LUT_DmaThrottle_L_ins_2\\.main_4 (3.759:3.759:3.759))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:comb_loop_count_0\\.main_1 (5.161:5.161:5.161))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:comb_loop_count_1\\.main_1 (5.161:5.161:5.161))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:cs_addr_0\\.main_1 (4.251:4.251:4.251))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:cs_addr_1\\.main_1 (4.251:4.251:4.251))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:cs_addr_2\\.main_1 (4.251:4.251:4.251))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:d0_reg_updated\\.main_1 (4.492:4.492:4.492))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:f0_load\\.main_1 (4.492:4.492:4.492))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:f1_load\\.main_1 (7.776:7.776:7.776))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.cs_addr_1 (8.463:8.463:8.463))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.cs_addr_1 (8.952:8.952:8.952))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.cs_addr_1 (7.782:7.782:7.782))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.cs_addr_1 (7.624:7.624:7.624))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:right_shift_msb\\.main_1 (7.776:7.776:7.776))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:shift_count_reg_0\\.main_1 (8.961:8.961:8.961))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:shift_count_reg_1\\.main_1 (8.968:8.968:8.968))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:shift_count_reg_2\\.main_1 (8.968:8.968:8.968))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Comb_L\:shift_count_reg_3\\.main_1 (4.492:4.492:4.492))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:Net_2537\\.main_1 (8.968:8.968:8.968))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_1\\.q \\PDM_CIC\:tmp__LUT_DmaThrottle_L_ins_2\\.main_3 (3.603:3.603:3.603))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:comb_loop_count_0\\.main_0 (6.365:6.365:6.365))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:comb_loop_count_1\\.main_0 (6.365:6.365:6.365))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:cs_addr_0\\.main_0 (5.330:5.330:5.330))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:cs_addr_1\\.main_0 (5.330:5.330:5.330))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:cs_addr_2\\.main_0 (5.330:5.330:5.330))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:d0_reg_updated\\.main_0 (6.374:6.374:6.374))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:f0_load\\.main_0 (6.374:6.374:6.374))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:f1_load\\.main_0 (8.022:8.022:8.022))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.cs_addr_2 (8.712:8.712:8.712))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.cs_addr_2 (9.195:9.195:9.195))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.cs_addr_2 (8.030:8.030:8.030))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.cs_addr_2 (7.873:7.873:7.873))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:right_shift_msb\\.main_0 (8.022:8.022:8.022))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:shift_count_reg_0\\.main_0 (9.209:9.209:9.209))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:shift_count_reg_1\\.main_0 (9.217:9.217:9.217))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:shift_count_reg_2\\.main_0 (9.217:9.217:9.217))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Comb_L\:shift_count_reg_3\\.main_0 (6.374:6.374:6.374))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:Net_2537\\.main_0 (9.217:9.217:9.217))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:cs_addr_2\\.q \\PDM_CIC\:tmp__LUT_DmaThrottle_L_ins_2\\.main_2 (4.770:4.770:4.770))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:d0_reg_updated\\.q \\PDM_CIC\:Comb_L\:d0_reg_updated\\.main_3 (2.533:2.533:2.533))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:d0_reg_updated\\.q \\PDM_CIC\:tmp__LUT_DmaThrottle_L_ins_2\\.main_6 (3.292:3.292:3.292))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.f0_blk_stat_comb \\PDM_CIC\:Comb_L\:out_fifo_full\\.main_0 (2.288:2.288:2.288))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:f0_load\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.f0_load (6.899:6.899:6.899))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:f0_load\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.f0_load (6.917:6.917:6.917))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:f0_load\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.f0_load (7.667:7.667:7.667))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:f0_load\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.f0_load (7.784:7.784:7.784))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:f0_load\\.q \\PDM_CIC\:tmp__LUT_DmaThrottle_L_ins_2\\.main_5 (4.098:4.098:4.098))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:f0_load\\.q \\PDM_CIC\:wire_comb_ov_l\\.main_0 (5.024:5.024:5.024))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:f1_load\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.f1_load (3.625:3.625:3.625))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:f1_load\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.f1_load (3.620:3.620:3.620))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:f1_load\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.f1_load (2.586:2.586:2.586))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:f1_load\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.f1_load (2.590:2.590:2.590))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:first_count_0\\.q \\PDM_CIC\:Comb_L\:cs_addr_0\\.main_4 (3.216:3.216:3.216))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:first_count_0\\.q \\PDM_CIC\:Comb_L\:first_count_0\\.main_1 (2.311:2.311:2.311))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:first_count_0\\.q \\PDM_CIC\:Comb_L\:first_count_1\\.main_1 (4.098:4.098:4.098))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:first_count_1\\.q \\PDM_CIC\:Comb_L\:cs_addr_0\\.main_3 (3.161:3.161:3.161))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:first_count_1\\.q \\PDM_CIC\:Comb_L\:first_count_0\\.main_0 (4.078:4.078:4.078))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:first_count_1\\.q \\PDM_CIC\:Comb_L\:first_count_1\\.main_0 (2.245:2.245:2.245))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.ce0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.ce0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.ce0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:out_fifo_full\\.q \\PDM_CIC\:wire_comb_ov_l\\.main_1 (6.673:6.673:6.673))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:right_shift_msb\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.route_si (3.923:3.923:3.923))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:right_shift_msb\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.route_si (3.920:3.920:3.920))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:right_shift_msb\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.route_si (2.899:2.899:2.899))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:right_shift_msb\\.q \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.route_si (2.901:2.901:2.901))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:right_shift_msb\\.q \\PDM_CIC\:Comb_L\:right_shift_msb\\.main_3 (2.891:2.891:2.891))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:shift_count_reg_0\\.q \\PDM_CIC\:Comb_L\:cs_addr_1\\.main_8 (8.972:8.972:8.972))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:shift_count_reg_0\\.q \\PDM_CIC\:Comb_L\:cs_addr_2\\.main_8 (8.972:8.972:8.972))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:shift_count_reg_0\\.q \\PDM_CIC\:Comb_L\:f0_load\\.main_6 (7.670:7.670:7.670))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:shift_count_reg_0\\.q \\PDM_CIC\:Comb_L\:shift_count_reg_0\\.main_3 (4.050:4.050:4.050))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:shift_count_reg_0\\.q \\PDM_CIC\:Comb_L\:shift_count_reg_1\\.main_4 (4.034:4.034:4.034))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:shift_count_reg_0\\.q \\PDM_CIC\:Comb_L\:shift_count_reg_2\\.main_5 (4.034:4.034:4.034))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:shift_count_reg_0\\.q \\PDM_CIC\:Comb_L\:shift_count_reg_3\\.main_6 (7.670:7.670:7.670))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:shift_count_reg_1\\.q \\PDM_CIC\:Comb_L\:cs_addr_1\\.main_7 (7.196:7.196:7.196))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:shift_count_reg_1\\.q \\PDM_CIC\:Comb_L\:cs_addr_2\\.main_7 (7.196:7.196:7.196))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:shift_count_reg_1\\.q \\PDM_CIC\:Comb_L\:f0_load\\.main_5 (6.329:6.329:6.329))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:shift_count_reg_1\\.q \\PDM_CIC\:Comb_L\:shift_count_reg_1\\.main_3 (3.424:3.424:3.424))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:shift_count_reg_1\\.q \\PDM_CIC\:Comb_L\:shift_count_reg_2\\.main_4 (3.424:3.424:3.424))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:shift_count_reg_1\\.q \\PDM_CIC\:Comb_L\:shift_count_reg_3\\.main_5 (6.329:6.329:6.329))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:shift_count_reg_2\\.q \\PDM_CIC\:Comb_L\:cs_addr_1\\.main_6 (7.457:7.457:7.457))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:shift_count_reg_2\\.q \\PDM_CIC\:Comb_L\:cs_addr_2\\.main_6 (7.457:7.457:7.457))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:shift_count_reg_2\\.q \\PDM_CIC\:Comb_L\:f0_load\\.main_4 (6.756:6.756:6.756))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:shift_count_reg_2\\.q \\PDM_CIC\:Comb_L\:shift_count_reg_2\\.main_3 (3.689:3.689:3.689))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:shift_count_reg_2\\.q \\PDM_CIC\:Comb_L\:shift_count_reg_3\\.main_4 (6.756:6.756:6.756))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:shift_count_reg_3\\.q \\PDM_CIC\:Comb_L\:cs_addr_1\\.main_5 (3.294:3.294:3.294))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:shift_count_reg_3\\.q \\PDM_CIC\:Comb_L\:cs_addr_2\\.main_5 (3.294:3.294:3.294))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:shift_count_reg_3\\.q \\PDM_CIC\:Comb_L\:f0_load\\.main_3 (2.518:2.518:2.518))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:shift_count_reg_3\\.q \\PDM_CIC\:Comb_L\:shift_count_reg_3\\.main_3 (2.518:2.518:2.518))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.ce1_comb \\PDM_CIC\:Comb_R\:right_shift_msb\\.main_4 (2.256:2.256:2.256))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:comb_loop_count_0\\.q \\PDM_CIC\:Comb_R\:comb_loop_count_0\\.main_3 (2.611:2.611:2.611))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:comb_loop_count_0\\.q \\PDM_CIC\:Comb_R\:comb_loop_count_1\\.main_4 (2.611:2.611:2.611))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:comb_loop_count_0\\.q \\PDM_CIC\:Comb_R\:cs_addr_0\\.main_6 (6.466:6.466:6.466))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:comb_loop_count_0\\.q \\PDM_CIC\:Comb_R\:cs_addr_1\\.main_4 (6.466:6.466:6.466))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:comb_loop_count_0\\.q \\PDM_CIC\:Comb_R\:cs_addr_2\\.main_4 (6.466:6.466:6.466))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:comb_loop_count_1\\.q \\PDM_CIC\:Comb_R\:comb_loop_count_1\\.main_3 (2.304:2.304:2.304))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:comb_loop_count_1\\.q \\PDM_CIC\:Comb_R\:cs_addr_0\\.main_5 (3.957:3.957:3.957))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:comb_loop_count_1\\.q \\PDM_CIC\:Comb_R\:cs_addr_1\\.main_3 (3.957:3.957:3.957))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:comb_loop_count_1\\.q \\PDM_CIC\:Comb_R\:cs_addr_2\\.main_3 (3.957:3.957:3.957))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q MODIN3_0.main_2 (6.409:6.409:6.409))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q MODIN3_1.main_2 (6.409:6.409:6.409))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q MODIN3_2.main_2 (4.371:4.371:4.371))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q MODIN3_3.main_2 (4.371:4.371:4.371))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:comb_loop_count_0\\.main_2 (5.303:5.303:5.303))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:comb_loop_count_1\\.main_2 (5.303:5.303:5.303))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:cs_addr_0\\.main_2 (3.437:3.437:3.437))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:cs_addr_1\\.main_2 (3.437:3.437:3.437))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:cs_addr_2\\.main_2 (3.437:3.437:3.437))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:d0_reg_updated\\.main_2 (4.388:4.388:4.388))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:f0_load\\.main_2 (3.437:3.437:3.437))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:f1_load\\.main_2 (6.502:6.502:6.502))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.cs_addr_0 (5.106:5.106:5.106))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.cs_addr_0 (5.844:5.844:5.844))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.cs_addr_0 (6.485:6.485:6.485))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.cs_addr_0 (5.987:5.987:5.987))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Comb_R\:right_shift_msb\\.main_2 (6.502:6.502:6.502))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:Net_2666\\.main_2 (4.388:4.388:4.388))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_0\\.q \\PDM_CIC\:tmp__LUT_DmaThrottle_R_ins_2\\.main_4 (3.453:3.453:3.453))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q MODIN3_0.main_1 (9.195:9.195:9.195))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q MODIN3_1.main_1 (9.195:9.195:9.195))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q MODIN3_2.main_1 (4.348:4.348:4.348))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q MODIN3_3.main_1 (4.348:4.348:4.348))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:comb_loop_count_0\\.main_1 (5.283:5.283:5.283))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:comb_loop_count_1\\.main_1 (5.283:5.283:5.283))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:cs_addr_0\\.main_1 (4.691:4.691:4.691))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:cs_addr_1\\.main_1 (4.691:4.691:4.691))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:cs_addr_2\\.main_1 (4.691:4.691:4.691))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:d0_reg_updated\\.main_1 (4.367:4.367:4.367))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:f0_load\\.main_1 (4.691:4.691:4.691))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:f1_load\\.main_1 (9.465:9.465:9.465))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.cs_addr_1 (7.229:7.229:7.229))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.cs_addr_1 (8.638:8.638:8.638))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.cs_addr_1 (9.451:9.451:9.451))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.cs_addr_1 (9.454:9.454:9.454))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Comb_R\:right_shift_msb\\.main_1 (9.465:9.465:9.465))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:Net_2666\\.main_1 (4.367:4.367:4.367))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_1\\.q \\PDM_CIC\:tmp__LUT_DmaThrottle_R_ins_2\\.main_3 (3.295:3.295:3.295))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q MODIN3_0.main_0 (4.792:4.792:4.792))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q MODIN3_1.main_0 (4.792:4.792:4.792))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q MODIN3_2.main_0 (3.863:3.863:3.863))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q MODIN3_3.main_0 (3.863:3.863:3.863))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:comb_loop_count_0\\.main_0 (4.791:4.791:4.791))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:comb_loop_count_1\\.main_0 (4.791:4.791:4.791))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:cs_addr_0\\.main_0 (2.792:2.792:2.792))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:cs_addr_1\\.main_0 (2.792:2.792:2.792))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:cs_addr_2\\.main_0 (2.792:2.792:2.792))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:d0_reg_updated\\.main_0 (3.876:3.876:3.876))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:f0_load\\.main_0 (2.792:2.792:2.792))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:f1_load\\.main_0 (6.025:6.025:6.025))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.cs_addr_2 (4.787:4.787:4.787))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.cs_addr_2 (4.787:4.787:4.787))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.cs_addr_2 (6.012:6.012:6.012))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.cs_addr_2 (6.012:6.012:6.012))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Comb_R\:right_shift_msb\\.main_0 (6.025:6.025:6.025))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:Net_2666\\.main_0 (3.876:3.876:3.876))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:cs_addr_2\\.q \\PDM_CIC\:tmp__LUT_DmaThrottle_R_ins_2\\.main_2 (2.799:2.799:2.799))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:d0_reg_updated\\.q \\PDM_CIC\:Comb_R\:d0_reg_updated\\.main_3 (2.290:2.290:2.290))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:d0_reg_updated\\.q \\PDM_CIC\:tmp__LUT_DmaThrottle_R_ins_2\\.main_6 (3.211:3.211:3.211))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.f0_blk_stat_comb \\PDM_CIC\:Comb_R\:out_fifo_full\\.main_0 (2.238:2.238:2.238))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:f0_load\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.f0_load (6.896:6.896:6.896))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:f0_load\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.f0_load (6.354:6.354:6.354))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:f0_load\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.f0_load (6.824:6.824:6.824))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:f0_load\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.f0_load (7.775:7.775:7.775))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:f0_load\\.q \\PDM_CIC\:tmp__LUT_DmaThrottle_R_ins_2\\.main_5 (3.174:3.174:3.174))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:f0_load\\.q \\PDM_CIC\:wire_comb_ov_r\\.main_0 (4.515:4.515:4.515))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:f1_load\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.f1_load (4.967:4.967:4.967))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:f1_load\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.f1_load (5.514:5.514:5.514))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:f1_load\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.f1_load (4.013:4.013:4.013))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:f1_load\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.f1_load (3.485:3.485:3.485))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:first_count_0\\.q \\PDM_CIC\:Comb_R\:cs_addr_0\\.main_4 (7.718:7.718:7.718))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:first_count_0\\.q \\PDM_CIC\:Comb_R\:first_count_0\\.main_1 (3.491:3.491:3.491))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:first_count_0\\.q \\PDM_CIC\:Comb_R\:first_count_1\\.main_1 (3.491:3.491:3.491))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:first_count_1\\.q \\PDM_CIC\:Comb_R\:cs_addr_0\\.main_3 (7.930:7.930:7.930))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:first_count_1\\.q \\PDM_CIC\:Comb_R\:first_count_0\\.main_0 (3.802:3.802:3.802))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:first_count_1\\.q \\PDM_CIC\:Comb_R\:first_count_1\\.main_0 (3.802:3.802:3.802))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.ce0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.ce0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.ce0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:out_fifo_full\\.q \\PDM_CIC\:wire_comb_ov_r\\.main_1 (3.591:3.591:3.591))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:right_shift_msb\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.route_si (4.109:4.109:4.109))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:right_shift_msb\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.route_si (5.076:5.076:5.076))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:right_shift_msb\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.route_si (5.924:5.924:5.924))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:right_shift_msb\\.q \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.route_si (2.837:2.837:2.837))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:right_shift_msb\\.q \\PDM_CIC\:Comb_R\:right_shift_msb\\.main_3 (2.824:2.824:2.824))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cnt_enable\\.q \\PDM_CIC\:Integrator\:Counter7\\.enable (6.679:6.679:6.679))
    (INTERCONNECT \\PDM_CIC\:Integrator\:Counter7\\.tc \\PDM_CIC\:Integrator\:f0_load\\.main_0 (6.920:6.920:6.920))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q Net_3458.main_3 (3.282:3.282:3.282))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:cnt_enable\\.main_2 (4.366:4.366:4.366))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:cs_addr_0\\.main_2 (3.282:3.282:3.282))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:cs_addr_1\\.main_2 (6.209:6.209:6.209))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:cs_addr_2\\.main_2 (10.157:10.157:10.157))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:f0_load\\.main_3 (6.209:6.209:6.209))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:f1_load\\.main_2 (8.386:8.386:8.386))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.cs_addr_0 (7.792:7.792:7.792))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.cs_addr_0 (8.361:8.361:8.361))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.cs_addr_0 (5.273:5.273:5.273))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.cs_addr_0 (5.111:5.111:5.111))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.cs_addr_0 (4.195:4.195:4.195))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.cs_addr_0 (4.345:4.345:4.345))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.cs_addr_0 (3.283:3.283:3.283))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.cs_addr_0 (3.303:3.303:3.303))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:pdm_data_reg_l\\.main_2 (11.061:11.061:11.061))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_0\\.q \\PDM_CIC\:Integrator\:pdm_data_reg_r\\.main_2 (11.061:11.061:11.061))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q Net_3458.main_2 (8.674:8.674:8.674))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:cnt_enable\\.main_1 (7.424:7.424:7.424))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:cs_addr_0\\.main_1 (8.674:8.674:8.674))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:cs_addr_1\\.main_1 (4.996:4.996:4.996))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:cs_addr_2\\.main_1 (8.170:8.170:8.170))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:f0_load\\.main_2 (4.996:4.996:4.996))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:f1_load\\.main_1 (6.663:6.663:6.663))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.cs_addr_1 (5.064:5.064:5.064))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.cs_addr_1 (5.335:5.335:5.335))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.cs_addr_1 (6.202:6.202:6.202))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.cs_addr_1 (6.203:6.203:6.203))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.cs_addr_1 (7.456:7.456:7.456))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.cs_addr_1 (7.454:7.454:7.454))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.cs_addr_1 (8.706:8.706:8.706))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.cs_addr_1 (8.708:8.708:8.708))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:pdm_data_reg_l\\.main_1 (8.962:8.962:8.962))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_1\\.q \\PDM_CIC\:Integrator\:pdm_data_reg_r\\.main_1 (8.962:8.962:8.962))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q Net_3458.main_1 (11.050:11.050:11.050))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:cnt_enable\\.main_0 (11.244:11.244:11.244))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:cs_addr_0\\.main_0 (11.050:11.050:11.050))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:cs_addr_1\\.main_0 (7.809:7.809:7.809))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:cs_addr_2\\.main_0 (3.243:3.243:3.243))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:f0_load\\.main_1 (7.809:7.809:7.809))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:f1_load\\.main_0 (8.866:8.866:8.866))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.cs_addr_2 (7.943:7.943:7.943))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.cs_addr_2 (7.944:7.944:7.944))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.cs_addr_2 (8.997:8.997:8.997))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.cs_addr_2 (8.996:8.996:8.996))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.cs_addr_2 (10.534:10.534:10.534))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.cs_addr_2 (11.227:11.227:11.227))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.cs_addr_2 (12.144:12.144:12.144))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.cs_addr_2 (11.071:11.071:11.071))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:pdm_data_reg_l\\.main_0 (4.164:4.164:4.164))
    (INTERCONNECT \\PDM_CIC\:Integrator\:cs_addr_2\\.q \\PDM_CIC\:Integrator\:pdm_data_reg_r\\.main_0 (4.164:4.164:4.164))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.f0_blk_stat_comb \\PDM_CIC\:Integrator\:out_fifo_full_l\\.main_0 (2.312:2.312:2.312))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.f0_blk_stat_comb \\PDM_CIC\:Integrator\:out_fifo_full_r\\.main_0 (2.322:2.322:2.322))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f0_load\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.f0_load (2.914:2.914:2.914))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f0_load\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.f0_load (2.913:2.913:2.913))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f0_load\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.f0_load (4.002:4.002:4.002))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f0_load\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.f0_load (4.003:4.003:4.003))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f0_load\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.f0_load (5.093:5.093:5.093))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f0_load\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.f0_load (5.092:5.092:5.092))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f0_load\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.f0_load (6.182:6.182:6.182))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f0_load\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.f0_load (6.183:6.183:6.183))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f0_load\\.q \\PDM_CIC\:Net_3007\\.main_0 (2.898:2.898:2.898))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f0_load\\.q \\PDM_CIC\:Net_3010\\.main_0 (2.898:2.898:2.898))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f1_load\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.f1_load (4.542:4.542:4.542))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f1_load\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.f1_load (3.575:3.575:3.575))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f1_load\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.f1_load (5.635:5.635:5.635))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f1_load\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.f1_load (5.633:5.633:5.633))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f1_load\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.f1_load (6.724:6.724:6.724))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f1_load\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.f1_load (6.726:6.726:6.726))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f1_load\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.f1_load (7.817:7.817:7.817))
    (INTERCONNECT \\PDM_CIC\:Integrator\:f1_load\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.f1_load (7.815:7.815:7.815))
    (INTERCONNECT \\PDM_CIC\:Integrator\:first_count_0\\.q \\PDM_CIC\:Integrator\:cnt_enable\\.main_4 (3.412:3.412:3.412))
    (INTERCONNECT \\PDM_CIC\:Integrator\:first_count_0\\.q \\PDM_CIC\:Integrator\:cs_addr_0\\.main_4 (2.307:2.307:2.307))
    (INTERCONNECT \\PDM_CIC\:Integrator\:first_count_0\\.q \\PDM_CIC\:Integrator\:first_count_0\\.main_1 (2.307:2.307:2.307))
    (INTERCONNECT \\PDM_CIC\:Integrator\:first_count_0\\.q \\PDM_CIC\:Integrator\:first_count_1\\.main_1 (3.414:3.414:3.414))
    (INTERCONNECT \\PDM_CIC\:Integrator\:first_count_1\\.q \\PDM_CIC\:Integrator\:cnt_enable\\.main_3 (2.589:2.589:2.589))
    (INTERCONNECT \\PDM_CIC\:Integrator\:first_count_1\\.q \\PDM_CIC\:Integrator\:cs_addr_0\\.main_3 (3.482:3.482:3.482))
    (INTERCONNECT \\PDM_CIC\:Integrator\:first_count_1\\.q \\PDM_CIC\:Integrator\:first_count_0\\.main_0 (3.482:3.482:3.482))
    (INTERCONNECT \\PDM_CIC\:Integrator\:first_count_1\\.q \\PDM_CIC\:Integrator\:first_count_1\\.main_0 (2.586:2.586:2.586))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.ce0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.ce0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.ce0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.ce0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.ce0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:out_fifo_full_l\\.q \\PDM_CIC\:Net_3007\\.main_1 (2.933:2.933:2.933))
    (INTERCONNECT \\PDM_CIC\:Integrator\:out_fifo_full_r\\.q \\PDM_CIC\:Net_3010\\.main_1 (4.414:4.414:4.414))
    (INTERCONNECT \\PDM_CIC\:Integrator\:pdm_data_reg_l\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.route_ci (7.510:7.510:7.510))
    (INTERCONNECT \\PDM_CIC\:Integrator\:pdm_data_reg_l\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.route_ci (7.510:7.510:7.510))
    (INTERCONNECT \\PDM_CIC\:Integrator\:pdm_data_reg_l\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.route_ci (8.599:8.599:8.599))
    (INTERCONNECT \\PDM_CIC\:Integrator\:pdm_data_reg_l\\.q \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.route_ci (8.599:8.599:8.599))
    (INTERCONNECT \\PDM_CIC\:Integrator\:pdm_data_reg_l\\.q \\PDM_CIC\:Integrator\:pdm_data_reg_l\\.main_3 (3.434:3.434:3.434))
    (INTERCONNECT \\PDM_CIC\:Integrator\:pdm_data_reg_r\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.route_ci (8.985:8.985:8.985))
    (INTERCONNECT \\PDM_CIC\:Integrator\:pdm_data_reg_r\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.route_ci (8.984:8.984:8.984))
    (INTERCONNECT \\PDM_CIC\:Integrator\:pdm_data_reg_r\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.route_ci (10.076:10.076:10.076))
    (INTERCONNECT \\PDM_CIC\:Integrator\:pdm_data_reg_r\\.q \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.route_ci (10.077:10.077:10.077))
    (INTERCONNECT \\PDM_CIC\:Integrator\:pdm_data_reg_r\\.q \\PDM_CIC\:Integrator\:pdm_data_reg_r\\.main_3 (3.418:3.418:3.418))
    (INTERCONNECT \\PDM_CIC\:Net_2537\\.q \\PDM_CIC\:DMA_CombD0Update_L\\.dmareq (7.717:7.717:7.717))
    (INTERCONNECT \\PDM_CIC\:Net_2548\\.q \\PDM_CIC\:Comb_L\:cs_addr_0\\.main_7 (6.749:6.749:6.749))
    (INTERCONNECT \\PDM_CIC\:Net_2548\\.q \\PDM_CIC\:Comb_L\:cs_addr_1\\.main_9 (6.749:6.749:6.749))
    (INTERCONNECT \\PDM_CIC\:Net_2548\\.q \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:out_sample\\.main_0 (2.519:2.519:2.519))
    (INTERCONNECT \\PDM_CIC\:DMA_IntOut_L\\.termout \\PDM_CIC\:Net_2548\\.main_1 (7.524:7.524:7.524))
    (INTERCONNECT \\PDM_CIC\:DMA_IntOut_L\\.termout \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:in_sample\\.main_1 (7.536:7.536:7.536))
    (INTERCONNECT \\PDM_CIC\:DMA_IntOut_L\\.termout \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:out_sample\\.main_2 (7.524:7.524:7.524))
    (INTERCONNECT \\PDM_CIC\:DMA_CombD0Update_L\\.termout \\PDM_CIC\:Net_2654\\.main_0 (7.519:7.519:7.519))
    (INTERCONNECT \\PDM_CIC\:DMA_CombD0Update_L\\.termout \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:in_sample\\.main_0 (7.528:7.528:7.528))
    (INTERCONNECT \\PDM_CIC\:DMA_CombD0Update_L\\.termout \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:out_sample\\.main_0 (7.519:7.519:7.519))
    (INTERCONNECT \\PDM_CIC\:Net_2654\\.q \\PDM_CIC\:Comb_L\:d0_reg_updated\\.main_4 (7.460:7.460:7.460))
    (INTERCONNECT \\PDM_CIC\:Net_2654\\.q \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:out_sample\\.main_1 (5.906:5.906:5.906))
    (INTERCONNECT \\PDM_CIC\:Net_2664\\.q \\PDM_CIC\:Comb_R\:cs_addr_0\\.main_7 (3.396:3.396:3.396))
    (INTERCONNECT \\PDM_CIC\:Net_2664\\.q \\PDM_CIC\:Comb_R\:cs_addr_1\\.main_5 (3.396:3.396:3.396))
    (INTERCONNECT \\PDM_CIC\:Net_2664\\.q \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:out_sample\\.main_0 (2.632:2.632:2.632))
    (INTERCONNECT \\PDM_CIC\:Net_2665\\.q \\PDM_CIC\:Comb_R\:d0_reg_updated\\.main_4 (3.390:3.390:3.390))
    (INTERCONNECT \\PDM_CIC\:Net_2665\\.q \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:out_sample\\.main_0 (2.619:2.619:2.619))
    (INTERCONNECT \\PDM_CIC\:Net_2666\\.q \\PDM_CIC\:DMA_CombD0Update_R\\.dmareq (6.645:6.645:6.645))
    (INTERCONNECT \\PDM_CIC\:DMA_CombD0Update_R\\.termout \\PDM_CIC\:Net_2665\\.main_0 (6.650:6.650:6.650))
    (INTERCONNECT \\PDM_CIC\:DMA_CombD0Update_R\\.termout \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:in_sample\\.main_0 (6.639:6.639:6.639))
    (INTERCONNECT \\PDM_CIC\:DMA_CombD0Update_R\\.termout \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:out_sample\\.main_1 (6.650:6.650:6.650))
    (INTERCONNECT \\PDM_CIC\:DMA_IntOut_R\\.termout \\PDM_CIC\:Net_2664\\.main_1 (7.424:7.424:7.424))
    (INTERCONNECT \\PDM_CIC\:DMA_IntOut_R\\.termout \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:in_sample\\.main_1 (7.414:7.414:7.414))
    (INTERCONNECT \\PDM_CIC\:DMA_IntOut_R\\.termout \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:out_sample\\.main_2 (7.424:7.424:7.424))
    (INTERCONNECT \\PDM_CIC\:Net_3007\\.q \\PDM_CIC\:Status_Reg\:sts_intr\:sts_reg\\.status_0 (2.329:2.329:2.329))
    (INTERCONNECT \\PDM_CIC\:Net_3010\\.q \\PDM_CIC\:Status_Reg\:sts_intr\:sts_reg\\.status_1 (5.608:5.608:5.608))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:in_sample\\.q \\PDM_CIC\:Net_2654\\.main_1 (2.533:2.533:2.533))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:in_sample\\.q \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:in_sample\\.main_1 (2.530:2.530:2.530))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:in_sample\\.q \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:out_sample\\.main_2 (2.533:2.533:2.533))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:out_sample\\.q \\PDM_CIC\:Net_2654\\.main_2 (2.529:2.529:2.529))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:out_sample\\.q \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:in_sample\\.main_2 (2.528:2.528:2.528))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:out_sample\\.q \\PDM_CIC\:PulseConvert_D0DmaNrq_L\:out_sample\\.main_3 (2.529:2.529:2.529))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:in_sample\\.q \\PDM_CIC\:Net_2665\\.main_1 (2.576:2.576:2.576))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:in_sample\\.q \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:in_sample\\.main_1 (2.575:2.575:2.575))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:in_sample\\.q \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:out_sample\\.main_2 (2.576:2.576:2.576))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:out_sample\\.q \\PDM_CIC\:Net_2665\\.main_2 (2.776:2.776:2.776))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:out_sample\\.q \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:in_sample\\.main_2 (2.767:2.767:2.767))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:out_sample\\.q \\PDM_CIC\:PulseConvert_D0DmaNrq_R\:out_sample\\.main_3 (2.776:2.776:2.776))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:in_sample\\.q \\PDM_CIC\:Net_2548\\.main_0 (2.673:2.673:2.673))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:in_sample\\.q \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:in_sample\\.main_0 (2.689:2.689:2.689))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:in_sample\\.q \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:out_sample\\.main_1 (2.673:2.673:2.673))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:out_sample\\.q \\PDM_CIC\:Net_2548\\.main_2 (2.693:2.693:2.693))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:out_sample\\.q \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:in_sample\\.main_2 (2.669:2.669:2.669))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:out_sample\\.q \\PDM_CIC\:PulseConvert_IntDmaNrq_L\:out_sample\\.main_3 (2.693:2.693:2.693))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:in_sample\\.q \\PDM_CIC\:Net_2664\\.main_0 (2.776:2.776:2.776))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:in_sample\\.q \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:in_sample\\.main_0 (2.801:2.801:2.801))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:in_sample\\.q \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:out_sample\\.main_1 (2.776:2.776:2.776))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:out_sample\\.q \\PDM_CIC\:Net_2664\\.main_2 (2.797:2.797:2.797))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:out_sample\\.q \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:in_sample\\.main_2 (2.773:2.773:2.773))
    (INTERCONNECT \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:out_sample\\.q \\PDM_CIC\:PulseConvert_IntDmaNrq_R\:out_sample\\.main_3 (2.797:2.797:2.797))
    (INTERCONNECT \\PDM_CIC\:tmp__LUT_DmaThrottle_L_ins_2\\.q \\PDM_CIC\:DMA_IntOut_L\\.dmareq (7.050:7.050:7.050))
    (INTERCONNECT \\PDM_CIC\:tmp__LUT_DmaThrottle_L_ins_2\\.q \\PDM_CIC\:tmp__LUT_DmaThrottle_L_ins_2\\.main_1 (2.293:2.293:2.293))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.f0_bus_stat_comb \\PDM_CIC\:tmp__LUT_DmaThrottle_R_ins_2\\.main_1 (3.678:3.678:3.678))
    (INTERCONNECT \\PDM_CIC\:tmp__LUT_DmaThrottle_R_ins_2\\.q \\PDM_CIC\:DMA_IntOut_R\\.dmareq (7.350:7.350:7.350))
    (INTERCONNECT \\PDM_CIC\:tmp__LUT_DmaThrottle_R_ins_2\\.q \\PDM_CIC\:tmp__LUT_DmaThrottle_R_ins_2\\.main_0 (3.790:3.790:3.790))
    (INTERCONNECT \\PDM_CIC\:wire_comb_ov_l\\.q \\PDM_CIC\:Status_Reg\:sts_intr\:sts_reg\\.status_2 (2.331:2.331:2.331))
    (INTERCONNECT \\PDM_CIC\:wire_comb_ov_r\\.q \\PDM_CIC\:Status_Reg\:sts_intr\:sts_reg\\.status_3 (2.313:2.313:2.313))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 MODIN3_0.ar_0 (3.743:3.743:3.743))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 MODIN3_1.ar_0 (3.743:3.743:3.743))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 MODIN3_2.ar_0 (6.885:6.885:6.885))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 MODIN3_3.ar_0 (6.885:6.885:6.885))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 Net_3458.ar_0 (7.813:7.813:7.813))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:comb_loop_count_0\\.ar_0 (4.768:4.768:4.768))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:comb_loop_count_1\\.ar_0 (4.768:4.768:4.768))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:cs_addr_0\\.ar_0 (3.744:3.744:3.744))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:cs_addr_1\\.ar_0 (3.744:3.744:3.744))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:cs_addr_2\\.ar_0 (3.744:3.744:3.744))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:d0_reg_updated\\.ap_0 (4.768:4.768:4.768))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:f0_load\\.ar_0 (4.768:4.768:4.768))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:f1_load\\.ar_0 (7.244:7.244:7.244))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:first_count_0\\.ar_0 (4.671:4.671:4.671))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:first_count_1\\.ar_0 (4.768:4.768:4.768))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:out_fifo_full\\.ar_0 (7.247:7.247:7.247))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:right_shift_msb\\.ar_0 (7.244:7.244:7.244))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:shift_count_reg_0\\.ar_0 (8.121:8.121:8.121))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:shift_count_reg_1\\.ar_0 (8.121:8.121:8.121))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:shift_count_reg_2\\.ar_0 (8.121:8.121:8.121))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_L\:shift_count_reg_3\\.ar_0 (4.768:4.768:4.768))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_R\:comb_loop_count_0\\.ar_0 (7.813:7.813:7.813))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_R\:comb_loop_count_1\\.ar_0 (7.813:7.813:7.813))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_R\:cs_addr_0\\.ar_0 (5.778:5.778:5.778))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_R\:cs_addr_1\\.ar_0 (5.778:5.778:5.778))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_R\:cs_addr_2\\.ar_0 (5.778:5.778:5.778))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_R\:d0_reg_updated\\.ap_0 (6.885:6.885:6.885))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_R\:f0_load\\.ar_0 (5.778:5.778:5.778))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_R\:f1_load\\.ar_0 (4.768:4.768:4.768))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_R\:first_count_0\\.ar_0 (7.247:7.247:7.247))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_R\:first_count_1\\.ar_0 (7.247:7.247:7.247))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_R\:out_fifo_full\\.ar_0 (4.768:4.768:4.768))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Comb_R\:right_shift_msb\\.ar_0 (4.768:4.768:4.768))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:Counter7\\.reset (9.094:9.094:9.094))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:cnt_enable\\.ar_0 (6.886:6.886:6.886))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:cs_addr_0\\.ar_0 (7.813:7.813:7.813))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:cs_addr_1\\.ar_0 (4.671:4.671:4.671))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:cs_addr_2\\.ar_0 (8.167:8.167:8.167))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:f0_load\\.ar_0 (4.671:4.671:4.671))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:f1_load\\.ar_0 (3.743:3.743:3.743))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:first_count_0\\.ar_0 (7.813:7.813:7.813))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:first_count_1\\.ar_0 (6.885:6.885:6.885))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:out_fifo_full_l\\.ar_0 (5.779:5.779:5.779))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:out_fifo_full_r\\.ar_0 (7.813:7.813:7.813))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:pdm_data_reg_l\\.ar_0 (7.247:7.247:7.247))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Integrator\:pdm_data_reg_r\\.ar_0 (7.247:7.247:7.247))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Net_2537\\.ar_0 (8.121:8.121:8.121))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Net_2666\\.ar_0 (6.885:6.885:6.885))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Net_3007\\.ar_0 (4.671:4.671:4.671))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:Net_3010\\.ar_0 (4.671:4.671:4.671))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:wire_comb_ov_l\\.ar_0 (4.671:4.671:4.671))
    (INTERCONNECT \\PDM_CIC\:Int_Ctrl_Reg\:Sync\:ctrl_reg\\.control_0 \\PDM_CIC\:wire_comb_ov_r\\.ar_0 (4.671:4.671:4.671))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.f0_bus_stat_comb \\PDM_CIC\:tmp__LUT_DmaThrottle_L_ins_2\\.main_0 (3.672:3.672:3.672))
    (INTERCONNECT \\USBFS\:Dp\\.interrupt \\USBFS\:dp_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBFS\:USB\\.arb_int \\USBFS\:arb_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBFS\:USB\\.usb_int \\USBFS\:bus_reset\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBFS\:USB\\.dma_termin \\USBFS\:ep2\\.termin (0.000:0.000:0.000))
    (INTERCONNECT \\USBFS\:USB\\.dma_termin \\USBFS\:ep4\\.termin (0.000:0.000:0.000))
    (INTERCONNECT \\USBFS\:USB\\.dma_termin \\USBFS\:ep6\\.termin (0.000:0.000:0.000))
    (INTERCONNECT \\USBFS\:USB\\.ord_int \\USBFS\:ord_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBFS\:USB\\.dma_req_1 \\USBFS\:ep2\\.dmareq (1.000:1.000:1.000))
    (INTERCONNECT \\USBFS\:USB\\.dma_req_3 \\USBFS\:ep4\\.dmareq (1.000:1.000:1.000))
    (INTERCONNECT \\USBFS\:USB\\.dma_req_5 \\USBFS\:ep6\\.dmareq (1.000:1.000:1.000))
    (INTERCONNECT \\USBFS\:USB\\.ept_int_0 \\USBFS\:ep_0\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBFS\:USB\\.ept_int_2 \\USBFS\:ep_2\\.interrupt (8.752:8.752:8.752))
    (INTERCONNECT \\USBFS\:USB\\.ept_int_4 \\USBFS\:ep_4\\.interrupt (9.095:9.095:9.095))
    (INTERCONNECT \\USBFS\:USB\\.ept_int_6 \\USBFS\:ep_6\\.interrupt (9.089:9.089:9.089))
    (INTERCONNECT ClockBlock.clk_bus_glb_ff \\I2C_Master\:I2C_FF\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.ce0 \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.cl0 \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.z0 \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.ff0 \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.ce1 \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.cl1 \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.z1 \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.ff1 \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.co_msb \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.sol_msb \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.cfbo \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.sor \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u1\\.cmsbo \\AudioClkGen\:UDB_ACG\:shaper\:Div\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.cl0 \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.z0 \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.ff0 \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.ce1 \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.cl1 \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.z1 \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.ff1 \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.co_msb \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.sol_msb \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.cfbo \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.sor \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u1\\.cmsbo \\AudioClkGen\:UDB_ACG\:sync\:SofCounter\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.cl0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.z0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.ff0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.ce1 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.cl1 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.z1 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.ff1 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.co_msb \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.sol_msb \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.cfbo \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.sor \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.cmsbo \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.cl0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.z0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.ff0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.ce1 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.cl1 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.z1 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.ff1 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.co_msb \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.sol_msb \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.cfbo \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.sor \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.cmsbo \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.cl0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.z0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.ff0 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.ce1 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.cl1 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.z1 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.ff1 \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.co_msb \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.sol_msb \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.cfbo \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.sor \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u3\\.cmsbo \\PDM_CIC\:Comb_L\:genblk2\:dp32\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.cl0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.z0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.ff0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.ce1 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.cl1 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.z1 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.ff1 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.co_msb \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.sol_msb \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.cfbo \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.sor \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.cmsbo \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.cl0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.z0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.ff0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.ce1 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.cl1 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.z1 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.ff1 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.co_msb \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.sol_msb \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.cfbo \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.sor \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.cmsbo \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.cl0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.z0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.ff0 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.ce1 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.cl1 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.z1 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.ff1 \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.co_msb \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.sol_msb \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.cfbo \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.sor \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u3\\.cmsbo \\PDM_CIC\:Comb_R\:genblk2\:dp32\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.cl0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.z0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.ff0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.ce1 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.cl1 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.z1 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.ff1 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.co_msb \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.sol_msb \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.cfbo \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.sor \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.cmsbo \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.cl0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.z0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.ff0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.ce1 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.cl1 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.z1 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.ff1 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.co_msb \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.sol_msb \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.cfbo \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.sor \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.cmsbo \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.cl0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.z0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.ff0 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.ce1 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.cl1 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.z1 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.ff1 \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.co_msb \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.sol_msb \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.cfbo \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.sor \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u3\\.cmsbo \\PDM_CIC\:Integrator\:genblk2\:dp32_l\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.cl0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.z0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.ff0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.ce1 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.cl1 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.z1 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.ff1 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.co_msb \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.sol_msb \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.cfbo \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.sor \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.cmsbo \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.cl0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.z0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.ff0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.ce1 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.cl1 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.z1 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.ff1 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.co_msb \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.sol_msb \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.cfbo \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.sor \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.cmsbo \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.cl0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.z0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.ff0 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.ce1 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.cl1 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.z1 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.ff1 \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.co_msb \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.sol_msb \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.cfbo \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.sor \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u3\\.cmsbo \\PDM_CIC\:Integrator\:genblk3\:dp32_r\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT PSOC_CODEC_RST\(0\)_PAD PSOC_CODEC_RST\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_I2S_LRCLK\(0\).pad_out PSOC_I2S_LRCLK\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT PSOC_I2S_LRCLK\(0\)_PAD PSOC_I2S_LRCLK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_I2S_MCLK\(0\).pad_out PSOC_I2S_MCLK\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT PSOC_I2S_MCLK\(0\)_PAD PSOC_I2S_MCLK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_I2S_SCLK\(0\).pad_out PSOC_I2S_SCLK\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT PSOC_I2S_SCLK\(0\)_PAD PSOC_I2S_SCLK\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_I2S_SDTO\(0\).pad_out PSOC_I2S_SDTO\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT PSOC_I2S_SDTO\(0\)_PAD PSOC_I2S_SDTO\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_PDM_ClkOut\(0\).pad_out PSOC_PDM_ClkOut\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT PSOC_PDM_ClkOut\(0\)_PAD PSOC_PDM_ClkOut\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_PDM_DataIn\(0\)_PAD PSOC_PDM_DataIn\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_PDM_LR_SEL\(0\)_PAD PSOC_PDM_LR_SEL\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_STATUS_LED\(0\)_PAD PSOC_STATUS_LED\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PSOC_SW\(0\)_PAD PSOC_SW\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCL\(0\).pad_out SCL\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SCL\(0\)_PAD SCL\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDA\(0\).pad_out SDA\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SDA\(0\)_PAD SDA\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
