("chain_chain_en", 0),  # 1
("fifo_ctrl_fifo_depth", 0),  # 16
("flush_reg_sel", 0),  # 1
("flush_reg_value", 0),  # 1
("loops_stencil_valid_dimensionality", 0),  # 4
("loops_stencil_valid_ranges_0", 0),  # 16
("loops_stencil_valid_ranges_1", 0),  # 16
("loops_stencil_valid_ranges_2", 0),  # 16
("loops_stencil_valid_ranges_3", 0),  # 16
("loops_stencil_valid_ranges_4", 0),  # 16
("loops_stencil_valid_ranges_5", 0),  # 16
("mode", 0),  # 2
("ren_in_0_reg_sel", 0),  # 1
("ren_in_0_reg_value", 0),  # 1
("ren_in_1_reg_sel", 0),  # 1
("ren_in_1_reg_value", 0),  # 1
("stencil_valid_sched_gen_enable", 0),  # 1
("stencil_valid_sched_gen_sched_addr_gen_starting_addr", 0),  # 16
("stencil_valid_sched_gen_sched_addr_gen_strides_0", 0),  # 16
("stencil_valid_sched_gen_sched_addr_gen_strides_1", 0),  # 16
("stencil_valid_sched_gen_sched_addr_gen_strides_2", 0),  # 16
("stencil_valid_sched_gen_sched_addr_gen_strides_3", 0),  # 16
("stencil_valid_sched_gen_sched_addr_gen_strides_4", 0),  # 16
("stencil_valid_sched_gen_sched_addr_gen_strides_5", 0),  # 16
("strg_ub_agg_only_agg_read_addr_gen_0_starting_addr", 0),  # 4
("strg_ub_agg_only_agg_read_addr_gen_0_strides_0", 0),  # 4
("strg_ub_agg_only_agg_read_addr_gen_0_strides_1", 0),  # 4
("strg_ub_agg_only_agg_read_addr_gen_0_strides_2", 0),  # 4
("strg_ub_agg_only_agg_read_addr_gen_0_strides_3", 0),  # 4
("strg_ub_agg_only_agg_read_addr_gen_0_strides_4", 0),  # 4
("strg_ub_agg_only_agg_read_addr_gen_0_strides_5", 0),  # 4
("strg_ub_agg_only_agg_read_addr_gen_1_starting_addr", 0),  # 4
("strg_ub_agg_only_agg_read_addr_gen_1_strides_0", 0),  # 4
("strg_ub_agg_only_agg_read_addr_gen_1_strides_1", 0),  # 4
("strg_ub_agg_only_agg_read_addr_gen_1_strides_2", 0),  # 4
("strg_ub_agg_only_agg_read_addr_gen_1_strides_3", 0),  # 4
("strg_ub_agg_only_agg_read_addr_gen_1_strides_4", 0),  # 4
("strg_ub_agg_only_agg_read_addr_gen_1_strides_5", 0),  # 4
("strg_ub_agg_only_agg_write_addr_gen_0_starting_addr", 0),  # 4
("strg_ub_agg_only_agg_write_addr_gen_0_strides_0", 0),  # 4
("strg_ub_agg_only_agg_write_addr_gen_0_strides_1", 0),  # 4
("strg_ub_agg_only_agg_write_addr_gen_0_strides_2", 0),  # 4
("strg_ub_agg_only_agg_write_addr_gen_0_strides_3", 0),  # 4
("strg_ub_agg_only_agg_write_addr_gen_0_strides_4", 0),  # 4
("strg_ub_agg_only_agg_write_addr_gen_0_strides_5", 0),  # 4
("strg_ub_agg_only_agg_write_addr_gen_1_starting_addr", 0),  # 4
("strg_ub_agg_only_agg_write_addr_gen_1_strides_0", 0),  # 4
("strg_ub_agg_only_agg_write_addr_gen_1_strides_1", 0),  # 4
("strg_ub_agg_only_agg_write_addr_gen_1_strides_2", 0),  # 4
("strg_ub_agg_only_agg_write_addr_gen_1_strides_3", 0),  # 4
("strg_ub_agg_only_agg_write_addr_gen_1_strides_4", 0),  # 4
("strg_ub_agg_only_agg_write_addr_gen_1_strides_5", 0),  # 4
("strg_ub_agg_only_agg_write_sched_gen_0_enable", 0),  # 1
("strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr", 0),  # 16
("strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_0", 0),  # 16
("strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_1", 0),  # 16
("strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_2", 0),  # 16
("strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_3", 0),  # 16
("strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_4", 0),  # 16
("strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_5", 0),  # 16
("strg_ub_agg_only_agg_write_sched_gen_1_enable", 0),  # 1
("strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr", 0),  # 16
("strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_0", 0),  # 16
("strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_1", 0),  # 16
("strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_2", 0),  # 16
("strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_3", 0),  # 16
("strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_4", 0),  # 16
("strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_5", 0),  # 16
("strg_ub_agg_only_loops_in2buf_0_dimensionality", 0),  # 4
("strg_ub_agg_only_loops_in2buf_0_ranges_0", 0),  # 16
("strg_ub_agg_only_loops_in2buf_0_ranges_1", 0),  # 16
("strg_ub_agg_only_loops_in2buf_0_ranges_2", 0),  # 16
("strg_ub_agg_only_loops_in2buf_0_ranges_3", 0),  # 16
("strg_ub_agg_only_loops_in2buf_0_ranges_4", 0),  # 16
("strg_ub_agg_only_loops_in2buf_0_ranges_5", 0),  # 16
("strg_ub_agg_only_loops_in2buf_1_dimensionality", 0),  # 4
("strg_ub_agg_only_loops_in2buf_1_ranges_0", 0),  # 16
("strg_ub_agg_only_loops_in2buf_1_ranges_1", 0),  # 16
("strg_ub_agg_only_loops_in2buf_1_ranges_2", 0),  # 16
("strg_ub_agg_only_loops_in2buf_1_ranges_3", 0),  # 16
("strg_ub_agg_only_loops_in2buf_1_ranges_4", 0),  # 16
("strg_ub_agg_only_loops_in2buf_1_ranges_5", 0),  # 16
("strg_ub_agg_sram_shared_agg_read_sched_gen_0_enable", 0),  # 1
("strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr", 0),  # 16
("strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_0", 0),  # 16
("strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_1", 0),  # 16
("strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_2", 0),  # 16
("strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_3", 0),  # 16
("strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_4", 0),  # 16
("strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_5", 0),  # 16
("strg_ub_agg_sram_shared_agg_read_sched_gen_1_enable", 0),  # 1
("strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr", 0),  # 16
("strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_0", 0),  # 16
("strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_1", 0),  # 16
("strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_2", 0),  # 16
("strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_3", 0),  # 16
("strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_4", 0),  # 16
("strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_5", 0),  # 16
("strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_dimensionality", 0),  # 4
("strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_0", 0),  # 16
("strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_1", 0),  # 16
("strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_2", 0),  # 16
("strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_3", 0),  # 16
("strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_4", 0),  # 16
("strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_5", 0),  # 16
("strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_dimensionality", 0),  # 4
("strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_0", 0),  # 16
("strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_1", 0),  # 16
("strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_2", 0),  # 16
("strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_3", 0),  # 16
("strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_4", 0),  # 16
("strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_5", 0),  # 16
("strg_ub_sram_only_input_addr_gen_0_starting_addr", 0),  # 9
("strg_ub_sram_only_input_addr_gen_0_strides_0", 0),  # 9
("strg_ub_sram_only_input_addr_gen_0_strides_1", 0),  # 9
("strg_ub_sram_only_input_addr_gen_0_strides_2", 0),  # 9
("strg_ub_sram_only_input_addr_gen_0_strides_3", 0),  # 9
("strg_ub_sram_only_input_addr_gen_0_strides_4", 0),  # 9
("strg_ub_sram_only_input_addr_gen_0_strides_5", 0),  # 9
("strg_ub_sram_only_input_addr_gen_1_starting_addr", 0),  # 9
("strg_ub_sram_only_input_addr_gen_1_strides_0", 0),  # 9
("strg_ub_sram_only_input_addr_gen_1_strides_1", 0),  # 9
("strg_ub_sram_only_input_addr_gen_1_strides_2", 0),  # 9
("strg_ub_sram_only_input_addr_gen_1_strides_3", 0),  # 9
("strg_ub_sram_only_input_addr_gen_1_strides_4", 0),  # 9
("strg_ub_sram_only_input_addr_gen_1_strides_5", 0),  # 9
("strg_ub_sram_only_output_addr_gen_0_starting_addr", 0),  # 9
("strg_ub_sram_only_output_addr_gen_0_strides_0", 0),  # 9
("strg_ub_sram_only_output_addr_gen_0_strides_1", 0),  # 9
("strg_ub_sram_only_output_addr_gen_0_strides_2", 0),  # 9
("strg_ub_sram_only_output_addr_gen_0_strides_3", 0),  # 9
("strg_ub_sram_only_output_addr_gen_0_strides_4", 0),  # 9
("strg_ub_sram_only_output_addr_gen_0_strides_5", 0),  # 9
("strg_ub_sram_only_output_addr_gen_1_starting_addr", 0),  # 9
("strg_ub_sram_only_output_addr_gen_1_strides_0", 0),  # 9
("strg_ub_sram_only_output_addr_gen_1_strides_1", 0),  # 9
("strg_ub_sram_only_output_addr_gen_1_strides_2", 0),  # 9
("strg_ub_sram_only_output_addr_gen_1_strides_3", 0),  # 9
("strg_ub_sram_only_output_addr_gen_1_strides_4", 0),  # 9
("strg_ub_sram_only_output_addr_gen_1_strides_5", 0),  # 9
("strg_ub_sram_tb_shared_loops_buf2out_autovec_read_0_dimensionality", 0),  # 4
("strg_ub_sram_tb_shared_loops_buf2out_autovec_read_0_ranges_0", 0),  # 16
("strg_ub_sram_tb_shared_loops_buf2out_autovec_read_0_ranges_1", 0),  # 16
("strg_ub_sram_tb_shared_loops_buf2out_autovec_read_0_ranges_2", 0),  # 16
("strg_ub_sram_tb_shared_loops_buf2out_autovec_read_0_ranges_3", 0),  # 16
("strg_ub_sram_tb_shared_loops_buf2out_autovec_read_0_ranges_4", 0),  # 16
("strg_ub_sram_tb_shared_loops_buf2out_autovec_read_0_ranges_5", 0),  # 16
("strg_ub_sram_tb_shared_loops_buf2out_autovec_read_1_dimensionality", 0),  # 4
("strg_ub_sram_tb_shared_loops_buf2out_autovec_read_1_ranges_0", 0),  # 16
("strg_ub_sram_tb_shared_loops_buf2out_autovec_read_1_ranges_1", 0),  # 16
("strg_ub_sram_tb_shared_loops_buf2out_autovec_read_1_ranges_2", 0),  # 16
("strg_ub_sram_tb_shared_loops_buf2out_autovec_read_1_ranges_3", 0),  # 16
("strg_ub_sram_tb_shared_loops_buf2out_autovec_read_1_ranges_4", 0),  # 16
("strg_ub_sram_tb_shared_loops_buf2out_autovec_read_1_ranges_5", 0),  # 16
("strg_ub_sram_tb_shared_output_sched_gen_0_enable", 0),  # 1
("strg_ub_sram_tb_shared_output_sched_gen_0_sched_addr_gen_starting_addr", 0),  # 16
("strg_ub_sram_tb_shared_output_sched_gen_0_sched_addr_gen_strides_0", 0),  # 16
("strg_ub_sram_tb_shared_output_sched_gen_0_sched_addr_gen_strides_1", 0),  # 16
("strg_ub_sram_tb_shared_output_sched_gen_0_sched_addr_gen_strides_2", 0),  # 16
("strg_ub_sram_tb_shared_output_sched_gen_0_sched_addr_gen_strides_3", 0),  # 16
("strg_ub_sram_tb_shared_output_sched_gen_0_sched_addr_gen_strides_4", 0),  # 16
("strg_ub_sram_tb_shared_output_sched_gen_0_sched_addr_gen_strides_5", 0),  # 16
("strg_ub_sram_tb_shared_output_sched_gen_1_enable", 0),  # 1
("strg_ub_sram_tb_shared_output_sched_gen_1_sched_addr_gen_starting_addr", 0),  # 16
("strg_ub_sram_tb_shared_output_sched_gen_1_sched_addr_gen_strides_0", 0),  # 16
("strg_ub_sram_tb_shared_output_sched_gen_1_sched_addr_gen_strides_1", 0),  # 16
("strg_ub_sram_tb_shared_output_sched_gen_1_sched_addr_gen_strides_2", 0),  # 16
("strg_ub_sram_tb_shared_output_sched_gen_1_sched_addr_gen_strides_3", 0),  # 16
("strg_ub_sram_tb_shared_output_sched_gen_1_sched_addr_gen_strides_4", 0),  # 16
("strg_ub_sram_tb_shared_output_sched_gen_1_sched_addr_gen_strides_5", 0),  # 16
("strg_ub_tb_only_loops_buf2out_read_0_dimensionality", 0),  # 4
("strg_ub_tb_only_loops_buf2out_read_0_ranges_0", 0),  # 16
("strg_ub_tb_only_loops_buf2out_read_0_ranges_1", 0),  # 16
("strg_ub_tb_only_loops_buf2out_read_0_ranges_2", 0),  # 16
("strg_ub_tb_only_loops_buf2out_read_0_ranges_3", 0),  # 16
("strg_ub_tb_only_loops_buf2out_read_0_ranges_4", 0),  # 16
("strg_ub_tb_only_loops_buf2out_read_0_ranges_5", 0),  # 16
("strg_ub_tb_only_loops_buf2out_read_1_dimensionality", 0),  # 4
("strg_ub_tb_only_loops_buf2out_read_1_ranges_0", 0),  # 16
("strg_ub_tb_only_loops_buf2out_read_1_ranges_1", 0),  # 16
("strg_ub_tb_only_loops_buf2out_read_1_ranges_2", 0),  # 16
("strg_ub_tb_only_loops_buf2out_read_1_ranges_3", 0),  # 16
("strg_ub_tb_only_loops_buf2out_read_1_ranges_4", 0),  # 16
("strg_ub_tb_only_loops_buf2out_read_1_ranges_5", 0),  # 16
("strg_ub_tb_only_tb_read_addr_gen_0_starting_addr", 0),  # 4
("strg_ub_tb_only_tb_read_addr_gen_0_strides_0", 0),  # 4
("strg_ub_tb_only_tb_read_addr_gen_0_strides_1", 0),  # 4
("strg_ub_tb_only_tb_read_addr_gen_0_strides_2", 0),  # 4
("strg_ub_tb_only_tb_read_addr_gen_0_strides_3", 0),  # 4
("strg_ub_tb_only_tb_read_addr_gen_0_strides_4", 0),  # 4
("strg_ub_tb_only_tb_read_addr_gen_0_strides_5", 0),  # 4
("strg_ub_tb_only_tb_read_addr_gen_1_starting_addr", 0),  # 4
("strg_ub_tb_only_tb_read_addr_gen_1_strides_0", 0),  # 4
("strg_ub_tb_only_tb_read_addr_gen_1_strides_1", 0),  # 4
("strg_ub_tb_only_tb_read_addr_gen_1_strides_2", 0),  # 4
("strg_ub_tb_only_tb_read_addr_gen_1_strides_3", 0),  # 4
("strg_ub_tb_only_tb_read_addr_gen_1_strides_4", 0),  # 4
("strg_ub_tb_only_tb_read_addr_gen_1_strides_5", 0),  # 4
("strg_ub_tb_only_tb_read_sched_gen_0_enable", 0),  # 1
("strg_ub_tb_only_tb_read_sched_gen_0_sched_addr_gen_starting_addr", 0),  # 16
("strg_ub_tb_only_tb_read_sched_gen_0_sched_addr_gen_strides_0", 0),  # 16
("strg_ub_tb_only_tb_read_sched_gen_0_sched_addr_gen_strides_1", 0),  # 16
("strg_ub_tb_only_tb_read_sched_gen_0_sched_addr_gen_strides_2", 0),  # 16
("strg_ub_tb_only_tb_read_sched_gen_0_sched_addr_gen_strides_3", 0),  # 16
("strg_ub_tb_only_tb_read_sched_gen_0_sched_addr_gen_strides_4", 0),  # 16
("strg_ub_tb_only_tb_read_sched_gen_0_sched_addr_gen_strides_5", 0),  # 16
("strg_ub_tb_only_tb_read_sched_gen_1_enable", 0),  # 1
("strg_ub_tb_only_tb_read_sched_gen_1_sched_addr_gen_starting_addr", 0),  # 16
("strg_ub_tb_only_tb_read_sched_gen_1_sched_addr_gen_strides_0", 0),  # 16
("strg_ub_tb_only_tb_read_sched_gen_1_sched_addr_gen_strides_1", 0),  # 16
("strg_ub_tb_only_tb_read_sched_gen_1_sched_addr_gen_strides_2", 0),  # 16
("strg_ub_tb_only_tb_read_sched_gen_1_sched_addr_gen_strides_3", 0),  # 16
("strg_ub_tb_only_tb_read_sched_gen_1_sched_addr_gen_strides_4", 0),  # 16
("strg_ub_tb_only_tb_read_sched_gen_1_sched_addr_gen_strides_5", 0),  # 16
("strg_ub_tb_only_tb_write_addr_gen_0_starting_addr", 0),  # 4
("strg_ub_tb_only_tb_write_addr_gen_0_strides_0", 0),  # 4
("strg_ub_tb_only_tb_write_addr_gen_0_strides_1", 0),  # 4
("strg_ub_tb_only_tb_write_addr_gen_0_strides_2", 0),  # 4
("strg_ub_tb_only_tb_write_addr_gen_0_strides_3", 0),  # 4
("strg_ub_tb_only_tb_write_addr_gen_0_strides_4", 0),  # 4
("strg_ub_tb_only_tb_write_addr_gen_0_strides_5", 0),  # 4
("strg_ub_tb_only_tb_write_addr_gen_1_starting_addr", 0),  # 4
("strg_ub_tb_only_tb_write_addr_gen_1_strides_0", 0),  # 4
("strg_ub_tb_only_tb_write_addr_gen_1_strides_1", 0),  # 4
("strg_ub_tb_only_tb_write_addr_gen_1_strides_2", 0),  # 4
("strg_ub_tb_only_tb_write_addr_gen_1_strides_3", 0),  # 4
("strg_ub_tb_only_tb_write_addr_gen_1_strides_4", 0),  # 4
("strg_ub_tb_only_tb_write_addr_gen_1_strides_5", 0),  # 4
("tile_en", 0),  # 1
("wen_in_0_reg_sel", 0),  # 1
("wen_in_0_reg_value", 0),  # 1
("wen_in_1_reg_sel", 0),  # 1
("wen_in_1_reg_value", 0),  # 1
