==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.nginxsrccorengx_parse_time.c_ngx_parse_http_time_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21978 ; free virtual = 44668
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21978 ; free virtual = 44668
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21978 ; free virtual = 44668
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ngx_parse_http_time' into 'main' (extr_.nginxsrccorengx_parse_time.c_ngx_parse_http_time_with_main.c:289) automatically.
WARNING: [SYNCHK 200-77] The top function 'main' has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21978 ; free virtual = 44669
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21964 ; free virtual = 44655
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21964 ; free virtual = 44655
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.69 seconds; current allocated memory: 101.778 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 101.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Setting dangling out port 'main/ap_return' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 101.823 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:00:52 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21964 ; free virtual = 44655
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/aut/proj_extr_.linuxdriversvideofbdevsisinit.c_SiS_GetModeID_TV_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.linuxdriversvideofbdevsisinit.c_SiS_GetModeID_TV_with_main.c' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/aut/proj_extr_.linuxdriversvideofbdevsisinit.c_SiS_GetModeID_TV_with_main.c/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.nginxsrccorengx_parse_time.c_ngx_parse_http_time_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:07:31 ; elapsed = 00:41:19 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26899 ; free virtual = 37389
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:07:31 ; elapsed = 00:41:19 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26899 ; free virtual = 37389
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:07:33 ; elapsed = 00:41:21 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26900 ; free virtual = 37390
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] extr_.nginxsrccorengx_parse_time.c_ngx_parse_http_time_with_main.c:44: unsupported memory access on variable 'value' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.nginxsrccorengx_parse_time.c_ngx_parse_http_time_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:07:45 ; elapsed = 00:41:54 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26899 ; free virtual = 37389
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:07:45 ; elapsed = 00:41:54 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26899 ; free virtual = 37389
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:07:47 ; elapsed = 00:41:55 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26899 ; free virtual = 37389
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] extr_.nginxsrccorengx_parse_time.c_ngx_parse_http_time_with_main.c:240: unsupported memory access on variable 'mday' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.nginxsrccorengx_parse_time.c_ngx_parse_http_time_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:07:59 ; elapsed = 00:42:29 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26898 ; free virtual = 37388
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:07:59 ; elapsed = 00:42:29 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26898 ; free virtual = 37388
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:08:01 ; elapsed = 00:42:31 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26899 ; free virtual = 37389
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:08:01 ; elapsed = 00:42:31 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26899 ; free virtual = 37389
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (extr_.nginxsrccorengx_parse_time.c_ngx_parse_http_time_with_main.c:249:5) to (extr_.nginxsrccorengx_parse_time.c_ngx_parse_http_time_with_main.c:284:5) in function 'ngx_parse_http_time'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'ngx_parse_http_time' (extr_.nginxsrccorengx_parse_time.c_ngx_parse_http_time_with_main.c:23)...38 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:08:02 ; elapsed = 00:42:32 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26893 ; free virtual = 37383
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:08:04 ; elapsed = 00:42:33 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26876 ; free virtual = 37367
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ngx_parse_http_time' ...
WARNING: [SYN 201-107] Renaming port name 'ngx_parse_http_time/value' to 'ngx_parse_http_time/value_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ngx_parse_http_time' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (8.78456ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'ngx_parse_http_time' consists of the following:
	'mul' operation of DSP[253] ('mul_ln143', extr_.nginxsrccorengx_parse_time.c_ngx_parse_http_time_with_main.c:143) [243]  (2.84 ns)
	'add' operation of DSP[253] ('add_ln143', extr_.nginxsrccorengx_parse_time.c_ngx_parse_http_time_with_main.c:143) [253]  (2.95 ns)
	'add' operation ('add_ln143_1', extr_.nginxsrccorengx_parse_time.c_ngx_parse_http_time_with_main.c:143) [254]  (1.49 ns)
	'add' operation ('year', extr_.nginxsrccorengx_parse_time.c_ngx_parse_http_time_with_main.c:143) [258]  (1.51 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 213 seconds; current allocated memory: 186.185 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 181.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ngx_parse_http_time' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ngx_parse_http_time/value_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ngx_parse_http_time/len' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ngx_parse_http_time' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'ngx_parse_http_time_mac_muladd_11ns_8ns_7ns_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ngx_parse_http_time_mac_muladd_13ns_10ns_32ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ngx_parse_http_time_mac_muladd_29s_18s_31s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ngx_parse_http_time_mac_muladd_8ns_8ns_17ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ngx_parse_http_time_mul_mul_16ns_14ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ngx_parse_http_time_mul_mul_21ns_18s_40_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ngx_parse_http_time_urem_17ns_10ns_10_21_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ngx_parse_http_time_urem_17ns_8ns_8_21_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ngx_parse_http_time'.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 184.616 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'ngx_parse_http_time_urem_17ns_8ns_8_21_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'ngx_parse_http_time_urem_17ns_10ns_10_21_seq_1_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:08:09 ; elapsed = 00:42:40 . Memory (MB): peak = 915.426 ; gain = 215.105 ; free physical = 26838 ; free virtual = 37338
INFO: [VHDL 208-304] Generating VHDL RTL for ngx_parse_http_time.
INFO: [VLOG 209-307] Generating Verilog RTL for ngx_parse_http_time.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/HLStools/vivado/214_benchmakrs/extr_.numpynumpylinalglapack_litef2c_c_lapack.c_claswp__with_main'.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.numpynumpylinalglapack_litef2c_c_lapack.c_claswp__with_main.c'.
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.numpynumpylinalglapack_litef2c_c_lapack.c_claswp__with_main.c/solution1'.
