

================================================================
== Synthesis Summary Report of 'top_kernel'
================================================================
+ General Information: 
    * Date:           Thu Jan 29 13:57:07 2026
    * Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
    * Project:        project_1
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sbva484-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+
    |                 Modules                 | Issue|      |       Latency       | Iteration|         | Trip |          |         |        |           |           |     |
    |                 & Loops                 | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP  |     FF    |    LUT    | URAM|
    +-----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+
    |+ top_kernel                             |     -|  0.02|   128002|  1.280e+06|         -|   128003|     -|        no|  22 (5%)|  7 (1%)|  3980 (2%)|  4086 (5%)|    -|
    | o VITIS_LOOP_11_1                       |     -|  7.30|    45824|  4.582e+05|       179|        -|   256|        no|        -|       -|          -|          -|    -|
    |  + top_kernel_Pipeline_VITIS_LOOP_15_2  |     -|  3.91|       66|    660.000|         -|       65|     -|    rewind|        -|       -|   34 (~0%)|  214 (~0%)|    -|
    |   o VITIS_LOOP_15_2                     |     -|  7.30|       64|    640.000|         2|        1|    64|       yes|        -|       -|          -|          -|    -|
    |  + top_kernel_Pipeline_VITIS_LOOP_24_3  |     -|  2.44|      109|  1.090e+03|         -|       65|     -|    rewind|        -|       -|  3705 (2%)|  2894 (4%)|    -|
    |   o VITIS_LOOP_24_3                     |     -|  7.30|      107|  1.070e+03|        45|        1|    64|       yes|        -|       -|          -|          -|    -|
    | o VITIS_LOOP_31_4                       |     -|  7.30|    82176|  8.218e+05|      1284|        -|    64|        no|        -|       -|          -|          -|    -|
    |  o VITIS_LOOP_35_5                      |     -|  7.30|      512|  5.120e+03|         2|        -|   256|        no|        -|       -|          -|          -|    -|
    |  o VITIS_LOOP_43_6                      |     -|  7.30|      768|  7.680e+03|         3|        -|   256|        no|        -|       -|          -|          -|    -|
    +-----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+-----------+----------+
| Port       | Direction | Bitwidth |
+------------+-----------+----------+
| A_address0 | out       | 14       |
| A_q0       | in        | 24       |
| C_address0 | out       | 14       |
| C_d0       | out       | 24       |
+------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------------------------------+
| Argument | Direction | Datatype                            |
+----------+-----------+-------------------------------------+
| A        | in        | ap_fixed<24, 8, AP_RND, AP_SAT, 0>* |
| C        | out       | ap_fixed<24, 8, AP_RND, AP_SAT, 0>* |
+----------+-----------+-------------------------------------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_q0         | port    |          |
| C        | C_address0   | port    | offset   |
| C        | C_ce0        | port    |          |
| C        | C_we0        | port    |          |
| C        | C_d0         | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------+-----+--------+---------------+--------+----------+---------+
| Name                                   | DSP | Pragma | Variable      | Op     | Impl     | Latency |
+----------------------------------------+-----+--------+---------------+--------+----------+---------+
| + top_kernel                           | 7   |        |               |        |          |         |
|   icmp_ln11_fu_249_p2                  |     |        | icmp_ln11     | seteq  | auto     | 0       |
|   add_ln11_fu_255_p2                   |     |        | add_ln11      | add    | fabric   | 0       |
|   add_ln21_fu_291_p2                   |     |        | add_ln21      | add    | fabric   | 0       |
|   xor_ln21_fu_317_p2                   |     |        | xor_ln21      | xor    | auto     | 0       |
|   and_ln21_fu_323_p2                   |     |        | and_ln21      | and    | auto     | 0       |
|   xor_ln21_1_fu_329_p2                 |     |        | xor_ln21_1    | xor    | auto     | 0       |
|   select_ln21_fu_335_p3                |     |        | select_ln21   | select | auto_sel | 0       |
|   denom_1_fu_343_p3                    |     |        | denom_1       | select | auto_sel | 0       |
|   icmp_ln31_fu_355_p2                  |     |        | icmp_ln31     | seteq  | auto     | 0       |
|   add_ln31_fu_361_p2                   |     |        | add_ln31      | add    | fabric   | 0       |
|   icmp_ln35_fu_371_p2                  |     |        | icmp_ln35     | seteq  | auto     | 0       |
|   add_ln35_fu_377_p2                   |     |        | add_ln35      | add    | fabric   | 0       |
|   add_ln36_2_fu_395_p2                 |     |        | add_ln36_2    | add    | fabric   | 0       |
|   add_ln36_fu_504_p2                   |     |        | add_ln36      | add    | fabric   | 0       |
|   add_ln36_1_fu_510_p2                 |     |        | add_ln36_1    | add    | fabric   | 0       |
|   xor_ln36_fu_532_p2                   |     |        | xor_ln36      | xor    | auto     | 0       |
|   and_ln36_fu_538_p2                   |     |        | and_ln36      | and    | auto     | 0       |
|   xor_ln36_1_fu_544_p2                 |     |        | xor_ln36_1    | xor    | auto     | 0       |
|   select_ln36_fu_550_p3                |     |        | select_ln36   | select | auto_sel | 0       |
|   col_sum_fu_558_p3                    |     |        | col_sum       | select | auto_sel | 0       |
|   mul_40s_42ns_81_1_1_U11              | 5   |        | mul_ln40      | mul    | auto     | 0       |
|   sub_ln40_fu_418_p2                   |     |        | sub_ln40      | sub    | fabric   | 0       |
|   select_ln40_1_fu_462_p3              |     |        | select_ln40_1 | select | auto_sel | 0       |
|   sub_ln40_1_fu_474_p2                 |     |        | sub_ln40_1    | sub    | fabric   | 0       |
|   scale_fu_480_p3                      |     |        | scale         | select | auto_sel | 0       |
|   or_ln40_fu_588_p2                    |     |        | or_ln40       | or     | auto     | 0       |
|   xor_ln40_fu_593_p2                   |     |        | xor_ln40      | xor    | auto     | 0       |
|   and_ln40_fu_599_p2                   |     |        | and_ln40      | and    | auto     | 0       |
|   and_ln40_2_fu_605_p2                 |     |        | and_ln40_2    | and    | auto     | 0       |
|   xor_ln40_1_fu_610_p2                 |     |        | xor_ln40_1    | xor    | auto     | 0       |
|   and_ln40_1_fu_616_p2                 |     |        | and_ln40_1    | and    | auto     | 0       |
|   select_ln40_fu_622_p3                |     |        | select_ln40   | select | auto_sel | 0       |
|   or_ln40_1_fu_630_p2                  |     |        | or_ln40_1     | or     | auto     | 0       |
|   scale_1_fu_636_p3                    |     |        | scale_1       | select | auto_sel | 0       |
|   icmp_ln43_fu_648_p2                  |     |        | icmp_ln43     | seteq  | auto     | 0       |
|   add_ln43_fu_654_p2                   |     |        | add_ln43      | add    | fabric   | 0       |
|   add_ln44_1_fu_672_p2                 |     |        | add_ln44_1    | add    | fabric   | 0       |
|   mul_24s_24s_48_1_1_U10               | 2   |        | mul_ln44      | mul    | auto     | 0       |
|   add_ln44_fu_729_p2                   |     |        | add_ln44      | add    | fabric   | 0       |
|   xor_ln44_fu_743_p2                   |     |        | xor_ln44      | xor    | auto     | 0       |
|   and_ln44_fu_749_p2                   |     |        | and_ln44      | and    | auto     | 0       |
|   icmp_ln44_fu_771_p2                  |     |        | icmp_ln44     | seteq  | auto     | 0       |
|   icmp_ln44_1_fu_785_p2                |     |        | icmp_ln44_1   | seteq  | auto     | 0       |
|   icmp_ln44_2_fu_791_p2                |     |        | icmp_ln44_2   | seteq  | auto     | 0       |
|   select_ln44_fu_797_p3                |     |        | select_ln44   | select | auto_sel | 0       |
|   xor_ln44_1_fu_805_p2                 |     |        | xor_ln44_1    | xor    | auto     | 0       |
|   and_ln44_1_fu_811_p2                 |     |        | and_ln44_1    | and    | auto     | 0       |
|   select_ln44_1_fu_817_p3              |     |        | select_ln44_1 | select | auto_sel | 0       |
|   and_ln44_2_fu_825_p2                 |     |        | and_ln44_2    | and    | auto     | 0       |
|   xor_ln44_2_fu_831_p2                 |     |        | xor_ln44_2    | xor    | auto     | 0       |
|   or_ln44_fu_837_p2                    |     |        | or_ln44       | or     | auto     | 0       |
|   xor_ln44_3_fu_843_p2                 |     |        | xor_ln44_3    | xor    | auto     | 0       |
|   and_ln44_3_fu_849_p2                 |     |        | and_ln44_3    | and    | auto     | 0       |
|   and_ln44_4_fu_855_p2                 |     |        | and_ln44_4    | and    | auto     | 0       |
|   or_ln44_2_fu_861_p2                  |     |        | or_ln44_2     | or     | auto     | 0       |
|   xor_ln44_4_fu_867_p2                 |     |        | xor_ln44_4    | xor    | auto     | 0       |
|   and_ln44_5_fu_873_p2                 |     |        | and_ln44_5    | and    | auto     | 0       |
|   select_ln44_2_fu_879_p3              |     |        | select_ln44_2 | select | auto_sel | 0       |
|   or_ln44_1_fu_887_p2                  |     |        | or_ln44_1     | or     | auto     | 0       |
|   select_ln44_3_fu_893_p3              |     |        | select_ln44_3 | select | auto_sel | 0       |
|  + top_kernel_Pipeline_VITIS_LOOP_15_2 | 0   |        |               |        |          |         |
|    icmp_ln15_fu_103_p2                 |     |        | icmp_ln15     | seteq  | auto     | 0       |
|    add_ln15_fu_109_p2                  |     |        | add_ln15      | add    | fabric   | 0       |
|    add_ln17_2_fu_119_p2                |     |        | add_ln17_2    | add    | fabric   | 0       |
|    add_ln17_fu_146_p2                  |     |        | add_ln17      | add    | fabric   | 0       |
|    add_ln17_1_fu_152_p2                |     |        | add_ln17_1    | add    | fabric   | 0       |
|    xor_ln17_fu_174_p2                  |     |        | xor_ln17      | xor    | auto     | 0       |
|    and_ln17_fu_180_p2                  |     |        | and_ln17      | and    | auto     | 0       |
|    xor_ln17_1_fu_186_p2                |     |        | xor_ln17_1    | xor    | auto     | 0       |
|    select_ln17_fu_192_p3               |     |        | select_ln17   | select | auto_sel | 0       |
|    select_ln17_1_fu_200_p3             |     |        | select_ln17_1 | select | auto_sel | 0       |
|  + top_kernel_Pipeline_VITIS_LOOP_24_3 | 0   |        |               |        |          |         |
|    icmp_ln24_fu_118_p2                 |     |        | icmp_ln24     | seteq  | auto     | 0       |
|    add_ln24_fu_124_p2                  |     |        | add_ln24      | add    | fabric   | 0       |
|    add_ln26_fu_134_p2                  |     |        | add_ln26      | add    | fabric   | 0       |
|    sdiv_40ns_24s_40_44_1_U4            |     |        | sdiv_ln26     | sdiv   | auto     | 43      |
|    icmp_ln26_fu_193_p2                 |     |        | icmp_ln26     | setne  | auto     | 0       |
|    icmp_ln26_1_fu_199_p2               |     |        | icmp_ln26_1   | setne  | auto     | 0       |
|    or_ln26_fu_205_p2                   |     |        | or_ln26       | or     | auto     | 0       |
|    xor_ln26_fu_211_p2                  |     |        | xor_ln26      | xor    | auto     | 0       |
|    and_ln26_fu_217_p2                  |     |        | and_ln26      | and    | auto     | 0       |
|    xor_ln26_1_fu_223_p2                |     |        | xor_ln26_1    | xor    | auto     | 0       |
|    or_ln26_1_fu_229_p2                 |     |        | or_ln26_1     | or     | auto     | 0       |
|    and_ln26_1_fu_235_p2                |     |        | and_ln26_1    | and    | auto     | 0       |
|    select_ln26_fu_241_p3               |     |        | select_ln26   | select | auto_sel | 0       |
|    or_ln26_2_fu_249_p2                 |     |        | or_ln26_2     | or     | auto     | 0       |
|    select_ln26_1_fu_255_p3             |     |        | select_ln26_1 | select | auto_sel | 0       |
+----------------------------------------+-----+--------+---------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
+--------------+--------+------+------+------+--------+----------+------+---------+------------------+
| Name         | Usage  | Type | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|              |        |      |      |      |        |          |      |         | Banks            |
+--------------+--------+------+------+------+--------+----------+------+---------+------------------+
| + top_kernel |        |      | 22   | 0    |        |          |      |         |                  |
|   tmp_U      | ram_1p |      | 22   |      |        | tmp      | auto | 1       | 24, 16384, 1     |
+--------------+--------+------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+--------------------------+
| Type     | Options | Location                 |
+----------+---------+--------------------------+
| PIPELINE | ii=1    | top.cpp:16 in top_kernel |
| PIPELINE | ii=1    | top.cpp:25 in top_kernel |
+----------+---------+--------------------------+


