;redcode
;assert 1
	SPL 0, <792
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	CMP -4, <-120
	SUB @121, 103
	DJN -1, @-20
	JMP -207, @-120
	JMP 10, 21
	SUB #12, @200
	ADD #-30, 9
	ADD #-30, 9
	SUB 400, 66
	SUB @600, 600
	JMP <121, 103
	SLT @0, @5
	SUB @-127, 100
	SUB @-127, 100
	JMP <121, 103
	SUB @121, 103
	CMP @121, 100
	SUB #0, -79
	CMP @121, 100
	SLT @0, @5
	MOV -4, <-20
	SUB <0, @2
	ADD 240, 60
	SUB @124, 106
	SUB #1, 2
	SUB #1, 2
	SUB @124, 106
	ADD 240, 60
	SLT -21, <-23
	DJN <121, @101
	MOV -1, <-20
	JMP 10, 21
	SLT @0, @5
	SPL 0, <792
	MOV 100, 210
	DJN @300, 90
	MOV -1, <-20
	SUB 20, @82
	CMP @121, 106
	SPL 0, <792
	JMP 640, 60
	SUB @121, 106
	SUB @121, 103
	SUB @121, 100
	ADD 240, 60
	SLT @0, @5
	SUB @121, 100
