INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6/project_6.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6/project_6.srcs/sources_1/new/lab4_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6/project_6.srcs/sim_1/new/lab4_toptb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_toptb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_6/project_6/project_6.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
