<paper id="1490128362"><title>STARI: A Case Study in Compositional and Hierarchical Timing Verification</title><year>1997</year><authors><author org="University of California at Berkeley" id="80569443">Serdar Tasiran</author><author org="University of California at Berkeley" id="2038038819">Robert K. Brayton</author></authors><n_citation>27</n_citation><doc_type>Conference</doc_type><references><reference>1500239546</reference><reference>1521052220</reference><reference>1543010140</reference><reference>2025782239</reference><reference>2117479846</reference></references><venue id="1162450063" type="C">Computer Aided Verification</venue><doi>10.1007/3-540-63166-6_20</doi><keywords><keyword weight="0.45238">Clock signal</keyword><keyword weight="0.5525">Algorithmics</keyword><keyword weight="0.46935">Computer science</keyword><keyword weight="0.60112">Correctness</keyword><keyword weight="0.46168">Algorithm</keyword><keyword weight="0.45508">Chip</keyword><keyword weight="0.46471">Real-time operating system</keyword><keyword weight="0.47498">Theoretical computer science</keyword><keyword weight="0.48755">Mathematical proof</keyword></keywords><publisher>Springer, Berlin, Heidelberg</publisher><abstract>In [TAKB96], we investigated techniques for checking if one real-time system correctly implements another and developed theory for hierarchical proofs and assume-guarantee style reasoning. In this study, using the techniques of [TAKB96], we verify the correctness of the timing of the communication chip STARI.</abstract></paper>