==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.1
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [HLS-10] Setting target device to 'xcku040-ffva1156-2-e'
@I [SYN-201] Setting up clock 'default' with a period of 6.66ns.
@I [HLS-10] Analyzing design file 'src/memcachedPipeline.cpp' ... 
@I [HLS-10] Analyzing design file 'src/splitter.cpp' ... 
@I [HLS-10] Analyzing design file 'src/merger.cpp' ... 
@I [HLS-10] Analyzing design file 'src/globals.cpp' ... 
@I [HLS-10] Analyzing design file 'src/valueStore/flashValueStore.cpp' ... 
src/valueStore/flashValueStore.cpp:257:9: warning: enumeration values 'FRMUX_REST_MD2' and 'FRMUX_GET_MD2' not handled in switch [-Wswitch]
        switch(flashRemuxState) {
               ^
1 warning generated.
@I [HLS-10] Analyzing design file 'src/valueStore/valueStore.cpp' ... 
src/valueStore/valueStore.cpp:598:9: warning: enumeration values 'RMUX_REST_MD2' and 'RMUX_GET_MD2' not handled in switch [-Wswitch]
        switch(remuxState) {
               ^
1 warning generated.
@I [HLS-10] Analyzing design file 'src/responseFormatter/binResponse.cpp' ... 
@I [HLS-10] Analyzing design file 'src/requestParser/requestParser.cpp' ... 
@I [HLS-10] Analyzing design file 'src/hashTable/memWrite.cpp' ... 
@I [HLS-10] Analyzing design file 'src/hashTable/memRead.cpp' ... 
@I [HLS-10] Analyzing design file 'src/hashTable/hashTable.cpp' ... 
src/hashTable/hashTable.cpp:167:10: warning: enumeration value 'OL_W1' not handled in switch [-Wswitch]
        switch (olState) {
                ^
1 warning generated.
@I [HLS-10] Analyzing design file 'src/hashTable/hash.cpp' ... 
@I [HLS-10] Analyzing design file 'src/hashTable/compare.cpp' ... 
@I [HLS-10] Analyzing design file 'src/hashTable/cc.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'binaryParser' into 'memcachedPipeline' (src/memcachedPipeline.cpp:118).
@I [XFORM-603] Inlining function 'hash' into 'hashTable' (src/hashTable/hashTable.cpp:322).
@I [XFORM-603] Inlining function 'concurrencyFilter::compare' into 'concurrencyControl' (src/hashTable/cc.cpp:59).
@I [XFORM-603] Inlining function 'concurrencyFilter::full' into 'concurrencyControl' (src/hashTable/cc.cpp:59).
@I [XFORM-603] Inlining function 'concurrencyFilter::full' into 'concurrencyControl' (src/hashTable/cc.cpp:78).
@I [XFORM-603] Inlining function 'concurrencyFilter::compare' into 'concurrencyControl' (src/hashTable/cc.cpp:78).
@I [XFORM-603] Inlining function 'concurrencyFilter::push' into 'concurrencyControl' (src/hashTable/cc.cpp:86).
@I [XFORM-603] Inlining function 'concurrencyFilter::pop' into 'concurrencyControl' (src/hashTable/cc.cpp:108).
@I [XFORM-603] Inlining function 'concurrencyFilter::pop' into 'concurrencyControl' (src/hashTable/cc.cpp:117).
@I [XFORM-603] Inlining function 'hashTable' into 'memcachedPipeline' (src/memcachedPipeline.cpp:119).
@I [XFORM-603] Inlining function 'accessFilter::compare' into 'accessControl' (src/valueStore/valueStore.cpp:73).
@I [XFORM-603] Inlining function 'accessFilter::full' into 'accessControl' (src/valueStore/valueStore.cpp:73).
@I [XFORM-603] Inlining function 'accessFilter::push' into 'accessControl' (src/valueStore/valueStore.cpp:93).
@I [XFORM-603] Inlining function 'accessFilter::compare' into 'accessControl' (src/valueStore/valueStore.cpp:113).
@I [XFORM-603] Inlining function 'accessFilter::full' into 'accessControl' (src/valueStore/valueStore.cpp:113).
@I [XFORM-603] Inlining function 'accessFilter::pop' into 'accessControl' (src/valueStore/valueStore.cpp:128).
@I [XFORM-603] Inlining function 'accessFilter::pop' into 'accessControl' (src/valueStore/valueStore.cpp:142).
@I [XFORM-603] Inlining function 'getPath' into 'valueStoreDram' (src/valueStore/valueStore.cpp:777).
@I [XFORM-603] Inlining function 'valueStoreDram' into 'memcachedPipeline' (src/memcachedPipeline.cpp:121).
@I [XFORM-603] Inlining function 'flashGetPathNoFilter' into 'valueStoreFlash' (src/valueStore/flashValueStore.cpp:649).
@I [XFORM-603] Inlining function 'valueStoreFlash' into 'memcachedPipeline' (src/memcachedPipeline.cpp:122).
@I [XFORM-603] Inlining function 'binaryResponse' into 'memcachedPipeline' (src/memcachedPipeline.cpp:124).
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'byteSwap32' into 'bp_f' (src/requestParser/requestParser.cpp:69) automatically.
@I [XFORM-602] Inlining function 'myPow' into 'memWrite' (src/hashTable/memWrite.cpp:218) automatically.
@I [XFORM-602] Inlining function 'byteSwap32' into 'response_r' (src/responseFormatter/binResponse.cpp:159) automatically.
@W [SYNCHK-23] src/valueStore/valueStore.cpp:293: variable-indexed range selection may cause suboptimal QoR.
@I [SYNCHK-10] 0 error(s), 1 warning(s).
@W [XFORM-1103] Ignored data pack directive on non-struct variable 'hashTableMemRdData.V.V' (src/memcachedPipeline.cpp:34).
@W [XFORM-1103] Ignored data pack directive on non-struct variable 'hashTableMemWrData.V.V' (src/memcachedPipeline.cpp:34).
@W [XFORM-1103] Ignored data pack directive on non-struct variable 'dramValueStoreMemRdData.V.V' (src/memcachedPipeline.cpp:32).
@W [XFORM-1103] Ignored data pack directive on non-struct variable 'dramValueStoreMemWrData.V.V' (src/memcachedPipeline.cpp:32).
@W [XFORM-1103] Ignored data pack directive on non-struct variable 'flashValueStoreMemRdData.V.V' (src/memcachedPipeline.cpp:33).
@W [XFORM-1103] Ignored data pack directive on non-struct variable 'flashValueStoreMemWrData.V.V' (src/memcachedPipeline.cpp:33).
@I [XFORM-1101] Packing variable 'hashTableMemRdCmd.V' (src/memcachedPipeline.cpp:34) into a 40-bit variable.
@I [XFORM-1101] Packing variable 'hashTableMemWrCmd.V' (src/memcachedPipeline.cpp:34) into a 40-bit variable.
@I [XFORM-1101] Packing variable 'dramValueStoreMemRdCmd.V' (src/memcachedPipeline.cpp:32) into a 40-bit variable.
@I [XFORM-1101] Packing variable 'dramValueStoreMemWrCmd.V' (src/memcachedPipeline.cpp:32) into a 40-bit variable.
@I [XFORM-1101] Packing variable 'flashValueStoreMemRdCmd.V' (src/memcachedPipeline.cpp:33) into a 45-bit variable.
@I [XFORM-1101] Packing variable 'flashValueStoreMemWrCmd.V' (src/memcachedPipeline.cpp:33) into a 45-bit variable.
@W [XFORM-1102] Ignored multiple data pack pragma for variable 'merger2responseFormatter.V'.
@I [XFORM-502] Unrolling all loops for pipelining in function 'myPow' (src/globals.cpp:117).
@I [XFORM-502] Unrolling all loops for pipelining in function 'accessControl' (src/globals.cpp:32:139).
@I [XFORM-502] Unrolling all loops for pipelining in function 'ht_compare' (src/hashTable/compare.cpp:31).
@I [XFORM-502] Unrolling all loops for pipelining in function 'concurrencyControl' (src/globals.cpp:35:47).
@I [XFORM-502] Unrolling all loops for pipelining in function 'memWrite' (src/hashTable/memWrite.cpp:32).
@I [XFORM-501] Unrolling loop 'Loop-1' (src/globals.cpp:119) in function 'myPow' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' (src/globals.cpp:59) in function 'accessControl' completely.
@I [XFORM-501] Unrolling loop 'Loop-2' (src/globals.cpp:59) in function 'accessControl' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' (src/hashTable/compare.cpp:39) in function 'ht_compare' completely.
@I [XFORM-501] Unrolling loop 'Loop-2' (src/hashTable/compare.cpp:52) in function 'ht_compare' completely.
@I [XFORM-501] Unrolling loop 'Loop-3' (src/hashTable/compare.cpp:61) in function 'ht_compare' completely.
@I [XFORM-501] Unrolling loop 'Loop-4' (src/hashTable/compare.cpp:75) in function 'ht_compare' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' (src/globals.cpp:101) in function 'concurrencyControl' completely.
@I [XFORM-501] Unrolling loop 'Loop-2' (src/globals.cpp:101) in function 'concurrencyControl' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' (src/hashTable/memWrite.cpp:38) in function 'memWrite' completely.
@I [XFORM-501] Unrolling loop 'Loop-2' (src/hashTable/../globals.h:166) in function 'memWrite' completely.
@I [XFORM-501] Unrolling loop 'Loop-3' (src/hashTable/memWrite.cpp:94) in function 'memWrite' completely.
@I [XFORM-501] Unrolling loop 'Loop-4' (src/hashTable/memWrite.cpp:115) in function 'memWrite' completely.
@I [XFORM-501] Unrolling loop 'Loop-5' (src/hashTable/memWrite.cpp:163) in function 'memWrite' completely.
@I [XFORM-102] Partitioning array 'htMemWriteInputStatusWord.bin.free.V' automatically.
@I [XFORM-102] Partitioning array 'htMemWriteInputStatusWord.bin.match.V' automatically.
@I [XFORM-102] Partitioning array 'statusOutput.bin.free.V' automatically.
@I [XFORM-102] Partitioning array 'statusOutput.bin.match.V' automatically.
@I [XFORM-101] Partitioning array 'accessCtrl.filterEntries.address.V'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'accessCtrl.filterEntries.operation.V'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'accessCtrl.filterEntries.status.V'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'hashFilter.filterEntries.address.V'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'hashFilter.filterEntries.valueLength.V'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'hashFilter.filterEntries.operation.V'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'hashFilter.filterEntries.status.V'  in dimension 1 completely.
@I [XFORM-602] Inlining function 'byteSwap32' into 'bp_f' (src/requestParser/requestParser.cpp:69) automatically.
@I [XFORM-602] Inlining function 'byteSwap32' into 'response_r' (src/responseFormatter/binResponse.cpp:159) automatically.
@I [XFORM-712] Applying dataflow to function 'memcachedPipeline' (src/memcachedPipeline.cpp:31), detected/extracted 25 process function(s):
	 'bp_f'
	 'bp_r'
	 'ht_inputLogic'
	 'hashKeyResizer'
	 'bobj'
	 'concurrencyControl'
	 'memRead'
	 'ht_compare'
	 'memWrite'
	 'ht_outputLogic'
	 'splitter'
	 'accessControl'
	 'demux'
	 'setPath'
	 'dispatch'
	 'receive'
	 'remux'
	 'flashDemux'
	 'flashSetPathNoFilter'
	 'flashDispatch'
	 'flashReceiveNoFilter'
	 'flashRemux'
	 'merger'
	 'response_f'
	 'response_r'.
@I [XFORM-401] Performing if-conversion on hyperblock from (src/globals.cpp:61:7) to (src/valueStore/valueStore.cpp:81:4) in function 'accessControl'... converting 20 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (src/responseFormatter/binResponse.cpp:31:40) to (src/responseFormatter/binResponse.cpp:62:1) in function 'length2keep_mapping'... converting 9 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (src/responseFormatter/binResponse.cpp:123:28) to (src/responseFormatter/binResponse.cpp:138:4) in function 'response_r'... converting 6 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (src/requestParser/requestParser.cpp:125:7) to (src/requestParser/requestParser.cpp:127:11) in function 'bp_f'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock to (src/requestParser/requestParser.cpp:246:4) in function 'bp_r'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (src/hashTable/hashTable.cpp:58:31) to (src/hashTable/hashTable.cpp:69:10) in function 'ht_inputLogic'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (src/hashTable/hash.cpp:232:5) to (src/hashTable/hash.cpp:245:4) in function 'hashKeyResizer'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (src/hashTable/hash.cpp:251:5) to (src/hashTable/hash.cpp:264:4) in function 'hashKeyResizer'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (src/hashTable/compare.cpp:60:5) to (src/hashTable/compare.cpp:69:4) in function 'ht_compare'... converting 9 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (src/hashTable/cc.cpp:53:5) to (src/hashTable/cc.cpp:70:4) in function 'concurrencyControl'... converting 28 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (src/valueStore/valueStore.cpp:291:5) to (src/valueStore/valueStore.cpp:300:4) in function 'setPath'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (src/valueStore/valueStore.cpp:328:5) to (src/valueStore/valueStore.cpp:337:4) in function 'setPath'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (src/hashTable/memRead.cpp:60:9) to (src/hashTable/memRead.cpp:67:9) in function 'memRead'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'memWrite'... converting 13 basic blocks.
@I [XFORM-602] Inlining function 'length2keep_mapping' into 'response_r' (src/responseFormatter/binResponse.cpp:188) automatically.
@I [XFORM-11] Balancing expressions in function 'accessControl' (src/valueStore/valueStore.cpp:32:6)...32 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'concurrencyControl' (src/hashTable/cc.cpp:35:6)...24 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'memWrite' (src/hashTable/memWrite.cpp:32)...6 expression(s) balanced.
@I [HLS-111] Elapsed time: 86.3883 seconds; current memory usage: 671 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'memcachedPipeline' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'memcachedPipeline_bp_f' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'memcachedPipeline_bp_f'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@W [SCHED-21] Estimated clock period (11.2ns) exceeds the target (target clock period: 6.66ns, clock uncertainty: 0.832ns, effective delay budget: 5.83ns).
@W [SCHED-21] The critical path consists of the following:
	'load' operation ('i_op', src/requestParser/requestParser.cpp:70) on static variable 'keyLengthBuffer' (0 ns)
	'sub' operation ('tmp_134', src/requestParser/requestParser.cpp:125) (1.24 ns)
	'bitconcatenate' operation ('tmp_135', src/requestParser/requestParser.cpp:125) (0 ns)
	'sub' operation ('Lo', src/requestParser/requestParser.cpp:128) (1.24 ns)
	'sub' operation ('tmp_248', src/requestParser/requestParser.cpp:128) (1.24 ns)
	'select' operation ('tmp_252', src/requestParser/requestParser.cpp:128) (0.71 ns)
	'lshr' operation ('tmp_256', src/requestParser/requestParser.cpp:128) (2.58 ns)
	'and' operation ('__Result__', src/requestParser/requestParser.cpp:128) (0.71 ns)
	'and' operation ('tmp_264', src/requestParser/requestParser.cpp:128) (0.71 ns)
	'or' operation ('__Result__', src/requestParser/requestParser.cpp:128) (0.71 ns)
	multiplexor before 'phi' operation ('storemerge9') (0.892 ns)
	'store' operation (src/requestParser/requestParser.cpp:130) of variable 'storemerge28_cast_cast_cast_ca' on static variable 'bpf_wordCounter' (1.2 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.292084 seconds; current memory usage: 673 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'memcachedPipeline_bp_f' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.291649 seconds; current memory usage: 674 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'memcachedPipeline_bp_r' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'memcachedPipeline_bp_r'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.471046 seconds; current memory usage: 675 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'memcachedPipeline_bp_r' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.095523 seconds; current memory usage: 675 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'memcachedPipeline_ht_inputLogic' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'memcachedPipeline_ht_inputLogic'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.337198 seconds; current memory usage: 676 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'memcachedPipeline_ht_inputLogic' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.175282 seconds; current memory usage: 677 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'memcachedPipeline_hashKeyResizer' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'memcachedPipeline_hashKeyResizer'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.435602 seconds; current memory usage: 677 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'memcachedPipeline_hashKeyResizer' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.094147 seconds; current memory usage: 677 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'memcachedPipeline_bobj' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'memcachedPipeline_bobj'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.467491 seconds; current memory usage: 678 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'memcachedPipeline_bobj' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.253674 seconds; current memory usage: 679 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'memcachedPipeline_concurrencyControl' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'memcachedPipeline_concurrencyControl'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@W [SCHED-21] Estimated clock period (10.9ns) exceeds the target (target clock period: 6.66ns, clock uncertainty: 0.832ns, effective delay budget: 5.83ns).
@W [SCHED-21] The critical path consists of the following:
	fifo read on port 'hash2cc_V_V' (src/hashTable/cc.cpp:55) (2.91 ns)
	'icmp' operation ('tmp_302', src/globals.cpp:103->src/hashTable/cc.cpp:59) (1.22 ns)
	'and' operation ('or_cond', src/globals.cpp:103->src/hashTable/cc.cpp:59) (0.71 ns)
	'and' operation ('sel_tmp18', src/globals.cpp:103->src/hashTable/cc.cpp:59) (0.71 ns)
	'or' operation ('tmp68', src/globals.cpp:104->src/hashTable/cc.cpp:59) (0.71 ns)
	'or' operation ('tmp67', src/globals.cpp:104->src/hashTable/cc.cpp:59) (0.71 ns)
	'or' operation ('tmp66', src/globals.cpp:104->src/hashTable/cc.cpp:59) (0.71 ns)
	'or' operation ('tmp65', src/globals.cpp:104->src/hashTable/cc.cpp:59) (0.71 ns)
	'or' operation ('sel_tmp40', src/globals.cpp:111->src/hashTable/cc.cpp:59) (0.71 ns)
	'select' operation ('storemerge44_cast_cast_cast', src/hashTable/cc.cpp:60) (0.71 ns)
	'store' operation (src/hashTable/cc.cpp:60) of variable 'storemerge44_cast_cast_cast' on static variable 'ccState' (1.07 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.755435 seconds; current memory usage: 688 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'memcachedPipeline_concurrencyControl' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 1.69162 seconds; current memory usage: 689 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'memcachedPipeline_memRead' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'memcachedPipeline_memRead'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.550106 seconds; current memory usage: 690 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'memcachedPipeline_memRead' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.064708 seconds; current memory usage: 690 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'memcachedPipeline_ht_compare' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'memcachedPipeline_ht_compare'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.273632 seconds; current memory usage: 691 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'memcachedPipeline_ht_compare' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.170692 seconds; current memory usage: 692 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'memcachedPipeline_memWrite' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'memcachedPipeline_memWrite'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 6.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.833308 seconds; current memory usage: 694 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'memcachedPipeline_memWrite' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.571133 seconds; current memory usage: 696 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'memcachedPipeline_ht_outputLogic' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'memcachedPipeline_ht_outputLogic'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@W [SCHED-21] Estimated clock period (8.17ns) exceeds the target (target clock period: 6.66ns, clock uncertainty: 0.832ns, effective delay budget: 5.83ns).
@W [SCHED-21] The critical path consists of the following:
	fifo read on port 'hashKeyBuffer_V_V' (src/hashTable/hashTable.cpp:219) (2.91 ns)
	multiplexor before 'phi' operation ('ol_keyLength_V_load_9', src/hashTable/hashTable.cpp:215) (0.892 ns)
	'icmp' operation ('tmp_195', src/hashTable/hashTable.cpp:230) (1.34 ns)
	'and' operation ('not_tmp_EOP_V_demorgan', src/hashTable/hashTable.cpp:230) (0.71 ns)
	'xor' operation ('not_tmp_EOP_V', src/hashTable/hashTable.cpp:230) (0.71 ns)
	'select' operation ('storemerge34_cast', src/hashTable/hashTable.cpp:230) (0.71 ns)
	'store' operation (src/hashTable/hashTable.cpp:232) of variable 'storemerge34_cast' on static variable 'olState' (0.892 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.873732 seconds; current memory usage: 697 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'memcachedPipeline_ht_outputLogic' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.131604 seconds; current memory usage: 697 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'memcachedPipeline_splitter' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'memcachedPipeline_splitter'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.191736 seconds; current memory usage: 698 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'memcachedPipeline_splitter' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.042441 seconds; current memory usage: 698 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'memcachedPipeline_accessControl' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'memcachedPipeline_accessControl'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@W [SCHED-21] Estimated clock period (7.54ns) exceeds the target (target clock period: 6.66ns, clock uncertainty: 0.832ns, effective delay budget: 5.83ns).
@W [SCHED-21] The critical path consists of the following:
	'load' operation ('pushWord_load', src/valueStore/valueStore.cpp:73) on static variable 'pushWord_address_V' (0 ns)
	'icmp' operation ('notlhs13', src/globals.cpp:61->src/valueStore/valueStore.cpp:73) (1.5 ns)
	'and' operation ('tmp32', src/globals.cpp:61->src/valueStore/valueStore.cpp:73) (0.71 ns)
	'and' operation ('sel_tmp4', src/globals.cpp:61->src/valueStore/valueStore.cpp:73) (0.71 ns)
	'or' operation ('tmp39', src/globals.cpp:61->src/valueStore/valueStore.cpp:73) (0.71 ns)
	'or' operation ('tmp38', src/globals.cpp:61->src/valueStore/valueStore.cpp:73) (0.71 ns)
	'or' operation ('tmp36', src/globals.cpp:61->src/valueStore/valueStore.cpp:73) (0.71 ns)
	'or' operation ('sel_tmp6', src/globals.cpp:61->src/valueStore/valueStore.cpp:73) (0.71 ns)
	'select' operation ('storemerge7', src/globals.cpp:61->src/valueStore/valueStore.cpp:73) (0.71 ns)
	'store' operation (src/valueStore/valueStore.cpp:74) of variable 'storemerge7' on static variable 'accState' (1.07 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.662428 seconds; current memory usage: 710 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'memcachedPipeline_accessControl' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 1.29225 seconds; current memory usage: 711 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'memcachedPipeline_demux' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'memcachedPipeline_demux'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.659842 seconds; current memory usage: 712 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'memcachedPipeline_demux' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.117275 seconds; current memory usage: 712 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'memcachedPipeline_setPath' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'memcachedPipeline_setPath'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.264122 seconds; current memory usage: 713 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'memcachedPipeline_setPath' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.126504 seconds; current memory usage: 713 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'memcachedPipeline_dispatch' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'memcachedPipeline_dispatch'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.170833 seconds; current memory usage: 714 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'memcachedPipeline_dispatch' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.019375 seconds; current memory usage: 714 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'memcachedPipeline_receive' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'memcachedPipeline_receive'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.084662 seconds; current memory usage: 714 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'memcachedPipeline_receive' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.059336 seconds; current memory usage: 714 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'memcachedPipeline_remux' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'memcachedPipeline_remux'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@W [SCHED-21] Estimated clock period (8.69ns) exceeds the target (target clock period: 6.66ns, clock uncertainty: 0.832ns, effective delay budget: 5.83ns).
@W [SCHED-21] The critical path consists of the following:
	fifo read on port 'metadataBuffer_V' (2.91 ns)
	'select' operation ('p_rmKeyLength_load', src/valueStore/valueStore.cpp:603) (0.71 ns)
	multiplexor before 'phi' operation ('rmKeyLength_loc_2', src/valueStore/valueStore.cpp:611) (0.892 ns)
	'add' operation ('tmp_79', src/valueStore/valueStore.cpp:633) (1.24 ns)
	'select' operation ('storemerge5', src/valueStore/valueStore.cpp:633) (0.71 ns)
	multiplexor before 'phi' operation ('rmKeyLength_flag_5', src/valueStore/valueStore.cpp:603) (0.892 ns)
	multiplexor before 'phi' operation ('tmp.EOP.V') (1.07 ns)
	blocking operation 0.266 ns on control path)
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.473411 seconds; current memory usage: 715 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'memcachedPipeline_remux' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.208009 seconds; current memory usage: 716 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'memcachedPipeline_flashDemux' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'memcachedPipeline_flashDemux'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.402471 seconds; current memory usage: 716 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'memcachedPipeline_flashDemux' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.114435 seconds; current memory usage: 717 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'memcachedPipeline_flashSetPathNoFilter' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'memcachedPipeline_flashSetPathNoFilter'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.191891 seconds; current memory usage: 717 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'memcachedPipeline_flashSetPathNoFilter' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.038349 seconds; current memory usage: 717 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'memcachedPipeline_flashDispatch' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'memcachedPipeline_flashDispatch'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.076509 seconds; current memory usage: 717 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'memcachedPipeline_flashDispatch' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.018657 seconds; current memory usage: 717 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'memcachedPipeline_flashReceiveNoFilter' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'memcachedPipeline_flashReceiveNoFilter'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.069223 seconds; current memory usage: 717 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'memcachedPipeline_flashReceiveNoFilter' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.034927 seconds; current memory usage: 718 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'memcachedPipeline_flashRemux' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'memcachedPipeline_flashRemux'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@W [SCHED-21] Estimated clock period (8.69ns) exceeds the target (target clock period: 6.66ns, clock uncertainty: 0.832ns, effective delay budget: 5.83ns).
@W [SCHED-21] The critical path consists of the following:
	fifo read on port 'flashMetadataBuffer_V' (2.91 ns)
	'bitselect' operation ('tmp_34', src/valueStore/../globals.h:127->src/valueStore/flashValueStore.cpp:261) (0 ns)
	'select' operation ('p_flashRmKeyLength_load', src/valueStore/flashValueStore.cpp:262) (0.71 ns)
	multiplexor before 'phi' operation ('flashRmKeyLength_loc_2', src/valueStore/flashValueStore.cpp:270) (0.892 ns)
	'add' operation ('tmp_27', src/valueStore/flashValueStore.cpp:292) (1.24 ns)
	'select' operation ('storemerge9', src/valueStore/flashValueStore.cpp:292) (0.71 ns)
	multiplexor before 'phi' operation ('flashRmKeyLength_flag_5', src/valueStore/flashValueStore.cpp:262) (0.892 ns)
	multiplexor before 'phi' operation ('tmp.EOP.V') (1.07 ns)
	blocking operation 0.266 ns on control path)
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.44687 seconds; current memory usage: 718 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'memcachedPipeline_flashRemux' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.176981 seconds; current memory usage: 719 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'memcachedPipeline_merger' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'memcachedPipeline_merger'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.316685 seconds; current memory usage: 719 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'memcachedPipeline_merger' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.04984 seconds; current memory usage: 720 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'memcachedPipeline_response_f' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'memcachedPipeline_response_f'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.139535 seconds; current memory usage: 720 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'memcachedPipeline_response_f' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.049392 seconds; current memory usage: 720 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'memcachedPipeline_response_r' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'memcachedPipeline_response_r'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.228046 seconds; current memory usage: 721 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'memcachedPipeline_response_r' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.269283 seconds; current memory usage: 722 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'memcachedPipeline' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@W [SCHED-21] Estimated clock period (9.52ns) exceeds the target (target clock period: 6.66ns, clock uncertainty: 0.832ns, effective delay budget: 5.83ns).
@W [SCHED-21] The critical path consists of the following:
	'call' operation (src/requestParser/requestParser.cpp:271->src/memcachedPipeline.cpp:118) to 'memcachedPipeline_bp_f' (9.52 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.348215 seconds; current memory usage: 723 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'memcachedPipeline' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 1.954 seconds; current memory usage: 728 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'memcachedPipeline_bp_f' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'memcachedPipeline_bp_f'.
@I [HLS-111] Elapsed time: 0.989937 seconds; current memory usage: 730 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'memcachedPipeline_bp_r' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'memcachedPipeline_bp_r'.
@I [HLS-111] Elapsed time: 0.530027 seconds; current memory usage: 736 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'memcachedPipeline_ht_inputLogic' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'memcachedPipeline_ht_inputLogic'.
@I [HLS-111] Elapsed time: 0.268304 seconds; current memory usage: 739 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'memcachedPipeline_hashKeyResizer' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'memcachedPipeline_hashKeyResizer'.
@I [HLS-111] Elapsed time: 0.376705 seconds; current memory usage: 742 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'memcachedPipeline_bobj' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'memcachedPipeline_bobj'.
@I [HLS-111] Elapsed time: 0.228298 seconds; current memory usage: 745 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'memcachedPipeline_concurrencyControl' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'memcachedPipeline_concurrencyControl'.
@I [HLS-111] Elapsed time: 1.43529 seconds; current memory usage: 757 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'memcachedPipeline_memRead' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'memcachedPipeline_memRead'.
@I [HLS-111] Elapsed time: 0.692149 seconds; current memory usage: 764 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'memcachedPipeline_ht_compare' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'memcachedPipeline_ht_compare'.
@I [HLS-111] Elapsed time: 0.176059 seconds; current memory usage: 766 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'memcachedPipeline_memWrite' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'memcachedPipeline_memWrite'.
@I [HLS-111] Elapsed time: 0.760983 seconds; current memory usage: 773 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'memcachedPipeline_ht_outputLogic' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'memcachedPipeline_ht_outputLogic'.
@I [HLS-111] Elapsed time: 1.19507 seconds; current memory usage: 783 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'memcachedPipeline_splitter' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'memcachedPipeline_splitter'.
@I [HLS-111] Elapsed time: 0.229091 seconds; current memory usage: 786 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'memcachedPipeline_accessControl' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'memcachedPipeline_accessControl'.
@I [HLS-111] Elapsed time: 4.29823 seconds; current memory usage: 855 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'memcachedPipeline_demux' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'memcachedPipeline_demux'.
@I [HLS-111] Elapsed time: 0.753326 seconds; current memory usage: 861 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'memcachedPipeline_setPath' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'memcachedPipeline_setPath'.
@I [HLS-111] Elapsed time: 0.221217 seconds; current memory usage: 864 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'memcachedPipeline_dispatch' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'memcachedPipeline_dispatch'.
@I [HLS-111] Elapsed time: 0.215118 seconds; current memory usage: 866 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'memcachedPipeline_receive' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'memcachedPipeline_receive'.
@I [HLS-111] Elapsed time: 0.064655 seconds; current memory usage: 867 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'memcachedPipeline_remux' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'memcachedPipeline_remux'.
@I [HLS-111] Elapsed time: 0.317834 seconds; current memory usage: 869 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'memcachedPipeline_flashDemux' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'memcachedPipeline_flashDemux'.
@I [HLS-111] Elapsed time: 0.396871 seconds; current memory usage: 873 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'memcachedPipeline_flashSetPathNoFilter' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'memcachedPipeline_flashSetPathNoFilter'.
@I [HLS-111] Elapsed time: 0.193308 seconds; current memory usage: 875 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'memcachedPipeline_flashDispatch' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'memcachedPipeline_flashDispatch'.
@I [HLS-111] Elapsed time: 0.073832 seconds; current memory usage: 876 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'memcachedPipeline_flashReceiveNoFilter' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'memcachedPipeline_flashReceiveNoFilter'.
@I [HLS-111] Elapsed time: 0.046351 seconds; current memory usage: 877 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'memcachedPipeline_flashRemux' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'memcachedPipeline_flashRemux'.
@I [HLS-111] Elapsed time: 0.267272 seconds; current memory usage: 879 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'memcachedPipeline_merger' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'memcachedPipeline_merger'.
@I [HLS-111] Elapsed time: 0.303176 seconds; current memory usage: 882 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'memcachedPipeline_response_f' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'memcachedPipeline_response_f'.
@I [HLS-111] Elapsed time: 0.082145 seconds; current memory usage: 883 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'memcachedPipeline_response_r' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'memcachedPipeline_response_r'.
@I [HLS-111] Elapsed time: 0.177702 seconds; current memory usage: 885 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'memcachedPipeline' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
@I [RTGEN-500] Setting interface mode on port 'memcachedPipeline/inData_V_data_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'memcachedPipeline/inData_V_user_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'memcachedPipeline/inData_V_keep_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'memcachedPipeline/inData_V_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'memcachedPipeline/outData_V_data_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'memcachedPipeline/outData_V_user_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'memcachedPipeline/outData_V_keep_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'memcachedPipeline/outData_V_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'memcachedPipeline/dramValueStoreMemRdCmd_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'memcachedPipeline/dramValueStoreMemRdData_V_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'memcachedPipeline/dramValueStoreMemWrCmd_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'memcachedPipeline/dramValueStoreMemWrData_V_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'memcachedPipeline/flashValueStoreMemRdCmd_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'memcachedPipeline/flashValueStoreMemRdData_V_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'memcachedPipeline/flashValueStoreMemWrCmd_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'memcachedPipeline/flashValueStoreMemWrData_V_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'memcachedPipeline/hashTableMemRdData_V_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'memcachedPipeline/hashTableMemRdCmd_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'memcachedPipeline/hashTableMemWrData_V_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'memcachedPipeline/hashTableMemWrCmd_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'memcachedPipeline/addressReturnOut_V_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'memcachedPipeline/addressAssignDramIn_V_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'memcachedPipeline/addressAssignFlashIn_V_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'memcachedPipeline/flushReq_V' to 'ap_none' (register).
@W [RTGEN-101] Port 'flushReq_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
@I [RTGEN-500] Setting interface mode on port 'memcachedPipeline/flushAck_V' to 'ap_none' (register).
@I [RTGEN-500] Setting interface mode on port 'memcachedPipeline/flushDone_V' to 'ap_none' (register).
@W [RTGEN-101] Port 'flushDone_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
@I [RTGEN-500] Setting interface mode on function 'memcachedPipeline' to 'ap_ctrl_none'.
@I [RTGEN-100] Finished creating RTL model for 'memcachedPipeline'.
@I [HLS-111] Elapsed time: 0.577765 seconds; current memory usage: 892 MB.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_accessControl_filterSeq_V_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_metadataBuffer_rp_V_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_valueBuffer_rp_V_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_keyBuffer_rp_V_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_requestParser2hashTable_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_hashKeyBuffer_V_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_in2cc_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_in2ccMd_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_hashValueBuffer_V_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_hashMdBuffer_V_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_resizedKey_V_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_cc2memReadMd_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_cc2memRead_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_memRd2comp_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_memRd2compMd_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_comp2memWrMemData_V_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_comp2memWrKey_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_comp2memWrMd_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_hashTable2splitter_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_splitter2valueStoreFlash_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_splitter2valueStoreDram_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_filterPopSet_V_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_filterPopGet_V_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_accCtrl2demux_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_metadataBuffer_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_keyBuffer_V_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_demux2getPath_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_demux2setPathMetadata_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_demux2setPathValue_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_disp2rec_V_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_getPath2remux_V_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_valueStoreDram2merger_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_flashMetadataBuffer_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_flashKeyBuffer_V_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_flashDemux2getPath_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_flashDemux2setPathMetadata_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_flashDemux2setPathValue_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_flash_Disp2rec_V_V' using Shift Registers.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_flashGetPath2remux_V_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_valueStoreFlash2merger_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_merger2responseFormatter_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_valueBuffer_rf_V_V' using Block RAMs.
@I [RTMG-285] Implementing FIFO 'FIFO_memcachedPipeline_metadataBuffer_rf_V_V' using Block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'memcachedPipeline'.
@I [WVHDL-304] Generating RTL VHDL for 'memcachedPipeline'.
@I [WVLOG-307] Generating RTL Verilog for 'memcachedPipeline'.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [HLS-112] Total elapsed time: 333.615 seconds; peak memory usage: 892 MB.
@I [LIC-101] Checked in feature [ap_opencl]
