#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Nov 30 16:33:55 2022
# Process ID: 27596
# Current directory: C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.runs/synth_1
# Command line: vivado.exe -log RISC_V_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RISC_V_top.tcl
# Log file: C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.runs/synth_1/RISC_V_top.vds
# Journal file: C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source RISC_V_top.tcl -notrace
Command: synth_design -top RISC_V_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21732 
WARNING: [Synth 8-2306] macro ALU_AND redefined [C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.srcs/sources_1/new/decoder_riscv.v:12]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 511.020 ; gain = 212.773
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RISC_V_top' [C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.srcs/sources_1/new/RISC_V_top.v:1]
	Parameter ADR_8 bound to: 8 - type: integer 
	Parameter ADR_5 bound to: 5 - type: integer 
	Parameter BIT_D bound to: 32 - type: integer 
WARNING: [Synth 8-324] index 20 out of range [C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.srcs/sources_1/new/RISC_V_top.v:53]
INFO: [Synth 8-6157] synthesizing module 'decoder_riscv' [C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.srcs/sources_1/new/decoder_riscv.v:75]
INFO: [Synth 8-226] default block is never used [C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.srcs/sources_1/new/decoder_riscv.v:153]
INFO: [Synth 8-6155] done synthesizing module 'decoder_riscv' (1#1) [C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.srcs/sources_1/new/decoder_riscv.v:75]
WARNING: [Synth 8-689] width (1) of port connection 'alu_op_o' does not match port width (5) of module 'decoder_riscv' [C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.srcs/sources_1/new/RISC_V_top.v:168]
WARNING: [Synth 8-689] width (1) of port connection 'mem_size_o' does not match port width (3) of module 'decoder_riscv' [C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.srcs/sources_1/new/RISC_V_top.v:171]
INFO: [Synth 8-6157] synthesizing module 'IM' [C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.srcs/sources_1/new/IM.v:1]
	Parameter ADR_8 bound to: 8 - type: integer 
	Parameter ADR_5 bound to: 5 - type: integer 
	Parameter BIT_D bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'ram.txt' is read successfully [C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.srcs/sources_1/new/IM.v:12]
INFO: [Synth 8-6155] done synthesizing module 'IM' (2#1) [C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.srcs/sources_1/new/IM.v:1]
INFO: [Synth 8-6157] synthesizing module 'RF' [C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.srcs/sources_1/new/RF.v:1]
	Parameter ADR_8 bound to: 8 - type: integer 
	Parameter ADR_5 bound to: 5 - type: integer 
	Parameter BIT_D bound to: 32 - type: integer 
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.srcs/sources_1/new/RF.v:15]
WARNING: [Synth 8-6090] variable 'ram_rf' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.srcs/sources_1/new/RF.v:25]
INFO: [Synth 8-6155] done synthesizing module 'RF' (3#1) [C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.srcs/sources_1/new/RF.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.srcs/sources_1/new/ALU.v:18]
	Parameter ADR_8 bound to: 8 - type: integer 
	Parameter ADR_5 bound to: 5 - type: integer 
	Parameter BIT_D bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.srcs/sources_1/new/ALU.v:18]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.srcs/sources_1/new/data_mem.v:1]
INFO: [Synth 8-3876] $readmem data file 'data.txt' is read successfully [C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.srcs/sources_1/new/data_mem.v:15]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (5#1) [C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.srcs/sources_1/new/data_mem.v:1]
WARNING: [Synth 8-7023] instance 'dut_mem' of module 'data_mem' has 8 connections declared, but only 7 given [C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.srcs/sources_1/new/RISC_V_top.v:215]
WARNING: [Synth 8-3848] Net fetched_instr in module/entity RISC_V_top does not have driver. [C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.srcs/sources_1/new/RISC_V_top.v:164]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_top' (6#1) [C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.srcs/sources_1/new/RISC_V_top.v:1]
WARNING: [Synth 8-3331] design data_mem has unconnected port A_dm[31]
WARNING: [Synth 8-3331] design data_mem has unconnected port A_dm[30]
WARNING: [Synth 8-3331] design data_mem has unconnected port A_dm[29]
WARNING: [Synth 8-3331] design data_mem has unconnected port A_dm[28]
WARNING: [Synth 8-3331] design data_mem has unconnected port A_dm[27]
WARNING: [Synth 8-3331] design data_mem has unconnected port A_dm[26]
WARNING: [Synth 8-3331] design data_mem has unconnected port A_dm[25]
WARNING: [Synth 8-3331] design data_mem has unconnected port A_dm[24]
WARNING: [Synth 8-3331] design data_mem has unconnected port A_dm[23]
WARNING: [Synth 8-3331] design data_mem has unconnected port A_dm[22]
WARNING: [Synth 8-3331] design data_mem has unconnected port A_dm[21]
WARNING: [Synth 8-3331] design data_mem has unconnected port A_dm[20]
WARNING: [Synth 8-3331] design data_mem has unconnected port A_dm[19]
WARNING: [Synth 8-3331] design data_mem has unconnected port A_dm[18]
WARNING: [Synth 8-3331] design data_mem has unconnected port A_dm[17]
WARNING: [Synth 8-3331] design data_mem has unconnected port A_dm[16]
WARNING: [Synth 8-3331] design data_mem has unconnected port A_dm[15]
WARNING: [Synth 8-3331] design data_mem has unconnected port A_dm[14]
WARNING: [Synth 8-3331] design data_mem has unconnected port A_dm[13]
WARNING: [Synth 8-3331] design data_mem has unconnected port A_dm[12]
WARNING: [Synth 8-3331] design data_mem has unconnected port A_dm[11]
WARNING: [Synth 8-3331] design data_mem has unconnected port A_dm[10]
WARNING: [Synth 8-3331] design data_mem has unconnected port A_dm[9]
WARNING: [Synth 8-3331] design data_mem has unconnected port A_dm[8]
WARNING: [Synth 8-3331] design data_mem has unconnected port WE_dm
WARNING: [Synth 8-3331] design data_mem has unconnected port I_mem_size[31]
WARNING: [Synth 8-3331] design data_mem has unconnected port I_mem_size[30]
WARNING: [Synth 8-3331] design data_mem has unconnected port I_mem_size[29]
WARNING: [Synth 8-3331] design data_mem has unconnected port I_mem_size[28]
WARNING: [Synth 8-3331] design data_mem has unconnected port I_mem_size[27]
WARNING: [Synth 8-3331] design data_mem has unconnected port I_mem_size[26]
WARNING: [Synth 8-3331] design data_mem has unconnected port I_mem_size[25]
WARNING: [Synth 8-3331] design data_mem has unconnected port I_mem_size[24]
WARNING: [Synth 8-3331] design data_mem has unconnected port I_mem_size[23]
WARNING: [Synth 8-3331] design data_mem has unconnected port I_mem_size[22]
WARNING: [Synth 8-3331] design data_mem has unconnected port I_mem_size[21]
WARNING: [Synth 8-3331] design data_mem has unconnected port I_mem_size[20]
WARNING: [Synth 8-3331] design data_mem has unconnected port I_mem_size[19]
WARNING: [Synth 8-3331] design data_mem has unconnected port I_mem_size[18]
WARNING: [Synth 8-3331] design data_mem has unconnected port I_mem_size[17]
WARNING: [Synth 8-3331] design data_mem has unconnected port I_mem_size[16]
WARNING: [Synth 8-3331] design data_mem has unconnected port I_mem_size[15]
WARNING: [Synth 8-3331] design data_mem has unconnected port I_mem_size[14]
WARNING: [Synth 8-3331] design data_mem has unconnected port I_mem_size[13]
WARNING: [Synth 8-3331] design data_mem has unconnected port I_mem_size[12]
WARNING: [Synth 8-3331] design data_mem has unconnected port I_mem_size[11]
WARNING: [Synth 8-3331] design data_mem has unconnected port I_mem_size[10]
WARNING: [Synth 8-3331] design data_mem has unconnected port I_mem_size[9]
WARNING: [Synth 8-3331] design data_mem has unconnected port I_mem_size[8]
WARNING: [Synth 8-3331] design data_mem has unconnected port I_mem_size[7]
WARNING: [Synth 8-3331] design data_mem has unconnected port I_mem_size[6]
WARNING: [Synth 8-3331] design data_mem has unconnected port I_mem_size[5]
WARNING: [Synth 8-3331] design data_mem has unconnected port I_mem_size[4]
WARNING: [Synth 8-3331] design data_mem has unconnected port I_mem_size[3]
WARNING: [Synth 8-3331] design data_mem has unconnected port I_mem_size[2]
WARNING: [Synth 8-3331] design data_mem has unconnected port I_mem_size[1]
WARNING: [Synth 8-3331] design data_mem has unconnected port I_mem_size[0]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[24]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[23]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[22]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[21]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[20]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[19]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[18]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[17]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[16]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[15]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[11]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[10]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[9]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[8]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[7]
WARNING: [Synth 8-3331] design RISC_V_top has unconnected port IN[31]
WARNING: [Synth 8-3331] design RISC_V_top has unconnected port IN[30]
WARNING: [Synth 8-3331] design RISC_V_top has unconnected port IN[29]
WARNING: [Synth 8-3331] design RISC_V_top has unconnected port IN[28]
WARNING: [Synth 8-3331] design RISC_V_top has unconnected port IN[27]
WARNING: [Synth 8-3331] design RISC_V_top has unconnected port IN[26]
WARNING: [Synth 8-3331] design RISC_V_top has unconnected port IN[25]
WARNING: [Synth 8-3331] design RISC_V_top has unconnected port IN[24]
WARNING: [Synth 8-3331] design RISC_V_top has unconnected port IN[23]
WARNING: [Synth 8-3331] design RISC_V_top has unconnected port IN[22]
WARNING: [Synth 8-3331] design RISC_V_top has unconnected port IN[21]
WARNING: [Synth 8-3331] design RISC_V_top has unconnected port IN[20]
WARNING: [Synth 8-3331] design RISC_V_top has unconnected port IN[19]
WARNING: [Synth 8-3331] design RISC_V_top has unconnected port IN[18]
WARNING: [Synth 8-3331] design RISC_V_top has unconnected port IN[17]
WARNING: [Synth 8-3331] design RISC_V_top has unconnected port IN[16]
WARNING: [Synth 8-3331] design RISC_V_top has unconnected port IN[15]
WARNING: [Synth 8-3331] design RISC_V_top has unconnected port IN[14]
WARNING: [Synth 8-3331] design RISC_V_top has unconnected port IN[13]
WARNING: [Synth 8-3331] design RISC_V_top has unconnected port IN[12]
WARNING: [Synth 8-3331] design RISC_V_top has unconnected port IN[11]
WARNING: [Synth 8-3331] design RISC_V_top has unconnected port IN[10]
WARNING: [Synth 8-3331] design RISC_V_top has unconnected port IN[9]
WARNING: [Synth 8-3331] design RISC_V_top has unconnected port IN[8]
WARNING: [Synth 8-3331] design RISC_V_top has unconnected port IN[7]
WARNING: [Synth 8-3331] design RISC_V_top has unconnected port IN[6]
WARNING: [Synth 8-3331] design RISC_V_top has unconnected port IN[5]
WARNING: [Synth 8-3331] design RISC_V_top has unconnected port IN[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 560.559 ; gain = 262.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 560.559 ; gain = 262.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 560.559 ; gain = 262.312
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ex_op_a_sel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ex_op_b_sel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_op_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_op_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_req_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "gpr_we_a_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "wb_src_sel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "illegal_instr_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jal_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jalr_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "RAM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 560.559 ; gain = 262.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 33    
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  11 Input     32 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 39    
	  12 Input      1 Bit        Muxes := 8     
	  11 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RISC_V_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module decoder_riscv 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      5 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 8     
	  11 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module IM 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
Module RF 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
Module data_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'dut_mem/RD_dm_reg' and it is trimmed from '32' to '1' bits. [C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.srcs/sources_1/new/data_mem.v:25]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\dut_mem/RD_dm_reg[0] )
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[31][0]' (FDE) to 'dut_rf/ram_rf_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[30][0]' (FDE) to 'dut_rf/ram_rf_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[29][0]' (FDE) to 'dut_rf/ram_rf_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[28][0]' (FDE) to 'dut_rf/ram_rf_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[27][0]' (FDE) to 'dut_rf/ram_rf_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[26][0]' (FDE) to 'dut_rf/ram_rf_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[25][0]' (FDE) to 'dut_rf/ram_rf_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[24][0]' (FDE) to 'dut_rf/ram_rf_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[23][0]' (FDE) to 'dut_rf/ram_rf_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[22][0]' (FDE) to 'dut_rf/ram_rf_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[21][0]' (FDE) to 'dut_rf/ram_rf_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[20][0]' (FDE) to 'dut_rf/ram_rf_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[19][0]' (FDE) to 'dut_rf/ram_rf_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[18][0]' (FDE) to 'dut_rf/ram_rf_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[17][0]' (FDE) to 'dut_rf/ram_rf_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[16][0]' (FDE) to 'dut_rf/ram_rf_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[15][0]' (FDE) to 'dut_rf/ram_rf_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[14][0]' (FDE) to 'dut_rf/ram_rf_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[13][0]' (FDE) to 'dut_rf/ram_rf_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[12][0]' (FDE) to 'dut_rf/ram_rf_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[11][0]' (FDE) to 'dut_rf/ram_rf_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[10][0]' (FDE) to 'dut_rf/ram_rf_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[9][0]' (FDE) to 'dut_rf/ram_rf_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[8][0]' (FDE) to 'dut_rf/ram_rf_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[7][0]' (FDE) to 'dut_rf/ram_rf_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[6][0]' (FDE) to 'dut_rf/ram_rf_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[5][0]' (FDE) to 'dut_rf/ram_rf_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[4][0]' (FDE) to 'dut_rf/ram_rf_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[3][0]' (FDE) to 'dut_rf/ram_rf_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[2][0]' (FDE) to 'dut_rf/ram_rf_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut_rf/ram_rf_reg[1][0] )
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[0][0]' (FD) to 'dut_rf/ram_rf_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[31][1]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[30][1]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[29][1]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[28][1]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[27][1]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[26][1]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[25][1]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[24][1]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[23][1]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[22][1]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[21][1]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[20][1]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[19][1]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[18][1]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[17][1]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[16][1]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[15][1]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[14][1]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[13][1]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[12][1]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[11][1]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[10][1]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[9][1]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[8][1]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[7][1]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[6][1]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[5][1]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[4][1]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[3][1]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[2][1]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[1][1]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[0][1]' (FD) to 'dut_rf/ram_rf_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[31][2]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[30][2]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[29][2]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[28][2]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[27][2]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[26][2]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[25][2]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[24][2]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[23][2]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[22][2]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[21][2]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[20][2]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[19][2]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[18][2]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[17][2]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[16][2]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[15][2]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[14][2]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[13][2]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[12][2]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[11][2]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[10][2]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[9][2]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[8][2]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[7][2]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[6][2]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[5][2]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[4][2]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[3][2]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[2][2]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[1][2]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[0][2]' (FD) to 'dut_rf/ram_rf_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[31][3]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[30][3]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[29][3]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[28][3]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Synth 8-3886] merging instance 'dut_rf/ram_rf_reg[27][3]' (FDE) to 'dut_rf/ram_rf_reg[30][31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut_rf/ram_rf_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dut_rf/ram_rf_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_35/\PC_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_35/\PC_reg[2] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 749.266 ; gain = 451.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 749.266 ; gain = 451.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 749.266 ; gain = 451.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 749.266 ; gain = 451.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 749.266 ; gain = 451.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 749.266 ; gain = 451.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 749.266 ; gain = 451.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 749.266 ; gain = 451.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 749.266 ; gain = 451.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    32|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    32|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 749.266 ; gain = 451.020
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 145 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 749.266 ; gain = 451.020
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 749.266 ; gain = 451.020
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 755.215 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 855.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
143 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 855.320 ; gain = 557.074
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 855.320 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Vivado_project/RISC_V_main_decoder/RISC_V_main_decoder.runs/synth_1/RISC_V_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RISC_V_top_utilization_synth.rpt -pb RISC_V_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 30 16:34:20 2022...
