###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 31 01:27:41 2025
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports...
###############################################################
Path 1: MET Hold Check with Pin U0_RST_SYN/\rst_shift_reg_reg[0] /CK 
Endpoint:   U0_RST_SYN/\rst_shift_reg_reg[0] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.621
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.648
  Arrival Time                  0.857
  Slack Time                    0.209
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.209 | 
     | U2_mux2X1/FE_PHC2_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.347 |   0.347 |    0.137 | 
     | U2_mux2X1/FE_PHC5_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.370 |   0.717 |    0.507 | 
     | U2_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M    | 0.149 | 0.139 |   0.855 |    0.646 | 
     | U0_RST_SYN/\rst_shift_reg_reg[0] | RN ^       | SDFFRQX2M | 0.149 | 0.002 |   0.857 |    0.648 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.209 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.224 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.266 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.316 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.367 | 
     | scan_clk__L5_I0                  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.419 | 
     | scan_clk__L6_I0                  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.470 | 
     | scan_clk__L7_I0                  | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.523 | 
     | scan_clk__L8_I0                  | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.538 | 
     | U0_mux2X1/U1                     | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.617 | 
     | CLK_R_M__L1_I0                   | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.689 | 
     | CLK_R_M__L2_I0                   | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.723 | 
     | CLK_R_M__L3_I1                   | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.749 | 
     | CLK_R_M__L4_I2                   | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.789 | 
     | CLK_R_M__L5_I5                   | A v -> Y ^ | CLKINVX40M | 0.031 | 0.032 |   0.612 |    0.822 | 
     | U0_RST_SYN/\rst_shift_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.035 | 0.009 |   0.621 |    0.830 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin U0_RST_SYN/\rst_shift_reg_reg[1] /CK 
Endpoint:   U0_RST_SYN/\rst_shift_reg_reg[1] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.621
+ Hold                         -0.077
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.644
  Arrival Time                  0.857
  Slack Time                    0.214
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.214 | 
     | U2_mux2X1/FE_PHC2_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.057 | 0.347 |   0.347 |    0.133 | 
     | U2_mux2X1/FE_PHC5_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.370 |   0.717 |    0.503 | 
     | U2_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M    | 0.149 | 0.139 |   0.855 |    0.642 | 
     | U0_RST_SYN/\rst_shift_reg_reg[1] | RN ^       | SDFFRQX1M | 0.149 | 0.002 |   0.857 |    0.644 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.214 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.228 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.270 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.320 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.371 | 
     | scan_clk__L5_I0                  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.423 | 
     | scan_clk__L6_I0                  | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.475 | 
     | scan_clk__L7_I0                  | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.527 | 
     | scan_clk__L8_I0                  | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.543 | 
     | U0_mux2X1/U1                     | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.621 | 
     | CLK_R_M__L1_I0                   | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.694 | 
     | CLK_R_M__L2_I0                   | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.727 | 
     | CLK_R_M__L3_I1                   | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.753 | 
     | CLK_R_M__L4_I2                   | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.793 | 
     | CLK_R_M__L5_I5                   | A v -> Y ^ | CLKINVX40M | 0.031 | 0.032 |   0.612 |    0.826 | 
     | U0_RST_SYN/\rst_shift_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.035 | 0.009 |   0.621 |    0.835 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin U1_RST_SYN/\rst_shift_reg_reg[0] /CK 
Endpoint:   U1_RST_SYN/\rst_shift_reg_reg[0] /RN (^) checked with  leading edge 
of 'UART_CLK1'
Beginpoint: RST_N                                (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.599
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.626
  Arrival Time                  0.849
  Slack Time                    0.223
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | RST_N ^    |           | 0.000 |       |   0.000 |   -0.223 | 
     | U2_mux2X1/FE_PHC0_RST_N          | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.344 |   0.344 |    0.121 | 
     | U2_mux2X1/FE_PHC1_RST_N          | A ^ -> Y ^ | DLY4X1M   | 0.087 | 0.372 |   0.716 |    0.493 | 
     | U2_mux2X1/U1                     | A ^ -> Y ^ | MX2X2M    | 0.149 | 0.131 |   0.847 |    0.624 | 
     | U1_RST_SYN/\rst_shift_reg_reg[0] | RN ^       | SDFFRQX2M | 0.149 | 0.002 |   0.849 |    0.626 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.223 | 
     | UART_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.007 | 0.013 |   0.013 |    0.236 | 
     | UART_CLK__L2_I0                  | A v -> Y ^ | CLKINVX8M  | 0.013 | 0.013 |   0.026 |    0.248 | 
     | U1_mux2X1/U1                     | A ^ -> Y ^ | MX2X2M     | 0.116 | 0.102 |   0.128 |    0.351 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.049 |   0.176 |    0.399 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.226 |    0.449 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.279 |    0.502 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.021 | 0.024 |   0.303 |    0.526 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.019 | 0.048 |   0.352 |    0.575 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.402 |    0.625 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.453 |    0.676 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.505 |    0.728 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.036 | 0.064 |   0.569 |    0.792 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.026 | 0.028 |   0.597 |    0.820 | 
     | U1_RST_SYN/\rst_shift_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.026 | 0.002 |   0.599 |    0.822 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin U1_RST_SYN/\rst_shift_reg_reg[1] /CK 
Endpoint:   U1_RST_SYN/\rst_shift_reg_reg[1] /RN (^) checked with  leading edge 
of 'UART_CLK1'
Beginpoint: RST_N                                (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.599
+ Hold                         -0.077
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.622
  Arrival Time                  0.849
  Slack Time                    0.227
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | RST_N ^    |           | 0.000 |       |   0.000 |   -0.227 | 
     | U2_mux2X1/FE_PHC0_RST_N          | A ^ -> Y ^ | DLY4X1M   | 0.052 | 0.344 |   0.344 |    0.116 | 
     | U2_mux2X1/FE_PHC1_RST_N          | A ^ -> Y ^ | DLY4X1M   | 0.087 | 0.372 |   0.716 |    0.489 | 
     | U2_mux2X1/U1                     | A ^ -> Y ^ | MX2X2M    | 0.149 | 0.131 |   0.847 |    0.620 | 
     | U1_RST_SYN/\rst_shift_reg_reg[1] | RN ^       | SDFFRQX1M | 0.149 | 0.002 |   0.849 |    0.622 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.227 | 
     | UART_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.007 | 0.013 |   0.013 |    0.240 | 
     | UART_CLK__L2_I0                  | A v -> Y ^ | CLKINVX8M  | 0.013 | 0.013 |   0.026 |    0.253 | 
     | U1_mux2X1/U1                     | A ^ -> Y ^ | MX2X2M     | 0.116 | 0.102 |   0.128 |    0.355 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.049 |   0.176 |    0.404 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.226 |    0.453 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.279 |    0.507 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.021 | 0.024 |   0.303 |    0.531 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.019 | 0.048 |   0.352 |    0.579 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.402 |    0.629 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.453 |    0.681 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.505 |    0.732 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.036 | 0.064 |   0.569 |    0.796 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.026 | 0.028 |   0.597 |    0.824 | 
     | U1_RST_SYN/\rst_shift_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.026 | 0.002 |   0.599 |    0.826 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin U0_Register_File/\regfile_reg[3][5] /CK 
Endpoint:   U0_Register_File/\regfile_reg[3][5] /SN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.629
+ Hold                          0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.785
  Arrival Time                  1.066
  Slack Time                    0.281
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.281 | 
     | U5_mux2X1/FE_PHC4_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |    0.065 | 
     | U5_mux2X1/FE_PHC7_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.074 | 0.363 |   0.709 |    0.428 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M    | 0.431 | 0.283 |   0.991 |    0.710 | 
     | U0_Register_File/\regfile_reg[3][5] | SN ^       | SDFFSQX2M | 0.501 | 0.075 |   1.066 |    0.785 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.281 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.295 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.337 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.387 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.439 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.491 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.542 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.594 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.610 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.688 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.761 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.794 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.821 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.861 | 
     | CLK_R_M__L5_I7                      | A v -> Y ^ | CLKINVX40M | 0.043 | 0.041 |   0.620 |    0.901 | 
     | U0_Register_File/\regfile_reg[3][5] | CK ^       | SDFFSQX2M  | 0.049 | 0.009 |   0.629 |    0.910 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin U0_Register_File/\regfile_reg[2][7] /CK 
Endpoint:   U0_Register_File/\regfile_reg[2][7] /SN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.620
+ Hold                          0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.774
  Arrival Time                  1.068
  Slack Time                    0.294
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.294 | 
     | U5_mux2X1/FE_PHC4_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |    0.052 | 
     | U5_mux2X1/FE_PHC7_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.074 | 0.363 |   0.709 |    0.415 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M    | 0.431 | 0.283 |   0.991 |    0.697 | 
     | U0_Register_File/\regfile_reg[2][7] | SN ^       | SDFFSQX2M | 0.500 | 0.077 |   1.068 |    0.774 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.294 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.308 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.350 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.400 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.452 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.504 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.555 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.607 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.623 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.701 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.774 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.807 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.834 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.874 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^ | CLKINVX40M | 0.031 | 0.032 |   0.612 |    0.906 | 
     | U0_Register_File/\regfile_reg[2][7] | CK ^       | SDFFSQX2M  | 0.035 | 0.008 |   0.620 |    0.914 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin U0_Register_File/\regfile_reg[0][7] /CK 
Endpoint:   U0_Register_File/\regfile_reg[0][7] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.626
+ Hold                          0.068
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.794
  Arrival Time                  1.097
  Slack Time                    0.303
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |            | 0.000 |       |   0.000 |   -0.303 | 
     | U5_mux2X1/FE_PHC4_scan_rst          | A ^ -> Y ^ | DLY4X1M    | 0.055 | 0.346 |   0.346 |    0.042 | 
     | U5_mux2X1/FE_PHC7_scan_rst          | A ^ -> Y ^ | DLY4X1M    | 0.074 | 0.363 |   0.709 |    0.406 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.431 | 0.283 |   0.991 |    0.688 | 
     | U0_Register_File/\regfile_reg[0][7] | RN ^       | SDFFRHQX2M | 0.496 | 0.105 |   1.097 |    0.794 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.303 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.317 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.360 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.409 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.461 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.513 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.564 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.617 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.632 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.710 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.783 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.816 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.843 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.883 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^ | CLKINVX40M | 0.041 | 0.036 |   0.616 |    0.919 | 
     | U0_Register_File/\regfile_reg[0][7] | CK ^       | SDFFRHQX2M | 0.044 | 0.010 |   0.626 |    0.929 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin U0_Register_File/\regfile_reg[1][7] /CK 
Endpoint:   U0_Register_File/\regfile_reg[1][7] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.626
+ Hold                          0.068
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.793
  Arrival Time                  1.097
  Slack Time                    0.304
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |            | 0.000 |       |   0.000 |   -0.304 | 
     | U5_mux2X1/FE_PHC4_scan_rst          | A ^ -> Y ^ | DLY4X1M    | 0.055 | 0.346 |   0.346 |    0.042 | 
     | U5_mux2X1/FE_PHC7_scan_rst          | A ^ -> Y ^ | DLY4X1M    | 0.074 | 0.363 |   0.709 |    0.405 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.431 | 0.283 |   0.991 |    0.688 | 
     | U0_Register_File/\regfile_reg[1][7] | RN ^       | SDFFRHQX2M | 0.495 | 0.106 |   1.097 |    0.793 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.304 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.318 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.360 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.410 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.462 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.513 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.565 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.617 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.633 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.711 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.784 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.817 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.843 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.883 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^ | CLKINVX40M | 0.041 | 0.036 |   0.616 |    0.920 | 
     | U0_Register_File/\regfile_reg[1][7] | CK ^       | SDFFRHQX2M | 0.044 | 0.009 |   0.626 |    0.929 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin U0_Register_File/\regfile_reg[0][4] /CK 
Endpoint:   U0_Register_File/\regfile_reg[0][4] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.625
+ Hold                          0.068
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.793
  Arrival Time                  1.100
  Slack Time                    0.307
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |            | 0.000 |       |   0.000 |   -0.307 | 
     | U5_mux2X1/FE_PHC4_scan_rst          | A ^ -> Y ^ | DLY4X1M    | 0.055 | 0.346 |   0.346 |    0.038 | 
     | U5_mux2X1/FE_PHC7_scan_rst          | A ^ -> Y ^ | DLY4X1M    | 0.074 | 0.363 |   0.709 |    0.402 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.431 | 0.283 |   0.991 |    0.684 | 
     | U0_Register_File/\regfile_reg[0][4] | RN ^       | SDFFRHQX2M | 0.494 | 0.109 |   1.100 |    0.793 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.307 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.321 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.364 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.414 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.465 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.517 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.568 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.621 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.636 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.715 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.787 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.821 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.847 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.887 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^ | CLKINVX40M | 0.041 | 0.036 |   0.616 |    0.923 | 
     | U0_Register_File/\regfile_reg[0][4] | CK ^       | SDFFRHQX2M | 0.044 | 0.009 |   0.625 |    0.932 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin U0_Register_File/\regfile_reg[1][0] /CK 
Endpoint:   U0_Register_File/\regfile_reg[1][0] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.626
+ Hold                          0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.786
  Arrival Time                  1.096
  Slack Time                    0.310
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |            | 0.000 |       |   0.000 |   -0.310 | 
     | U5_mux2X1/FE_PHC4_scan_rst          | A ^ -> Y ^ | DLY4X1M    | 0.055 | 0.346 |   0.346 |    0.035 | 
     | U5_mux2X1/FE_PHC7_scan_rst          | A ^ -> Y ^ | DLY4X1M    | 0.074 | 0.363 |   0.709 |    0.399 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.431 | 0.283 |   0.991 |    0.681 | 
     | U0_Register_File/\regfile_reg[1][0] | RN ^       | SDFFRHQX4M | 0.496 | 0.105 |   1.096 |    0.786 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.310 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.324 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.367 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.417 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.468 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.520 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.571 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.624 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.639 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.718 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.790 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.824 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.850 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.890 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^ | CLKINVX40M | 0.041 | 0.036 |   0.616 |    0.926 | 
     | U0_Register_File/\regfile_reg[1][0] | CK ^       | SDFFRHQX4M | 0.044 | 0.010 |   0.626 |    0.936 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U0_Register_File/\regfile_reg[0][5] /CK 
Endpoint:   U0_Register_File/\regfile_reg[0][5] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.622
+ Hold                          0.068
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.790
  Arrival Time                  1.102
  Slack Time                    0.312
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |            | 0.000 |       |   0.000 |   -0.312 | 
     | U5_mux2X1/FE_PHC4_scan_rst          | A ^ -> Y ^ | DLY4X1M    | 0.055 | 0.346 |   0.346 |    0.034 | 
     | U5_mux2X1/FE_PHC7_scan_rst          | A ^ -> Y ^ | DLY4X1M    | 0.074 | 0.363 |   0.709 |    0.397 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.431 | 0.283 |   0.991 |    0.680 | 
     | U0_Register_File/\regfile_reg[0][5] | RN ^       | SDFFRHQX2M | 0.494 | 0.110 |   1.102 |    0.790 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.312 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.326 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.368 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.418 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.470 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.521 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.573 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.625 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.641 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.719 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.792 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.825 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.852 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.892 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^ | CLKINVX40M | 0.041 | 0.036 |   0.616 |    0.928 | 
     | U0_Register_File/\regfile_reg[0][5] | CK ^       | SDFFRHQX2M | 0.043 | 0.006 |   0.622 |    0.934 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin U0_Register_File/\regfile_reg[0][6] /CK 
Endpoint:   U0_Register_File/\regfile_reg[0][6] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.622
+ Hold                          0.068
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.790
  Arrival Time                  1.102
  Slack Time                    0.312
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |            | 0.000 |       |   0.000 |   -0.312 | 
     | U5_mux2X1/FE_PHC4_scan_rst          | A ^ -> Y ^ | DLY4X1M    | 0.055 | 0.346 |   0.346 |    0.034 | 
     | U5_mux2X1/FE_PHC7_scan_rst          | A ^ -> Y ^ | DLY4X1M    | 0.074 | 0.363 |   0.709 |    0.397 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.431 | 0.283 |   0.991 |    0.680 | 
     | U0_Register_File/\regfile_reg[0][6] | RN ^       | SDFFRHQX2M | 0.494 | 0.110 |   1.102 |    0.790 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.312 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.326 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.368 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.418 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.470 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.521 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.573 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.625 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.641 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.719 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.792 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.825 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.852 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.892 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^ | CLKINVX40M | 0.041 | 0.036 |   0.616 |    0.928 | 
     | U0_Register_File/\regfile_reg[0][6] | CK ^       | SDFFRHQX2M | 0.043 | 0.006 |   0.622 |    0.934 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin U0_Register_File/\regfile_reg[1][5] /CK 
Endpoint:   U0_Register_File/\regfile_reg[1][5] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.625
+ Hold                          0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.785
  Arrival Time                  1.099
  Slack Time                    0.314
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |            | 0.000 |       |   0.000 |   -0.314 | 
     | U5_mux2X1/FE_PHC4_scan_rst          | A ^ -> Y ^ | DLY4X1M    | 0.055 | 0.346 |   0.346 |    0.032 | 
     | U5_mux2X1/FE_PHC7_scan_rst          | A ^ -> Y ^ | DLY4X1M    | 0.074 | 0.363 |   0.709 |    0.395 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.431 | 0.283 |   0.991 |    0.678 | 
     | U0_Register_File/\regfile_reg[1][5] | RN ^       | SDFFRHQX4M | 0.495 | 0.107 |   1.099 |    0.785 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.314 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.328 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.370 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.420 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.471 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.523 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.575 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.627 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.643 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.721 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.794 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.827 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.853 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.893 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^ | CLKINVX40M | 0.041 | 0.036 |   0.616 |    0.930 | 
     | U0_Register_File/\regfile_reg[1][5] | CK ^       | SDFFRHQX4M | 0.044 | 0.009 |   0.625 |    0.939 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin U0_Register_File/\regfile_reg[1][4] /CK 
Endpoint:   U0_Register_File/\regfile_reg[1][4] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.625
+ Hold                          0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.785
  Arrival Time                  1.099
  Slack Time                    0.314
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |            | 0.000 |       |   0.000 |   -0.314 | 
     | U5_mux2X1/FE_PHC4_scan_rst          | A ^ -> Y ^ | DLY4X1M    | 0.055 | 0.346 |   0.346 |    0.031 | 
     | U5_mux2X1/FE_PHC7_scan_rst          | A ^ -> Y ^ | DLY4X1M    | 0.074 | 0.363 |   0.709 |    0.394 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.431 | 0.283 |   0.991 |    0.677 | 
     | U0_Register_File/\regfile_reg[1][4] | RN ^       | SDFFRHQX4M | 0.495 | 0.108 |   1.099 |    0.785 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.314 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.329 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.371 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.421 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.472 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.524 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.576 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.628 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.643 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.722 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.794 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.828 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.854 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.894 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^ | CLKINVX40M | 0.041 | 0.036 |   0.616 |    0.930 | 
     | U0_Register_File/\regfile_reg[1][4] | CK ^       | SDFFRHQX4M | 0.044 | 0.009 |   0.625 |    0.939 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin U0_Register_File/\regfile_reg[2][0] /CK 
Endpoint:   U0_Register_File/\regfile_reg[2][0] /SN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.626
+ Hold                          0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.781
  Arrival Time                  1.096
  Slack Time                    0.315
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.315 | 
     | U5_mux2X1/FE_PHC4_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |    0.031 | 
     | U5_mux2X1/FE_PHC7_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.074 | 0.363 |   0.709 |    0.394 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M    | 0.431 | 0.283 |   0.991 |    0.677 | 
     | U0_Register_File/\regfile_reg[2][0] | SN ^       | SDFFSQX2M | 0.496 | 0.105 |   1.096 |    0.781 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.315 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.329 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.371 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.421 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.473 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.524 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.576 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.628 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.644 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.722 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.795 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.828 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.855 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.895 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^ | CLKINVX40M | 0.041 | 0.036 |   0.616 |    0.931 | 
     | U0_Register_File/\regfile_reg[2][0] | CK ^       | SDFFSQX2M  | 0.044 | 0.010 |   0.626 |    0.941 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin U0_Register_File/\regfile_reg[1][2] /CK 
Endpoint:   U0_Register_File/\regfile_reg[1][2] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.625
+ Hold                          0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.785
  Arrival Time                  1.101
  Slack Time                    0.316
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |            | 0.000 |       |   0.000 |   -0.316 | 
     | U5_mux2X1/FE_PHC4_scan_rst          | A ^ -> Y ^ | DLY4X1M    | 0.055 | 0.346 |   0.346 |    0.029 | 
     | U5_mux2X1/FE_PHC7_scan_rst          | A ^ -> Y ^ | DLY4X1M    | 0.074 | 0.363 |   0.709 |    0.393 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.431 | 0.283 |   0.991 |    0.675 | 
     | U0_Register_File/\regfile_reg[1][2] | RN ^       | SDFFRHQX4M | 0.494 | 0.109 |   1.101 |    0.785 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.316 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.331 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.373 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.423 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.474 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.526 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.577 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.630 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.645 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.724 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.796 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.830 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.856 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.896 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^ | CLKINVX40M | 0.041 | 0.036 |   0.616 |    0.932 | 
     | U0_Register_File/\regfile_reg[1][2] | CK ^       | SDFFRHQX4M | 0.044 | 0.009 |   0.625 |    0.941 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin U0_Register_File/\regfile_reg[1][3] /CK 
Endpoint:   U0_Register_File/\regfile_reg[1][3] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.621
+ Hold                          0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.781
  Arrival Time                  1.101
  Slack Time                    0.320
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |            | 0.000 |       |   0.000 |   -0.320 | 
     | U5_mux2X1/FE_PHC4_scan_rst          | A ^ -> Y ^ | DLY4X1M    | 0.055 | 0.346 |   0.346 |    0.025 | 
     | U5_mux2X1/FE_PHC7_scan_rst          | A ^ -> Y ^ | DLY4X1M    | 0.074 | 0.363 |   0.709 |    0.389 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.431 | 0.283 |   0.991 |    0.671 | 
     | U0_Register_File/\regfile_reg[1][3] | RN ^       | SDFFRHQX4M | 0.494 | 0.110 |   1.101 |    0.781 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.320 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.335 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.377 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.427 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.478 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.530 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.581 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.634 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.649 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.728 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.800 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.834 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.860 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.900 | 
     | CLK_R_M__L5_I6                      | A v -> Y ^ | CLKINVX40M | 0.041 | 0.036 |   0.616 |    0.936 | 
     | U0_Register_File/\regfile_reg[1][3] | CK ^       | SDFFRHQX4M | 0.043 | 0.005 |   0.621 |    0.942 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin U0_Register_File/\regfile_reg[2][3] /CK 
Endpoint:   U0_Register_File/\regfile_reg[2][3] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.621
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.656
  Arrival Time                  0.994
  Slack Time                    0.338
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.338 | 
     | U5_mux2X1/FE_PHC4_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |    0.007 | 
     | U5_mux2X1/FE_PHC7_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.074 | 0.363 |   0.709 |    0.371 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M    | 0.431 | 0.283 |   0.991 |    0.653 | 
     | U0_Register_File/\regfile_reg[2][3] | RN ^       | SDFFRQX2M | 0.438 | 0.003 |   0.994 |    0.656 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.338 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.353 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.395 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.445 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.496 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.548 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.599 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.652 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.667 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.746 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.818 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.852 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.878 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.918 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^ | CLKINVX40M | 0.031 | 0.032 |   0.612 |    0.950 | 
     | U0_Register_File/\regfile_reg[2][3] | CK ^       | SDFFRQX2M  | 0.036 | 0.009 |   0.621 |    0.960 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin U0_Register_File/\regfile_reg[12][5] /CK 
Endpoint:   U0_Register_File/\regfile_reg[12][5] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.621
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.656
  Arrival Time                  1.000
  Slack Time                    0.344
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.344 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |    0.002 | 
     | U5_mux2X1/FE_PHC7_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.074 | 0.363 |   0.709 |    0.365 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M    | 0.431 | 0.283 |   0.991 |    0.647 | 
     | U0_Register_File/\regfile_reg[12][5] | RN ^       | SDFFRQX2M | 0.450 | 0.008 |   1.000 |    0.656 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.344 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.358 | 
     | scan_clk__L2_I1                      | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.400 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.450 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.502 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.554 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.605 | 
     | scan_clk__L7_I0                      | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.657 | 
     | scan_clk__L8_I0                      | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.673 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.751 | 
     | CLK_R_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.824 | 
     | CLK_R_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.857 | 
     | CLK_R_M__L3_I1                       | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.884 | 
     | CLK_R_M__L4_I2                       | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.924 | 
     | CLK_R_M__L5_I5                       | A v -> Y ^ | CLKINVX40M | 0.031 | 0.032 |   0.612 |    0.956 | 
     | U0_Register_File/\regfile_reg[12][5] | CK ^       | SDFFRQX2M  | 0.035 | 0.009 |   0.621 |    0.965 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin U0_Register_File/\regfile_reg[2][6] /CK 
Endpoint:   U0_Register_File/\regfile_reg[2][6] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.621
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.657
  Arrival Time                  1.010
  Slack Time                    0.354
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.354 | 
     | U5_mux2X1/FE_PHC4_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |   -0.008 | 
     | U5_mux2X1/FE_PHC7_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.074 | 0.363 |   0.709 |    0.355 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M    | 0.431 | 0.283 |   0.991 |    0.638 | 
     | U0_Register_File/\regfile_reg[2][6] | RN ^       | SDFFRQX2M | 0.467 | 0.019 |   1.010 |    0.657 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.354 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.368 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.410 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.460 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.512 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.563 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.615 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.667 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.683 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.761 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.834 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.867 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.893 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.934 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^ | CLKINVX40M | 0.031 | 0.032 |   0.612 |    0.966 | 
     | U0_Register_File/\regfile_reg[2][6] | CK ^       | SDFFRQX2M  | 0.035 | 0.009 |   0.621 |    0.975 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin U0_TOP_TX/SER/\data_reg[6] /CK 
Endpoint:   U0_TOP_TX/SER/\data_reg[6] /SN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.593
+ Hold                          0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.749
  Arrival Time                  1.107
  Slack Time                    0.358
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.358 | 
     | U6_mux2X1/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |   -0.012 | 
     | U6_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.069 | 0.360 |   0.706 |    0.348 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.505 | 0.340 |   1.046 |    0.688 | 
     | U0_TOP_TX/SER/\data_reg[6] | SN ^       | SDFFSQX2M | 0.559 | 0.061 |   1.107 |    0.749 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.358 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.372 | 
     | scan_clk__L2_I1            | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.414 | 
     | scan_clk__L3_I0            | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.464 | 
     | scan_clk__L4_I0            | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.516 | 
     | scan_clk__L5_I0            | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.567 | 
     | scan_clk__L6_I0            | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.619 | 
     | scan_clk__L7_I0            | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.671 | 
     | scan_clk__L8_I1            | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.363 |    0.721 | 
     | scan_clk__L9_I0            | A v -> Y ^ | CLKINVX6M  | 0.018 | 0.018 |   0.381 |    0.739 | 
     | U3_mux2X1/U1               | B ^ -> Y ^ | MX2X2M     | 0.068 | 0.082 |   0.463 |    0.820 | 
     | TX_CLK_M__L1_I0            | A ^ -> Y ^ | CLKBUFX20M | 0.041 | 0.065 |   0.527 |    0.885 | 
     | TX_CLK_M__L2_I0            | A ^ -> Y v | CLKINVX40M | 0.034 | 0.039 |   0.566 |    0.924 | 
     | TX_CLK_M__L3_I3            | A v -> Y ^ | CLKINVX24M | 0.025 | 0.025 |   0.590 |    0.948 | 
     | U0_TOP_TX/SER/\data_reg[6] | CK ^       | SDFFSQX2M  | 0.025 | 0.003 |   0.593 |    0.951 | 
     +-------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin U0_Register_File/\regfile_reg[14][6] /CK 
Endpoint:   U0_Register_File/\regfile_reg[14][6] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.621
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.657
  Arrival Time                  1.016
  Slack Time                    0.359
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.359 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |   -0.014 | 
     | U5_mux2X1/FE_PHC7_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.074 | 0.363 |   0.709 |    0.350 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M    | 0.431 | 0.283 |   0.991 |    0.632 | 
     | U0_Register_File/\regfile_reg[14][6] | RN ^       | SDFFRQX2M | 0.474 | 0.024 |   1.016 |    0.657 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.359 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.374 | 
     | scan_clk__L2_I1                      | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.416 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.466 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.517 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.569 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.620 | 
     | scan_clk__L7_I0                      | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.673 | 
     | scan_clk__L8_I0                      | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.688 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.767 | 
     | CLK_R_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.839 | 
     | CLK_R_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.873 | 
     | CLK_R_M__L3_I1                       | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.899 | 
     | CLK_R_M__L4_I2                       | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.939 | 
     | CLK_R_M__L5_I5                       | A v -> Y ^ | CLKINVX40M | 0.031 | 0.032 |   0.612 |    0.971 | 
     | U0_Register_File/\regfile_reg[14][6] | CK ^       | SDFFRQX2M  | 0.035 | 0.009 |   0.621 |    0.980 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin U0_Register_File/\regfile_reg[13][5] /CK 
Endpoint:   U0_Register_File/\regfile_reg[13][5] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.618
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.654
  Arrival Time                  1.027
  Slack Time                    0.372
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.372 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |   -0.027 | 
     | U5_mux2X1/FE_PHC7_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.074 | 0.363 |   0.709 |    0.337 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M    | 0.431 | 0.283 |   0.991 |    0.619 | 
     | U0_Register_File/\regfile_reg[13][5] | RN ^       | SDFFRQX2M | 0.486 | 0.035 |   1.027 |    0.654 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.372 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.387 | 
     | scan_clk__L2_I1                      | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.429 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.479 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.530 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.582 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.633 | 
     | scan_clk__L7_I0                      | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.686 | 
     | scan_clk__L8_I0                      | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.701 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.780 | 
     | CLK_R_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.852 | 
     | CLK_R_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.886 | 
     | CLK_R_M__L3_I1                       | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.912 | 
     | CLK_R_M__L4_I2                       | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.952 | 
     | CLK_R_M__L5_I5                       | A v -> Y ^ | CLKINVX40M | 0.031 | 0.032 |   0.612 |    0.984 | 
     | U0_Register_File/\regfile_reg[13][5] | CK ^       | SDFFRQX2M  | 0.034 | 0.006 |   0.618 |    0.991 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin U0_Register_File/\regfile_reg[15][5] /CK 
Endpoint:   U0_Register_File/\regfile_reg[15][5] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.655
  Arrival Time                  1.029
  Slack Time                    0.373
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.373 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |   -0.028 | 
     | U5_mux2X1/FE_PHC7_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.074 | 0.363 |   0.709 |    0.335 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M    | 0.431 | 0.283 |   0.991 |    0.618 | 
     | U0_Register_File/\regfile_reg[15][5] | RN ^       | SDFFRQX2M | 0.488 | 0.037 |   1.029 |    0.655 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.373 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.388 | 
     | scan_clk__L2_I1                      | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.430 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.480 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.531 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.583 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.635 | 
     | scan_clk__L7_I0                      | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.687 | 
     | scan_clk__L8_I0                      | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.702 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.781 | 
     | CLK_R_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.854 | 
     | CLK_R_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.887 | 
     | CLK_R_M__L3_I1                       | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.913 | 
     | CLK_R_M__L4_I2                       | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.953 | 
     | CLK_R_M__L5_I5                       | A v -> Y ^ | CLKINVX40M | 0.031 | 0.032 |   0.612 |    0.986 | 
     | U0_Register_File/\regfile_reg[15][5] | CK ^       | SDFFRQX2M  | 0.035 | 0.007 |   0.619 |    0.992 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin U0_Register_File/\regfile_reg[14][5] /CK 
Endpoint:   U0_Register_File/\regfile_reg[14][5] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.617
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.653
  Arrival Time                  1.031
  Slack Time                    0.378
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.378 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |   -0.032 | 
     | U5_mux2X1/FE_PHC7_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.074 | 0.363 |   0.709 |    0.331 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M    | 0.431 | 0.283 |   0.991 |    0.613 | 
     | U0_Register_File/\regfile_reg[14][5] | RN ^       | SDFFRQX2M | 0.490 | 0.040 |   1.031 |    0.653 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.378 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.392 | 
     | scan_clk__L2_I1                      | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.435 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.484 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.536 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.588 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.639 | 
     | scan_clk__L7_I0                      | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.692 | 
     | scan_clk__L8_I0                      | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.707 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.785 | 
     | CLK_R_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.858 | 
     | CLK_R_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.891 | 
     | CLK_R_M__L3_I1                       | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.918 | 
     | CLK_R_M__L4_I2                       | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.958 | 
     | CLK_R_M__L5_I5                       | A v -> Y ^ | CLKINVX40M | 0.031 | 0.032 |   0.612 |    0.990 | 
     | U0_Register_File/\regfile_reg[14][5] | CK ^       | SDFFRQX2M  | 0.034 | 0.005 |   0.617 |    0.995 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin U0_Register_File/\regfile_reg[15][4] /CK 
Endpoint:   U0_Register_File/\regfile_reg[15][4] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.620
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.657
  Arrival Time                  1.041
  Slack Time                    0.385
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.385 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |   -0.039 | 
     | U5_mux2X1/FE_PHC7_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.074 | 0.363 |   0.709 |    0.324 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M    | 0.431 | 0.283 |   0.991 |    0.607 | 
     | U0_Register_File/\regfile_reg[15][4] | RN ^       | SDFFRQX2M | 0.497 | 0.050 |   1.041 |    0.657 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.385 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.399 | 
     | scan_clk__L2_I1                      | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.441 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.491 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.542 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.594 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.646 | 
     | scan_clk__L7_I0                      | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.698 | 
     | scan_clk__L8_I0                      | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.714 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.792 | 
     | CLK_R_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.865 | 
     | CLK_R_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.898 | 
     | CLK_R_M__L3_I1                       | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.924 | 
     | CLK_R_M__L4_I2                       | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.964 | 
     | CLK_R_M__L5_I4                       | A v -> Y ^ | CLKINVX40M | 0.044 | 0.040 |   0.620 |    1.005 | 
     | U0_Register_File/\regfile_reg[15][4] | CK ^       | SDFFRQX2M  | 0.044 | 0.000 |   0.620 |    1.005 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin U0_Register_File/\regfile_reg[14][4] /CK 
Endpoint:   U0_Register_File/\regfile_reg[14][4] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.616
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.652
  Arrival Time                  1.037
  Slack Time                    0.385
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.385 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |   -0.040 | 
     | U5_mux2X1/FE_PHC7_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.074 | 0.363 |   0.709 |    0.323 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M    | 0.431 | 0.283 |   0.991 |    0.606 | 
     | U0_Register_File/\regfile_reg[14][4] | RN ^       | SDFFRQX2M | 0.494 | 0.046 |   1.037 |    0.652 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.385 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.400 | 
     | scan_clk__L2_I1                      | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.442 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.492 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.543 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.209 |    0.595 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.646 | 
     | scan_clk__L7_I0                      | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.699 | 
     | scan_clk__L8_I0                      | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.714 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.793 | 
     | CLK_R_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.865 | 
     | CLK_R_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.899 | 
     | CLK_R_M__L3_I1                       | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.925 | 
     | CLK_R_M__L4_I2                       | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.965 | 
     | CLK_R_M__L5_I5                       | A v -> Y ^ | CLKINVX40M | 0.031 | 0.032 |   0.612 |    0.997 | 
     | U0_Register_File/\regfile_reg[14][4] | CK ^       | SDFFRQX2M  | 0.032 | 0.004 |   0.616 |    1.001 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin U0_Register_File/\regfile_reg[15][6] /CK 
Endpoint:   U0_Register_File/\regfile_reg[15][6] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.622
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.659
  Arrival Time                  1.050
  Slack Time                    0.391
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.391 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |   -0.045 | 
     | U5_mux2X1/FE_PHC7_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.074 | 0.363 |   0.709 |    0.318 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M    | 0.431 | 0.283 |   0.991 |    0.600 | 
     | U0_Register_File/\regfile_reg[15][6] | RN ^       | SDFFRQX2M | 0.500 | 0.058 |   1.050 |    0.659 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.391 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.405 | 
     | scan_clk__L2_I1                      | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.448 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.497 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.549 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.601 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.652 | 
     | scan_clk__L7_I0                      | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.705 | 
     | scan_clk__L8_I0                      | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.720 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.798 | 
     | CLK_R_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.871 | 
     | CLK_R_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.904 | 
     | CLK_R_M__L3_I1                       | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.931 | 
     | CLK_R_M__L4_I2                       | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.971 | 
     | CLK_R_M__L5_I5                       | A v -> Y ^ | CLKINVX40M | 0.031 | 0.032 |   0.612 |    1.003 | 
     | U0_Register_File/\regfile_reg[15][6] | CK ^       | SDFFRQX2M  | 0.036 | 0.010 |   0.622 |    1.013 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin U0_Register_File/\regfile_reg[13][4] /CK 
Endpoint:   U0_Register_File/\regfile_reg[13][4] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.622
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.659
  Arrival Time                  1.057
  Slack Time                    0.399
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.399 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |   -0.053 | 
     | U5_mux2X1/FE_PHC7_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.074 | 0.363 |   0.709 |    0.310 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M    | 0.431 | 0.283 |   0.991 |    0.593 | 
     | U0_Register_File/\regfile_reg[13][4] | RN ^       | SDFFRQX2M | 0.501 | 0.066 |   1.057 |    0.659 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.399 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.413 | 
     | scan_clk__L2_I1                      | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.455 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.505 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.556 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.608 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.660 | 
     | scan_clk__L7_I0                      | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.712 | 
     | scan_clk__L8_I0                      | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.728 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.806 | 
     | CLK_R_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.879 | 
     | CLK_R_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.912 | 
     | CLK_R_M__L3_I1                       | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.938 | 
     | CLK_R_M__L4_I2                       | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.979 | 
     | CLK_R_M__L5_I5                       | A v -> Y ^ | CLKINVX40M | 0.031 | 0.032 |   0.612 |    1.011 | 
     | U0_Register_File/\regfile_reg[13][4] | CK ^       | SDFFRQX2M  | 0.036 | 0.010 |   0.622 |    1.020 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin U0_Register_File/\regfile_reg[3][1] /CK 
Endpoint:   U0_Register_File/\regfile_reg[3][1] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.629
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.666
  Arrival Time                  1.066
  Slack Time                    0.400
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.400 | 
     | U5_mux2X1/FE_PHC4_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |   -0.055 | 
     | U5_mux2X1/FE_PHC7_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.074 | 0.363 |   0.709 |    0.309 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M    | 0.431 | 0.283 |   0.991 |    0.591 | 
     | U0_Register_File/\regfile_reg[3][1] | RN ^       | SDFFRQX2M | 0.501 | 0.075 |   1.066 |    0.666 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.400 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.414 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.457 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.507 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.558 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.610 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.661 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.714 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.729 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.808 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.880 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.914 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.940 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.980 | 
     | CLK_R_M__L5_I7                      | A v -> Y ^ | CLKINVX40M | 0.043 | 0.041 |   0.620 |    1.020 | 
     | U0_Register_File/\regfile_reg[3][1] | CK ^       | SDFFRQX2M  | 0.049 | 0.009 |   0.629 |    1.029 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin U0_Register_File/\regfile_reg[6][0] /CK 
Endpoint:   U0_Register_File/\regfile_reg[6][0] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.629
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.666
  Arrival Time                  1.067
  Slack Time                    0.401
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.401 | 
     | U5_mux2X1/FE_PHC4_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |   -0.055 | 
     | U5_mux2X1/FE_PHC7_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.074 | 0.363 |   0.709 |    0.308 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M    | 0.431 | 0.283 |   0.991 |    0.591 | 
     | U0_Register_File/\regfile_reg[6][0] | RN ^       | SDFFRQX2M | 0.501 | 0.075 |   1.067 |    0.666 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.401 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.415 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.457 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.507 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.558 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.209 |    0.610 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.662 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.714 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.730 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.808 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.881 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.914 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.940 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.980 | 
     | CLK_R_M__L5_I7                      | A v -> Y ^ | CLKINVX40M | 0.043 | 0.041 |   0.620 |    1.021 | 
     | U0_Register_File/\regfile_reg[6][0] | CK ^       | SDFFRQX2M  | 0.049 | 0.009 |   0.629 |    1.030 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin U0_Register_File/\regfile_reg[7][0] /CK 
Endpoint:   U0_Register_File/\regfile_reg[7][0] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.629
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.666
  Arrival Time                  1.067
  Slack Time                    0.401
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.401 | 
     | U5_mux2X1/FE_PHC4_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |   -0.055 | 
     | U5_mux2X1/FE_PHC7_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.074 | 0.363 |   0.709 |    0.308 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M    | 0.431 | 0.283 |   0.991 |    0.591 | 
     | U0_Register_File/\regfile_reg[7][0] | RN ^       | SDFFRQX2M | 0.501 | 0.075 |   1.067 |    0.666 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.401 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.415 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.457 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.507 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.558 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.209 |    0.610 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.662 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.714 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.730 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.808 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.881 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.914 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.940 | 
     | CLK_R_M__L4_I3                      | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.980 | 
     | CLK_R_M__L5_I7                      | A v -> Y ^ | CLKINVX40M | 0.043 | 0.041 |   0.620 |    1.021 | 
     | U0_Register_File/\regfile_reg[7][0] | CK ^       | SDFFRQX2M  | 0.049 | 0.009 |   0.629 |    1.030 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin U0_Register_File/\regfile_reg[12][7] /CK 
Endpoint:   U0_Register_File/\regfile_reg[12][7] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.622
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.659
  Arrival Time                  1.060
  Slack Time                    0.401
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.401 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |   -0.055 | 
     | U5_mux2X1/FE_PHC7_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.074 | 0.363 |   0.709 |    0.308 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M    | 0.431 | 0.283 |   0.991 |    0.590 | 
     | U0_Register_File/\regfile_reg[12][7] | RN ^       | SDFFRQX2M | 0.502 | 0.068 |   1.060 |    0.659 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.401 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.415 | 
     | scan_clk__L2_I1                      | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.457 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.507 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.559 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.209 |    0.610 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.662 | 
     | scan_clk__L7_I0                      | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.714 | 
     | scan_clk__L8_I0                      | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.730 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.808 | 
     | CLK_R_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.881 | 
     | CLK_R_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.914 | 
     | CLK_R_M__L3_I1                       | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.941 | 
     | CLK_R_M__L4_I2                       | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.981 | 
     | CLK_R_M__L5_I5                       | A v -> Y ^ | CLKINVX40M | 0.031 | 0.032 |   0.612 |    1.013 | 
     | U0_Register_File/\regfile_reg[12][7] | CK ^       | SDFFRQX2M  | 0.036 | 0.010 |   0.622 |    1.023 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin U0_Register_File/\regfile_reg[14][0] /CK 
Endpoint:   U0_Register_File/\regfile_reg[14][0] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.622
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.659
  Arrival Time                  1.064
  Slack Time                    0.405
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.405 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |   -0.060 | 
     | U5_mux2X1/FE_PHC7_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.074 | 0.363 |   0.709 |    0.304 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M    | 0.431 | 0.283 |   0.991 |    0.586 | 
     | U0_Register_File/\regfile_reg[14][0] | RN ^       | SDFFRQX2M | 0.501 | 0.073 |   1.064 |    0.659 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.405 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.420 | 
     | scan_clk__L2_I1                      | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.462 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.512 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.563 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.615 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.666 | 
     | scan_clk__L7_I0                      | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.719 | 
     | scan_clk__L8_I0                      | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.734 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.813 | 
     | CLK_R_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.885 | 
     | CLK_R_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.919 | 
     | CLK_R_M__L3_I1                       | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.945 | 
     | CLK_R_M__L4_I2                       | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.985 | 
     | CLK_R_M__L5_I5                       | A v -> Y ^ | CLKINVX40M | 0.031 | 0.032 |   0.612 |    1.017 | 
     | U0_Register_File/\regfile_reg[14][0] | CK ^       | SDFFRQX2M  | 0.036 | 0.010 |   0.622 |    1.027 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin U0_Register_File/\regfile_reg[15][0] /CK 
Endpoint:   U0_Register_File/\regfile_reg[15][0] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.622
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.659
  Arrival Time                  1.064
  Slack Time                    0.405
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.405 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |   -0.060 | 
     | U5_mux2X1/FE_PHC7_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.074 | 0.363 |   0.709 |    0.304 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M    | 0.431 | 0.283 |   0.991 |    0.586 | 
     | U0_Register_File/\regfile_reg[15][0] | RN ^       | SDFFRQX2M | 0.501 | 0.073 |   1.064 |    0.659 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.405 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.420 | 
     | scan_clk__L2_I1                      | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.462 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.512 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.563 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.615 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.666 | 
     | scan_clk__L7_I0                      | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.719 | 
     | scan_clk__L8_I0                      | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.734 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.813 | 
     | CLK_R_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.885 | 
     | CLK_R_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.919 | 
     | CLK_R_M__L3_I1                       | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.945 | 
     | CLK_R_M__L4_I2                       | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.985 | 
     | CLK_R_M__L5_I5                       | A v -> Y ^ | CLKINVX40M | 0.031 | 0.032 |   0.612 |    1.017 | 
     | U0_Register_File/\regfile_reg[15][0] | CK ^       | SDFFRQX2M  | 0.036 | 0.010 |   0.622 |    1.027 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin U0_Register_File/\regfile_reg[14][3] /CK 
Endpoint:   U0_Register_File/\regfile_reg[14][3] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.622
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.659
  Arrival Time                  1.065
  Slack Time                    0.406
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.406 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |   -0.060 | 
     | U5_mux2X1/FE_PHC7_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.074 | 0.363 |   0.709 |    0.303 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M    | 0.431 | 0.283 |   0.991 |    0.586 | 
     | U0_Register_File/\regfile_reg[14][3] | RN ^       | SDFFRQX2M | 0.502 | 0.073 |   1.065 |    0.659 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.406 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.420 | 
     | scan_clk__L2_I1                      | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.462 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.512 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.564 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.615 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.667 | 
     | scan_clk__L7_I0                      | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.719 | 
     | scan_clk__L8_I0                      | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.735 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.813 | 
     | CLK_R_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.886 | 
     | CLK_R_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.919 | 
     | CLK_R_M__L3_I1                       | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.946 | 
     | CLK_R_M__L4_I2                       | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.986 | 
     | CLK_R_M__L5_I5                       | A v -> Y ^ | CLKINVX40M | 0.031 | 0.032 |   0.612 |    1.018 | 
     | U0_Register_File/\regfile_reg[14][3] | CK ^       | SDFFRQX2M  | 0.036 | 0.010 |   0.622 |    1.028 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin U0_Register_File/\regfile_reg[13][7] /CK 
Endpoint:   U0_Register_File/\regfile_reg[13][7] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.622
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.659
  Arrival Time                  1.066
  Slack Time                    0.407
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.407 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |   -0.061 | 
     | U5_mux2X1/FE_PHC7_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.074 | 0.363 |   0.709 |    0.302 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M    | 0.431 | 0.283 |   0.991 |    0.585 | 
     | U0_Register_File/\regfile_reg[13][7] | RN ^       | SDFFRQX2M | 0.501 | 0.075 |   1.066 |    0.659 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.407 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.421 | 
     | scan_clk__L2_I1                      | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.463 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.513 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.565 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.616 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.668 | 
     | scan_clk__L7_I0                      | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.720 | 
     | scan_clk__L8_I0                      | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.736 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.814 | 
     | CLK_R_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.887 | 
     | CLK_R_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.920 | 
     | CLK_R_M__L3_I1                       | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.947 | 
     | CLK_R_M__L4_I2                       | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.987 | 
     | CLK_R_M__L5_I5                       | A v -> Y ^ | CLKINVX40M | 0.031 | 0.032 |   0.612 |    1.019 | 
     | U0_Register_File/\regfile_reg[13][7] | CK ^       | SDFFRQX2M  | 0.036 | 0.010 |   0.622 |    1.029 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin U0_Register_File/\regfile_reg[14][7] /CK 
Endpoint:   U0_Register_File/\regfile_reg[14][7] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.622
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.659
  Arrival Time                  1.066
  Slack Time                    0.407
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.407 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |   -0.062 | 
     | U5_mux2X1/FE_PHC7_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.074 | 0.363 |   0.709 |    0.302 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M    | 0.431 | 0.283 |   0.991 |    0.584 | 
     | U0_Register_File/\regfile_reg[14][7] | RN ^       | SDFFRQX2M | 0.501 | 0.075 |   1.066 |    0.659 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.407 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.421 | 
     | scan_clk__L2_I1                      | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.464 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.513 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.565 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.617 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.668 | 
     | scan_clk__L7_I0                      | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.721 | 
     | scan_clk__L8_I0                      | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.736 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.814 | 
     | CLK_R_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.887 | 
     | CLK_R_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.920 | 
     | CLK_R_M__L3_I1                       | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.947 | 
     | CLK_R_M__L4_I2                       | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.987 | 
     | CLK_R_M__L5_I5                       | A v -> Y ^ | CLKINVX40M | 0.031 | 0.032 |   0.612 |    1.019 | 
     | U0_Register_File/\regfile_reg[14][7] | CK ^       | SDFFRQX2M  | 0.036 | 0.010 |   0.622 |    1.030 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin U0_Register_File/\regfile_reg[13][0] /CK 
Endpoint:   U0_Register_File/\regfile_reg[13][0] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.622
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.659
  Arrival Time                  1.066
  Slack Time                    0.407
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.407 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |   -0.062 | 
     | U5_mux2X1/FE_PHC7_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.074 | 0.363 |   0.709 |    0.302 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M    | 0.431 | 0.283 |   0.991 |    0.584 | 
     | U0_Register_File/\regfile_reg[13][0] | RN ^       | SDFFRQX2M | 0.501 | 0.075 |   1.066 |    0.659 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.407 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.421 | 
     | scan_clk__L2_I1                      | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.464 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.513 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.565 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.617 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.668 | 
     | scan_clk__L7_I0                      | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.721 | 
     | scan_clk__L8_I0                      | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.736 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.814 | 
     | CLK_R_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.887 | 
     | CLK_R_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.920 | 
     | CLK_R_M__L3_I1                       | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.947 | 
     | CLK_R_M__L4_I2                       | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.987 | 
     | CLK_R_M__L5_I5                       | A v -> Y ^ | CLKINVX40M | 0.031 | 0.032 |   0.612 |    1.019 | 
     | U0_Register_File/\regfile_reg[13][0] | CK ^       | SDFFRQX2M  | 0.036 | 0.010 |   0.622 |    1.030 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin U0_clock_divider/\counter_reg[5] /CK 
Endpoint:   U0_clock_divider/\counter_reg[5] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.606
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.643
  Arrival Time                  1.050
  Slack Time                    0.408
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.408 | 
     | U6_mux2X1/FE_PHC3_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |   -0.062 | 
     | U6_mux2X1/FE_PHC6_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.069 | 0.360 |   0.706 |    0.298 | 
     | U6_mux2X1/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.505 | 0.340 |   1.046 |    0.638 | 
     | U0_clock_divider/\counter_reg[5] | RN ^       | SDFFRQX2M | 0.506 | 0.005 |   1.050 |    0.643 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.408 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.422 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.011 | 0.012 |   0.026 |    0.434 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.116 | 0.108 |   0.133 |    0.541 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.049 |   0.182 |    0.590 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.232 |    0.640 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.285 |    0.693 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.021 | 0.024 |   0.309 |    0.717 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.019 | 0.048 |   0.357 |    0.765 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.408 |    0.816 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.459 |    0.867 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.511 |    0.918 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.036 | 0.064 |   0.574 |    0.982 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.026 | 0.028 |   0.603 |    1.010 | 
     | U0_clock_divider/\counter_reg[5] | CK ^       | SDFFRQX2M  | 0.026 | 0.003 |   0.606 |    1.014 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin U0_clock_divider/\counter_reg[6] /CK 
Endpoint:   U0_clock_divider/\counter_reg[6] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.606
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.643
  Arrival Time                  1.050
  Slack Time                    0.408
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.408 | 
     | U6_mux2X1/FE_PHC3_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |   -0.062 | 
     | U6_mux2X1/FE_PHC6_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.069 | 0.360 |   0.706 |    0.298 | 
     | U6_mux2X1/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.505 | 0.340 |   1.046 |    0.638 | 
     | U0_clock_divider/\counter_reg[6] | RN ^       | SDFFRQX2M | 0.506 | 0.005 |   1.050 |    0.643 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.408 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.422 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.011 | 0.012 |   0.026 |    0.434 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.116 | 0.108 |   0.133 |    0.541 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.049 |   0.182 |    0.590 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.232 |    0.640 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.285 |    0.693 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.021 | 0.024 |   0.309 |    0.717 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.019 | 0.048 |   0.357 |    0.765 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.408 |    0.816 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.459 |    0.867 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.511 |    0.918 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.036 | 0.064 |   0.574 |    0.982 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.026 | 0.028 |   0.603 |    1.010 | 
     | U0_clock_divider/\counter_reg[6] | CK ^       | SDFFRQX2M  | 0.026 | 0.003 |   0.606 |    1.014 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin U0_clock_divider/\counter_reg[4] /CK 
Endpoint:   U0_clock_divider/\counter_reg[4] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.606
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.642
  Arrival Time                  1.050
  Slack Time                    0.408
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.408 | 
     | U6_mux2X1/FE_PHC3_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |   -0.062 | 
     | U6_mux2X1/FE_PHC6_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.069 | 0.360 |   0.706 |    0.298 | 
     | U6_mux2X1/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.505 | 0.340 |   1.046 |    0.638 | 
     | U0_clock_divider/\counter_reg[4] | RN ^       | SDFFRQX2M | 0.506 | 0.005 |   1.050 |    0.642 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.408 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.422 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.011 | 0.012 |   0.026 |    0.434 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.116 | 0.108 |   0.133 |    0.541 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.049 |   0.182 |    0.590 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.232 |    0.640 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.285 |    0.693 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.021 | 0.024 |   0.309 |    0.717 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.019 | 0.048 |   0.357 |    0.765 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.408 |    0.816 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.459 |    0.867 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.510 |    0.918 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.036 | 0.064 |   0.574 |    0.982 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.026 | 0.028 |   0.603 |    1.011 | 
     | U0_clock_divider/\counter_reg[4] | CK ^       | SDFFRQX2M  | 0.026 | 0.003 |   0.606 |    1.014 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin U0_clock_divider/\counter_reg[2] /CK 
Endpoint:   U0_clock_divider/\counter_reg[2] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.606
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.642
  Arrival Time                  1.050
  Slack Time                    0.408
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.408 | 
     | U6_mux2X1/FE_PHC3_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |   -0.062 | 
     | U6_mux2X1/FE_PHC6_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.069 | 0.360 |   0.706 |    0.298 | 
     | U6_mux2X1/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.505 | 0.340 |   1.046 |    0.638 | 
     | U0_clock_divider/\counter_reg[2] | RN ^       | SDFFRQX2M | 0.506 | 0.005 |   1.050 |    0.642 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.408 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.422 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.011 | 0.012 |   0.026 |    0.434 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.116 | 0.108 |   0.133 |    0.541 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.049 |   0.182 |    0.590 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.232 |    0.640 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.285 |    0.693 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.021 | 0.024 |   0.309 |    0.717 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.019 | 0.048 |   0.357 |    0.765 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.408 |    0.816 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.459 |    0.867 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.511 |    0.919 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.036 | 0.064 |   0.574 |    0.982 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.026 | 0.028 |   0.603 |    1.011 | 
     | U0_clock_divider/\counter_reg[2] | CK ^       | SDFFRQX2M  | 0.026 | 0.003 |   0.606 |    1.014 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin U0_clock_divider/flag_reg/CK 
Endpoint:   U0_clock_divider/flag_reg/RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.606
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.643
  Arrival Time                  1.051
  Slack Time                    0.408
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.408 | 
     | U6_mux2X1/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |   -0.063 | 
     | U6_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.069 | 0.360 |   0.706 |    0.297 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | CLKMX2X6M | 0.505 | 0.340 |   1.046 |    0.638 | 
     | U0_clock_divider/flag_reg  | RN ^       | SDFFRQX2M | 0.506 | 0.005 |   1.051 |    0.643 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.408 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.422 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX6M  | 0.011 | 0.012 |   0.026 |    0.434 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.116 | 0.108 |   0.133 |    0.541 | 
     | CLK_UART_M__L1_I0         | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.049 |   0.182 |    0.590 | 
     | CLK_UART_M__L2_I0         | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.232 |    0.640 | 
     | CLK_UART_M__L3_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.285 |    0.693 | 
     | CLK_UART_M__L4_I0         | A ^ -> Y v | CLKINVX40M | 0.021 | 0.024 |   0.309 |    0.717 | 
     | CLK_UART_M__L5_I1         | A v -> Y v | BUFX16M    | 0.019 | 0.048 |   0.357 |    0.765 | 
     | CLK_UART_M__L6_I0         | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.408 |    0.816 | 
     | CLK_UART_M__L7_I0         | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.459 |    0.867 | 
     | CLK_UART_M__L8_I0         | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.511 |    0.919 | 
     | CLK_UART_M__L9_I0         | A v -> Y v | CLKBUFX20M | 0.036 | 0.064 |   0.574 |    0.982 | 
     | CLK_UART_M__L10_I0        | A v -> Y ^ | CLKINVX40M | 0.026 | 0.028 |   0.603 |    1.011 | 
     | U0_clock_divider/flag_reg | CK ^       | SDFFRQX2M  | 0.026 | 0.003 |   0.606 |    1.014 | 
     +------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin U0_clock_divider/\counter_reg[3] /CK 
Endpoint:   U0_clock_divider/\counter_reg[3] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.606
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.642
  Arrival Time                  1.050
  Slack Time                    0.408
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.408 | 
     | U6_mux2X1/FE_PHC3_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |   -0.063 | 
     | U6_mux2X1/FE_PHC6_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.069 | 0.360 |   0.706 |    0.297 | 
     | U6_mux2X1/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.505 | 0.340 |   1.046 |    0.638 | 
     | U0_clock_divider/\counter_reg[3] | RN ^       | SDFFRQX2M | 0.506 | 0.005 |   1.050 |    0.642 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.408 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.422 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.011 | 0.012 |   0.026 |    0.434 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.116 | 0.108 |   0.133 |    0.542 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.049 |   0.182 |    0.590 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.232 |    0.640 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.285 |    0.693 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.021 | 0.024 |   0.309 |    0.717 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.019 | 0.048 |   0.357 |    0.766 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.408 |    0.816 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.459 |    0.867 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.511 |    0.919 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.036 | 0.064 |   0.574 |    0.983 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.026 | 0.028 |   0.603 |    1.011 | 
     | U0_clock_divider/\counter_reg[3] | CK ^       | SDFFRQX2M  | 0.026 | 0.003 |   0.606 |    1.014 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin U0_clock_divider/\counter_reg[1] /CK 
Endpoint:   U0_clock_divider/\counter_reg[1] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.605
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.642
  Arrival Time                  1.051
  Slack Time                    0.408
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.408 | 
     | U6_mux2X1/FE_PHC3_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |   -0.063 | 
     | U6_mux2X1/FE_PHC6_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.069 | 0.360 |   0.706 |    0.297 | 
     | U6_mux2X1/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.505 | 0.340 |   1.046 |    0.637 | 
     | U0_clock_divider/\counter_reg[1] | RN ^       | SDFFRQX2M | 0.506 | 0.005 |   1.051 |    0.642 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.408 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.423 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.011 | 0.012 |   0.026 |    0.434 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.116 | 0.108 |   0.133 |    0.542 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.049 |   0.182 |    0.591 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.232 |    0.640 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.285 |    0.693 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.021 | 0.024 |   0.309 |    0.717 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.019 | 0.048 |   0.357 |    0.766 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.408 |    0.816 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.459 |    0.868 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.511 |    0.919 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.036 | 0.064 |   0.574 |    0.983 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.026 | 0.028 |   0.603 |    1.011 | 
     | U0_clock_divider/\counter_reg[1] | CK ^       | SDFFRQX2M  | 0.026 | 0.003 |   0.605 |    1.014 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin U0_clock_divider/\counter_reg[0] /CK 
Endpoint:   U0_clock_divider/\counter_reg[0] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.606
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.642
  Arrival Time                  1.051
  Slack Time                    0.409
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.409 | 
     | U6_mux2X1/FE_PHC3_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |   -0.063 | 
     | U6_mux2X1/FE_PHC6_scan_rst       | A ^ -> Y ^ | DLY4X1M   | 0.069 | 0.360 |   0.706 |    0.297 | 
     | U6_mux2X1/U1                     | B ^ -> Y ^ | CLKMX2X6M | 0.505 | 0.340 |   1.046 |    0.637 | 
     | U0_clock_divider/\counter_reg[0] | RN ^       | SDFFRQX2M | 0.506 | 0.005 |   1.051 |    0.642 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.409 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.423 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX6M  | 0.011 | 0.012 |   0.026 |    0.434 | 
     | U1_mux2X1/U1                     | B ^ -> Y ^ | MX2X2M     | 0.116 | 0.108 |   0.133 |    0.542 | 
     | CLK_UART_M__L1_I0                | A ^ -> Y ^ | BUFX8M     | 0.028 | 0.049 |   0.182 |    0.591 | 
     | CLK_UART_M__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.232 |    0.640 | 
     | CLK_UART_M__L3_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.030 | 0.053 |   0.285 |    0.693 | 
     | CLK_UART_M__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.021 | 0.024 |   0.309 |    0.718 | 
     | CLK_UART_M__L5_I1                | A v -> Y v | BUFX16M    | 0.019 | 0.048 |   0.357 |    0.766 | 
     | CLK_UART_M__L6_I0                | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.408 |    0.816 | 
     | CLK_UART_M__L7_I0                | A v -> Y v | CLKBUFX20M | 0.022 | 0.051 |   0.459 |    0.868 | 
     | CLK_UART_M__L8_I0                | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.511 |    0.919 | 
     | CLK_UART_M__L9_I0                | A v -> Y v | CLKBUFX20M | 0.036 | 0.064 |   0.574 |    0.983 | 
     | CLK_UART_M__L10_I0               | A v -> Y ^ | CLKINVX40M | 0.026 | 0.028 |   0.603 |    1.011 | 
     | U0_clock_divider/\counter_reg[0] | CK ^       | SDFFRQX2M  | 0.026 | 0.003 |   0.606 |    1.014 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin U0_Register_File/\regfile_reg[2][4] /CK 
Endpoint:   U0_Register_File/\regfile_reg[2][4] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.622
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.659
  Arrival Time                  1.067
  Slack Time                    0.409
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.409 | 
     | U5_mux2X1/FE_PHC4_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |   -0.063 | 
     | U5_mux2X1/FE_PHC7_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.074 | 0.363 |   0.709 |    0.300 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M    | 0.431 | 0.283 |   0.991 |    0.583 | 
     | U0_Register_File/\regfile_reg[2][4] | RN ^       | SDFFRQX2M | 0.501 | 0.076 |   1.067 |    0.659 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.409 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.423 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.465 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.515 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.567 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.618 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.670 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.722 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.738 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.816 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.889 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.922 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.948 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.989 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^ | CLKINVX40M | 0.031 | 0.032 |   0.612 |    1.021 | 
     | U0_Register_File/\regfile_reg[2][4] | CK ^       | SDFFRQX2M  | 0.036 | 0.010 |   0.622 |    1.031 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin U0_Register_File/\regfile_reg[3][7] /CK 
Endpoint:   U0_Register_File/\regfile_reg[3][7] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.622
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.659
  Arrival Time                  1.068
  Slack Time                    0.409
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                     | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.409 | 
     | U5_mux2X1/FE_PHC4_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |   -0.063 | 
     | U5_mux2X1/FE_PHC7_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.074 | 0.363 |   0.709 |    0.300 | 
     | U5_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M    | 0.431 | 0.283 |   0.991 |    0.583 | 
     | U0_Register_File/\regfile_reg[3][7] | RN ^       | SDFFRQX2M | 0.500 | 0.076 |   1.068 |    0.659 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.409 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.423 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.465 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.515 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.567 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.618 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.670 | 
     | scan_clk__L7_I0                     | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.722 | 
     | scan_clk__L8_I0                     | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.738 | 
     | U0_mux2X1/U1                        | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.816 | 
     | CLK_R_M__L1_I0                      | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.889 | 
     | CLK_R_M__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.922 | 
     | CLK_R_M__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.949 | 
     | CLK_R_M__L4_I2                      | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.989 | 
     | CLK_R_M__L5_I5                      | A v -> Y ^ | CLKINVX40M | 0.031 | 0.032 |   0.612 |    1.021 | 
     | U0_Register_File/\regfile_reg[3][7] | CK ^       | SDFFRQX2M  | 0.036 | 0.010 |   0.622 |    1.031 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin U0_Register_File/\regfile_reg[15][1] /CK 
Endpoint:   U0_Register_File/\regfile_reg[15][1] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.622
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.659
  Arrival Time                  1.068
  Slack Time                    0.409
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.409 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |   -0.063 | 
     | U5_mux2X1/FE_PHC7_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.074 | 0.363 |   0.709 |    0.300 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M    | 0.431 | 0.283 |   0.991 |    0.583 | 
     | U0_Register_File/\regfile_reg[15][1] | RN ^       | SDFFRQX2M | 0.502 | 0.076 |   1.068 |    0.659 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.409 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.423 | 
     | scan_clk__L2_I1                      | A v -> Y v | BUFX18M    | 0.017 | 0.042 |   0.056 |    0.465 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.050 |   0.106 |    0.515 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.158 |    0.567 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.210 |    0.618 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.022 | 0.052 |   0.261 |    0.670 | 
     | scan_clk__L7_I0                      | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.313 |    0.722 | 
     | scan_clk__L8_I0                      | A v -> Y ^ | CLKINVX6M  | 0.015 | 0.016 |   0.329 |    0.738 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X8M     | 0.045 | 0.078 |   0.407 |    0.816 | 
     | CLK_R_M__L1_I0                       | A ^ -> Y ^ | CLKBUFX12M | 0.054 | 0.073 |   0.480 |    0.889 | 
     | CLK_R_M__L2_I0                       | A ^ -> Y v | CLKINVX40M | 0.032 | 0.033 |   0.513 |    0.922 | 
     | CLK_R_M__L3_I1                       | A v -> Y ^ | CLKINVX40M | 0.031 | 0.026 |   0.540 |    0.949 | 
     | CLK_R_M__L4_I2                       | A ^ -> Y v | CLKINVX40M | 0.031 | 0.040 |   0.580 |    0.989 | 
     | CLK_R_M__L5_I5                       | A v -> Y ^ | CLKINVX40M | 0.031 | 0.032 |   0.612 |    1.021 | 
     | U0_Register_File/\regfile_reg[15][1] | CK ^       | SDFFRQX2M  | 0.036 | 0.010 |   0.622 |    1.031 | 
     +-----------------------------------------------------------------------------------------------------+ 

