
*** Running vivado
    with args -log DemoPJ1_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source DemoPJ1_wrapper.tcl


****** Vivado v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source DemoPJ1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/vivado/vivado project/source_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.3/data/ip'.
Command: synth_design -top DemoPJ1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2018.02' and will expire in -350 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 283.758 ; gain = 112.102
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DemoPJ1_wrapper' [D:/vivado/vivado project/DemoPJ1/DemoPJ1.srcs/sources_1/bd/DemoPJ1/hdl/DemoPJ1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'DemoPJ1' [D:/vivado/vivado project/DemoPJ1/DemoPJ1.srcs/sources_1/bd/DemoPJ1/hdl/DemoPJ1.v:13]
INFO: [Synth 8-638] synthesizing module 'DemoPJ1_clk_div_0_0' [d:/vivado/vivado project/DemoPJ1/DemoPJ1.srcs/sources_1/bd/DemoPJ1/ip/DemoPJ1_clk_div_0_0/synth/DemoPJ1_clk_div_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'clk_div' [d:/vivado/vivado project/DemoPJ1/DemoPJ1.srcs/sources_1/bd/DemoPJ1/ipshared/xilinx.com/clk_div_v1_0/clk_div.v:23]
	Parameter N bound to: 99999999 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_div' (1#1) [d:/vivado/vivado project/DemoPJ1/DemoPJ1.srcs/sources_1/bd/DemoPJ1/ipshared/xilinx.com/clk_div_v1_0/clk_div.v:23]
INFO: [Synth 8-256] done synthesizing module 'DemoPJ1_clk_div_0_0' (2#1) [d:/vivado/vivado project/DemoPJ1/DemoPJ1.srcs/sources_1/bd/DemoPJ1/ip/DemoPJ1_clk_div_0_0/synth/DemoPJ1_clk_div_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'DemoPJ1_shift_register_8bit_0_0' [d:/vivado/vivado project/DemoPJ1/DemoPJ1.srcs/sources_1/bd/DemoPJ1/ip/DemoPJ1_shift_register_8bit_0_0/synth/DemoPJ1_shift_register_8bit_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'shift_register_8bit' [d:/vivado/vivado project/DemoPJ1/DemoPJ1.srcs/sources_1/bd/DemoPJ1/ipshared/xilinx.com/shift_register_8bit_v1_0/shift_register_8bit.v:23]
INFO: [Synth 8-256] done synthesizing module 'shift_register_8bit' (3#1) [d:/vivado/vivado project/DemoPJ1/DemoPJ1.srcs/sources_1/bd/DemoPJ1/ipshared/xilinx.com/shift_register_8bit_v1_0/shift_register_8bit.v:23]
INFO: [Synth 8-256] done synthesizing module 'DemoPJ1_shift_register_8bit_0_0' (4#1) [d:/vivado/vivado project/DemoPJ1/DemoPJ1.srcs/sources_1/bd/DemoPJ1/ip/DemoPJ1_shift_register_8bit_0_0/synth/DemoPJ1_shift_register_8bit_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'DemoPJ1_shift_register_8bit_1_0' [d:/vivado/vivado project/DemoPJ1/DemoPJ1.srcs/sources_1/bd/DemoPJ1/ip/DemoPJ1_shift_register_8bit_1_0/synth/DemoPJ1_shift_register_8bit_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'DemoPJ1_shift_register_8bit_1_0' (5#1) [d:/vivado/vivado project/DemoPJ1/DemoPJ1.srcs/sources_1/bd/DemoPJ1/ip/DemoPJ1_shift_register_8bit_1_0/synth/DemoPJ1_shift_register_8bit_1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'DemoPJ1_xup_inv_0_0' [d:/vivado/vivado project/DemoPJ1/DemoPJ1.srcs/sources_1/bd/DemoPJ1/ip/DemoPJ1_xup_inv_0_0/synth/DemoPJ1_xup_inv_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_inv' [d:/vivado/vivado project/DemoPJ1/DemoPJ1.srcs/sources_1/bd/DemoPJ1/ipshared/xilinx.com/xup_inv_v1_0/xup_inv.srcs/sources_1/new/xup_inv.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_inv' (6#1) [d:/vivado/vivado project/DemoPJ1/DemoPJ1.srcs/sources_1/bd/DemoPJ1/ipshared/xilinx.com/xup_inv_v1_0/xup_inv.srcs/sources_1/new/xup_inv.v:5]
INFO: [Synth 8-256] done synthesizing module 'DemoPJ1_xup_inv_0_0' (7#1) [d:/vivado/vivado project/DemoPJ1/DemoPJ1.srcs/sources_1/bd/DemoPJ1/ip/DemoPJ1_xup_inv_0_0/synth/DemoPJ1_xup_inv_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'DemoPJ1' (8#1) [D:/vivado/vivado project/DemoPJ1/DemoPJ1.srcs/sources_1/bd/DemoPJ1/hdl/DemoPJ1.v:13]
INFO: [Synth 8-256] done synthesizing module 'DemoPJ1_wrapper' (9#1) [D:/vivado/vivado project/DemoPJ1/DemoPJ1.srcs/sources_1/bd/DemoPJ1/hdl/DemoPJ1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 318.102 ; gain = 146.445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 318.102 ; gain = 146.445
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/vivado/vivado project/DemoPJ1/DemoPJ1.srcs/constrs_1/new/DemoPJ1.xdc]
Finished Parsing XDC File [D:/vivado/vivado project/DemoPJ1/DemoPJ1.srcs/constrs_1/new/DemoPJ1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado/vivado project/DemoPJ1/DemoPJ1.srcs/constrs_1/new/DemoPJ1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DemoPJ1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DemoPJ1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/vivado/vivado project/DemoPJ1/DemoPJ1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/vivado/vivado project/DemoPJ1/DemoPJ1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 586.195 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 586.195 ; gain = 414.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 586.195 ; gain = 414.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for DemoPJ1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoPJ1_i/clk_div_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoPJ1_i/shift_register_8bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoPJ1_i/shift_register_8bit_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DemoPJ1_i/xup_inv_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 586.195 ; gain = 414.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 586.195 ; gain = 414.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_div 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module shift_register_8bit 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 586.195 ; gain = 414.539
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 586.195 ; gain = 414.539
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 586.195 ; gain = 414.539

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 586.195 ; gain = 414.539
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 586.195 ; gain = 414.539

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 586.195 ; gain = 414.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 586.195 ; gain = 414.539
---------------------------------------------------------------------------------
Finished Parallel Timing Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 586.195 ; gain = 414.539

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 586.195 ; gain = 414.539
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 586.711 ; gain = 415.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 586.711 ; gain = 415.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 586.711 ; gain = 415.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 586.711 ; gain = 415.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 586.711 ; gain = 415.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 586.711 ; gain = 415.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 586.711 ; gain = 415.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |    35|
|4     |LUT2   |     3|
|5     |LUT3   |     2|
|6     |LUT4   |     1|
|7     |LUT5   |     5|
|8     |LUT6   |     4|
|9     |FDCE   |    16|
|10    |FDRE   |    33|
|11    |IBUF   |     2|
|12    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------+--------------------------------+------+
|      |Instance                  |Module                          |Cells |
+------+--------------------------+--------------------------------+------+
|1     |top                       |                                |   126|
|2     |  DemoPJ1_i               |DemoPJ1                         |   107|
|3     |    clk_div_0             |DemoPJ1_clk_div_0_0             |    86|
|4     |      inst                |clk_div                         |    86|
|5     |    shift_register_8bit_0 |DemoPJ1_shift_register_8bit_0_0 |    10|
|6     |      inst                |shift_register_8bit_0           |    10|
|7     |    shift_register_8bit_1 |DemoPJ1_shift_register_8bit_1_0 |    10|
|8     |      inst                |shift_register_8bit             |    10|
|9     |    xup_inv_0             |DemoPJ1_xup_inv_0_0             |     1|
+------+--------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 586.711 ; gain = 415.055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 586.711 ; gain = 96.957
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 586.711 ; gain = 415.055
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 586.711 ; gain = 385.094
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 586.711 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Feb 13 14:10:14 2019...
