-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Conv_sysarr_runDataL2toL1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_l1_017_i_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    data_l1_017_i_ce0 : OUT STD_LOGIC;
    data_l1_017_i_we0 : OUT STD_LOGIC;
    data_l1_017_i_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    data_l1_118_i_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    data_l1_118_i_ce0 : OUT STD_LOGIC;
    data_l1_118_i_we0 : OUT STD_LOGIC;
    data_l1_118_i_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    data_l1_219_i_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    data_l1_219_i_ce0 : OUT STD_LOGIC;
    data_l1_219_i_we0 : OUT STD_LOGIC;
    data_l1_219_i_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    data_l1_320_i_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    data_l1_320_i_ce0 : OUT STD_LOGIC;
    data_l1_320_i_we0 : OUT STD_LOGIC;
    data_l1_320_i_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    param_dout : IN STD_LOGIC_VECTOR (1119 downto 0);
    param_empty_n : IN STD_LOGIC;
    param_read : OUT STD_LOGIC;
    co_dout : IN STD_LOGIC_VECTOR (10 downto 0);
    co_empty_n : IN STD_LOGIC;
    co_read : OUT STD_LOGIC;
    ho_dout : IN STD_LOGIC_VECTOR (10 downto 0);
    ho_empty_n : IN STD_LOGIC;
    ho_read : OUT STD_LOGIC;
    wo_dout : IN STD_LOGIC_VECTOR (10 downto 0);
    wo_empty_n : IN STD_LOGIC;
    wo_read : OUT STD_LOGIC;
    ro_dout : IN STD_LOGIC_VECTOR (10 downto 0);
    ro_empty_n : IN STD_LOGIC;
    ro_read : OUT STD_LOGIC;
    so_dout : IN STD_LOGIC_VECTOR (10 downto 0);
    so_empty_n : IN STD_LOGIC;
    so_read : OUT STD_LOGIC;
    data_l2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    data_l2_0_ce0 : OUT STD_LOGIC;
    data_l2_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    data_l2_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    data_l2_1_ce0 : OUT STD_LOGIC;
    data_l2_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    data_l2_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    data_l2_2_ce0 : OUT STD_LOGIC;
    data_l2_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    data_l2_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    data_l2_3_ce0 : OUT STD_LOGIC;
    data_l2_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of Conv_sysarr_runDataL2toL1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_440 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010001000000";
    constant ap_const_lv32_45F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010001011111";
    constant ap_const_lv32_420 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010000100000";
    constant ap_const_lv32_43F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010000111111";
    constant ap_const_lv32_1E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111100000";
    constant ap_const_lv32_1EA : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111101010";
    constant ap_const_lv32_200 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000000";
    constant ap_const_lv32_20A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000001010";
    constant ap_const_lv32_425 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010000100101";
    constant ap_const_lv32_42A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010000101010";
    constant ap_const_lv32_44A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010001001010";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal param_blk_n : STD_LOGIC;
    signal co_blk_n : STD_LOGIC;
    signal ho_blk_n : STD_LOGIC;
    signal wo_blk_n : STD_LOGIC;
    signal ro_blk_n : STD_LOGIC;
    signal so_blk_n : STD_LOGIC;
    signal indvar_flatten_reg_238 : STD_LOGIC_VECTOR (63 downto 0);
    signal hi_reg_249 : STD_LOGIC_VECTOR (31 downto 0);
    signal wi_reg_260 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ro_read_reg_486 : STD_LOGIC_VECTOR (10 downto 0);
    signal so_read_reg_491 : STD_LOGIC_VECTOR (10 downto 0);
    signal param_TILESIZE_H_i_i_reg_496 : STD_LOGIC_VECTOR (31 downto 0);
    signal param_TILESIZE_W_i_i_reg_501 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln_reg_507 : STD_LOGIC_VECTOR (10 downto 0);
    signal TILESIZE_W_cast2_i_i_i_reg_517 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_451_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul9_i_i_i_reg_532 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_fu_437_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_reg_537 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_444_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp2_reg_542 : STD_LOGIC_VECTOR (10 downto 0);
    signal bound_fu_347_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal bound_reg_547 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln82_fu_353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln82_reg_552 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state5_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln82_reg_552_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln82_reg_552_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln82_reg_552_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln82_2_fu_358_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal select_ln82_1_fu_383_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln82_1_reg_561 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_fu_404_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_reg_571 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_reg_571_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_71_fu_408_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_71_reg_576 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_71_reg_576_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln84_fu_412_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_465_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal add17_i_i_i_reg_586 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state5 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_phi_mux_hi_phi_fu_253_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal idxprom_i_i_i_fu_422_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal idxprom18_i_i_i_fu_430_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bound_fu_347_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal bound_fu_347_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln84_fu_364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln82_3_fu_377_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln82_fu_391_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln82_fu_369_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_457_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal add13_i_i_i_fu_418_p2 : STD_LOGIC_VECTOR (10 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add13_i_i_i_fu_418_p2 : signal is "no";
    signal grp_fu_437_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_fu_444_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_451_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_457_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_465_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_437_ce : STD_LOGIC;
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_fu_444_ce : STD_LOGIC;
    signal grp_fu_451_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal bound_fu_347_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal bound_fu_347_p10 : STD_LOGIC_VECTOR (63 downto 0);

    component Conv_sysarr_mul_32ns_32ns_64_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component Conv_sysarr_mac_muladd_11s_11s_11ns_11_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component Conv_sysarr_mul_mul_11s_11s_11_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component Conv_sysarr_ama_addmuladd_11ns_11s_11s_11ns_11_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        din3 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component Conv_sysarr_mac_muladd_6s_6s_6ns_6_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        din2 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;



begin
    mul_32ns_32ns_64_1_1_U165 : component Conv_sysarr_mul_32ns_32ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => bound_fu_347_p0,
        din1 => bound_fu_347_p1,
        dout => bound_fu_347_p2);

    mac_muladd_11s_11s_11ns_11_4_1_U166 : component Conv_sysarr_mac_muladd_11s_11s_11ns_11_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        din2_WIDTH => 11,
        dout_WIDTH => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_437_p0,
        din1 => ho_dout,
        din2 => ro_read_reg_486,
        ce => grp_fu_437_ce,
        dout => grp_fu_437_p3);

    mac_muladd_11s_11s_11ns_11_4_1_U167 : component Conv_sysarr_mac_muladd_11s_11s_11ns_11_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        din2_WIDTH => 11,
        dout_WIDTH => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_444_p0,
        din1 => wo_dout,
        din2 => so_read_reg_491,
        ce => grp_fu_444_ce,
        dout => grp_fu_444_p3);

    mul_mul_11s_11s_11_4_1_U168 : component Conv_sysarr_mul_mul_11s_11s_11_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        dout_WIDTH => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => co_dout,
        din1 => grp_fu_451_p1,
        ce => grp_fu_451_ce,
        dout => grp_fu_451_p2);

    ama_addmuladd_11ns_11s_11s_11ns_11_4_1_U169 : component Conv_sysarr_ama_addmuladd_11ns_11s_11s_11ns_11_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        din2_WIDTH => 11,
        din3_WIDTH => 11,
        dout_WIDTH => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_457_p0,
        din1 => tmp_reg_537,
        din2 => trunc_ln_reg_507,
        din3 => empty_reg_571_pp0_iter1_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_457_p4);

    mac_muladd_6s_6s_6ns_6_4_1_U170 : component Conv_sysarr_mac_muladd_6s_6s_6ns_6_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 6,
        dout_WIDTH => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => TILESIZE_W_cast2_i_i_i_reg_517,
        din1 => grp_fu_465_p1,
        din2 => empty_71_reg_576_pp0_iter1_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_465_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state5)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state5);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    hi_reg_249_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln82_reg_552 = ap_const_lv1_0))) then 
                hi_reg_249 <= select_ln82_1_reg_561;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                hi_reg_249 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_238_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln82_fu_353_p2 = ap_const_lv1_0))) then 
                indvar_flatten_reg_238 <= add_ln82_2_fu_358_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                indvar_flatten_reg_238 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;

    wi_reg_260_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln82_fu_353_p2 = ap_const_lv1_0))) then 
                wi_reg_260 <= add_ln84_fu_412_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                wi_reg_260 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((so_empty_n = ap_const_logic_0) or (ro_empty_n = ap_const_logic_0) or (wo_empty_n = ap_const_logic_0) or (ho_empty_n = ap_const_logic_0) or (co_empty_n = ap_const_logic_0) or (param_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                TILESIZE_W_cast2_i_i_i_reg_517 <= param_dout(1061 downto 1056);
                param_TILESIZE_H_i_i_reg_496 <= param_dout(1119 downto 1088);
                param_TILESIZE_W_i_i_reg_501 <= param_dout(1087 downto 1056);
                ro_read_reg_486 <= ro_dout;
                so_read_reg_491 <= so_dout;
                trunc_ln_reg_507 <= param_dout(490 downto 480);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln82_reg_552_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add17_i_i_i_reg_586 <= grp_fu_465_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                bound_reg_547 <= bound_fu_347_p2;
                mul9_i_i_i_reg_532 <= grp_fu_451_p2;
                tmp2_reg_542 <= grp_fu_444_p3;
                tmp_reg_537 <= grp_fu_437_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln82_fu_353_p2 = ap_const_lv1_0))) then
                empty_71_reg_576 <= empty_71_fu_408_p1;
                empty_reg_571 <= empty_fu_404_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                empty_71_reg_576_pp0_iter1_reg <= empty_71_reg_576;
                empty_reg_571_pp0_iter1_reg <= empty_reg_571;
                icmp_ln82_reg_552 <= icmp_ln82_fu_353_p2;
                icmp_ln82_reg_552_pp0_iter1_reg <= icmp_ln82_reg_552;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln82_reg_552_pp0_iter2_reg <= icmp_ln82_reg_552_pp0_iter1_reg;
                icmp_ln82_reg_552_pp0_iter3_reg <= icmp_ln82_reg_552_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln82_fu_353_p2 = ap_const_lv1_0))) then
                select_ln82_1_reg_561 <= select_ln82_1_fu_383_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, param_empty_n, co_empty_n, ho_empty_n, wo_empty_n, ro_empty_n, so_empty_n, icmp_ln82_fu_353_p2, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((so_empty_n = ap_const_logic_0) or (ro_empty_n = ap_const_logic_0) or (wo_empty_n = ap_const_logic_0) or (ho_empty_n = ap_const_logic_0) or (co_empty_n = ap_const_logic_0) or (param_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln82_fu_353_p2 = ap_const_lv1_1))) and not(((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln82_fu_353_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    add13_i_i_i_fu_418_p2 <= std_logic_vector(signed(grp_fu_457_p4) + signed(tmp2_reg_542));
    add_ln82_2_fu_358_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_238) + unsigned(ap_const_lv64_1));
    add_ln82_3_fu_377_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(ap_phi_mux_hi_phi_fu_253_p4));
    add_ln84_fu_412_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(select_ln82_fu_369_p3));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(4);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(5);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, param_empty_n, co_empty_n, ho_empty_n, wo_empty_n, ro_empty_n, so_empty_n)
    begin
                ap_block_state1 <= ((so_empty_n = ap_const_logic_0) or (ro_empty_n = ap_const_logic_0) or (wo_empty_n = ap_const_logic_0) or (ho_empty_n = ap_const_logic_0) or (co_empty_n = ap_const_logic_0) or (param_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;

        ap_block_state5_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state5_assign_proc : process(icmp_ln82_fu_353_p2)
    begin
        if ((icmp_ln82_fu_353_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state5 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_hi_phi_fu_253_p4_assign_proc : process(hi_reg_249, icmp_ln82_reg_552, ap_CS_fsm_pp0_stage0, select_ln82_1_reg_561, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln82_reg_552 = ap_const_lv1_0))) then 
            ap_phi_mux_hi_phi_fu_253_p4 <= select_ln82_1_reg_561;
        else 
            ap_phi_mux_hi_phi_fu_253_p4 <= hi_reg_249;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bound_fu_347_p0 <= bound_fu_347_p00(32 - 1 downto 0);
    bound_fu_347_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(param_TILESIZE_H_i_i_reg_496),64));
    bound_fu_347_p1 <= bound_fu_347_p10(32 - 1 downto 0);
    bound_fu_347_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(param_TILESIZE_W_i_i_reg_501),64));

    co_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, co_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            co_blk_n <= co_empty_n;
        else 
            co_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    co_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, param_empty_n, co_empty_n, ho_empty_n, wo_empty_n, ro_empty_n, so_empty_n)
    begin
        if ((not(((so_empty_n = ap_const_logic_0) or (ro_empty_n = ap_const_logic_0) or (wo_empty_n = ap_const_logic_0) or (ho_empty_n = ap_const_logic_0) or (co_empty_n = ap_const_logic_0) or (param_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            co_read <= ap_const_logic_1;
        else 
            co_read <= ap_const_logic_0;
        end if; 
    end process;

    data_l1_017_i_address0 <= idxprom18_i_i_i_fu_430_p1(6 - 1 downto 0);

    data_l1_017_i_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            data_l1_017_i_ce0 <= ap_const_logic_1;
        else 
            data_l1_017_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    data_l1_017_i_d0 <= data_l2_0_q0;

    data_l1_017_i_we0_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln82_reg_552_pp0_iter3_reg, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln82_reg_552_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            data_l1_017_i_we0 <= ap_const_logic_1;
        else 
            data_l1_017_i_we0 <= ap_const_logic_0;
        end if; 
    end process;

    data_l1_118_i_address0 <= idxprom18_i_i_i_fu_430_p1(6 - 1 downto 0);

    data_l1_118_i_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            data_l1_118_i_ce0 <= ap_const_logic_1;
        else 
            data_l1_118_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    data_l1_118_i_d0 <= data_l2_1_q0;

    data_l1_118_i_we0_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln82_reg_552_pp0_iter3_reg, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln82_reg_552_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            data_l1_118_i_we0 <= ap_const_logic_1;
        else 
            data_l1_118_i_we0 <= ap_const_logic_0;
        end if; 
    end process;

    data_l1_219_i_address0 <= idxprom18_i_i_i_fu_430_p1(6 - 1 downto 0);

    data_l1_219_i_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            data_l1_219_i_ce0 <= ap_const_logic_1;
        else 
            data_l1_219_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    data_l1_219_i_d0 <= data_l2_2_q0;

    data_l1_219_i_we0_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln82_reg_552_pp0_iter3_reg, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln82_reg_552_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            data_l1_219_i_we0 <= ap_const_logic_1;
        else 
            data_l1_219_i_we0 <= ap_const_logic_0;
        end if; 
    end process;

    data_l1_320_i_address0 <= idxprom18_i_i_i_fu_430_p1(6 - 1 downto 0);

    data_l1_320_i_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            data_l1_320_i_ce0 <= ap_const_logic_1;
        else 
            data_l1_320_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    data_l1_320_i_d0 <= data_l2_3_q0;

    data_l1_320_i_we0_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln82_reg_552_pp0_iter3_reg, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln82_reg_552_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            data_l1_320_i_we0 <= ap_const_logic_1;
        else 
            data_l1_320_i_we0 <= ap_const_logic_0;
        end if; 
    end process;

    data_l2_0_address0 <= idxprom_i_i_i_fu_422_p1(11 - 1 downto 0);

    data_l2_0_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            data_l2_0_ce0 <= ap_const_logic_1;
        else 
            data_l2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    data_l2_1_address0 <= idxprom_i_i_i_fu_422_p1(11 - 1 downto 0);

    data_l2_1_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            data_l2_1_ce0 <= ap_const_logic_1;
        else 
            data_l2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    data_l2_2_address0 <= idxprom_i_i_i_fu_422_p1(11 - 1 downto 0);

    data_l2_2_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            data_l2_2_ce0 <= ap_const_logic_1;
        else 
            data_l2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    data_l2_3_address0 <= idxprom_i_i_i_fu_422_p1(11 - 1 downto 0);

    data_l2_3_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            data_l2_3_ce0 <= ap_const_logic_1;
        else 
            data_l2_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_71_fu_408_p1 <= select_ln82_fu_369_p3(6 - 1 downto 0);
    empty_fu_404_p1 <= select_ln82_fu_369_p3(11 - 1 downto 0);

    grp_fu_437_ce_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, param_empty_n, co_empty_n, ho_empty_n, wo_empty_n, ro_empty_n, so_empty_n, ap_CS_fsm_pp0_stage0, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) or ((ap_const_logic_1 = ap_CS_fsm_state1) and ((so_empty_n = ap_const_logic_0) or (ro_empty_n = ap_const_logic_0) or (wo_empty_n = ap_const_logic_0) or (ho_empty_n = ap_const_logic_0) or (co_empty_n = ap_const_logic_0) or (param_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))))) then 
            grp_fu_437_ce <= ap_const_logic_0;
        else 
            grp_fu_437_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_437_p0 <= param_dout(1098 downto 1088);

    grp_fu_444_ce_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, param_empty_n, co_empty_n, ho_empty_n, wo_empty_n, ro_empty_n, so_empty_n, ap_CS_fsm_pp0_stage0, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) or ((ap_const_logic_1 = ap_CS_fsm_state1) and ((so_empty_n = ap_const_logic_0) or (ro_empty_n = ap_const_logic_0) or (wo_empty_n = ap_const_logic_0) or (ho_empty_n = ap_const_logic_0) or (co_empty_n = ap_const_logic_0) or (param_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))))) then 
            grp_fu_444_ce <= ap_const_logic_0;
        else 
            grp_fu_444_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_444_p0 <= param_dout(1066 downto 1056);

    grp_fu_451_ce_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, param_empty_n, co_empty_n, ho_empty_n, wo_empty_n, ro_empty_n, so_empty_n, ap_CS_fsm_pp0_stage0, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) or ((ap_const_logic_1 = ap_CS_fsm_state1) and ((so_empty_n = ap_const_logic_0) or (ro_empty_n = ap_const_logic_0) or (wo_empty_n = ap_const_logic_0) or (ho_empty_n = ap_const_logic_0) or (co_empty_n = ap_const_logic_0) or (param_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))))) then 
            grp_fu_451_ce <= ap_const_logic_0;
        else 
            grp_fu_451_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_451_p1 <= param_dout(522 downto 512);
    grp_fu_457_p0 <= std_logic_vector(signed(mul9_i_i_i_reg_532) + signed(trunc_ln82_fu_391_p1));
    grp_fu_465_p1 <= select_ln82_1_fu_383_p3(6 - 1 downto 0);

    ho_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, ho_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ho_blk_n <= ho_empty_n;
        else 
            ho_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    ho_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, param_empty_n, co_empty_n, ho_empty_n, wo_empty_n, ro_empty_n, so_empty_n)
    begin
        if ((not(((so_empty_n = ap_const_logic_0) or (ro_empty_n = ap_const_logic_0) or (wo_empty_n = ap_const_logic_0) or (ho_empty_n = ap_const_logic_0) or (co_empty_n = ap_const_logic_0) or (param_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ho_read <= ap_const_logic_1;
        else 
            ho_read <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln82_fu_353_p2 <= "1" when (indvar_flatten_reg_238 = bound_reg_547) else "0";
    icmp_ln84_fu_364_p2 <= "1" when (wi_reg_260 = param_TILESIZE_W_i_i_reg_501) else "0";
    idxprom18_i_i_i_fu_430_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add17_i_i_i_reg_586),64));
    idxprom_i_i_i_fu_422_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add13_i_i_i_fu_418_p2),64));

    param_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, param_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            param_blk_n <= param_empty_n;
        else 
            param_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    param_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, param_empty_n, co_empty_n, ho_empty_n, wo_empty_n, ro_empty_n, so_empty_n)
    begin
        if ((not(((so_empty_n = ap_const_logic_0) or (ro_empty_n = ap_const_logic_0) or (wo_empty_n = ap_const_logic_0) or (ho_empty_n = ap_const_logic_0) or (co_empty_n = ap_const_logic_0) or (param_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            param_read <= ap_const_logic_1;
        else 
            param_read <= ap_const_logic_0;
        end if; 
    end process;


    ro_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, ro_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ro_blk_n <= ro_empty_n;
        else 
            ro_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    ro_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, param_empty_n, co_empty_n, ho_empty_n, wo_empty_n, ro_empty_n, so_empty_n)
    begin
        if ((not(((so_empty_n = ap_const_logic_0) or (ro_empty_n = ap_const_logic_0) or (wo_empty_n = ap_const_logic_0) or (ho_empty_n = ap_const_logic_0) or (co_empty_n = ap_const_logic_0) or (param_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ro_read <= ap_const_logic_1;
        else 
            ro_read <= ap_const_logic_0;
        end if; 
    end process;

    select_ln82_1_fu_383_p3 <= 
        add_ln82_3_fu_377_p2 when (icmp_ln84_fu_364_p2(0) = '1') else 
        ap_phi_mux_hi_phi_fu_253_p4;
    select_ln82_fu_369_p3 <= 
        ap_const_lv32_0 when (icmp_ln84_fu_364_p2(0) = '1') else 
        wi_reg_260;

    so_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, so_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            so_blk_n <= so_empty_n;
        else 
            so_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    so_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, param_empty_n, co_empty_n, ho_empty_n, wo_empty_n, ro_empty_n, so_empty_n)
    begin
        if ((not(((so_empty_n = ap_const_logic_0) or (ro_empty_n = ap_const_logic_0) or (wo_empty_n = ap_const_logic_0) or (ho_empty_n = ap_const_logic_0) or (co_empty_n = ap_const_logic_0) or (param_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            so_read <= ap_const_logic_1;
        else 
            so_read <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln82_fu_391_p1 <= select_ln82_1_fu_383_p3(11 - 1 downto 0);

    wo_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, wo_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            wo_blk_n <= wo_empty_n;
        else 
            wo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    wo_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, param_empty_n, co_empty_n, ho_empty_n, wo_empty_n, ro_empty_n, so_empty_n)
    begin
        if ((not(((so_empty_n = ap_const_logic_0) or (ro_empty_n = ap_const_logic_0) or (wo_empty_n = ap_const_logic_0) or (ho_empty_n = ap_const_logic_0) or (co_empty_n = ap_const_logic_0) or (param_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            wo_read <= ap_const_logic_1;
        else 
            wo_read <= ap_const_logic_0;
        end if; 
    end process;

end behav;
