

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_154_1_proc'
================================================================
* Date:           Mon Mar 25 12:40:07 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        falcon_hls_clean
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                 |                                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                             Instance                            |                        Module                        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4_fu_142  |Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3_fu_148  |Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5_fu_162  |Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_154_1   |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_159_2  |        ?|        ?|         ?|          -|          -|  1 ~ ?|        no|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     287|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     7|     677|    1393|    -|
|Memory           |        1|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|     560|    -|
|Register         |        -|     -|     862|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        1|     7|    1539|    2240|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+
    |                             Instance                            |                        Module                        | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3_fu_148  |Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3  |        0|   3|  331|  800|    0|
    |grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4_fu_142  |Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4  |        0|   0|   98|  119|    0|
    |grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5_fu_162  |Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5  |        0|   4|  248|  474|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                            |                                                      |        0|   7|  677| 1393|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |                    Module                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |iGMb_U  |Loop_VITIS_LOOP_154_1_proc_iGMb_ROM_AUTO_1R  |        1|  0|   0|    0|  1024|   14|     1|        14336|
    +--------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                                             |        1|  0|   0|    0|  1024|   14|     1|        14336|
    +--------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln159_fu_267_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln164_fu_252_p2   |         +|   0|  0|  17|          10|          10|
    |i_1_fu_242_p2         |         +|   0|  0|  70|          63|           1|
    |j1_fu_262_p2          |         +|   0|  0|  71|          64|          64|
    |icmp_ln154_fu_197_p2  |      icmp|   0|  0|  28|          63|           1|
    |icmp_ln159_fu_237_p2  |      icmp|   0|  0|  28|          63|          63|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 287|         328|         204|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |a_blk_n               |   9|          2|    1|          2|
    |ap_NS_fsm             |  49|          9|    1|          9|
    |ap_done               |   9|          2|    1|          2|
    |i_reg_131             |   9|          2|   63|        126|
    |indvars_iv_i_reg_109  |   9|          2|   64|        128|
    |j1_2_reg_119          |   9|          2|   64|        128|
    |m_axi_gmem0_ARADDR    |  14|          3|   64|        192|
    |m_axi_gmem0_ARBURST   |  14|          3|    2|          6|
    |m_axi_gmem0_ARCACHE   |  14|          3|    4|         12|
    |m_axi_gmem0_ARID      |  14|          3|    1|          3|
    |m_axi_gmem0_ARLEN     |  14|          3|   32|         96|
    |m_axi_gmem0_ARLOCK    |  14|          3|    2|          6|
    |m_axi_gmem0_ARPROT    |  14|          3|    3|          9|
    |m_axi_gmem0_ARQOS     |  14|          3|    4|         12|
    |m_axi_gmem0_ARREGION  |  14|          3|    4|         12|
    |m_axi_gmem0_ARSIZE    |  14|          3|    3|          9|
    |m_axi_gmem0_ARUSER    |  14|          3|    1|          3|
    |m_axi_gmem0_ARVALID   |  14|          3|    1|          3|
    |m_axi_gmem0_AWADDR    |  14|          3|   64|        192|
    |m_axi_gmem0_AWBURST   |  14|          3|    2|          6|
    |m_axi_gmem0_AWCACHE   |  14|          3|    4|         12|
    |m_axi_gmem0_AWID      |  14|          3|    1|          3|
    |m_axi_gmem0_AWLEN     |  14|          3|   32|         96|
    |m_axi_gmem0_AWLOCK    |  14|          3|    2|          6|
    |m_axi_gmem0_AWPROT    |  14|          3|    3|          9|
    |m_axi_gmem0_AWQOS     |  14|          3|    4|         12|
    |m_axi_gmem0_AWREGION  |  14|          3|    4|         12|
    |m_axi_gmem0_AWSIZE    |  14|          3|    3|          9|
    |m_axi_gmem0_AWUSER    |  14|          3|    1|          3|
    |m_axi_gmem0_AWVALID   |  14|          3|    1|          3|
    |m_axi_gmem0_BREADY    |  14|          3|    1|          3|
    |m_axi_gmem0_RREADY    |  14|          3|    1|          3|
    |m_axi_gmem0_WDATA     |  14|          3|   16|         48|
    |m_axi_gmem0_WID       |  14|          3|    1|          3|
    |m_axi_gmem0_WLAST     |  14|          3|    1|          3|
    |m_axi_gmem0_WSTRB     |  14|          3|    2|          6|
    |m_axi_gmem0_WUSER     |  14|          3|    1|          3|
    |m_axi_gmem0_WVALID    |  14|          3|    1|          3|
    |m_fu_72               |   9|          2|   64|        128|
    |t_fu_76               |   9|          2|   64|        128|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 560|        119|  588|       1449|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                     | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |a_read_reg_310                                                                |  64|   0|   64|          0|
    |add_ln159_reg_367                                                             |  64|   0|   64|          0|
    |ap_CS_fsm                                                                     |   8|   0|    8|          0|
    |ap_done_reg                                                                   |   1|   0|    1|          0|
    |grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3_fu_148_ap_start_reg  |   1|   0|    1|          0|
    |grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4_fu_142_ap_start_reg  |   1|   0|    1|          0|
    |grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5_fu_162_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_352                                                                   |  63|   0|   63|          0|
    |i_reg_131                                                                     |  63|   0|   63|          0|
    |indvars_iv_i_reg_109                                                          |  64|   0|   64|          0|
    |j1_2_reg_119                                                                  |  64|   0|   64|          0|
    |j1_reg_362                                                                    |  64|   0|   64|          0|
    |m_5_reg_322                                                                   |  63|   0|   63|          0|
    |m_fu_72                                                                       |  64|   0|   64|          0|
    |s_reg_372                                                                     |  14|   0|   14|          0|
    |t_2_reg_342                                                                   |  63|   0|   64|          1|
    |t_fu_76                                                                       |  64|   0|   64|          0|
    |trunc_ln155_1_reg_332                                                         |  10|   0|   10|          0|
    |trunc_ln158_reg_337                                                           |  63|   0|   63|          0|
    |zext_ln157_reg_327                                                            |  63|   0|   64|          1|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                         | 862|   0|  864|          2|
    +------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+----------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_154_1_proc|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_154_1_proc|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_154_1_proc|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_154_1_proc|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_154_1_proc|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_154_1_proc|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Loop_VITIS_LOOP_154_1_proc|  return value|
|p_read                |   in|   64|     ap_none|                      p_read|        scalar|
|a_dout                |   in|   64|     ap_fifo|                           a|       pointer|
|a_num_data_valid      |   in|    3|     ap_fifo|                           a|       pointer|
|a_fifo_cap            |   in|    3|     ap_fifo|                           a|       pointer|
|a_empty_n             |   in|    1|     ap_fifo|                           a|       pointer|
|a_read                |  out|    1|     ap_fifo|                           a|       pointer|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   16|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    2|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   16|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|   10|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                       gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                       gmem0|       pointer|
+----------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 2 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%m = alloca i32 1"   --->   Operation 9 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 10 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.83ns)   --->   "%p_read_3 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read"   --->   Operation 11 'read' 'p_read_3' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ni_cast12_i_loc = alloca i64 1"   --->   Operation 12 'alloca' 'ni_cast12_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.83ns)   --->   "%a_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %a"   --->   Operation 14 'read' 'a_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem0, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 1024, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 1, i64 %t"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %p_read_3, i64 %m"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond.i"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.55>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%m_4 = load i64 %m" [hls_source/my_intt.c:154]   --->   Operation 19 'load' 'm_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%t_1 = load i64 %t" [hls_source/my_intt.c:158]   --->   Operation 20 'load' 't_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_4, i32 1, i32 63" [hls_source/my_intt.c:154]   --->   Operation 21 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.13ns)   --->   "%icmp_ln154 = icmp_eq  i63 %tmp, i63 0" [hls_source/my_intt.c:154]   --->   Operation 22 'icmp' 'icmp_ln154' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %icmp_ln154, void %VITIS_LOOP_159_2.i, void %for.cond40.i.preheader" [hls_source/my_intt.c:154]   --->   Operation 23 'br' 'br_ln154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [hls_source/my_intt.c:157]   --->   Operation 24 'specloopname' 'specloopname_ln157' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%m_5 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_4, i32 1, i32 63" [hls_source/my_intt.c:157]   --->   Operation 25 'partselect' 'm_5' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln157 = zext i63 %m_5" [hls_source/my_intt.c:157]   --->   Operation 26 'zext' 'zext_ln157' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln155_1 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %m_4, i32 1, i32 10" [hls_source/my_intt.c:155]   --->   Operation 27 'partselect' 'trunc_ln155_1' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln158 = trunc i64 %t_1" [hls_source/my_intt.c:158]   --->   Operation 28 'trunc' 'trunc_ln158' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%t_2 = shl i64 %t_1, i64 1" [hls_source/my_intt.c:158]   --->   Operation 29 'shl' 't_2' <Predicate = (!icmp_ln154)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.42ns)   --->   "%br_ln159 = br void %VITIS_LOOP_165_3.i" [hls_source/my_intt.c:159]   --->   Operation 30 'br' 'br_ln159' <Predicate = (!icmp_ln154)> <Delay = 0.42>
ST_2 : Operation 31 [2/2] (0.42ns)   --->   "%call_ln0 = call void @Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4, i64 %p_read_3, i31 %ni_cast12_i_loc"   --->   Operation 31 'call' 'call_ln0' <Predicate = (icmp_ln154)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.02>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%indvars_iv_i = phi i64 %add_ln159, void %VITIS_LOOP_165_3.split.i, i64 %t_1, void %VITIS_LOOP_159_2.i"   --->   Operation 32 'phi' 'indvars_iv_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%j1_2 = phi i64 %j1, void %VITIS_LOOP_165_3.split.i, i64 0, void %VITIS_LOOP_159_2.i"   --->   Operation 33 'phi' 'j1_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%i = phi i63 %i_1, void %VITIS_LOOP_165_3.split.i, i63 0, void %VITIS_LOOP_159_2.i"   --->   Operation 34 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.13ns)   --->   "%icmp_ln159 = icmp_eq  i63 %i, i63 %m_5" [hls_source/my_intt.c:159]   --->   Operation 35 'icmp' 'icmp_ln159' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.08ns)   --->   "%i_1 = add i63 %i, i63 1" [hls_source/my_intt.c:159]   --->   Operation 37 'add' 'i_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %icmp_ln159, void %VITIS_LOOP_165_3.split.i, void %for.end39.loopexit.i" [hls_source/my_intt.c:159]   --->   Operation 38 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln159 = trunc i63 %i" [hls_source/my_intt.c:159]   --->   Operation 39 'trunc' 'trunc_ln159' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.78ns)   --->   "%add_ln164 = add i10 %trunc_ln159, i10 %trunc_ln155_1" [hls_source/my_intt.c:164]   --->   Operation 40 'add' 'add_ln164' <Predicate = (!icmp_ln159)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln164 = zext i10 %add_ln164" [hls_source/my_intt.c:164]   --->   Operation 41 'zext' 'zext_ln164' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%iGMb_addr = getelementptr i14 %iGMb, i64 0, i64 %zext_ln164" [hls_source/my_intt.c:164]   --->   Operation 42 'getelementptr' 'iGMb_addr' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (1.23ns)   --->   "%s = load i10 %iGMb_addr" [hls_source/my_intt.c:164]   --->   Operation 43 'load' 's' <Predicate = (!icmp_ln159)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 1024> <ROM>
ST_3 : Operation 44 [1/1] (1.08ns)   --->   "%j1 = add i64 %t_2, i64 %j1_2" [hls_source/my_intt.c:159]   --->   Operation 44 'add' 'j1' <Predicate = (!icmp_ln159)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.08ns)   --->   "%add_ln159 = add i64 %t_2, i64 %indvars_iv_i" [hls_source/my_intt.c:159]   --->   Operation 45 'add' 'add_ln159' <Predicate = (!icmp_ln159)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln154 = store i64 %t_2, i64 %t" [hls_source/my_intt.c:154]   --->   Operation 46 'store' 'store_ln154' <Predicate = (icmp_ln159)> <Delay = 0.42>
ST_3 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln154 = store i64 %zext_ln157, i64 %m" [hls_source/my_intt.c:154]   --->   Operation 47 'store' 'store_ln154' <Predicate = (icmp_ln159)> <Delay = 0.42>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln154 = br void %while.cond.i" [hls_source/my_intt.c:154]   --->   Operation 48 'br' 'br_ln154' <Predicate = (icmp_ln159)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.66>
ST_4 : Operation 49 [1/2] (1.23ns)   --->   "%s = load i10 %iGMb_addr" [hls_source/my_intt.c:164]   --->   Operation 49 'load' 's' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 1024> <ROM>
ST_4 : Operation 50 [2/2] (0.42ns)   --->   "%call_ln159 = call void @Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3, i64 %j1_2, i64 %indvars_iv_i, i64 %a_read, i16 %gmem0, i63 %trunc_ln158, i14 %s" [hls_source/my_intt.c:159]   --->   Operation 50 'call' 'call_ln159' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln155 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [hls_source/my_intt.c:155]   --->   Operation 51 'specloopname' 'specloopname_ln155' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln159 = call void @Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3, i64 %j1_2, i64 %indvars_iv_i, i64 %a_read, i16 %gmem0, i63 %trunc_ln158, i14 %s" [hls_source/my_intt.c:159]   --->   Operation 52 'call' 'call_ln159' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln159 = br void %VITIS_LOOP_165_3.i" [hls_source/my_intt.c:159]   --->   Operation 53 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.13>
ST_6 : Operation 54 [1/2] (1.13ns)   --->   "%call_ln0 = call void @Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4, i64 %p_read_3, i31 %ni_cast12_i_loc"   --->   Operation 54 'call' 'call_ln0' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%ni_cast12_i_loc_load = load i31 %ni_cast12_i_loc"   --->   Operation 55 'load' 'ni_cast12_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5, i64 %p_read_3, i64 %a_read, i16 %gmem0, i31 %ni_cast12_i_loc_load"   --->   Operation 56 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5, i64 %p_read_3, i64 %a_read, i16 %gmem0, i31 %ni_cast12_i_loc_load"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ iGMb]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m                    (alloca           ) [ 011111000]
t                    (alloca           ) [ 011111000]
p_read_3             (read             ) [ 001111111]
ni_cast12_i_loc      (alloca           ) [ 001111110]
specinterface_ln0    (specinterface    ) [ 000000000]
a_read               (read             ) [ 001111111]
specinterface_ln0    (specinterface    ) [ 000000000]
store_ln0            (store            ) [ 000000000]
store_ln0            (store            ) [ 000000000]
br_ln0               (br               ) [ 000000000]
m_4                  (load             ) [ 000000000]
t_1                  (load             ) [ 001111000]
tmp                  (partselect       ) [ 000000000]
icmp_ln154           (icmp             ) [ 001111000]
br_ln154             (br               ) [ 000000000]
specloopname_ln157   (specloopname     ) [ 000000000]
m_5                  (partselect       ) [ 000111000]
zext_ln157           (zext             ) [ 000111000]
trunc_ln155_1        (partselect       ) [ 000111000]
trunc_ln158          (trunc            ) [ 000111000]
t_2                  (shl              ) [ 000111000]
br_ln159             (br               ) [ 001111000]
indvars_iv_i         (phi              ) [ 000111000]
j1_2                 (phi              ) [ 000111000]
i                    (phi              ) [ 000100000]
icmp_ln159           (icmp             ) [ 001111000]
empty                (speclooptripcount) [ 000000000]
i_1                  (add              ) [ 001111000]
br_ln159             (br               ) [ 000000000]
trunc_ln159          (trunc            ) [ 000000000]
add_ln164            (add              ) [ 000000000]
zext_ln164           (zext             ) [ 000000000]
iGMb_addr            (getelementptr    ) [ 000010000]
j1                   (add              ) [ 001111000]
add_ln159            (add              ) [ 001111000]
store_ln154          (store            ) [ 000000000]
store_ln154          (store            ) [ 000000000]
br_ln154             (br               ) [ 000000000]
s                    (load             ) [ 000001000]
specloopname_ln155   (specloopname     ) [ 000000000]
call_ln159           (call             ) [ 000000000]
br_ln159             (br               ) [ 001111000]
call_ln0             (call             ) [ 000000000]
ni_cast12_i_loc_load (load             ) [ 000000001]
call_ln0             (call             ) [ 000000000]
ret_ln0              (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="iGMb">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iGMb"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="m_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="t_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="ni_cast12_i_loc_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ni_cast12_i_loc/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read_3_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="a_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="iGMb_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="14" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="10" slack="0"/>
<pin id="100" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iGMb_addr/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="10" slack="0"/>
<pin id="105" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s/3 "/>
</bind>
</comp>

<comp id="109" class="1005" name="indvars_iv_i_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="1"/>
<pin id="111" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_i (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="indvars_iv_i_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv_i/3 "/>
</bind>
</comp>

<comp id="119" class="1005" name="j1_2_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="1"/>
<pin id="121" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j1_2 (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="j1_2_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="64" slack="0"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="1" slack="1"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j1_2/3 "/>
</bind>
</comp>

<comp id="131" class="1005" name="i_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="63" slack="1"/>
<pin id="133" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="i_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="63" slack="0"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="1" slack="1"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="1"/>
<pin id="145" dir="0" index="2" bw="31" slack="1"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="1"/>
<pin id="151" dir="0" index="2" bw="64" slack="1"/>
<pin id="152" dir="0" index="3" bw="64" slack="3"/>
<pin id="153" dir="0" index="4" bw="16" slack="0"/>
<pin id="154" dir="0" index="5" bw="63" slack="2"/>
<pin id="155" dir="0" index="6" bw="14" slack="0"/>
<pin id="156" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln159/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="3"/>
<pin id="165" dir="0" index="2" bw="64" slack="3"/>
<pin id="166" dir="0" index="3" bw="16" slack="0"/>
<pin id="167" dir="0" index="4" bw="31" slack="0"/>
<pin id="168" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln0_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="64" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln0_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="m_4_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="1"/>
<pin id="183" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_4/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="t_1_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="1"/>
<pin id="186" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_1/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="63" slack="0"/>
<pin id="189" dir="0" index="1" bw="64" slack="0"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="0" index="3" bw="7" slack="0"/>
<pin id="192" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln154_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="63" slack="0"/>
<pin id="199" dir="0" index="1" bw="63" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln154/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="m_5_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="63" slack="0"/>
<pin id="205" dir="0" index="1" bw="64" slack="0"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="0" index="3" bw="7" slack="0"/>
<pin id="208" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_5/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln157_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="63" slack="0"/>
<pin id="215" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln157/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="trunc_ln155_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="10" slack="0"/>
<pin id="219" dir="0" index="1" bw="64" slack="0"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="0" index="3" bw="5" slack="0"/>
<pin id="222" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln155_1/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="trunc_ln158_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="0"/>
<pin id="229" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln158/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="t_2_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="t_2/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="icmp_ln159_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="63" slack="0"/>
<pin id="239" dir="0" index="1" bw="63" slack="1"/>
<pin id="240" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln159/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="i_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="63" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="trunc_ln159_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="63" slack="0"/>
<pin id="250" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln159/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln164_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="10" slack="0"/>
<pin id="254" dir="0" index="1" bw="10" slack="1"/>
<pin id="255" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln164/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln164_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="10" slack="0"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln164/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="j1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="1"/>
<pin id="264" dir="0" index="1" bw="64" slack="0"/>
<pin id="265" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j1/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="add_ln159_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="1"/>
<pin id="269" dir="0" index="1" bw="64" slack="0"/>
<pin id="270" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln159/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln154_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="1"/>
<pin id="274" dir="0" index="1" bw="64" slack="2"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln154_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="63" slack="1"/>
<pin id="278" dir="0" index="1" bw="64" slack="2"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="ni_cast12_i_loc_load_load_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="31" slack="3"/>
<pin id="282" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ni_cast12_i_loc_load/7 "/>
</bind>
</comp>

<comp id="284" class="1005" name="m_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="0"/>
<pin id="286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="291" class="1005" name="t_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="0"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="298" class="1005" name="p_read_3_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="1"/>
<pin id="300" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="304" class="1005" name="ni_cast12_i_loc_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="31" slack="1"/>
<pin id="306" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="ni_cast12_i_loc "/>
</bind>
</comp>

<comp id="310" class="1005" name="a_read_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="3"/>
<pin id="312" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="322" class="1005" name="m_5_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="63" slack="1"/>
<pin id="324" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="m_5 "/>
</bind>
</comp>

<comp id="327" class="1005" name="zext_ln157_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="64" slack="1"/>
<pin id="329" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln157 "/>
</bind>
</comp>

<comp id="332" class="1005" name="trunc_ln155_1_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="10" slack="1"/>
<pin id="334" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln155_1 "/>
</bind>
</comp>

<comp id="337" class="1005" name="trunc_ln158_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="63" slack="2"/>
<pin id="339" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln158 "/>
</bind>
</comp>

<comp id="342" class="1005" name="t_2_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="1"/>
<pin id="344" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t_2 "/>
</bind>
</comp>

<comp id="352" class="1005" name="i_1_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="63" slack="0"/>
<pin id="354" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="357" class="1005" name="iGMb_addr_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="10" slack="1"/>
<pin id="359" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="iGMb_addr "/>
</bind>
</comp>

<comp id="362" class="1005" name="j1_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="0"/>
<pin id="364" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="j1 "/>
</bind>
</comp>

<comp id="367" class="1005" name="add_ln159_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="64" slack="0"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln159 "/>
</bind>
</comp>

<comp id="372" class="1005" name="s_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="14" slack="1"/>
<pin id="374" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="30" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="58" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="118"><net_src comp="112" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="122"><net_src comp="58" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="130"><net_src comp="123" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="134"><net_src comp="46" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="147"><net_src comp="56" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="157"><net_src comp="66" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="119" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="109" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="160"><net_src comp="4" pin="0"/><net_sink comp="148" pin=4"/></net>

<net id="161"><net_src comp="103" pin="3"/><net_sink comp="148" pin=6"/></net>

<net id="169"><net_src comp="70" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="4" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="84" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="193"><net_src comp="42" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="181" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="195"><net_src comp="8" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="196"><net_src comp="44" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="201"><net_src comp="187" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="46" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="42" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="181" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="8" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="212"><net_src comp="44" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="216"><net_src comp="203" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="52" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="181" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="8" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="226"><net_src comp="54" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="230"><net_src comp="184" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="184" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="12" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="135" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="135" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="64" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="135" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="252" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="266"><net_src comp="123" pin="4"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="112" pin="4"/><net_sink comp="267" pin=1"/></net>

<net id="283"><net_src comp="280" pin="1"/><net_sink comp="162" pin=4"/></net>

<net id="287"><net_src comp="72" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="290"><net_src comp="284" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="294"><net_src comp="76" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="296"><net_src comp="291" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="297"><net_src comp="291" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="301"><net_src comp="84" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="307"><net_src comp="80" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="313"><net_src comp="90" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="148" pin=3"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="325"><net_src comp="203" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="330"><net_src comp="213" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="335"><net_src comp="217" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="340"><net_src comp="227" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="148" pin=5"/></net>

<net id="345"><net_src comp="231" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="348"><net_src comp="342" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="355"><net_src comp="242" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="360"><net_src comp="96" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="365"><net_src comp="262" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="370"><net_src comp="267" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="375"><net_src comp="103" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="148" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {4 5 7 8 }
	Port: iGMb | {}
 - Input state : 
	Port: Loop_VITIS_LOOP_154_1_proc : p_read | {1 }
	Port: Loop_VITIS_LOOP_154_1_proc : a | {1 }
	Port: Loop_VITIS_LOOP_154_1_proc : gmem0 | {4 5 7 8 }
	Port: Loop_VITIS_LOOP_154_1_proc : iGMb | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		tmp : 1
		icmp_ln154 : 2
		br_ln154 : 3
		m_5 : 1
		zext_ln157 : 2
		trunc_ln155_1 : 1
		trunc_ln158 : 1
		t_2 : 1
	State 3
		icmp_ln159 : 1
		i_1 : 1
		br_ln159 : 2
		trunc_ln159 : 1
		add_ln164 : 2
		zext_ln164 : 3
		iGMb_addr : 4
		s : 5
		j1 : 1
		add_ln159 : 1
	State 4
		call_ln159 : 1
	State 5
	State 6
	State 7
		call_ln0 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                         Functional Unit                         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          | grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4_fu_142 |    0    |    0    |    95   |    98   |
|   call   | grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3_fu_148 |    3    |  2.282  |   462   |   541   |
|          | grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5_fu_162 |    4    |  1.379  |   351   |   276   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |                            i_1_fu_242                           |    0    |    0    |    0    |    70   |
|    add   |                         add_ln164_fu_252                        |    0    |    0    |    0    |    17   |
|          |                            j1_fu_262                            |    0    |    0    |    0    |    71   |
|          |                         add_ln159_fu_267                        |    0    |    0    |    0    |    71   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                        icmp_ln154_fu_197                        |    0    |    0    |    0    |    28   |
|          |                        icmp_ln159_fu_237                        |    0    |    0    |    0    |    28   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                       p_read_3_read_fu_84                       |    0    |    0    |    0    |    0    |
|          |                        a_read_read_fu_90                        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          |                            tmp_fu_187                           |    0    |    0    |    0    |    0    |
|partselect|                            m_5_fu_203                           |    0    |    0    |    0    |    0    |
|          |                       trunc_ln155_1_fu_217                      |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                        zext_ln157_fu_213                        |    0    |    0    |    0    |    0    |
|          |                        zext_ln164_fu_257                        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                        trunc_ln158_fu_227                       |    0    |    0    |    0    |    0    |
|          |                        trunc_ln159_fu_248                       |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|    shl   |                            t_2_fu_231                           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                 |    7    |  3.661  |   908   |   1200  |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     a_read_reg_310    |   64   |
|   add_ln159_reg_367   |   64   |
|   iGMb_addr_reg_357   |   10   |
|      i_1_reg_352      |   63   |
|       i_reg_131       |   63   |
|  indvars_iv_i_reg_109 |   64   |
|      j1_2_reg_119     |   64   |
|       j1_reg_362      |   64   |
|      m_5_reg_322      |   63   |
|       m_reg_284       |   64   |
|ni_cast12_i_loc_reg_304|   31   |
|    p_read_3_reg_298   |   64   |
|       s_reg_372       |   14   |
|      t_2_reg_342      |   64   |
|       t_reg_291       |   64   |
| trunc_ln155_1_reg_332 |   10   |
|  trunc_ln158_reg_337  |   63   |
|   zext_ln157_reg_327  |   64   |
+-----------------------+--------+
|         Total         |   957  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                               Comp                              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                        grp_access_fu_103                        |  p0  |   2  |  10  |   20   ||    9    |
|                           j1_2_reg_119                          |  p0  |   2  |  64  |   128  ||    9    |
| grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3_fu_148 |  p6  |   2  |  14  |   28   ||    9    |
|-----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Total                              |      |      |      |   176  ||  1.281  ||    27   |
|-----------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    3   |   908  |  1200  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   957  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |    4   |  1865  |  1227  |
+-----------+--------+--------+--------+--------+
