$date
	Thu Jun 16 21:55:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Fibo_tb $end
$var wire 20 ! result [19:0] $end
$var wire 1 " finish $end
$var reg 1 # clk $end
$var reg 5 $ i [4:0] $end
$var reg 1 % reset $end
$var reg 1 & start $end
$scope module circuit1 $end
$var wire 1 # clk $end
$var wire 5 ' i [4:0] $end
$var wire 1 % reset $end
$var wire 1 & start $end
$var reg 1 " finish $end
$var reg 5 ( n_next [4:0] $end
$var reg 5 ) n_reg [4:0] $end
$var reg 20 * result [19:0] $end
$var reg 2 + state_next [1:0] $end
$var reg 2 , state_reg [1:0] $end
$var reg 20 - t0_next [19:0] $end
$var reg 20 . t0_reg [19:0] $end
$var reg 20 / t1_next [19:0] $end
$var reg 20 0 t1_reg [19:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
0&
1%
b0 $
0#
0"
b0 !
$end
#10000
1#
#20000
b1 +
b101 (
b1 /
b101 $
b101 '
1&
0%
0#
#30000
b1 -
b101 )
b1 0
b1 ,
b100 (
b1 /
b1 +
1#
#40000
b100 (
b1 -
0#
#50000
b10 /
b100 )
b1 .
b11 (
b1 -
1#
#60000
b11 (
b10 /
0#
#70000
b10 -
b11 )
b10 0
b10 (
b11 /
1#
#80000
b10 (
b11 /
b10 -
0#
#90000
b10 )
b11 0
b10 .
b1 (
b101 /
b11 -
1#
#100000
b1 (
b101 /
b11 -
0#
#110000
b10 +
b1 )
b101 0
b11 .
b1 (
b101 /
b11 -
1#
#120000
b10 +
0#
#130000
b101 !
b101 *
1"
b10 ,
b10 +
1#
#140000
b101 !
b101 *
1"
0#
#150000
b101 !
b101 *
1"
1#
#160000
b101 !
b101 *
1"
0#
#170000
b101 !
b101 *
1"
1#
#180000
b101 !
b101 *
1"
0#
#190000
b101 !
b101 *
1"
1#
#200000
b101 !
b101 *
1"
0#
#210000
b101 !
b101 *
1"
1#
#220000
b101 !
b101 *
1"
0#
#230000
b101 !
b101 *
1"
1#
#240000
0#
