handles	,	V_77
atomic_set	,	F_15
ring	,	V_80
"UVD handle collision detected!\n"	,	L_18
FIRMWARE_R600	,	V_17
radeon_uvd_cs_reloc	,	F_40
radeon_uvd_get_create_msg	,	F_51
UVD_ENGINE_CNTL	,	V_143
FIRMWARE_BONAIRE_LEGACY	,	V_52
dpb_size	,	V_102
dclk	,	V_170
score	,	V_186
dev	,	V_59
radeon_ring_fini	,	F_19
radeon_uvd_idle_work_handler	,	V_10
PAGE_SHIFT	,	V_93
"Unknown packet type %d !\n"	,	L_32
PACKET0	,	F_47
CHIP_RV620	,	V_15
CHIP_RV740	,	V_25
cancel_delayed_work_sync	,	F_60
height	,	V_101
"radeon_uvd: Can't load firmware \"%s\"\n"	,	L_1
INIT_DELAYED_WORK	,	F_2
height_in_mb	,	V_105
min_dpb_size	,	V_108
set_clocks	,	V_163
UPLL_CTLACK2_MASK	,	V_191
RADEON_GPU_PAGE_SIZE	,	V_151
radeon_uvd_calc_upll_dividers	,	F_62
radeon_fence	,	V_83
ref_freq	,	V_179
do_div	,	F_63
size	,	V_68
"(%d) UVD map failed\n"	,	L_6
CHIP_RV610	,	V_12
CHIP_RV730	,	V_24
placement	,	V_89
rbo	,	V_87
"UVD-IBs need a msg command!\n"	,	L_33
PM_METHOD_DPM	,	V_158
"Illegal UVD message type (%d)!\n"	,	L_20
fb_factor	,	V_173
radeon_bo_pin	,	F_12
dclk_div	,	V_185
bo	,	V_111
pd_even	,	V_167
bo_size	,	V_3
RREG32	,	F_67
sd	,	V_152
max_handles	,	V_56
BUG	,	F_39
pd_max	,	V_175
rdev	,	V_2
reference_freq	,	V_181
reloc	,	V_125
num_busy_placement	,	V_95
vco_max	,	V_172
atomic_read	,	F_22
image_size	,	V_106
radeon_uvd_init	,	F_1
f	,	V_115
FIRMWARE_CYPRESS	,	V_32
idle_work	,	V_9
radeon_uvd_validate_codec	,	F_35
data1	,	V_120
i	,	V_6
CHIP_KABINI	,	V_48
uint32_t	,	T_1
data0	,	V_119
img_size	,	V_79
radeon_uvd_cs_msg	,	F_36
ENOENT	,	V_118
radeon_cs_packet	,	V_136
p	,	V_110
r	,	V_7
radeon_ib_schedule	,	F_48
CHIP_RV710	,	V_23
CHIP_BARTS	,	V_37
radeon_bo_kmap	,	F_14
"No more free UVD handles!\n"	,	L_17
"UVD IB length (%d) not 16 dwords aligned!\n"	,	L_30
radeon_device	,	V_1
"More than one message in a UVD-IB!\n"	,	L_27
mdelay	,	F_66
ucode_version	,	V_66
radeon_ib_free	,	F_50
FIRMWARE_BONAIRE	,	V_53
num_placement	,	V_90
RADEON_DEFAULT_UVD_HANDLES	,	V_57
reg	,	V_139
"msg/fb buffer %LX-%LX out of 256MB segment!\n"	,	L_26
CHIP_TAHITI	,	V_41
vco_freq	,	V_164
"UVD codec not handled %d!\n"	,	L_8
CHIP_ARUBA	,	V_44
count	,	V_138
spll	,	V_180
FIRMWARE_SUMO	,	V_40
"(%d) UVD bo pin failed\n"	,	L_5
"invalid reloc offset %X!\n"	,	L_22
optimal_dclk_div	,	V_178
vco_min	,	V_171
UPLL_CTLACK_MASK	,	V_190
FIRMWARE_RV710	,	V_26
ETIMEDOUT	,	V_192
radeon_bo_unpin	,	F_18
radeon_uvd_free_handles	,	F_31
DRM_ERROR	,	F_25
cg_upll_func_cntl	,	V_187
"Invalid UVD handle!\n"	,	L_15
msg_type	,	V_113
radeon_uvd_send_msg	,	F_45
CHIP_HEMLOCK	,	V_28
idx	,	V_126
CHIP_RV770	,	V_21
CHIP_JUNIPER	,	V_29
RADEON_GEM_DOMAIN_VRAM	,	V_73
radeon_get_ib_value	,	F_41
work_struct	,	V_154
radeon_uvd_force_into_uvd_segment	,	F_30
CHIP_RV635	,	V_16
gpu_addr	,	V_75
placements	,	V_91
dev_err	,	F_4
RADEON_UVD_HEAP_SIZE	,	V_70
offs	,	V_150
RADEON_GPU_PAGE_ALIGN	,	F_8
radeon_fence_count_emitted	,	F_55
cpu_to_le32	,	F_52
le32_to_cpu	,	F_6
R600_RING_TYPE_UVD_INDEX	,	V_81
end	,	V_129
vclk	,	V_169
radeon_bo	,	V_86
mask	,	V_189
radeon_uvd_calc_upll_post_div	,	F_61
start	,	V_128
release_firmware	,	F_20
dma_fence	,	V_114
fb_mask	,	V_174
optimal_score	,	V_182
radeon_cs_parser	,	V_109
ptr	,	V_85
CHIP_CAICOS	,	V_39
radeon_uvd_cs_msg_decode	,	F_32
has_msg_cmd	,	V_121
"UVD codec not supported by hardware %d!\n"	,	L_11
"Invalid reg 0x%X!\n"	,	L_29
FIRMWARE_RS780	,	V_20
hdr	,	V_61
uvd_fw	,	V_58
CHIP_RV630	,	V_13
family	,	V_11
hd	,	V_153
fw_name	,	V_4
uint64_t	,	T_3
CHIP_VERDE	,	V_42
radeon_uvd_get_destroy_msg	,	F_24
CHIP_SUMO2	,	V_34
CHIP_CAYMAN	,	V_36
tmp	,	V_107
CHIP_CYPRESS	,	V_27
radeon_ucode_validate	,	F_5
ib	,	V_135
pitch	,	V_103
radeon_bo_create	,	F_9
"Error destroying UVD (%d)!\n"	,	L_7
"invalid UVD command %X!\n"	,	L_24
family_id	,	V_65
radeon_bo_kunmap	,	F_17
fpfn	,	V_92
work	,	V_155
handle	,	V_82
radeon_cs_chunk	,	V_122
legacy_fw_name	,	V_5
fb_div	,	V_183
radeon_bo_list	,	V_124
radeon_uvd_fini	,	F_16
radeon_fence_unref	,	F_27
radeon_ib_get	,	F_46
"Message needed before other commands are send!\n"	,	L_28
PAGE_SIZE	,	V_72
FIRMWARE_TAHITI	,	V_46
cmd	,	V_127
radeon_uvd_send_upll_ctlreq	,	F_64
atomic_cmpxchg	,	F_38
CHIP_OLAND	,	V_45
DRM_INFO	,	F_7
CHIP_KAVERI	,	V_49
pd_min	,	V_166
radeon_uvd_note_usage	,	F_23
post_div	,	V_168
ALIGN	,	F_33
radeon_uvd_count_handles	,	F_53
fw_header_present	,	V_55
vcpu_bo	,	V_74
"(%d) failed to reserve UVD bo\n"	,	L_4
radeon_cs_packet_parse	,	F_44
RADEON_UVD_SESSION_SIZE	,	V_71
dpm_enabled	,	V_159
CHIP_HAWAII	,	V_50
RADEON_UVD_STACK_SIZE	,	V_69
CHIP_SUMO	,	V_33
"(%d) failed to allocate UVD bo\n"	,	L_3
dpm	,	V_160
max	,	F_34
pm_method	,	V_157
common_firmware_header	,	V_60
EINVAL	,	V_54
robj	,	V_134
"Failed mapping the UVD message (%d)!\n"	,	L_14
length_dw	,	V_131
width	,	V_100
lpfn	,	V_94
CHIP_RV670	,	V_14
msg	,	V_97
"No relocation chunk !\n"	,	L_31
data	,	V_62
allowed_domains	,	V_88
radeon_uvd_cs_reg	,	F_42
reservation_object_get_excl	,	F_37
radeon_uvd_resume	,	F_28
gpu_offset	,	V_133
CHIP_PALM	,	V_35
optimal_vclk_div	,	V_177
UPLL_CTLREQ_MASK	,	V_188
vclk_div	,	V_184
"reloc %LX-%LX crossing 256MB boundary!\n"	,	L_25
UVD_GPCOM_VCPU_DATA0	,	V_140
UVD_GPCOM_VCPU_DATA1	,	V_141
chunk_relocs	,	V_130
radeon_dpm_enable_uvd	,	F_56
"Found UVD firmware Version: %hu.%hu Family ID: %hu\n"	,	L_2
radeon_bo_size	,	F_29
stream_type	,	V_99
"Invalid UVD handle 0x%x!\n"	,	L_19
int32_t	,	T_2
"Invalid dpb_size in UVD message (%d / %d)!\n"	,	L_10
UVD_GPCOM_VCPU_CMD	,	V_142
offset	,	V_112
filp	,	V_78
chunk_ib	,	V_145
"Timeout setting UVD clocks!\n"	,	L_34
WREG32_P	,	F_65
relocs	,	V_132
CHIP_CEDAR	,	V_31
streams_changed	,	V_162
version_major	,	V_63
radeon_bo_unref	,	F_11
version_minor	,	V_64
UVD_NO_OP	,	V_144
radeon_uvd_cs_parse	,	F_43
CHIP_REDWOOD	,	V_30
radeon_fence_ref	,	F_49
buf_sizes	,	V_98
CHIP_RS780	,	V_18
tbo	,	V_116
CHIP_BONAIRE	,	V_47
"Relocs at %d after relocations chunk end %d !\n"	,	L_21
RADEON_PACKET_TYPE2	,	V_147
"buffer (%d) to small (%d / %d)!\n"	,	L_23
UVD_IDLE_TIMEOUT_MS	,	V_161
radeon_fence_wait	,	F_26
msecs_to_jiffies	,	F_59
"Handle 0x%x already in use!\n"	,	L_16
pkt	,	V_137
request_firmware	,	F_3
radeon_bo_reserve	,	F_10
addr	,	V_148
RADEON_PACKET_TYPE0	,	V_146
schedule_delayed_work	,	F_58
"Invalid UVD decoding target pitch!\n"	,	L_9
target_freq	,	V_165
optimal_fb_div	,	V_176
CHIP_MULLINS	,	V_51
uvd	,	V_8
CHIP_TURKS	,	V_38
resv	,	V_117
CHIP_PITCAIRN	,	V_43
width_in_mb	,	V_104
"UVD messages must be 64 byte aligned!\n"	,	L_12
"Failed waiting for UVD message (%d)!\n"	,	L_13
radeon_ib	,	V_149
relocs_chunk	,	V_123
container_of	,	F_54
radeon_bo_unreserve	,	F_13
cpu_addr	,	V_76
FIRMWARE_RV770	,	V_22
RADEON_MAX_UVD_HANDLES	,	V_67
CHIP_RS880	,	V_19
radeon_uvd_suspend	,	F_21
drm_file	,	V_96
radeon_set_uvd_clocks	,	F_57
fence	,	V_84
pm	,	V_156
