DECL|ADC0_IDX|macro|ADC0_IDX
DECL|ADC_BRD_CFG1_ADICLK|macro|ADC_BRD_CFG1_ADICLK
DECL|ADC_BRD_CFG1_ADIV|macro|ADC_BRD_CFG1_ADIV
DECL|ADC_BRD_CFG1_ADLPC|macro|ADC_BRD_CFG1_ADLPC
DECL|ADC_BRD_CFG1_ADLSMP|macro|ADC_BRD_CFG1_ADLSMP
DECL|ADC_BRD_CFG1_MODE|macro|ADC_BRD_CFG1_MODE
DECL|ADC_BRD_CFG2_ADACKEN|macro|ADC_BRD_CFG2_ADACKEN
DECL|ADC_BRD_CFG2_ADHSC|macro|ADC_BRD_CFG2_ADHSC
DECL|ADC_BRD_CFG2_ADLSTS|macro|ADC_BRD_CFG2_ADLSTS
DECL|ADC_BRD_CFG2_MUXSEL|macro|ADC_BRD_CFG2_MUXSEL
DECL|ADC_BRD_CLM0_CLM0|macro|ADC_BRD_CLM0_CLM0
DECL|ADC_BRD_CLM1_CLM1|macro|ADC_BRD_CLM1_CLM1
DECL|ADC_BRD_CLM2_CLM2|macro|ADC_BRD_CLM2_CLM2
DECL|ADC_BRD_CLM3_CLM3|macro|ADC_BRD_CLM3_CLM3
DECL|ADC_BRD_CLM4_CLM4|macro|ADC_BRD_CLM4_CLM4
DECL|ADC_BRD_CLMD_CLMD|macro|ADC_BRD_CLMD_CLMD
DECL|ADC_BRD_CLMS_CLMS|macro|ADC_BRD_CLMS_CLMS
DECL|ADC_BRD_CLP0_CLP0|macro|ADC_BRD_CLP0_CLP0
DECL|ADC_BRD_CLP1_CLP1|macro|ADC_BRD_CLP1_CLP1
DECL|ADC_BRD_CLP2_CLP2|macro|ADC_BRD_CLP2_CLP2
DECL|ADC_BRD_CLP3_CLP3|macro|ADC_BRD_CLP3_CLP3
DECL|ADC_BRD_CLP4_CLP4|macro|ADC_BRD_CLP4_CLP4
DECL|ADC_BRD_CLPD_CLPD|macro|ADC_BRD_CLPD_CLPD
DECL|ADC_BRD_CLPS_CLPS|macro|ADC_BRD_CLPS_CLPS
DECL|ADC_BRD_CV1_CV|macro|ADC_BRD_CV1_CV
DECL|ADC_BRD_CV2_CV|macro|ADC_BRD_CV2_CV
DECL|ADC_BRD_MG_MG|macro|ADC_BRD_MG_MG
DECL|ADC_BRD_OFS_OFS|macro|ADC_BRD_OFS_OFS
DECL|ADC_BRD_PG_PG|macro|ADC_BRD_PG_PG
DECL|ADC_BRD_R_D|macro|ADC_BRD_R_D
DECL|ADC_BRD_SC1_ADCH|macro|ADC_BRD_SC1_ADCH
DECL|ADC_BRD_SC1_AIEN|macro|ADC_BRD_SC1_AIEN
DECL|ADC_BRD_SC1_COCO|macro|ADC_BRD_SC1_COCO
DECL|ADC_BRD_SC1_DIFF|macro|ADC_BRD_SC1_DIFF
DECL|ADC_BRD_SC2_ACFE|macro|ADC_BRD_SC2_ACFE
DECL|ADC_BRD_SC2_ACFGT|macro|ADC_BRD_SC2_ACFGT
DECL|ADC_BRD_SC2_ACREN|macro|ADC_BRD_SC2_ACREN
DECL|ADC_BRD_SC2_ADACT|macro|ADC_BRD_SC2_ADACT
DECL|ADC_BRD_SC2_ADTRG|macro|ADC_BRD_SC2_ADTRG
DECL|ADC_BRD_SC2_DMAEN|macro|ADC_BRD_SC2_DMAEN
DECL|ADC_BRD_SC2_REFSEL|macro|ADC_BRD_SC2_REFSEL
DECL|ADC_BRD_SC3_ADCO|macro|ADC_BRD_SC3_ADCO
DECL|ADC_BRD_SC3_AVGE|macro|ADC_BRD_SC3_AVGE
DECL|ADC_BRD_SC3_AVGS|macro|ADC_BRD_SC3_AVGS
DECL|ADC_BRD_SC3_CALF|macro|ADC_BRD_SC3_CALF
DECL|ADC_BRD_SC3_CAL|macro|ADC_BRD_SC3_CAL
DECL|ADC_BWR_CFG1_ADICLK|macro|ADC_BWR_CFG1_ADICLK
DECL|ADC_BWR_CFG1_ADIV|macro|ADC_BWR_CFG1_ADIV
DECL|ADC_BWR_CFG1_ADLPC|macro|ADC_BWR_CFG1_ADLPC
DECL|ADC_BWR_CFG1_ADLSMP|macro|ADC_BWR_CFG1_ADLSMP
DECL|ADC_BWR_CFG1_MODE|macro|ADC_BWR_CFG1_MODE
DECL|ADC_BWR_CFG2_ADACKEN|macro|ADC_BWR_CFG2_ADACKEN
DECL|ADC_BWR_CFG2_ADHSC|macro|ADC_BWR_CFG2_ADHSC
DECL|ADC_BWR_CFG2_ADLSTS|macro|ADC_BWR_CFG2_ADLSTS
DECL|ADC_BWR_CFG2_MUXSEL|macro|ADC_BWR_CFG2_MUXSEL
DECL|ADC_BWR_CLM0_CLM0|macro|ADC_BWR_CLM0_CLM0
DECL|ADC_BWR_CLM1_CLM1|macro|ADC_BWR_CLM1_CLM1
DECL|ADC_BWR_CLM2_CLM2|macro|ADC_BWR_CLM2_CLM2
DECL|ADC_BWR_CLM3_CLM3|macro|ADC_BWR_CLM3_CLM3
DECL|ADC_BWR_CLM4_CLM4|macro|ADC_BWR_CLM4_CLM4
DECL|ADC_BWR_CLMD_CLMD|macro|ADC_BWR_CLMD_CLMD
DECL|ADC_BWR_CLMS_CLMS|macro|ADC_BWR_CLMS_CLMS
DECL|ADC_BWR_CLP0_CLP0|macro|ADC_BWR_CLP0_CLP0
DECL|ADC_BWR_CLP1_CLP1|macro|ADC_BWR_CLP1_CLP1
DECL|ADC_BWR_CLP2_CLP2|macro|ADC_BWR_CLP2_CLP2
DECL|ADC_BWR_CLP3_CLP3|macro|ADC_BWR_CLP3_CLP3
DECL|ADC_BWR_CLP4_CLP4|macro|ADC_BWR_CLP4_CLP4
DECL|ADC_BWR_CLPD_CLPD|macro|ADC_BWR_CLPD_CLPD
DECL|ADC_BWR_CLPS_CLPS|macro|ADC_BWR_CLPS_CLPS
DECL|ADC_BWR_CV1_CV|macro|ADC_BWR_CV1_CV
DECL|ADC_BWR_CV2_CV|macro|ADC_BWR_CV2_CV
DECL|ADC_BWR_MG_MG|macro|ADC_BWR_MG_MG
DECL|ADC_BWR_OFS_OFS|macro|ADC_BWR_OFS_OFS
DECL|ADC_BWR_PG_PG|macro|ADC_BWR_PG_PG
DECL|ADC_BWR_SC1_ADCH|macro|ADC_BWR_SC1_ADCH
DECL|ADC_BWR_SC1_AIEN|macro|ADC_BWR_SC1_AIEN
DECL|ADC_BWR_SC1_DIFF|macro|ADC_BWR_SC1_DIFF
DECL|ADC_BWR_SC2_ACFE|macro|ADC_BWR_SC2_ACFE
DECL|ADC_BWR_SC2_ACFGT|macro|ADC_BWR_SC2_ACFGT
DECL|ADC_BWR_SC2_ACREN|macro|ADC_BWR_SC2_ACREN
DECL|ADC_BWR_SC2_ADTRG|macro|ADC_BWR_SC2_ADTRG
DECL|ADC_BWR_SC2_DMAEN|macro|ADC_BWR_SC2_DMAEN
DECL|ADC_BWR_SC2_REFSEL|macro|ADC_BWR_SC2_REFSEL
DECL|ADC_BWR_SC3_ADCO|macro|ADC_BWR_SC3_ADCO
DECL|ADC_BWR_SC3_AVGE|macro|ADC_BWR_SC3_AVGE
DECL|ADC_BWR_SC3_AVGS|macro|ADC_BWR_SC3_AVGS
DECL|ADC_BWR_SC3_CALF|macro|ADC_BWR_SC3_CALF
DECL|ADC_BWR_SC3_CAL|macro|ADC_BWR_SC3_CAL
DECL|ADC_CLR_CFG1|macro|ADC_CLR_CFG1
DECL|ADC_CLR_CFG2|macro|ADC_CLR_CFG2
DECL|ADC_CLR_CLM0|macro|ADC_CLR_CLM0
DECL|ADC_CLR_CLM1|macro|ADC_CLR_CLM1
DECL|ADC_CLR_CLM2|macro|ADC_CLR_CLM2
DECL|ADC_CLR_CLM3|macro|ADC_CLR_CLM3
DECL|ADC_CLR_CLM4|macro|ADC_CLR_CLM4
DECL|ADC_CLR_CLMD|macro|ADC_CLR_CLMD
DECL|ADC_CLR_CLMS|macro|ADC_CLR_CLMS
DECL|ADC_CLR_CLP0|macro|ADC_CLR_CLP0
DECL|ADC_CLR_CLP1|macro|ADC_CLR_CLP1
DECL|ADC_CLR_CLP2|macro|ADC_CLR_CLP2
DECL|ADC_CLR_CLP3|macro|ADC_CLR_CLP3
DECL|ADC_CLR_CLP4|macro|ADC_CLR_CLP4
DECL|ADC_CLR_CLPD|macro|ADC_CLR_CLPD
DECL|ADC_CLR_CLPS|macro|ADC_CLR_CLPS
DECL|ADC_CLR_CV1|macro|ADC_CLR_CV1
DECL|ADC_CLR_CV2|macro|ADC_CLR_CV2
DECL|ADC_CLR_MG|macro|ADC_CLR_MG
DECL|ADC_CLR_OFS|macro|ADC_CLR_OFS
DECL|ADC_CLR_PG|macro|ADC_CLR_PG
DECL|ADC_CLR_SC1|macro|ADC_CLR_SC1
DECL|ADC_CLR_SC2|macro|ADC_CLR_SC2
DECL|ADC_CLR_SC3|macro|ADC_CLR_SC3
DECL|ADC_INSTANCE_COUNT|macro|ADC_INSTANCE_COUNT
DECL|ADC_RD_CFG1_ADICLK|macro|ADC_RD_CFG1_ADICLK
DECL|ADC_RD_CFG1_ADIV|macro|ADC_RD_CFG1_ADIV
DECL|ADC_RD_CFG1_ADLPC|macro|ADC_RD_CFG1_ADLPC
DECL|ADC_RD_CFG1_ADLSMP|macro|ADC_RD_CFG1_ADLSMP
DECL|ADC_RD_CFG1_MODE|macro|ADC_RD_CFG1_MODE
DECL|ADC_RD_CFG1|macro|ADC_RD_CFG1
DECL|ADC_RD_CFG2_ADACKEN|macro|ADC_RD_CFG2_ADACKEN
DECL|ADC_RD_CFG2_ADHSC|macro|ADC_RD_CFG2_ADHSC
DECL|ADC_RD_CFG2_ADLSTS|macro|ADC_RD_CFG2_ADLSTS
DECL|ADC_RD_CFG2_MUXSEL|macro|ADC_RD_CFG2_MUXSEL
DECL|ADC_RD_CFG2|macro|ADC_RD_CFG2
DECL|ADC_RD_CLM0_CLM0|macro|ADC_RD_CLM0_CLM0
DECL|ADC_RD_CLM0|macro|ADC_RD_CLM0
DECL|ADC_RD_CLM1_CLM1|macro|ADC_RD_CLM1_CLM1
DECL|ADC_RD_CLM1|macro|ADC_RD_CLM1
DECL|ADC_RD_CLM2_CLM2|macro|ADC_RD_CLM2_CLM2
DECL|ADC_RD_CLM2|macro|ADC_RD_CLM2
DECL|ADC_RD_CLM3_CLM3|macro|ADC_RD_CLM3_CLM3
DECL|ADC_RD_CLM3|macro|ADC_RD_CLM3
DECL|ADC_RD_CLM4_CLM4|macro|ADC_RD_CLM4_CLM4
DECL|ADC_RD_CLM4|macro|ADC_RD_CLM4
DECL|ADC_RD_CLMD_CLMD|macro|ADC_RD_CLMD_CLMD
DECL|ADC_RD_CLMD|macro|ADC_RD_CLMD
DECL|ADC_RD_CLMS_CLMS|macro|ADC_RD_CLMS_CLMS
DECL|ADC_RD_CLMS|macro|ADC_RD_CLMS
DECL|ADC_RD_CLP0_CLP0|macro|ADC_RD_CLP0_CLP0
DECL|ADC_RD_CLP0|macro|ADC_RD_CLP0
DECL|ADC_RD_CLP1_CLP1|macro|ADC_RD_CLP1_CLP1
DECL|ADC_RD_CLP1|macro|ADC_RD_CLP1
DECL|ADC_RD_CLP2_CLP2|macro|ADC_RD_CLP2_CLP2
DECL|ADC_RD_CLP2|macro|ADC_RD_CLP2
DECL|ADC_RD_CLP3_CLP3|macro|ADC_RD_CLP3_CLP3
DECL|ADC_RD_CLP3|macro|ADC_RD_CLP3
DECL|ADC_RD_CLP4_CLP4|macro|ADC_RD_CLP4_CLP4
DECL|ADC_RD_CLP4|macro|ADC_RD_CLP4
DECL|ADC_RD_CLPD_CLPD|macro|ADC_RD_CLPD_CLPD
DECL|ADC_RD_CLPD|macro|ADC_RD_CLPD
DECL|ADC_RD_CLPS_CLPS|macro|ADC_RD_CLPS_CLPS
DECL|ADC_RD_CLPS|macro|ADC_RD_CLPS
DECL|ADC_RD_CV1_CV|macro|ADC_RD_CV1_CV
DECL|ADC_RD_CV1|macro|ADC_RD_CV1
DECL|ADC_RD_CV2_CV|macro|ADC_RD_CV2_CV
DECL|ADC_RD_CV2|macro|ADC_RD_CV2
DECL|ADC_RD_MG_MG|macro|ADC_RD_MG_MG
DECL|ADC_RD_MG|macro|ADC_RD_MG
DECL|ADC_RD_OFS_OFS|macro|ADC_RD_OFS_OFS
DECL|ADC_RD_OFS|macro|ADC_RD_OFS
DECL|ADC_RD_PG_PG|macro|ADC_RD_PG_PG
DECL|ADC_RD_PG|macro|ADC_RD_PG
DECL|ADC_RD_R_D|macro|ADC_RD_R_D
DECL|ADC_RD_R|macro|ADC_RD_R
DECL|ADC_RD_SC1_ADCH|macro|ADC_RD_SC1_ADCH
DECL|ADC_RD_SC1_AIEN|macro|ADC_RD_SC1_AIEN
DECL|ADC_RD_SC1_COCO|macro|ADC_RD_SC1_COCO
DECL|ADC_RD_SC1_DIFF|macro|ADC_RD_SC1_DIFF
DECL|ADC_RD_SC1|macro|ADC_RD_SC1
DECL|ADC_RD_SC2_ACFE|macro|ADC_RD_SC2_ACFE
DECL|ADC_RD_SC2_ACFGT|macro|ADC_RD_SC2_ACFGT
DECL|ADC_RD_SC2_ACREN|macro|ADC_RD_SC2_ACREN
DECL|ADC_RD_SC2_ADACT|macro|ADC_RD_SC2_ADACT
DECL|ADC_RD_SC2_ADTRG|macro|ADC_RD_SC2_ADTRG
DECL|ADC_RD_SC2_DMAEN|macro|ADC_RD_SC2_DMAEN
DECL|ADC_RD_SC2_REFSEL|macro|ADC_RD_SC2_REFSEL
DECL|ADC_RD_SC2|macro|ADC_RD_SC2
DECL|ADC_RD_SC3_ADCO|macro|ADC_RD_SC3_ADCO
DECL|ADC_RD_SC3_AVGE|macro|ADC_RD_SC3_AVGE
DECL|ADC_RD_SC3_AVGS|macro|ADC_RD_SC3_AVGS
DECL|ADC_RD_SC3_CALF|macro|ADC_RD_SC3_CALF
DECL|ADC_RD_SC3_CAL|macro|ADC_RD_SC3_CAL
DECL|ADC_RD_SC3|macro|ADC_RD_SC3
DECL|ADC_RMW_CFG1|macro|ADC_RMW_CFG1
DECL|ADC_RMW_CFG2|macro|ADC_RMW_CFG2
DECL|ADC_RMW_CLM0|macro|ADC_RMW_CLM0
DECL|ADC_RMW_CLM1|macro|ADC_RMW_CLM1
DECL|ADC_RMW_CLM2|macro|ADC_RMW_CLM2
DECL|ADC_RMW_CLM3|macro|ADC_RMW_CLM3
DECL|ADC_RMW_CLM4|macro|ADC_RMW_CLM4
DECL|ADC_RMW_CLMD|macro|ADC_RMW_CLMD
DECL|ADC_RMW_CLMS|macro|ADC_RMW_CLMS
DECL|ADC_RMW_CLP0|macro|ADC_RMW_CLP0
DECL|ADC_RMW_CLP1|macro|ADC_RMW_CLP1
DECL|ADC_RMW_CLP2|macro|ADC_RMW_CLP2
DECL|ADC_RMW_CLP3|macro|ADC_RMW_CLP3
DECL|ADC_RMW_CLP4|macro|ADC_RMW_CLP4
DECL|ADC_RMW_CLPD|macro|ADC_RMW_CLPD
DECL|ADC_RMW_CLPS|macro|ADC_RMW_CLPS
DECL|ADC_RMW_CV1|macro|ADC_RMW_CV1
DECL|ADC_RMW_CV2|macro|ADC_RMW_CV2
DECL|ADC_RMW_MG|macro|ADC_RMW_MG
DECL|ADC_RMW_OFS|macro|ADC_RMW_OFS
DECL|ADC_RMW_PG|macro|ADC_RMW_PG
DECL|ADC_RMW_SC1|macro|ADC_RMW_SC1
DECL|ADC_RMW_SC2|macro|ADC_RMW_SC2
DECL|ADC_RMW_SC3|macro|ADC_RMW_SC3
DECL|ADC_SET_CFG1|macro|ADC_SET_CFG1
DECL|ADC_SET_CFG2|macro|ADC_SET_CFG2
DECL|ADC_SET_CLM0|macro|ADC_SET_CLM0
DECL|ADC_SET_CLM1|macro|ADC_SET_CLM1
DECL|ADC_SET_CLM2|macro|ADC_SET_CLM2
DECL|ADC_SET_CLM3|macro|ADC_SET_CLM3
DECL|ADC_SET_CLM4|macro|ADC_SET_CLM4
DECL|ADC_SET_CLMD|macro|ADC_SET_CLMD
DECL|ADC_SET_CLMS|macro|ADC_SET_CLMS
DECL|ADC_SET_CLP0|macro|ADC_SET_CLP0
DECL|ADC_SET_CLP1|macro|ADC_SET_CLP1
DECL|ADC_SET_CLP2|macro|ADC_SET_CLP2
DECL|ADC_SET_CLP3|macro|ADC_SET_CLP3
DECL|ADC_SET_CLP4|macro|ADC_SET_CLP4
DECL|ADC_SET_CLPD|macro|ADC_SET_CLPD
DECL|ADC_SET_CLPS|macro|ADC_SET_CLPS
DECL|ADC_SET_CV1|macro|ADC_SET_CV1
DECL|ADC_SET_CV2|macro|ADC_SET_CV2
DECL|ADC_SET_MG|macro|ADC_SET_MG
DECL|ADC_SET_OFS|macro|ADC_SET_OFS
DECL|ADC_SET_PG|macro|ADC_SET_PG
DECL|ADC_SET_SC1|macro|ADC_SET_SC1
DECL|ADC_SET_SC2|macro|ADC_SET_SC2
DECL|ADC_SET_SC3|macro|ADC_SET_SC3
DECL|ADC_TOG_CFG1|macro|ADC_TOG_CFG1
DECL|ADC_TOG_CFG2|macro|ADC_TOG_CFG2
DECL|ADC_TOG_CLM0|macro|ADC_TOG_CLM0
DECL|ADC_TOG_CLM1|macro|ADC_TOG_CLM1
DECL|ADC_TOG_CLM2|macro|ADC_TOG_CLM2
DECL|ADC_TOG_CLM3|macro|ADC_TOG_CLM3
DECL|ADC_TOG_CLM4|macro|ADC_TOG_CLM4
DECL|ADC_TOG_CLMD|macro|ADC_TOG_CLMD
DECL|ADC_TOG_CLMS|macro|ADC_TOG_CLMS
DECL|ADC_TOG_CLP0|macro|ADC_TOG_CLP0
DECL|ADC_TOG_CLP1|macro|ADC_TOG_CLP1
DECL|ADC_TOG_CLP2|macro|ADC_TOG_CLP2
DECL|ADC_TOG_CLP3|macro|ADC_TOG_CLP3
DECL|ADC_TOG_CLP4|macro|ADC_TOG_CLP4
DECL|ADC_TOG_CLPD|macro|ADC_TOG_CLPD
DECL|ADC_TOG_CLPS|macro|ADC_TOG_CLPS
DECL|ADC_TOG_CV1|macro|ADC_TOG_CV1
DECL|ADC_TOG_CV2|macro|ADC_TOG_CV2
DECL|ADC_TOG_MG|macro|ADC_TOG_MG
DECL|ADC_TOG_OFS|macro|ADC_TOG_OFS
DECL|ADC_TOG_PG|macro|ADC_TOG_PG
DECL|ADC_TOG_SC1|macro|ADC_TOG_SC1
DECL|ADC_TOG_SC2|macro|ADC_TOG_SC2
DECL|ADC_TOG_SC3|macro|ADC_TOG_SC3
DECL|ADC_WR_CFG1_ADICLK|macro|ADC_WR_CFG1_ADICLK
DECL|ADC_WR_CFG1_ADIV|macro|ADC_WR_CFG1_ADIV
DECL|ADC_WR_CFG1_ADLPC|macro|ADC_WR_CFG1_ADLPC
DECL|ADC_WR_CFG1_ADLSMP|macro|ADC_WR_CFG1_ADLSMP
DECL|ADC_WR_CFG1_MODE|macro|ADC_WR_CFG1_MODE
DECL|ADC_WR_CFG1|macro|ADC_WR_CFG1
DECL|ADC_WR_CFG2_ADACKEN|macro|ADC_WR_CFG2_ADACKEN
DECL|ADC_WR_CFG2_ADHSC|macro|ADC_WR_CFG2_ADHSC
DECL|ADC_WR_CFG2_ADLSTS|macro|ADC_WR_CFG2_ADLSTS
DECL|ADC_WR_CFG2_MUXSEL|macro|ADC_WR_CFG2_MUXSEL
DECL|ADC_WR_CFG2|macro|ADC_WR_CFG2
DECL|ADC_WR_CLM0_CLM0|macro|ADC_WR_CLM0_CLM0
DECL|ADC_WR_CLM0|macro|ADC_WR_CLM0
DECL|ADC_WR_CLM1_CLM1|macro|ADC_WR_CLM1_CLM1
DECL|ADC_WR_CLM1|macro|ADC_WR_CLM1
DECL|ADC_WR_CLM2_CLM2|macro|ADC_WR_CLM2_CLM2
DECL|ADC_WR_CLM2|macro|ADC_WR_CLM2
DECL|ADC_WR_CLM3_CLM3|macro|ADC_WR_CLM3_CLM3
DECL|ADC_WR_CLM3|macro|ADC_WR_CLM3
DECL|ADC_WR_CLM4_CLM4|macro|ADC_WR_CLM4_CLM4
DECL|ADC_WR_CLM4|macro|ADC_WR_CLM4
DECL|ADC_WR_CLMD_CLMD|macro|ADC_WR_CLMD_CLMD
DECL|ADC_WR_CLMD|macro|ADC_WR_CLMD
DECL|ADC_WR_CLMS_CLMS|macro|ADC_WR_CLMS_CLMS
DECL|ADC_WR_CLMS|macro|ADC_WR_CLMS
DECL|ADC_WR_CLP0_CLP0|macro|ADC_WR_CLP0_CLP0
DECL|ADC_WR_CLP0|macro|ADC_WR_CLP0
DECL|ADC_WR_CLP1_CLP1|macro|ADC_WR_CLP1_CLP1
DECL|ADC_WR_CLP1|macro|ADC_WR_CLP1
DECL|ADC_WR_CLP2_CLP2|macro|ADC_WR_CLP2_CLP2
DECL|ADC_WR_CLP2|macro|ADC_WR_CLP2
DECL|ADC_WR_CLP3_CLP3|macro|ADC_WR_CLP3_CLP3
DECL|ADC_WR_CLP3|macro|ADC_WR_CLP3
DECL|ADC_WR_CLP4_CLP4|macro|ADC_WR_CLP4_CLP4
DECL|ADC_WR_CLP4|macro|ADC_WR_CLP4
DECL|ADC_WR_CLPD_CLPD|macro|ADC_WR_CLPD_CLPD
DECL|ADC_WR_CLPD|macro|ADC_WR_CLPD
DECL|ADC_WR_CLPS_CLPS|macro|ADC_WR_CLPS_CLPS
DECL|ADC_WR_CLPS|macro|ADC_WR_CLPS
DECL|ADC_WR_CV1_CV|macro|ADC_WR_CV1_CV
DECL|ADC_WR_CV1|macro|ADC_WR_CV1
DECL|ADC_WR_CV2_CV|macro|ADC_WR_CV2_CV
DECL|ADC_WR_CV2|macro|ADC_WR_CV2
DECL|ADC_WR_MG_MG|macro|ADC_WR_MG_MG
DECL|ADC_WR_MG|macro|ADC_WR_MG
DECL|ADC_WR_OFS_OFS|macro|ADC_WR_OFS_OFS
DECL|ADC_WR_OFS|macro|ADC_WR_OFS
DECL|ADC_WR_PG_PG|macro|ADC_WR_PG_PG
DECL|ADC_WR_PG|macro|ADC_WR_PG
DECL|ADC_WR_SC1_ADCH|macro|ADC_WR_SC1_ADCH
DECL|ADC_WR_SC1_AIEN|macro|ADC_WR_SC1_AIEN
DECL|ADC_WR_SC1_DIFF|macro|ADC_WR_SC1_DIFF
DECL|ADC_WR_SC1|macro|ADC_WR_SC1
DECL|ADC_WR_SC2_ACFE|macro|ADC_WR_SC2_ACFE
DECL|ADC_WR_SC2_ACFGT|macro|ADC_WR_SC2_ACFGT
DECL|ADC_WR_SC2_ACREN|macro|ADC_WR_SC2_ACREN
DECL|ADC_WR_SC2_ADTRG|macro|ADC_WR_SC2_ADTRG
DECL|ADC_WR_SC2_DMAEN|macro|ADC_WR_SC2_DMAEN
DECL|ADC_WR_SC2_REFSEL|macro|ADC_WR_SC2_REFSEL
DECL|ADC_WR_SC2|macro|ADC_WR_SC2
DECL|ADC_WR_SC3_ADCO|macro|ADC_WR_SC3_ADCO
DECL|ADC_WR_SC3_AVGE|macro|ADC_WR_SC3_AVGE
DECL|ADC_WR_SC3_AVGS|macro|ADC_WR_SC3_AVGS
DECL|ADC_WR_SC3_CALF|macro|ADC_WR_SC3_CALF
DECL|ADC_WR_SC3_CAL|macro|ADC_WR_SC3_CAL
DECL|ADC_WR_SC3|macro|ADC_WR_SC3
DECL|BLE_RF_REGS_BRD_BLE_AFC_BLE_AFC|macro|BLE_RF_REGS_BRD_BLE_AFC_BLE_AFC
DECL|BLE_RF_REGS_BRD_BLE_AFC_LATCH_AFC_ON_ACCESS_MATCH|macro|BLE_RF_REGS_BRD_BLE_AFC_LATCH_AFC_ON_ACCESS_MATCH
DECL|BLE_RF_REGS_BRD_BLE_BSM_BSM_EN_BLE|macro|BLE_RF_REGS_BRD_BLE_BSM_BSM_EN_BLE
DECL|BLE_RF_REGS_BRD_DSM_STATUS_ORF_SYSCLK_REQ|macro|BLE_RF_REGS_BRD_DSM_STATUS_ORF_SYSCLK_REQ
DECL|BLE_RF_REGS_BRD_DSM_STATUS_RIF_LL_ACTIVE|macro|BLE_RF_REGS_BRD_DSM_STATUS_RIF_LL_ACTIVE
DECL|BLE_RF_REGS_BWR_BLE_AFC_LATCH_AFC_ON_ACCESS_MATCH|macro|BLE_RF_REGS_BWR_BLE_AFC_LATCH_AFC_ON_ACCESS_MATCH
DECL|BLE_RF_REGS_BWR_BLE_BSM_BSM_EN_BLE|macro|BLE_RF_REGS_BWR_BLE_BSM_BSM_EN_BLE
DECL|BLE_RF_REGS_CLR_BLE_AFC|macro|BLE_RF_REGS_CLR_BLE_AFC
DECL|BLE_RF_REGS_CLR_BLE_BSM|macro|BLE_RF_REGS_CLR_BLE_BSM
DECL|BLE_RF_REGS_IDX|macro|BLE_RF_REGS_IDX
DECL|BLE_RF_REGS_INSTANCE_COUNT|macro|BLE_RF_REGS_INSTANCE_COUNT
DECL|BLE_RF_REGS_RD_BLE_AFC_BLE_AFC|macro|BLE_RF_REGS_RD_BLE_AFC_BLE_AFC
DECL|BLE_RF_REGS_RD_BLE_AFC_LATCH_AFC_ON_ACCESS_MATCH|macro|BLE_RF_REGS_RD_BLE_AFC_LATCH_AFC_ON_ACCESS_MATCH
DECL|BLE_RF_REGS_RD_BLE_AFC|macro|BLE_RF_REGS_RD_BLE_AFC
DECL|BLE_RF_REGS_RD_BLE_BSM_BSM_EN_BLE|macro|BLE_RF_REGS_RD_BLE_BSM_BSM_EN_BLE
DECL|BLE_RF_REGS_RD_BLE_BSM|macro|BLE_RF_REGS_RD_BLE_BSM
DECL|BLE_RF_REGS_RD_BLE_PART_ID|macro|BLE_RF_REGS_RD_BLE_PART_ID
DECL|BLE_RF_REGS_RD_DSM_STATUS_ORF_SYSCLK_REQ|macro|BLE_RF_REGS_RD_DSM_STATUS_ORF_SYSCLK_REQ
DECL|BLE_RF_REGS_RD_DSM_STATUS_RIF_LL_ACTIVE|macro|BLE_RF_REGS_RD_DSM_STATUS_RIF_LL_ACTIVE
DECL|BLE_RF_REGS_RD_DSM_STATUS|macro|BLE_RF_REGS_RD_DSM_STATUS
DECL|BLE_RF_REGS_RMW_BLE_AFC|macro|BLE_RF_REGS_RMW_BLE_AFC
DECL|BLE_RF_REGS_RMW_BLE_BSM|macro|BLE_RF_REGS_RMW_BLE_BSM
DECL|BLE_RF_REGS_SET_BLE_AFC|macro|BLE_RF_REGS_SET_BLE_AFC
DECL|BLE_RF_REGS_SET_BLE_BSM|macro|BLE_RF_REGS_SET_BLE_BSM
DECL|BLE_RF_REGS_TOG_BLE_AFC|macro|BLE_RF_REGS_TOG_BLE_AFC
DECL|BLE_RF_REGS_TOG_BLE_BSM|macro|BLE_RF_REGS_TOG_BLE_BSM
DECL|BLE_RF_REGS_WR_BLE_AFC_LATCH_AFC_ON_ACCESS_MATCH|macro|BLE_RF_REGS_WR_BLE_AFC_LATCH_AFC_ON_ACCESS_MATCH
DECL|BLE_RF_REGS_WR_BLE_AFC|macro|BLE_RF_REGS_WR_BLE_AFC
DECL|BLE_RF_REGS_WR_BLE_BSM_BSM_EN_BLE|macro|BLE_RF_REGS_WR_BLE_BSM_BSM_EN_BLE
DECL|BLE_RF_REGS_WR_BLE_BSM|macro|BLE_RF_REGS_WR_BLE_BSM
DECL|CMP0_IDX|macro|CMP0_IDX
DECL|CMP_BRD_CR0_FILTER_CNT|macro|CMP_BRD_CR0_FILTER_CNT
DECL|CMP_BRD_CR0_HYSTCTR|macro|CMP_BRD_CR0_HYSTCTR
DECL|CMP_BRD_CR1_COS|macro|CMP_BRD_CR1_COS
DECL|CMP_BRD_CR1_EN|macro|CMP_BRD_CR1_EN
DECL|CMP_BRD_CR1_INV|macro|CMP_BRD_CR1_INV
DECL|CMP_BRD_CR1_OPE|macro|CMP_BRD_CR1_OPE
DECL|CMP_BRD_CR1_PMODE|macro|CMP_BRD_CR1_PMODE
DECL|CMP_BRD_CR1_SE|macro|CMP_BRD_CR1_SE
DECL|CMP_BRD_CR1_TRIGM|macro|CMP_BRD_CR1_TRIGM
DECL|CMP_BRD_CR1_WE|macro|CMP_BRD_CR1_WE
DECL|CMP_BRD_DACCR_DACEN|macro|CMP_BRD_DACCR_DACEN
DECL|CMP_BRD_DACCR_VOSEL|macro|CMP_BRD_DACCR_VOSEL
DECL|CMP_BRD_DACCR_VRSEL|macro|CMP_BRD_DACCR_VRSEL
DECL|CMP_BRD_MUXCR_MSEL|macro|CMP_BRD_MUXCR_MSEL
DECL|CMP_BRD_MUXCR_PSEL|macro|CMP_BRD_MUXCR_PSEL
DECL|CMP_BRD_MUXCR_PSTM|macro|CMP_BRD_MUXCR_PSTM
DECL|CMP_BRD_SCR_CFF|macro|CMP_BRD_SCR_CFF
DECL|CMP_BRD_SCR_CFR|macro|CMP_BRD_SCR_CFR
DECL|CMP_BRD_SCR_COUT|macro|CMP_BRD_SCR_COUT
DECL|CMP_BRD_SCR_DMAEN|macro|CMP_BRD_SCR_DMAEN
DECL|CMP_BRD_SCR_IEF|macro|CMP_BRD_SCR_IEF
DECL|CMP_BRD_SCR_IER|macro|CMP_BRD_SCR_IER
DECL|CMP_BWR_CR0_FILTER_CNT|macro|CMP_BWR_CR0_FILTER_CNT
DECL|CMP_BWR_CR0_HYSTCTR|macro|CMP_BWR_CR0_HYSTCTR
DECL|CMP_BWR_CR1_COS|macro|CMP_BWR_CR1_COS
DECL|CMP_BWR_CR1_EN|macro|CMP_BWR_CR1_EN
DECL|CMP_BWR_CR1_INV|macro|CMP_BWR_CR1_INV
DECL|CMP_BWR_CR1_OPE|macro|CMP_BWR_CR1_OPE
DECL|CMP_BWR_CR1_PMODE|macro|CMP_BWR_CR1_PMODE
DECL|CMP_BWR_CR1_SE|macro|CMP_BWR_CR1_SE
DECL|CMP_BWR_CR1_TRIGM|macro|CMP_BWR_CR1_TRIGM
DECL|CMP_BWR_CR1_WE|macro|CMP_BWR_CR1_WE
DECL|CMP_BWR_DACCR_DACEN|macro|CMP_BWR_DACCR_DACEN
DECL|CMP_BWR_DACCR_VOSEL|macro|CMP_BWR_DACCR_VOSEL
DECL|CMP_BWR_DACCR_VRSEL|macro|CMP_BWR_DACCR_VRSEL
DECL|CMP_BWR_MUXCR_MSEL|macro|CMP_BWR_MUXCR_MSEL
DECL|CMP_BWR_MUXCR_PSEL|macro|CMP_BWR_MUXCR_PSEL
DECL|CMP_BWR_MUXCR_PSTM|macro|CMP_BWR_MUXCR_PSTM
DECL|CMP_BWR_SCR_CFF|macro|CMP_BWR_SCR_CFF
DECL|CMP_BWR_SCR_CFR|macro|CMP_BWR_SCR_CFR
DECL|CMP_BWR_SCR_DMAEN|macro|CMP_BWR_SCR_DMAEN
DECL|CMP_BWR_SCR_IEF|macro|CMP_BWR_SCR_IEF
DECL|CMP_BWR_SCR_IER|macro|CMP_BWR_SCR_IER
DECL|CMP_CLR_CR0|macro|CMP_CLR_CR0
DECL|CMP_CLR_CR1|macro|CMP_CLR_CR1
DECL|CMP_CLR_DACCR|macro|CMP_CLR_DACCR
DECL|CMP_CLR_FPR|macro|CMP_CLR_FPR
DECL|CMP_CLR_MUXCR|macro|CMP_CLR_MUXCR
DECL|CMP_CLR_SCR|macro|CMP_CLR_SCR
DECL|CMP_INSTANCE_COUNT|macro|CMP_INSTANCE_COUNT
DECL|CMP_RD_CR0_FILTER_CNT|macro|CMP_RD_CR0_FILTER_CNT
DECL|CMP_RD_CR0_HYSTCTR|macro|CMP_RD_CR0_HYSTCTR
DECL|CMP_RD_CR0|macro|CMP_RD_CR0
DECL|CMP_RD_CR1_COS|macro|CMP_RD_CR1_COS
DECL|CMP_RD_CR1_EN|macro|CMP_RD_CR1_EN
DECL|CMP_RD_CR1_INV|macro|CMP_RD_CR1_INV
DECL|CMP_RD_CR1_OPE|macro|CMP_RD_CR1_OPE
DECL|CMP_RD_CR1_PMODE|macro|CMP_RD_CR1_PMODE
DECL|CMP_RD_CR1_SE|macro|CMP_RD_CR1_SE
DECL|CMP_RD_CR1_TRIGM|macro|CMP_RD_CR1_TRIGM
DECL|CMP_RD_CR1_WE|macro|CMP_RD_CR1_WE
DECL|CMP_RD_CR1|macro|CMP_RD_CR1
DECL|CMP_RD_DACCR_DACEN|macro|CMP_RD_DACCR_DACEN
DECL|CMP_RD_DACCR_VOSEL|macro|CMP_RD_DACCR_VOSEL
DECL|CMP_RD_DACCR_VRSEL|macro|CMP_RD_DACCR_VRSEL
DECL|CMP_RD_DACCR|macro|CMP_RD_DACCR
DECL|CMP_RD_FPR|macro|CMP_RD_FPR
DECL|CMP_RD_MUXCR_MSEL|macro|CMP_RD_MUXCR_MSEL
DECL|CMP_RD_MUXCR_PSEL|macro|CMP_RD_MUXCR_PSEL
DECL|CMP_RD_MUXCR_PSTM|macro|CMP_RD_MUXCR_PSTM
DECL|CMP_RD_MUXCR|macro|CMP_RD_MUXCR
DECL|CMP_RD_SCR_CFF|macro|CMP_RD_SCR_CFF
DECL|CMP_RD_SCR_CFR|macro|CMP_RD_SCR_CFR
DECL|CMP_RD_SCR_COUT|macro|CMP_RD_SCR_COUT
DECL|CMP_RD_SCR_DMAEN|macro|CMP_RD_SCR_DMAEN
DECL|CMP_RD_SCR_IEF|macro|CMP_RD_SCR_IEF
DECL|CMP_RD_SCR_IER|macro|CMP_RD_SCR_IER
DECL|CMP_RD_SCR|macro|CMP_RD_SCR
DECL|CMP_RMW_CR0|macro|CMP_RMW_CR0
DECL|CMP_RMW_CR1|macro|CMP_RMW_CR1
DECL|CMP_RMW_DACCR|macro|CMP_RMW_DACCR
DECL|CMP_RMW_FPR|macro|CMP_RMW_FPR
DECL|CMP_RMW_MUXCR|macro|CMP_RMW_MUXCR
DECL|CMP_RMW_SCR|macro|CMP_RMW_SCR
DECL|CMP_SET_CR0|macro|CMP_SET_CR0
DECL|CMP_SET_CR1|macro|CMP_SET_CR1
DECL|CMP_SET_DACCR|macro|CMP_SET_DACCR
DECL|CMP_SET_FPR|macro|CMP_SET_FPR
DECL|CMP_SET_MUXCR|macro|CMP_SET_MUXCR
DECL|CMP_SET_SCR|macro|CMP_SET_SCR
DECL|CMP_TOG_CR0|macro|CMP_TOG_CR0
DECL|CMP_TOG_CR1|macro|CMP_TOG_CR1
DECL|CMP_TOG_DACCR|macro|CMP_TOG_DACCR
DECL|CMP_TOG_FPR|macro|CMP_TOG_FPR
DECL|CMP_TOG_MUXCR|macro|CMP_TOG_MUXCR
DECL|CMP_TOG_SCR|macro|CMP_TOG_SCR
DECL|CMP_WR_CR0_FILTER_CNT|macro|CMP_WR_CR0_FILTER_CNT
DECL|CMP_WR_CR0_HYSTCTR|macro|CMP_WR_CR0_HYSTCTR
DECL|CMP_WR_CR0|macro|CMP_WR_CR0
DECL|CMP_WR_CR1_COS|macro|CMP_WR_CR1_COS
DECL|CMP_WR_CR1_EN|macro|CMP_WR_CR1_EN
DECL|CMP_WR_CR1_INV|macro|CMP_WR_CR1_INV
DECL|CMP_WR_CR1_OPE|macro|CMP_WR_CR1_OPE
DECL|CMP_WR_CR1_PMODE|macro|CMP_WR_CR1_PMODE
DECL|CMP_WR_CR1_SE|macro|CMP_WR_CR1_SE
DECL|CMP_WR_CR1_TRIGM|macro|CMP_WR_CR1_TRIGM
DECL|CMP_WR_CR1_WE|macro|CMP_WR_CR1_WE
DECL|CMP_WR_CR1|macro|CMP_WR_CR1
DECL|CMP_WR_DACCR_DACEN|macro|CMP_WR_DACCR_DACEN
DECL|CMP_WR_DACCR_VOSEL|macro|CMP_WR_DACCR_VOSEL
DECL|CMP_WR_DACCR_VRSEL|macro|CMP_WR_DACCR_VRSEL
DECL|CMP_WR_DACCR|macro|CMP_WR_DACCR
DECL|CMP_WR_FPR|macro|CMP_WR_FPR
DECL|CMP_WR_MUXCR_MSEL|macro|CMP_WR_MUXCR_MSEL
DECL|CMP_WR_MUXCR_PSEL|macro|CMP_WR_MUXCR_PSEL
DECL|CMP_WR_MUXCR_PSTM|macro|CMP_WR_MUXCR_PSTM
DECL|CMP_WR_MUXCR|macro|CMP_WR_MUXCR
DECL|CMP_WR_SCR_CFF|macro|CMP_WR_SCR_CFF
DECL|CMP_WR_SCR_CFR|macro|CMP_WR_SCR_CFR
DECL|CMP_WR_SCR_DMAEN|macro|CMP_WR_SCR_DMAEN
DECL|CMP_WR_SCR_IEF|macro|CMP_WR_SCR_IEF
DECL|CMP_WR_SCR_IER|macro|CMP_WR_SCR_IER
DECL|CMP_WR_SCR|macro|CMP_WR_SCR
DECL|CMT_BRD_DMA_DMA|macro|CMT_BRD_DMA_DMA
DECL|CMT_BRD_MSC_BASE|macro|CMT_BRD_MSC_BASE
DECL|CMT_BRD_MSC_CMTDIV|macro|CMT_BRD_MSC_CMTDIV
DECL|CMT_BRD_MSC_EOCF|macro|CMT_BRD_MSC_EOCF
DECL|CMT_BRD_MSC_EOCIE|macro|CMT_BRD_MSC_EOCIE
DECL|CMT_BRD_MSC_EXSPC|macro|CMT_BRD_MSC_EXSPC
DECL|CMT_BRD_MSC_FSK|macro|CMT_BRD_MSC_FSK
DECL|CMT_BRD_MSC_MCGEN|macro|CMT_BRD_MSC_MCGEN
DECL|CMT_BRD_OC_CMTPOL|macro|CMT_BRD_OC_CMTPOL
DECL|CMT_BRD_OC_IROL|macro|CMT_BRD_OC_IROL
DECL|CMT_BRD_OC_IROPEN|macro|CMT_BRD_OC_IROPEN
DECL|CMT_BRD_PPS_PPSDIV|macro|CMT_BRD_PPS_PPSDIV
DECL|CMT_BWR_DMA_DMA|macro|CMT_BWR_DMA_DMA
DECL|CMT_BWR_MSC_BASE|macro|CMT_BWR_MSC_BASE
DECL|CMT_BWR_MSC_CMTDIV|macro|CMT_BWR_MSC_CMTDIV
DECL|CMT_BWR_MSC_EOCIE|macro|CMT_BWR_MSC_EOCIE
DECL|CMT_BWR_MSC_EXSPC|macro|CMT_BWR_MSC_EXSPC
DECL|CMT_BWR_MSC_FSK|macro|CMT_BWR_MSC_FSK
DECL|CMT_BWR_MSC_MCGEN|macro|CMT_BWR_MSC_MCGEN
DECL|CMT_BWR_OC_CMTPOL|macro|CMT_BWR_OC_CMTPOL
DECL|CMT_BWR_OC_IROL|macro|CMT_BWR_OC_IROL
DECL|CMT_BWR_OC_IROPEN|macro|CMT_BWR_OC_IROPEN
DECL|CMT_BWR_PPS_PPSDIV|macro|CMT_BWR_PPS_PPSDIV
DECL|CMT_CLR_CGH1|macro|CMT_CLR_CGH1
DECL|CMT_CLR_CGH2|macro|CMT_CLR_CGH2
DECL|CMT_CLR_CGL1|macro|CMT_CLR_CGL1
DECL|CMT_CLR_CGL2|macro|CMT_CLR_CGL2
DECL|CMT_CLR_CMD1|macro|CMT_CLR_CMD1
DECL|CMT_CLR_CMD2|macro|CMT_CLR_CMD2
DECL|CMT_CLR_CMD3|macro|CMT_CLR_CMD3
DECL|CMT_CLR_CMD4|macro|CMT_CLR_CMD4
DECL|CMT_CLR_DMA|macro|CMT_CLR_DMA
DECL|CMT_CLR_MSC|macro|CMT_CLR_MSC
DECL|CMT_CLR_OC|macro|CMT_CLR_OC
DECL|CMT_CLR_PPS|macro|CMT_CLR_PPS
DECL|CMT_IDX|macro|CMT_IDX
DECL|CMT_INSTANCE_COUNT|macro|CMT_INSTANCE_COUNT
DECL|CMT_RD_CGH1|macro|CMT_RD_CGH1
DECL|CMT_RD_CGH2|macro|CMT_RD_CGH2
DECL|CMT_RD_CGL1|macro|CMT_RD_CGL1
DECL|CMT_RD_CGL2|macro|CMT_RD_CGL2
DECL|CMT_RD_CMD1|macro|CMT_RD_CMD1
DECL|CMT_RD_CMD2|macro|CMT_RD_CMD2
DECL|CMT_RD_CMD3|macro|CMT_RD_CMD3
DECL|CMT_RD_CMD4|macro|CMT_RD_CMD4
DECL|CMT_RD_DMA_DMA|macro|CMT_RD_DMA_DMA
DECL|CMT_RD_DMA|macro|CMT_RD_DMA
DECL|CMT_RD_MSC_BASE|macro|CMT_RD_MSC_BASE
DECL|CMT_RD_MSC_CMTDIV|macro|CMT_RD_MSC_CMTDIV
DECL|CMT_RD_MSC_EOCF|macro|CMT_RD_MSC_EOCF
DECL|CMT_RD_MSC_EOCIE|macro|CMT_RD_MSC_EOCIE
DECL|CMT_RD_MSC_EXSPC|macro|CMT_RD_MSC_EXSPC
DECL|CMT_RD_MSC_FSK|macro|CMT_RD_MSC_FSK
DECL|CMT_RD_MSC_MCGEN|macro|CMT_RD_MSC_MCGEN
DECL|CMT_RD_MSC|macro|CMT_RD_MSC
DECL|CMT_RD_OC_CMTPOL|macro|CMT_RD_OC_CMTPOL
DECL|CMT_RD_OC_IROL|macro|CMT_RD_OC_IROL
DECL|CMT_RD_OC_IROPEN|macro|CMT_RD_OC_IROPEN
DECL|CMT_RD_OC|macro|CMT_RD_OC
DECL|CMT_RD_PPS_PPSDIV|macro|CMT_RD_PPS_PPSDIV
DECL|CMT_RD_PPS|macro|CMT_RD_PPS
DECL|CMT_RMW_CGH1|macro|CMT_RMW_CGH1
DECL|CMT_RMW_CGH2|macro|CMT_RMW_CGH2
DECL|CMT_RMW_CGL1|macro|CMT_RMW_CGL1
DECL|CMT_RMW_CGL2|macro|CMT_RMW_CGL2
DECL|CMT_RMW_CMD1|macro|CMT_RMW_CMD1
DECL|CMT_RMW_CMD2|macro|CMT_RMW_CMD2
DECL|CMT_RMW_CMD3|macro|CMT_RMW_CMD3
DECL|CMT_RMW_CMD4|macro|CMT_RMW_CMD4
DECL|CMT_RMW_DMA|macro|CMT_RMW_DMA
DECL|CMT_RMW_MSC|macro|CMT_RMW_MSC
DECL|CMT_RMW_OC|macro|CMT_RMW_OC
DECL|CMT_RMW_PPS|macro|CMT_RMW_PPS
DECL|CMT_SET_CGH1|macro|CMT_SET_CGH1
DECL|CMT_SET_CGH2|macro|CMT_SET_CGH2
DECL|CMT_SET_CGL1|macro|CMT_SET_CGL1
DECL|CMT_SET_CGL2|macro|CMT_SET_CGL2
DECL|CMT_SET_CMD1|macro|CMT_SET_CMD1
DECL|CMT_SET_CMD2|macro|CMT_SET_CMD2
DECL|CMT_SET_CMD3|macro|CMT_SET_CMD3
DECL|CMT_SET_CMD4|macro|CMT_SET_CMD4
DECL|CMT_SET_DMA|macro|CMT_SET_DMA
DECL|CMT_SET_MSC|macro|CMT_SET_MSC
DECL|CMT_SET_OC|macro|CMT_SET_OC
DECL|CMT_SET_PPS|macro|CMT_SET_PPS
DECL|CMT_TOG_CGH1|macro|CMT_TOG_CGH1
DECL|CMT_TOG_CGH2|macro|CMT_TOG_CGH2
DECL|CMT_TOG_CGL1|macro|CMT_TOG_CGL1
DECL|CMT_TOG_CGL2|macro|CMT_TOG_CGL2
DECL|CMT_TOG_CMD1|macro|CMT_TOG_CMD1
DECL|CMT_TOG_CMD2|macro|CMT_TOG_CMD2
DECL|CMT_TOG_CMD3|macro|CMT_TOG_CMD3
DECL|CMT_TOG_CMD4|macro|CMT_TOG_CMD4
DECL|CMT_TOG_DMA|macro|CMT_TOG_DMA
DECL|CMT_TOG_MSC|macro|CMT_TOG_MSC
DECL|CMT_TOG_OC|macro|CMT_TOG_OC
DECL|CMT_TOG_PPS|macro|CMT_TOG_PPS
DECL|CMT_WR_CGH1|macro|CMT_WR_CGH1
DECL|CMT_WR_CGH2|macro|CMT_WR_CGH2
DECL|CMT_WR_CGL1|macro|CMT_WR_CGL1
DECL|CMT_WR_CGL2|macro|CMT_WR_CGL2
DECL|CMT_WR_CMD1|macro|CMT_WR_CMD1
DECL|CMT_WR_CMD2|macro|CMT_WR_CMD2
DECL|CMT_WR_CMD3|macro|CMT_WR_CMD3
DECL|CMT_WR_CMD4|macro|CMT_WR_CMD4
DECL|CMT_WR_DMA_DMA|macro|CMT_WR_DMA_DMA
DECL|CMT_WR_DMA|macro|CMT_WR_DMA
DECL|CMT_WR_MSC_BASE|macro|CMT_WR_MSC_BASE
DECL|CMT_WR_MSC_CMTDIV|macro|CMT_WR_MSC_CMTDIV
DECL|CMT_WR_MSC_EOCIE|macro|CMT_WR_MSC_EOCIE
DECL|CMT_WR_MSC_EXSPC|macro|CMT_WR_MSC_EXSPC
DECL|CMT_WR_MSC_FSK|macro|CMT_WR_MSC_FSK
DECL|CMT_WR_MSC_MCGEN|macro|CMT_WR_MSC_MCGEN
DECL|CMT_WR_MSC|macro|CMT_WR_MSC
DECL|CMT_WR_OC_CMTPOL|macro|CMT_WR_OC_CMTPOL
DECL|CMT_WR_OC_IROL|macro|CMT_WR_OC_IROL
DECL|CMT_WR_OC_IROPEN|macro|CMT_WR_OC_IROPEN
DECL|CMT_WR_OC|macro|CMT_WR_OC
DECL|CMT_WR_PPS_PPSDIV|macro|CMT_WR_PPS_PPSDIV
DECL|CMT_WR_PPS|macro|CMT_WR_PPS
DECL|CoreDebug_IDX|macro|CoreDebug_IDX
DECL|DAC0_IDX|macro|DAC0_IDX
DECL|DAC_BRD_C0_DACBBIEN|macro|DAC_BRD_C0_DACBBIEN
DECL|DAC_BRD_C0_DACBTIEN|macro|DAC_BRD_C0_DACBTIEN
DECL|DAC_BRD_C0_DACEN|macro|DAC_BRD_C0_DACEN
DECL|DAC_BRD_C0_DACRFS|macro|DAC_BRD_C0_DACRFS
DECL|DAC_BRD_C0_DACTRGSEL|macro|DAC_BRD_C0_DACTRGSEL
DECL|DAC_BRD_C0_LPEN|macro|DAC_BRD_C0_LPEN
DECL|DAC_BRD_C1_DACBFEN|macro|DAC_BRD_C1_DACBFEN
DECL|DAC_BRD_C1_DACBFMD|macro|DAC_BRD_C1_DACBFMD
DECL|DAC_BRD_C1_DMAEN|macro|DAC_BRD_C1_DMAEN
DECL|DAC_BRD_C2_DACBFRP|macro|DAC_BRD_C2_DACBFRP
DECL|DAC_BRD_C2_DACBFUP|macro|DAC_BRD_C2_DACBFUP
DECL|DAC_BRD_DATH_DATA1|macro|DAC_BRD_DATH_DATA1
DECL|DAC_BRD_SR_DACBFRPBF|macro|DAC_BRD_SR_DACBFRPBF
DECL|DAC_BRD_SR_DACBFRPTF|macro|DAC_BRD_SR_DACBFRPTF
DECL|DAC_BWR_C0_DACBBIEN|macro|DAC_BWR_C0_DACBBIEN
DECL|DAC_BWR_C0_DACBTIEN|macro|DAC_BWR_C0_DACBTIEN
DECL|DAC_BWR_C0_DACEN|macro|DAC_BWR_C0_DACEN
DECL|DAC_BWR_C0_DACRFS|macro|DAC_BWR_C0_DACRFS
DECL|DAC_BWR_C0_DACSWTRG|macro|DAC_BWR_C0_DACSWTRG
DECL|DAC_BWR_C0_DACTRGSEL|macro|DAC_BWR_C0_DACTRGSEL
DECL|DAC_BWR_C0_LPEN|macro|DAC_BWR_C0_LPEN
DECL|DAC_BWR_C1_DACBFEN|macro|DAC_BWR_C1_DACBFEN
DECL|DAC_BWR_C1_DACBFMD|macro|DAC_BWR_C1_DACBFMD
DECL|DAC_BWR_C1_DMAEN|macro|DAC_BWR_C1_DMAEN
DECL|DAC_BWR_C2_DACBFRP|macro|DAC_BWR_C2_DACBFRP
DECL|DAC_BWR_C2_DACBFUP|macro|DAC_BWR_C2_DACBFUP
DECL|DAC_BWR_DATH_DATA1|macro|DAC_BWR_DATH_DATA1
DECL|DAC_BWR_SR_DACBFRPBF|macro|DAC_BWR_SR_DACBFRPBF
DECL|DAC_BWR_SR_DACBFRPTF|macro|DAC_BWR_SR_DACBFRPTF
DECL|DAC_CLR_C0|macro|DAC_CLR_C0
DECL|DAC_CLR_C1|macro|DAC_CLR_C1
DECL|DAC_CLR_C2|macro|DAC_CLR_C2
DECL|DAC_CLR_DATH|macro|DAC_CLR_DATH
DECL|DAC_CLR_DATL|macro|DAC_CLR_DATL
DECL|DAC_CLR_SR|macro|DAC_CLR_SR
DECL|DAC_INSTANCE_COUNT|macro|DAC_INSTANCE_COUNT
DECL|DAC_RD_C0_DACBBIEN|macro|DAC_RD_C0_DACBBIEN
DECL|DAC_RD_C0_DACBTIEN|macro|DAC_RD_C0_DACBTIEN
DECL|DAC_RD_C0_DACEN|macro|DAC_RD_C0_DACEN
DECL|DAC_RD_C0_DACRFS|macro|DAC_RD_C0_DACRFS
DECL|DAC_RD_C0_DACTRGSEL|macro|DAC_RD_C0_DACTRGSEL
DECL|DAC_RD_C0_LPEN|macro|DAC_RD_C0_LPEN
DECL|DAC_RD_C0|macro|DAC_RD_C0
DECL|DAC_RD_C1_DACBFEN|macro|DAC_RD_C1_DACBFEN
DECL|DAC_RD_C1_DACBFMD|macro|DAC_RD_C1_DACBFMD
DECL|DAC_RD_C1_DMAEN|macro|DAC_RD_C1_DMAEN
DECL|DAC_RD_C1|macro|DAC_RD_C1
DECL|DAC_RD_C2_DACBFRP|macro|DAC_RD_C2_DACBFRP
DECL|DAC_RD_C2_DACBFUP|macro|DAC_RD_C2_DACBFUP
DECL|DAC_RD_C2|macro|DAC_RD_C2
DECL|DAC_RD_DATH_DATA1|macro|DAC_RD_DATH_DATA1
DECL|DAC_RD_DATH|macro|DAC_RD_DATH
DECL|DAC_RD_DATL|macro|DAC_RD_DATL
DECL|DAC_RD_SR_DACBFRPBF|macro|DAC_RD_SR_DACBFRPBF
DECL|DAC_RD_SR_DACBFRPTF|macro|DAC_RD_SR_DACBFRPTF
DECL|DAC_RD_SR|macro|DAC_RD_SR
DECL|DAC_RMW_C0|macro|DAC_RMW_C0
DECL|DAC_RMW_C1|macro|DAC_RMW_C1
DECL|DAC_RMW_C2|macro|DAC_RMW_C2
DECL|DAC_RMW_DATH|macro|DAC_RMW_DATH
DECL|DAC_RMW_DATL|macro|DAC_RMW_DATL
DECL|DAC_RMW_SR|macro|DAC_RMW_SR
DECL|DAC_SET_C0|macro|DAC_SET_C0
DECL|DAC_SET_C1|macro|DAC_SET_C1
DECL|DAC_SET_C2|macro|DAC_SET_C2
DECL|DAC_SET_DATH|macro|DAC_SET_DATH
DECL|DAC_SET_DATL|macro|DAC_SET_DATL
DECL|DAC_SET_SR|macro|DAC_SET_SR
DECL|DAC_TOG_C0|macro|DAC_TOG_C0
DECL|DAC_TOG_C1|macro|DAC_TOG_C1
DECL|DAC_TOG_C2|macro|DAC_TOG_C2
DECL|DAC_TOG_DATH|macro|DAC_TOG_DATH
DECL|DAC_TOG_DATL|macro|DAC_TOG_DATL
DECL|DAC_TOG_SR|macro|DAC_TOG_SR
DECL|DAC_WR_C0_DACBBIEN|macro|DAC_WR_C0_DACBBIEN
DECL|DAC_WR_C0_DACBTIEN|macro|DAC_WR_C0_DACBTIEN
DECL|DAC_WR_C0_DACEN|macro|DAC_WR_C0_DACEN
DECL|DAC_WR_C0_DACRFS|macro|DAC_WR_C0_DACRFS
DECL|DAC_WR_C0_DACSWTRG|macro|DAC_WR_C0_DACSWTRG
DECL|DAC_WR_C0_DACTRGSEL|macro|DAC_WR_C0_DACTRGSEL
DECL|DAC_WR_C0_LPEN|macro|DAC_WR_C0_LPEN
DECL|DAC_WR_C0|macro|DAC_WR_C0
DECL|DAC_WR_C1_DACBFEN|macro|DAC_WR_C1_DACBFEN
DECL|DAC_WR_C1_DACBFMD|macro|DAC_WR_C1_DACBFMD
DECL|DAC_WR_C1_DMAEN|macro|DAC_WR_C1_DMAEN
DECL|DAC_WR_C1|macro|DAC_WR_C1
DECL|DAC_WR_C2_DACBFRP|macro|DAC_WR_C2_DACBFRP
DECL|DAC_WR_C2_DACBFUP|macro|DAC_WR_C2_DACBFUP
DECL|DAC_WR_C2|macro|DAC_WR_C2
DECL|DAC_WR_DATH_DATA1|macro|DAC_WR_DATH_DATA1
DECL|DAC_WR_DATH|macro|DAC_WR_DATH
DECL|DAC_WR_DATL|macro|DAC_WR_DATL
DECL|DAC_WR_SR_DACBFRPBF|macro|DAC_WR_SR_DACBFRPBF
DECL|DAC_WR_SR_DACBFRPTF|macro|DAC_WR_SR_DACBFRPTF
DECL|DAC_WR_SR|macro|DAC_WR_SR
DECL|DCDC_BRD_REG0_DCDC_DISABLE_AUTO_CLK_SWITCH|macro|DCDC_BRD_REG0_DCDC_DISABLE_AUTO_CLK_SWITCH
DECL|DCDC_BRD_REG0_DCDC_LESS_I|macro|DCDC_BRD_REG0_DCDC_LESS_I
DECL|DCDC_BRD_REG0_DCDC_LP_DF_CMP_ENABLE|macro|DCDC_BRD_REG0_DCDC_LP_DF_CMP_ENABLE
DECL|DCDC_BRD_REG0_DCDC_LP_STATE_HYS_H|macro|DCDC_BRD_REG0_DCDC_LP_STATE_HYS_H
DECL|DCDC_BRD_REG0_DCDC_LP_STATE_HYS_L|macro|DCDC_BRD_REG0_DCDC_LP_STATE_HYS_L
DECL|DCDC_BRD_REG0_DCDC_PWD_OSC_INT|macro|DCDC_BRD_REG0_DCDC_PWD_OSC_INT
DECL|DCDC_BRD_REG0_DCDC_SEL_CLK|macro|DCDC_BRD_REG0_DCDC_SEL_CLK
DECL|DCDC_BRD_REG0_DCDC_STS_DC_OK|macro|DCDC_BRD_REG0_DCDC_STS_DC_OK
DECL|DCDC_BRD_REG0_DCDC_VBAT_DIV_CTRL|macro|DCDC_BRD_REG0_DCDC_VBAT_DIV_CTRL
DECL|DCDC_BRD_REG0_DCDC_XTALOK_DISABLE|macro|DCDC_BRD_REG0_DCDC_XTALOK_DISABLE
DECL|DCDC_BRD_REG0_HYST_LP_CMP_DISABLE|macro|DCDC_BRD_REG0_HYST_LP_CMP_DISABLE
DECL|DCDC_BRD_REG0_HYST_LP_COMP_ADJ|macro|DCDC_BRD_REG0_HYST_LP_COMP_ADJ
DECL|DCDC_BRD_REG0_OFFSET_RSNS_LP_ADJ|macro|DCDC_BRD_REG0_OFFSET_RSNS_LP_ADJ
DECL|DCDC_BRD_REG0_OFFSET_RSNS_LP_DISABLE|macro|DCDC_BRD_REG0_OFFSET_RSNS_LP_DISABLE
DECL|DCDC_BRD_REG0_PSWITCH_STATUS|macro|DCDC_BRD_REG0_PSWITCH_STATUS
DECL|DCDC_BRD_REG0_PWD_CMP_OFFSET|macro|DCDC_BRD_REG0_PWD_CMP_OFFSET
DECL|DCDC_BRD_REG0_VLPR_VLPW_CONFIG_DCDC_HP|macro|DCDC_BRD_REG0_VLPR_VLPW_CONFIG_DCDC_HP
DECL|DCDC_BRD_REG0_VLPS_CONFIG_DCDC_HP|macro|DCDC_BRD_REG0_VLPS_CONFIG_DCDC_HP
DECL|DCDC_BRD_REG1_DCDC_LOOPCTRL_CM_HST_THRESH|macro|DCDC_BRD_REG1_DCDC_LOOPCTRL_CM_HST_THRESH
DECL|DCDC_BRD_REG1_DCDC_LOOPCTRL_DF_HST_THRESH|macro|DCDC_BRD_REG1_DCDC_LOOPCTRL_DF_HST_THRESH
DECL|DCDC_BRD_REG1_DCDC_LOOPCTRL_EN_CM_HYST|macro|DCDC_BRD_REG1_DCDC_LOOPCTRL_EN_CM_HYST
DECL|DCDC_BRD_REG1_DCDC_LOOPCTRL_EN_DF_HYST|macro|DCDC_BRD_REG1_DCDC_LOOPCTRL_EN_DF_HYST
DECL|DCDC_BRD_REG1_POSLIMIT_BOOST_IN|macro|DCDC_BRD_REG1_POSLIMIT_BOOST_IN
DECL|DCDC_BRD_REG1_POSLIMIT_BUCK_IN|macro|DCDC_BRD_REG1_POSLIMIT_BUCK_IN
DECL|DCDC_BRD_REG2_DCDC_BATTMONITOR_BATT_VAL|macro|DCDC_BRD_REG2_DCDC_BATTMONITOR_BATT_VAL
DECL|DCDC_BRD_REG2_DCDC_BATTMONITOR_EN_BATADJ|macro|DCDC_BRD_REG2_DCDC_BATTMONITOR_EN_BATADJ
DECL|DCDC_BRD_REG2_DCDC_LOOPCTRL_DC_C|macro|DCDC_BRD_REG2_DCDC_LOOPCTRL_DC_C
DECL|DCDC_BRD_REG2_DCDC_LOOPCTRL_DC_FF|macro|DCDC_BRD_REG2_DCDC_LOOPCTRL_DC_FF
DECL|DCDC_BRD_REG2_DCDC_LOOPCTRL_HYST_SIGN|macro|DCDC_BRD_REG2_DCDC_LOOPCTRL_HYST_SIGN
DECL|DCDC_BRD_REG2_DCDC_LOOPCTRL_TOGGLE_DIF|macro|DCDC_BRD_REG2_DCDC_LOOPCTRL_TOGGLE_DIF
DECL|DCDC_BRD_REG3_DCDC_MINPWR_DC_HALFCLK_LIMP|macro|DCDC_BRD_REG3_DCDC_MINPWR_DC_HALFCLK_LIMP
DECL|DCDC_BRD_REG3_DCDC_MINPWR_DC_HALFCLK|macro|DCDC_BRD_REG3_DCDC_MINPWR_DC_HALFCLK
DECL|DCDC_BRD_REG3_DCDC_MINPWR_DOUBLE_FETS_LIMP|macro|DCDC_BRD_REG3_DCDC_MINPWR_DOUBLE_FETS_LIMP
DECL|DCDC_BRD_REG3_DCDC_MINPWR_DOUBLE_FETS|macro|DCDC_BRD_REG3_DCDC_MINPWR_DOUBLE_FETS
DECL|DCDC_BRD_REG3_DCDC_MINPWR_HALF_FETS_LIMP|macro|DCDC_BRD_REG3_DCDC_MINPWR_HALF_FETS_LIMP
DECL|DCDC_BRD_REG3_DCDC_MINPWR_HALF_FETS|macro|DCDC_BRD_REG3_DCDC_MINPWR_HALF_FETS
DECL|DCDC_BRD_REG3_DCDC_VDD1P45CTRL_ADJTN|macro|DCDC_BRD_REG3_DCDC_VDD1P45CTRL_ADJTN
DECL|DCDC_BRD_REG3_DCDC_VDD1P45CTRL_DISABLE_STEP|macro|DCDC_BRD_REG3_DCDC_VDD1P45CTRL_DISABLE_STEP
DECL|DCDC_BRD_REG3_DCDC_VDD1P45CTRL_TRG_BOOST|macro|DCDC_BRD_REG3_DCDC_VDD1P45CTRL_TRG_BOOST
DECL|DCDC_BRD_REG3_DCDC_VDD1P45CTRL_TRG_BUCK|macro|DCDC_BRD_REG3_DCDC_VDD1P45CTRL_TRG_BUCK
DECL|DCDC_BRD_REG3_DCDC_VDD1P8CTRL_DISABLE_STEP|macro|DCDC_BRD_REG3_DCDC_VDD1P8CTRL_DISABLE_STEP
DECL|DCDC_BRD_REG3_DCDC_VDD1P8CTRL_TRG|macro|DCDC_BRD_REG3_DCDC_VDD1P8CTRL_TRG
DECL|DCDC_BRD_REG4_DCDC_SW_SHUTDOWN|macro|DCDC_BRD_REG4_DCDC_SW_SHUTDOWN
DECL|DCDC_BRD_REG4_UNLOCK|macro|DCDC_BRD_REG4_UNLOCK
DECL|DCDC_BRD_REG6_PSWITCH_INT_CLEAR|macro|DCDC_BRD_REG6_PSWITCH_INT_CLEAR
DECL|DCDC_BRD_REG6_PSWITCH_INT_FALL_EN|macro|DCDC_BRD_REG6_PSWITCH_INT_FALL_EN
DECL|DCDC_BRD_REG6_PSWITCH_INT_MUTE|macro|DCDC_BRD_REG6_PSWITCH_INT_MUTE
DECL|DCDC_BRD_REG6_PSWITCH_INT_RISE_EN|macro|DCDC_BRD_REG6_PSWITCH_INT_RISE_EN
DECL|DCDC_BRD_REG6_PSWITCH_INT_STS|macro|DCDC_BRD_REG6_PSWITCH_INT_STS
DECL|DCDC_BRD_REG7_INTEGRATOR_VALUE_SEL|macro|DCDC_BRD_REG7_INTEGRATOR_VALUE_SEL
DECL|DCDC_BRD_REG7_INTEGRATOR_VALUE|macro|DCDC_BRD_REG7_INTEGRATOR_VALUE
DECL|DCDC_BRD_REG7_PULSE_RUN_SPEEDUP|macro|DCDC_BRD_REG7_PULSE_RUN_SPEEDUP
DECL|DCDC_BWR_REG0_DCDC_DISABLE_AUTO_CLK_SWITCH|macro|DCDC_BWR_REG0_DCDC_DISABLE_AUTO_CLK_SWITCH
DECL|DCDC_BWR_REG0_DCDC_LESS_I|macro|DCDC_BWR_REG0_DCDC_LESS_I
DECL|DCDC_BWR_REG0_DCDC_LP_DF_CMP_ENABLE|macro|DCDC_BWR_REG0_DCDC_LP_DF_CMP_ENABLE
DECL|DCDC_BWR_REG0_DCDC_LP_STATE_HYS_H|macro|DCDC_BWR_REG0_DCDC_LP_STATE_HYS_H
DECL|DCDC_BWR_REG0_DCDC_LP_STATE_HYS_L|macro|DCDC_BWR_REG0_DCDC_LP_STATE_HYS_L
DECL|DCDC_BWR_REG0_DCDC_PWD_OSC_INT|macro|DCDC_BWR_REG0_DCDC_PWD_OSC_INT
DECL|DCDC_BWR_REG0_DCDC_SEL_CLK|macro|DCDC_BWR_REG0_DCDC_SEL_CLK
DECL|DCDC_BWR_REG0_DCDC_VBAT_DIV_CTRL|macro|DCDC_BWR_REG0_DCDC_VBAT_DIV_CTRL
DECL|DCDC_BWR_REG0_DCDC_XTALOK_DISABLE|macro|DCDC_BWR_REG0_DCDC_XTALOK_DISABLE
DECL|DCDC_BWR_REG0_HYST_LP_CMP_DISABLE|macro|DCDC_BWR_REG0_HYST_LP_CMP_DISABLE
DECL|DCDC_BWR_REG0_HYST_LP_COMP_ADJ|macro|DCDC_BWR_REG0_HYST_LP_COMP_ADJ
DECL|DCDC_BWR_REG0_OFFSET_RSNS_LP_ADJ|macro|DCDC_BWR_REG0_OFFSET_RSNS_LP_ADJ
DECL|DCDC_BWR_REG0_OFFSET_RSNS_LP_DISABLE|macro|DCDC_BWR_REG0_OFFSET_RSNS_LP_DISABLE
DECL|DCDC_BWR_REG0_PWD_CMP_OFFSET|macro|DCDC_BWR_REG0_PWD_CMP_OFFSET
DECL|DCDC_BWR_REG0_VLPR_VLPW_CONFIG_DCDC_HP|macro|DCDC_BWR_REG0_VLPR_VLPW_CONFIG_DCDC_HP
DECL|DCDC_BWR_REG0_VLPS_CONFIG_DCDC_HP|macro|DCDC_BWR_REG0_VLPS_CONFIG_DCDC_HP
DECL|DCDC_BWR_REG1_DCDC_LOOPCTRL_CM_HST_THRESH|macro|DCDC_BWR_REG1_DCDC_LOOPCTRL_CM_HST_THRESH
DECL|DCDC_BWR_REG1_DCDC_LOOPCTRL_DF_HST_THRESH|macro|DCDC_BWR_REG1_DCDC_LOOPCTRL_DF_HST_THRESH
DECL|DCDC_BWR_REG1_DCDC_LOOPCTRL_EN_CM_HYST|macro|DCDC_BWR_REG1_DCDC_LOOPCTRL_EN_CM_HYST
DECL|DCDC_BWR_REG1_DCDC_LOOPCTRL_EN_DF_HYST|macro|DCDC_BWR_REG1_DCDC_LOOPCTRL_EN_DF_HYST
DECL|DCDC_BWR_REG1_POSLIMIT_BOOST_IN|macro|DCDC_BWR_REG1_POSLIMIT_BOOST_IN
DECL|DCDC_BWR_REG1_POSLIMIT_BUCK_IN|macro|DCDC_BWR_REG1_POSLIMIT_BUCK_IN
DECL|DCDC_BWR_REG2_DCDC_BATTMONITOR_BATT_VAL|macro|DCDC_BWR_REG2_DCDC_BATTMONITOR_BATT_VAL
DECL|DCDC_BWR_REG2_DCDC_BATTMONITOR_EN_BATADJ|macro|DCDC_BWR_REG2_DCDC_BATTMONITOR_EN_BATADJ
DECL|DCDC_BWR_REG2_DCDC_LOOPCTRL_DC_C|macro|DCDC_BWR_REG2_DCDC_LOOPCTRL_DC_C
DECL|DCDC_BWR_REG2_DCDC_LOOPCTRL_DC_FF|macro|DCDC_BWR_REG2_DCDC_LOOPCTRL_DC_FF
DECL|DCDC_BWR_REG2_DCDC_LOOPCTRL_HYST_SIGN|macro|DCDC_BWR_REG2_DCDC_LOOPCTRL_HYST_SIGN
DECL|DCDC_BWR_REG2_DCDC_LOOPCTRL_TOGGLE_DIF|macro|DCDC_BWR_REG2_DCDC_LOOPCTRL_TOGGLE_DIF
DECL|DCDC_BWR_REG3_DCDC_MINPWR_DC_HALFCLK_LIMP|macro|DCDC_BWR_REG3_DCDC_MINPWR_DC_HALFCLK_LIMP
DECL|DCDC_BWR_REG3_DCDC_MINPWR_DC_HALFCLK|macro|DCDC_BWR_REG3_DCDC_MINPWR_DC_HALFCLK
DECL|DCDC_BWR_REG3_DCDC_MINPWR_DOUBLE_FETS_LIMP|macro|DCDC_BWR_REG3_DCDC_MINPWR_DOUBLE_FETS_LIMP
DECL|DCDC_BWR_REG3_DCDC_MINPWR_DOUBLE_FETS|macro|DCDC_BWR_REG3_DCDC_MINPWR_DOUBLE_FETS
DECL|DCDC_BWR_REG3_DCDC_MINPWR_HALF_FETS_LIMP|macro|DCDC_BWR_REG3_DCDC_MINPWR_HALF_FETS_LIMP
DECL|DCDC_BWR_REG3_DCDC_MINPWR_HALF_FETS|macro|DCDC_BWR_REG3_DCDC_MINPWR_HALF_FETS
DECL|DCDC_BWR_REG3_DCDC_VDD1P45CTRL_ADJTN|macro|DCDC_BWR_REG3_DCDC_VDD1P45CTRL_ADJTN
DECL|DCDC_BWR_REG3_DCDC_VDD1P45CTRL_DISABLE_STEP|macro|DCDC_BWR_REG3_DCDC_VDD1P45CTRL_DISABLE_STEP
DECL|DCDC_BWR_REG3_DCDC_VDD1P45CTRL_TRG_BOOST|macro|DCDC_BWR_REG3_DCDC_VDD1P45CTRL_TRG_BOOST
DECL|DCDC_BWR_REG3_DCDC_VDD1P45CTRL_TRG_BUCK|macro|DCDC_BWR_REG3_DCDC_VDD1P45CTRL_TRG_BUCK
DECL|DCDC_BWR_REG3_DCDC_VDD1P8CTRL_DISABLE_STEP|macro|DCDC_BWR_REG3_DCDC_VDD1P8CTRL_DISABLE_STEP
DECL|DCDC_BWR_REG3_DCDC_VDD1P8CTRL_TRG|macro|DCDC_BWR_REG3_DCDC_VDD1P8CTRL_TRG
DECL|DCDC_BWR_REG4_DCDC_SW_SHUTDOWN|macro|DCDC_BWR_REG4_DCDC_SW_SHUTDOWN
DECL|DCDC_BWR_REG4_UNLOCK|macro|DCDC_BWR_REG4_UNLOCK
DECL|DCDC_BWR_REG6_PSWITCH_INT_CLEAR|macro|DCDC_BWR_REG6_PSWITCH_INT_CLEAR
DECL|DCDC_BWR_REG6_PSWITCH_INT_FALL_EN|macro|DCDC_BWR_REG6_PSWITCH_INT_FALL_EN
DECL|DCDC_BWR_REG6_PSWITCH_INT_MUTE|macro|DCDC_BWR_REG6_PSWITCH_INT_MUTE
DECL|DCDC_BWR_REG6_PSWITCH_INT_RISE_EN|macro|DCDC_BWR_REG6_PSWITCH_INT_RISE_EN
DECL|DCDC_BWR_REG7_INTEGRATOR_VALUE_SEL|macro|DCDC_BWR_REG7_INTEGRATOR_VALUE_SEL
DECL|DCDC_BWR_REG7_INTEGRATOR_VALUE|macro|DCDC_BWR_REG7_INTEGRATOR_VALUE
DECL|DCDC_BWR_REG7_PULSE_RUN_SPEEDUP|macro|DCDC_BWR_REG7_PULSE_RUN_SPEEDUP
DECL|DCDC_CLR_REG0|macro|DCDC_CLR_REG0
DECL|DCDC_CLR_REG1|macro|DCDC_CLR_REG1
DECL|DCDC_CLR_REG2|macro|DCDC_CLR_REG2
DECL|DCDC_CLR_REG3|macro|DCDC_CLR_REG3
DECL|DCDC_CLR_REG4|macro|DCDC_CLR_REG4
DECL|DCDC_CLR_REG6|macro|DCDC_CLR_REG6
DECL|DCDC_CLR_REG7|macro|DCDC_CLR_REG7
DECL|DCDC_IDX|macro|DCDC_IDX
DECL|DCDC_INSTANCE_COUNT|macro|DCDC_INSTANCE_COUNT
DECL|DCDC_RD_REG0_DCDC_DISABLE_AUTO_CLK_SWITCH|macro|DCDC_RD_REG0_DCDC_DISABLE_AUTO_CLK_SWITCH
DECL|DCDC_RD_REG0_DCDC_LESS_I|macro|DCDC_RD_REG0_DCDC_LESS_I
DECL|DCDC_RD_REG0_DCDC_LP_DF_CMP_ENABLE|macro|DCDC_RD_REG0_DCDC_LP_DF_CMP_ENABLE
DECL|DCDC_RD_REG0_DCDC_LP_STATE_HYS_H|macro|DCDC_RD_REG0_DCDC_LP_STATE_HYS_H
DECL|DCDC_RD_REG0_DCDC_LP_STATE_HYS_L|macro|DCDC_RD_REG0_DCDC_LP_STATE_HYS_L
DECL|DCDC_RD_REG0_DCDC_PWD_OSC_INT|macro|DCDC_RD_REG0_DCDC_PWD_OSC_INT
DECL|DCDC_RD_REG0_DCDC_SEL_CLK|macro|DCDC_RD_REG0_DCDC_SEL_CLK
DECL|DCDC_RD_REG0_DCDC_STS_DC_OK|macro|DCDC_RD_REG0_DCDC_STS_DC_OK
DECL|DCDC_RD_REG0_DCDC_VBAT_DIV_CTRL|macro|DCDC_RD_REG0_DCDC_VBAT_DIV_CTRL
DECL|DCDC_RD_REG0_DCDC_XTALOK_DISABLE|macro|DCDC_RD_REG0_DCDC_XTALOK_DISABLE
DECL|DCDC_RD_REG0_HYST_LP_CMP_DISABLE|macro|DCDC_RD_REG0_HYST_LP_CMP_DISABLE
DECL|DCDC_RD_REG0_HYST_LP_COMP_ADJ|macro|DCDC_RD_REG0_HYST_LP_COMP_ADJ
DECL|DCDC_RD_REG0_OFFSET_RSNS_LP_ADJ|macro|DCDC_RD_REG0_OFFSET_RSNS_LP_ADJ
DECL|DCDC_RD_REG0_OFFSET_RSNS_LP_DISABLE|macro|DCDC_RD_REG0_OFFSET_RSNS_LP_DISABLE
DECL|DCDC_RD_REG0_PSWITCH_STATUS|macro|DCDC_RD_REG0_PSWITCH_STATUS
DECL|DCDC_RD_REG0_PWD_CMP_OFFSET|macro|DCDC_RD_REG0_PWD_CMP_OFFSET
DECL|DCDC_RD_REG0_VLPR_VLPW_CONFIG_DCDC_HP|macro|DCDC_RD_REG0_VLPR_VLPW_CONFIG_DCDC_HP
DECL|DCDC_RD_REG0_VLPS_CONFIG_DCDC_HP|macro|DCDC_RD_REG0_VLPS_CONFIG_DCDC_HP
DECL|DCDC_RD_REG0|macro|DCDC_RD_REG0
DECL|DCDC_RD_REG1_DCDC_LOOPCTRL_CM_HST_THRESH|macro|DCDC_RD_REG1_DCDC_LOOPCTRL_CM_HST_THRESH
DECL|DCDC_RD_REG1_DCDC_LOOPCTRL_DF_HST_THRESH|macro|DCDC_RD_REG1_DCDC_LOOPCTRL_DF_HST_THRESH
DECL|DCDC_RD_REG1_DCDC_LOOPCTRL_EN_CM_HYST|macro|DCDC_RD_REG1_DCDC_LOOPCTRL_EN_CM_HYST
DECL|DCDC_RD_REG1_DCDC_LOOPCTRL_EN_DF_HYST|macro|DCDC_RD_REG1_DCDC_LOOPCTRL_EN_DF_HYST
DECL|DCDC_RD_REG1_POSLIMIT_BOOST_IN|macro|DCDC_RD_REG1_POSLIMIT_BOOST_IN
DECL|DCDC_RD_REG1_POSLIMIT_BUCK_IN|macro|DCDC_RD_REG1_POSLIMIT_BUCK_IN
DECL|DCDC_RD_REG1|macro|DCDC_RD_REG1
DECL|DCDC_RD_REG2_DCDC_BATTMONITOR_BATT_VAL|macro|DCDC_RD_REG2_DCDC_BATTMONITOR_BATT_VAL
DECL|DCDC_RD_REG2_DCDC_BATTMONITOR_EN_BATADJ|macro|DCDC_RD_REG2_DCDC_BATTMONITOR_EN_BATADJ
DECL|DCDC_RD_REG2_DCDC_LOOPCTRL_DC_C|macro|DCDC_RD_REG2_DCDC_LOOPCTRL_DC_C
DECL|DCDC_RD_REG2_DCDC_LOOPCTRL_DC_FF|macro|DCDC_RD_REG2_DCDC_LOOPCTRL_DC_FF
DECL|DCDC_RD_REG2_DCDC_LOOPCTRL_HYST_SIGN|macro|DCDC_RD_REG2_DCDC_LOOPCTRL_HYST_SIGN
DECL|DCDC_RD_REG2_DCDC_LOOPCTRL_TOGGLE_DIF|macro|DCDC_RD_REG2_DCDC_LOOPCTRL_TOGGLE_DIF
DECL|DCDC_RD_REG2|macro|DCDC_RD_REG2
DECL|DCDC_RD_REG3_DCDC_MINPWR_DC_HALFCLK_LIMP|macro|DCDC_RD_REG3_DCDC_MINPWR_DC_HALFCLK_LIMP
DECL|DCDC_RD_REG3_DCDC_MINPWR_DC_HALFCLK|macro|DCDC_RD_REG3_DCDC_MINPWR_DC_HALFCLK
DECL|DCDC_RD_REG3_DCDC_MINPWR_DOUBLE_FETS_LIMP|macro|DCDC_RD_REG3_DCDC_MINPWR_DOUBLE_FETS_LIMP
DECL|DCDC_RD_REG3_DCDC_MINPWR_DOUBLE_FETS|macro|DCDC_RD_REG3_DCDC_MINPWR_DOUBLE_FETS
DECL|DCDC_RD_REG3_DCDC_MINPWR_HALF_FETS_LIMP|macro|DCDC_RD_REG3_DCDC_MINPWR_HALF_FETS_LIMP
DECL|DCDC_RD_REG3_DCDC_MINPWR_HALF_FETS|macro|DCDC_RD_REG3_DCDC_MINPWR_HALF_FETS
DECL|DCDC_RD_REG3_DCDC_VDD1P45CTRL_ADJTN|macro|DCDC_RD_REG3_DCDC_VDD1P45CTRL_ADJTN
DECL|DCDC_RD_REG3_DCDC_VDD1P45CTRL_DISABLE_STEP|macro|DCDC_RD_REG3_DCDC_VDD1P45CTRL_DISABLE_STEP
DECL|DCDC_RD_REG3_DCDC_VDD1P45CTRL_TRG_BOOST|macro|DCDC_RD_REG3_DCDC_VDD1P45CTRL_TRG_BOOST
DECL|DCDC_RD_REG3_DCDC_VDD1P45CTRL_TRG_BUCK|macro|DCDC_RD_REG3_DCDC_VDD1P45CTRL_TRG_BUCK
DECL|DCDC_RD_REG3_DCDC_VDD1P8CTRL_DISABLE_STEP|macro|DCDC_RD_REG3_DCDC_VDD1P8CTRL_DISABLE_STEP
DECL|DCDC_RD_REG3_DCDC_VDD1P8CTRL_TRG|macro|DCDC_RD_REG3_DCDC_VDD1P8CTRL_TRG
DECL|DCDC_RD_REG3|macro|DCDC_RD_REG3
DECL|DCDC_RD_REG4_DCDC_SW_SHUTDOWN|macro|DCDC_RD_REG4_DCDC_SW_SHUTDOWN
DECL|DCDC_RD_REG4_UNLOCK|macro|DCDC_RD_REG4_UNLOCK
DECL|DCDC_RD_REG4|macro|DCDC_RD_REG4
DECL|DCDC_RD_REG6_PSWITCH_INT_CLEAR|macro|DCDC_RD_REG6_PSWITCH_INT_CLEAR
DECL|DCDC_RD_REG6_PSWITCH_INT_FALL_EN|macro|DCDC_RD_REG6_PSWITCH_INT_FALL_EN
DECL|DCDC_RD_REG6_PSWITCH_INT_MUTE|macro|DCDC_RD_REG6_PSWITCH_INT_MUTE
DECL|DCDC_RD_REG6_PSWITCH_INT_RISE_EN|macro|DCDC_RD_REG6_PSWITCH_INT_RISE_EN
DECL|DCDC_RD_REG6_PSWITCH_INT_STS|macro|DCDC_RD_REG6_PSWITCH_INT_STS
DECL|DCDC_RD_REG6|macro|DCDC_RD_REG6
DECL|DCDC_RD_REG7_INTEGRATOR_VALUE_SEL|macro|DCDC_RD_REG7_INTEGRATOR_VALUE_SEL
DECL|DCDC_RD_REG7_INTEGRATOR_VALUE|macro|DCDC_RD_REG7_INTEGRATOR_VALUE
DECL|DCDC_RD_REG7_PULSE_RUN_SPEEDUP|macro|DCDC_RD_REG7_PULSE_RUN_SPEEDUP
DECL|DCDC_RD_REG7|macro|DCDC_RD_REG7
DECL|DCDC_RMW_REG0|macro|DCDC_RMW_REG0
DECL|DCDC_RMW_REG1|macro|DCDC_RMW_REG1
DECL|DCDC_RMW_REG2|macro|DCDC_RMW_REG2
DECL|DCDC_RMW_REG3|macro|DCDC_RMW_REG3
DECL|DCDC_RMW_REG4|macro|DCDC_RMW_REG4
DECL|DCDC_RMW_REG6|macro|DCDC_RMW_REG6
DECL|DCDC_RMW_REG7|macro|DCDC_RMW_REG7
DECL|DCDC_SET_REG0|macro|DCDC_SET_REG0
DECL|DCDC_SET_REG1|macro|DCDC_SET_REG1
DECL|DCDC_SET_REG2|macro|DCDC_SET_REG2
DECL|DCDC_SET_REG3|macro|DCDC_SET_REG3
DECL|DCDC_SET_REG4|macro|DCDC_SET_REG4
DECL|DCDC_SET_REG6|macro|DCDC_SET_REG6
DECL|DCDC_SET_REG7|macro|DCDC_SET_REG7
DECL|DCDC_TOG_REG0|macro|DCDC_TOG_REG0
DECL|DCDC_TOG_REG1|macro|DCDC_TOG_REG1
DECL|DCDC_TOG_REG2|macro|DCDC_TOG_REG2
DECL|DCDC_TOG_REG3|macro|DCDC_TOG_REG3
DECL|DCDC_TOG_REG4|macro|DCDC_TOG_REG4
DECL|DCDC_TOG_REG6|macro|DCDC_TOG_REG6
DECL|DCDC_TOG_REG7|macro|DCDC_TOG_REG7
DECL|DCDC_WR_REG0_DCDC_DISABLE_AUTO_CLK_SWITCH|macro|DCDC_WR_REG0_DCDC_DISABLE_AUTO_CLK_SWITCH
DECL|DCDC_WR_REG0_DCDC_LESS_I|macro|DCDC_WR_REG0_DCDC_LESS_I
DECL|DCDC_WR_REG0_DCDC_LP_DF_CMP_ENABLE|macro|DCDC_WR_REG0_DCDC_LP_DF_CMP_ENABLE
DECL|DCDC_WR_REG0_DCDC_LP_STATE_HYS_H|macro|DCDC_WR_REG0_DCDC_LP_STATE_HYS_H
DECL|DCDC_WR_REG0_DCDC_LP_STATE_HYS_L|macro|DCDC_WR_REG0_DCDC_LP_STATE_HYS_L
DECL|DCDC_WR_REG0_DCDC_PWD_OSC_INT|macro|DCDC_WR_REG0_DCDC_PWD_OSC_INT
DECL|DCDC_WR_REG0_DCDC_SEL_CLK|macro|DCDC_WR_REG0_DCDC_SEL_CLK
DECL|DCDC_WR_REG0_DCDC_VBAT_DIV_CTRL|macro|DCDC_WR_REG0_DCDC_VBAT_DIV_CTRL
DECL|DCDC_WR_REG0_DCDC_XTALOK_DISABLE|macro|DCDC_WR_REG0_DCDC_XTALOK_DISABLE
DECL|DCDC_WR_REG0_HYST_LP_CMP_DISABLE|macro|DCDC_WR_REG0_HYST_LP_CMP_DISABLE
DECL|DCDC_WR_REG0_HYST_LP_COMP_ADJ|macro|DCDC_WR_REG0_HYST_LP_COMP_ADJ
DECL|DCDC_WR_REG0_OFFSET_RSNS_LP_ADJ|macro|DCDC_WR_REG0_OFFSET_RSNS_LP_ADJ
DECL|DCDC_WR_REG0_OFFSET_RSNS_LP_DISABLE|macro|DCDC_WR_REG0_OFFSET_RSNS_LP_DISABLE
DECL|DCDC_WR_REG0_PWD_CMP_OFFSET|macro|DCDC_WR_REG0_PWD_CMP_OFFSET
DECL|DCDC_WR_REG0_VLPR_VLPW_CONFIG_DCDC_HP|macro|DCDC_WR_REG0_VLPR_VLPW_CONFIG_DCDC_HP
DECL|DCDC_WR_REG0_VLPS_CONFIG_DCDC_HP|macro|DCDC_WR_REG0_VLPS_CONFIG_DCDC_HP
DECL|DCDC_WR_REG0|macro|DCDC_WR_REG0
DECL|DCDC_WR_REG1_DCDC_LOOPCTRL_CM_HST_THRESH|macro|DCDC_WR_REG1_DCDC_LOOPCTRL_CM_HST_THRESH
DECL|DCDC_WR_REG1_DCDC_LOOPCTRL_DF_HST_THRESH|macro|DCDC_WR_REG1_DCDC_LOOPCTRL_DF_HST_THRESH
DECL|DCDC_WR_REG1_DCDC_LOOPCTRL_EN_CM_HYST|macro|DCDC_WR_REG1_DCDC_LOOPCTRL_EN_CM_HYST
DECL|DCDC_WR_REG1_DCDC_LOOPCTRL_EN_DF_HYST|macro|DCDC_WR_REG1_DCDC_LOOPCTRL_EN_DF_HYST
DECL|DCDC_WR_REG1_POSLIMIT_BOOST_IN|macro|DCDC_WR_REG1_POSLIMIT_BOOST_IN
DECL|DCDC_WR_REG1_POSLIMIT_BUCK_IN|macro|DCDC_WR_REG1_POSLIMIT_BUCK_IN
DECL|DCDC_WR_REG1|macro|DCDC_WR_REG1
DECL|DCDC_WR_REG2_DCDC_BATTMONITOR_BATT_VAL|macro|DCDC_WR_REG2_DCDC_BATTMONITOR_BATT_VAL
DECL|DCDC_WR_REG2_DCDC_BATTMONITOR_EN_BATADJ|macro|DCDC_WR_REG2_DCDC_BATTMONITOR_EN_BATADJ
DECL|DCDC_WR_REG2_DCDC_LOOPCTRL_DC_C|macro|DCDC_WR_REG2_DCDC_LOOPCTRL_DC_C
DECL|DCDC_WR_REG2_DCDC_LOOPCTRL_DC_FF|macro|DCDC_WR_REG2_DCDC_LOOPCTRL_DC_FF
DECL|DCDC_WR_REG2_DCDC_LOOPCTRL_HYST_SIGN|macro|DCDC_WR_REG2_DCDC_LOOPCTRL_HYST_SIGN
DECL|DCDC_WR_REG2_DCDC_LOOPCTRL_TOGGLE_DIF|macro|DCDC_WR_REG2_DCDC_LOOPCTRL_TOGGLE_DIF
DECL|DCDC_WR_REG2|macro|DCDC_WR_REG2
DECL|DCDC_WR_REG3_DCDC_MINPWR_DC_HALFCLK_LIMP|macro|DCDC_WR_REG3_DCDC_MINPWR_DC_HALFCLK_LIMP
DECL|DCDC_WR_REG3_DCDC_MINPWR_DC_HALFCLK|macro|DCDC_WR_REG3_DCDC_MINPWR_DC_HALFCLK
DECL|DCDC_WR_REG3_DCDC_MINPWR_DOUBLE_FETS_LIMP|macro|DCDC_WR_REG3_DCDC_MINPWR_DOUBLE_FETS_LIMP
DECL|DCDC_WR_REG3_DCDC_MINPWR_DOUBLE_FETS|macro|DCDC_WR_REG3_DCDC_MINPWR_DOUBLE_FETS
DECL|DCDC_WR_REG3_DCDC_MINPWR_HALF_FETS_LIMP|macro|DCDC_WR_REG3_DCDC_MINPWR_HALF_FETS_LIMP
DECL|DCDC_WR_REG3_DCDC_MINPWR_HALF_FETS|macro|DCDC_WR_REG3_DCDC_MINPWR_HALF_FETS
DECL|DCDC_WR_REG3_DCDC_VDD1P45CTRL_ADJTN|macro|DCDC_WR_REG3_DCDC_VDD1P45CTRL_ADJTN
DECL|DCDC_WR_REG3_DCDC_VDD1P45CTRL_DISABLE_STEP|macro|DCDC_WR_REG3_DCDC_VDD1P45CTRL_DISABLE_STEP
DECL|DCDC_WR_REG3_DCDC_VDD1P45CTRL_TRG_BOOST|macro|DCDC_WR_REG3_DCDC_VDD1P45CTRL_TRG_BOOST
DECL|DCDC_WR_REG3_DCDC_VDD1P45CTRL_TRG_BUCK|macro|DCDC_WR_REG3_DCDC_VDD1P45CTRL_TRG_BUCK
DECL|DCDC_WR_REG3_DCDC_VDD1P8CTRL_DISABLE_STEP|macro|DCDC_WR_REG3_DCDC_VDD1P8CTRL_DISABLE_STEP
DECL|DCDC_WR_REG3_DCDC_VDD1P8CTRL_TRG|macro|DCDC_WR_REG3_DCDC_VDD1P8CTRL_TRG
DECL|DCDC_WR_REG3|macro|DCDC_WR_REG3
DECL|DCDC_WR_REG4_DCDC_SW_SHUTDOWN|macro|DCDC_WR_REG4_DCDC_SW_SHUTDOWN
DECL|DCDC_WR_REG4_UNLOCK|macro|DCDC_WR_REG4_UNLOCK
DECL|DCDC_WR_REG4|macro|DCDC_WR_REG4
DECL|DCDC_WR_REG6_PSWITCH_INT_CLEAR|macro|DCDC_WR_REG6_PSWITCH_INT_CLEAR
DECL|DCDC_WR_REG6_PSWITCH_INT_FALL_EN|macro|DCDC_WR_REG6_PSWITCH_INT_FALL_EN
DECL|DCDC_WR_REG6_PSWITCH_INT_MUTE|macro|DCDC_WR_REG6_PSWITCH_INT_MUTE
DECL|DCDC_WR_REG6_PSWITCH_INT_RISE_EN|macro|DCDC_WR_REG6_PSWITCH_INT_RISE_EN
DECL|DCDC_WR_REG6|macro|DCDC_WR_REG6
DECL|DCDC_WR_REG7_INTEGRATOR_VALUE_SEL|macro|DCDC_WR_REG7_INTEGRATOR_VALUE_SEL
DECL|DCDC_WR_REG7_INTEGRATOR_VALUE|macro|DCDC_WR_REG7_INTEGRATOR_VALUE
DECL|DCDC_WR_REG7_PULSE_RUN_SPEEDUP|macro|DCDC_WR_REG7_PULSE_RUN_SPEEDUP
DECL|DCDC_WR_REG7|macro|DCDC_WR_REG7
DECL|DMAMUX0_IDX|macro|DMAMUX0_IDX
DECL|DMAMUX_BRD_CHCFG_ENBL|macro|DMAMUX_BRD_CHCFG_ENBL
DECL|DMAMUX_BRD_CHCFG_SOURCE|macro|DMAMUX_BRD_CHCFG_SOURCE
DECL|DMAMUX_BRD_CHCFG_TRIG|macro|DMAMUX_BRD_CHCFG_TRIG
DECL|DMAMUX_BWR_CHCFG_ENBL|macro|DMAMUX_BWR_CHCFG_ENBL
DECL|DMAMUX_BWR_CHCFG_SOURCE|macro|DMAMUX_BWR_CHCFG_SOURCE
DECL|DMAMUX_BWR_CHCFG_TRIG|macro|DMAMUX_BWR_CHCFG_TRIG
DECL|DMAMUX_CLR_CHCFG|macro|DMAMUX_CLR_CHCFG
DECL|DMAMUX_INSTANCE_COUNT|macro|DMAMUX_INSTANCE_COUNT
DECL|DMAMUX_RD_CHCFG_ENBL|macro|DMAMUX_RD_CHCFG_ENBL
DECL|DMAMUX_RD_CHCFG_SOURCE|macro|DMAMUX_RD_CHCFG_SOURCE
DECL|DMAMUX_RD_CHCFG_TRIG|macro|DMAMUX_RD_CHCFG_TRIG
DECL|DMAMUX_RD_CHCFG|macro|DMAMUX_RD_CHCFG
DECL|DMAMUX_RMW_CHCFG|macro|DMAMUX_RMW_CHCFG
DECL|DMAMUX_SET_CHCFG|macro|DMAMUX_SET_CHCFG
DECL|DMAMUX_TOG_CHCFG|macro|DMAMUX_TOG_CHCFG
DECL|DMAMUX_WR_CHCFG_ENBL|macro|DMAMUX_WR_CHCFG_ENBL
DECL|DMAMUX_WR_CHCFG_SOURCE|macro|DMAMUX_WR_CHCFG_SOURCE
DECL|DMAMUX_WR_CHCFG_TRIG|macro|DMAMUX_WR_CHCFG_TRIG
DECL|DMAMUX_WR_CHCFG|macro|DMAMUX_WR_CHCFG
DECL|DMA_BRD_DCR_AA|macro|DMA_BRD_DCR_AA
DECL|DMA_BRD_DCR_CS|macro|DMA_BRD_DCR_CS
DECL|DMA_BRD_DCR_DINC|macro|DMA_BRD_DCR_DINC
DECL|DMA_BRD_DCR_DMOD|macro|DMA_BRD_DCR_DMOD
DECL|DMA_BRD_DCR_DSIZE|macro|DMA_BRD_DCR_DSIZE
DECL|DMA_BRD_DCR_D_REQ|macro|DMA_BRD_DCR_D_REQ
DECL|DMA_BRD_DCR_EADREQ|macro|DMA_BRD_DCR_EADREQ
DECL|DMA_BRD_DCR_EINT|macro|DMA_BRD_DCR_EINT
DECL|DMA_BRD_DCR_ERQ|macro|DMA_BRD_DCR_ERQ
DECL|DMA_BRD_DCR_LCH1|macro|DMA_BRD_DCR_LCH1
DECL|DMA_BRD_DCR_LCH2|macro|DMA_BRD_DCR_LCH2
DECL|DMA_BRD_DCR_LINKCC|macro|DMA_BRD_DCR_LINKCC
DECL|DMA_BRD_DCR_SINC|macro|DMA_BRD_DCR_SINC
DECL|DMA_BRD_DCR_SMOD|macro|DMA_BRD_DCR_SMOD
DECL|DMA_BRD_DCR_SSIZE|macro|DMA_BRD_DCR_SSIZE
DECL|DMA_BRD_DSR_BCR_BCR|macro|DMA_BRD_DSR_BCR_BCR
DECL|DMA_BRD_DSR_BCR_BED|macro|DMA_BRD_DSR_BCR_BED
DECL|DMA_BRD_DSR_BCR_BES|macro|DMA_BRD_DSR_BCR_BES
DECL|DMA_BRD_DSR_BCR_BSY|macro|DMA_BRD_DSR_BCR_BSY
DECL|DMA_BRD_DSR_BCR_CE|macro|DMA_BRD_DSR_BCR_CE
DECL|DMA_BRD_DSR_BCR_DONE|macro|DMA_BRD_DSR_BCR_DONE
DECL|DMA_BRD_DSR_BCR_REQ|macro|DMA_BRD_DSR_BCR_REQ
DECL|DMA_BWR_DCR_AA|macro|DMA_BWR_DCR_AA
DECL|DMA_BWR_DCR_CS|macro|DMA_BWR_DCR_CS
DECL|DMA_BWR_DCR_DINC|macro|DMA_BWR_DCR_DINC
DECL|DMA_BWR_DCR_DMOD|macro|DMA_BWR_DCR_DMOD
DECL|DMA_BWR_DCR_DSIZE|macro|DMA_BWR_DCR_DSIZE
DECL|DMA_BWR_DCR_D_REQ|macro|DMA_BWR_DCR_D_REQ
DECL|DMA_BWR_DCR_EADREQ|macro|DMA_BWR_DCR_EADREQ
DECL|DMA_BWR_DCR_EINT|macro|DMA_BWR_DCR_EINT
DECL|DMA_BWR_DCR_ERQ|macro|DMA_BWR_DCR_ERQ
DECL|DMA_BWR_DCR_LCH1|macro|DMA_BWR_DCR_LCH1
DECL|DMA_BWR_DCR_LCH2|macro|DMA_BWR_DCR_LCH2
DECL|DMA_BWR_DCR_LINKCC|macro|DMA_BWR_DCR_LINKCC
DECL|DMA_BWR_DCR_SINC|macro|DMA_BWR_DCR_SINC
DECL|DMA_BWR_DCR_SMOD|macro|DMA_BWR_DCR_SMOD
DECL|DMA_BWR_DCR_SSIZE|macro|DMA_BWR_DCR_SSIZE
DECL|DMA_BWR_DCR_START|macro|DMA_BWR_DCR_START
DECL|DMA_BWR_DSR_BCR_BCR|macro|DMA_BWR_DSR_BCR_BCR
DECL|DMA_BWR_DSR_BCR_DONE|macro|DMA_BWR_DSR_BCR_DONE
DECL|DMA_CLR_DAR|macro|DMA_CLR_DAR
DECL|DMA_CLR_DCR|macro|DMA_CLR_DCR
DECL|DMA_CLR_DSR_BCR|macro|DMA_CLR_DSR_BCR
DECL|DMA_CLR_DSR|macro|DMA_CLR_DSR
DECL|DMA_CLR_SAR|macro|DMA_CLR_SAR
DECL|DMA_IDX|macro|DMA_IDX
DECL|DMA_INSTANCE_COUNT|macro|DMA_INSTANCE_COUNT
DECL|DMA_RD_DAR|macro|DMA_RD_DAR
DECL|DMA_RD_DCR_AA|macro|DMA_RD_DCR_AA
DECL|DMA_RD_DCR_CS|macro|DMA_RD_DCR_CS
DECL|DMA_RD_DCR_DINC|macro|DMA_RD_DCR_DINC
DECL|DMA_RD_DCR_DMOD|macro|DMA_RD_DCR_DMOD
DECL|DMA_RD_DCR_DSIZE|macro|DMA_RD_DCR_DSIZE
DECL|DMA_RD_DCR_D_REQ|macro|DMA_RD_DCR_D_REQ
DECL|DMA_RD_DCR_EADREQ|macro|DMA_RD_DCR_EADREQ
DECL|DMA_RD_DCR_EINT|macro|DMA_RD_DCR_EINT
DECL|DMA_RD_DCR_ERQ|macro|DMA_RD_DCR_ERQ
DECL|DMA_RD_DCR_LCH1|macro|DMA_RD_DCR_LCH1
DECL|DMA_RD_DCR_LCH2|macro|DMA_RD_DCR_LCH2
DECL|DMA_RD_DCR_LINKCC|macro|DMA_RD_DCR_LINKCC
DECL|DMA_RD_DCR_SINC|macro|DMA_RD_DCR_SINC
DECL|DMA_RD_DCR_SMOD|macro|DMA_RD_DCR_SMOD
DECL|DMA_RD_DCR_SSIZE|macro|DMA_RD_DCR_SSIZE
DECL|DMA_RD_DCR|macro|DMA_RD_DCR
DECL|DMA_RD_DSR_BCR_BCR|macro|DMA_RD_DSR_BCR_BCR
DECL|DMA_RD_DSR_BCR_BED|macro|DMA_RD_DSR_BCR_BED
DECL|DMA_RD_DSR_BCR_BES|macro|DMA_RD_DSR_BCR_BES
DECL|DMA_RD_DSR_BCR_BSY|macro|DMA_RD_DSR_BCR_BSY
DECL|DMA_RD_DSR_BCR_CE|macro|DMA_RD_DSR_BCR_CE
DECL|DMA_RD_DSR_BCR_DONE|macro|DMA_RD_DSR_BCR_DONE
DECL|DMA_RD_DSR_BCR_REQ|macro|DMA_RD_DSR_BCR_REQ
DECL|DMA_RD_DSR_BCR|macro|DMA_RD_DSR_BCR
DECL|DMA_RD_DSR|macro|DMA_RD_DSR
DECL|DMA_RD_SAR|macro|DMA_RD_SAR
DECL|DMA_RMW_DAR|macro|DMA_RMW_DAR
DECL|DMA_RMW_DCR|macro|DMA_RMW_DCR
DECL|DMA_RMW_DSR_BCR|macro|DMA_RMW_DSR_BCR
DECL|DMA_RMW_DSR|macro|DMA_RMW_DSR
DECL|DMA_RMW_SAR|macro|DMA_RMW_SAR
DECL|DMA_SET_DAR|macro|DMA_SET_DAR
DECL|DMA_SET_DCR|macro|DMA_SET_DCR
DECL|DMA_SET_DSR_BCR|macro|DMA_SET_DSR_BCR
DECL|DMA_SET_DSR|macro|DMA_SET_DSR
DECL|DMA_SET_SAR|macro|DMA_SET_SAR
DECL|DMA_TOG_DAR|macro|DMA_TOG_DAR
DECL|DMA_TOG_DCR|macro|DMA_TOG_DCR
DECL|DMA_TOG_DSR_BCR|macro|DMA_TOG_DSR_BCR
DECL|DMA_TOG_DSR|macro|DMA_TOG_DSR
DECL|DMA_TOG_SAR|macro|DMA_TOG_SAR
DECL|DMA_WR_DAR|macro|DMA_WR_DAR
DECL|DMA_WR_DCR_AA|macro|DMA_WR_DCR_AA
DECL|DMA_WR_DCR_CS|macro|DMA_WR_DCR_CS
DECL|DMA_WR_DCR_DINC|macro|DMA_WR_DCR_DINC
DECL|DMA_WR_DCR_DMOD|macro|DMA_WR_DCR_DMOD
DECL|DMA_WR_DCR_DSIZE|macro|DMA_WR_DCR_DSIZE
DECL|DMA_WR_DCR_D_REQ|macro|DMA_WR_DCR_D_REQ
DECL|DMA_WR_DCR_EADREQ|macro|DMA_WR_DCR_EADREQ
DECL|DMA_WR_DCR_EINT|macro|DMA_WR_DCR_EINT
DECL|DMA_WR_DCR_ERQ|macro|DMA_WR_DCR_ERQ
DECL|DMA_WR_DCR_LCH1|macro|DMA_WR_DCR_LCH1
DECL|DMA_WR_DCR_LCH2|macro|DMA_WR_DCR_LCH2
DECL|DMA_WR_DCR_LINKCC|macro|DMA_WR_DCR_LINKCC
DECL|DMA_WR_DCR_SINC|macro|DMA_WR_DCR_SINC
DECL|DMA_WR_DCR_SMOD|macro|DMA_WR_DCR_SMOD
DECL|DMA_WR_DCR_SSIZE|macro|DMA_WR_DCR_SSIZE
DECL|DMA_WR_DCR_START|macro|DMA_WR_DCR_START
DECL|DMA_WR_DCR|macro|DMA_WR_DCR
DECL|DMA_WR_DSR_BCR_BCR|macro|DMA_WR_DSR_BCR_BCR
DECL|DMA_WR_DSR_BCR_DONE|macro|DMA_WR_DSR_BCR_DONE
DECL|DMA_WR_DSR_BCR|macro|DMA_WR_DSR_BCR
DECL|DMA_WR_DSR|macro|DMA_WR_DSR
DECL|DMA_WR_SAR|macro|DMA_WR_SAR
DECL|FGPIOA_IDX|macro|FGPIOA_IDX
DECL|FGPIOB_IDX|macro|FGPIOB_IDX
DECL|FGPIOC_IDX|macro|FGPIOC_IDX
DECL|FGPIO_CLR_PDDR|macro|FGPIO_CLR_PDDR
DECL|FGPIO_CLR_PDOR|macro|FGPIO_CLR_PDOR
DECL|FGPIO_INSTANCE_COUNT|macro|FGPIO_INSTANCE_COUNT
DECL|FGPIO_RD_PCOR|macro|FGPIO_RD_PCOR
DECL|FGPIO_RD_PDDR|macro|FGPIO_RD_PDDR
DECL|FGPIO_RD_PDIR|macro|FGPIO_RD_PDIR
DECL|FGPIO_RD_PDOR|macro|FGPIO_RD_PDOR
DECL|FGPIO_RD_PSOR|macro|FGPIO_RD_PSOR
DECL|FGPIO_RD_PTOR|macro|FGPIO_RD_PTOR
DECL|FGPIO_RMW_PCOR|macro|FGPIO_RMW_PCOR
DECL|FGPIO_RMW_PDDR|macro|FGPIO_RMW_PDDR
DECL|FGPIO_RMW_PDOR|macro|FGPIO_RMW_PDOR
DECL|FGPIO_RMW_PSOR|macro|FGPIO_RMW_PSOR
DECL|FGPIO_RMW_PTOR|macro|FGPIO_RMW_PTOR
DECL|FGPIO_SET_PDDR|macro|FGPIO_SET_PDDR
DECL|FGPIO_SET_PDOR|macro|FGPIO_SET_PDOR
DECL|FGPIO_TOG_PDDR|macro|FGPIO_TOG_PDDR
DECL|FGPIO_TOG_PDOR|macro|FGPIO_TOG_PDOR
DECL|FGPIO_WR_PCOR|macro|FGPIO_WR_PCOR
DECL|FGPIO_WR_PDDR|macro|FGPIO_WR_PDDR
DECL|FGPIO_WR_PDOR|macro|FGPIO_WR_PDOR
DECL|FGPIO_WR_PSOR|macro|FGPIO_WR_PSOR
DECL|FGPIO_WR_PTOR|macro|FGPIO_WR_PTOR
DECL|FTFA_BRD_FCNFG_CCIE|macro|FTFA_BRD_FCNFG_CCIE
DECL|FTFA_BRD_FCNFG_ERSAREQ|macro|FTFA_BRD_FCNFG_ERSAREQ
DECL|FTFA_BRD_FCNFG_ERSSUSP|macro|FTFA_BRD_FCNFG_ERSSUSP
DECL|FTFA_BRD_FCNFG_RDCOLLIE|macro|FTFA_BRD_FCNFG_RDCOLLIE
DECL|FTFA_BRD_FSEC_FSLACC|macro|FTFA_BRD_FSEC_FSLACC
DECL|FTFA_BRD_FSEC_KEYEN|macro|FTFA_BRD_FSEC_KEYEN
DECL|FTFA_BRD_FSEC_MEEN|macro|FTFA_BRD_FSEC_MEEN
DECL|FTFA_BRD_FSEC_SEC|macro|FTFA_BRD_FSEC_SEC
DECL|FTFA_BRD_FSTAT_ACCERR|macro|FTFA_BRD_FSTAT_ACCERR
DECL|FTFA_BRD_FSTAT_CCIF|macro|FTFA_BRD_FSTAT_CCIF
DECL|FTFA_BRD_FSTAT_FPVIOL|macro|FTFA_BRD_FSTAT_FPVIOL
DECL|FTFA_BRD_FSTAT_MGSTAT0|macro|FTFA_BRD_FSTAT_MGSTAT0
DECL|FTFA_BRD_FSTAT_RDCOLERR|macro|FTFA_BRD_FSTAT_RDCOLERR
DECL|FTFA_BWR_FCNFG_CCIE|macro|FTFA_BWR_FCNFG_CCIE
DECL|FTFA_BWR_FCNFG_ERSSUSP|macro|FTFA_BWR_FCNFG_ERSSUSP
DECL|FTFA_BWR_FCNFG_RDCOLLIE|macro|FTFA_BWR_FCNFG_RDCOLLIE
DECL|FTFA_BWR_FSTAT_ACCERR|macro|FTFA_BWR_FSTAT_ACCERR
DECL|FTFA_BWR_FSTAT_CCIF|macro|FTFA_BWR_FSTAT_CCIF
DECL|FTFA_BWR_FSTAT_FPVIOL|macro|FTFA_BWR_FSTAT_FPVIOL
DECL|FTFA_BWR_FSTAT_RDCOLERR|macro|FTFA_BWR_FSTAT_RDCOLERR
DECL|FTFA_CLR_FCCOB0|macro|FTFA_CLR_FCCOB0
DECL|FTFA_CLR_FCCOB1|macro|FTFA_CLR_FCCOB1
DECL|FTFA_CLR_FCCOB2|macro|FTFA_CLR_FCCOB2
DECL|FTFA_CLR_FCCOB3|macro|FTFA_CLR_FCCOB3
DECL|FTFA_CLR_FCCOB4|macro|FTFA_CLR_FCCOB4
DECL|FTFA_CLR_FCCOB5|macro|FTFA_CLR_FCCOB5
DECL|FTFA_CLR_FCCOB6|macro|FTFA_CLR_FCCOB6
DECL|FTFA_CLR_FCCOB7|macro|FTFA_CLR_FCCOB7
DECL|FTFA_CLR_FCCOB8|macro|FTFA_CLR_FCCOB8
DECL|FTFA_CLR_FCCOB9|macro|FTFA_CLR_FCCOB9
DECL|FTFA_CLR_FCCOBA|macro|FTFA_CLR_FCCOBA
DECL|FTFA_CLR_FCCOBB|macro|FTFA_CLR_FCCOBB
DECL|FTFA_CLR_FCNFG|macro|FTFA_CLR_FCNFG
DECL|FTFA_CLR_FPROT0|macro|FTFA_CLR_FPROT0
DECL|FTFA_CLR_FPROT1|macro|FTFA_CLR_FPROT1
DECL|FTFA_CLR_FPROT2|macro|FTFA_CLR_FPROT2
DECL|FTFA_CLR_FPROT3|macro|FTFA_CLR_FPROT3
DECL|FTFA_CLR_FSTAT|macro|FTFA_CLR_FSTAT
DECL|FTFA_FlashConfig_IDX|macro|FTFA_FlashConfig_IDX
DECL|FTFA_IDX|macro|FTFA_IDX
DECL|FTFA_INSTANCE_COUNT|macro|FTFA_INSTANCE_COUNT
DECL|FTFA_RD_FACSN|macro|FTFA_RD_FACSN
DECL|FTFA_RD_FACSS|macro|FTFA_RD_FACSS
DECL|FTFA_RD_FCCOB0|macro|FTFA_RD_FCCOB0
DECL|FTFA_RD_FCCOB1|macro|FTFA_RD_FCCOB1
DECL|FTFA_RD_FCCOB2|macro|FTFA_RD_FCCOB2
DECL|FTFA_RD_FCCOB3|macro|FTFA_RD_FCCOB3
DECL|FTFA_RD_FCCOB4|macro|FTFA_RD_FCCOB4
DECL|FTFA_RD_FCCOB5|macro|FTFA_RD_FCCOB5
DECL|FTFA_RD_FCCOB6|macro|FTFA_RD_FCCOB6
DECL|FTFA_RD_FCCOB7|macro|FTFA_RD_FCCOB7
DECL|FTFA_RD_FCCOB8|macro|FTFA_RD_FCCOB8
DECL|FTFA_RD_FCCOB9|macro|FTFA_RD_FCCOB9
DECL|FTFA_RD_FCCOBA|macro|FTFA_RD_FCCOBA
DECL|FTFA_RD_FCCOBB|macro|FTFA_RD_FCCOBB
DECL|FTFA_RD_FCNFG_CCIE|macro|FTFA_RD_FCNFG_CCIE
DECL|FTFA_RD_FCNFG_ERSAREQ|macro|FTFA_RD_FCNFG_ERSAREQ
DECL|FTFA_RD_FCNFG_ERSSUSP|macro|FTFA_RD_FCNFG_ERSSUSP
DECL|FTFA_RD_FCNFG_RDCOLLIE|macro|FTFA_RD_FCNFG_RDCOLLIE
DECL|FTFA_RD_FCNFG|macro|FTFA_RD_FCNFG
DECL|FTFA_RD_FOPT|macro|FTFA_RD_FOPT
DECL|FTFA_RD_FPROT0|macro|FTFA_RD_FPROT0
DECL|FTFA_RD_FPROT1|macro|FTFA_RD_FPROT1
DECL|FTFA_RD_FPROT2|macro|FTFA_RD_FPROT2
DECL|FTFA_RD_FPROT3|macro|FTFA_RD_FPROT3
DECL|FTFA_RD_FSEC_FSLACC|macro|FTFA_RD_FSEC_FSLACC
DECL|FTFA_RD_FSEC_KEYEN|macro|FTFA_RD_FSEC_KEYEN
DECL|FTFA_RD_FSEC_MEEN|macro|FTFA_RD_FSEC_MEEN
DECL|FTFA_RD_FSEC_SEC|macro|FTFA_RD_FSEC_SEC
DECL|FTFA_RD_FSEC|macro|FTFA_RD_FSEC
DECL|FTFA_RD_FSTAT_ACCERR|macro|FTFA_RD_FSTAT_ACCERR
DECL|FTFA_RD_FSTAT_CCIF|macro|FTFA_RD_FSTAT_CCIF
DECL|FTFA_RD_FSTAT_FPVIOL|macro|FTFA_RD_FSTAT_FPVIOL
DECL|FTFA_RD_FSTAT_MGSTAT0|macro|FTFA_RD_FSTAT_MGSTAT0
DECL|FTFA_RD_FSTAT_RDCOLERR|macro|FTFA_RD_FSTAT_RDCOLERR
DECL|FTFA_RD_FSTAT|macro|FTFA_RD_FSTAT
DECL|FTFA_RD_SACCH0|macro|FTFA_RD_SACCH0
DECL|FTFA_RD_SACCH1|macro|FTFA_RD_SACCH1
DECL|FTFA_RD_SACCH2|macro|FTFA_RD_SACCH2
DECL|FTFA_RD_SACCH3|macro|FTFA_RD_SACCH3
DECL|FTFA_RD_SACCL0|macro|FTFA_RD_SACCL0
DECL|FTFA_RD_SACCL1|macro|FTFA_RD_SACCL1
DECL|FTFA_RD_SACCL2|macro|FTFA_RD_SACCL2
DECL|FTFA_RD_SACCL3|macro|FTFA_RD_SACCL3
DECL|FTFA_RD_XACCH0|macro|FTFA_RD_XACCH0
DECL|FTFA_RD_XACCH1|macro|FTFA_RD_XACCH1
DECL|FTFA_RD_XACCH2|macro|FTFA_RD_XACCH2
DECL|FTFA_RD_XACCH3|macro|FTFA_RD_XACCH3
DECL|FTFA_RD_XACCL0|macro|FTFA_RD_XACCL0
DECL|FTFA_RD_XACCL1|macro|FTFA_RD_XACCL1
DECL|FTFA_RD_XACCL2|macro|FTFA_RD_XACCL2
DECL|FTFA_RD_XACCL3|macro|FTFA_RD_XACCL3
DECL|FTFA_RMW_FCCOB0|macro|FTFA_RMW_FCCOB0
DECL|FTFA_RMW_FCCOB1|macro|FTFA_RMW_FCCOB1
DECL|FTFA_RMW_FCCOB2|macro|FTFA_RMW_FCCOB2
DECL|FTFA_RMW_FCCOB3|macro|FTFA_RMW_FCCOB3
DECL|FTFA_RMW_FCCOB4|macro|FTFA_RMW_FCCOB4
DECL|FTFA_RMW_FCCOB5|macro|FTFA_RMW_FCCOB5
DECL|FTFA_RMW_FCCOB6|macro|FTFA_RMW_FCCOB6
DECL|FTFA_RMW_FCCOB7|macro|FTFA_RMW_FCCOB7
DECL|FTFA_RMW_FCCOB8|macro|FTFA_RMW_FCCOB8
DECL|FTFA_RMW_FCCOB9|macro|FTFA_RMW_FCCOB9
DECL|FTFA_RMW_FCCOBA|macro|FTFA_RMW_FCCOBA
DECL|FTFA_RMW_FCCOBB|macro|FTFA_RMW_FCCOBB
DECL|FTFA_RMW_FCNFG|macro|FTFA_RMW_FCNFG
DECL|FTFA_RMW_FPROT0|macro|FTFA_RMW_FPROT0
DECL|FTFA_RMW_FPROT1|macro|FTFA_RMW_FPROT1
DECL|FTFA_RMW_FPROT2|macro|FTFA_RMW_FPROT2
DECL|FTFA_RMW_FPROT3|macro|FTFA_RMW_FPROT3
DECL|FTFA_RMW_FSTAT|macro|FTFA_RMW_FSTAT
DECL|FTFA_SET_FCCOB0|macro|FTFA_SET_FCCOB0
DECL|FTFA_SET_FCCOB1|macro|FTFA_SET_FCCOB1
DECL|FTFA_SET_FCCOB2|macro|FTFA_SET_FCCOB2
DECL|FTFA_SET_FCCOB3|macro|FTFA_SET_FCCOB3
DECL|FTFA_SET_FCCOB4|macro|FTFA_SET_FCCOB4
DECL|FTFA_SET_FCCOB5|macro|FTFA_SET_FCCOB5
DECL|FTFA_SET_FCCOB6|macro|FTFA_SET_FCCOB6
DECL|FTFA_SET_FCCOB7|macro|FTFA_SET_FCCOB7
DECL|FTFA_SET_FCCOB8|macro|FTFA_SET_FCCOB8
DECL|FTFA_SET_FCCOB9|macro|FTFA_SET_FCCOB9
DECL|FTFA_SET_FCCOBA|macro|FTFA_SET_FCCOBA
DECL|FTFA_SET_FCCOBB|macro|FTFA_SET_FCCOBB
DECL|FTFA_SET_FCNFG|macro|FTFA_SET_FCNFG
DECL|FTFA_SET_FPROT0|macro|FTFA_SET_FPROT0
DECL|FTFA_SET_FPROT1|macro|FTFA_SET_FPROT1
DECL|FTFA_SET_FPROT2|macro|FTFA_SET_FPROT2
DECL|FTFA_SET_FPROT3|macro|FTFA_SET_FPROT3
DECL|FTFA_SET_FSTAT|macro|FTFA_SET_FSTAT
DECL|FTFA_TOG_FCCOB0|macro|FTFA_TOG_FCCOB0
DECL|FTFA_TOG_FCCOB1|macro|FTFA_TOG_FCCOB1
DECL|FTFA_TOG_FCCOB2|macro|FTFA_TOG_FCCOB2
DECL|FTFA_TOG_FCCOB3|macro|FTFA_TOG_FCCOB3
DECL|FTFA_TOG_FCCOB4|macro|FTFA_TOG_FCCOB4
DECL|FTFA_TOG_FCCOB5|macro|FTFA_TOG_FCCOB5
DECL|FTFA_TOG_FCCOB6|macro|FTFA_TOG_FCCOB6
DECL|FTFA_TOG_FCCOB7|macro|FTFA_TOG_FCCOB7
DECL|FTFA_TOG_FCCOB8|macro|FTFA_TOG_FCCOB8
DECL|FTFA_TOG_FCCOB9|macro|FTFA_TOG_FCCOB9
DECL|FTFA_TOG_FCCOBA|macro|FTFA_TOG_FCCOBA
DECL|FTFA_TOG_FCCOBB|macro|FTFA_TOG_FCCOBB
DECL|FTFA_TOG_FCNFG|macro|FTFA_TOG_FCNFG
DECL|FTFA_TOG_FPROT0|macro|FTFA_TOG_FPROT0
DECL|FTFA_TOG_FPROT1|macro|FTFA_TOG_FPROT1
DECL|FTFA_TOG_FPROT2|macro|FTFA_TOG_FPROT2
DECL|FTFA_TOG_FPROT3|macro|FTFA_TOG_FPROT3
DECL|FTFA_TOG_FSTAT|macro|FTFA_TOG_FSTAT
DECL|FTFA_WR_FCCOB0|macro|FTFA_WR_FCCOB0
DECL|FTFA_WR_FCCOB1|macro|FTFA_WR_FCCOB1
DECL|FTFA_WR_FCCOB2|macro|FTFA_WR_FCCOB2
DECL|FTFA_WR_FCCOB3|macro|FTFA_WR_FCCOB3
DECL|FTFA_WR_FCCOB4|macro|FTFA_WR_FCCOB4
DECL|FTFA_WR_FCCOB5|macro|FTFA_WR_FCCOB5
DECL|FTFA_WR_FCCOB6|macro|FTFA_WR_FCCOB6
DECL|FTFA_WR_FCCOB7|macro|FTFA_WR_FCCOB7
DECL|FTFA_WR_FCCOB8|macro|FTFA_WR_FCCOB8
DECL|FTFA_WR_FCCOB9|macro|FTFA_WR_FCCOB9
DECL|FTFA_WR_FCCOBA|macro|FTFA_WR_FCCOBA
DECL|FTFA_WR_FCCOBB|macro|FTFA_WR_FCCOBB
DECL|FTFA_WR_FCNFG_CCIE|macro|FTFA_WR_FCNFG_CCIE
DECL|FTFA_WR_FCNFG_ERSSUSP|macro|FTFA_WR_FCNFG_ERSSUSP
DECL|FTFA_WR_FCNFG_RDCOLLIE|macro|FTFA_WR_FCNFG_RDCOLLIE
DECL|FTFA_WR_FCNFG|macro|FTFA_WR_FCNFG
DECL|FTFA_WR_FPROT0|macro|FTFA_WR_FPROT0
DECL|FTFA_WR_FPROT1|macro|FTFA_WR_FPROT1
DECL|FTFA_WR_FPROT2|macro|FTFA_WR_FPROT2
DECL|FTFA_WR_FPROT3|macro|FTFA_WR_FPROT3
DECL|FTFA_WR_FSTAT_ACCERR|macro|FTFA_WR_FSTAT_ACCERR
DECL|FTFA_WR_FSTAT_CCIF|macro|FTFA_WR_FSTAT_CCIF
DECL|FTFA_WR_FSTAT_FPVIOL|macro|FTFA_WR_FSTAT_FPVIOL
DECL|FTFA_WR_FSTAT_RDCOLERR|macro|FTFA_WR_FSTAT_RDCOLERR
DECL|FTFA_WR_FSTAT|macro|FTFA_WR_FSTAT
DECL|GPIOA_IDX|macro|GPIOA_IDX
DECL|GPIOB_IDX|macro|GPIOB_IDX
DECL|GPIOC_IDX|macro|GPIOC_IDX
DECL|GPIO_CLR_PDDR|macro|GPIO_CLR_PDDR
DECL|GPIO_CLR_PDOR|macro|GPIO_CLR_PDOR
DECL|GPIO_INSTANCE_COUNT|macro|GPIO_INSTANCE_COUNT
DECL|GPIO_RD_PCOR|macro|GPIO_RD_PCOR
DECL|GPIO_RD_PDDR|macro|GPIO_RD_PDDR
DECL|GPIO_RD_PDIR|macro|GPIO_RD_PDIR
DECL|GPIO_RD_PDOR|macro|GPIO_RD_PDOR
DECL|GPIO_RD_PSOR|macro|GPIO_RD_PSOR
DECL|GPIO_RD_PTOR|macro|GPIO_RD_PTOR
DECL|GPIO_RMW_PCOR|macro|GPIO_RMW_PCOR
DECL|GPIO_RMW_PDDR|macro|GPIO_RMW_PDDR
DECL|GPIO_RMW_PDOR|macro|GPIO_RMW_PDOR
DECL|GPIO_RMW_PSOR|macro|GPIO_RMW_PSOR
DECL|GPIO_RMW_PTOR|macro|GPIO_RMW_PTOR
DECL|GPIO_SET_PDDR|macro|GPIO_SET_PDDR
DECL|GPIO_SET_PDOR|macro|GPIO_SET_PDOR
DECL|GPIO_TOG_PDDR|macro|GPIO_TOG_PDDR
DECL|GPIO_TOG_PDOR|macro|GPIO_TOG_PDOR
DECL|GPIO_WR_PCOR|macro|GPIO_WR_PCOR
DECL|GPIO_WR_PDDR|macro|GPIO_WR_PDDR
DECL|GPIO_WR_PDOR|macro|GPIO_WR_PDOR
DECL|GPIO_WR_PSOR|macro|GPIO_WR_PSOR
DECL|GPIO_WR_PTOR|macro|GPIO_WR_PTOR
DECL|I2C0_IDX|macro|I2C0_IDX
DECL|I2C1_IDX|macro|I2C1_IDX
DECL|I2C_BRD_A1_AD|macro|I2C_BRD_A1_AD
DECL|I2C_BRD_A2_SAD|macro|I2C_BRD_A2_SAD
DECL|I2C_BRD_C1_DMAEN|macro|I2C_BRD_C1_DMAEN
DECL|I2C_BRD_C1_IICEN|macro|I2C_BRD_C1_IICEN
DECL|I2C_BRD_C1_IICIE|macro|I2C_BRD_C1_IICIE
DECL|I2C_BRD_C1_MST|macro|I2C_BRD_C1_MST
DECL|I2C_BRD_C1_TXAK|macro|I2C_BRD_C1_TXAK
DECL|I2C_BRD_C1_TX|macro|I2C_BRD_C1_TX
DECL|I2C_BRD_C1_WUEN|macro|I2C_BRD_C1_WUEN
DECL|I2C_BRD_C2_ADEXT|macro|I2C_BRD_C2_ADEXT
DECL|I2C_BRD_C2_AD|macro|I2C_BRD_C2_AD
DECL|I2C_BRD_C2_GCAEN|macro|I2C_BRD_C2_GCAEN
DECL|I2C_BRD_C2_HDRS|macro|I2C_BRD_C2_HDRS
DECL|I2C_BRD_C2_RMEN|macro|I2C_BRD_C2_RMEN
DECL|I2C_BRD_C2_SBRC|macro|I2C_BRD_C2_SBRC
DECL|I2C_BRD_FLT_FLT|macro|I2C_BRD_FLT_FLT
DECL|I2C_BRD_FLT_SHEN|macro|I2C_BRD_FLT_SHEN
DECL|I2C_BRD_FLT_SSIE|macro|I2C_BRD_FLT_SSIE
DECL|I2C_BRD_FLT_STARTF|macro|I2C_BRD_FLT_STARTF
DECL|I2C_BRD_FLT_STOPF|macro|I2C_BRD_FLT_STOPF
DECL|I2C_BRD_F_ICR|macro|I2C_BRD_F_ICR
DECL|I2C_BRD_F_MULT|macro|I2C_BRD_F_MULT
DECL|I2C_BRD_RA_RAD|macro|I2C_BRD_RA_RAD
DECL|I2C_BRD_S2_EMPTY|macro|I2C_BRD_S2_EMPTY
DECL|I2C_BRD_S2_ERROR|macro|I2C_BRD_S2_ERROR
DECL|I2C_BRD_SMB_ALERTEN|macro|I2C_BRD_SMB_ALERTEN
DECL|I2C_BRD_SMB_FACK|macro|I2C_BRD_SMB_FACK
DECL|I2C_BRD_SMB_SHTF1|macro|I2C_BRD_SMB_SHTF1
DECL|I2C_BRD_SMB_SHTF2IE|macro|I2C_BRD_SMB_SHTF2IE
DECL|I2C_BRD_SMB_SHTF2|macro|I2C_BRD_SMB_SHTF2
DECL|I2C_BRD_SMB_SIICAEN|macro|I2C_BRD_SMB_SIICAEN
DECL|I2C_BRD_SMB_SLTF|macro|I2C_BRD_SMB_SLTF
DECL|I2C_BRD_SMB_TCKSEL|macro|I2C_BRD_SMB_TCKSEL
DECL|I2C_BRD_S_ARBL|macro|I2C_BRD_S_ARBL
DECL|I2C_BRD_S_BUSY|macro|I2C_BRD_S_BUSY
DECL|I2C_BRD_S_IAAS|macro|I2C_BRD_S_IAAS
DECL|I2C_BRD_S_IICIF|macro|I2C_BRD_S_IICIF
DECL|I2C_BRD_S_RAM|macro|I2C_BRD_S_RAM
DECL|I2C_BRD_S_RXAK|macro|I2C_BRD_S_RXAK
DECL|I2C_BRD_S_SRW|macro|I2C_BRD_S_SRW
DECL|I2C_BRD_S_TCF|macro|I2C_BRD_S_TCF
DECL|I2C_BWR_A1_AD|macro|I2C_BWR_A1_AD
DECL|I2C_BWR_A2_SAD|macro|I2C_BWR_A2_SAD
DECL|I2C_BWR_C1_DMAEN|macro|I2C_BWR_C1_DMAEN
DECL|I2C_BWR_C1_IICEN|macro|I2C_BWR_C1_IICEN
DECL|I2C_BWR_C1_IICIE|macro|I2C_BWR_C1_IICIE
DECL|I2C_BWR_C1_MST|macro|I2C_BWR_C1_MST
DECL|I2C_BWR_C1_RSTA|macro|I2C_BWR_C1_RSTA
DECL|I2C_BWR_C1_TXAK|macro|I2C_BWR_C1_TXAK
DECL|I2C_BWR_C1_TX|macro|I2C_BWR_C1_TX
DECL|I2C_BWR_C1_WUEN|macro|I2C_BWR_C1_WUEN
DECL|I2C_BWR_C2_ADEXT|macro|I2C_BWR_C2_ADEXT
DECL|I2C_BWR_C2_AD|macro|I2C_BWR_C2_AD
DECL|I2C_BWR_C2_GCAEN|macro|I2C_BWR_C2_GCAEN
DECL|I2C_BWR_C2_HDRS|macro|I2C_BWR_C2_HDRS
DECL|I2C_BWR_C2_RMEN|macro|I2C_BWR_C2_RMEN
DECL|I2C_BWR_C2_SBRC|macro|I2C_BWR_C2_SBRC
DECL|I2C_BWR_FLT_FLT|macro|I2C_BWR_FLT_FLT
DECL|I2C_BWR_FLT_SHEN|macro|I2C_BWR_FLT_SHEN
DECL|I2C_BWR_FLT_SSIE|macro|I2C_BWR_FLT_SSIE
DECL|I2C_BWR_FLT_STARTF|macro|I2C_BWR_FLT_STARTF
DECL|I2C_BWR_FLT_STOPF|macro|I2C_BWR_FLT_STOPF
DECL|I2C_BWR_F_ICR|macro|I2C_BWR_F_ICR
DECL|I2C_BWR_F_MULT|macro|I2C_BWR_F_MULT
DECL|I2C_BWR_RA_RAD|macro|I2C_BWR_RA_RAD
DECL|I2C_BWR_S2_ERROR|macro|I2C_BWR_S2_ERROR
DECL|I2C_BWR_SMB_ALERTEN|macro|I2C_BWR_SMB_ALERTEN
DECL|I2C_BWR_SMB_FACK|macro|I2C_BWR_SMB_FACK
DECL|I2C_BWR_SMB_SHTF2IE|macro|I2C_BWR_SMB_SHTF2IE
DECL|I2C_BWR_SMB_SHTF2|macro|I2C_BWR_SMB_SHTF2
DECL|I2C_BWR_SMB_SIICAEN|macro|I2C_BWR_SMB_SIICAEN
DECL|I2C_BWR_SMB_SLTF|macro|I2C_BWR_SMB_SLTF
DECL|I2C_BWR_SMB_TCKSEL|macro|I2C_BWR_SMB_TCKSEL
DECL|I2C_BWR_S_ARBL|macro|I2C_BWR_S_ARBL
DECL|I2C_BWR_S_IAAS|macro|I2C_BWR_S_IAAS
DECL|I2C_BWR_S_IICIF|macro|I2C_BWR_S_IICIF
DECL|I2C_BWR_S_RAM|macro|I2C_BWR_S_RAM
DECL|I2C_CLR_A1|macro|I2C_CLR_A1
DECL|I2C_CLR_A2|macro|I2C_CLR_A2
DECL|I2C_CLR_C1|macro|I2C_CLR_C1
DECL|I2C_CLR_C2|macro|I2C_CLR_C2
DECL|I2C_CLR_D|macro|I2C_CLR_D
DECL|I2C_CLR_FLT|macro|I2C_CLR_FLT
DECL|I2C_CLR_F|macro|I2C_CLR_F
DECL|I2C_CLR_RA|macro|I2C_CLR_RA
DECL|I2C_CLR_S2|macro|I2C_CLR_S2
DECL|I2C_CLR_SLTH|macro|I2C_CLR_SLTH
DECL|I2C_CLR_SLTL|macro|I2C_CLR_SLTL
DECL|I2C_CLR_SMB|macro|I2C_CLR_SMB
DECL|I2C_CLR_S|macro|I2C_CLR_S
DECL|I2C_INSTANCE_COUNT|macro|I2C_INSTANCE_COUNT
DECL|I2C_RD_A1_AD|macro|I2C_RD_A1_AD
DECL|I2C_RD_A1|macro|I2C_RD_A1
DECL|I2C_RD_A2_SAD|macro|I2C_RD_A2_SAD
DECL|I2C_RD_A2|macro|I2C_RD_A2
DECL|I2C_RD_C1_DMAEN|macro|I2C_RD_C1_DMAEN
DECL|I2C_RD_C1_IICEN|macro|I2C_RD_C1_IICEN
DECL|I2C_RD_C1_IICIE|macro|I2C_RD_C1_IICIE
DECL|I2C_RD_C1_MST|macro|I2C_RD_C1_MST
DECL|I2C_RD_C1_TXAK|macro|I2C_RD_C1_TXAK
DECL|I2C_RD_C1_TX|macro|I2C_RD_C1_TX
DECL|I2C_RD_C1_WUEN|macro|I2C_RD_C1_WUEN
DECL|I2C_RD_C1|macro|I2C_RD_C1
DECL|I2C_RD_C2_ADEXT|macro|I2C_RD_C2_ADEXT
DECL|I2C_RD_C2_AD|macro|I2C_RD_C2_AD
DECL|I2C_RD_C2_GCAEN|macro|I2C_RD_C2_GCAEN
DECL|I2C_RD_C2_HDRS|macro|I2C_RD_C2_HDRS
DECL|I2C_RD_C2_RMEN|macro|I2C_RD_C2_RMEN
DECL|I2C_RD_C2_SBRC|macro|I2C_RD_C2_SBRC
DECL|I2C_RD_C2|macro|I2C_RD_C2
DECL|I2C_RD_D|macro|I2C_RD_D
DECL|I2C_RD_FLT_FLT|macro|I2C_RD_FLT_FLT
DECL|I2C_RD_FLT_SHEN|macro|I2C_RD_FLT_SHEN
DECL|I2C_RD_FLT_SSIE|macro|I2C_RD_FLT_SSIE
DECL|I2C_RD_FLT_STARTF|macro|I2C_RD_FLT_STARTF
DECL|I2C_RD_FLT_STOPF|macro|I2C_RD_FLT_STOPF
DECL|I2C_RD_FLT|macro|I2C_RD_FLT
DECL|I2C_RD_F_ICR|macro|I2C_RD_F_ICR
DECL|I2C_RD_F_MULT|macro|I2C_RD_F_MULT
DECL|I2C_RD_F|macro|I2C_RD_F
DECL|I2C_RD_RA_RAD|macro|I2C_RD_RA_RAD
DECL|I2C_RD_RA|macro|I2C_RD_RA
DECL|I2C_RD_S2_EMPTY|macro|I2C_RD_S2_EMPTY
DECL|I2C_RD_S2_ERROR|macro|I2C_RD_S2_ERROR
DECL|I2C_RD_S2|macro|I2C_RD_S2
DECL|I2C_RD_SLTH|macro|I2C_RD_SLTH
DECL|I2C_RD_SLTL|macro|I2C_RD_SLTL
DECL|I2C_RD_SMB_ALERTEN|macro|I2C_RD_SMB_ALERTEN
DECL|I2C_RD_SMB_FACK|macro|I2C_RD_SMB_FACK
DECL|I2C_RD_SMB_SHTF1|macro|I2C_RD_SMB_SHTF1
DECL|I2C_RD_SMB_SHTF2IE|macro|I2C_RD_SMB_SHTF2IE
DECL|I2C_RD_SMB_SHTF2|macro|I2C_RD_SMB_SHTF2
DECL|I2C_RD_SMB_SIICAEN|macro|I2C_RD_SMB_SIICAEN
DECL|I2C_RD_SMB_SLTF|macro|I2C_RD_SMB_SLTF
DECL|I2C_RD_SMB_TCKSEL|macro|I2C_RD_SMB_TCKSEL
DECL|I2C_RD_SMB|macro|I2C_RD_SMB
DECL|I2C_RD_S_ARBL|macro|I2C_RD_S_ARBL
DECL|I2C_RD_S_BUSY|macro|I2C_RD_S_BUSY
DECL|I2C_RD_S_IAAS|macro|I2C_RD_S_IAAS
DECL|I2C_RD_S_IICIF|macro|I2C_RD_S_IICIF
DECL|I2C_RD_S_RAM|macro|I2C_RD_S_RAM
DECL|I2C_RD_S_RXAK|macro|I2C_RD_S_RXAK
DECL|I2C_RD_S_SRW|macro|I2C_RD_S_SRW
DECL|I2C_RD_S_TCF|macro|I2C_RD_S_TCF
DECL|I2C_RD_S|macro|I2C_RD_S
DECL|I2C_RMW_A1|macro|I2C_RMW_A1
DECL|I2C_RMW_A2|macro|I2C_RMW_A2
DECL|I2C_RMW_C1|macro|I2C_RMW_C1
DECL|I2C_RMW_C2|macro|I2C_RMW_C2
DECL|I2C_RMW_D|macro|I2C_RMW_D
DECL|I2C_RMW_FLT|macro|I2C_RMW_FLT
DECL|I2C_RMW_F|macro|I2C_RMW_F
DECL|I2C_RMW_RA|macro|I2C_RMW_RA
DECL|I2C_RMW_S2|macro|I2C_RMW_S2
DECL|I2C_RMW_SLTH|macro|I2C_RMW_SLTH
DECL|I2C_RMW_SLTL|macro|I2C_RMW_SLTL
DECL|I2C_RMW_SMB|macro|I2C_RMW_SMB
DECL|I2C_RMW_S|macro|I2C_RMW_S
DECL|I2C_SET_A1|macro|I2C_SET_A1
DECL|I2C_SET_A2|macro|I2C_SET_A2
DECL|I2C_SET_C1|macro|I2C_SET_C1
DECL|I2C_SET_C2|macro|I2C_SET_C2
DECL|I2C_SET_D|macro|I2C_SET_D
DECL|I2C_SET_FLT|macro|I2C_SET_FLT
DECL|I2C_SET_F|macro|I2C_SET_F
DECL|I2C_SET_RA|macro|I2C_SET_RA
DECL|I2C_SET_S2|macro|I2C_SET_S2
DECL|I2C_SET_SLTH|macro|I2C_SET_SLTH
DECL|I2C_SET_SLTL|macro|I2C_SET_SLTL
DECL|I2C_SET_SMB|macro|I2C_SET_SMB
DECL|I2C_SET_S|macro|I2C_SET_S
DECL|I2C_TOG_A1|macro|I2C_TOG_A1
DECL|I2C_TOG_A2|macro|I2C_TOG_A2
DECL|I2C_TOG_C1|macro|I2C_TOG_C1
DECL|I2C_TOG_C2|macro|I2C_TOG_C2
DECL|I2C_TOG_D|macro|I2C_TOG_D
DECL|I2C_TOG_FLT|macro|I2C_TOG_FLT
DECL|I2C_TOG_F|macro|I2C_TOG_F
DECL|I2C_TOG_RA|macro|I2C_TOG_RA
DECL|I2C_TOG_S2|macro|I2C_TOG_S2
DECL|I2C_TOG_SLTH|macro|I2C_TOG_SLTH
DECL|I2C_TOG_SLTL|macro|I2C_TOG_SLTL
DECL|I2C_TOG_SMB|macro|I2C_TOG_SMB
DECL|I2C_TOG_S|macro|I2C_TOG_S
DECL|I2C_WR_A1_AD|macro|I2C_WR_A1_AD
DECL|I2C_WR_A1|macro|I2C_WR_A1
DECL|I2C_WR_A2_SAD|macro|I2C_WR_A2_SAD
DECL|I2C_WR_A2|macro|I2C_WR_A2
DECL|I2C_WR_C1_DMAEN|macro|I2C_WR_C1_DMAEN
DECL|I2C_WR_C1_IICEN|macro|I2C_WR_C1_IICEN
DECL|I2C_WR_C1_IICIE|macro|I2C_WR_C1_IICIE
DECL|I2C_WR_C1_MST|macro|I2C_WR_C1_MST
DECL|I2C_WR_C1_RSTA|macro|I2C_WR_C1_RSTA
DECL|I2C_WR_C1_TXAK|macro|I2C_WR_C1_TXAK
DECL|I2C_WR_C1_TX|macro|I2C_WR_C1_TX
DECL|I2C_WR_C1_WUEN|macro|I2C_WR_C1_WUEN
DECL|I2C_WR_C1|macro|I2C_WR_C1
DECL|I2C_WR_C2_ADEXT|macro|I2C_WR_C2_ADEXT
DECL|I2C_WR_C2_AD|macro|I2C_WR_C2_AD
DECL|I2C_WR_C2_GCAEN|macro|I2C_WR_C2_GCAEN
DECL|I2C_WR_C2_HDRS|macro|I2C_WR_C2_HDRS
DECL|I2C_WR_C2_RMEN|macro|I2C_WR_C2_RMEN
DECL|I2C_WR_C2_SBRC|macro|I2C_WR_C2_SBRC
DECL|I2C_WR_C2|macro|I2C_WR_C2
DECL|I2C_WR_D|macro|I2C_WR_D
DECL|I2C_WR_FLT_FLT|macro|I2C_WR_FLT_FLT
DECL|I2C_WR_FLT_SHEN|macro|I2C_WR_FLT_SHEN
DECL|I2C_WR_FLT_SSIE|macro|I2C_WR_FLT_SSIE
DECL|I2C_WR_FLT_STARTF|macro|I2C_WR_FLT_STARTF
DECL|I2C_WR_FLT_STOPF|macro|I2C_WR_FLT_STOPF
DECL|I2C_WR_FLT|macro|I2C_WR_FLT
DECL|I2C_WR_F_ICR|macro|I2C_WR_F_ICR
DECL|I2C_WR_F_MULT|macro|I2C_WR_F_MULT
DECL|I2C_WR_F|macro|I2C_WR_F
DECL|I2C_WR_RA_RAD|macro|I2C_WR_RA_RAD
DECL|I2C_WR_RA|macro|I2C_WR_RA
DECL|I2C_WR_S2_ERROR|macro|I2C_WR_S2_ERROR
DECL|I2C_WR_S2|macro|I2C_WR_S2
DECL|I2C_WR_SLTH|macro|I2C_WR_SLTH
DECL|I2C_WR_SLTL|macro|I2C_WR_SLTL
DECL|I2C_WR_SMB_ALERTEN|macro|I2C_WR_SMB_ALERTEN
DECL|I2C_WR_SMB_FACK|macro|I2C_WR_SMB_FACK
DECL|I2C_WR_SMB_SHTF2IE|macro|I2C_WR_SMB_SHTF2IE
DECL|I2C_WR_SMB_SHTF2|macro|I2C_WR_SMB_SHTF2
DECL|I2C_WR_SMB_SIICAEN|macro|I2C_WR_SMB_SIICAEN
DECL|I2C_WR_SMB_SLTF|macro|I2C_WR_SMB_SLTF
DECL|I2C_WR_SMB_TCKSEL|macro|I2C_WR_SMB_TCKSEL
DECL|I2C_WR_SMB|macro|I2C_WR_SMB
DECL|I2C_WR_S_ARBL|macro|I2C_WR_S_ARBL
DECL|I2C_WR_S_IAAS|macro|I2C_WR_S_IAAS
DECL|I2C_WR_S_IICIF|macro|I2C_WR_S_IICIF
DECL|I2C_WR_S_RAM|macro|I2C_WR_S_RAM
DECL|I2C_WR_S|macro|I2C_WR_S
DECL|JTAG_IDX|macro|JTAG_IDX
DECL|LLWU_BRD_F1_WUF0|macro|LLWU_BRD_F1_WUF0
DECL|LLWU_BRD_F1_WUF1|macro|LLWU_BRD_F1_WUF1
DECL|LLWU_BRD_F1_WUF2|macro|LLWU_BRD_F1_WUF2
DECL|LLWU_BRD_F1_WUF3|macro|LLWU_BRD_F1_WUF3
DECL|LLWU_BRD_F1_WUF4|macro|LLWU_BRD_F1_WUF4
DECL|LLWU_BRD_F1_WUF5|macro|LLWU_BRD_F1_WUF5
DECL|LLWU_BRD_F1_WUF6|macro|LLWU_BRD_F1_WUF6
DECL|LLWU_BRD_F1_WUF7|macro|LLWU_BRD_F1_WUF7
DECL|LLWU_BRD_F2_WUF10|macro|LLWU_BRD_F2_WUF10
DECL|LLWU_BRD_F2_WUF11|macro|LLWU_BRD_F2_WUF11
DECL|LLWU_BRD_F2_WUF12|macro|LLWU_BRD_F2_WUF12
DECL|LLWU_BRD_F2_WUF13|macro|LLWU_BRD_F2_WUF13
DECL|LLWU_BRD_F2_WUF14|macro|LLWU_BRD_F2_WUF14
DECL|LLWU_BRD_F2_WUF15|macro|LLWU_BRD_F2_WUF15
DECL|LLWU_BRD_F2_WUF8|macro|LLWU_BRD_F2_WUF8
DECL|LLWU_BRD_F2_WUF9|macro|LLWU_BRD_F2_WUF9
DECL|LLWU_BRD_F3_MWUF0|macro|LLWU_BRD_F3_MWUF0
DECL|LLWU_BRD_F3_MWUF1|macro|LLWU_BRD_F3_MWUF1
DECL|LLWU_BRD_F3_MWUF2|macro|LLWU_BRD_F3_MWUF2
DECL|LLWU_BRD_F3_MWUF3|macro|LLWU_BRD_F3_MWUF3
DECL|LLWU_BRD_F3_MWUF4|macro|LLWU_BRD_F3_MWUF4
DECL|LLWU_BRD_F3_MWUF5|macro|LLWU_BRD_F3_MWUF5
DECL|LLWU_BRD_F3_MWUF6|macro|LLWU_BRD_F3_MWUF6
DECL|LLWU_BRD_F3_MWUF7|macro|LLWU_BRD_F3_MWUF7
DECL|LLWU_BRD_FILT1_FILTE|macro|LLWU_BRD_FILT1_FILTE
DECL|LLWU_BRD_FILT1_FILTF|macro|LLWU_BRD_FILT1_FILTF
DECL|LLWU_BRD_FILT1_FILTSEL|macro|LLWU_BRD_FILT1_FILTSEL
DECL|LLWU_BRD_FILT2_FILTE|macro|LLWU_BRD_FILT2_FILTE
DECL|LLWU_BRD_FILT2_FILTF|macro|LLWU_BRD_FILT2_FILTF
DECL|LLWU_BRD_FILT2_FILTSEL|macro|LLWU_BRD_FILT2_FILTSEL
DECL|LLWU_BRD_ME_WUME0|macro|LLWU_BRD_ME_WUME0
DECL|LLWU_BRD_ME_WUME1|macro|LLWU_BRD_ME_WUME1
DECL|LLWU_BRD_ME_WUME2|macro|LLWU_BRD_ME_WUME2
DECL|LLWU_BRD_ME_WUME3|macro|LLWU_BRD_ME_WUME3
DECL|LLWU_BRD_ME_WUME4|macro|LLWU_BRD_ME_WUME4
DECL|LLWU_BRD_ME_WUME5|macro|LLWU_BRD_ME_WUME5
DECL|LLWU_BRD_ME_WUME6|macro|LLWU_BRD_ME_WUME6
DECL|LLWU_BRD_ME_WUME7|macro|LLWU_BRD_ME_WUME7
DECL|LLWU_BRD_PE1_WUPE0|macro|LLWU_BRD_PE1_WUPE0
DECL|LLWU_BRD_PE1_WUPE1|macro|LLWU_BRD_PE1_WUPE1
DECL|LLWU_BRD_PE1_WUPE2|macro|LLWU_BRD_PE1_WUPE2
DECL|LLWU_BRD_PE1_WUPE3|macro|LLWU_BRD_PE1_WUPE3
DECL|LLWU_BRD_PE2_WUPE4|macro|LLWU_BRD_PE2_WUPE4
DECL|LLWU_BRD_PE2_WUPE5|macro|LLWU_BRD_PE2_WUPE5
DECL|LLWU_BRD_PE2_WUPE6|macro|LLWU_BRD_PE2_WUPE6
DECL|LLWU_BRD_PE2_WUPE7|macro|LLWU_BRD_PE2_WUPE7
DECL|LLWU_BRD_PE3_WUPE10|macro|LLWU_BRD_PE3_WUPE10
DECL|LLWU_BRD_PE3_WUPE11|macro|LLWU_BRD_PE3_WUPE11
DECL|LLWU_BRD_PE3_WUPE8|macro|LLWU_BRD_PE3_WUPE8
DECL|LLWU_BRD_PE3_WUPE9|macro|LLWU_BRD_PE3_WUPE9
DECL|LLWU_BRD_PE4_WUPE12|macro|LLWU_BRD_PE4_WUPE12
DECL|LLWU_BRD_PE4_WUPE13|macro|LLWU_BRD_PE4_WUPE13
DECL|LLWU_BRD_PE4_WUPE14|macro|LLWU_BRD_PE4_WUPE14
DECL|LLWU_BRD_PE4_WUPE15|macro|LLWU_BRD_PE4_WUPE15
DECL|LLWU_BWR_F1_WUF0|macro|LLWU_BWR_F1_WUF0
DECL|LLWU_BWR_F1_WUF1|macro|LLWU_BWR_F1_WUF1
DECL|LLWU_BWR_F1_WUF2|macro|LLWU_BWR_F1_WUF2
DECL|LLWU_BWR_F1_WUF3|macro|LLWU_BWR_F1_WUF3
DECL|LLWU_BWR_F1_WUF4|macro|LLWU_BWR_F1_WUF4
DECL|LLWU_BWR_F1_WUF5|macro|LLWU_BWR_F1_WUF5
DECL|LLWU_BWR_F1_WUF6|macro|LLWU_BWR_F1_WUF6
DECL|LLWU_BWR_F1_WUF7|macro|LLWU_BWR_F1_WUF7
DECL|LLWU_BWR_F2_WUF10|macro|LLWU_BWR_F2_WUF10
DECL|LLWU_BWR_F2_WUF11|macro|LLWU_BWR_F2_WUF11
DECL|LLWU_BWR_F2_WUF12|macro|LLWU_BWR_F2_WUF12
DECL|LLWU_BWR_F2_WUF13|macro|LLWU_BWR_F2_WUF13
DECL|LLWU_BWR_F2_WUF14|macro|LLWU_BWR_F2_WUF14
DECL|LLWU_BWR_F2_WUF15|macro|LLWU_BWR_F2_WUF15
DECL|LLWU_BWR_F2_WUF8|macro|LLWU_BWR_F2_WUF8
DECL|LLWU_BWR_F2_WUF9|macro|LLWU_BWR_F2_WUF9
DECL|LLWU_BWR_FILT1_FILTE|macro|LLWU_BWR_FILT1_FILTE
DECL|LLWU_BWR_FILT1_FILTF|macro|LLWU_BWR_FILT1_FILTF
DECL|LLWU_BWR_FILT1_FILTSEL|macro|LLWU_BWR_FILT1_FILTSEL
DECL|LLWU_BWR_FILT2_FILTE|macro|LLWU_BWR_FILT2_FILTE
DECL|LLWU_BWR_FILT2_FILTF|macro|LLWU_BWR_FILT2_FILTF
DECL|LLWU_BWR_FILT2_FILTSEL|macro|LLWU_BWR_FILT2_FILTSEL
DECL|LLWU_BWR_ME_WUME0|macro|LLWU_BWR_ME_WUME0
DECL|LLWU_BWR_ME_WUME1|macro|LLWU_BWR_ME_WUME1
DECL|LLWU_BWR_ME_WUME2|macro|LLWU_BWR_ME_WUME2
DECL|LLWU_BWR_ME_WUME3|macro|LLWU_BWR_ME_WUME3
DECL|LLWU_BWR_ME_WUME4|macro|LLWU_BWR_ME_WUME4
DECL|LLWU_BWR_ME_WUME5|macro|LLWU_BWR_ME_WUME5
DECL|LLWU_BWR_ME_WUME6|macro|LLWU_BWR_ME_WUME6
DECL|LLWU_BWR_ME_WUME7|macro|LLWU_BWR_ME_WUME7
DECL|LLWU_BWR_PE1_WUPE0|macro|LLWU_BWR_PE1_WUPE0
DECL|LLWU_BWR_PE1_WUPE1|macro|LLWU_BWR_PE1_WUPE1
DECL|LLWU_BWR_PE1_WUPE2|macro|LLWU_BWR_PE1_WUPE2
DECL|LLWU_BWR_PE1_WUPE3|macro|LLWU_BWR_PE1_WUPE3
DECL|LLWU_BWR_PE2_WUPE4|macro|LLWU_BWR_PE2_WUPE4
DECL|LLWU_BWR_PE2_WUPE5|macro|LLWU_BWR_PE2_WUPE5
DECL|LLWU_BWR_PE2_WUPE6|macro|LLWU_BWR_PE2_WUPE6
DECL|LLWU_BWR_PE2_WUPE7|macro|LLWU_BWR_PE2_WUPE7
DECL|LLWU_BWR_PE3_WUPE10|macro|LLWU_BWR_PE3_WUPE10
DECL|LLWU_BWR_PE3_WUPE11|macro|LLWU_BWR_PE3_WUPE11
DECL|LLWU_BWR_PE3_WUPE8|macro|LLWU_BWR_PE3_WUPE8
DECL|LLWU_BWR_PE3_WUPE9|macro|LLWU_BWR_PE3_WUPE9
DECL|LLWU_BWR_PE4_WUPE12|macro|LLWU_BWR_PE4_WUPE12
DECL|LLWU_BWR_PE4_WUPE13|macro|LLWU_BWR_PE4_WUPE13
DECL|LLWU_BWR_PE4_WUPE14|macro|LLWU_BWR_PE4_WUPE14
DECL|LLWU_BWR_PE4_WUPE15|macro|LLWU_BWR_PE4_WUPE15
DECL|LLWU_CLR_F1|macro|LLWU_CLR_F1
DECL|LLWU_CLR_F2|macro|LLWU_CLR_F2
DECL|LLWU_CLR_FILT1|macro|LLWU_CLR_FILT1
DECL|LLWU_CLR_FILT2|macro|LLWU_CLR_FILT2
DECL|LLWU_CLR_ME|macro|LLWU_CLR_ME
DECL|LLWU_CLR_PE1|macro|LLWU_CLR_PE1
DECL|LLWU_CLR_PE2|macro|LLWU_CLR_PE2
DECL|LLWU_CLR_PE3|macro|LLWU_CLR_PE3
DECL|LLWU_CLR_PE4|macro|LLWU_CLR_PE4
DECL|LLWU_IDX|macro|LLWU_IDX
DECL|LLWU_INSTANCE_COUNT|macro|LLWU_INSTANCE_COUNT
DECL|LLWU_RD_F1_WUF0|macro|LLWU_RD_F1_WUF0
DECL|LLWU_RD_F1_WUF1|macro|LLWU_RD_F1_WUF1
DECL|LLWU_RD_F1_WUF2|macro|LLWU_RD_F1_WUF2
DECL|LLWU_RD_F1_WUF3|macro|LLWU_RD_F1_WUF3
DECL|LLWU_RD_F1_WUF4|macro|LLWU_RD_F1_WUF4
DECL|LLWU_RD_F1_WUF5|macro|LLWU_RD_F1_WUF5
DECL|LLWU_RD_F1_WUF6|macro|LLWU_RD_F1_WUF6
DECL|LLWU_RD_F1_WUF7|macro|LLWU_RD_F1_WUF7
DECL|LLWU_RD_F1|macro|LLWU_RD_F1
DECL|LLWU_RD_F2_WUF10|macro|LLWU_RD_F2_WUF10
DECL|LLWU_RD_F2_WUF11|macro|LLWU_RD_F2_WUF11
DECL|LLWU_RD_F2_WUF12|macro|LLWU_RD_F2_WUF12
DECL|LLWU_RD_F2_WUF13|macro|LLWU_RD_F2_WUF13
DECL|LLWU_RD_F2_WUF14|macro|LLWU_RD_F2_WUF14
DECL|LLWU_RD_F2_WUF15|macro|LLWU_RD_F2_WUF15
DECL|LLWU_RD_F2_WUF8|macro|LLWU_RD_F2_WUF8
DECL|LLWU_RD_F2_WUF9|macro|LLWU_RD_F2_WUF9
DECL|LLWU_RD_F2|macro|LLWU_RD_F2
DECL|LLWU_RD_F3_MWUF0|macro|LLWU_RD_F3_MWUF0
DECL|LLWU_RD_F3_MWUF1|macro|LLWU_RD_F3_MWUF1
DECL|LLWU_RD_F3_MWUF2|macro|LLWU_RD_F3_MWUF2
DECL|LLWU_RD_F3_MWUF3|macro|LLWU_RD_F3_MWUF3
DECL|LLWU_RD_F3_MWUF4|macro|LLWU_RD_F3_MWUF4
DECL|LLWU_RD_F3_MWUF5|macro|LLWU_RD_F3_MWUF5
DECL|LLWU_RD_F3_MWUF6|macro|LLWU_RD_F3_MWUF6
DECL|LLWU_RD_F3_MWUF7|macro|LLWU_RD_F3_MWUF7
DECL|LLWU_RD_F3|macro|LLWU_RD_F3
DECL|LLWU_RD_FILT1_FILTE|macro|LLWU_RD_FILT1_FILTE
DECL|LLWU_RD_FILT1_FILTF|macro|LLWU_RD_FILT1_FILTF
DECL|LLWU_RD_FILT1_FILTSEL|macro|LLWU_RD_FILT1_FILTSEL
DECL|LLWU_RD_FILT1|macro|LLWU_RD_FILT1
DECL|LLWU_RD_FILT2_FILTE|macro|LLWU_RD_FILT2_FILTE
DECL|LLWU_RD_FILT2_FILTF|macro|LLWU_RD_FILT2_FILTF
DECL|LLWU_RD_FILT2_FILTSEL|macro|LLWU_RD_FILT2_FILTSEL
DECL|LLWU_RD_FILT2|macro|LLWU_RD_FILT2
DECL|LLWU_RD_ME_WUME0|macro|LLWU_RD_ME_WUME0
DECL|LLWU_RD_ME_WUME1|macro|LLWU_RD_ME_WUME1
DECL|LLWU_RD_ME_WUME2|macro|LLWU_RD_ME_WUME2
DECL|LLWU_RD_ME_WUME3|macro|LLWU_RD_ME_WUME3
DECL|LLWU_RD_ME_WUME4|macro|LLWU_RD_ME_WUME4
DECL|LLWU_RD_ME_WUME5|macro|LLWU_RD_ME_WUME5
DECL|LLWU_RD_ME_WUME6|macro|LLWU_RD_ME_WUME6
DECL|LLWU_RD_ME_WUME7|macro|LLWU_RD_ME_WUME7
DECL|LLWU_RD_ME|macro|LLWU_RD_ME
DECL|LLWU_RD_PE1_WUPE0|macro|LLWU_RD_PE1_WUPE0
DECL|LLWU_RD_PE1_WUPE1|macro|LLWU_RD_PE1_WUPE1
DECL|LLWU_RD_PE1_WUPE2|macro|LLWU_RD_PE1_WUPE2
DECL|LLWU_RD_PE1_WUPE3|macro|LLWU_RD_PE1_WUPE3
DECL|LLWU_RD_PE1|macro|LLWU_RD_PE1
DECL|LLWU_RD_PE2_WUPE4|macro|LLWU_RD_PE2_WUPE4
DECL|LLWU_RD_PE2_WUPE5|macro|LLWU_RD_PE2_WUPE5
DECL|LLWU_RD_PE2_WUPE6|macro|LLWU_RD_PE2_WUPE6
DECL|LLWU_RD_PE2_WUPE7|macro|LLWU_RD_PE2_WUPE7
DECL|LLWU_RD_PE2|macro|LLWU_RD_PE2
DECL|LLWU_RD_PE3_WUPE10|macro|LLWU_RD_PE3_WUPE10
DECL|LLWU_RD_PE3_WUPE11|macro|LLWU_RD_PE3_WUPE11
DECL|LLWU_RD_PE3_WUPE8|macro|LLWU_RD_PE3_WUPE8
DECL|LLWU_RD_PE3_WUPE9|macro|LLWU_RD_PE3_WUPE9
DECL|LLWU_RD_PE3|macro|LLWU_RD_PE3
DECL|LLWU_RD_PE4_WUPE12|macro|LLWU_RD_PE4_WUPE12
DECL|LLWU_RD_PE4_WUPE13|macro|LLWU_RD_PE4_WUPE13
DECL|LLWU_RD_PE4_WUPE14|macro|LLWU_RD_PE4_WUPE14
DECL|LLWU_RD_PE4_WUPE15|macro|LLWU_RD_PE4_WUPE15
DECL|LLWU_RD_PE4|macro|LLWU_RD_PE4
DECL|LLWU_RMW_F1|macro|LLWU_RMW_F1
DECL|LLWU_RMW_F2|macro|LLWU_RMW_F2
DECL|LLWU_RMW_FILT1|macro|LLWU_RMW_FILT1
DECL|LLWU_RMW_FILT2|macro|LLWU_RMW_FILT2
DECL|LLWU_RMW_ME|macro|LLWU_RMW_ME
DECL|LLWU_RMW_PE1|macro|LLWU_RMW_PE1
DECL|LLWU_RMW_PE2|macro|LLWU_RMW_PE2
DECL|LLWU_RMW_PE3|macro|LLWU_RMW_PE3
DECL|LLWU_RMW_PE4|macro|LLWU_RMW_PE4
DECL|LLWU_SET_F1|macro|LLWU_SET_F1
DECL|LLWU_SET_F2|macro|LLWU_SET_F2
DECL|LLWU_SET_FILT1|macro|LLWU_SET_FILT1
DECL|LLWU_SET_FILT2|macro|LLWU_SET_FILT2
DECL|LLWU_SET_ME|macro|LLWU_SET_ME
DECL|LLWU_SET_PE1|macro|LLWU_SET_PE1
DECL|LLWU_SET_PE2|macro|LLWU_SET_PE2
DECL|LLWU_SET_PE3|macro|LLWU_SET_PE3
DECL|LLWU_SET_PE4|macro|LLWU_SET_PE4
DECL|LLWU_TOG_F1|macro|LLWU_TOG_F1
DECL|LLWU_TOG_F2|macro|LLWU_TOG_F2
DECL|LLWU_TOG_FILT1|macro|LLWU_TOG_FILT1
DECL|LLWU_TOG_FILT2|macro|LLWU_TOG_FILT2
DECL|LLWU_TOG_ME|macro|LLWU_TOG_ME
DECL|LLWU_TOG_PE1|macro|LLWU_TOG_PE1
DECL|LLWU_TOG_PE2|macro|LLWU_TOG_PE2
DECL|LLWU_TOG_PE3|macro|LLWU_TOG_PE3
DECL|LLWU_TOG_PE4|macro|LLWU_TOG_PE4
DECL|LLWU_WR_F1_WUF0|macro|LLWU_WR_F1_WUF0
DECL|LLWU_WR_F1_WUF1|macro|LLWU_WR_F1_WUF1
DECL|LLWU_WR_F1_WUF2|macro|LLWU_WR_F1_WUF2
DECL|LLWU_WR_F1_WUF3|macro|LLWU_WR_F1_WUF3
DECL|LLWU_WR_F1_WUF4|macro|LLWU_WR_F1_WUF4
DECL|LLWU_WR_F1_WUF5|macro|LLWU_WR_F1_WUF5
DECL|LLWU_WR_F1_WUF6|macro|LLWU_WR_F1_WUF6
DECL|LLWU_WR_F1_WUF7|macro|LLWU_WR_F1_WUF7
DECL|LLWU_WR_F1|macro|LLWU_WR_F1
DECL|LLWU_WR_F2_WUF10|macro|LLWU_WR_F2_WUF10
DECL|LLWU_WR_F2_WUF11|macro|LLWU_WR_F2_WUF11
DECL|LLWU_WR_F2_WUF12|macro|LLWU_WR_F2_WUF12
DECL|LLWU_WR_F2_WUF13|macro|LLWU_WR_F2_WUF13
DECL|LLWU_WR_F2_WUF14|macro|LLWU_WR_F2_WUF14
DECL|LLWU_WR_F2_WUF15|macro|LLWU_WR_F2_WUF15
DECL|LLWU_WR_F2_WUF8|macro|LLWU_WR_F2_WUF8
DECL|LLWU_WR_F2_WUF9|macro|LLWU_WR_F2_WUF9
DECL|LLWU_WR_F2|macro|LLWU_WR_F2
DECL|LLWU_WR_FILT1_FILTE|macro|LLWU_WR_FILT1_FILTE
DECL|LLWU_WR_FILT1_FILTF|macro|LLWU_WR_FILT1_FILTF
DECL|LLWU_WR_FILT1_FILTSEL|macro|LLWU_WR_FILT1_FILTSEL
DECL|LLWU_WR_FILT1|macro|LLWU_WR_FILT1
DECL|LLWU_WR_FILT2_FILTE|macro|LLWU_WR_FILT2_FILTE
DECL|LLWU_WR_FILT2_FILTF|macro|LLWU_WR_FILT2_FILTF
DECL|LLWU_WR_FILT2_FILTSEL|macro|LLWU_WR_FILT2_FILTSEL
DECL|LLWU_WR_FILT2|macro|LLWU_WR_FILT2
DECL|LLWU_WR_ME_WUME0|macro|LLWU_WR_ME_WUME0
DECL|LLWU_WR_ME_WUME1|macro|LLWU_WR_ME_WUME1
DECL|LLWU_WR_ME_WUME2|macro|LLWU_WR_ME_WUME2
DECL|LLWU_WR_ME_WUME3|macro|LLWU_WR_ME_WUME3
DECL|LLWU_WR_ME_WUME4|macro|LLWU_WR_ME_WUME4
DECL|LLWU_WR_ME_WUME5|macro|LLWU_WR_ME_WUME5
DECL|LLWU_WR_ME_WUME6|macro|LLWU_WR_ME_WUME6
DECL|LLWU_WR_ME_WUME7|macro|LLWU_WR_ME_WUME7
DECL|LLWU_WR_ME|macro|LLWU_WR_ME
DECL|LLWU_WR_PE1_WUPE0|macro|LLWU_WR_PE1_WUPE0
DECL|LLWU_WR_PE1_WUPE1|macro|LLWU_WR_PE1_WUPE1
DECL|LLWU_WR_PE1_WUPE2|macro|LLWU_WR_PE1_WUPE2
DECL|LLWU_WR_PE1_WUPE3|macro|LLWU_WR_PE1_WUPE3
DECL|LLWU_WR_PE1|macro|LLWU_WR_PE1
DECL|LLWU_WR_PE2_WUPE4|macro|LLWU_WR_PE2_WUPE4
DECL|LLWU_WR_PE2_WUPE5|macro|LLWU_WR_PE2_WUPE5
DECL|LLWU_WR_PE2_WUPE6|macro|LLWU_WR_PE2_WUPE6
DECL|LLWU_WR_PE2_WUPE7|macro|LLWU_WR_PE2_WUPE7
DECL|LLWU_WR_PE2|macro|LLWU_WR_PE2
DECL|LLWU_WR_PE3_WUPE10|macro|LLWU_WR_PE3_WUPE10
DECL|LLWU_WR_PE3_WUPE11|macro|LLWU_WR_PE3_WUPE11
DECL|LLWU_WR_PE3_WUPE8|macro|LLWU_WR_PE3_WUPE8
DECL|LLWU_WR_PE3_WUPE9|macro|LLWU_WR_PE3_WUPE9
DECL|LLWU_WR_PE3|macro|LLWU_WR_PE3
DECL|LLWU_WR_PE4_WUPE12|macro|LLWU_WR_PE4_WUPE12
DECL|LLWU_WR_PE4_WUPE13|macro|LLWU_WR_PE4_WUPE13
DECL|LLWU_WR_PE4_WUPE14|macro|LLWU_WR_PE4_WUPE14
DECL|LLWU_WR_PE4_WUPE15|macro|LLWU_WR_PE4_WUPE15
DECL|LLWU_WR_PE4|macro|LLWU_WR_PE4
DECL|LPTMR0_IDX|macro|LPTMR0_IDX
DECL|LPTMR_BRD_CMR_COMPARE|macro|LPTMR_BRD_CMR_COMPARE
DECL|LPTMR_BRD_CNR_COUNTER|macro|LPTMR_BRD_CNR_COUNTER
DECL|LPTMR_BRD_CSR_TCF|macro|LPTMR_BRD_CSR_TCF
DECL|LPTMR_BRD_CSR_TEN|macro|LPTMR_BRD_CSR_TEN
DECL|LPTMR_BRD_CSR_TFC|macro|LPTMR_BRD_CSR_TFC
DECL|LPTMR_BRD_CSR_TIE|macro|LPTMR_BRD_CSR_TIE
DECL|LPTMR_BRD_CSR_TMS|macro|LPTMR_BRD_CSR_TMS
DECL|LPTMR_BRD_CSR_TPP|macro|LPTMR_BRD_CSR_TPP
DECL|LPTMR_BRD_CSR_TPS|macro|LPTMR_BRD_CSR_TPS
DECL|LPTMR_BRD_PSR_PBYP|macro|LPTMR_BRD_PSR_PBYP
DECL|LPTMR_BRD_PSR_PCS|macro|LPTMR_BRD_PSR_PCS
DECL|LPTMR_BRD_PSR_PRESCALE|macro|LPTMR_BRD_PSR_PRESCALE
DECL|LPTMR_BWR_CMR_COMPARE|macro|LPTMR_BWR_CMR_COMPARE
DECL|LPTMR_BWR_CNR_COUNTER|macro|LPTMR_BWR_CNR_COUNTER
DECL|LPTMR_BWR_CSR_TCF|macro|LPTMR_BWR_CSR_TCF
DECL|LPTMR_BWR_CSR_TEN|macro|LPTMR_BWR_CSR_TEN
DECL|LPTMR_BWR_CSR_TFC|macro|LPTMR_BWR_CSR_TFC
DECL|LPTMR_BWR_CSR_TIE|macro|LPTMR_BWR_CSR_TIE
DECL|LPTMR_BWR_CSR_TMS|macro|LPTMR_BWR_CSR_TMS
DECL|LPTMR_BWR_CSR_TPP|macro|LPTMR_BWR_CSR_TPP
DECL|LPTMR_BWR_CSR_TPS|macro|LPTMR_BWR_CSR_TPS
DECL|LPTMR_BWR_PSR_PBYP|macro|LPTMR_BWR_PSR_PBYP
DECL|LPTMR_BWR_PSR_PCS|macro|LPTMR_BWR_PSR_PCS
DECL|LPTMR_BWR_PSR_PRESCALE|macro|LPTMR_BWR_PSR_PRESCALE
DECL|LPTMR_CLR_CMR|macro|LPTMR_CLR_CMR
DECL|LPTMR_CLR_CNR|macro|LPTMR_CLR_CNR
DECL|LPTMR_CLR_CSR|macro|LPTMR_CLR_CSR
DECL|LPTMR_CLR_PSR|macro|LPTMR_CLR_PSR
DECL|LPTMR_INSTANCE_COUNT|macro|LPTMR_INSTANCE_COUNT
DECL|LPTMR_RD_CMR_COMPARE|macro|LPTMR_RD_CMR_COMPARE
DECL|LPTMR_RD_CMR|macro|LPTMR_RD_CMR
DECL|LPTMR_RD_CNR_COUNTER|macro|LPTMR_RD_CNR_COUNTER
DECL|LPTMR_RD_CNR|macro|LPTMR_RD_CNR
DECL|LPTMR_RD_CSR_TCF|macro|LPTMR_RD_CSR_TCF
DECL|LPTMR_RD_CSR_TEN|macro|LPTMR_RD_CSR_TEN
DECL|LPTMR_RD_CSR_TFC|macro|LPTMR_RD_CSR_TFC
DECL|LPTMR_RD_CSR_TIE|macro|LPTMR_RD_CSR_TIE
DECL|LPTMR_RD_CSR_TMS|macro|LPTMR_RD_CSR_TMS
DECL|LPTMR_RD_CSR_TPP|macro|LPTMR_RD_CSR_TPP
DECL|LPTMR_RD_CSR_TPS|macro|LPTMR_RD_CSR_TPS
DECL|LPTMR_RD_CSR|macro|LPTMR_RD_CSR
DECL|LPTMR_RD_PSR_PBYP|macro|LPTMR_RD_PSR_PBYP
DECL|LPTMR_RD_PSR_PCS|macro|LPTMR_RD_PSR_PCS
DECL|LPTMR_RD_PSR_PRESCALE|macro|LPTMR_RD_PSR_PRESCALE
DECL|LPTMR_RD_PSR|macro|LPTMR_RD_PSR
DECL|LPTMR_RMW_CMR|macro|LPTMR_RMW_CMR
DECL|LPTMR_RMW_CNR|macro|LPTMR_RMW_CNR
DECL|LPTMR_RMW_CSR|macro|LPTMR_RMW_CSR
DECL|LPTMR_RMW_PSR|macro|LPTMR_RMW_PSR
DECL|LPTMR_SET_CMR|macro|LPTMR_SET_CMR
DECL|LPTMR_SET_CNR|macro|LPTMR_SET_CNR
DECL|LPTMR_SET_CSR|macro|LPTMR_SET_CSR
DECL|LPTMR_SET_PSR|macro|LPTMR_SET_PSR
DECL|LPTMR_TOG_CMR|macro|LPTMR_TOG_CMR
DECL|LPTMR_TOG_CNR|macro|LPTMR_TOG_CNR
DECL|LPTMR_TOG_CSR|macro|LPTMR_TOG_CSR
DECL|LPTMR_TOG_PSR|macro|LPTMR_TOG_PSR
DECL|LPTMR_WR_CMR_COMPARE|macro|LPTMR_WR_CMR_COMPARE
DECL|LPTMR_WR_CMR|macro|LPTMR_WR_CMR
DECL|LPTMR_WR_CNR_COUNTER|macro|LPTMR_WR_CNR_COUNTER
DECL|LPTMR_WR_CNR|macro|LPTMR_WR_CNR
DECL|LPTMR_WR_CSR_TCF|macro|LPTMR_WR_CSR_TCF
DECL|LPTMR_WR_CSR_TEN|macro|LPTMR_WR_CSR_TEN
DECL|LPTMR_WR_CSR_TFC|macro|LPTMR_WR_CSR_TFC
DECL|LPTMR_WR_CSR_TIE|macro|LPTMR_WR_CSR_TIE
DECL|LPTMR_WR_CSR_TMS|macro|LPTMR_WR_CSR_TMS
DECL|LPTMR_WR_CSR_TPP|macro|LPTMR_WR_CSR_TPP
DECL|LPTMR_WR_CSR_TPS|macro|LPTMR_WR_CSR_TPS
DECL|LPTMR_WR_CSR|macro|LPTMR_WR_CSR
DECL|LPTMR_WR_PSR_PBYP|macro|LPTMR_WR_PSR_PBYP
DECL|LPTMR_WR_PSR_PCS|macro|LPTMR_WR_PSR_PCS
DECL|LPTMR_WR_PSR_PRESCALE|macro|LPTMR_WR_PSR_PRESCALE
DECL|LPTMR_WR_PSR|macro|LPTMR_WR_PSR
DECL|LPUART0_IDX|macro|LPUART0_IDX
DECL|LPUART_BRD_BAUD_BOTHEDGE|macro|LPUART_BRD_BAUD_BOTHEDGE
DECL|LPUART_BRD_BAUD_LBKDIE|macro|LPUART_BRD_BAUD_LBKDIE
DECL|LPUART_BRD_BAUD_M10|macro|LPUART_BRD_BAUD_M10
DECL|LPUART_BRD_BAUD_MAEN1|macro|LPUART_BRD_BAUD_MAEN1
DECL|LPUART_BRD_BAUD_MAEN2|macro|LPUART_BRD_BAUD_MAEN2
DECL|LPUART_BRD_BAUD_MATCFG|macro|LPUART_BRD_BAUD_MATCFG
DECL|LPUART_BRD_BAUD_OSR|macro|LPUART_BRD_BAUD_OSR
DECL|LPUART_BRD_BAUD_RDMAE|macro|LPUART_BRD_BAUD_RDMAE
DECL|LPUART_BRD_BAUD_RESYNCDIS|macro|LPUART_BRD_BAUD_RESYNCDIS
DECL|LPUART_BRD_BAUD_RXEDGIE|macro|LPUART_BRD_BAUD_RXEDGIE
DECL|LPUART_BRD_BAUD_SBNS|macro|LPUART_BRD_BAUD_SBNS
DECL|LPUART_BRD_BAUD_SBR|macro|LPUART_BRD_BAUD_SBR
DECL|LPUART_BRD_BAUD_TDMAE|macro|LPUART_BRD_BAUD_TDMAE
DECL|LPUART_BRD_CTRL_DOZEEN|macro|LPUART_BRD_CTRL_DOZEEN
DECL|LPUART_BRD_CTRL_FEIE|macro|LPUART_BRD_CTRL_FEIE
DECL|LPUART_BRD_CTRL_IDLECFG|macro|LPUART_BRD_CTRL_IDLECFG
DECL|LPUART_BRD_CTRL_ILIE|macro|LPUART_BRD_CTRL_ILIE
DECL|LPUART_BRD_CTRL_ILT|macro|LPUART_BRD_CTRL_ILT
DECL|LPUART_BRD_CTRL_LOOPS|macro|LPUART_BRD_CTRL_LOOPS
DECL|LPUART_BRD_CTRL_MA1IE|macro|LPUART_BRD_CTRL_MA1IE
DECL|LPUART_BRD_CTRL_MA2IE|macro|LPUART_BRD_CTRL_MA2IE
DECL|LPUART_BRD_CTRL_M|macro|LPUART_BRD_CTRL_M
DECL|LPUART_BRD_CTRL_NEIE|macro|LPUART_BRD_CTRL_NEIE
DECL|LPUART_BRD_CTRL_ORIE|macro|LPUART_BRD_CTRL_ORIE
DECL|LPUART_BRD_CTRL_PEIE|macro|LPUART_BRD_CTRL_PEIE
DECL|LPUART_BRD_CTRL_PE|macro|LPUART_BRD_CTRL_PE
DECL|LPUART_BRD_CTRL_PT|macro|LPUART_BRD_CTRL_PT
DECL|LPUART_BRD_CTRL_R8T9|macro|LPUART_BRD_CTRL_R8T9
DECL|LPUART_BRD_CTRL_R9T8|macro|LPUART_BRD_CTRL_R9T8
DECL|LPUART_BRD_CTRL_RE|macro|LPUART_BRD_CTRL_RE
DECL|LPUART_BRD_CTRL_RIE|macro|LPUART_BRD_CTRL_RIE
DECL|LPUART_BRD_CTRL_RSRC|macro|LPUART_BRD_CTRL_RSRC
DECL|LPUART_BRD_CTRL_RWU|macro|LPUART_BRD_CTRL_RWU
DECL|LPUART_BRD_CTRL_SBK|macro|LPUART_BRD_CTRL_SBK
DECL|LPUART_BRD_CTRL_TCIE|macro|LPUART_BRD_CTRL_TCIE
DECL|LPUART_BRD_CTRL_TE|macro|LPUART_BRD_CTRL_TE
DECL|LPUART_BRD_CTRL_TIE|macro|LPUART_BRD_CTRL_TIE
DECL|LPUART_BRD_CTRL_TXDIR|macro|LPUART_BRD_CTRL_TXDIR
DECL|LPUART_BRD_CTRL_TXINV|macro|LPUART_BRD_CTRL_TXINV
DECL|LPUART_BRD_CTRL_WAKE|macro|LPUART_BRD_CTRL_WAKE
DECL|LPUART_BRD_DATA_FRETSC|macro|LPUART_BRD_DATA_FRETSC
DECL|LPUART_BRD_DATA_IDLINE|macro|LPUART_BRD_DATA_IDLINE
DECL|LPUART_BRD_DATA_NOISY|macro|LPUART_BRD_DATA_NOISY
DECL|LPUART_BRD_DATA_PARITYE|macro|LPUART_BRD_DATA_PARITYE
DECL|LPUART_BRD_DATA_R0T0|macro|LPUART_BRD_DATA_R0T0
DECL|LPUART_BRD_DATA_R1T1|macro|LPUART_BRD_DATA_R1T1
DECL|LPUART_BRD_DATA_R2T2|macro|LPUART_BRD_DATA_R2T2
DECL|LPUART_BRD_DATA_R3T3|macro|LPUART_BRD_DATA_R3T3
DECL|LPUART_BRD_DATA_R4T4|macro|LPUART_BRD_DATA_R4T4
DECL|LPUART_BRD_DATA_R5T5|macro|LPUART_BRD_DATA_R5T5
DECL|LPUART_BRD_DATA_R6T6|macro|LPUART_BRD_DATA_R6T6
DECL|LPUART_BRD_DATA_R7T7|macro|LPUART_BRD_DATA_R7T7
DECL|LPUART_BRD_DATA_R8T8|macro|LPUART_BRD_DATA_R8T8
DECL|LPUART_BRD_DATA_R9T9|macro|LPUART_BRD_DATA_R9T9
DECL|LPUART_BRD_DATA_RXEMPT|macro|LPUART_BRD_DATA_RXEMPT
DECL|LPUART_BRD_MATCH_MA1|macro|LPUART_BRD_MATCH_MA1
DECL|LPUART_BRD_MATCH_MA2|macro|LPUART_BRD_MATCH_MA2
DECL|LPUART_BRD_MODIR_IREN|macro|LPUART_BRD_MODIR_IREN
DECL|LPUART_BRD_MODIR_RXRTSE|macro|LPUART_BRD_MODIR_RXRTSE
DECL|LPUART_BRD_MODIR_TNP|macro|LPUART_BRD_MODIR_TNP
DECL|LPUART_BRD_MODIR_TXCTSC|macro|LPUART_BRD_MODIR_TXCTSC
DECL|LPUART_BRD_MODIR_TXCTSE|macro|LPUART_BRD_MODIR_TXCTSE
DECL|LPUART_BRD_MODIR_TXCTSSRC|macro|LPUART_BRD_MODIR_TXCTSSRC
DECL|LPUART_BRD_MODIR_TXRTSE|macro|LPUART_BRD_MODIR_TXRTSE
DECL|LPUART_BRD_MODIR_TXRTSPOL|macro|LPUART_BRD_MODIR_TXRTSPOL
DECL|LPUART_BRD_STAT_BRK13|macro|LPUART_BRD_STAT_BRK13
DECL|LPUART_BRD_STAT_FE|macro|LPUART_BRD_STAT_FE
DECL|LPUART_BRD_STAT_IDLE|macro|LPUART_BRD_STAT_IDLE
DECL|LPUART_BRD_STAT_LBKDE|macro|LPUART_BRD_STAT_LBKDE
DECL|LPUART_BRD_STAT_LBKDIF|macro|LPUART_BRD_STAT_LBKDIF
DECL|LPUART_BRD_STAT_MA1F|macro|LPUART_BRD_STAT_MA1F
DECL|LPUART_BRD_STAT_MA2F|macro|LPUART_BRD_STAT_MA2F
DECL|LPUART_BRD_STAT_MSBF|macro|LPUART_BRD_STAT_MSBF
DECL|LPUART_BRD_STAT_NF|macro|LPUART_BRD_STAT_NF
DECL|LPUART_BRD_STAT_OR|macro|LPUART_BRD_STAT_OR
DECL|LPUART_BRD_STAT_PF|macro|LPUART_BRD_STAT_PF
DECL|LPUART_BRD_STAT_RAF|macro|LPUART_BRD_STAT_RAF
DECL|LPUART_BRD_STAT_RDRF|macro|LPUART_BRD_STAT_RDRF
DECL|LPUART_BRD_STAT_RWUID|macro|LPUART_BRD_STAT_RWUID
DECL|LPUART_BRD_STAT_RXEDGIF|macro|LPUART_BRD_STAT_RXEDGIF
DECL|LPUART_BRD_STAT_RXINV|macro|LPUART_BRD_STAT_RXINV
DECL|LPUART_BRD_STAT_TC|macro|LPUART_BRD_STAT_TC
DECL|LPUART_BRD_STAT_TDRE|macro|LPUART_BRD_STAT_TDRE
DECL|LPUART_BWR_BAUD_BOTHEDGE|macro|LPUART_BWR_BAUD_BOTHEDGE
DECL|LPUART_BWR_BAUD_LBKDIE|macro|LPUART_BWR_BAUD_LBKDIE
DECL|LPUART_BWR_BAUD_M10|macro|LPUART_BWR_BAUD_M10
DECL|LPUART_BWR_BAUD_MAEN1|macro|LPUART_BWR_BAUD_MAEN1
DECL|LPUART_BWR_BAUD_MAEN2|macro|LPUART_BWR_BAUD_MAEN2
DECL|LPUART_BWR_BAUD_MATCFG|macro|LPUART_BWR_BAUD_MATCFG
DECL|LPUART_BWR_BAUD_OSR|macro|LPUART_BWR_BAUD_OSR
DECL|LPUART_BWR_BAUD_RDMAE|macro|LPUART_BWR_BAUD_RDMAE
DECL|LPUART_BWR_BAUD_RESYNCDIS|macro|LPUART_BWR_BAUD_RESYNCDIS
DECL|LPUART_BWR_BAUD_RXEDGIE|macro|LPUART_BWR_BAUD_RXEDGIE
DECL|LPUART_BWR_BAUD_SBNS|macro|LPUART_BWR_BAUD_SBNS
DECL|LPUART_BWR_BAUD_SBR|macro|LPUART_BWR_BAUD_SBR
DECL|LPUART_BWR_BAUD_TDMAE|macro|LPUART_BWR_BAUD_TDMAE
DECL|LPUART_BWR_CTRL_DOZEEN|macro|LPUART_BWR_CTRL_DOZEEN
DECL|LPUART_BWR_CTRL_FEIE|macro|LPUART_BWR_CTRL_FEIE
DECL|LPUART_BWR_CTRL_IDLECFG|macro|LPUART_BWR_CTRL_IDLECFG
DECL|LPUART_BWR_CTRL_ILIE|macro|LPUART_BWR_CTRL_ILIE
DECL|LPUART_BWR_CTRL_ILT|macro|LPUART_BWR_CTRL_ILT
DECL|LPUART_BWR_CTRL_LOOPS|macro|LPUART_BWR_CTRL_LOOPS
DECL|LPUART_BWR_CTRL_MA1IE|macro|LPUART_BWR_CTRL_MA1IE
DECL|LPUART_BWR_CTRL_MA2IE|macro|LPUART_BWR_CTRL_MA2IE
DECL|LPUART_BWR_CTRL_M|macro|LPUART_BWR_CTRL_M
DECL|LPUART_BWR_CTRL_NEIE|macro|LPUART_BWR_CTRL_NEIE
DECL|LPUART_BWR_CTRL_ORIE|macro|LPUART_BWR_CTRL_ORIE
DECL|LPUART_BWR_CTRL_PEIE|macro|LPUART_BWR_CTRL_PEIE
DECL|LPUART_BWR_CTRL_PE|macro|LPUART_BWR_CTRL_PE
DECL|LPUART_BWR_CTRL_PT|macro|LPUART_BWR_CTRL_PT
DECL|LPUART_BWR_CTRL_R8T9|macro|LPUART_BWR_CTRL_R8T9
DECL|LPUART_BWR_CTRL_R9T8|macro|LPUART_BWR_CTRL_R9T8
DECL|LPUART_BWR_CTRL_RE|macro|LPUART_BWR_CTRL_RE
DECL|LPUART_BWR_CTRL_RIE|macro|LPUART_BWR_CTRL_RIE
DECL|LPUART_BWR_CTRL_RSRC|macro|LPUART_BWR_CTRL_RSRC
DECL|LPUART_BWR_CTRL_RWU|macro|LPUART_BWR_CTRL_RWU
DECL|LPUART_BWR_CTRL_SBK|macro|LPUART_BWR_CTRL_SBK
DECL|LPUART_BWR_CTRL_TCIE|macro|LPUART_BWR_CTRL_TCIE
DECL|LPUART_BWR_CTRL_TE|macro|LPUART_BWR_CTRL_TE
DECL|LPUART_BWR_CTRL_TIE|macro|LPUART_BWR_CTRL_TIE
DECL|LPUART_BWR_CTRL_TXDIR|macro|LPUART_BWR_CTRL_TXDIR
DECL|LPUART_BWR_CTRL_TXINV|macro|LPUART_BWR_CTRL_TXINV
DECL|LPUART_BWR_CTRL_WAKE|macro|LPUART_BWR_CTRL_WAKE
DECL|LPUART_BWR_DATA_FRETSC|macro|LPUART_BWR_DATA_FRETSC
DECL|LPUART_BWR_DATA_R0T0|macro|LPUART_BWR_DATA_R0T0
DECL|LPUART_BWR_DATA_R1T1|macro|LPUART_BWR_DATA_R1T1
DECL|LPUART_BWR_DATA_R2T2|macro|LPUART_BWR_DATA_R2T2
DECL|LPUART_BWR_DATA_R3T3|macro|LPUART_BWR_DATA_R3T3
DECL|LPUART_BWR_DATA_R4T4|macro|LPUART_BWR_DATA_R4T4
DECL|LPUART_BWR_DATA_R5T5|macro|LPUART_BWR_DATA_R5T5
DECL|LPUART_BWR_DATA_R6T6|macro|LPUART_BWR_DATA_R6T6
DECL|LPUART_BWR_DATA_R7T7|macro|LPUART_BWR_DATA_R7T7
DECL|LPUART_BWR_DATA_R8T8|macro|LPUART_BWR_DATA_R8T8
DECL|LPUART_BWR_DATA_R9T9|macro|LPUART_BWR_DATA_R9T9
DECL|LPUART_BWR_MATCH_MA1|macro|LPUART_BWR_MATCH_MA1
DECL|LPUART_BWR_MATCH_MA2|macro|LPUART_BWR_MATCH_MA2
DECL|LPUART_BWR_MODIR_IREN|macro|LPUART_BWR_MODIR_IREN
DECL|LPUART_BWR_MODIR_RXRTSE|macro|LPUART_BWR_MODIR_RXRTSE
DECL|LPUART_BWR_MODIR_TNP|macro|LPUART_BWR_MODIR_TNP
DECL|LPUART_BWR_MODIR_TXCTSC|macro|LPUART_BWR_MODIR_TXCTSC
DECL|LPUART_BWR_MODIR_TXCTSE|macro|LPUART_BWR_MODIR_TXCTSE
DECL|LPUART_BWR_MODIR_TXCTSSRC|macro|LPUART_BWR_MODIR_TXCTSSRC
DECL|LPUART_BWR_MODIR_TXRTSE|macro|LPUART_BWR_MODIR_TXRTSE
DECL|LPUART_BWR_MODIR_TXRTSPOL|macro|LPUART_BWR_MODIR_TXRTSPOL
DECL|LPUART_BWR_STAT_BRK13|macro|LPUART_BWR_STAT_BRK13
DECL|LPUART_BWR_STAT_FE|macro|LPUART_BWR_STAT_FE
DECL|LPUART_BWR_STAT_IDLE|macro|LPUART_BWR_STAT_IDLE
DECL|LPUART_BWR_STAT_LBKDE|macro|LPUART_BWR_STAT_LBKDE
DECL|LPUART_BWR_STAT_LBKDIF|macro|LPUART_BWR_STAT_LBKDIF
DECL|LPUART_BWR_STAT_MA1F|macro|LPUART_BWR_STAT_MA1F
DECL|LPUART_BWR_STAT_MA2F|macro|LPUART_BWR_STAT_MA2F
DECL|LPUART_BWR_STAT_MSBF|macro|LPUART_BWR_STAT_MSBF
DECL|LPUART_BWR_STAT_NF|macro|LPUART_BWR_STAT_NF
DECL|LPUART_BWR_STAT_OR|macro|LPUART_BWR_STAT_OR
DECL|LPUART_BWR_STAT_PF|macro|LPUART_BWR_STAT_PF
DECL|LPUART_BWR_STAT_RWUID|macro|LPUART_BWR_STAT_RWUID
DECL|LPUART_BWR_STAT_RXEDGIF|macro|LPUART_BWR_STAT_RXEDGIF
DECL|LPUART_BWR_STAT_RXINV|macro|LPUART_BWR_STAT_RXINV
DECL|LPUART_CLR_BAUD|macro|LPUART_CLR_BAUD
DECL|LPUART_CLR_CTRL|macro|LPUART_CLR_CTRL
DECL|LPUART_CLR_DATA|macro|LPUART_CLR_DATA
DECL|LPUART_CLR_MATCH|macro|LPUART_CLR_MATCH
DECL|LPUART_CLR_MODIR|macro|LPUART_CLR_MODIR
DECL|LPUART_CLR_STAT|macro|LPUART_CLR_STAT
DECL|LPUART_INSTANCE_COUNT|macro|LPUART_INSTANCE_COUNT
DECL|LPUART_RD_BAUD_BOTHEDGE|macro|LPUART_RD_BAUD_BOTHEDGE
DECL|LPUART_RD_BAUD_LBKDIE|macro|LPUART_RD_BAUD_LBKDIE
DECL|LPUART_RD_BAUD_M10|macro|LPUART_RD_BAUD_M10
DECL|LPUART_RD_BAUD_MAEN1|macro|LPUART_RD_BAUD_MAEN1
DECL|LPUART_RD_BAUD_MAEN2|macro|LPUART_RD_BAUD_MAEN2
DECL|LPUART_RD_BAUD_MATCFG|macro|LPUART_RD_BAUD_MATCFG
DECL|LPUART_RD_BAUD_OSR|macro|LPUART_RD_BAUD_OSR
DECL|LPUART_RD_BAUD_RDMAE|macro|LPUART_RD_BAUD_RDMAE
DECL|LPUART_RD_BAUD_RESYNCDIS|macro|LPUART_RD_BAUD_RESYNCDIS
DECL|LPUART_RD_BAUD_RXEDGIE|macro|LPUART_RD_BAUD_RXEDGIE
DECL|LPUART_RD_BAUD_SBNS|macro|LPUART_RD_BAUD_SBNS
DECL|LPUART_RD_BAUD_SBR|macro|LPUART_RD_BAUD_SBR
DECL|LPUART_RD_BAUD_TDMAE|macro|LPUART_RD_BAUD_TDMAE
DECL|LPUART_RD_BAUD|macro|LPUART_RD_BAUD
DECL|LPUART_RD_CTRL_DOZEEN|macro|LPUART_RD_CTRL_DOZEEN
DECL|LPUART_RD_CTRL_FEIE|macro|LPUART_RD_CTRL_FEIE
DECL|LPUART_RD_CTRL_IDLECFG|macro|LPUART_RD_CTRL_IDLECFG
DECL|LPUART_RD_CTRL_ILIE|macro|LPUART_RD_CTRL_ILIE
DECL|LPUART_RD_CTRL_ILT|macro|LPUART_RD_CTRL_ILT
DECL|LPUART_RD_CTRL_LOOPS|macro|LPUART_RD_CTRL_LOOPS
DECL|LPUART_RD_CTRL_MA1IE|macro|LPUART_RD_CTRL_MA1IE
DECL|LPUART_RD_CTRL_MA2IE|macro|LPUART_RD_CTRL_MA2IE
DECL|LPUART_RD_CTRL_M|macro|LPUART_RD_CTRL_M
DECL|LPUART_RD_CTRL_NEIE|macro|LPUART_RD_CTRL_NEIE
DECL|LPUART_RD_CTRL_ORIE|macro|LPUART_RD_CTRL_ORIE
DECL|LPUART_RD_CTRL_PEIE|macro|LPUART_RD_CTRL_PEIE
DECL|LPUART_RD_CTRL_PE|macro|LPUART_RD_CTRL_PE
DECL|LPUART_RD_CTRL_PT|macro|LPUART_RD_CTRL_PT
DECL|LPUART_RD_CTRL_R8T9|macro|LPUART_RD_CTRL_R8T9
DECL|LPUART_RD_CTRL_R9T8|macro|LPUART_RD_CTRL_R9T8
DECL|LPUART_RD_CTRL_RE|macro|LPUART_RD_CTRL_RE
DECL|LPUART_RD_CTRL_RIE|macro|LPUART_RD_CTRL_RIE
DECL|LPUART_RD_CTRL_RSRC|macro|LPUART_RD_CTRL_RSRC
DECL|LPUART_RD_CTRL_RWU|macro|LPUART_RD_CTRL_RWU
DECL|LPUART_RD_CTRL_SBK|macro|LPUART_RD_CTRL_SBK
DECL|LPUART_RD_CTRL_TCIE|macro|LPUART_RD_CTRL_TCIE
DECL|LPUART_RD_CTRL_TE|macro|LPUART_RD_CTRL_TE
DECL|LPUART_RD_CTRL_TIE|macro|LPUART_RD_CTRL_TIE
DECL|LPUART_RD_CTRL_TXDIR|macro|LPUART_RD_CTRL_TXDIR
DECL|LPUART_RD_CTRL_TXINV|macro|LPUART_RD_CTRL_TXINV
DECL|LPUART_RD_CTRL_WAKE|macro|LPUART_RD_CTRL_WAKE
DECL|LPUART_RD_CTRL|macro|LPUART_RD_CTRL
DECL|LPUART_RD_DATA_FRETSC|macro|LPUART_RD_DATA_FRETSC
DECL|LPUART_RD_DATA_IDLINE|macro|LPUART_RD_DATA_IDLINE
DECL|LPUART_RD_DATA_NOISY|macro|LPUART_RD_DATA_NOISY
DECL|LPUART_RD_DATA_PARITYE|macro|LPUART_RD_DATA_PARITYE
DECL|LPUART_RD_DATA_R0T0|macro|LPUART_RD_DATA_R0T0
DECL|LPUART_RD_DATA_R1T1|macro|LPUART_RD_DATA_R1T1
DECL|LPUART_RD_DATA_R2T2|macro|LPUART_RD_DATA_R2T2
DECL|LPUART_RD_DATA_R3T3|macro|LPUART_RD_DATA_R3T3
DECL|LPUART_RD_DATA_R4T4|macro|LPUART_RD_DATA_R4T4
DECL|LPUART_RD_DATA_R5T5|macro|LPUART_RD_DATA_R5T5
DECL|LPUART_RD_DATA_R6T6|macro|LPUART_RD_DATA_R6T6
DECL|LPUART_RD_DATA_R7T7|macro|LPUART_RD_DATA_R7T7
DECL|LPUART_RD_DATA_R8T8|macro|LPUART_RD_DATA_R8T8
DECL|LPUART_RD_DATA_R9T9|macro|LPUART_RD_DATA_R9T9
DECL|LPUART_RD_DATA_RXEMPT|macro|LPUART_RD_DATA_RXEMPT
DECL|LPUART_RD_DATA|macro|LPUART_RD_DATA
DECL|LPUART_RD_MATCH_MA1|macro|LPUART_RD_MATCH_MA1
DECL|LPUART_RD_MATCH_MA2|macro|LPUART_RD_MATCH_MA2
DECL|LPUART_RD_MATCH|macro|LPUART_RD_MATCH
DECL|LPUART_RD_MODIR_IREN|macro|LPUART_RD_MODIR_IREN
DECL|LPUART_RD_MODIR_RXRTSE|macro|LPUART_RD_MODIR_RXRTSE
DECL|LPUART_RD_MODIR_TNP|macro|LPUART_RD_MODIR_TNP
DECL|LPUART_RD_MODIR_TXCTSC|macro|LPUART_RD_MODIR_TXCTSC
DECL|LPUART_RD_MODIR_TXCTSE|macro|LPUART_RD_MODIR_TXCTSE
DECL|LPUART_RD_MODIR_TXCTSSRC|macro|LPUART_RD_MODIR_TXCTSSRC
DECL|LPUART_RD_MODIR_TXRTSE|macro|LPUART_RD_MODIR_TXRTSE
DECL|LPUART_RD_MODIR_TXRTSPOL|macro|LPUART_RD_MODIR_TXRTSPOL
DECL|LPUART_RD_MODIR|macro|LPUART_RD_MODIR
DECL|LPUART_RD_STAT_BRK13|macro|LPUART_RD_STAT_BRK13
DECL|LPUART_RD_STAT_FE|macro|LPUART_RD_STAT_FE
DECL|LPUART_RD_STAT_IDLE|macro|LPUART_RD_STAT_IDLE
DECL|LPUART_RD_STAT_LBKDE|macro|LPUART_RD_STAT_LBKDE
DECL|LPUART_RD_STAT_LBKDIF|macro|LPUART_RD_STAT_LBKDIF
DECL|LPUART_RD_STAT_MA1F|macro|LPUART_RD_STAT_MA1F
DECL|LPUART_RD_STAT_MA2F|macro|LPUART_RD_STAT_MA2F
DECL|LPUART_RD_STAT_MSBF|macro|LPUART_RD_STAT_MSBF
DECL|LPUART_RD_STAT_NF|macro|LPUART_RD_STAT_NF
DECL|LPUART_RD_STAT_OR|macro|LPUART_RD_STAT_OR
DECL|LPUART_RD_STAT_PF|macro|LPUART_RD_STAT_PF
DECL|LPUART_RD_STAT_RAF|macro|LPUART_RD_STAT_RAF
DECL|LPUART_RD_STAT_RDRF|macro|LPUART_RD_STAT_RDRF
DECL|LPUART_RD_STAT_RWUID|macro|LPUART_RD_STAT_RWUID
DECL|LPUART_RD_STAT_RXEDGIF|macro|LPUART_RD_STAT_RXEDGIF
DECL|LPUART_RD_STAT_RXINV|macro|LPUART_RD_STAT_RXINV
DECL|LPUART_RD_STAT_TC|macro|LPUART_RD_STAT_TC
DECL|LPUART_RD_STAT_TDRE|macro|LPUART_RD_STAT_TDRE
DECL|LPUART_RD_STAT|macro|LPUART_RD_STAT
DECL|LPUART_RMW_BAUD|macro|LPUART_RMW_BAUD
DECL|LPUART_RMW_CTRL|macro|LPUART_RMW_CTRL
DECL|LPUART_RMW_DATA|macro|LPUART_RMW_DATA
DECL|LPUART_RMW_MATCH|macro|LPUART_RMW_MATCH
DECL|LPUART_RMW_MODIR|macro|LPUART_RMW_MODIR
DECL|LPUART_RMW_STAT|macro|LPUART_RMW_STAT
DECL|LPUART_SET_BAUD|macro|LPUART_SET_BAUD
DECL|LPUART_SET_CTRL|macro|LPUART_SET_CTRL
DECL|LPUART_SET_DATA|macro|LPUART_SET_DATA
DECL|LPUART_SET_MATCH|macro|LPUART_SET_MATCH
DECL|LPUART_SET_MODIR|macro|LPUART_SET_MODIR
DECL|LPUART_SET_STAT|macro|LPUART_SET_STAT
DECL|LPUART_TOG_BAUD|macro|LPUART_TOG_BAUD
DECL|LPUART_TOG_CTRL|macro|LPUART_TOG_CTRL
DECL|LPUART_TOG_DATA|macro|LPUART_TOG_DATA
DECL|LPUART_TOG_MATCH|macro|LPUART_TOG_MATCH
DECL|LPUART_TOG_MODIR|macro|LPUART_TOG_MODIR
DECL|LPUART_TOG_STAT|macro|LPUART_TOG_STAT
DECL|LPUART_WR_BAUD_BOTHEDGE|macro|LPUART_WR_BAUD_BOTHEDGE
DECL|LPUART_WR_BAUD_LBKDIE|macro|LPUART_WR_BAUD_LBKDIE
DECL|LPUART_WR_BAUD_M10|macro|LPUART_WR_BAUD_M10
DECL|LPUART_WR_BAUD_MAEN1|macro|LPUART_WR_BAUD_MAEN1
DECL|LPUART_WR_BAUD_MAEN2|macro|LPUART_WR_BAUD_MAEN2
DECL|LPUART_WR_BAUD_MATCFG|macro|LPUART_WR_BAUD_MATCFG
DECL|LPUART_WR_BAUD_OSR|macro|LPUART_WR_BAUD_OSR
DECL|LPUART_WR_BAUD_RDMAE|macro|LPUART_WR_BAUD_RDMAE
DECL|LPUART_WR_BAUD_RESYNCDIS|macro|LPUART_WR_BAUD_RESYNCDIS
DECL|LPUART_WR_BAUD_RXEDGIE|macro|LPUART_WR_BAUD_RXEDGIE
DECL|LPUART_WR_BAUD_SBNS|macro|LPUART_WR_BAUD_SBNS
DECL|LPUART_WR_BAUD_SBR|macro|LPUART_WR_BAUD_SBR
DECL|LPUART_WR_BAUD_TDMAE|macro|LPUART_WR_BAUD_TDMAE
DECL|LPUART_WR_BAUD|macro|LPUART_WR_BAUD
DECL|LPUART_WR_CTRL_DOZEEN|macro|LPUART_WR_CTRL_DOZEEN
DECL|LPUART_WR_CTRL_FEIE|macro|LPUART_WR_CTRL_FEIE
DECL|LPUART_WR_CTRL_IDLECFG|macro|LPUART_WR_CTRL_IDLECFG
DECL|LPUART_WR_CTRL_ILIE|macro|LPUART_WR_CTRL_ILIE
DECL|LPUART_WR_CTRL_ILT|macro|LPUART_WR_CTRL_ILT
DECL|LPUART_WR_CTRL_LOOPS|macro|LPUART_WR_CTRL_LOOPS
DECL|LPUART_WR_CTRL_MA1IE|macro|LPUART_WR_CTRL_MA1IE
DECL|LPUART_WR_CTRL_MA2IE|macro|LPUART_WR_CTRL_MA2IE
DECL|LPUART_WR_CTRL_M|macro|LPUART_WR_CTRL_M
DECL|LPUART_WR_CTRL_NEIE|macro|LPUART_WR_CTRL_NEIE
DECL|LPUART_WR_CTRL_ORIE|macro|LPUART_WR_CTRL_ORIE
DECL|LPUART_WR_CTRL_PEIE|macro|LPUART_WR_CTRL_PEIE
DECL|LPUART_WR_CTRL_PE|macro|LPUART_WR_CTRL_PE
DECL|LPUART_WR_CTRL_PT|macro|LPUART_WR_CTRL_PT
DECL|LPUART_WR_CTRL_R8T9|macro|LPUART_WR_CTRL_R8T9
DECL|LPUART_WR_CTRL_R9T8|macro|LPUART_WR_CTRL_R9T8
DECL|LPUART_WR_CTRL_RE|macro|LPUART_WR_CTRL_RE
DECL|LPUART_WR_CTRL_RIE|macro|LPUART_WR_CTRL_RIE
DECL|LPUART_WR_CTRL_RSRC|macro|LPUART_WR_CTRL_RSRC
DECL|LPUART_WR_CTRL_RWU|macro|LPUART_WR_CTRL_RWU
DECL|LPUART_WR_CTRL_SBK|macro|LPUART_WR_CTRL_SBK
DECL|LPUART_WR_CTRL_TCIE|macro|LPUART_WR_CTRL_TCIE
DECL|LPUART_WR_CTRL_TE|macro|LPUART_WR_CTRL_TE
DECL|LPUART_WR_CTRL_TIE|macro|LPUART_WR_CTRL_TIE
DECL|LPUART_WR_CTRL_TXDIR|macro|LPUART_WR_CTRL_TXDIR
DECL|LPUART_WR_CTRL_TXINV|macro|LPUART_WR_CTRL_TXINV
DECL|LPUART_WR_CTRL_WAKE|macro|LPUART_WR_CTRL_WAKE
DECL|LPUART_WR_CTRL|macro|LPUART_WR_CTRL
DECL|LPUART_WR_DATA_FRETSC|macro|LPUART_WR_DATA_FRETSC
DECL|LPUART_WR_DATA_R0T0|macro|LPUART_WR_DATA_R0T0
DECL|LPUART_WR_DATA_R1T1|macro|LPUART_WR_DATA_R1T1
DECL|LPUART_WR_DATA_R2T2|macro|LPUART_WR_DATA_R2T2
DECL|LPUART_WR_DATA_R3T3|macro|LPUART_WR_DATA_R3T3
DECL|LPUART_WR_DATA_R4T4|macro|LPUART_WR_DATA_R4T4
DECL|LPUART_WR_DATA_R5T5|macro|LPUART_WR_DATA_R5T5
DECL|LPUART_WR_DATA_R6T6|macro|LPUART_WR_DATA_R6T6
DECL|LPUART_WR_DATA_R7T7|macro|LPUART_WR_DATA_R7T7
DECL|LPUART_WR_DATA_R8T8|macro|LPUART_WR_DATA_R8T8
DECL|LPUART_WR_DATA_R9T9|macro|LPUART_WR_DATA_R9T9
DECL|LPUART_WR_DATA|macro|LPUART_WR_DATA
DECL|LPUART_WR_MATCH_MA1|macro|LPUART_WR_MATCH_MA1
DECL|LPUART_WR_MATCH_MA2|macro|LPUART_WR_MATCH_MA2
DECL|LPUART_WR_MATCH|macro|LPUART_WR_MATCH
DECL|LPUART_WR_MODIR_IREN|macro|LPUART_WR_MODIR_IREN
DECL|LPUART_WR_MODIR_RXRTSE|macro|LPUART_WR_MODIR_RXRTSE
DECL|LPUART_WR_MODIR_TNP|macro|LPUART_WR_MODIR_TNP
DECL|LPUART_WR_MODIR_TXCTSC|macro|LPUART_WR_MODIR_TXCTSC
DECL|LPUART_WR_MODIR_TXCTSE|macro|LPUART_WR_MODIR_TXCTSE
DECL|LPUART_WR_MODIR_TXCTSSRC|macro|LPUART_WR_MODIR_TXCTSSRC
DECL|LPUART_WR_MODIR_TXRTSE|macro|LPUART_WR_MODIR_TXRTSE
DECL|LPUART_WR_MODIR_TXRTSPOL|macro|LPUART_WR_MODIR_TXRTSPOL
DECL|LPUART_WR_MODIR|macro|LPUART_WR_MODIR
DECL|LPUART_WR_STAT_BRK13|macro|LPUART_WR_STAT_BRK13
DECL|LPUART_WR_STAT_FE|macro|LPUART_WR_STAT_FE
DECL|LPUART_WR_STAT_IDLE|macro|LPUART_WR_STAT_IDLE
DECL|LPUART_WR_STAT_LBKDE|macro|LPUART_WR_STAT_LBKDE
DECL|LPUART_WR_STAT_LBKDIF|macro|LPUART_WR_STAT_LBKDIF
DECL|LPUART_WR_STAT_MA1F|macro|LPUART_WR_STAT_MA1F
DECL|LPUART_WR_STAT_MA2F|macro|LPUART_WR_STAT_MA2F
DECL|LPUART_WR_STAT_MSBF|macro|LPUART_WR_STAT_MSBF
DECL|LPUART_WR_STAT_NF|macro|LPUART_WR_STAT_NF
DECL|LPUART_WR_STAT_OR|macro|LPUART_WR_STAT_OR
DECL|LPUART_WR_STAT_PF|macro|LPUART_WR_STAT_PF
DECL|LPUART_WR_STAT_RWUID|macro|LPUART_WR_STAT_RWUID
DECL|LPUART_WR_STAT_RXEDGIF|macro|LPUART_WR_STAT_RXEDGIF
DECL|LPUART_WR_STAT_RXINV|macro|LPUART_WR_STAT_RXINV
DECL|LPUART_WR_STAT|macro|LPUART_WR_STAT
DECL|LTC0_IDX|macro|LTC0_IDX
DECL|LTC_BRD_AADSZ_AADSZ|macro|LTC_BRD_AADSZ_AADSZ
DECL|LTC_BRD_AADSZ_AL|macro|LTC_BRD_AADSZ_AL
DECL|LTC_BRD_CHAVID_AESREV|macro|LTC_BRD_CHAVID_AESREV
DECL|LTC_BRD_CHAVID_AESVID|macro|LTC_BRD_CHAVID_AESVID
DECL|LTC_BRD_CTL_CIS|macro|LTC_BRD_CTL_CIS
DECL|LTC_BRD_CTL_COS|macro|LTC_BRD_CTL_COS
DECL|LTC_BRD_CTL_IFE|macro|LTC_BRD_CTL_IFE
DECL|LTC_BRD_CTL_IFR|macro|LTC_BRD_CTL_IFR
DECL|LTC_BRD_CTL_IFS|macro|LTC_BRD_CTL_IFS
DECL|LTC_BRD_CTL_IM|macro|LTC_BRD_CTL_IM
DECL|LTC_BRD_CTL_KAL|macro|LTC_BRD_CTL_KAL
DECL|LTC_BRD_CTL_KIS|macro|LTC_BRD_CTL_KIS
DECL|LTC_BRD_CTL_KOS|macro|LTC_BRD_CTL_KOS
DECL|LTC_BRD_CTL_OFE|macro|LTC_BRD_CTL_OFE
DECL|LTC_BRD_CTL_OFR|macro|LTC_BRD_CTL_OFR
DECL|LTC_BRD_CTL_OFS|macro|LTC_BRD_CTL_OFS
DECL|LTC_BRD_DS_DS|macro|LTC_BRD_DS_DS
DECL|LTC_BRD_ESTA_CL1|macro|LTC_BRD_ESTA_CL1
DECL|LTC_BRD_ESTA_ERRID1|macro|LTC_BRD_ESTA_ERRID1
DECL|LTC_BRD_FIFOSTA_IFF|macro|LTC_BRD_FIFOSTA_IFF
DECL|LTC_BRD_FIFOSTA_IFL|macro|LTC_BRD_FIFOSTA_IFL
DECL|LTC_BRD_FIFOSTA_OFF|macro|LTC_BRD_FIFOSTA_OFF
DECL|LTC_BRD_FIFOSTA_OFL|macro|LTC_BRD_FIFOSTA_OFL
DECL|LTC_BRD_ICVS_ICVS|macro|LTC_BRD_ICVS_ICVS
DECL|LTC_BRD_MD_AAI|macro|LTC_BRD_MD_AAI
DECL|LTC_BRD_MD_ALG|macro|LTC_BRD_MD_ALG
DECL|LTC_BRD_MD_AS|macro|LTC_BRD_MD_AS
DECL|LTC_BRD_MD_ENC|macro|LTC_BRD_MD_ENC
DECL|LTC_BRD_MD_ICV_TEST|macro|LTC_BRD_MD_ICV_TEST
DECL|LTC_BRD_STA_AB|macro|LTC_BRD_STA_AB
DECL|LTC_BRD_STA_DI|macro|LTC_BRD_STA_DI
DECL|LTC_BRD_STA_EI|macro|LTC_BRD_STA_EI
DECL|LTC_BRD_VID1_IP_ID|macro|LTC_BRD_VID1_IP_ID
DECL|LTC_BRD_VID1_MAJ_REV|macro|LTC_BRD_VID1_MAJ_REV
DECL|LTC_BRD_VID1_MIN_REV|macro|LTC_BRD_VID1_MIN_REV
DECL|LTC_BWR_AADSZ_AADSZ|macro|LTC_BWR_AADSZ_AADSZ
DECL|LTC_BWR_AADSZ_AL|macro|LTC_BWR_AADSZ_AL
DECL|LTC_BWR_COM_AES|macro|LTC_BWR_COM_AES
DECL|LTC_BWR_COM_ALL|macro|LTC_BWR_COM_ALL
DECL|LTC_BWR_CTL_CIS|macro|LTC_BWR_CTL_CIS
DECL|LTC_BWR_CTL_COS|macro|LTC_BWR_CTL_COS
DECL|LTC_BWR_CTL_IFE|macro|LTC_BWR_CTL_IFE
DECL|LTC_BWR_CTL_IFR|macro|LTC_BWR_CTL_IFR
DECL|LTC_BWR_CTL_IFS|macro|LTC_BWR_CTL_IFS
DECL|LTC_BWR_CTL_IM|macro|LTC_BWR_CTL_IM
DECL|LTC_BWR_CTL_KAL|macro|LTC_BWR_CTL_KAL
DECL|LTC_BWR_CTL_KIS|macro|LTC_BWR_CTL_KIS
DECL|LTC_BWR_CTL_KOS|macro|LTC_BWR_CTL_KOS
DECL|LTC_BWR_CTL_OFE|macro|LTC_BWR_CTL_OFE
DECL|LTC_BWR_CTL_OFR|macro|LTC_BWR_CTL_OFR
DECL|LTC_BWR_CTL_OFS|macro|LTC_BWR_CTL_OFS
DECL|LTC_BWR_CW_CCR|macro|LTC_BWR_CW_CCR
DECL|LTC_BWR_CW_CDS|macro|LTC_BWR_CW_CDS
DECL|LTC_BWR_CW_CICV|macro|LTC_BWR_CW_CICV
DECL|LTC_BWR_CW_CIF|macro|LTC_BWR_CW_CIF
DECL|LTC_BWR_CW_CKR|macro|LTC_BWR_CW_CKR
DECL|LTC_BWR_CW_CM|macro|LTC_BWR_CW_CM
DECL|LTC_BWR_CW_COF|macro|LTC_BWR_CW_COF
DECL|LTC_BWR_DS_DS|macro|LTC_BWR_DS_DS
DECL|LTC_BWR_ICVS_ICVS|macro|LTC_BWR_ICVS_ICVS
DECL|LTC_BWR_MD_AAI|macro|LTC_BWR_MD_AAI
DECL|LTC_BWR_MD_ALG|macro|LTC_BWR_MD_ALG
DECL|LTC_BWR_MD_AS|macro|LTC_BWR_MD_AS
DECL|LTC_BWR_MD_ENC|macro|LTC_BWR_MD_ENC
DECL|LTC_BWR_MD_ICV_TEST|macro|LTC_BWR_MD_ICV_TEST
DECL|LTC_BWR_STA_DI|macro|LTC_BWR_STA_DI
DECL|LTC_CLR_AADSZ|macro|LTC_CLR_AADSZ
DECL|LTC_CLR_CTL|macro|LTC_CLR_CTL
DECL|LTC_CLR_CTX|macro|LTC_CLR_CTX
DECL|LTC_CLR_DS|macro|LTC_CLR_DS
DECL|LTC_CLR_ICVS|macro|LTC_CLR_ICVS
DECL|LTC_CLR_KEY|macro|LTC_CLR_KEY
DECL|LTC_CLR_KS|macro|LTC_CLR_KS
DECL|LTC_CLR_MD|macro|LTC_CLR_MD
DECL|LTC_CLR_STA|macro|LTC_CLR_STA
DECL|LTC_COM_AES_NO_RESET|macro|LTC_COM_AES_NO_RESET
DECL|LTC_COM_AES_RESET_AESA|macro|LTC_COM_AES_RESET_AESA
DECL|LTC_COM_ALL_NO_RESET|macro|LTC_COM_ALL_NO_RESET
DECL|LTC_COM_ALL_RESET_ALL|macro|LTC_COM_ALL_RESET_ALL
DECL|LTC_CTL_CIS_CIS_NO_SWAP|macro|LTC_CTL_CIS_CIS_NO_SWAP
DECL|LTC_CTL_CIS_CIS_SWAP|macro|LTC_CTL_CIS_CIS_SWAP
DECL|LTC_CTL_COS_COS_NO_SWAP|macro|LTC_CTL_COS_COS_NO_SWAP
DECL|LTC_CTL_COS_COS_SWAP|macro|LTC_CTL_COS_COS_SWAP
DECL|LTC_CTL_IFE_IFE_DISABLED|macro|LTC_CTL_IFE_IFE_DISABLED
DECL|LTC_CTL_IFE_IFE_ENABLED|macro|LTC_CTL_IFE_IFE_ENABLED
DECL|LTC_CTL_IFR_IFR_1|macro|LTC_CTL_IFR_IFR_1
DECL|LTC_CTL_IFR_IFR_4|macro|LTC_CTL_IFR_IFR_4
DECL|LTC_CTL_IFS_IFS_NO_SWAP|macro|LTC_CTL_IFS_IFS_NO_SWAP
DECL|LTC_CTL_IFS_IFS_SWAP|macro|LTC_CTL_IFS_IFS_SWAP
DECL|LTC_CTL_IM_INT_MASKED|macro|LTC_CTL_IM_INT_MASKED
DECL|LTC_CTL_IM_INT_NOT_MASKED|macro|LTC_CTL_IM_INT_NOT_MASKED
DECL|LTC_CTL_KAL_KAL_NOT_READABLE|macro|LTC_CTL_KAL_KAL_NOT_READABLE
DECL|LTC_CTL_KAL_KAL_READABLE|macro|LTC_CTL_KAL_KAL_READABLE
DECL|LTC_CTL_KIS_KIS_NO_SWAP|macro|LTC_CTL_KIS_KIS_NO_SWAP
DECL|LTC_CTL_KIS_KIS_SWAP|macro|LTC_CTL_KIS_KIS_SWAP
DECL|LTC_CTL_KOS_KOS_NO_SWAP|macro|LTC_CTL_KOS_KOS_NO_SWAP
DECL|LTC_CTL_KOS_KOS_SWAP|macro|LTC_CTL_KOS_KOS_SWAP
DECL|LTC_CTL_OFE_OFE_DISABLED|macro|LTC_CTL_OFE_OFE_DISABLED
DECL|LTC_CTL_OFE_OFE_ENABLED|macro|LTC_CTL_OFE_OFE_ENABLED
DECL|LTC_CTL_OFR_OFR_1|macro|LTC_CTL_OFR_OFR_1
DECL|LTC_CTL_OFR_OFR_4|macro|LTC_CTL_OFR_OFR_4
DECL|LTC_CTL_OFS_OFS_NO_SWAP|macro|LTC_CTL_OFS_OFS_NO_SWAP
DECL|LTC_CTL_OFS_OFS_SWAP|macro|LTC_CTL_OFS_OFS_SWAP
DECL|LTC_ESTA_CL1_AES_ERROR|macro|LTC_ESTA_CL1_AES_ERROR
DECL|LTC_ESTA_CL1_GEN_ERROR|macro|LTC_ESTA_CL1_GEN_ERROR
DECL|LTC_ESTA_ERRID1_CCM_AAD_SIZE_ERROR|macro|LTC_ESTA_ERRID1_CCM_AAD_SIZE_ERROR
DECL|LTC_ESTA_ERRID1_DATA_OUT_OF_SEQ_ERROR|macro|LTC_ESTA_ERRID1_DATA_OUT_OF_SEQ_ERROR
DECL|LTC_ESTA_ERRID1_DATA_SIZE_ERROR|macro|LTC_ESTA_ERRID1_DATA_SIZE_ERROR
DECL|LTC_ESTA_ERRID1_ICV_CHECK_FAIL|macro|LTC_ESTA_ERRID1_ICV_CHECK_FAIL
DECL|LTC_ESTA_ERRID1_INTERNAL_HARD_FAIL|macro|LTC_ESTA_ERRID1_INTERNAL_HARD_FAIL
DECL|LTC_ESTA_ERRID1_INVALID_ENGINE_SEL_ERROR|macro|LTC_ESTA_ERRID1_INVALID_ENGINE_SEL_ERROR
DECL|LTC_ESTA_ERRID1_KEY_SIZE_ERROR|macro|LTC_ESTA_ERRID1_KEY_SIZE_ERROR
DECL|LTC_ESTA_ERRID1_MODE_ERROR|macro|LTC_ESTA_ERRID1_MODE_ERROR
DECL|LTC_INSTANCE_COUNT|macro|LTC_INSTANCE_COUNT
DECL|LTC_MD_ALG_AES|macro|LTC_MD_ALG_AES
DECL|LTC_MD_AS_FINALIZE|macro|LTC_MD_AS_FINALIZE
DECL|LTC_MD_AS_INITIALIZE|macro|LTC_MD_AS_INITIALIZE
DECL|LTC_MD_AS_INIT_FINAL|macro|LTC_MD_AS_INIT_FINAL
DECL|LTC_MD_AS_UPDATE|macro|LTC_MD_AS_UPDATE
DECL|LTC_MD_ENC_DECRYPT|macro|LTC_MD_ENC_DECRYPT
DECL|LTC_MD_ENC_ENCRYPT|macro|LTC_MD_ENC_ENCRYPT
DECL|LTC_RD_AADSZ_AADSZ|macro|LTC_RD_AADSZ_AADSZ
DECL|LTC_RD_AADSZ_AL|macro|LTC_RD_AADSZ_AL
DECL|LTC_RD_AADSZ|macro|LTC_RD_AADSZ
DECL|LTC_RD_CHAVID_AESREV|macro|LTC_RD_CHAVID_AESREV
DECL|LTC_RD_CHAVID_AESVID|macro|LTC_RD_CHAVID_AESVID
DECL|LTC_RD_CHAVID|macro|LTC_RD_CHAVID
DECL|LTC_RD_CTL_CIS|macro|LTC_RD_CTL_CIS
DECL|LTC_RD_CTL_COS|macro|LTC_RD_CTL_COS
DECL|LTC_RD_CTL_IFE|macro|LTC_RD_CTL_IFE
DECL|LTC_RD_CTL_IFR|macro|LTC_RD_CTL_IFR
DECL|LTC_RD_CTL_IFS|macro|LTC_RD_CTL_IFS
DECL|LTC_RD_CTL_IM|macro|LTC_RD_CTL_IM
DECL|LTC_RD_CTL_KAL|macro|LTC_RD_CTL_KAL
DECL|LTC_RD_CTL_KIS|macro|LTC_RD_CTL_KIS
DECL|LTC_RD_CTL_KOS|macro|LTC_RD_CTL_KOS
DECL|LTC_RD_CTL_OFE|macro|LTC_RD_CTL_OFE
DECL|LTC_RD_CTL_OFR|macro|LTC_RD_CTL_OFR
DECL|LTC_RD_CTL_OFS|macro|LTC_RD_CTL_OFS
DECL|LTC_RD_CTL|macro|LTC_RD_CTL
DECL|LTC_RD_CTX|macro|LTC_RD_CTX
DECL|LTC_RD_DS_DS|macro|LTC_RD_DS_DS
DECL|LTC_RD_DS|macro|LTC_RD_DS
DECL|LTC_RD_ESTA_CL1|macro|LTC_RD_ESTA_CL1
DECL|LTC_RD_ESTA_ERRID1|macro|LTC_RD_ESTA_ERRID1
DECL|LTC_RD_ESTA|macro|LTC_RD_ESTA
DECL|LTC_RD_FIFOSTA_IFF|macro|LTC_RD_FIFOSTA_IFF
DECL|LTC_RD_FIFOSTA_IFL|macro|LTC_RD_FIFOSTA_IFL
DECL|LTC_RD_FIFOSTA_OFF|macro|LTC_RD_FIFOSTA_OFF
DECL|LTC_RD_FIFOSTA_OFL|macro|LTC_RD_FIFOSTA_OFL
DECL|LTC_RD_FIFOSTA|macro|LTC_RD_FIFOSTA
DECL|LTC_RD_ICVS_ICVS|macro|LTC_RD_ICVS_ICVS
DECL|LTC_RD_ICVS|macro|LTC_RD_ICVS
DECL|LTC_RD_KEY|macro|LTC_RD_KEY
DECL|LTC_RD_KS|macro|LTC_RD_KS
DECL|LTC_RD_MD_AAI|macro|LTC_RD_MD_AAI
DECL|LTC_RD_MD_ALG|macro|LTC_RD_MD_ALG
DECL|LTC_RD_MD_AS|macro|LTC_RD_MD_AS
DECL|LTC_RD_MD_ENC|macro|LTC_RD_MD_ENC
DECL|LTC_RD_MD_ICV_TEST|macro|LTC_RD_MD_ICV_TEST
DECL|LTC_RD_MD|macro|LTC_RD_MD
DECL|LTC_RD_OFIFO|macro|LTC_RD_OFIFO
DECL|LTC_RD_STA_AB|macro|LTC_RD_STA_AB
DECL|LTC_RD_STA_DI|macro|LTC_RD_STA_DI
DECL|LTC_RD_STA_EI|macro|LTC_RD_STA_EI
DECL|LTC_RD_STA|macro|LTC_RD_STA
DECL|LTC_RD_VID1_IP_ID|macro|LTC_RD_VID1_IP_ID
DECL|LTC_RD_VID1_MAJ_REV|macro|LTC_RD_VID1_MAJ_REV
DECL|LTC_RD_VID1_MIN_REV|macro|LTC_RD_VID1_MIN_REV
DECL|LTC_RD_VID1|macro|LTC_RD_VID1
DECL|LTC_RMW_AADSZ|macro|LTC_RMW_AADSZ
DECL|LTC_RMW_CTL|macro|LTC_RMW_CTL
DECL|LTC_RMW_CTX|macro|LTC_RMW_CTX
DECL|LTC_RMW_DS|macro|LTC_RMW_DS
DECL|LTC_RMW_ICVS|macro|LTC_RMW_ICVS
DECL|LTC_RMW_KEY|macro|LTC_RMW_KEY
DECL|LTC_RMW_KS|macro|LTC_RMW_KS
DECL|LTC_RMW_MD|macro|LTC_RMW_MD
DECL|LTC_RMW_STA|macro|LTC_RMW_STA
DECL|LTC_SET_AADSZ|macro|LTC_SET_AADSZ
DECL|LTC_SET_CTL|macro|LTC_SET_CTL
DECL|LTC_SET_CTX|macro|LTC_SET_CTX
DECL|LTC_SET_DS|macro|LTC_SET_DS
DECL|LTC_SET_ICVS|macro|LTC_SET_ICVS
DECL|LTC_SET_KEY|macro|LTC_SET_KEY
DECL|LTC_SET_KS|macro|LTC_SET_KS
DECL|LTC_SET_MD|macro|LTC_SET_MD
DECL|LTC_SET_STA|macro|LTC_SET_STA
DECL|LTC_STA_AB_AESA_BUSY|macro|LTC_STA_AB_AESA_BUSY
DECL|LTC_STA_AB_AESA_IDLE|macro|LTC_STA_AB_AESA_IDLE
DECL|LTC_STA_EI_ERROR_INT|macro|LTC_STA_EI_ERROR_INT
DECL|LTC_STA_EI_NOT_ERROR_INT|macro|LTC_STA_EI_NOT_ERROR_INT
DECL|LTC_TOG_AADSZ|macro|LTC_TOG_AADSZ
DECL|LTC_TOG_CTL|macro|LTC_TOG_CTL
DECL|LTC_TOG_CTX|macro|LTC_TOG_CTX
DECL|LTC_TOG_DS|macro|LTC_TOG_DS
DECL|LTC_TOG_ICVS|macro|LTC_TOG_ICVS
DECL|LTC_TOG_KEY|macro|LTC_TOG_KEY
DECL|LTC_TOG_KS|macro|LTC_TOG_KS
DECL|LTC_TOG_MD|macro|LTC_TOG_MD
DECL|LTC_TOG_STA|macro|LTC_TOG_STA
DECL|LTC_WR_AADSZ_AADSZ|macro|LTC_WR_AADSZ_AADSZ
DECL|LTC_WR_AADSZ_AL|macro|LTC_WR_AADSZ_AL
DECL|LTC_WR_AADSZ|macro|LTC_WR_AADSZ
DECL|LTC_WR_COM_AES|macro|LTC_WR_COM_AES
DECL|LTC_WR_COM_ALL|macro|LTC_WR_COM_ALL
DECL|LTC_WR_COM|macro|LTC_WR_COM
DECL|LTC_WR_CTL_CIS|macro|LTC_WR_CTL_CIS
DECL|LTC_WR_CTL_COS|macro|LTC_WR_CTL_COS
DECL|LTC_WR_CTL_IFE|macro|LTC_WR_CTL_IFE
DECL|LTC_WR_CTL_IFR|macro|LTC_WR_CTL_IFR
DECL|LTC_WR_CTL_IFS|macro|LTC_WR_CTL_IFS
DECL|LTC_WR_CTL_IM|macro|LTC_WR_CTL_IM
DECL|LTC_WR_CTL_KAL|macro|LTC_WR_CTL_KAL
DECL|LTC_WR_CTL_KIS|macro|LTC_WR_CTL_KIS
DECL|LTC_WR_CTL_KOS|macro|LTC_WR_CTL_KOS
DECL|LTC_WR_CTL_OFE|macro|LTC_WR_CTL_OFE
DECL|LTC_WR_CTL_OFR|macro|LTC_WR_CTL_OFR
DECL|LTC_WR_CTL_OFS|macro|LTC_WR_CTL_OFS
DECL|LTC_WR_CTL|macro|LTC_WR_CTL
DECL|LTC_WR_CTX|macro|LTC_WR_CTX
DECL|LTC_WR_CW_CCR|macro|LTC_WR_CW_CCR
DECL|LTC_WR_CW_CDS|macro|LTC_WR_CW_CDS
DECL|LTC_WR_CW_CICV|macro|LTC_WR_CW_CICV
DECL|LTC_WR_CW_CIF|macro|LTC_WR_CW_CIF
DECL|LTC_WR_CW_CKR|macro|LTC_WR_CW_CKR
DECL|LTC_WR_CW_CM|macro|LTC_WR_CW_CM
DECL|LTC_WR_CW_COF|macro|LTC_WR_CW_COF
DECL|LTC_WR_CW|macro|LTC_WR_CW
DECL|LTC_WR_DS_DS|macro|LTC_WR_DS_DS
DECL|LTC_WR_DS|macro|LTC_WR_DS
DECL|LTC_WR_ICVS_ICVS|macro|LTC_WR_ICVS_ICVS
DECL|LTC_WR_ICVS|macro|LTC_WR_ICVS
DECL|LTC_WR_IFIFO|macro|LTC_WR_IFIFO
DECL|LTC_WR_KEY|macro|LTC_WR_KEY
DECL|LTC_WR_KS|macro|LTC_WR_KS
DECL|LTC_WR_MD_AAI|macro|LTC_WR_MD_AAI
DECL|LTC_WR_MD_ALG|macro|LTC_WR_MD_ALG
DECL|LTC_WR_MD_AS|macro|LTC_WR_MD_AS
DECL|LTC_WR_MD_ENC|macro|LTC_WR_MD_ENC
DECL|LTC_WR_MD_ICV_TEST|macro|LTC_WR_MD_ICV_TEST
DECL|LTC_WR_MD|macro|LTC_WR_MD
DECL|LTC_WR_STA_DI|macro|LTC_WR_STA_DI
DECL|LTC_WR_STA|macro|LTC_WR_STA
DECL|MCG_BRD_C1_CLKS|macro|MCG_BRD_C1_CLKS
DECL|MCG_BRD_C1_FRDIV|macro|MCG_BRD_C1_FRDIV
DECL|MCG_BRD_C1_IRCLKEN|macro|MCG_BRD_C1_IRCLKEN
DECL|MCG_BRD_C1_IREFSTEN|macro|MCG_BRD_C1_IREFSTEN
DECL|MCG_BRD_C1_IREFS|macro|MCG_BRD_C1_IREFS
DECL|MCG_BRD_C2_EREFS|macro|MCG_BRD_C2_EREFS
DECL|MCG_BRD_C2_FCFTRIM|macro|MCG_BRD_C2_FCFTRIM
DECL|MCG_BRD_C2_HGO|macro|MCG_BRD_C2_HGO
DECL|MCG_BRD_C2_IRCS|macro|MCG_BRD_C2_IRCS
DECL|MCG_BRD_C2_LOCRE0|macro|MCG_BRD_C2_LOCRE0
DECL|MCG_BRD_C2_LP|macro|MCG_BRD_C2_LP
DECL|MCG_BRD_C2_RANGE|macro|MCG_BRD_C2_RANGE
DECL|MCG_BRD_C4_DMX32|macro|MCG_BRD_C4_DMX32
DECL|MCG_BRD_C4_DRST_DRS|macro|MCG_BRD_C4_DRST_DRS
DECL|MCG_BRD_C4_FCTRIM|macro|MCG_BRD_C4_FCTRIM
DECL|MCG_BRD_C4_SCFTRIM|macro|MCG_BRD_C4_SCFTRIM
DECL|MCG_BRD_C6_CME|macro|MCG_BRD_C6_CME
DECL|MCG_BRD_C7_OSCSEL|macro|MCG_BRD_C7_OSCSEL
DECL|MCG_BRD_C8_CME1|macro|MCG_BRD_C8_CME1
DECL|MCG_BRD_C8_LOCRE1|macro|MCG_BRD_C8_LOCRE1
DECL|MCG_BRD_C8_LOCS1|macro|MCG_BRD_C8_LOCS1
DECL|MCG_BRD_SC_ATME|macro|MCG_BRD_SC_ATME
DECL|MCG_BRD_SC_ATMF|macro|MCG_BRD_SC_ATMF
DECL|MCG_BRD_SC_ATMS|macro|MCG_BRD_SC_ATMS
DECL|MCG_BRD_SC_FCRDIV|macro|MCG_BRD_SC_FCRDIV
DECL|MCG_BRD_SC_FLTPRSRV|macro|MCG_BRD_SC_FLTPRSRV
DECL|MCG_BRD_SC_LOCS0|macro|MCG_BRD_SC_LOCS0
DECL|MCG_BRD_S_CLKST|macro|MCG_BRD_S_CLKST
DECL|MCG_BRD_S_IRCST|macro|MCG_BRD_S_IRCST
DECL|MCG_BRD_S_IREFST|macro|MCG_BRD_S_IREFST
DECL|MCG_BRD_S_OSCINIT0|macro|MCG_BRD_S_OSCINIT0
DECL|MCG_BWR_C1_CLKS|macro|MCG_BWR_C1_CLKS
DECL|MCG_BWR_C1_FRDIV|macro|MCG_BWR_C1_FRDIV
DECL|MCG_BWR_C1_IRCLKEN|macro|MCG_BWR_C1_IRCLKEN
DECL|MCG_BWR_C1_IREFSTEN|macro|MCG_BWR_C1_IREFSTEN
DECL|MCG_BWR_C1_IREFS|macro|MCG_BWR_C1_IREFS
DECL|MCG_BWR_C2_EREFS|macro|MCG_BWR_C2_EREFS
DECL|MCG_BWR_C2_FCFTRIM|macro|MCG_BWR_C2_FCFTRIM
DECL|MCG_BWR_C2_HGO|macro|MCG_BWR_C2_HGO
DECL|MCG_BWR_C2_IRCS|macro|MCG_BWR_C2_IRCS
DECL|MCG_BWR_C2_LOCRE0|macro|MCG_BWR_C2_LOCRE0
DECL|MCG_BWR_C2_LP|macro|MCG_BWR_C2_LP
DECL|MCG_BWR_C2_RANGE|macro|MCG_BWR_C2_RANGE
DECL|MCG_BWR_C4_DMX32|macro|MCG_BWR_C4_DMX32
DECL|MCG_BWR_C4_DRST_DRS|macro|MCG_BWR_C4_DRST_DRS
DECL|MCG_BWR_C4_FCTRIM|macro|MCG_BWR_C4_FCTRIM
DECL|MCG_BWR_C4_SCFTRIM|macro|MCG_BWR_C4_SCFTRIM
DECL|MCG_BWR_C6_CME|macro|MCG_BWR_C6_CME
DECL|MCG_BWR_C7_OSCSEL|macro|MCG_BWR_C7_OSCSEL
DECL|MCG_BWR_C8_CME1|macro|MCG_BWR_C8_CME1
DECL|MCG_BWR_C8_LOCRE1|macro|MCG_BWR_C8_LOCRE1
DECL|MCG_BWR_C8_LOCS1|macro|MCG_BWR_C8_LOCS1
DECL|MCG_BWR_SC_ATME|macro|MCG_BWR_SC_ATME
DECL|MCG_BWR_SC_ATMF|macro|MCG_BWR_SC_ATMF
DECL|MCG_BWR_SC_ATMS|macro|MCG_BWR_SC_ATMS
DECL|MCG_BWR_SC_FCRDIV|macro|MCG_BWR_SC_FCRDIV
DECL|MCG_BWR_SC_FLTPRSRV|macro|MCG_BWR_SC_FLTPRSRV
DECL|MCG_BWR_SC_LOCS0|macro|MCG_BWR_SC_LOCS0
DECL|MCG_CLR_ATCVH|macro|MCG_CLR_ATCVH
DECL|MCG_CLR_ATCVL|macro|MCG_CLR_ATCVL
DECL|MCG_CLR_C1|macro|MCG_CLR_C1
DECL|MCG_CLR_C2|macro|MCG_CLR_C2
DECL|MCG_CLR_C3|macro|MCG_CLR_C3
DECL|MCG_CLR_C4|macro|MCG_CLR_C4
DECL|MCG_CLR_C6|macro|MCG_CLR_C6
DECL|MCG_CLR_C7|macro|MCG_CLR_C7
DECL|MCG_CLR_C8|macro|MCG_CLR_C8
DECL|MCG_CLR_SC|macro|MCG_CLR_SC
DECL|MCG_IDX|macro|MCG_IDX
DECL|MCG_INSTANCE_COUNT|macro|MCG_INSTANCE_COUNT
DECL|MCG_RD_ATCVH|macro|MCG_RD_ATCVH
DECL|MCG_RD_ATCVL|macro|MCG_RD_ATCVL
DECL|MCG_RD_C1_CLKS|macro|MCG_RD_C1_CLKS
DECL|MCG_RD_C1_FRDIV|macro|MCG_RD_C1_FRDIV
DECL|MCG_RD_C1_IRCLKEN|macro|MCG_RD_C1_IRCLKEN
DECL|MCG_RD_C1_IREFSTEN|macro|MCG_RD_C1_IREFSTEN
DECL|MCG_RD_C1_IREFS|macro|MCG_RD_C1_IREFS
DECL|MCG_RD_C1|macro|MCG_RD_C1
DECL|MCG_RD_C2_EREFS|macro|MCG_RD_C2_EREFS
DECL|MCG_RD_C2_FCFTRIM|macro|MCG_RD_C2_FCFTRIM
DECL|MCG_RD_C2_HGO|macro|MCG_RD_C2_HGO
DECL|MCG_RD_C2_IRCS|macro|MCG_RD_C2_IRCS
DECL|MCG_RD_C2_LOCRE0|macro|MCG_RD_C2_LOCRE0
DECL|MCG_RD_C2_LP|macro|MCG_RD_C2_LP
DECL|MCG_RD_C2_RANGE|macro|MCG_RD_C2_RANGE
DECL|MCG_RD_C2|macro|MCG_RD_C2
DECL|MCG_RD_C3|macro|MCG_RD_C3
DECL|MCG_RD_C4_DMX32|macro|MCG_RD_C4_DMX32
DECL|MCG_RD_C4_DRST_DRS|macro|MCG_RD_C4_DRST_DRS
DECL|MCG_RD_C4_FCTRIM|macro|MCG_RD_C4_FCTRIM
DECL|MCG_RD_C4_SCFTRIM|macro|MCG_RD_C4_SCFTRIM
DECL|MCG_RD_C4|macro|MCG_RD_C4
DECL|MCG_RD_C5|macro|MCG_RD_C5
DECL|MCG_RD_C6_CME|macro|MCG_RD_C6_CME
DECL|MCG_RD_C6|macro|MCG_RD_C6
DECL|MCG_RD_C7_OSCSEL|macro|MCG_RD_C7_OSCSEL
DECL|MCG_RD_C7|macro|MCG_RD_C7
DECL|MCG_RD_C8_CME1|macro|MCG_RD_C8_CME1
DECL|MCG_RD_C8_LOCRE1|macro|MCG_RD_C8_LOCRE1
DECL|MCG_RD_C8_LOCS1|macro|MCG_RD_C8_LOCS1
DECL|MCG_RD_C8|macro|MCG_RD_C8
DECL|MCG_RD_SC_ATME|macro|MCG_RD_SC_ATME
DECL|MCG_RD_SC_ATMF|macro|MCG_RD_SC_ATMF
DECL|MCG_RD_SC_ATMS|macro|MCG_RD_SC_ATMS
DECL|MCG_RD_SC_FCRDIV|macro|MCG_RD_SC_FCRDIV
DECL|MCG_RD_SC_FLTPRSRV|macro|MCG_RD_SC_FLTPRSRV
DECL|MCG_RD_SC_LOCS0|macro|MCG_RD_SC_LOCS0
DECL|MCG_RD_SC|macro|MCG_RD_SC
DECL|MCG_RD_S_CLKST|macro|MCG_RD_S_CLKST
DECL|MCG_RD_S_IRCST|macro|MCG_RD_S_IRCST
DECL|MCG_RD_S_IREFST|macro|MCG_RD_S_IREFST
DECL|MCG_RD_S_OSCINIT0|macro|MCG_RD_S_OSCINIT0
DECL|MCG_RD_S|macro|MCG_RD_S
DECL|MCG_RMW_ATCVH|macro|MCG_RMW_ATCVH
DECL|MCG_RMW_ATCVL|macro|MCG_RMW_ATCVL
DECL|MCG_RMW_C1|macro|MCG_RMW_C1
DECL|MCG_RMW_C2|macro|MCG_RMW_C2
DECL|MCG_RMW_C3|macro|MCG_RMW_C3
DECL|MCG_RMW_C4|macro|MCG_RMW_C4
DECL|MCG_RMW_C6|macro|MCG_RMW_C6
DECL|MCG_RMW_C7|macro|MCG_RMW_C7
DECL|MCG_RMW_C8|macro|MCG_RMW_C8
DECL|MCG_RMW_SC|macro|MCG_RMW_SC
DECL|MCG_SET_ATCVH|macro|MCG_SET_ATCVH
DECL|MCG_SET_ATCVL|macro|MCG_SET_ATCVL
DECL|MCG_SET_C1|macro|MCG_SET_C1
DECL|MCG_SET_C2|macro|MCG_SET_C2
DECL|MCG_SET_C3|macro|MCG_SET_C3
DECL|MCG_SET_C4|macro|MCG_SET_C4
DECL|MCG_SET_C6|macro|MCG_SET_C6
DECL|MCG_SET_C7|macro|MCG_SET_C7
DECL|MCG_SET_C8|macro|MCG_SET_C8
DECL|MCG_SET_SC|macro|MCG_SET_SC
DECL|MCG_TOG_ATCVH|macro|MCG_TOG_ATCVH
DECL|MCG_TOG_ATCVL|macro|MCG_TOG_ATCVL
DECL|MCG_TOG_C1|macro|MCG_TOG_C1
DECL|MCG_TOG_C2|macro|MCG_TOG_C2
DECL|MCG_TOG_C3|macro|MCG_TOG_C3
DECL|MCG_TOG_C4|macro|MCG_TOG_C4
DECL|MCG_TOG_C6|macro|MCG_TOG_C6
DECL|MCG_TOG_C7|macro|MCG_TOG_C7
DECL|MCG_TOG_C8|macro|MCG_TOG_C8
DECL|MCG_TOG_SC|macro|MCG_TOG_SC
DECL|MCG_WR_ATCVH|macro|MCG_WR_ATCVH
DECL|MCG_WR_ATCVL|macro|MCG_WR_ATCVL
DECL|MCG_WR_C1_CLKS|macro|MCG_WR_C1_CLKS
DECL|MCG_WR_C1_FRDIV|macro|MCG_WR_C1_FRDIV
DECL|MCG_WR_C1_IRCLKEN|macro|MCG_WR_C1_IRCLKEN
DECL|MCG_WR_C1_IREFSTEN|macro|MCG_WR_C1_IREFSTEN
DECL|MCG_WR_C1_IREFS|macro|MCG_WR_C1_IREFS
DECL|MCG_WR_C1|macro|MCG_WR_C1
DECL|MCG_WR_C2_EREFS|macro|MCG_WR_C2_EREFS
DECL|MCG_WR_C2_FCFTRIM|macro|MCG_WR_C2_FCFTRIM
DECL|MCG_WR_C2_HGO|macro|MCG_WR_C2_HGO
DECL|MCG_WR_C2_IRCS|macro|MCG_WR_C2_IRCS
DECL|MCG_WR_C2_LOCRE0|macro|MCG_WR_C2_LOCRE0
DECL|MCG_WR_C2_LP|macro|MCG_WR_C2_LP
DECL|MCG_WR_C2_RANGE|macro|MCG_WR_C2_RANGE
DECL|MCG_WR_C2|macro|MCG_WR_C2
DECL|MCG_WR_C3|macro|MCG_WR_C3
DECL|MCG_WR_C4_DMX32|macro|MCG_WR_C4_DMX32
DECL|MCG_WR_C4_DRST_DRS|macro|MCG_WR_C4_DRST_DRS
DECL|MCG_WR_C4_FCTRIM|macro|MCG_WR_C4_FCTRIM
DECL|MCG_WR_C4_SCFTRIM|macro|MCG_WR_C4_SCFTRIM
DECL|MCG_WR_C4|macro|MCG_WR_C4
DECL|MCG_WR_C6_CME|macro|MCG_WR_C6_CME
DECL|MCG_WR_C6|macro|MCG_WR_C6
DECL|MCG_WR_C7_OSCSEL|macro|MCG_WR_C7_OSCSEL
DECL|MCG_WR_C7|macro|MCG_WR_C7
DECL|MCG_WR_C8_CME1|macro|MCG_WR_C8_CME1
DECL|MCG_WR_C8_LOCRE1|macro|MCG_WR_C8_LOCRE1
DECL|MCG_WR_C8_LOCS1|macro|MCG_WR_C8_LOCS1
DECL|MCG_WR_C8|macro|MCG_WR_C8
DECL|MCG_WR_SC_ATME|macro|MCG_WR_SC_ATME
DECL|MCG_WR_SC_ATMF|macro|MCG_WR_SC_ATMF
DECL|MCG_WR_SC_ATMS|macro|MCG_WR_SC_ATMS
DECL|MCG_WR_SC_FCRDIV|macro|MCG_WR_SC_FCRDIV
DECL|MCG_WR_SC_FLTPRSRV|macro|MCG_WR_SC_FLTPRSRV
DECL|MCG_WR_SC_LOCS0|macro|MCG_WR_SC_LOCS0
DECL|MCG_WR_SC|macro|MCG_WR_SC
DECL|MCM_BRD_CPO_CPOACK|macro|MCM_BRD_CPO_CPOACK
DECL|MCM_BRD_CPO_CPOREQ|macro|MCM_BRD_CPO_CPOREQ
DECL|MCM_BRD_CPO_CPOWOI|macro|MCM_BRD_CPO_CPOWOI
DECL|MCM_BRD_PLACR_ARB|macro|MCM_BRD_PLACR_ARB
DECL|MCM_BRD_PLACR_DFCC|macro|MCM_BRD_PLACR_DFCC
DECL|MCM_BRD_PLACR_DFCDA|macro|MCM_BRD_PLACR_DFCDA
DECL|MCM_BRD_PLACR_DFCIC|macro|MCM_BRD_PLACR_DFCIC
DECL|MCM_BRD_PLACR_DFCS|macro|MCM_BRD_PLACR_DFCS
DECL|MCM_BRD_PLACR_EFDS|macro|MCM_BRD_PLACR_EFDS
DECL|MCM_BRD_PLACR_ESFC|macro|MCM_BRD_PLACR_ESFC
DECL|MCM_BRD_PLAMC_AMC|macro|MCM_BRD_PLAMC_AMC
DECL|MCM_BRD_PLASC_ASC|macro|MCM_BRD_PLASC_ASC
DECL|MCM_BWR_CPO_CPOREQ|macro|MCM_BWR_CPO_CPOREQ
DECL|MCM_BWR_CPO_CPOWOI|macro|MCM_BWR_CPO_CPOWOI
DECL|MCM_BWR_PLACR_ARB|macro|MCM_BWR_PLACR_ARB
DECL|MCM_BWR_PLACR_CFCC|macro|MCM_BWR_PLACR_CFCC
DECL|MCM_BWR_PLACR_DFCC|macro|MCM_BWR_PLACR_DFCC
DECL|MCM_BWR_PLACR_DFCDA|macro|MCM_BWR_PLACR_DFCDA
DECL|MCM_BWR_PLACR_DFCIC|macro|MCM_BWR_PLACR_DFCIC
DECL|MCM_BWR_PLACR_DFCS|macro|MCM_BWR_PLACR_DFCS
DECL|MCM_BWR_PLACR_EFDS|macro|MCM_BWR_PLACR_EFDS
DECL|MCM_BWR_PLACR_ESFC|macro|MCM_BWR_PLACR_ESFC
DECL|MCM_CLR_CPO|macro|MCM_CLR_CPO
DECL|MCM_CLR_PLACR|macro|MCM_CLR_PLACR
DECL|MCM_IDX|macro|MCM_IDX
DECL|MCM_INSTANCE_COUNT|macro|MCM_INSTANCE_COUNT
DECL|MCM_RD_CPO_CPOACK|macro|MCM_RD_CPO_CPOACK
DECL|MCM_RD_CPO_CPOREQ|macro|MCM_RD_CPO_CPOREQ
DECL|MCM_RD_CPO_CPOWOI|macro|MCM_RD_CPO_CPOWOI
DECL|MCM_RD_CPO|macro|MCM_RD_CPO
DECL|MCM_RD_PLACR_ARB|macro|MCM_RD_PLACR_ARB
DECL|MCM_RD_PLACR_DFCC|macro|MCM_RD_PLACR_DFCC
DECL|MCM_RD_PLACR_DFCDA|macro|MCM_RD_PLACR_DFCDA
DECL|MCM_RD_PLACR_DFCIC|macro|MCM_RD_PLACR_DFCIC
DECL|MCM_RD_PLACR_DFCS|macro|MCM_RD_PLACR_DFCS
DECL|MCM_RD_PLACR_EFDS|macro|MCM_RD_PLACR_EFDS
DECL|MCM_RD_PLACR_ESFC|macro|MCM_RD_PLACR_ESFC
DECL|MCM_RD_PLACR|macro|MCM_RD_PLACR
DECL|MCM_RD_PLAMC_AMC|macro|MCM_RD_PLAMC_AMC
DECL|MCM_RD_PLAMC|macro|MCM_RD_PLAMC
DECL|MCM_RD_PLASC_ASC|macro|MCM_RD_PLASC_ASC
DECL|MCM_RD_PLASC|macro|MCM_RD_PLASC
DECL|MCM_RMW_CPO|macro|MCM_RMW_CPO
DECL|MCM_RMW_PLACR|macro|MCM_RMW_PLACR
DECL|MCM_SET_CPO|macro|MCM_SET_CPO
DECL|MCM_SET_PLACR|macro|MCM_SET_PLACR
DECL|MCM_TOG_CPO|macro|MCM_TOG_CPO
DECL|MCM_TOG_PLACR|macro|MCM_TOG_PLACR
DECL|MCM_WR_CPO_CPOREQ|macro|MCM_WR_CPO_CPOREQ
DECL|MCM_WR_CPO_CPOWOI|macro|MCM_WR_CPO_CPOWOI
DECL|MCM_WR_CPO|macro|MCM_WR_CPO
DECL|MCM_WR_PLACR_ARB|macro|MCM_WR_PLACR_ARB
DECL|MCM_WR_PLACR_CFCC|macro|MCM_WR_PLACR_CFCC
DECL|MCM_WR_PLACR_DFCC|macro|MCM_WR_PLACR_DFCC
DECL|MCM_WR_PLACR_DFCDA|macro|MCM_WR_PLACR_DFCDA
DECL|MCM_WR_PLACR_DFCIC|macro|MCM_WR_PLACR_DFCIC
DECL|MCM_WR_PLACR_DFCS|macro|MCM_WR_PLACR_DFCS
DECL|MCM_WR_PLACR_EFDS|macro|MCM_WR_PLACR_EFDS
DECL|MCM_WR_PLACR_ESFC|macro|MCM_WR_PLACR_ESFC
DECL|MCM_WR_PLACR|macro|MCM_WR_PLACR
DECL|MTBDWT_BRD_CTRL_DWTCFGCTRL|macro|MTBDWT_BRD_CTRL_DWTCFGCTRL
DECL|MTBDWT_BRD_CTRL_NUMCMP|macro|MTBDWT_BRD_CTRL_NUMCMP
DECL|MTBDWT_BRD_FCT_DATAVADDR0|macro|MTBDWT_BRD_FCT_DATAVADDR0
DECL|MTBDWT_BRD_FCT_DATAVMATCH|macro|MTBDWT_BRD_FCT_DATAVMATCH
DECL|MTBDWT_BRD_FCT_DATAVSIZE|macro|MTBDWT_BRD_FCT_DATAVSIZE
DECL|MTBDWT_BRD_FCT_FUNCTION|macro|MTBDWT_BRD_FCT_FUNCTION
DECL|MTBDWT_BRD_FCT_MATCHED|macro|MTBDWT_BRD_FCT_MATCHED
DECL|MTBDWT_BRD_MASK_MASK|macro|MTBDWT_BRD_MASK_MASK
DECL|MTBDWT_BRD_TBCTRL_ACOMP0|macro|MTBDWT_BRD_TBCTRL_ACOMP0
DECL|MTBDWT_BRD_TBCTRL_ACOMP1|macro|MTBDWT_BRD_TBCTRL_ACOMP1
DECL|MTBDWT_BRD_TBCTRL_NUMCOMP|macro|MTBDWT_BRD_TBCTRL_NUMCOMP
DECL|MTBDWT_BWR_FCT_DATAVADDR0|macro|MTBDWT_BWR_FCT_DATAVADDR0
DECL|MTBDWT_BWR_FCT_DATAVMATCH|macro|MTBDWT_BWR_FCT_DATAVMATCH
DECL|MTBDWT_BWR_FCT_DATAVSIZE|macro|MTBDWT_BWR_FCT_DATAVSIZE
DECL|MTBDWT_BWR_FCT_FUNCTION|macro|MTBDWT_BWR_FCT_FUNCTION
DECL|MTBDWT_BWR_MASK_MASK|macro|MTBDWT_BWR_MASK_MASK
DECL|MTBDWT_BWR_TBCTRL_ACOMP0|macro|MTBDWT_BWR_TBCTRL_ACOMP0
DECL|MTBDWT_BWR_TBCTRL_ACOMP1|macro|MTBDWT_BWR_TBCTRL_ACOMP1
DECL|MTBDWT_CLR_COMP|macro|MTBDWT_CLR_COMP
DECL|MTBDWT_CLR_FCT|macro|MTBDWT_CLR_FCT
DECL|MTBDWT_CLR_MASK|macro|MTBDWT_CLR_MASK
DECL|MTBDWT_CLR_TBCTRL|macro|MTBDWT_CLR_TBCTRL
DECL|MTBDWT_IDX|macro|MTBDWT_IDX
DECL|MTBDWT_INSTANCE_COUNT|macro|MTBDWT_INSTANCE_COUNT
DECL|MTBDWT_RD_COMPID|macro|MTBDWT_RD_COMPID
DECL|MTBDWT_RD_COMP|macro|MTBDWT_RD_COMP
DECL|MTBDWT_RD_CTRL_DWTCFGCTRL|macro|MTBDWT_RD_CTRL_DWTCFGCTRL
DECL|MTBDWT_RD_CTRL_NUMCMP|macro|MTBDWT_RD_CTRL_NUMCMP
DECL|MTBDWT_RD_CTRL|macro|MTBDWT_RD_CTRL
DECL|MTBDWT_RD_DEVICECFG|macro|MTBDWT_RD_DEVICECFG
DECL|MTBDWT_RD_DEVICETYPID|macro|MTBDWT_RD_DEVICETYPID
DECL|MTBDWT_RD_FCT_DATAVADDR0|macro|MTBDWT_RD_FCT_DATAVADDR0
DECL|MTBDWT_RD_FCT_DATAVMATCH|macro|MTBDWT_RD_FCT_DATAVMATCH
DECL|MTBDWT_RD_FCT_DATAVSIZE|macro|MTBDWT_RD_FCT_DATAVSIZE
DECL|MTBDWT_RD_FCT_FUNCTION|macro|MTBDWT_RD_FCT_FUNCTION
DECL|MTBDWT_RD_FCT_MATCHED|macro|MTBDWT_RD_FCT_MATCHED
DECL|MTBDWT_RD_FCT|macro|MTBDWT_RD_FCT
DECL|MTBDWT_RD_MASK_MASK|macro|MTBDWT_RD_MASK_MASK
DECL|MTBDWT_RD_MASK|macro|MTBDWT_RD_MASK
DECL|MTBDWT_RD_PERIPHID|macro|MTBDWT_RD_PERIPHID
DECL|MTBDWT_RD_TBCTRL_ACOMP0|macro|MTBDWT_RD_TBCTRL_ACOMP0
DECL|MTBDWT_RD_TBCTRL_ACOMP1|macro|MTBDWT_RD_TBCTRL_ACOMP1
DECL|MTBDWT_RD_TBCTRL_NUMCOMP|macro|MTBDWT_RD_TBCTRL_NUMCOMP
DECL|MTBDWT_RD_TBCTRL|macro|MTBDWT_RD_TBCTRL
DECL|MTBDWT_RMW_COMP|macro|MTBDWT_RMW_COMP
DECL|MTBDWT_RMW_FCT|macro|MTBDWT_RMW_FCT
DECL|MTBDWT_RMW_MASK|macro|MTBDWT_RMW_MASK
DECL|MTBDWT_RMW_TBCTRL|macro|MTBDWT_RMW_TBCTRL
DECL|MTBDWT_SET_COMP|macro|MTBDWT_SET_COMP
DECL|MTBDWT_SET_FCT|macro|MTBDWT_SET_FCT
DECL|MTBDWT_SET_MASK|macro|MTBDWT_SET_MASK
DECL|MTBDWT_SET_TBCTRL|macro|MTBDWT_SET_TBCTRL
DECL|MTBDWT_TOG_COMP|macro|MTBDWT_TOG_COMP
DECL|MTBDWT_TOG_FCT|macro|MTBDWT_TOG_FCT
DECL|MTBDWT_TOG_MASK|macro|MTBDWT_TOG_MASK
DECL|MTBDWT_TOG_TBCTRL|macro|MTBDWT_TOG_TBCTRL
DECL|MTBDWT_WR_COMP|macro|MTBDWT_WR_COMP
DECL|MTBDWT_WR_FCT_DATAVADDR0|macro|MTBDWT_WR_FCT_DATAVADDR0
DECL|MTBDWT_WR_FCT_DATAVMATCH|macro|MTBDWT_WR_FCT_DATAVMATCH
DECL|MTBDWT_WR_FCT_DATAVSIZE|macro|MTBDWT_WR_FCT_DATAVSIZE
DECL|MTBDWT_WR_FCT_FUNCTION|macro|MTBDWT_WR_FCT_FUNCTION
DECL|MTBDWT_WR_FCT|macro|MTBDWT_WR_FCT
DECL|MTBDWT_WR_MASK_MASK|macro|MTBDWT_WR_MASK_MASK
DECL|MTBDWT_WR_MASK|macro|MTBDWT_WR_MASK
DECL|MTBDWT_WR_TBCTRL_ACOMP0|macro|MTBDWT_WR_TBCTRL_ACOMP0
DECL|MTBDWT_WR_TBCTRL_ACOMP1|macro|MTBDWT_WR_TBCTRL_ACOMP1
DECL|MTBDWT_WR_TBCTRL|macro|MTBDWT_WR_TBCTRL
DECL|MTB_BRD_AUTHSTAT_BIT0|macro|MTB_BRD_AUTHSTAT_BIT0
DECL|MTB_BRD_AUTHSTAT_BIT1|macro|MTB_BRD_AUTHSTAT_BIT1
DECL|MTB_BRD_AUTHSTAT_BIT2|macro|MTB_BRD_AUTHSTAT_BIT2
DECL|MTB_BRD_AUTHSTAT_BIT3|macro|MTB_BRD_AUTHSTAT_BIT3
DECL|MTB_BRD_FLOW_AUTOHALT|macro|MTB_BRD_FLOW_AUTOHALT
DECL|MTB_BRD_FLOW_AUTOSTOP|macro|MTB_BRD_FLOW_AUTOSTOP
DECL|MTB_BRD_FLOW_WATERMARK|macro|MTB_BRD_FLOW_WATERMARK
DECL|MTB_BRD_MASTER_EN|macro|MTB_BRD_MASTER_EN
DECL|MTB_BRD_MASTER_HALTREQ|macro|MTB_BRD_MASTER_HALTREQ
DECL|MTB_BRD_MASTER_MASK|macro|MTB_BRD_MASTER_MASK
DECL|MTB_BRD_MASTER_RAMPRIV|macro|MTB_BRD_MASTER_RAMPRIV
DECL|MTB_BRD_MASTER_SFRWPRIV|macro|MTB_BRD_MASTER_SFRWPRIV
DECL|MTB_BRD_MASTER_TSTARTEN|macro|MTB_BRD_MASTER_TSTARTEN
DECL|MTB_BRD_MASTER_TSTOPEN|macro|MTB_BRD_MASTER_TSTOPEN
DECL|MTB_BRD_POSITION_POINTER|macro|MTB_BRD_POSITION_POINTER
DECL|MTB_BRD_POSITION_WRAP|macro|MTB_BRD_POSITION_WRAP
DECL|MTB_BWR_FLOW_AUTOHALT|macro|MTB_BWR_FLOW_AUTOHALT
DECL|MTB_BWR_FLOW_AUTOSTOP|macro|MTB_BWR_FLOW_AUTOSTOP
DECL|MTB_BWR_FLOW_WATERMARK|macro|MTB_BWR_FLOW_WATERMARK
DECL|MTB_BWR_MASTER_EN|macro|MTB_BWR_MASTER_EN
DECL|MTB_BWR_MASTER_HALTREQ|macro|MTB_BWR_MASTER_HALTREQ
DECL|MTB_BWR_MASTER_MASK|macro|MTB_BWR_MASTER_MASK
DECL|MTB_BWR_MASTER_RAMPRIV|macro|MTB_BWR_MASTER_RAMPRIV
DECL|MTB_BWR_MASTER_SFRWPRIV|macro|MTB_BWR_MASTER_SFRWPRIV
DECL|MTB_BWR_MASTER_TSTARTEN|macro|MTB_BWR_MASTER_TSTARTEN
DECL|MTB_BWR_MASTER_TSTOPEN|macro|MTB_BWR_MASTER_TSTOPEN
DECL|MTB_BWR_POSITION_POINTER|macro|MTB_BWR_POSITION_POINTER
DECL|MTB_BWR_POSITION_WRAP|macro|MTB_BWR_POSITION_WRAP
DECL|MTB_CLR_FLOW|macro|MTB_CLR_FLOW
DECL|MTB_CLR_MASTER|macro|MTB_CLR_MASTER
DECL|MTB_CLR_POSITION|macro|MTB_CLR_POSITION
DECL|MTB_IDX|macro|MTB_IDX
DECL|MTB_INSTANCE_COUNT|macro|MTB_INSTANCE_COUNT
DECL|MTB_RD_AUTHSTAT_BIT0|macro|MTB_RD_AUTHSTAT_BIT0
DECL|MTB_RD_AUTHSTAT_BIT1|macro|MTB_RD_AUTHSTAT_BIT1
DECL|MTB_RD_AUTHSTAT_BIT2|macro|MTB_RD_AUTHSTAT_BIT2
DECL|MTB_RD_AUTHSTAT_BIT3|macro|MTB_RD_AUTHSTAT_BIT3
DECL|MTB_RD_AUTHSTAT|macro|MTB_RD_AUTHSTAT
DECL|MTB_RD_BASE|macro|MTB_RD_BASE
DECL|MTB_RD_COMPID|macro|MTB_RD_COMPID
DECL|MTB_RD_DEVICEARCH|macro|MTB_RD_DEVICEARCH
DECL|MTB_RD_DEVICECFG|macro|MTB_RD_DEVICECFG
DECL|MTB_RD_DEVICETYPID|macro|MTB_RD_DEVICETYPID
DECL|MTB_RD_FLOW_AUTOHALT|macro|MTB_RD_FLOW_AUTOHALT
DECL|MTB_RD_FLOW_AUTOSTOP|macro|MTB_RD_FLOW_AUTOSTOP
DECL|MTB_RD_FLOW_WATERMARK|macro|MTB_RD_FLOW_WATERMARK
DECL|MTB_RD_FLOW|macro|MTB_RD_FLOW
DECL|MTB_RD_LOCKACCESS|macro|MTB_RD_LOCKACCESS
DECL|MTB_RD_LOCKSTAT|macro|MTB_RD_LOCKSTAT
DECL|MTB_RD_MASTER_EN|macro|MTB_RD_MASTER_EN
DECL|MTB_RD_MASTER_HALTREQ|macro|MTB_RD_MASTER_HALTREQ
DECL|MTB_RD_MASTER_MASK|macro|MTB_RD_MASTER_MASK
DECL|MTB_RD_MASTER_RAMPRIV|macro|MTB_RD_MASTER_RAMPRIV
DECL|MTB_RD_MASTER_SFRWPRIV|macro|MTB_RD_MASTER_SFRWPRIV
DECL|MTB_RD_MASTER_TSTARTEN|macro|MTB_RD_MASTER_TSTARTEN
DECL|MTB_RD_MASTER_TSTOPEN|macro|MTB_RD_MASTER_TSTOPEN
DECL|MTB_RD_MASTER|macro|MTB_RD_MASTER
DECL|MTB_RD_MODECTRL|macro|MTB_RD_MODECTRL
DECL|MTB_RD_PERIPHID|macro|MTB_RD_PERIPHID
DECL|MTB_RD_POSITION_POINTER|macro|MTB_RD_POSITION_POINTER
DECL|MTB_RD_POSITION_WRAP|macro|MTB_RD_POSITION_WRAP
DECL|MTB_RD_POSITION|macro|MTB_RD_POSITION
DECL|MTB_RD_TAGCLEAR|macro|MTB_RD_TAGCLEAR
DECL|MTB_RD_TAGSET|macro|MTB_RD_TAGSET
DECL|MTB_RMW_FLOW|macro|MTB_RMW_FLOW
DECL|MTB_RMW_MASTER|macro|MTB_RMW_MASTER
DECL|MTB_RMW_POSITION|macro|MTB_RMW_POSITION
DECL|MTB_SET_FLOW|macro|MTB_SET_FLOW
DECL|MTB_SET_MASTER|macro|MTB_SET_MASTER
DECL|MTB_SET_POSITION|macro|MTB_SET_POSITION
DECL|MTB_TOG_FLOW|macro|MTB_TOG_FLOW
DECL|MTB_TOG_MASTER|macro|MTB_TOG_MASTER
DECL|MTB_TOG_POSITION|macro|MTB_TOG_POSITION
DECL|MTB_WR_FLOW_AUTOHALT|macro|MTB_WR_FLOW_AUTOHALT
DECL|MTB_WR_FLOW_AUTOSTOP|macro|MTB_WR_FLOW_AUTOSTOP
DECL|MTB_WR_FLOW_WATERMARK|macro|MTB_WR_FLOW_WATERMARK
DECL|MTB_WR_FLOW|macro|MTB_WR_FLOW
DECL|MTB_WR_MASTER_EN|macro|MTB_WR_MASTER_EN
DECL|MTB_WR_MASTER_HALTREQ|macro|MTB_WR_MASTER_HALTREQ
DECL|MTB_WR_MASTER_MASK|macro|MTB_WR_MASTER_MASK
DECL|MTB_WR_MASTER_RAMPRIV|macro|MTB_WR_MASTER_RAMPRIV
DECL|MTB_WR_MASTER_SFRWPRIV|macro|MTB_WR_MASTER_SFRWPRIV
DECL|MTB_WR_MASTER_TSTARTEN|macro|MTB_WR_MASTER_TSTARTEN
DECL|MTB_WR_MASTER_TSTOPEN|macro|MTB_WR_MASTER_TSTOPEN
DECL|MTB_WR_MASTER|macro|MTB_WR_MASTER
DECL|MTB_WR_POSITION_POINTER|macro|MTB_WR_POSITION_POINTER
DECL|MTB_WR_POSITION_WRAP|macro|MTB_WR_POSITION_WRAP
DECL|MTB_WR_POSITION|macro|MTB_WR_POSITION
DECL|NV_BRD_FOPT_FAST_INIT|macro|NV_BRD_FOPT_FAST_INIT
DECL|NV_BRD_FOPT_LPBOOT0|macro|NV_BRD_FOPT_LPBOOT0
DECL|NV_BRD_FOPT_LPBOOT1|macro|NV_BRD_FOPT_LPBOOT1
DECL|NV_BRD_FOPT_NMI_DIS|macro|NV_BRD_FOPT_NMI_DIS
DECL|NV_BRD_FOPT_RESET_PIN_CFG|macro|NV_BRD_FOPT_RESET_PIN_CFG
DECL|NV_BRD_FSEC_FSLACC|macro|NV_BRD_FSEC_FSLACC
DECL|NV_BRD_FSEC_KEYEN|macro|NV_BRD_FSEC_KEYEN
DECL|NV_BRD_FSEC_MEEN|macro|NV_BRD_FSEC_MEEN
DECL|NV_BRD_FSEC_SEC|macro|NV_BRD_FSEC_SEC
DECL|NV_INSTANCE_COUNT|macro|NV_INSTANCE_COUNT
DECL|NV_RD_BACKKEY0|macro|NV_RD_BACKKEY0
DECL|NV_RD_BACKKEY1|macro|NV_RD_BACKKEY1
DECL|NV_RD_BACKKEY2|macro|NV_RD_BACKKEY2
DECL|NV_RD_BACKKEY3|macro|NV_RD_BACKKEY3
DECL|NV_RD_BACKKEY4|macro|NV_RD_BACKKEY4
DECL|NV_RD_BACKKEY5|macro|NV_RD_BACKKEY5
DECL|NV_RD_BACKKEY6|macro|NV_RD_BACKKEY6
DECL|NV_RD_BACKKEY7|macro|NV_RD_BACKKEY7
DECL|NV_RD_FOPT_FAST_INIT|macro|NV_RD_FOPT_FAST_INIT
DECL|NV_RD_FOPT_LPBOOT0|macro|NV_RD_FOPT_LPBOOT0
DECL|NV_RD_FOPT_LPBOOT1|macro|NV_RD_FOPT_LPBOOT1
DECL|NV_RD_FOPT_NMI_DIS|macro|NV_RD_FOPT_NMI_DIS
DECL|NV_RD_FOPT_RESET_PIN_CFG|macro|NV_RD_FOPT_RESET_PIN_CFG
DECL|NV_RD_FOPT|macro|NV_RD_FOPT
DECL|NV_RD_FPROT0|macro|NV_RD_FPROT0
DECL|NV_RD_FPROT1|macro|NV_RD_FPROT1
DECL|NV_RD_FPROT2|macro|NV_RD_FPROT2
DECL|NV_RD_FPROT3|macro|NV_RD_FPROT3
DECL|NV_RD_FSEC_FSLACC|macro|NV_RD_FSEC_FSLACC
DECL|NV_RD_FSEC_KEYEN|macro|NV_RD_FSEC_KEYEN
DECL|NV_RD_FSEC_MEEN|macro|NV_RD_FSEC_MEEN
DECL|NV_RD_FSEC_SEC|macro|NV_RD_FSEC_SEC
DECL|NV_RD_FSEC|macro|NV_RD_FSEC
DECL|PIT_BRD_MCR_FRZ|macro|PIT_BRD_MCR_FRZ
DECL|PIT_BRD_MCR_MDIS|macro|PIT_BRD_MCR_MDIS
DECL|PIT_BRD_TCTRL_CHN|macro|PIT_BRD_TCTRL_CHN
DECL|PIT_BRD_TCTRL_TEN|macro|PIT_BRD_TCTRL_TEN
DECL|PIT_BRD_TCTRL_TIE|macro|PIT_BRD_TCTRL_TIE
DECL|PIT_BRD_TFLG_TIF|macro|PIT_BRD_TFLG_TIF
DECL|PIT_BWR_MCR_FRZ|macro|PIT_BWR_MCR_FRZ
DECL|PIT_BWR_MCR_MDIS|macro|PIT_BWR_MCR_MDIS
DECL|PIT_BWR_TCTRL_CHN|macro|PIT_BWR_TCTRL_CHN
DECL|PIT_BWR_TCTRL_TEN|macro|PIT_BWR_TCTRL_TEN
DECL|PIT_BWR_TCTRL_TIE|macro|PIT_BWR_TCTRL_TIE
DECL|PIT_BWR_TFLG_TIF|macro|PIT_BWR_TFLG_TIF
DECL|PIT_CLR_LDVAL|macro|PIT_CLR_LDVAL
DECL|PIT_CLR_MCR|macro|PIT_CLR_MCR
DECL|PIT_CLR_TCTRL|macro|PIT_CLR_TCTRL
DECL|PIT_CLR_TFLG|macro|PIT_CLR_TFLG
DECL|PIT_IDX|macro|PIT_IDX
DECL|PIT_INSTANCE_COUNT|macro|PIT_INSTANCE_COUNT
DECL|PIT_RD_CVAL|macro|PIT_RD_CVAL
DECL|PIT_RD_LDVAL|macro|PIT_RD_LDVAL
DECL|PIT_RD_LTMR64H|macro|PIT_RD_LTMR64H
DECL|PIT_RD_LTMR64L|macro|PIT_RD_LTMR64L
DECL|PIT_RD_MCR_FRZ|macro|PIT_RD_MCR_FRZ
DECL|PIT_RD_MCR_MDIS|macro|PIT_RD_MCR_MDIS
DECL|PIT_RD_MCR|macro|PIT_RD_MCR
DECL|PIT_RD_TCTRL_CHN|macro|PIT_RD_TCTRL_CHN
DECL|PIT_RD_TCTRL_TEN|macro|PIT_RD_TCTRL_TEN
DECL|PIT_RD_TCTRL_TIE|macro|PIT_RD_TCTRL_TIE
DECL|PIT_RD_TCTRL|macro|PIT_RD_TCTRL
DECL|PIT_RD_TFLG_TIF|macro|PIT_RD_TFLG_TIF
DECL|PIT_RD_TFLG|macro|PIT_RD_TFLG
DECL|PIT_RMW_LDVAL|macro|PIT_RMW_LDVAL
DECL|PIT_RMW_MCR|macro|PIT_RMW_MCR
DECL|PIT_RMW_TCTRL|macro|PIT_RMW_TCTRL
DECL|PIT_RMW_TFLG|macro|PIT_RMW_TFLG
DECL|PIT_SET_LDVAL|macro|PIT_SET_LDVAL
DECL|PIT_SET_MCR|macro|PIT_SET_MCR
DECL|PIT_SET_TCTRL|macro|PIT_SET_TCTRL
DECL|PIT_SET_TFLG|macro|PIT_SET_TFLG
DECL|PIT_TOG_LDVAL|macro|PIT_TOG_LDVAL
DECL|PIT_TOG_MCR|macro|PIT_TOG_MCR
DECL|PIT_TOG_TCTRL|macro|PIT_TOG_TCTRL
DECL|PIT_TOG_TFLG|macro|PIT_TOG_TFLG
DECL|PIT_WR_LDVAL|macro|PIT_WR_LDVAL
DECL|PIT_WR_MCR_FRZ|macro|PIT_WR_MCR_FRZ
DECL|PIT_WR_MCR_MDIS|macro|PIT_WR_MCR_MDIS
DECL|PIT_WR_MCR|macro|PIT_WR_MCR
DECL|PIT_WR_TCTRL_CHN|macro|PIT_WR_TCTRL_CHN
DECL|PIT_WR_TCTRL_TEN|macro|PIT_WR_TCTRL_TEN
DECL|PIT_WR_TCTRL_TIE|macro|PIT_WR_TCTRL_TIE
DECL|PIT_WR_TCTRL|macro|PIT_WR_TCTRL
DECL|PIT_WR_TFLG_TIF|macro|PIT_WR_TFLG_TIF
DECL|PIT_WR_TFLG|macro|PIT_WR_TFLG
DECL|PMC_BRD_LVDSC1_LVDF|macro|PMC_BRD_LVDSC1_LVDF
DECL|PMC_BRD_LVDSC1_LVDIE|macro|PMC_BRD_LVDSC1_LVDIE
DECL|PMC_BRD_LVDSC1_LVDRE|macro|PMC_BRD_LVDSC1_LVDRE
DECL|PMC_BRD_LVDSC1_LVDV|macro|PMC_BRD_LVDSC1_LVDV
DECL|PMC_BRD_LVDSC2_LVWF|macro|PMC_BRD_LVDSC2_LVWF
DECL|PMC_BRD_LVDSC2_LVWIE|macro|PMC_BRD_LVDSC2_LVWIE
DECL|PMC_BRD_LVDSC2_LVWV|macro|PMC_BRD_LVDSC2_LVWV
DECL|PMC_BRD_REGSC_ACKISO|macro|PMC_BRD_REGSC_ACKISO
DECL|PMC_BRD_REGSC_BGBE|macro|PMC_BRD_REGSC_BGBE
DECL|PMC_BRD_REGSC_REGONS|macro|PMC_BRD_REGSC_REGONS
DECL|PMC_BRD_REGSC_VLPO|macro|PMC_BRD_REGSC_VLPO
DECL|PMC_BWR_LVDSC1_LVDACK|macro|PMC_BWR_LVDSC1_LVDACK
DECL|PMC_BWR_LVDSC1_LVDIE|macro|PMC_BWR_LVDSC1_LVDIE
DECL|PMC_BWR_LVDSC1_LVDRE|macro|PMC_BWR_LVDSC1_LVDRE
DECL|PMC_BWR_LVDSC1_LVDV|macro|PMC_BWR_LVDSC1_LVDV
DECL|PMC_BWR_LVDSC2_LVWACK|macro|PMC_BWR_LVDSC2_LVWACK
DECL|PMC_BWR_LVDSC2_LVWIE|macro|PMC_BWR_LVDSC2_LVWIE
DECL|PMC_BWR_LVDSC2_LVWV|macro|PMC_BWR_LVDSC2_LVWV
DECL|PMC_BWR_REGSC_ACKISO|macro|PMC_BWR_REGSC_ACKISO
DECL|PMC_BWR_REGSC_BGBE|macro|PMC_BWR_REGSC_BGBE
DECL|PMC_BWR_REGSC_VLPO|macro|PMC_BWR_REGSC_VLPO
DECL|PMC_CLR_LVDSC1|macro|PMC_CLR_LVDSC1
DECL|PMC_CLR_LVDSC2|macro|PMC_CLR_LVDSC2
DECL|PMC_CLR_REGSC|macro|PMC_CLR_REGSC
DECL|PMC_IDX|macro|PMC_IDX
DECL|PMC_INSTANCE_COUNT|macro|PMC_INSTANCE_COUNT
DECL|PMC_RD_LVDSC1_LVDF|macro|PMC_RD_LVDSC1_LVDF
DECL|PMC_RD_LVDSC1_LVDIE|macro|PMC_RD_LVDSC1_LVDIE
DECL|PMC_RD_LVDSC1_LVDRE|macro|PMC_RD_LVDSC1_LVDRE
DECL|PMC_RD_LVDSC1_LVDV|macro|PMC_RD_LVDSC1_LVDV
DECL|PMC_RD_LVDSC1|macro|PMC_RD_LVDSC1
DECL|PMC_RD_LVDSC2_LVWF|macro|PMC_RD_LVDSC2_LVWF
DECL|PMC_RD_LVDSC2_LVWIE|macro|PMC_RD_LVDSC2_LVWIE
DECL|PMC_RD_LVDSC2_LVWV|macro|PMC_RD_LVDSC2_LVWV
DECL|PMC_RD_LVDSC2|macro|PMC_RD_LVDSC2
DECL|PMC_RD_REGSC_ACKISO|macro|PMC_RD_REGSC_ACKISO
DECL|PMC_RD_REGSC_BGBE|macro|PMC_RD_REGSC_BGBE
DECL|PMC_RD_REGSC_REGONS|macro|PMC_RD_REGSC_REGONS
DECL|PMC_RD_REGSC_VLPO|macro|PMC_RD_REGSC_VLPO
DECL|PMC_RD_REGSC|macro|PMC_RD_REGSC
DECL|PMC_RMW_LVDSC1|macro|PMC_RMW_LVDSC1
DECL|PMC_RMW_LVDSC2|macro|PMC_RMW_LVDSC2
DECL|PMC_RMW_REGSC|macro|PMC_RMW_REGSC
DECL|PMC_SET_LVDSC1|macro|PMC_SET_LVDSC1
DECL|PMC_SET_LVDSC2|macro|PMC_SET_LVDSC2
DECL|PMC_SET_REGSC|macro|PMC_SET_REGSC
DECL|PMC_TOG_LVDSC1|macro|PMC_TOG_LVDSC1
DECL|PMC_TOG_LVDSC2|macro|PMC_TOG_LVDSC2
DECL|PMC_TOG_REGSC|macro|PMC_TOG_REGSC
DECL|PMC_WR_LVDSC1_LVDACK|macro|PMC_WR_LVDSC1_LVDACK
DECL|PMC_WR_LVDSC1_LVDIE|macro|PMC_WR_LVDSC1_LVDIE
DECL|PMC_WR_LVDSC1_LVDRE|macro|PMC_WR_LVDSC1_LVDRE
DECL|PMC_WR_LVDSC1_LVDV|macro|PMC_WR_LVDSC1_LVDV
DECL|PMC_WR_LVDSC1|macro|PMC_WR_LVDSC1
DECL|PMC_WR_LVDSC2_LVWACK|macro|PMC_WR_LVDSC2_LVWACK
DECL|PMC_WR_LVDSC2_LVWIE|macro|PMC_WR_LVDSC2_LVWIE
DECL|PMC_WR_LVDSC2_LVWV|macro|PMC_WR_LVDSC2_LVWV
DECL|PMC_WR_LVDSC2|macro|PMC_WR_LVDSC2
DECL|PMC_WR_REGSC_ACKISO|macro|PMC_WR_REGSC_ACKISO
DECL|PMC_WR_REGSC_BGBE|macro|PMC_WR_REGSC_BGBE
DECL|PMC_WR_REGSC_VLPO|macro|PMC_WR_REGSC_VLPO
DECL|PMC_WR_REGSC|macro|PMC_WR_REGSC
DECL|PORTA_IDX|macro|PORTA_IDX
DECL|PORTB_IDX|macro|PORTB_IDX
DECL|PORTC_IDX|macro|PORTC_IDX
DECL|PORT_BRD_PCR_DSE|macro|PORT_BRD_PCR_DSE
DECL|PORT_BRD_PCR_IRQC|macro|PORT_BRD_PCR_IRQC
DECL|PORT_BRD_PCR_ISF|macro|PORT_BRD_PCR_ISF
DECL|PORT_BRD_PCR_MUX|macro|PORT_BRD_PCR_MUX
DECL|PORT_BRD_PCR_PE|macro|PORT_BRD_PCR_PE
DECL|PORT_BRD_PCR_PFE|macro|PORT_BRD_PCR_PFE
DECL|PORT_BRD_PCR_PS|macro|PORT_BRD_PCR_PS
DECL|PORT_BRD_PCR_SRE|macro|PORT_BRD_PCR_SRE
DECL|PORT_BWR_GPCHR_GPWD|macro|PORT_BWR_GPCHR_GPWD
DECL|PORT_BWR_GPCHR_GPWE|macro|PORT_BWR_GPCHR_GPWE
DECL|PORT_BWR_GPCLR_GPWD|macro|PORT_BWR_GPCLR_GPWD
DECL|PORT_BWR_GPCLR_GPWE|macro|PORT_BWR_GPCLR_GPWE
DECL|PORT_BWR_PCR_DSE|macro|PORT_BWR_PCR_DSE
DECL|PORT_BWR_PCR_IRQC|macro|PORT_BWR_PCR_IRQC
DECL|PORT_BWR_PCR_ISF|macro|PORT_BWR_PCR_ISF
DECL|PORT_BWR_PCR_MUX|macro|PORT_BWR_PCR_MUX
DECL|PORT_BWR_PCR_PE|macro|PORT_BWR_PCR_PE
DECL|PORT_BWR_PCR_PFE|macro|PORT_BWR_PCR_PFE
DECL|PORT_BWR_PCR_PS|macro|PORT_BWR_PCR_PS
DECL|PORT_BWR_PCR_SRE|macro|PORT_BWR_PCR_SRE
DECL|PORT_CLR_ISFR|macro|PORT_CLR_ISFR
DECL|PORT_CLR_PCR|macro|PORT_CLR_PCR
DECL|PORT_INSTANCE_COUNT|macro|PORT_INSTANCE_COUNT
DECL|PORT_RD_GPCHR|macro|PORT_RD_GPCHR
DECL|PORT_RD_GPCLR|macro|PORT_RD_GPCLR
DECL|PORT_RD_ISFR|macro|PORT_RD_ISFR
DECL|PORT_RD_PCR_DSE|macro|PORT_RD_PCR_DSE
DECL|PORT_RD_PCR_IRQC|macro|PORT_RD_PCR_IRQC
DECL|PORT_RD_PCR_ISF|macro|PORT_RD_PCR_ISF
DECL|PORT_RD_PCR_MUX|macro|PORT_RD_PCR_MUX
DECL|PORT_RD_PCR_PE|macro|PORT_RD_PCR_PE
DECL|PORT_RD_PCR_PFE|macro|PORT_RD_PCR_PFE
DECL|PORT_RD_PCR_PS|macro|PORT_RD_PCR_PS
DECL|PORT_RD_PCR_SRE|macro|PORT_RD_PCR_SRE
DECL|PORT_RD_PCR|macro|PORT_RD_PCR
DECL|PORT_RMW_GPCHR|macro|PORT_RMW_GPCHR
DECL|PORT_RMW_GPCLR|macro|PORT_RMW_GPCLR
DECL|PORT_RMW_ISFR|macro|PORT_RMW_ISFR
DECL|PORT_RMW_PCR|macro|PORT_RMW_PCR
DECL|PORT_SET_ISFR|macro|PORT_SET_ISFR
DECL|PORT_SET_PCR|macro|PORT_SET_PCR
DECL|PORT_TOG_ISFR|macro|PORT_TOG_ISFR
DECL|PORT_TOG_PCR|macro|PORT_TOG_PCR
DECL|PORT_WR_GPCHR_GPWD|macro|PORT_WR_GPCHR_GPWD
DECL|PORT_WR_GPCHR_GPWE|macro|PORT_WR_GPCHR_GPWE
DECL|PORT_WR_GPCHR|macro|PORT_WR_GPCHR
DECL|PORT_WR_GPCLR_GPWD|macro|PORT_WR_GPCLR_GPWD
DECL|PORT_WR_GPCLR_GPWE|macro|PORT_WR_GPCLR_GPWE
DECL|PORT_WR_GPCLR|macro|PORT_WR_GPCLR
DECL|PORT_WR_ISFR|macro|PORT_WR_ISFR
DECL|PORT_WR_PCR_DSE|macro|PORT_WR_PCR_DSE
DECL|PORT_WR_PCR_IRQC|macro|PORT_WR_PCR_IRQC
DECL|PORT_WR_PCR_ISF|macro|PORT_WR_PCR_ISF
DECL|PORT_WR_PCR_MUX|macro|PORT_WR_PCR_MUX
DECL|PORT_WR_PCR_PE|macro|PORT_WR_PCR_PE
DECL|PORT_WR_PCR_PFE|macro|PORT_WR_PCR_PFE
DECL|PORT_WR_PCR_PS|macro|PORT_WR_PCR_PS
DECL|PORT_WR_PCR_SRE|macro|PORT_WR_PCR_SRE
DECL|PORT_WR_PCR|macro|PORT_WR_PCR
DECL|RADIO_IDX|macro|RADIO_IDX
DECL|RCM_BRD_RPFC_RSTFLTSRW|macro|RCM_BRD_RPFC_RSTFLTSRW
DECL|RCM_BRD_RPFC_RSTFLTSS|macro|RCM_BRD_RPFC_RSTFLTSS
DECL|RCM_BRD_RPFW_RSTFLTSEL|macro|RCM_BRD_RPFW_RSTFLTSEL
DECL|RCM_BRD_SRS0_LOC|macro|RCM_BRD_SRS0_LOC
DECL|RCM_BRD_SRS0_LVD|macro|RCM_BRD_SRS0_LVD
DECL|RCM_BRD_SRS0_PIN|macro|RCM_BRD_SRS0_PIN
DECL|RCM_BRD_SRS0_POR|macro|RCM_BRD_SRS0_POR
DECL|RCM_BRD_SRS0_WAKEUP|macro|RCM_BRD_SRS0_WAKEUP
DECL|RCM_BRD_SRS0_WDOG|macro|RCM_BRD_SRS0_WDOG
DECL|RCM_BRD_SRS1_LOCKUP|macro|RCM_BRD_SRS1_LOCKUP
DECL|RCM_BRD_SRS1_MDM_AP|macro|RCM_BRD_SRS1_MDM_AP
DECL|RCM_BRD_SRS1_SACKERR|macro|RCM_BRD_SRS1_SACKERR
DECL|RCM_BRD_SRS1_SW|macro|RCM_BRD_SRS1_SW
DECL|RCM_BWR_RPFC_RSTFLTSRW|macro|RCM_BWR_RPFC_RSTFLTSRW
DECL|RCM_BWR_RPFC_RSTFLTSS|macro|RCM_BWR_RPFC_RSTFLTSS
DECL|RCM_BWR_RPFW_RSTFLTSEL|macro|RCM_BWR_RPFW_RSTFLTSEL
DECL|RCM_CLR_RPFC|macro|RCM_CLR_RPFC
DECL|RCM_CLR_RPFW|macro|RCM_CLR_RPFW
DECL|RCM_IDX|macro|RCM_IDX
DECL|RCM_INSTANCE_COUNT|macro|RCM_INSTANCE_COUNT
DECL|RCM_RD_RPFC_RSTFLTSRW|macro|RCM_RD_RPFC_RSTFLTSRW
DECL|RCM_RD_RPFC_RSTFLTSS|macro|RCM_RD_RPFC_RSTFLTSS
DECL|RCM_RD_RPFC|macro|RCM_RD_RPFC
DECL|RCM_RD_RPFW_RSTFLTSEL|macro|RCM_RD_RPFW_RSTFLTSEL
DECL|RCM_RD_RPFW|macro|RCM_RD_RPFW
DECL|RCM_RD_SRS0_LOC|macro|RCM_RD_SRS0_LOC
DECL|RCM_RD_SRS0_LVD|macro|RCM_RD_SRS0_LVD
DECL|RCM_RD_SRS0_PIN|macro|RCM_RD_SRS0_PIN
DECL|RCM_RD_SRS0_POR|macro|RCM_RD_SRS0_POR
DECL|RCM_RD_SRS0_WAKEUP|macro|RCM_RD_SRS0_WAKEUP
DECL|RCM_RD_SRS0_WDOG|macro|RCM_RD_SRS0_WDOG
DECL|RCM_RD_SRS0|macro|RCM_RD_SRS0
DECL|RCM_RD_SRS1_LOCKUP|macro|RCM_RD_SRS1_LOCKUP
DECL|RCM_RD_SRS1_MDM_AP|macro|RCM_RD_SRS1_MDM_AP
DECL|RCM_RD_SRS1_SACKERR|macro|RCM_RD_SRS1_SACKERR
DECL|RCM_RD_SRS1_SW|macro|RCM_RD_SRS1_SW
DECL|RCM_RD_SRS1|macro|RCM_RD_SRS1
DECL|RCM_RMW_RPFC|macro|RCM_RMW_RPFC
DECL|RCM_RMW_RPFW|macro|RCM_RMW_RPFW
DECL|RCM_SET_RPFC|macro|RCM_SET_RPFC
DECL|RCM_SET_RPFW|macro|RCM_SET_RPFW
DECL|RCM_TOG_RPFC|macro|RCM_TOG_RPFC
DECL|RCM_TOG_RPFW|macro|RCM_TOG_RPFW
DECL|RCM_WR_RPFC_RSTFLTSRW|macro|RCM_WR_RPFC_RSTFLTSRW
DECL|RCM_WR_RPFC_RSTFLTSS|macro|RCM_WR_RPFC_RSTFLTSS
DECL|RCM_WR_RPFC|macro|RCM_WR_RPFC
DECL|RCM_WR_RPFW_RSTFLTSEL|macro|RCM_WR_RPFW_RSTFLTSEL
DECL|RCM_WR_RPFW|macro|RCM_WR_RPFW
DECL|ROM_IDX|macro|ROM_IDX
DECL|ROM_INSTANCE_COUNT|macro|ROM_INSTANCE_COUNT
DECL|ROM_RD_COMPID|macro|ROM_RD_COMPID
DECL|ROM_RD_ENTRY|macro|ROM_RD_ENTRY
DECL|ROM_RD_PERIPHID0|macro|ROM_RD_PERIPHID0
DECL|ROM_RD_PERIPHID1|macro|ROM_RD_PERIPHID1
DECL|ROM_RD_PERIPHID2|macro|ROM_RD_PERIPHID2
DECL|ROM_RD_PERIPHID3|macro|ROM_RD_PERIPHID3
DECL|ROM_RD_PERIPHID4|macro|ROM_RD_PERIPHID4
DECL|ROM_RD_PERIPHID5|macro|ROM_RD_PERIPHID5
DECL|ROM_RD_PERIPHID6|macro|ROM_RD_PERIPHID6
DECL|ROM_RD_PERIPHID7|macro|ROM_RD_PERIPHID7
DECL|ROM_RD_SYSACCESS|macro|ROM_RD_SYSACCESS
DECL|ROM_RD_TABLEMARK|macro|ROM_RD_TABLEMARK
DECL|RSIM_BRD_ACTIVE_DELAY_BLE_ACTIVE_COARSE_DELAY|macro|RSIM_BRD_ACTIVE_DELAY_BLE_ACTIVE_COARSE_DELAY
DECL|RSIM_BRD_ACTIVE_DELAY_BLE_ACTIVE_FINE_DELAY|macro|RSIM_BRD_ACTIVE_DELAY_BLE_ACTIVE_FINE_DELAY
DECL|RSIM_BRD_ANA_TEST_ATST_GATE_EN|macro|RSIM_BRD_ANA_TEST_ATST_GATE_EN
DECL|RSIM_BRD_ANA_TEST_RADIO_ID|macro|RSIM_BRD_ANA_TEST_RADIO_ID
DECL|RSIM_BRD_CONTROL_BLE_ACTIVE_PORT_1_SEL|macro|RSIM_BRD_CONTROL_BLE_ACTIVE_PORT_1_SEL
DECL|RSIM_BRD_CONTROL_BLE_ACTIVE_PORT_2_SEL|macro|RSIM_BRD_CONTROL_BLE_ACTIVE_PORT_2_SEL
DECL|RSIM_BRD_CONTROL_BLE_DEEP_SLEEP_EXIT|macro|RSIM_BRD_CONTROL_BLE_DEEP_SLEEP_EXIT
DECL|RSIM_BRD_CONTROL_BLE_RF_OSC_REQ_EN|macro|RSIM_BRD_CONTROL_BLE_RF_OSC_REQ_EN
DECL|RSIM_BRD_CONTROL_BLE_RF_OSC_REQ_INT_EN|macro|RSIM_BRD_CONTROL_BLE_RF_OSC_REQ_INT_EN
DECL|RSIM_BRD_CONTROL_BLE_RF_OSC_REQ_INT|macro|RSIM_BRD_CONTROL_BLE_RF_OSC_REQ_INT
DECL|RSIM_BRD_CONTROL_BLE_RF_OSC_REQ_STAT|macro|RSIM_BRD_CONTROL_BLE_RF_OSC_REQ_STAT
DECL|RSIM_BRD_CONTROL_BLOCK_RADIO_OUTPUTS|macro|RSIM_BRD_CONTROL_BLOCK_RADIO_OUTPUTS
DECL|RSIM_BRD_CONTROL_BLOCK_RADIO_RESETS|macro|RSIM_BRD_CONTROL_BLOCK_RADIO_RESETS
DECL|RSIM_BRD_CONTROL_GASKET_BYPASS_OVRD_EN|macro|RSIM_BRD_CONTROL_GASKET_BYPASS_OVRD_EN
DECL|RSIM_BRD_CONTROL_GASKET_BYPASS_OVRD|macro|RSIM_BRD_CONTROL_GASKET_BYPASS_OVRD
DECL|RSIM_BRD_CONTROL_RADIO_RESET|macro|RSIM_BRD_CONTROL_RADIO_RESET
DECL|RSIM_BRD_CONTROL_RF_OSC_BYPASS_EN|macro|RSIM_BRD_CONTROL_RF_OSC_BYPASS_EN
DECL|RSIM_BRD_CONTROL_RF_OSC_EN|macro|RSIM_BRD_CONTROL_RF_OSC_EN
DECL|RSIM_BRD_CONTROL_RF_OSC_READY_OVRD_EN|macro|RSIM_BRD_CONTROL_RF_OSC_READY_OVRD_EN
DECL|RSIM_BRD_CONTROL_RF_OSC_READY_OVRD|macro|RSIM_BRD_CONTROL_RF_OSC_READY_OVRD
DECL|RSIM_BRD_CONTROL_RF_OSC_READY|macro|RSIM_BRD_CONTROL_RF_OSC_READY
DECL|RSIM_BRD_CONTROL_STOP_ACK_OVRD_EN|macro|RSIM_BRD_CONTROL_STOP_ACK_OVRD_EN
DECL|RSIM_BRD_CONTROL_STOP_ACK_OVRD|macro|RSIM_BRD_CONTROL_STOP_ACK_OVRD
DECL|RSIM_BRD_MAC_MSB_MAC_ADDR_MSB|macro|RSIM_BRD_MAC_MSB_MAC_ADDR_MSB
DECL|RSIM_BWR_ACTIVE_DELAY_BLE_ACTIVE_COARSE_DELAY|macro|RSIM_BWR_ACTIVE_DELAY_BLE_ACTIVE_COARSE_DELAY
DECL|RSIM_BWR_ACTIVE_DELAY_BLE_ACTIVE_FINE_DELAY|macro|RSIM_BWR_ACTIVE_DELAY_BLE_ACTIVE_FINE_DELAY
DECL|RSIM_BWR_ANA_TEST_ATST_GATE_EN|macro|RSIM_BWR_ANA_TEST_ATST_GATE_EN
DECL|RSIM_BWR_CONTROL_BLE_ACTIVE_PORT_1_SEL|macro|RSIM_BWR_CONTROL_BLE_ACTIVE_PORT_1_SEL
DECL|RSIM_BWR_CONTROL_BLE_ACTIVE_PORT_2_SEL|macro|RSIM_BWR_CONTROL_BLE_ACTIVE_PORT_2_SEL
DECL|RSIM_BWR_CONTROL_BLE_DEEP_SLEEP_EXIT|macro|RSIM_BWR_CONTROL_BLE_DEEP_SLEEP_EXIT
DECL|RSIM_BWR_CONTROL_BLE_RF_OSC_REQ_EN|macro|RSIM_BWR_CONTROL_BLE_RF_OSC_REQ_EN
DECL|RSIM_BWR_CONTROL_BLE_RF_OSC_REQ_INT_EN|macro|RSIM_BWR_CONTROL_BLE_RF_OSC_REQ_INT_EN
DECL|RSIM_BWR_CONTROL_BLE_RF_OSC_REQ_INT|macro|RSIM_BWR_CONTROL_BLE_RF_OSC_REQ_INT
DECL|RSIM_BWR_CONTROL_BLOCK_RADIO_OUTPUTS|macro|RSIM_BWR_CONTROL_BLOCK_RADIO_OUTPUTS
DECL|RSIM_BWR_CONTROL_BLOCK_RADIO_RESETS|macro|RSIM_BWR_CONTROL_BLOCK_RADIO_RESETS
DECL|RSIM_BWR_CONTROL_GASKET_BYPASS_OVRD_EN|macro|RSIM_BWR_CONTROL_GASKET_BYPASS_OVRD_EN
DECL|RSIM_BWR_CONTROL_GASKET_BYPASS_OVRD|macro|RSIM_BWR_CONTROL_GASKET_BYPASS_OVRD
DECL|RSIM_BWR_CONTROL_RADIO_RESET|macro|RSIM_BWR_CONTROL_RADIO_RESET
DECL|RSIM_BWR_CONTROL_RF_OSC_BYPASS_EN|macro|RSIM_BWR_CONTROL_RF_OSC_BYPASS_EN
DECL|RSIM_BWR_CONTROL_RF_OSC_EN|macro|RSIM_BWR_CONTROL_RF_OSC_EN
DECL|RSIM_BWR_CONTROL_RF_OSC_READY_OVRD_EN|macro|RSIM_BWR_CONTROL_RF_OSC_READY_OVRD_EN
DECL|RSIM_BWR_CONTROL_RF_OSC_READY_OVRD|macro|RSIM_BWR_CONTROL_RF_OSC_READY_OVRD
DECL|RSIM_BWR_CONTROL_STOP_ACK_OVRD_EN|macro|RSIM_BWR_CONTROL_STOP_ACK_OVRD_EN
DECL|RSIM_BWR_CONTROL_STOP_ACK_OVRD|macro|RSIM_BWR_CONTROL_STOP_ACK_OVRD
DECL|RSIM_CLR_ACTIVE_DELAY|macro|RSIM_CLR_ACTIVE_DELAY
DECL|RSIM_CLR_ANA_TEST|macro|RSIM_CLR_ANA_TEST
DECL|RSIM_CLR_CONTROL|macro|RSIM_CLR_CONTROL
DECL|RSIM_IDX|macro|RSIM_IDX
DECL|RSIM_INSTANCE_COUNT|macro|RSIM_INSTANCE_COUNT
DECL|RSIM_RD_ACTIVE_DELAY_BLE_ACTIVE_COARSE_DELAY|macro|RSIM_RD_ACTIVE_DELAY_BLE_ACTIVE_COARSE_DELAY
DECL|RSIM_RD_ACTIVE_DELAY_BLE_ACTIVE_FINE_DELAY|macro|RSIM_RD_ACTIVE_DELAY_BLE_ACTIVE_FINE_DELAY
DECL|RSIM_RD_ACTIVE_DELAY|macro|RSIM_RD_ACTIVE_DELAY
DECL|RSIM_RD_ANA_TEST_ATST_GATE_EN|macro|RSIM_RD_ANA_TEST_ATST_GATE_EN
DECL|RSIM_RD_ANA_TEST_RADIO_ID|macro|RSIM_RD_ANA_TEST_RADIO_ID
DECL|RSIM_RD_ANA_TEST|macro|RSIM_RD_ANA_TEST
DECL|RSIM_RD_CONTROL_BLE_ACTIVE_PORT_1_SEL|macro|RSIM_RD_CONTROL_BLE_ACTIVE_PORT_1_SEL
DECL|RSIM_RD_CONTROL_BLE_ACTIVE_PORT_2_SEL|macro|RSIM_RD_CONTROL_BLE_ACTIVE_PORT_2_SEL
DECL|RSIM_RD_CONTROL_BLE_DEEP_SLEEP_EXIT|macro|RSIM_RD_CONTROL_BLE_DEEP_SLEEP_EXIT
DECL|RSIM_RD_CONTROL_BLE_RF_OSC_REQ_EN|macro|RSIM_RD_CONTROL_BLE_RF_OSC_REQ_EN
DECL|RSIM_RD_CONTROL_BLE_RF_OSC_REQ_INT_EN|macro|RSIM_RD_CONTROL_BLE_RF_OSC_REQ_INT_EN
DECL|RSIM_RD_CONTROL_BLE_RF_OSC_REQ_INT|macro|RSIM_RD_CONTROL_BLE_RF_OSC_REQ_INT
DECL|RSIM_RD_CONTROL_BLE_RF_OSC_REQ_STAT|macro|RSIM_RD_CONTROL_BLE_RF_OSC_REQ_STAT
DECL|RSIM_RD_CONTROL_BLOCK_RADIO_OUTPUTS|macro|RSIM_RD_CONTROL_BLOCK_RADIO_OUTPUTS
DECL|RSIM_RD_CONTROL_BLOCK_RADIO_RESETS|macro|RSIM_RD_CONTROL_BLOCK_RADIO_RESETS
DECL|RSIM_RD_CONTROL_GASKET_BYPASS_OVRD_EN|macro|RSIM_RD_CONTROL_GASKET_BYPASS_OVRD_EN
DECL|RSIM_RD_CONTROL_GASKET_BYPASS_OVRD|macro|RSIM_RD_CONTROL_GASKET_BYPASS_OVRD
DECL|RSIM_RD_CONTROL_RADIO_RESET|macro|RSIM_RD_CONTROL_RADIO_RESET
DECL|RSIM_RD_CONTROL_RF_OSC_BYPASS_EN|macro|RSIM_RD_CONTROL_RF_OSC_BYPASS_EN
DECL|RSIM_RD_CONTROL_RF_OSC_EN|macro|RSIM_RD_CONTROL_RF_OSC_EN
DECL|RSIM_RD_CONTROL_RF_OSC_READY_OVRD_EN|macro|RSIM_RD_CONTROL_RF_OSC_READY_OVRD_EN
DECL|RSIM_RD_CONTROL_RF_OSC_READY_OVRD|macro|RSIM_RD_CONTROL_RF_OSC_READY_OVRD
DECL|RSIM_RD_CONTROL_RF_OSC_READY|macro|RSIM_RD_CONTROL_RF_OSC_READY
DECL|RSIM_RD_CONTROL_STOP_ACK_OVRD_EN|macro|RSIM_RD_CONTROL_STOP_ACK_OVRD_EN
DECL|RSIM_RD_CONTROL_STOP_ACK_OVRD|macro|RSIM_RD_CONTROL_STOP_ACK_OVRD
DECL|RSIM_RD_CONTROL|macro|RSIM_RD_CONTROL
DECL|RSIM_RD_MAC_LSB|macro|RSIM_RD_MAC_LSB
DECL|RSIM_RD_MAC_MSB_MAC_ADDR_MSB|macro|RSIM_RD_MAC_MSB_MAC_ADDR_MSB
DECL|RSIM_RD_MAC_MSB|macro|RSIM_RD_MAC_MSB
DECL|RSIM_RMW_ACTIVE_DELAY|macro|RSIM_RMW_ACTIVE_DELAY
DECL|RSIM_RMW_ANA_TEST|macro|RSIM_RMW_ANA_TEST
DECL|RSIM_RMW_CONTROL|macro|RSIM_RMW_CONTROL
DECL|RSIM_SET_ACTIVE_DELAY|macro|RSIM_SET_ACTIVE_DELAY
DECL|RSIM_SET_ANA_TEST|macro|RSIM_SET_ANA_TEST
DECL|RSIM_SET_CONTROL|macro|RSIM_SET_CONTROL
DECL|RSIM_TOG_ACTIVE_DELAY|macro|RSIM_TOG_ACTIVE_DELAY
DECL|RSIM_TOG_ANA_TEST|macro|RSIM_TOG_ANA_TEST
DECL|RSIM_TOG_CONTROL|macro|RSIM_TOG_CONTROL
DECL|RSIM_WR_ACTIVE_DELAY_BLE_ACTIVE_COARSE_DELAY|macro|RSIM_WR_ACTIVE_DELAY_BLE_ACTIVE_COARSE_DELAY
DECL|RSIM_WR_ACTIVE_DELAY_BLE_ACTIVE_FINE_DELAY|macro|RSIM_WR_ACTIVE_DELAY_BLE_ACTIVE_FINE_DELAY
DECL|RSIM_WR_ACTIVE_DELAY|macro|RSIM_WR_ACTIVE_DELAY
DECL|RSIM_WR_ANA_TEST_ATST_GATE_EN|macro|RSIM_WR_ANA_TEST_ATST_GATE_EN
DECL|RSIM_WR_ANA_TEST|macro|RSIM_WR_ANA_TEST
DECL|RSIM_WR_CONTROL_BLE_ACTIVE_PORT_1_SEL|macro|RSIM_WR_CONTROL_BLE_ACTIVE_PORT_1_SEL
DECL|RSIM_WR_CONTROL_BLE_ACTIVE_PORT_2_SEL|macro|RSIM_WR_CONTROL_BLE_ACTIVE_PORT_2_SEL
DECL|RSIM_WR_CONTROL_BLE_DEEP_SLEEP_EXIT|macro|RSIM_WR_CONTROL_BLE_DEEP_SLEEP_EXIT
DECL|RSIM_WR_CONTROL_BLE_RF_OSC_REQ_EN|macro|RSIM_WR_CONTROL_BLE_RF_OSC_REQ_EN
DECL|RSIM_WR_CONTROL_BLE_RF_OSC_REQ_INT_EN|macro|RSIM_WR_CONTROL_BLE_RF_OSC_REQ_INT_EN
DECL|RSIM_WR_CONTROL_BLE_RF_OSC_REQ_INT|macro|RSIM_WR_CONTROL_BLE_RF_OSC_REQ_INT
DECL|RSIM_WR_CONTROL_BLOCK_RADIO_OUTPUTS|macro|RSIM_WR_CONTROL_BLOCK_RADIO_OUTPUTS
DECL|RSIM_WR_CONTROL_BLOCK_RADIO_RESETS|macro|RSIM_WR_CONTROL_BLOCK_RADIO_RESETS
DECL|RSIM_WR_CONTROL_GASKET_BYPASS_OVRD_EN|macro|RSIM_WR_CONTROL_GASKET_BYPASS_OVRD_EN
DECL|RSIM_WR_CONTROL_GASKET_BYPASS_OVRD|macro|RSIM_WR_CONTROL_GASKET_BYPASS_OVRD
DECL|RSIM_WR_CONTROL_RADIO_RESET|macro|RSIM_WR_CONTROL_RADIO_RESET
DECL|RSIM_WR_CONTROL_RF_OSC_BYPASS_EN|macro|RSIM_WR_CONTROL_RF_OSC_BYPASS_EN
DECL|RSIM_WR_CONTROL_RF_OSC_EN|macro|RSIM_WR_CONTROL_RF_OSC_EN
DECL|RSIM_WR_CONTROL_RF_OSC_READY_OVRD_EN|macro|RSIM_WR_CONTROL_RF_OSC_READY_OVRD_EN
DECL|RSIM_WR_CONTROL_RF_OSC_READY_OVRD|macro|RSIM_WR_CONTROL_RF_OSC_READY_OVRD
DECL|RSIM_WR_CONTROL_STOP_ACK_OVRD_EN|macro|RSIM_WR_CONTROL_STOP_ACK_OVRD_EN
DECL|RSIM_WR_CONTROL_STOP_ACK_OVRD|macro|RSIM_WR_CONTROL_STOP_ACK_OVRD
DECL|RSIM_WR_CONTROL|macro|RSIM_WR_CONTROL
DECL|RTC_BRD_CR_CLKO|macro|RTC_BRD_CR_CLKO
DECL|RTC_BRD_CR_OSCE|macro|RTC_BRD_CR_OSCE
DECL|RTC_BRD_CR_SC16P|macro|RTC_BRD_CR_SC16P
DECL|RTC_BRD_CR_SC2P|macro|RTC_BRD_CR_SC2P
DECL|RTC_BRD_CR_SC4P|macro|RTC_BRD_CR_SC4P
DECL|RTC_BRD_CR_SC8P|macro|RTC_BRD_CR_SC8P
DECL|RTC_BRD_CR_SUP|macro|RTC_BRD_CR_SUP
DECL|RTC_BRD_CR_SWR|macro|RTC_BRD_CR_SWR
DECL|RTC_BRD_CR_UM|macro|RTC_BRD_CR_UM
DECL|RTC_BRD_CR_WPE|macro|RTC_BRD_CR_WPE
DECL|RTC_BRD_CR_WPS|macro|RTC_BRD_CR_WPS
DECL|RTC_BRD_IER_TAIE|macro|RTC_BRD_IER_TAIE
DECL|RTC_BRD_IER_TIIE|macro|RTC_BRD_IER_TIIE
DECL|RTC_BRD_IER_TOIE|macro|RTC_BRD_IER_TOIE
DECL|RTC_BRD_IER_TSIE|macro|RTC_BRD_IER_TSIE
DECL|RTC_BRD_IER_WPON|macro|RTC_BRD_IER_WPON
DECL|RTC_BRD_LR_CRL|macro|RTC_BRD_LR_CRL
DECL|RTC_BRD_LR_LRL|macro|RTC_BRD_LR_LRL
DECL|RTC_BRD_LR_SRL|macro|RTC_BRD_LR_SRL
DECL|RTC_BRD_LR_TCL|macro|RTC_BRD_LR_TCL
DECL|RTC_BRD_SR_TAF|macro|RTC_BRD_SR_TAF
DECL|RTC_BRD_SR_TCE|macro|RTC_BRD_SR_TCE
DECL|RTC_BRD_SR_TIF|macro|RTC_BRD_SR_TIF
DECL|RTC_BRD_SR_TOF|macro|RTC_BRD_SR_TOF
DECL|RTC_BRD_TCR_CIC|macro|RTC_BRD_TCR_CIC
DECL|RTC_BRD_TCR_CIR|macro|RTC_BRD_TCR_CIR
DECL|RTC_BRD_TCR_TCR|macro|RTC_BRD_TCR_TCR
DECL|RTC_BRD_TCR_TCV|macro|RTC_BRD_TCR_TCV
DECL|RTC_BRD_TPR_TPR|macro|RTC_BRD_TPR_TPR
DECL|RTC_BWR_CR_CLKO|macro|RTC_BWR_CR_CLKO
DECL|RTC_BWR_CR_OSCE|macro|RTC_BWR_CR_OSCE
DECL|RTC_BWR_CR_SC16P|macro|RTC_BWR_CR_SC16P
DECL|RTC_BWR_CR_SC2P|macro|RTC_BWR_CR_SC2P
DECL|RTC_BWR_CR_SC4P|macro|RTC_BWR_CR_SC4P
DECL|RTC_BWR_CR_SC8P|macro|RTC_BWR_CR_SC8P
DECL|RTC_BWR_CR_SUP|macro|RTC_BWR_CR_SUP
DECL|RTC_BWR_CR_SWR|macro|RTC_BWR_CR_SWR
DECL|RTC_BWR_CR_UM|macro|RTC_BWR_CR_UM
DECL|RTC_BWR_CR_WPE|macro|RTC_BWR_CR_WPE
DECL|RTC_BWR_CR_WPS|macro|RTC_BWR_CR_WPS
DECL|RTC_BWR_IER_TAIE|macro|RTC_BWR_IER_TAIE
DECL|RTC_BWR_IER_TIIE|macro|RTC_BWR_IER_TIIE
DECL|RTC_BWR_IER_TOIE|macro|RTC_BWR_IER_TOIE
DECL|RTC_BWR_IER_TSIE|macro|RTC_BWR_IER_TSIE
DECL|RTC_BWR_IER_WPON|macro|RTC_BWR_IER_WPON
DECL|RTC_BWR_LR_CRL|macro|RTC_BWR_LR_CRL
DECL|RTC_BWR_LR_LRL|macro|RTC_BWR_LR_LRL
DECL|RTC_BWR_LR_SRL|macro|RTC_BWR_LR_SRL
DECL|RTC_BWR_LR_TCL|macro|RTC_BWR_LR_TCL
DECL|RTC_BWR_SR_TCE|macro|RTC_BWR_SR_TCE
DECL|RTC_BWR_TCR_CIR|macro|RTC_BWR_TCR_CIR
DECL|RTC_BWR_TCR_TCR|macro|RTC_BWR_TCR_TCR
DECL|RTC_BWR_TPR_TPR|macro|RTC_BWR_TPR_TPR
DECL|RTC_CLR_CR|macro|RTC_CLR_CR
DECL|RTC_CLR_IER|macro|RTC_CLR_IER
DECL|RTC_CLR_LR|macro|RTC_CLR_LR
DECL|RTC_CLR_SR|macro|RTC_CLR_SR
DECL|RTC_CLR_TAR|macro|RTC_CLR_TAR
DECL|RTC_CLR_TCR|macro|RTC_CLR_TCR
DECL|RTC_CLR_TPR|macro|RTC_CLR_TPR
DECL|RTC_CLR_TSR|macro|RTC_CLR_TSR
DECL|RTC_IDX|macro|RTC_IDX
DECL|RTC_INSTANCE_COUNT|macro|RTC_INSTANCE_COUNT
DECL|RTC_RD_CR_CLKO|macro|RTC_RD_CR_CLKO
DECL|RTC_RD_CR_OSCE|macro|RTC_RD_CR_OSCE
DECL|RTC_RD_CR_SC16P|macro|RTC_RD_CR_SC16P
DECL|RTC_RD_CR_SC2P|macro|RTC_RD_CR_SC2P
DECL|RTC_RD_CR_SC4P|macro|RTC_RD_CR_SC4P
DECL|RTC_RD_CR_SC8P|macro|RTC_RD_CR_SC8P
DECL|RTC_RD_CR_SUP|macro|RTC_RD_CR_SUP
DECL|RTC_RD_CR_SWR|macro|RTC_RD_CR_SWR
DECL|RTC_RD_CR_UM|macro|RTC_RD_CR_UM
DECL|RTC_RD_CR_WPE|macro|RTC_RD_CR_WPE
DECL|RTC_RD_CR_WPS|macro|RTC_RD_CR_WPS
DECL|RTC_RD_CR|macro|RTC_RD_CR
DECL|RTC_RD_IER_TAIE|macro|RTC_RD_IER_TAIE
DECL|RTC_RD_IER_TIIE|macro|RTC_RD_IER_TIIE
DECL|RTC_RD_IER_TOIE|macro|RTC_RD_IER_TOIE
DECL|RTC_RD_IER_TSIE|macro|RTC_RD_IER_TSIE
DECL|RTC_RD_IER_WPON|macro|RTC_RD_IER_WPON
DECL|RTC_RD_IER|macro|RTC_RD_IER
DECL|RTC_RD_LR_CRL|macro|RTC_RD_LR_CRL
DECL|RTC_RD_LR_LRL|macro|RTC_RD_LR_LRL
DECL|RTC_RD_LR_SRL|macro|RTC_RD_LR_SRL
DECL|RTC_RD_LR_TCL|macro|RTC_RD_LR_TCL
DECL|RTC_RD_LR|macro|RTC_RD_LR
DECL|RTC_RD_SR_TAF|macro|RTC_RD_SR_TAF
DECL|RTC_RD_SR_TCE|macro|RTC_RD_SR_TCE
DECL|RTC_RD_SR_TIF|macro|RTC_RD_SR_TIF
DECL|RTC_RD_SR_TOF|macro|RTC_RD_SR_TOF
DECL|RTC_RD_SR|macro|RTC_RD_SR
DECL|RTC_RD_TAR|macro|RTC_RD_TAR
DECL|RTC_RD_TCR_CIC|macro|RTC_RD_TCR_CIC
DECL|RTC_RD_TCR_CIR|macro|RTC_RD_TCR_CIR
DECL|RTC_RD_TCR_TCR|macro|RTC_RD_TCR_TCR
DECL|RTC_RD_TCR_TCV|macro|RTC_RD_TCR_TCV
DECL|RTC_RD_TCR|macro|RTC_RD_TCR
DECL|RTC_RD_TPR_TPR|macro|RTC_RD_TPR_TPR
DECL|RTC_RD_TPR|macro|RTC_RD_TPR
DECL|RTC_RD_TSR|macro|RTC_RD_TSR
DECL|RTC_RMW_CR|macro|RTC_RMW_CR
DECL|RTC_RMW_IER|macro|RTC_RMW_IER
DECL|RTC_RMW_LR|macro|RTC_RMW_LR
DECL|RTC_RMW_SR|macro|RTC_RMW_SR
DECL|RTC_RMW_TAR|macro|RTC_RMW_TAR
DECL|RTC_RMW_TCR|macro|RTC_RMW_TCR
DECL|RTC_RMW_TPR|macro|RTC_RMW_TPR
DECL|RTC_RMW_TSR|macro|RTC_RMW_TSR
DECL|RTC_SET_CR|macro|RTC_SET_CR
DECL|RTC_SET_IER|macro|RTC_SET_IER
DECL|RTC_SET_LR|macro|RTC_SET_LR
DECL|RTC_SET_SR|macro|RTC_SET_SR
DECL|RTC_SET_TAR|macro|RTC_SET_TAR
DECL|RTC_SET_TCR|macro|RTC_SET_TCR
DECL|RTC_SET_TPR|macro|RTC_SET_TPR
DECL|RTC_SET_TSR|macro|RTC_SET_TSR
DECL|RTC_TOG_CR|macro|RTC_TOG_CR
DECL|RTC_TOG_IER|macro|RTC_TOG_IER
DECL|RTC_TOG_LR|macro|RTC_TOG_LR
DECL|RTC_TOG_SR|macro|RTC_TOG_SR
DECL|RTC_TOG_TAR|macro|RTC_TOG_TAR
DECL|RTC_TOG_TCR|macro|RTC_TOG_TCR
DECL|RTC_TOG_TPR|macro|RTC_TOG_TPR
DECL|RTC_TOG_TSR|macro|RTC_TOG_TSR
DECL|RTC_WR_CR_CLKO|macro|RTC_WR_CR_CLKO
DECL|RTC_WR_CR_OSCE|macro|RTC_WR_CR_OSCE
DECL|RTC_WR_CR_SC16P|macro|RTC_WR_CR_SC16P
DECL|RTC_WR_CR_SC2P|macro|RTC_WR_CR_SC2P
DECL|RTC_WR_CR_SC4P|macro|RTC_WR_CR_SC4P
DECL|RTC_WR_CR_SC8P|macro|RTC_WR_CR_SC8P
DECL|RTC_WR_CR_SUP|macro|RTC_WR_CR_SUP
DECL|RTC_WR_CR_SWR|macro|RTC_WR_CR_SWR
DECL|RTC_WR_CR_UM|macro|RTC_WR_CR_UM
DECL|RTC_WR_CR_WPE|macro|RTC_WR_CR_WPE
DECL|RTC_WR_CR_WPS|macro|RTC_WR_CR_WPS
DECL|RTC_WR_CR|macro|RTC_WR_CR
DECL|RTC_WR_IER_TAIE|macro|RTC_WR_IER_TAIE
DECL|RTC_WR_IER_TIIE|macro|RTC_WR_IER_TIIE
DECL|RTC_WR_IER_TOIE|macro|RTC_WR_IER_TOIE
DECL|RTC_WR_IER_TSIE|macro|RTC_WR_IER_TSIE
DECL|RTC_WR_IER_WPON|macro|RTC_WR_IER_WPON
DECL|RTC_WR_IER|macro|RTC_WR_IER
DECL|RTC_WR_LR_CRL|macro|RTC_WR_LR_CRL
DECL|RTC_WR_LR_LRL|macro|RTC_WR_LR_LRL
DECL|RTC_WR_LR_SRL|macro|RTC_WR_LR_SRL
DECL|RTC_WR_LR_TCL|macro|RTC_WR_LR_TCL
DECL|RTC_WR_LR|macro|RTC_WR_LR
DECL|RTC_WR_SR_TCE|macro|RTC_WR_SR_TCE
DECL|RTC_WR_SR|macro|RTC_WR_SR
DECL|RTC_WR_TAR|macro|RTC_WR_TAR
DECL|RTC_WR_TCR_CIR|macro|RTC_WR_TCR_CIR
DECL|RTC_WR_TCR_TCR|macro|RTC_WR_TCR_TCR
DECL|RTC_WR_TCR|macro|RTC_WR_TCR
DECL|RTC_WR_TPR_TPR|macro|RTC_WR_TPR_TPR
DECL|RTC_WR_TPR|macro|RTC_WR_TPR
DECL|RTC_WR_TSR|macro|RTC_WR_TSR
DECL|SCB_IDX|macro|SCB_IDX
DECL|SIM_BRD_CLKDIV1_OUTDIV1|macro|SIM_BRD_CLKDIV1_OUTDIV1
DECL|SIM_BRD_CLKDIV1_OUTDIV4|macro|SIM_BRD_CLKDIV1_OUTDIV4
DECL|SIM_BRD_COPC_COPCLKSEL|macro|SIM_BRD_COPC_COPCLKSEL
DECL|SIM_BRD_COPC_COPCLKS|macro|SIM_BRD_COPC_COPCLKS
DECL|SIM_BRD_COPC_COPDBGEN|macro|SIM_BRD_COPC_COPDBGEN
DECL|SIM_BRD_COPC_COPSTPEN|macro|SIM_BRD_COPC_COPSTPEN
DECL|SIM_BRD_COPC_COPT|macro|SIM_BRD_COPC_COPT
DECL|SIM_BRD_COPC_COPW|macro|SIM_BRD_COPC_COPW
DECL|SIM_BRD_FCFG1_FLASHDIS|macro|SIM_BRD_FCFG1_FLASHDIS
DECL|SIM_BRD_FCFG1_FLASHDOZE|macro|SIM_BRD_FCFG1_FLASHDOZE
DECL|SIM_BRD_FCFG1_PFSIZE|macro|SIM_BRD_FCFG1_PFSIZE
DECL|SIM_BRD_FCFG2_MAXADDR0|macro|SIM_BRD_FCFG2_MAXADDR0
DECL|SIM_BRD_FCFG2_MAXADDR1|macro|SIM_BRD_FCFG2_MAXADDR1
DECL|SIM_BRD_SCGC4_CMP|macro|SIM_BRD_SCGC4_CMP
DECL|SIM_BRD_SCGC4_CMT|macro|SIM_BRD_SCGC4_CMT
DECL|SIM_BRD_SCGC4_I2C0|macro|SIM_BRD_SCGC4_I2C0
DECL|SIM_BRD_SCGC4_I2C1|macro|SIM_BRD_SCGC4_I2C1
DECL|SIM_BRD_SCGC5_BTLL|macro|SIM_BRD_SCGC5_BTLL
DECL|SIM_BRD_SCGC5_DCDC|macro|SIM_BRD_SCGC5_DCDC
DECL|SIM_BRD_SCGC5_LPTMR|macro|SIM_BRD_SCGC5_LPTMR
DECL|SIM_BRD_SCGC5_LPUART0|macro|SIM_BRD_SCGC5_LPUART0
DECL|SIM_BRD_SCGC5_LTC|macro|SIM_BRD_SCGC5_LTC
DECL|SIM_BRD_SCGC5_PHYDIG|macro|SIM_BRD_SCGC5_PHYDIG
DECL|SIM_BRD_SCGC5_PORTA|macro|SIM_BRD_SCGC5_PORTA
DECL|SIM_BRD_SCGC5_PORTB|macro|SIM_BRD_SCGC5_PORTB
DECL|SIM_BRD_SCGC5_PORTC|macro|SIM_BRD_SCGC5_PORTC
DECL|SIM_BRD_SCGC5_RSIM|macro|SIM_BRD_SCGC5_RSIM
DECL|SIM_BRD_SCGC5_TSI|macro|SIM_BRD_SCGC5_TSI
DECL|SIM_BRD_SCGC5_ZigBee|macro|SIM_BRD_SCGC5_ZigBee
DECL|SIM_BRD_SCGC6_ADC0|macro|SIM_BRD_SCGC6_ADC0
DECL|SIM_BRD_SCGC6_DAC0|macro|SIM_BRD_SCGC6_DAC0
DECL|SIM_BRD_SCGC6_DMAMUX|macro|SIM_BRD_SCGC6_DMAMUX
DECL|SIM_BRD_SCGC6_FTF|macro|SIM_BRD_SCGC6_FTF
DECL|SIM_BRD_SCGC6_PIT|macro|SIM_BRD_SCGC6_PIT
DECL|SIM_BRD_SCGC6_RTC|macro|SIM_BRD_SCGC6_RTC
DECL|SIM_BRD_SCGC6_SPI0|macro|SIM_BRD_SCGC6_SPI0
DECL|SIM_BRD_SCGC6_SPI1|macro|SIM_BRD_SCGC6_SPI1
DECL|SIM_BRD_SCGC6_TPM0|macro|SIM_BRD_SCGC6_TPM0
DECL|SIM_BRD_SCGC6_TPM1|macro|SIM_BRD_SCGC6_TPM1
DECL|SIM_BRD_SCGC6_TPM2|macro|SIM_BRD_SCGC6_TPM2
DECL|SIM_BRD_SCGC6_TRNG|macro|SIM_BRD_SCGC6_TRNG
DECL|SIM_BRD_SCGC7_DMA|macro|SIM_BRD_SCGC7_DMA
DECL|SIM_BRD_SCGC_BIT|macro|SIM_BRD_SCGC_BIT
DECL|SIM_BRD_SDID_DIEID|macro|SIM_BRD_SDID_DIEID
DECL|SIM_BRD_SDID_FAMID|macro|SIM_BRD_SDID_FAMID
DECL|SIM_BRD_SDID_PINID|macro|SIM_BRD_SDID_PINID
DECL|SIM_BRD_SDID_REVID|macro|SIM_BRD_SDID_REVID
DECL|SIM_BRD_SDID_SERIESID|macro|SIM_BRD_SDID_SERIESID
DECL|SIM_BRD_SDID_SRAMSIZE|macro|SIM_BRD_SDID_SRAMSIZE
DECL|SIM_BRD_SDID_SUBFAMID|macro|SIM_BRD_SDID_SUBFAMID
DECL|SIM_BRD_SOPT1_OSC32KOUT|macro|SIM_BRD_SOPT1_OSC32KOUT
DECL|SIM_BRD_SOPT1_OSC32KSEL|macro|SIM_BRD_SOPT1_OSC32KSEL
DECL|SIM_BRD_SOPT2_CLKOUTSEL|macro|SIM_BRD_SOPT2_CLKOUTSEL
DECL|SIM_BRD_SOPT2_LPUART0SRC|macro|SIM_BRD_SOPT2_LPUART0SRC
DECL|SIM_BRD_SOPT2_TPMSRC|macro|SIM_BRD_SOPT2_TPMSRC
DECL|SIM_BRD_SOPT4_TPM0CLKSEL|macro|SIM_BRD_SOPT4_TPM0CLKSEL
DECL|SIM_BRD_SOPT4_TPM1CH0SRC|macro|SIM_BRD_SOPT4_TPM1CH0SRC
DECL|SIM_BRD_SOPT4_TPM1CLKSEL|macro|SIM_BRD_SOPT4_TPM1CLKSEL
DECL|SIM_BRD_SOPT4_TPM2CH0SRC|macro|SIM_BRD_SOPT4_TPM2CH0SRC
DECL|SIM_BRD_SOPT4_TPM2CLKSEL|macro|SIM_BRD_SOPT4_TPM2CLKSEL
DECL|SIM_BRD_SOPT5_LPUART0ODE|macro|SIM_BRD_SOPT5_LPUART0ODE
DECL|SIM_BRD_SOPT5_LPUART0RXSRC|macro|SIM_BRD_SOPT5_LPUART0RXSRC
DECL|SIM_BRD_SOPT5_LPUART0TXSRC|macro|SIM_BRD_SOPT5_LPUART0TXSRC
DECL|SIM_BRD_SOPT7_ADC0ALTTRGEN|macro|SIM_BRD_SOPT7_ADC0ALTTRGEN
DECL|SIM_BRD_SOPT7_ADC0PRETRGSEL|macro|SIM_BRD_SOPT7_ADC0PRETRGSEL
DECL|SIM_BRD_SOPT7_ADC0TRGSEL|macro|SIM_BRD_SOPT7_ADC0TRGSEL
DECL|SIM_BRD_UIDMH_UID|macro|SIM_BRD_UIDMH_UID
DECL|SIM_BWR_CLKDIV1_OUTDIV1|macro|SIM_BWR_CLKDIV1_OUTDIV1
DECL|SIM_BWR_CLKDIV1_OUTDIV4|macro|SIM_BWR_CLKDIV1_OUTDIV4
DECL|SIM_BWR_COPC_COPCLKSEL|macro|SIM_BWR_COPC_COPCLKSEL
DECL|SIM_BWR_COPC_COPCLKS|macro|SIM_BWR_COPC_COPCLKS
DECL|SIM_BWR_COPC_COPDBGEN|macro|SIM_BWR_COPC_COPDBGEN
DECL|SIM_BWR_COPC_COPSTPEN|macro|SIM_BWR_COPC_COPSTPEN
DECL|SIM_BWR_COPC_COPT|macro|SIM_BWR_COPC_COPT
DECL|SIM_BWR_COPC_COPW|macro|SIM_BWR_COPC_COPW
DECL|SIM_BWR_FCFG1_FLASHDIS|macro|SIM_BWR_FCFG1_FLASHDIS
DECL|SIM_BWR_FCFG1_FLASHDOZE|macro|SIM_BWR_FCFG1_FLASHDOZE
DECL|SIM_BWR_SCGC4_CMP|macro|SIM_BWR_SCGC4_CMP
DECL|SIM_BWR_SCGC4_CMT|macro|SIM_BWR_SCGC4_CMT
DECL|SIM_BWR_SCGC4_I2C0|macro|SIM_BWR_SCGC4_I2C0
DECL|SIM_BWR_SCGC4_I2C1|macro|SIM_BWR_SCGC4_I2C1
DECL|SIM_BWR_SCGC5_BTLL|macro|SIM_BWR_SCGC5_BTLL
DECL|SIM_BWR_SCGC5_DCDC|macro|SIM_BWR_SCGC5_DCDC
DECL|SIM_BWR_SCGC5_LPTMR|macro|SIM_BWR_SCGC5_LPTMR
DECL|SIM_BWR_SCGC5_LPUART0|macro|SIM_BWR_SCGC5_LPUART0
DECL|SIM_BWR_SCGC5_LTC|macro|SIM_BWR_SCGC5_LTC
DECL|SIM_BWR_SCGC5_PHYDIG|macro|SIM_BWR_SCGC5_PHYDIG
DECL|SIM_BWR_SCGC5_PORTA|macro|SIM_BWR_SCGC5_PORTA
DECL|SIM_BWR_SCGC5_PORTB|macro|SIM_BWR_SCGC5_PORTB
DECL|SIM_BWR_SCGC5_PORTC|macro|SIM_BWR_SCGC5_PORTC
DECL|SIM_BWR_SCGC5_TSI|macro|SIM_BWR_SCGC5_TSI
DECL|SIM_BWR_SCGC5_ZigBee|macro|SIM_BWR_SCGC5_ZigBee
DECL|SIM_BWR_SCGC6_ADC0|macro|SIM_BWR_SCGC6_ADC0
DECL|SIM_BWR_SCGC6_DAC0|macro|SIM_BWR_SCGC6_DAC0
DECL|SIM_BWR_SCGC6_DMAMUX|macro|SIM_BWR_SCGC6_DMAMUX
DECL|SIM_BWR_SCGC6_FTF|macro|SIM_BWR_SCGC6_FTF
DECL|SIM_BWR_SCGC6_PIT|macro|SIM_BWR_SCGC6_PIT
DECL|SIM_BWR_SCGC6_RTC|macro|SIM_BWR_SCGC6_RTC
DECL|SIM_BWR_SCGC6_SPI0|macro|SIM_BWR_SCGC6_SPI0
DECL|SIM_BWR_SCGC6_SPI1|macro|SIM_BWR_SCGC6_SPI1
DECL|SIM_BWR_SCGC6_TPM0|macro|SIM_BWR_SCGC6_TPM0
DECL|SIM_BWR_SCGC6_TPM1|macro|SIM_BWR_SCGC6_TPM1
DECL|SIM_BWR_SCGC6_TPM2|macro|SIM_BWR_SCGC6_TPM2
DECL|SIM_BWR_SCGC6_TRNG|macro|SIM_BWR_SCGC6_TRNG
DECL|SIM_BWR_SCGC7_DMA|macro|SIM_BWR_SCGC7_DMA
DECL|SIM_BWR_SCGC_BIT|macro|SIM_BWR_SCGC_BIT
DECL|SIM_BWR_SOPT1_OSC32KOUT|macro|SIM_BWR_SOPT1_OSC32KOUT
DECL|SIM_BWR_SOPT1_OSC32KSEL|macro|SIM_BWR_SOPT1_OSC32KSEL
DECL|SIM_BWR_SOPT2_CLKOUTSEL|macro|SIM_BWR_SOPT2_CLKOUTSEL
DECL|SIM_BWR_SOPT2_LPUART0SRC|macro|SIM_BWR_SOPT2_LPUART0SRC
DECL|SIM_BWR_SOPT2_TPMSRC|macro|SIM_BWR_SOPT2_TPMSRC
DECL|SIM_BWR_SOPT4_TPM0CLKSEL|macro|SIM_BWR_SOPT4_TPM0CLKSEL
DECL|SIM_BWR_SOPT4_TPM1CH0SRC|macro|SIM_BWR_SOPT4_TPM1CH0SRC
DECL|SIM_BWR_SOPT4_TPM1CLKSEL|macro|SIM_BWR_SOPT4_TPM1CLKSEL
DECL|SIM_BWR_SOPT4_TPM2CH0SRC|macro|SIM_BWR_SOPT4_TPM2CH0SRC
DECL|SIM_BWR_SOPT4_TPM2CLKSEL|macro|SIM_BWR_SOPT4_TPM2CLKSEL
DECL|SIM_BWR_SOPT5_LPUART0ODE|macro|SIM_BWR_SOPT5_LPUART0ODE
DECL|SIM_BWR_SOPT5_LPUART0RXSRC|macro|SIM_BWR_SOPT5_LPUART0RXSRC
DECL|SIM_BWR_SOPT5_LPUART0TXSRC|macro|SIM_BWR_SOPT5_LPUART0TXSRC
DECL|SIM_BWR_SOPT7_ADC0ALTTRGEN|macro|SIM_BWR_SOPT7_ADC0ALTTRGEN
DECL|SIM_BWR_SOPT7_ADC0PRETRGSEL|macro|SIM_BWR_SOPT7_ADC0PRETRGSEL
DECL|SIM_BWR_SOPT7_ADC0TRGSEL|macro|SIM_BWR_SOPT7_ADC0TRGSEL
DECL|SIM_BWR_SRVCOP_SRVCOP|macro|SIM_BWR_SRVCOP_SRVCOP
DECL|SIM_CLR_CLKDIV1|macro|SIM_CLR_CLKDIV1
DECL|SIM_CLR_COPC|macro|SIM_CLR_COPC
DECL|SIM_CLR_FCFG1|macro|SIM_CLR_FCFG1
DECL|SIM_CLR_SCGC4|macro|SIM_CLR_SCGC4
DECL|SIM_CLR_SCGC5|macro|SIM_CLR_SCGC5
DECL|SIM_CLR_SCGC6|macro|SIM_CLR_SCGC6
DECL|SIM_CLR_SCGC7|macro|SIM_CLR_SCGC7
DECL|SIM_CLR_SOPT1|macro|SIM_CLR_SOPT1
DECL|SIM_CLR_SOPT2|macro|SIM_CLR_SOPT2
DECL|SIM_CLR_SOPT4|macro|SIM_CLR_SOPT4
DECL|SIM_CLR_SOPT5|macro|SIM_CLR_SOPT5
DECL|SIM_CLR_SOPT7|macro|SIM_CLR_SOPT7
DECL|SIM_IDX|macro|SIM_IDX
DECL|SIM_INSTANCE_COUNT|macro|SIM_INSTANCE_COUNT
DECL|SIM_RD_CLKDIV1_OUTDIV1|macro|SIM_RD_CLKDIV1_OUTDIV1
DECL|SIM_RD_CLKDIV1_OUTDIV4|macro|SIM_RD_CLKDIV1_OUTDIV4
DECL|SIM_RD_CLKDIV1|macro|SIM_RD_CLKDIV1
DECL|SIM_RD_COPC_COPCLKSEL|macro|SIM_RD_COPC_COPCLKSEL
DECL|SIM_RD_COPC_COPCLKS|macro|SIM_RD_COPC_COPCLKS
DECL|SIM_RD_COPC_COPDBGEN|macro|SIM_RD_COPC_COPDBGEN
DECL|SIM_RD_COPC_COPSTPEN|macro|SIM_RD_COPC_COPSTPEN
DECL|SIM_RD_COPC_COPT|macro|SIM_RD_COPC_COPT
DECL|SIM_RD_COPC_COPW|macro|SIM_RD_COPC_COPW
DECL|SIM_RD_COPC|macro|SIM_RD_COPC
DECL|SIM_RD_FCFG1_FLASHDIS|macro|SIM_RD_FCFG1_FLASHDIS
DECL|SIM_RD_FCFG1_FLASHDOZE|macro|SIM_RD_FCFG1_FLASHDOZE
DECL|SIM_RD_FCFG1_PFSIZE|macro|SIM_RD_FCFG1_PFSIZE
DECL|SIM_RD_FCFG1|macro|SIM_RD_FCFG1
DECL|SIM_RD_FCFG2_MAXADDR0|macro|SIM_RD_FCFG2_MAXADDR0
DECL|SIM_RD_FCFG2_MAXADDR1|macro|SIM_RD_FCFG2_MAXADDR1
DECL|SIM_RD_FCFG2|macro|SIM_RD_FCFG2
DECL|SIM_RD_SCGC4_CMP|macro|SIM_RD_SCGC4_CMP
DECL|SIM_RD_SCGC4_CMT|macro|SIM_RD_SCGC4_CMT
DECL|SIM_RD_SCGC4_I2C0|macro|SIM_RD_SCGC4_I2C0
DECL|SIM_RD_SCGC4_I2C1|macro|SIM_RD_SCGC4_I2C1
DECL|SIM_RD_SCGC4|macro|SIM_RD_SCGC4
DECL|SIM_RD_SCGC5_BTLL|macro|SIM_RD_SCGC5_BTLL
DECL|SIM_RD_SCGC5_DCDC|macro|SIM_RD_SCGC5_DCDC
DECL|SIM_RD_SCGC5_LPTMR|macro|SIM_RD_SCGC5_LPTMR
DECL|SIM_RD_SCGC5_LPUART0|macro|SIM_RD_SCGC5_LPUART0
DECL|SIM_RD_SCGC5_LTC|macro|SIM_RD_SCGC5_LTC
DECL|SIM_RD_SCGC5_PHYDIG|macro|SIM_RD_SCGC5_PHYDIG
DECL|SIM_RD_SCGC5_PORTA|macro|SIM_RD_SCGC5_PORTA
DECL|SIM_RD_SCGC5_PORTB|macro|SIM_RD_SCGC5_PORTB
DECL|SIM_RD_SCGC5_PORTC|macro|SIM_RD_SCGC5_PORTC
DECL|SIM_RD_SCGC5_RSIM|macro|SIM_RD_SCGC5_RSIM
DECL|SIM_RD_SCGC5_TSI|macro|SIM_RD_SCGC5_TSI
DECL|SIM_RD_SCGC5_ZigBee|macro|SIM_RD_SCGC5_ZigBee
DECL|SIM_RD_SCGC5|macro|SIM_RD_SCGC5
DECL|SIM_RD_SCGC6_ADC0|macro|SIM_RD_SCGC6_ADC0
DECL|SIM_RD_SCGC6_DAC0|macro|SIM_RD_SCGC6_DAC0
DECL|SIM_RD_SCGC6_DMAMUX|macro|SIM_RD_SCGC6_DMAMUX
DECL|SIM_RD_SCGC6_FTF|macro|SIM_RD_SCGC6_FTF
DECL|SIM_RD_SCGC6_PIT|macro|SIM_RD_SCGC6_PIT
DECL|SIM_RD_SCGC6_RTC|macro|SIM_RD_SCGC6_RTC
DECL|SIM_RD_SCGC6_SPI0|macro|SIM_RD_SCGC6_SPI0
DECL|SIM_RD_SCGC6_SPI1|macro|SIM_RD_SCGC6_SPI1
DECL|SIM_RD_SCGC6_TPM0|macro|SIM_RD_SCGC6_TPM0
DECL|SIM_RD_SCGC6_TPM1|macro|SIM_RD_SCGC6_TPM1
DECL|SIM_RD_SCGC6_TPM2|macro|SIM_RD_SCGC6_TPM2
DECL|SIM_RD_SCGC6_TRNG|macro|SIM_RD_SCGC6_TRNG
DECL|SIM_RD_SCGC6|macro|SIM_RD_SCGC6
DECL|SIM_RD_SCGC7_DMA|macro|SIM_RD_SCGC7_DMA
DECL|SIM_RD_SCGC7|macro|SIM_RD_SCGC7
DECL|SIM_RD_SCGC_BIT|macro|SIM_RD_SCGC_BIT
DECL|SIM_RD_SDID_DIEID|macro|SIM_RD_SDID_DIEID
DECL|SIM_RD_SDID_FAMID|macro|SIM_RD_SDID_FAMID
DECL|SIM_RD_SDID_PINID|macro|SIM_RD_SDID_PINID
DECL|SIM_RD_SDID_REVID|macro|SIM_RD_SDID_REVID
DECL|SIM_RD_SDID_SERIESID|macro|SIM_RD_SDID_SERIESID
DECL|SIM_RD_SDID_SRAMSIZE|macro|SIM_RD_SDID_SRAMSIZE
DECL|SIM_RD_SDID_SUBFAMID|macro|SIM_RD_SDID_SUBFAMID
DECL|SIM_RD_SDID|macro|SIM_RD_SDID
DECL|SIM_RD_SOPT1_OSC32KOUT|macro|SIM_RD_SOPT1_OSC32KOUT
DECL|SIM_RD_SOPT1_OSC32KSEL|macro|SIM_RD_SOPT1_OSC32KSEL
DECL|SIM_RD_SOPT1|macro|SIM_RD_SOPT1
DECL|SIM_RD_SOPT2_CLKOUTSEL|macro|SIM_RD_SOPT2_CLKOUTSEL
DECL|SIM_RD_SOPT2_LPUART0SRC|macro|SIM_RD_SOPT2_LPUART0SRC
DECL|SIM_RD_SOPT2_TPMSRC|macro|SIM_RD_SOPT2_TPMSRC
DECL|SIM_RD_SOPT2|macro|SIM_RD_SOPT2
DECL|SIM_RD_SOPT4_TPM0CLKSEL|macro|SIM_RD_SOPT4_TPM0CLKSEL
DECL|SIM_RD_SOPT4_TPM1CH0SRC|macro|SIM_RD_SOPT4_TPM1CH0SRC
DECL|SIM_RD_SOPT4_TPM1CLKSEL|macro|SIM_RD_SOPT4_TPM1CLKSEL
DECL|SIM_RD_SOPT4_TPM2CH0SRC|macro|SIM_RD_SOPT4_TPM2CH0SRC
DECL|SIM_RD_SOPT4_TPM2CLKSEL|macro|SIM_RD_SOPT4_TPM2CLKSEL
DECL|SIM_RD_SOPT4|macro|SIM_RD_SOPT4
DECL|SIM_RD_SOPT5_LPUART0ODE|macro|SIM_RD_SOPT5_LPUART0ODE
DECL|SIM_RD_SOPT5_LPUART0RXSRC|macro|SIM_RD_SOPT5_LPUART0RXSRC
DECL|SIM_RD_SOPT5_LPUART0TXSRC|macro|SIM_RD_SOPT5_LPUART0TXSRC
DECL|SIM_RD_SOPT5|macro|SIM_RD_SOPT5
DECL|SIM_RD_SOPT7_ADC0ALTTRGEN|macro|SIM_RD_SOPT7_ADC0ALTTRGEN
DECL|SIM_RD_SOPT7_ADC0PRETRGSEL|macro|SIM_RD_SOPT7_ADC0PRETRGSEL
DECL|SIM_RD_SOPT7_ADC0TRGSEL|macro|SIM_RD_SOPT7_ADC0TRGSEL
DECL|SIM_RD_SOPT7|macro|SIM_RD_SOPT7
DECL|SIM_RD_UIDL|macro|SIM_RD_UIDL
DECL|SIM_RD_UIDMH_UID|macro|SIM_RD_UIDMH_UID
DECL|SIM_RD_UIDMH|macro|SIM_RD_UIDMH
DECL|SIM_RD_UIDML|macro|SIM_RD_UIDML
DECL|SIM_RMW_CLKDIV1|macro|SIM_RMW_CLKDIV1
DECL|SIM_RMW_COPC|macro|SIM_RMW_COPC
DECL|SIM_RMW_FCFG1|macro|SIM_RMW_FCFG1
DECL|SIM_RMW_SCGC4|macro|SIM_RMW_SCGC4
DECL|SIM_RMW_SCGC5|macro|SIM_RMW_SCGC5
DECL|SIM_RMW_SCGC6|macro|SIM_RMW_SCGC6
DECL|SIM_RMW_SCGC7|macro|SIM_RMW_SCGC7
DECL|SIM_RMW_SOPT1|macro|SIM_RMW_SOPT1
DECL|SIM_RMW_SOPT2|macro|SIM_RMW_SOPT2
DECL|SIM_RMW_SOPT4|macro|SIM_RMW_SOPT4
DECL|SIM_RMW_SOPT5|macro|SIM_RMW_SOPT5
DECL|SIM_RMW_SOPT7|macro|SIM_RMW_SOPT7
DECL|SIM_SCGC_BIT_REG|macro|SIM_SCGC_BIT_REG
DECL|SIM_SCGC_BIT_SHIFT|macro|SIM_SCGC_BIT_SHIFT
DECL|SIM_SET_CLKDIV1|macro|SIM_SET_CLKDIV1
DECL|SIM_SET_COPC|macro|SIM_SET_COPC
DECL|SIM_SET_FCFG1|macro|SIM_SET_FCFG1
DECL|SIM_SET_SCGC4|macro|SIM_SET_SCGC4
DECL|SIM_SET_SCGC5|macro|SIM_SET_SCGC5
DECL|SIM_SET_SCGC6|macro|SIM_SET_SCGC6
DECL|SIM_SET_SCGC7|macro|SIM_SET_SCGC7
DECL|SIM_SET_SOPT1|macro|SIM_SET_SOPT1
DECL|SIM_SET_SOPT2|macro|SIM_SET_SOPT2
DECL|SIM_SET_SOPT4|macro|SIM_SET_SOPT4
DECL|SIM_SET_SOPT5|macro|SIM_SET_SOPT5
DECL|SIM_SET_SOPT7|macro|SIM_SET_SOPT7
DECL|SIM_TOG_CLKDIV1|macro|SIM_TOG_CLKDIV1
DECL|SIM_TOG_COPC|macro|SIM_TOG_COPC
DECL|SIM_TOG_FCFG1|macro|SIM_TOG_FCFG1
DECL|SIM_TOG_SCGC4|macro|SIM_TOG_SCGC4
DECL|SIM_TOG_SCGC5|macro|SIM_TOG_SCGC5
DECL|SIM_TOG_SCGC6|macro|SIM_TOG_SCGC6
DECL|SIM_TOG_SCGC7|macro|SIM_TOG_SCGC7
DECL|SIM_TOG_SOPT1|macro|SIM_TOG_SOPT1
DECL|SIM_TOG_SOPT2|macro|SIM_TOG_SOPT2
DECL|SIM_TOG_SOPT4|macro|SIM_TOG_SOPT4
DECL|SIM_TOG_SOPT5|macro|SIM_TOG_SOPT5
DECL|SIM_TOG_SOPT7|macro|SIM_TOG_SOPT7
DECL|SIM_WR_CLKDIV1_OUTDIV1|macro|SIM_WR_CLKDIV1_OUTDIV1
DECL|SIM_WR_CLKDIV1_OUTDIV4|macro|SIM_WR_CLKDIV1_OUTDIV4
DECL|SIM_WR_CLKDIV1|macro|SIM_WR_CLKDIV1
DECL|SIM_WR_COPC_COPCLKSEL|macro|SIM_WR_COPC_COPCLKSEL
DECL|SIM_WR_COPC_COPCLKS|macro|SIM_WR_COPC_COPCLKS
DECL|SIM_WR_COPC_COPDBGEN|macro|SIM_WR_COPC_COPDBGEN
DECL|SIM_WR_COPC_COPSTPEN|macro|SIM_WR_COPC_COPSTPEN
DECL|SIM_WR_COPC_COPT|macro|SIM_WR_COPC_COPT
DECL|SIM_WR_COPC_COPW|macro|SIM_WR_COPC_COPW
DECL|SIM_WR_COPC|macro|SIM_WR_COPC
DECL|SIM_WR_FCFG1_FLASHDIS|macro|SIM_WR_FCFG1_FLASHDIS
DECL|SIM_WR_FCFG1_FLASHDOZE|macro|SIM_WR_FCFG1_FLASHDOZE
DECL|SIM_WR_FCFG1|macro|SIM_WR_FCFG1
DECL|SIM_WR_SCGC4_CMP|macro|SIM_WR_SCGC4_CMP
DECL|SIM_WR_SCGC4_CMT|macro|SIM_WR_SCGC4_CMT
DECL|SIM_WR_SCGC4_I2C0|macro|SIM_WR_SCGC4_I2C0
DECL|SIM_WR_SCGC4_I2C1|macro|SIM_WR_SCGC4_I2C1
DECL|SIM_WR_SCGC4|macro|SIM_WR_SCGC4
DECL|SIM_WR_SCGC5_BTLL|macro|SIM_WR_SCGC5_BTLL
DECL|SIM_WR_SCGC5_DCDC|macro|SIM_WR_SCGC5_DCDC
DECL|SIM_WR_SCGC5_LPTMR|macro|SIM_WR_SCGC5_LPTMR
DECL|SIM_WR_SCGC5_LPUART0|macro|SIM_WR_SCGC5_LPUART0
DECL|SIM_WR_SCGC5_LTC|macro|SIM_WR_SCGC5_LTC
DECL|SIM_WR_SCGC5_PHYDIG|macro|SIM_WR_SCGC5_PHYDIG
DECL|SIM_WR_SCGC5_PORTA|macro|SIM_WR_SCGC5_PORTA
DECL|SIM_WR_SCGC5_PORTB|macro|SIM_WR_SCGC5_PORTB
DECL|SIM_WR_SCGC5_PORTC|macro|SIM_WR_SCGC5_PORTC
DECL|SIM_WR_SCGC5_TSI|macro|SIM_WR_SCGC5_TSI
DECL|SIM_WR_SCGC5_ZigBee|macro|SIM_WR_SCGC5_ZigBee
DECL|SIM_WR_SCGC5|macro|SIM_WR_SCGC5
DECL|SIM_WR_SCGC6_ADC0|macro|SIM_WR_SCGC6_ADC0
DECL|SIM_WR_SCGC6_DAC0|macro|SIM_WR_SCGC6_DAC0
DECL|SIM_WR_SCGC6_DMAMUX|macro|SIM_WR_SCGC6_DMAMUX
DECL|SIM_WR_SCGC6_FTF|macro|SIM_WR_SCGC6_FTF
DECL|SIM_WR_SCGC6_PIT|macro|SIM_WR_SCGC6_PIT
DECL|SIM_WR_SCGC6_RTC|macro|SIM_WR_SCGC6_RTC
DECL|SIM_WR_SCGC6_SPI0|macro|SIM_WR_SCGC6_SPI0
DECL|SIM_WR_SCGC6_SPI1|macro|SIM_WR_SCGC6_SPI1
DECL|SIM_WR_SCGC6_TPM0|macro|SIM_WR_SCGC6_TPM0
DECL|SIM_WR_SCGC6_TPM1|macro|SIM_WR_SCGC6_TPM1
DECL|SIM_WR_SCGC6_TPM2|macro|SIM_WR_SCGC6_TPM2
DECL|SIM_WR_SCGC6_TRNG|macro|SIM_WR_SCGC6_TRNG
DECL|SIM_WR_SCGC6|macro|SIM_WR_SCGC6
DECL|SIM_WR_SCGC7_DMA|macro|SIM_WR_SCGC7_DMA
DECL|SIM_WR_SCGC7|macro|SIM_WR_SCGC7
DECL|SIM_WR_SCGC_BIT|macro|SIM_WR_SCGC_BIT
DECL|SIM_WR_SOPT1_OSC32KOUT|macro|SIM_WR_SOPT1_OSC32KOUT
DECL|SIM_WR_SOPT1_OSC32KSEL|macro|SIM_WR_SOPT1_OSC32KSEL
DECL|SIM_WR_SOPT1|macro|SIM_WR_SOPT1
DECL|SIM_WR_SOPT2_CLKOUTSEL|macro|SIM_WR_SOPT2_CLKOUTSEL
DECL|SIM_WR_SOPT2_LPUART0SRC|macro|SIM_WR_SOPT2_LPUART0SRC
DECL|SIM_WR_SOPT2_TPMSRC|macro|SIM_WR_SOPT2_TPMSRC
DECL|SIM_WR_SOPT2|macro|SIM_WR_SOPT2
DECL|SIM_WR_SOPT4_TPM0CLKSEL|macro|SIM_WR_SOPT4_TPM0CLKSEL
DECL|SIM_WR_SOPT4_TPM1CH0SRC|macro|SIM_WR_SOPT4_TPM1CH0SRC
DECL|SIM_WR_SOPT4_TPM1CLKSEL|macro|SIM_WR_SOPT4_TPM1CLKSEL
DECL|SIM_WR_SOPT4_TPM2CH0SRC|macro|SIM_WR_SOPT4_TPM2CH0SRC
DECL|SIM_WR_SOPT4_TPM2CLKSEL|macro|SIM_WR_SOPT4_TPM2CLKSEL
DECL|SIM_WR_SOPT4|macro|SIM_WR_SOPT4
DECL|SIM_WR_SOPT5_LPUART0ODE|macro|SIM_WR_SOPT5_LPUART0ODE
DECL|SIM_WR_SOPT5_LPUART0RXSRC|macro|SIM_WR_SOPT5_LPUART0RXSRC
DECL|SIM_WR_SOPT5_LPUART0TXSRC|macro|SIM_WR_SOPT5_LPUART0TXSRC
DECL|SIM_WR_SOPT5|macro|SIM_WR_SOPT5
DECL|SIM_WR_SOPT7_ADC0ALTTRGEN|macro|SIM_WR_SOPT7_ADC0ALTTRGEN
DECL|SIM_WR_SOPT7_ADC0PRETRGSEL|macro|SIM_WR_SOPT7_ADC0PRETRGSEL
DECL|SIM_WR_SOPT7_ADC0TRGSEL|macro|SIM_WR_SOPT7_ADC0TRGSEL
DECL|SIM_WR_SOPT7|macro|SIM_WR_SOPT7
DECL|SIM_WR_SRVCOP_SRVCOP|macro|SIM_WR_SRVCOP_SRVCOP
DECL|SIM_WR_SRVCOP|macro|SIM_WR_SRVCOP
DECL|SMC_BRD_PMCTRL_RUNM|macro|SMC_BRD_PMCTRL_RUNM
DECL|SMC_BRD_PMCTRL_STOPA|macro|SMC_BRD_PMCTRL_STOPA
DECL|SMC_BRD_PMCTRL_STOPM|macro|SMC_BRD_PMCTRL_STOPM
DECL|SMC_BRD_PMPROT_ALLS|macro|SMC_BRD_PMPROT_ALLS
DECL|SMC_BRD_PMPROT_AVLLS|macro|SMC_BRD_PMPROT_AVLLS
DECL|SMC_BRD_PMPROT_AVLP|macro|SMC_BRD_PMPROT_AVLP
DECL|SMC_BRD_STOPCTRL_LLSM|macro|SMC_BRD_STOPCTRL_LLSM
DECL|SMC_BRD_STOPCTRL_PORPO|macro|SMC_BRD_STOPCTRL_PORPO
DECL|SMC_BRD_STOPCTRL_PSTOPO|macro|SMC_BRD_STOPCTRL_PSTOPO
DECL|SMC_BWR_PMCTRL_RUNM|macro|SMC_BWR_PMCTRL_RUNM
DECL|SMC_BWR_PMCTRL_STOPM|macro|SMC_BWR_PMCTRL_STOPM
DECL|SMC_BWR_PMPROT_ALLS|macro|SMC_BWR_PMPROT_ALLS
DECL|SMC_BWR_PMPROT_AVLLS|macro|SMC_BWR_PMPROT_AVLLS
DECL|SMC_BWR_PMPROT_AVLP|macro|SMC_BWR_PMPROT_AVLP
DECL|SMC_BWR_STOPCTRL_LLSM|macro|SMC_BWR_STOPCTRL_LLSM
DECL|SMC_BWR_STOPCTRL_PORPO|macro|SMC_BWR_STOPCTRL_PORPO
DECL|SMC_BWR_STOPCTRL_PSTOPO|macro|SMC_BWR_STOPCTRL_PSTOPO
DECL|SMC_CLR_PMCTRL|macro|SMC_CLR_PMCTRL
DECL|SMC_CLR_PMPROT|macro|SMC_CLR_PMPROT
DECL|SMC_CLR_STOPCTRL|macro|SMC_CLR_STOPCTRL
DECL|SMC_IDX|macro|SMC_IDX
DECL|SMC_INSTANCE_COUNT|macro|SMC_INSTANCE_COUNT
DECL|SMC_RD_PMCTRL_RUNM|macro|SMC_RD_PMCTRL_RUNM
DECL|SMC_RD_PMCTRL_STOPA|macro|SMC_RD_PMCTRL_STOPA
DECL|SMC_RD_PMCTRL_STOPM|macro|SMC_RD_PMCTRL_STOPM
DECL|SMC_RD_PMCTRL|macro|SMC_RD_PMCTRL
DECL|SMC_RD_PMPROT_ALLS|macro|SMC_RD_PMPROT_ALLS
DECL|SMC_RD_PMPROT_AVLLS|macro|SMC_RD_PMPROT_AVLLS
DECL|SMC_RD_PMPROT_AVLP|macro|SMC_RD_PMPROT_AVLP
DECL|SMC_RD_PMPROT|macro|SMC_RD_PMPROT
DECL|SMC_RD_PMSTAT|macro|SMC_RD_PMSTAT
DECL|SMC_RD_STOPCTRL_LLSM|macro|SMC_RD_STOPCTRL_LLSM
DECL|SMC_RD_STOPCTRL_PORPO|macro|SMC_RD_STOPCTRL_PORPO
DECL|SMC_RD_STOPCTRL_PSTOPO|macro|SMC_RD_STOPCTRL_PSTOPO
DECL|SMC_RD_STOPCTRL|macro|SMC_RD_STOPCTRL
DECL|SMC_RMW_PMCTRL|macro|SMC_RMW_PMCTRL
DECL|SMC_RMW_PMPROT|macro|SMC_RMW_PMPROT
DECL|SMC_RMW_STOPCTRL|macro|SMC_RMW_STOPCTRL
DECL|SMC_SET_PMCTRL|macro|SMC_SET_PMCTRL
DECL|SMC_SET_PMPROT|macro|SMC_SET_PMPROT
DECL|SMC_SET_STOPCTRL|macro|SMC_SET_STOPCTRL
DECL|SMC_TOG_PMCTRL|macro|SMC_TOG_PMCTRL
DECL|SMC_TOG_PMPROT|macro|SMC_TOG_PMPROT
DECL|SMC_TOG_STOPCTRL|macro|SMC_TOG_STOPCTRL
DECL|SMC_WR_PMCTRL_RUNM|macro|SMC_WR_PMCTRL_RUNM
DECL|SMC_WR_PMCTRL_STOPM|macro|SMC_WR_PMCTRL_STOPM
DECL|SMC_WR_PMCTRL|macro|SMC_WR_PMCTRL
DECL|SMC_WR_PMPROT_ALLS|macro|SMC_WR_PMPROT_ALLS
DECL|SMC_WR_PMPROT_AVLLS|macro|SMC_WR_PMPROT_AVLLS
DECL|SMC_WR_PMPROT_AVLP|macro|SMC_WR_PMPROT_AVLP
DECL|SMC_WR_PMPROT|macro|SMC_WR_PMPROT
DECL|SMC_WR_STOPCTRL_LLSM|macro|SMC_WR_STOPCTRL_LLSM
DECL|SMC_WR_STOPCTRL_PORPO|macro|SMC_WR_STOPCTRL_PORPO
DECL|SMC_WR_STOPCTRL_PSTOPO|macro|SMC_WR_STOPCTRL_PSTOPO
DECL|SMC_WR_STOPCTRL|macro|SMC_WR_STOPCTRL
DECL|SPI0_IDX|macro|SPI0_IDX
DECL|SPI1_IDX|macro|SPI1_IDX
DECL|SPI_BRD_CTAR_ASC|macro|SPI_BRD_CTAR_ASC
DECL|SPI_BRD_CTAR_BR|macro|SPI_BRD_CTAR_BR
DECL|SPI_BRD_CTAR_CPHA|macro|SPI_BRD_CTAR_CPHA
DECL|SPI_BRD_CTAR_CPOL|macro|SPI_BRD_CTAR_CPOL
DECL|SPI_BRD_CTAR_CSSCK|macro|SPI_BRD_CTAR_CSSCK
DECL|SPI_BRD_CTAR_DBR|macro|SPI_BRD_CTAR_DBR
DECL|SPI_BRD_CTAR_DT|macro|SPI_BRD_CTAR_DT
DECL|SPI_BRD_CTAR_FMSZ|macro|SPI_BRD_CTAR_FMSZ
DECL|SPI_BRD_CTAR_LSBFE|macro|SPI_BRD_CTAR_LSBFE
DECL|SPI_BRD_CTAR_PASC|macro|SPI_BRD_CTAR_PASC
DECL|SPI_BRD_CTAR_PBR|macro|SPI_BRD_CTAR_PBR
DECL|SPI_BRD_CTAR_PCSSCK|macro|SPI_BRD_CTAR_PCSSCK
DECL|SPI_BRD_CTAR_PDT|macro|SPI_BRD_CTAR_PDT
DECL|SPI_BRD_CTAR_SLAVE_CPHA|macro|SPI_BRD_CTAR_SLAVE_CPHA
DECL|SPI_BRD_CTAR_SLAVE_CPOL|macro|SPI_BRD_CTAR_SLAVE_CPOL
DECL|SPI_BRD_CTAR_SLAVE_FMSZ|macro|SPI_BRD_CTAR_SLAVE_FMSZ
DECL|SPI_BRD_MCR_CONT_SCKE|macro|SPI_BRD_MCR_CONT_SCKE
DECL|SPI_BRD_MCR_DCONF|macro|SPI_BRD_MCR_DCONF
DECL|SPI_BRD_MCR_DIS_RXF|macro|SPI_BRD_MCR_DIS_RXF
DECL|SPI_BRD_MCR_DIS_TXF|macro|SPI_BRD_MCR_DIS_TXF
DECL|SPI_BRD_MCR_DOZE|macro|SPI_BRD_MCR_DOZE
DECL|SPI_BRD_MCR_FRZ|macro|SPI_BRD_MCR_FRZ
DECL|SPI_BRD_MCR_HALT|macro|SPI_BRD_MCR_HALT
DECL|SPI_BRD_MCR_MDIS|macro|SPI_BRD_MCR_MDIS
DECL|SPI_BRD_MCR_MSTR|macro|SPI_BRD_MCR_MSTR
DECL|SPI_BRD_MCR_MTFE|macro|SPI_BRD_MCR_MTFE
DECL|SPI_BRD_MCR_PCSIS|macro|SPI_BRD_MCR_PCSIS
DECL|SPI_BRD_MCR_ROOE|macro|SPI_BRD_MCR_ROOE
DECL|SPI_BRD_MCR_SMPL_PT|macro|SPI_BRD_MCR_SMPL_PT
DECL|SPI_BRD_PUSHR_CONT|macro|SPI_BRD_PUSHR_CONT
DECL|SPI_BRD_PUSHR_CTAS|macro|SPI_BRD_PUSHR_CTAS
DECL|SPI_BRD_PUSHR_CTCNT|macro|SPI_BRD_PUSHR_CTCNT
DECL|SPI_BRD_PUSHR_EOQ|macro|SPI_BRD_PUSHR_EOQ
DECL|SPI_BRD_PUSHR_PCS|macro|SPI_BRD_PUSHR_PCS
DECL|SPI_BRD_PUSHR_TXDATA|macro|SPI_BRD_PUSHR_TXDATA
DECL|SPI_BRD_RSER_EOQF_RE|macro|SPI_BRD_RSER_EOQF_RE
DECL|SPI_BRD_RSER_RFDF_DIRS|macro|SPI_BRD_RSER_RFDF_DIRS
DECL|SPI_BRD_RSER_RFDF_RE|macro|SPI_BRD_RSER_RFDF_RE
DECL|SPI_BRD_RSER_RFOF_RE|macro|SPI_BRD_RSER_RFOF_RE
DECL|SPI_BRD_RSER_TCF_RE|macro|SPI_BRD_RSER_TCF_RE
DECL|SPI_BRD_RSER_TFFF_DIRS|macro|SPI_BRD_RSER_TFFF_DIRS
DECL|SPI_BRD_RSER_TFFF_RE|macro|SPI_BRD_RSER_TFFF_RE
DECL|SPI_BRD_RSER_TFUF_RE|macro|SPI_BRD_RSER_TFUF_RE
DECL|SPI_BRD_SR_EOQF|macro|SPI_BRD_SR_EOQF
DECL|SPI_BRD_SR_POPNXTPTR|macro|SPI_BRD_SR_POPNXTPTR
DECL|SPI_BRD_SR_RFDF|macro|SPI_BRD_SR_RFDF
DECL|SPI_BRD_SR_RFOF|macro|SPI_BRD_SR_RFOF
DECL|SPI_BRD_SR_RXCTR|macro|SPI_BRD_SR_RXCTR
DECL|SPI_BRD_SR_TCF|macro|SPI_BRD_SR_TCF
DECL|SPI_BRD_SR_TFFF|macro|SPI_BRD_SR_TFFF
DECL|SPI_BRD_SR_TFUF|macro|SPI_BRD_SR_TFUF
DECL|SPI_BRD_SR_TXCTR|macro|SPI_BRD_SR_TXCTR
DECL|SPI_BRD_SR_TXNXTPTR|macro|SPI_BRD_SR_TXNXTPTR
DECL|SPI_BRD_SR_TXRXS|macro|SPI_BRD_SR_TXRXS
DECL|SPI_BRD_TCR_SPI_TCNT|macro|SPI_BRD_TCR_SPI_TCNT
DECL|SPI_BRD_TXFR0_TXCMD_TXDATA|macro|SPI_BRD_TXFR0_TXCMD_TXDATA
DECL|SPI_BRD_TXFR0_TXDATA|macro|SPI_BRD_TXFR0_TXDATA
DECL|SPI_BRD_TXFR1_TXCMD_TXDATA|macro|SPI_BRD_TXFR1_TXCMD_TXDATA
DECL|SPI_BRD_TXFR1_TXDATA|macro|SPI_BRD_TXFR1_TXDATA
DECL|SPI_BRD_TXFR2_TXCMD_TXDATA|macro|SPI_BRD_TXFR2_TXCMD_TXDATA
DECL|SPI_BRD_TXFR2_TXDATA|macro|SPI_BRD_TXFR2_TXDATA
DECL|SPI_BRD_TXFR3_TXCMD_TXDATA|macro|SPI_BRD_TXFR3_TXCMD_TXDATA
DECL|SPI_BRD_TXFR3_TXDATA|macro|SPI_BRD_TXFR3_TXDATA
DECL|SPI_BWR_CTAR_ASC|macro|SPI_BWR_CTAR_ASC
DECL|SPI_BWR_CTAR_BR|macro|SPI_BWR_CTAR_BR
DECL|SPI_BWR_CTAR_CPHA|macro|SPI_BWR_CTAR_CPHA
DECL|SPI_BWR_CTAR_CPOL|macro|SPI_BWR_CTAR_CPOL
DECL|SPI_BWR_CTAR_CSSCK|macro|SPI_BWR_CTAR_CSSCK
DECL|SPI_BWR_CTAR_DBR|macro|SPI_BWR_CTAR_DBR
DECL|SPI_BWR_CTAR_DT|macro|SPI_BWR_CTAR_DT
DECL|SPI_BWR_CTAR_FMSZ|macro|SPI_BWR_CTAR_FMSZ
DECL|SPI_BWR_CTAR_LSBFE|macro|SPI_BWR_CTAR_LSBFE
DECL|SPI_BWR_CTAR_PASC|macro|SPI_BWR_CTAR_PASC
DECL|SPI_BWR_CTAR_PBR|macro|SPI_BWR_CTAR_PBR
DECL|SPI_BWR_CTAR_PCSSCK|macro|SPI_BWR_CTAR_PCSSCK
DECL|SPI_BWR_CTAR_PDT|macro|SPI_BWR_CTAR_PDT
DECL|SPI_BWR_CTAR_SLAVE_CPHA|macro|SPI_BWR_CTAR_SLAVE_CPHA
DECL|SPI_BWR_CTAR_SLAVE_CPOL|macro|SPI_BWR_CTAR_SLAVE_CPOL
DECL|SPI_BWR_CTAR_SLAVE_FMSZ|macro|SPI_BWR_CTAR_SLAVE_FMSZ
DECL|SPI_BWR_MCR_CLR_RXF|macro|SPI_BWR_MCR_CLR_RXF
DECL|SPI_BWR_MCR_CLR_TXF|macro|SPI_BWR_MCR_CLR_TXF
DECL|SPI_BWR_MCR_CONT_SCKE|macro|SPI_BWR_MCR_CONT_SCKE
DECL|SPI_BWR_MCR_DIS_RXF|macro|SPI_BWR_MCR_DIS_RXF
DECL|SPI_BWR_MCR_DIS_TXF|macro|SPI_BWR_MCR_DIS_TXF
DECL|SPI_BWR_MCR_DOZE|macro|SPI_BWR_MCR_DOZE
DECL|SPI_BWR_MCR_FRZ|macro|SPI_BWR_MCR_FRZ
DECL|SPI_BWR_MCR_HALT|macro|SPI_BWR_MCR_HALT
DECL|SPI_BWR_MCR_MDIS|macro|SPI_BWR_MCR_MDIS
DECL|SPI_BWR_MCR_MSTR|macro|SPI_BWR_MCR_MSTR
DECL|SPI_BWR_MCR_MTFE|macro|SPI_BWR_MCR_MTFE
DECL|SPI_BWR_MCR_PCSIS|macro|SPI_BWR_MCR_PCSIS
DECL|SPI_BWR_MCR_ROOE|macro|SPI_BWR_MCR_ROOE
DECL|SPI_BWR_MCR_SMPL_PT|macro|SPI_BWR_MCR_SMPL_PT
DECL|SPI_BWR_PUSHR_CONT|macro|SPI_BWR_PUSHR_CONT
DECL|SPI_BWR_PUSHR_CTAS|macro|SPI_BWR_PUSHR_CTAS
DECL|SPI_BWR_PUSHR_CTCNT|macro|SPI_BWR_PUSHR_CTCNT
DECL|SPI_BWR_PUSHR_EOQ|macro|SPI_BWR_PUSHR_EOQ
DECL|SPI_BWR_PUSHR_PCS|macro|SPI_BWR_PUSHR_PCS
DECL|SPI_BWR_PUSHR_TXDATA|macro|SPI_BWR_PUSHR_TXDATA
DECL|SPI_BWR_RSER_EOQF_RE|macro|SPI_BWR_RSER_EOQF_RE
DECL|SPI_BWR_RSER_RFDF_DIRS|macro|SPI_BWR_RSER_RFDF_DIRS
DECL|SPI_BWR_RSER_RFDF_RE|macro|SPI_BWR_RSER_RFDF_RE
DECL|SPI_BWR_RSER_RFOF_RE|macro|SPI_BWR_RSER_RFOF_RE
DECL|SPI_BWR_RSER_TCF_RE|macro|SPI_BWR_RSER_TCF_RE
DECL|SPI_BWR_RSER_TFFF_DIRS|macro|SPI_BWR_RSER_TFFF_DIRS
DECL|SPI_BWR_RSER_TFFF_RE|macro|SPI_BWR_RSER_TFFF_RE
DECL|SPI_BWR_RSER_TFUF_RE|macro|SPI_BWR_RSER_TFUF_RE
DECL|SPI_BWR_SR_EOQF|macro|SPI_BWR_SR_EOQF
DECL|SPI_BWR_SR_RFDF|macro|SPI_BWR_SR_RFDF
DECL|SPI_BWR_SR_RFOF|macro|SPI_BWR_SR_RFOF
DECL|SPI_BWR_SR_TCF|macro|SPI_BWR_SR_TCF
DECL|SPI_BWR_SR_TFFF|macro|SPI_BWR_SR_TFFF
DECL|SPI_BWR_SR_TFUF|macro|SPI_BWR_SR_TFUF
DECL|SPI_BWR_SR_TXRXS|macro|SPI_BWR_SR_TXRXS
DECL|SPI_BWR_TCR_SPI_TCNT|macro|SPI_BWR_TCR_SPI_TCNT
DECL|SPI_CLR_CTAR_SLAVE|macro|SPI_CLR_CTAR_SLAVE
DECL|SPI_CLR_CTAR|macro|SPI_CLR_CTAR
DECL|SPI_CLR_MCR|macro|SPI_CLR_MCR
DECL|SPI_CLR_PUSHR_SLAVE|macro|SPI_CLR_PUSHR_SLAVE
DECL|SPI_CLR_PUSHR|macro|SPI_CLR_PUSHR
DECL|SPI_CLR_RSER|macro|SPI_CLR_RSER
DECL|SPI_CLR_SR|macro|SPI_CLR_SR
DECL|SPI_CLR_TCR|macro|SPI_CLR_TCR
DECL|SPI_INSTANCE_COUNT|macro|SPI_INSTANCE_COUNT
DECL|SPI_RD_CTAR_ASC|macro|SPI_RD_CTAR_ASC
DECL|SPI_RD_CTAR_BR|macro|SPI_RD_CTAR_BR
DECL|SPI_RD_CTAR_CPHA|macro|SPI_RD_CTAR_CPHA
DECL|SPI_RD_CTAR_CPOL|macro|SPI_RD_CTAR_CPOL
DECL|SPI_RD_CTAR_CSSCK|macro|SPI_RD_CTAR_CSSCK
DECL|SPI_RD_CTAR_DBR|macro|SPI_RD_CTAR_DBR
DECL|SPI_RD_CTAR_DT|macro|SPI_RD_CTAR_DT
DECL|SPI_RD_CTAR_FMSZ|macro|SPI_RD_CTAR_FMSZ
DECL|SPI_RD_CTAR_LSBFE|macro|SPI_RD_CTAR_LSBFE
DECL|SPI_RD_CTAR_PASC|macro|SPI_RD_CTAR_PASC
DECL|SPI_RD_CTAR_PBR|macro|SPI_RD_CTAR_PBR
DECL|SPI_RD_CTAR_PCSSCK|macro|SPI_RD_CTAR_PCSSCK
DECL|SPI_RD_CTAR_PDT|macro|SPI_RD_CTAR_PDT
DECL|SPI_RD_CTAR_SLAVE_CPHA|macro|SPI_RD_CTAR_SLAVE_CPHA
DECL|SPI_RD_CTAR_SLAVE_CPOL|macro|SPI_RD_CTAR_SLAVE_CPOL
DECL|SPI_RD_CTAR_SLAVE_FMSZ|macro|SPI_RD_CTAR_SLAVE_FMSZ
DECL|SPI_RD_CTAR_SLAVE|macro|SPI_RD_CTAR_SLAVE
DECL|SPI_RD_CTAR|macro|SPI_RD_CTAR
DECL|SPI_RD_MCR_CONT_SCKE|macro|SPI_RD_MCR_CONT_SCKE
DECL|SPI_RD_MCR_DCONF|macro|SPI_RD_MCR_DCONF
DECL|SPI_RD_MCR_DIS_RXF|macro|SPI_RD_MCR_DIS_RXF
DECL|SPI_RD_MCR_DIS_TXF|macro|SPI_RD_MCR_DIS_TXF
DECL|SPI_RD_MCR_DOZE|macro|SPI_RD_MCR_DOZE
DECL|SPI_RD_MCR_FRZ|macro|SPI_RD_MCR_FRZ
DECL|SPI_RD_MCR_HALT|macro|SPI_RD_MCR_HALT
DECL|SPI_RD_MCR_MDIS|macro|SPI_RD_MCR_MDIS
DECL|SPI_RD_MCR_MSTR|macro|SPI_RD_MCR_MSTR
DECL|SPI_RD_MCR_MTFE|macro|SPI_RD_MCR_MTFE
DECL|SPI_RD_MCR_PCSIS|macro|SPI_RD_MCR_PCSIS
DECL|SPI_RD_MCR_ROOE|macro|SPI_RD_MCR_ROOE
DECL|SPI_RD_MCR_SMPL_PT|macro|SPI_RD_MCR_SMPL_PT
DECL|SPI_RD_MCR|macro|SPI_RD_MCR
DECL|SPI_RD_POPR|macro|SPI_RD_POPR
DECL|SPI_RD_PUSHR_CONT|macro|SPI_RD_PUSHR_CONT
DECL|SPI_RD_PUSHR_CTAS|macro|SPI_RD_PUSHR_CTAS
DECL|SPI_RD_PUSHR_CTCNT|macro|SPI_RD_PUSHR_CTCNT
DECL|SPI_RD_PUSHR_EOQ|macro|SPI_RD_PUSHR_EOQ
DECL|SPI_RD_PUSHR_PCS|macro|SPI_RD_PUSHR_PCS
DECL|SPI_RD_PUSHR_SLAVE|macro|SPI_RD_PUSHR_SLAVE
DECL|SPI_RD_PUSHR_TXDATA|macro|SPI_RD_PUSHR_TXDATA
DECL|SPI_RD_PUSHR|macro|SPI_RD_PUSHR
DECL|SPI_RD_RSER_EOQF_RE|macro|SPI_RD_RSER_EOQF_RE
DECL|SPI_RD_RSER_RFDF_DIRS|macro|SPI_RD_RSER_RFDF_DIRS
DECL|SPI_RD_RSER_RFDF_RE|macro|SPI_RD_RSER_RFDF_RE
DECL|SPI_RD_RSER_RFOF_RE|macro|SPI_RD_RSER_RFOF_RE
DECL|SPI_RD_RSER_TCF_RE|macro|SPI_RD_RSER_TCF_RE
DECL|SPI_RD_RSER_TFFF_DIRS|macro|SPI_RD_RSER_TFFF_DIRS
DECL|SPI_RD_RSER_TFFF_RE|macro|SPI_RD_RSER_TFFF_RE
DECL|SPI_RD_RSER_TFUF_RE|macro|SPI_RD_RSER_TFUF_RE
DECL|SPI_RD_RSER|macro|SPI_RD_RSER
DECL|SPI_RD_RXFR0|macro|SPI_RD_RXFR0
DECL|SPI_RD_RXFR1|macro|SPI_RD_RXFR1
DECL|SPI_RD_RXFR2|macro|SPI_RD_RXFR2
DECL|SPI_RD_RXFR3|macro|SPI_RD_RXFR3
DECL|SPI_RD_SR_EOQF|macro|SPI_RD_SR_EOQF
DECL|SPI_RD_SR_POPNXTPTR|macro|SPI_RD_SR_POPNXTPTR
DECL|SPI_RD_SR_RFDF|macro|SPI_RD_SR_RFDF
DECL|SPI_RD_SR_RFOF|macro|SPI_RD_SR_RFOF
DECL|SPI_RD_SR_RXCTR|macro|SPI_RD_SR_RXCTR
DECL|SPI_RD_SR_TCF|macro|SPI_RD_SR_TCF
DECL|SPI_RD_SR_TFFF|macro|SPI_RD_SR_TFFF
DECL|SPI_RD_SR_TFUF|macro|SPI_RD_SR_TFUF
DECL|SPI_RD_SR_TXCTR|macro|SPI_RD_SR_TXCTR
DECL|SPI_RD_SR_TXNXTPTR|macro|SPI_RD_SR_TXNXTPTR
DECL|SPI_RD_SR_TXRXS|macro|SPI_RD_SR_TXRXS
DECL|SPI_RD_SR|macro|SPI_RD_SR
DECL|SPI_RD_TCR_SPI_TCNT|macro|SPI_RD_TCR_SPI_TCNT
DECL|SPI_RD_TCR|macro|SPI_RD_TCR
DECL|SPI_RD_TXFR0_TXCMD_TXDATA|macro|SPI_RD_TXFR0_TXCMD_TXDATA
DECL|SPI_RD_TXFR0_TXDATA|macro|SPI_RD_TXFR0_TXDATA
DECL|SPI_RD_TXFR0|macro|SPI_RD_TXFR0
DECL|SPI_RD_TXFR1_TXCMD_TXDATA|macro|SPI_RD_TXFR1_TXCMD_TXDATA
DECL|SPI_RD_TXFR1_TXDATA|macro|SPI_RD_TXFR1_TXDATA
DECL|SPI_RD_TXFR1|macro|SPI_RD_TXFR1
DECL|SPI_RD_TXFR2_TXCMD_TXDATA|macro|SPI_RD_TXFR2_TXCMD_TXDATA
DECL|SPI_RD_TXFR2_TXDATA|macro|SPI_RD_TXFR2_TXDATA
DECL|SPI_RD_TXFR2|macro|SPI_RD_TXFR2
DECL|SPI_RD_TXFR3_TXCMD_TXDATA|macro|SPI_RD_TXFR3_TXCMD_TXDATA
DECL|SPI_RD_TXFR3_TXDATA|macro|SPI_RD_TXFR3_TXDATA
DECL|SPI_RD_TXFR3|macro|SPI_RD_TXFR3
DECL|SPI_RMW_CTAR_SLAVE|macro|SPI_RMW_CTAR_SLAVE
DECL|SPI_RMW_CTAR|macro|SPI_RMW_CTAR
DECL|SPI_RMW_MCR|macro|SPI_RMW_MCR
DECL|SPI_RMW_PUSHR_SLAVE|macro|SPI_RMW_PUSHR_SLAVE
DECL|SPI_RMW_PUSHR|macro|SPI_RMW_PUSHR
DECL|SPI_RMW_RSER|macro|SPI_RMW_RSER
DECL|SPI_RMW_SR|macro|SPI_RMW_SR
DECL|SPI_RMW_TCR|macro|SPI_RMW_TCR
DECL|SPI_SET_CTAR_SLAVE|macro|SPI_SET_CTAR_SLAVE
DECL|SPI_SET_CTAR|macro|SPI_SET_CTAR
DECL|SPI_SET_MCR|macro|SPI_SET_MCR
DECL|SPI_SET_PUSHR_SLAVE|macro|SPI_SET_PUSHR_SLAVE
DECL|SPI_SET_PUSHR|macro|SPI_SET_PUSHR
DECL|SPI_SET_RSER|macro|SPI_SET_RSER
DECL|SPI_SET_SR|macro|SPI_SET_SR
DECL|SPI_SET_TCR|macro|SPI_SET_TCR
DECL|SPI_TOG_CTAR_SLAVE|macro|SPI_TOG_CTAR_SLAVE
DECL|SPI_TOG_CTAR|macro|SPI_TOG_CTAR
DECL|SPI_TOG_MCR|macro|SPI_TOG_MCR
DECL|SPI_TOG_PUSHR_SLAVE|macro|SPI_TOG_PUSHR_SLAVE
DECL|SPI_TOG_PUSHR|macro|SPI_TOG_PUSHR
DECL|SPI_TOG_RSER|macro|SPI_TOG_RSER
DECL|SPI_TOG_SR|macro|SPI_TOG_SR
DECL|SPI_TOG_TCR|macro|SPI_TOG_TCR
DECL|SPI_WR_CTAR_ASC|macro|SPI_WR_CTAR_ASC
DECL|SPI_WR_CTAR_BR|macro|SPI_WR_CTAR_BR
DECL|SPI_WR_CTAR_CPHA|macro|SPI_WR_CTAR_CPHA
DECL|SPI_WR_CTAR_CPOL|macro|SPI_WR_CTAR_CPOL
DECL|SPI_WR_CTAR_CSSCK|macro|SPI_WR_CTAR_CSSCK
DECL|SPI_WR_CTAR_DBR|macro|SPI_WR_CTAR_DBR
DECL|SPI_WR_CTAR_DT|macro|SPI_WR_CTAR_DT
DECL|SPI_WR_CTAR_FMSZ|macro|SPI_WR_CTAR_FMSZ
DECL|SPI_WR_CTAR_LSBFE|macro|SPI_WR_CTAR_LSBFE
DECL|SPI_WR_CTAR_PASC|macro|SPI_WR_CTAR_PASC
DECL|SPI_WR_CTAR_PBR|macro|SPI_WR_CTAR_PBR
DECL|SPI_WR_CTAR_PCSSCK|macro|SPI_WR_CTAR_PCSSCK
DECL|SPI_WR_CTAR_PDT|macro|SPI_WR_CTAR_PDT
DECL|SPI_WR_CTAR_SLAVE_CPHA|macro|SPI_WR_CTAR_SLAVE_CPHA
DECL|SPI_WR_CTAR_SLAVE_CPOL|macro|SPI_WR_CTAR_SLAVE_CPOL
DECL|SPI_WR_CTAR_SLAVE_FMSZ|macro|SPI_WR_CTAR_SLAVE_FMSZ
DECL|SPI_WR_CTAR_SLAVE|macro|SPI_WR_CTAR_SLAVE
DECL|SPI_WR_CTAR|macro|SPI_WR_CTAR
DECL|SPI_WR_MCR_CLR_RXF|macro|SPI_WR_MCR_CLR_RXF
DECL|SPI_WR_MCR_CLR_TXF|macro|SPI_WR_MCR_CLR_TXF
DECL|SPI_WR_MCR_CONT_SCKE|macro|SPI_WR_MCR_CONT_SCKE
DECL|SPI_WR_MCR_DIS_RXF|macro|SPI_WR_MCR_DIS_RXF
DECL|SPI_WR_MCR_DIS_TXF|macro|SPI_WR_MCR_DIS_TXF
DECL|SPI_WR_MCR_DOZE|macro|SPI_WR_MCR_DOZE
DECL|SPI_WR_MCR_FRZ|macro|SPI_WR_MCR_FRZ
DECL|SPI_WR_MCR_HALT|macro|SPI_WR_MCR_HALT
DECL|SPI_WR_MCR_MDIS|macro|SPI_WR_MCR_MDIS
DECL|SPI_WR_MCR_MSTR|macro|SPI_WR_MCR_MSTR
DECL|SPI_WR_MCR_MTFE|macro|SPI_WR_MCR_MTFE
DECL|SPI_WR_MCR_PCSIS|macro|SPI_WR_MCR_PCSIS
DECL|SPI_WR_MCR_ROOE|macro|SPI_WR_MCR_ROOE
DECL|SPI_WR_MCR_SMPL_PT|macro|SPI_WR_MCR_SMPL_PT
DECL|SPI_WR_MCR|macro|SPI_WR_MCR
DECL|SPI_WR_PUSHR_CONT|macro|SPI_WR_PUSHR_CONT
DECL|SPI_WR_PUSHR_CTAS|macro|SPI_WR_PUSHR_CTAS
DECL|SPI_WR_PUSHR_CTCNT|macro|SPI_WR_PUSHR_CTCNT
DECL|SPI_WR_PUSHR_EOQ|macro|SPI_WR_PUSHR_EOQ
DECL|SPI_WR_PUSHR_PCS|macro|SPI_WR_PUSHR_PCS
DECL|SPI_WR_PUSHR_SLAVE|macro|SPI_WR_PUSHR_SLAVE
DECL|SPI_WR_PUSHR_TXDATA|macro|SPI_WR_PUSHR_TXDATA
DECL|SPI_WR_PUSHR|macro|SPI_WR_PUSHR
DECL|SPI_WR_RSER_EOQF_RE|macro|SPI_WR_RSER_EOQF_RE
DECL|SPI_WR_RSER_RFDF_DIRS|macro|SPI_WR_RSER_RFDF_DIRS
DECL|SPI_WR_RSER_RFDF_RE|macro|SPI_WR_RSER_RFDF_RE
DECL|SPI_WR_RSER_RFOF_RE|macro|SPI_WR_RSER_RFOF_RE
DECL|SPI_WR_RSER_TCF_RE|macro|SPI_WR_RSER_TCF_RE
DECL|SPI_WR_RSER_TFFF_DIRS|macro|SPI_WR_RSER_TFFF_DIRS
DECL|SPI_WR_RSER_TFFF_RE|macro|SPI_WR_RSER_TFFF_RE
DECL|SPI_WR_RSER_TFUF_RE|macro|SPI_WR_RSER_TFUF_RE
DECL|SPI_WR_RSER|macro|SPI_WR_RSER
DECL|SPI_WR_SR_EOQF|macro|SPI_WR_SR_EOQF
DECL|SPI_WR_SR_RFDF|macro|SPI_WR_SR_RFDF
DECL|SPI_WR_SR_RFOF|macro|SPI_WR_SR_RFOF
DECL|SPI_WR_SR_TCF|macro|SPI_WR_SR_TCF
DECL|SPI_WR_SR_TFFF|macro|SPI_WR_SR_TFFF
DECL|SPI_WR_SR_TFUF|macro|SPI_WR_SR_TFUF
DECL|SPI_WR_SR_TXRXS|macro|SPI_WR_SR_TXRXS
DECL|SPI_WR_SR|macro|SPI_WR_SR
DECL|SPI_WR_TCR_SPI_TCNT|macro|SPI_WR_TCR_SPI_TCNT
DECL|SPI_WR_TCR|macro|SPI_WR_TCR
DECL|SWD_IDX|macro|SWD_IDX
DECL|TPIU_IDX|macro|TPIU_IDX
DECL|TPM0_IDX|macro|TPM0_IDX
DECL|TPM1_IDX|macro|TPM1_IDX
DECL|TPM2_IDX|macro|TPM2_IDX
DECL|TPM_BRD_CNT_COUNT|macro|TPM_BRD_CNT_COUNT
DECL|TPM_BRD_COMBINE_COMBINE0|macro|TPM_BRD_COMBINE_COMBINE0
DECL|TPM_BRD_COMBINE_COMBINE1|macro|TPM_BRD_COMBINE_COMBINE1
DECL|TPM_BRD_COMBINE_COMSWAP0|macro|TPM_BRD_COMBINE_COMSWAP0
DECL|TPM_BRD_COMBINE_COMSWAP1|macro|TPM_BRD_COMBINE_COMSWAP1
DECL|TPM_BRD_CONF_CROT|macro|TPM_BRD_CONF_CROT
DECL|TPM_BRD_CONF_CSOO|macro|TPM_BRD_CONF_CSOO
DECL|TPM_BRD_CONF_CSOT|macro|TPM_BRD_CONF_CSOT
DECL|TPM_BRD_CONF_DBGMODE|macro|TPM_BRD_CONF_DBGMODE
DECL|TPM_BRD_CONF_DOZEEN|macro|TPM_BRD_CONF_DOZEEN
DECL|TPM_BRD_CONF_GTBEEN|macro|TPM_BRD_CONF_GTBEEN
DECL|TPM_BRD_CONF_TRGSEL|macro|TPM_BRD_CONF_TRGSEL
DECL|TPM_BRD_CnSC_CHF|macro|TPM_BRD_CnSC_CHF
DECL|TPM_BRD_CnSC_CHIE|macro|TPM_BRD_CnSC_CHIE
DECL|TPM_BRD_CnSC_DMA|macro|TPM_BRD_CnSC_DMA
DECL|TPM_BRD_CnSC_ELSA|macro|TPM_BRD_CnSC_ELSA
DECL|TPM_BRD_CnSC_ELSB|macro|TPM_BRD_CnSC_ELSB
DECL|TPM_BRD_CnSC_MSA|macro|TPM_BRD_CnSC_MSA
DECL|TPM_BRD_CnSC_MSB|macro|TPM_BRD_CnSC_MSB
DECL|TPM_BRD_CnV_VAL|macro|TPM_BRD_CnV_VAL
DECL|TPM_BRD_FILTER_CH0FVAL|macro|TPM_BRD_FILTER_CH0FVAL
DECL|TPM_BRD_FILTER_CH1FVAL|macro|TPM_BRD_FILTER_CH1FVAL
DECL|TPM_BRD_FILTER_CH2FVAL|macro|TPM_BRD_FILTER_CH2FVAL
DECL|TPM_BRD_FILTER_CH3FVAL|macro|TPM_BRD_FILTER_CH3FVAL
DECL|TPM_BRD_MOD_MOD|macro|TPM_BRD_MOD_MOD
DECL|TPM_BRD_QDCTRL_QUADEN|macro|TPM_BRD_QDCTRL_QUADEN
DECL|TPM_BRD_QDCTRL_QUADIR|macro|TPM_BRD_QDCTRL_QUADIR
DECL|TPM_BRD_QDCTRL_QUADMODE|macro|TPM_BRD_QDCTRL_QUADMODE
DECL|TPM_BRD_QDCTRL_TOFDIR|macro|TPM_BRD_QDCTRL_TOFDIR
DECL|TPM_BRD_SC_CMOD|macro|TPM_BRD_SC_CMOD
DECL|TPM_BRD_SC_CPWMS|macro|TPM_BRD_SC_CPWMS
DECL|TPM_BRD_SC_DMA|macro|TPM_BRD_SC_DMA
DECL|TPM_BRD_SC_PS|macro|TPM_BRD_SC_PS
DECL|TPM_BRD_SC_TOF|macro|TPM_BRD_SC_TOF
DECL|TPM_BRD_SC_TOIE|macro|TPM_BRD_SC_TOIE
DECL|TPM_BRD_STATUS_CH0F|macro|TPM_BRD_STATUS_CH0F
DECL|TPM_BRD_STATUS_CH1F|macro|TPM_BRD_STATUS_CH1F
DECL|TPM_BRD_STATUS_CH2F|macro|TPM_BRD_STATUS_CH2F
DECL|TPM_BRD_STATUS_CH3F|macro|TPM_BRD_STATUS_CH3F
DECL|TPM_BRD_STATUS_TOF|macro|TPM_BRD_STATUS_TOF
DECL|TPM_BWR_CNT_COUNT|macro|TPM_BWR_CNT_COUNT
DECL|TPM_BWR_COMBINE_COMBINE0|macro|TPM_BWR_COMBINE_COMBINE0
DECL|TPM_BWR_COMBINE_COMBINE1|macro|TPM_BWR_COMBINE_COMBINE1
DECL|TPM_BWR_COMBINE_COMSWAP0|macro|TPM_BWR_COMBINE_COMSWAP0
DECL|TPM_BWR_COMBINE_COMSWAP1|macro|TPM_BWR_COMBINE_COMSWAP1
DECL|TPM_BWR_CONF_CROT|macro|TPM_BWR_CONF_CROT
DECL|TPM_BWR_CONF_CSOO|macro|TPM_BWR_CONF_CSOO
DECL|TPM_BWR_CONF_CSOT|macro|TPM_BWR_CONF_CSOT
DECL|TPM_BWR_CONF_DBGMODE|macro|TPM_BWR_CONF_DBGMODE
DECL|TPM_BWR_CONF_DOZEEN|macro|TPM_BWR_CONF_DOZEEN
DECL|TPM_BWR_CONF_GTBEEN|macro|TPM_BWR_CONF_GTBEEN
DECL|TPM_BWR_CONF_TRGSEL|macro|TPM_BWR_CONF_TRGSEL
DECL|TPM_BWR_CnSC_CHF|macro|TPM_BWR_CnSC_CHF
DECL|TPM_BWR_CnSC_CHIE|macro|TPM_BWR_CnSC_CHIE
DECL|TPM_BWR_CnSC_DMA|macro|TPM_BWR_CnSC_DMA
DECL|TPM_BWR_CnSC_ELSA|macro|TPM_BWR_CnSC_ELSA
DECL|TPM_BWR_CnSC_ELSB|macro|TPM_BWR_CnSC_ELSB
DECL|TPM_BWR_CnSC_MSA|macro|TPM_BWR_CnSC_MSA
DECL|TPM_BWR_CnSC_MSB|macro|TPM_BWR_CnSC_MSB
DECL|TPM_BWR_CnV_VAL|macro|TPM_BWR_CnV_VAL
DECL|TPM_BWR_FILTER_CH0FVAL|macro|TPM_BWR_FILTER_CH0FVAL
DECL|TPM_BWR_FILTER_CH1FVAL|macro|TPM_BWR_FILTER_CH1FVAL
DECL|TPM_BWR_FILTER_CH2FVAL|macro|TPM_BWR_FILTER_CH2FVAL
DECL|TPM_BWR_FILTER_CH3FVAL|macro|TPM_BWR_FILTER_CH3FVAL
DECL|TPM_BWR_MOD_MOD|macro|TPM_BWR_MOD_MOD
DECL|TPM_BWR_QDCTRL_QUADEN|macro|TPM_BWR_QDCTRL_QUADEN
DECL|TPM_BWR_QDCTRL_QUADMODE|macro|TPM_BWR_QDCTRL_QUADMODE
DECL|TPM_BWR_SC_CMOD|macro|TPM_BWR_SC_CMOD
DECL|TPM_BWR_SC_CPWMS|macro|TPM_BWR_SC_CPWMS
DECL|TPM_BWR_SC_DMA|macro|TPM_BWR_SC_DMA
DECL|TPM_BWR_SC_PS|macro|TPM_BWR_SC_PS
DECL|TPM_BWR_SC_TOF|macro|TPM_BWR_SC_TOF
DECL|TPM_BWR_SC_TOIE|macro|TPM_BWR_SC_TOIE
DECL|TPM_BWR_STATUS_CH0F|macro|TPM_BWR_STATUS_CH0F
DECL|TPM_BWR_STATUS_CH1F|macro|TPM_BWR_STATUS_CH1F
DECL|TPM_BWR_STATUS_CH2F|macro|TPM_BWR_STATUS_CH2F
DECL|TPM_BWR_STATUS_CH3F|macro|TPM_BWR_STATUS_CH3F
DECL|TPM_BWR_STATUS_TOF|macro|TPM_BWR_STATUS_TOF
DECL|TPM_CLR_CNT|macro|TPM_CLR_CNT
DECL|TPM_CLR_COMBINE|macro|TPM_CLR_COMBINE
DECL|TPM_CLR_CONF|macro|TPM_CLR_CONF
DECL|TPM_CLR_CnSC|macro|TPM_CLR_CnSC
DECL|TPM_CLR_CnV|macro|TPM_CLR_CnV
DECL|TPM_CLR_FILTER|macro|TPM_CLR_FILTER
DECL|TPM_CLR_MOD|macro|TPM_CLR_MOD
DECL|TPM_CLR_QDCTRL|macro|TPM_CLR_QDCTRL
DECL|TPM_CLR_SC|macro|TPM_CLR_SC
DECL|TPM_CLR_STATUS|macro|TPM_CLR_STATUS
DECL|TPM_INSTANCE_COUNT|macro|TPM_INSTANCE_COUNT
DECL|TPM_RD_CNT_COUNT|macro|TPM_RD_CNT_COUNT
DECL|TPM_RD_CNT|macro|TPM_RD_CNT
DECL|TPM_RD_COMBINE_COMBINE0|macro|TPM_RD_COMBINE_COMBINE0
DECL|TPM_RD_COMBINE_COMBINE1|macro|TPM_RD_COMBINE_COMBINE1
DECL|TPM_RD_COMBINE_COMSWAP0|macro|TPM_RD_COMBINE_COMSWAP0
DECL|TPM_RD_COMBINE_COMSWAP1|macro|TPM_RD_COMBINE_COMSWAP1
DECL|TPM_RD_COMBINE|macro|TPM_RD_COMBINE
DECL|TPM_RD_CONF_CROT|macro|TPM_RD_CONF_CROT
DECL|TPM_RD_CONF_CSOO|macro|TPM_RD_CONF_CSOO
DECL|TPM_RD_CONF_CSOT|macro|TPM_RD_CONF_CSOT
DECL|TPM_RD_CONF_DBGMODE|macro|TPM_RD_CONF_DBGMODE
DECL|TPM_RD_CONF_DOZEEN|macro|TPM_RD_CONF_DOZEEN
DECL|TPM_RD_CONF_GTBEEN|macro|TPM_RD_CONF_GTBEEN
DECL|TPM_RD_CONF_TRGSEL|macro|TPM_RD_CONF_TRGSEL
DECL|TPM_RD_CONF|macro|TPM_RD_CONF
DECL|TPM_RD_CnSC_CHF|macro|TPM_RD_CnSC_CHF
DECL|TPM_RD_CnSC_CHIE|macro|TPM_RD_CnSC_CHIE
DECL|TPM_RD_CnSC_DMA|macro|TPM_RD_CnSC_DMA
DECL|TPM_RD_CnSC_ELSA|macro|TPM_RD_CnSC_ELSA
DECL|TPM_RD_CnSC_ELSB|macro|TPM_RD_CnSC_ELSB
DECL|TPM_RD_CnSC_MSA|macro|TPM_RD_CnSC_MSA
DECL|TPM_RD_CnSC_MSB|macro|TPM_RD_CnSC_MSB
DECL|TPM_RD_CnSC|macro|TPM_RD_CnSC
DECL|TPM_RD_CnV_VAL|macro|TPM_RD_CnV_VAL
DECL|TPM_RD_CnV|macro|TPM_RD_CnV
DECL|TPM_RD_FILTER_CH0FVAL|macro|TPM_RD_FILTER_CH0FVAL
DECL|TPM_RD_FILTER_CH1FVAL|macro|TPM_RD_FILTER_CH1FVAL
DECL|TPM_RD_FILTER_CH2FVAL|macro|TPM_RD_FILTER_CH2FVAL
DECL|TPM_RD_FILTER_CH3FVAL|macro|TPM_RD_FILTER_CH3FVAL
DECL|TPM_RD_FILTER|macro|TPM_RD_FILTER
DECL|TPM_RD_MOD_MOD|macro|TPM_RD_MOD_MOD
DECL|TPM_RD_MOD|macro|TPM_RD_MOD
DECL|TPM_RD_QDCTRL_QUADEN|macro|TPM_RD_QDCTRL_QUADEN
DECL|TPM_RD_QDCTRL_QUADIR|macro|TPM_RD_QDCTRL_QUADIR
DECL|TPM_RD_QDCTRL_QUADMODE|macro|TPM_RD_QDCTRL_QUADMODE
DECL|TPM_RD_QDCTRL_TOFDIR|macro|TPM_RD_QDCTRL_TOFDIR
DECL|TPM_RD_QDCTRL|macro|TPM_RD_QDCTRL
DECL|TPM_RD_SC_CMOD|macro|TPM_RD_SC_CMOD
DECL|TPM_RD_SC_CPWMS|macro|TPM_RD_SC_CPWMS
DECL|TPM_RD_SC_DMA|macro|TPM_RD_SC_DMA
DECL|TPM_RD_SC_PS|macro|TPM_RD_SC_PS
DECL|TPM_RD_SC_TOF|macro|TPM_RD_SC_TOF
DECL|TPM_RD_SC_TOIE|macro|TPM_RD_SC_TOIE
DECL|TPM_RD_SC|macro|TPM_RD_SC
DECL|TPM_RD_STATUS_CH0F|macro|TPM_RD_STATUS_CH0F
DECL|TPM_RD_STATUS_CH1F|macro|TPM_RD_STATUS_CH1F
DECL|TPM_RD_STATUS_CH2F|macro|TPM_RD_STATUS_CH2F
DECL|TPM_RD_STATUS_CH3F|macro|TPM_RD_STATUS_CH3F
DECL|TPM_RD_STATUS_TOF|macro|TPM_RD_STATUS_TOF
DECL|TPM_RD_STATUS|macro|TPM_RD_STATUS
DECL|TPM_RMW_CNT|macro|TPM_RMW_CNT
DECL|TPM_RMW_COMBINE|macro|TPM_RMW_COMBINE
DECL|TPM_RMW_CONF|macro|TPM_RMW_CONF
DECL|TPM_RMW_CnSC|macro|TPM_RMW_CnSC
DECL|TPM_RMW_CnV|macro|TPM_RMW_CnV
DECL|TPM_RMW_FILTER|macro|TPM_RMW_FILTER
DECL|TPM_RMW_MOD|macro|TPM_RMW_MOD
DECL|TPM_RMW_QDCTRL|macro|TPM_RMW_QDCTRL
DECL|TPM_RMW_SC|macro|TPM_RMW_SC
DECL|TPM_RMW_STATUS|macro|TPM_RMW_STATUS
DECL|TPM_SET_CNT|macro|TPM_SET_CNT
DECL|TPM_SET_COMBINE|macro|TPM_SET_COMBINE
DECL|TPM_SET_CONF|macro|TPM_SET_CONF
DECL|TPM_SET_CnSC|macro|TPM_SET_CnSC
DECL|TPM_SET_CnV|macro|TPM_SET_CnV
DECL|TPM_SET_FILTER|macro|TPM_SET_FILTER
DECL|TPM_SET_MOD|macro|TPM_SET_MOD
DECL|TPM_SET_QDCTRL|macro|TPM_SET_QDCTRL
DECL|TPM_SET_SC|macro|TPM_SET_SC
DECL|TPM_SET_STATUS|macro|TPM_SET_STATUS
DECL|TPM_TOG_CNT|macro|TPM_TOG_CNT
DECL|TPM_TOG_COMBINE|macro|TPM_TOG_COMBINE
DECL|TPM_TOG_CONF|macro|TPM_TOG_CONF
DECL|TPM_TOG_CnSC|macro|TPM_TOG_CnSC
DECL|TPM_TOG_CnV|macro|TPM_TOG_CnV
DECL|TPM_TOG_FILTER|macro|TPM_TOG_FILTER
DECL|TPM_TOG_MOD|macro|TPM_TOG_MOD
DECL|TPM_TOG_QDCTRL|macro|TPM_TOG_QDCTRL
DECL|TPM_TOG_SC|macro|TPM_TOG_SC
DECL|TPM_TOG_STATUS|macro|TPM_TOG_STATUS
DECL|TPM_WR_CNT_COUNT|macro|TPM_WR_CNT_COUNT
DECL|TPM_WR_CNT|macro|TPM_WR_CNT
DECL|TPM_WR_COMBINE_COMBINE0|macro|TPM_WR_COMBINE_COMBINE0
DECL|TPM_WR_COMBINE_COMBINE1|macro|TPM_WR_COMBINE_COMBINE1
DECL|TPM_WR_COMBINE_COMSWAP0|macro|TPM_WR_COMBINE_COMSWAP0
DECL|TPM_WR_COMBINE_COMSWAP1|macro|TPM_WR_COMBINE_COMSWAP1
DECL|TPM_WR_COMBINE|macro|TPM_WR_COMBINE
DECL|TPM_WR_CONF_CROT|macro|TPM_WR_CONF_CROT
DECL|TPM_WR_CONF_CSOO|macro|TPM_WR_CONF_CSOO
DECL|TPM_WR_CONF_CSOT|macro|TPM_WR_CONF_CSOT
DECL|TPM_WR_CONF_DBGMODE|macro|TPM_WR_CONF_DBGMODE
DECL|TPM_WR_CONF_DOZEEN|macro|TPM_WR_CONF_DOZEEN
DECL|TPM_WR_CONF_GTBEEN|macro|TPM_WR_CONF_GTBEEN
DECL|TPM_WR_CONF_TRGSEL|macro|TPM_WR_CONF_TRGSEL
DECL|TPM_WR_CONF|macro|TPM_WR_CONF
DECL|TPM_WR_CnSC_CHF|macro|TPM_WR_CnSC_CHF
DECL|TPM_WR_CnSC_CHIE|macro|TPM_WR_CnSC_CHIE
DECL|TPM_WR_CnSC_DMA|macro|TPM_WR_CnSC_DMA
DECL|TPM_WR_CnSC_ELSA|macro|TPM_WR_CnSC_ELSA
DECL|TPM_WR_CnSC_ELSB|macro|TPM_WR_CnSC_ELSB
DECL|TPM_WR_CnSC_MSA|macro|TPM_WR_CnSC_MSA
DECL|TPM_WR_CnSC_MSB|macro|TPM_WR_CnSC_MSB
DECL|TPM_WR_CnSC|macro|TPM_WR_CnSC
DECL|TPM_WR_CnV_VAL|macro|TPM_WR_CnV_VAL
DECL|TPM_WR_CnV|macro|TPM_WR_CnV
DECL|TPM_WR_FILTER_CH0FVAL|macro|TPM_WR_FILTER_CH0FVAL
DECL|TPM_WR_FILTER_CH1FVAL|macro|TPM_WR_FILTER_CH1FVAL
DECL|TPM_WR_FILTER_CH2FVAL|macro|TPM_WR_FILTER_CH2FVAL
DECL|TPM_WR_FILTER_CH3FVAL|macro|TPM_WR_FILTER_CH3FVAL
DECL|TPM_WR_FILTER|macro|TPM_WR_FILTER
DECL|TPM_WR_MOD_MOD|macro|TPM_WR_MOD_MOD
DECL|TPM_WR_MOD|macro|TPM_WR_MOD
DECL|TPM_WR_QDCTRL_QUADEN|macro|TPM_WR_QDCTRL_QUADEN
DECL|TPM_WR_QDCTRL_QUADMODE|macro|TPM_WR_QDCTRL_QUADMODE
DECL|TPM_WR_QDCTRL|macro|TPM_WR_QDCTRL
DECL|TPM_WR_SC_CMOD|macro|TPM_WR_SC_CMOD
DECL|TPM_WR_SC_CPWMS|macro|TPM_WR_SC_CPWMS
DECL|TPM_WR_SC_DMA|macro|TPM_WR_SC_DMA
DECL|TPM_WR_SC_PS|macro|TPM_WR_SC_PS
DECL|TPM_WR_SC_TOF|macro|TPM_WR_SC_TOF
DECL|TPM_WR_SC_TOIE|macro|TPM_WR_SC_TOIE
DECL|TPM_WR_SC|macro|TPM_WR_SC
DECL|TPM_WR_STATUS_CH0F|macro|TPM_WR_STATUS_CH0F
DECL|TPM_WR_STATUS_CH1F|macro|TPM_WR_STATUS_CH1F
DECL|TPM_WR_STATUS_CH2F|macro|TPM_WR_STATUS_CH2F
DECL|TPM_WR_STATUS_CH3F|macro|TPM_WR_STATUS_CH3F
DECL|TPM_WR_STATUS_TOF|macro|TPM_WR_STATUS_TOF
DECL|TPM_WR_STATUS|macro|TPM_WR_STATUS
DECL|TRNG0_IDX|macro|TRNG0_IDX
DECL|TRNG_BRD_FRQCNT_FRQ_CT|macro|TRNG_BRD_FRQCNT_FRQ_CT
DECL|TRNG_BRD_FRQMAX_FRQ_MAX|macro|TRNG_BRD_FRQMAX_FRQ_MAX
DECL|TRNG_BRD_FRQMIN_FRQ_MIN|macro|TRNG_BRD_FRQMIN_FRQ_MIN
DECL|TRNG_BRD_INT_CTRL_ENT_VAL|macro|TRNG_BRD_INT_CTRL_ENT_VAL
DECL|TRNG_BRD_INT_CTRL_FRQ_CT_FAIL|macro|TRNG_BRD_INT_CTRL_FRQ_CT_FAIL
DECL|TRNG_BRD_INT_CTRL_HW_ERR|macro|TRNG_BRD_INT_CTRL_HW_ERR
DECL|TRNG_BRD_INT_CTRL_UNUSED|macro|TRNG_BRD_INT_CTRL_UNUSED
DECL|TRNG_BRD_INT_MASK_ENT_VAL|macro|TRNG_BRD_INT_MASK_ENT_VAL
DECL|TRNG_BRD_INT_MASK_FRQ_CT_FAIL|macro|TRNG_BRD_INT_MASK_FRQ_CT_FAIL
DECL|TRNG_BRD_INT_MASK_HW_ERR|macro|TRNG_BRD_INT_MASK_HW_ERR
DECL|TRNG_BRD_INT_STATUS_ENT_VAL|macro|TRNG_BRD_INT_STATUS_ENT_VAL
DECL|TRNG_BRD_INT_STATUS_FRQ_CT_FAIL|macro|TRNG_BRD_INT_STATUS_FRQ_CT_FAIL
DECL|TRNG_BRD_INT_STATUS_HW_ERR|macro|TRNG_BRD_INT_STATUS_HW_ERR
DECL|TRNG_BRD_MCTL_ENT_VAL|macro|TRNG_BRD_MCTL_ENT_VAL
DECL|TRNG_BRD_MCTL_ERR|macro|TRNG_BRD_MCTL_ERR
DECL|TRNG_BRD_MCTL_FCT_FAIL|macro|TRNG_BRD_MCTL_FCT_FAIL
DECL|TRNG_BRD_MCTL_FCT_VAL|macro|TRNG_BRD_MCTL_FCT_VAL
DECL|TRNG_BRD_MCTL_FOR_SCLK|macro|TRNG_BRD_MCTL_FOR_SCLK
DECL|TRNG_BRD_MCTL_OSC_DIV|macro|TRNG_BRD_MCTL_OSC_DIV
DECL|TRNG_BRD_MCTL_PRGM|macro|TRNG_BRD_MCTL_PRGM
DECL|TRNG_BRD_MCTL_SAMP_MODE|macro|TRNG_BRD_MCTL_SAMP_MODE
DECL|TRNG_BRD_MCTL_TRNG_ACC|macro|TRNG_BRD_MCTL_TRNG_ACC
DECL|TRNG_BRD_MCTL_TSTOP_OK|macro|TRNG_BRD_MCTL_TSTOP_OK
DECL|TRNG_BRD_MCTL_TST_OUT|macro|TRNG_BRD_MCTL_TST_OUT
DECL|TRNG_BRD_MCTL_UNUSED|macro|TRNG_BRD_MCTL_UNUSED
DECL|TRNG_BRD_PKRCNT10_PKR_0_CT|macro|TRNG_BRD_PKRCNT10_PKR_0_CT
DECL|TRNG_BRD_PKRCNT10_PKR_1_CT|macro|TRNG_BRD_PKRCNT10_PKR_1_CT
DECL|TRNG_BRD_PKRCNT32_PKR_2_CT|macro|TRNG_BRD_PKRCNT32_PKR_2_CT
DECL|TRNG_BRD_PKRCNT32_PKR_3_CT|macro|TRNG_BRD_PKRCNT32_PKR_3_CT
DECL|TRNG_BRD_PKRCNT54_PKR_4_CT|macro|TRNG_BRD_PKRCNT54_PKR_4_CT
DECL|TRNG_BRD_PKRCNT54_PKR_5_CT|macro|TRNG_BRD_PKRCNT54_PKR_5_CT
DECL|TRNG_BRD_PKRCNT76_PKR_6_CT|macro|TRNG_BRD_PKRCNT76_PKR_6_CT
DECL|TRNG_BRD_PKRCNT76_PKR_7_CT|macro|TRNG_BRD_PKRCNT76_PKR_7_CT
DECL|TRNG_BRD_PKRCNT98_PKR_8_CT|macro|TRNG_BRD_PKRCNT98_PKR_8_CT
DECL|TRNG_BRD_PKRCNT98_PKR_9_CT|macro|TRNG_BRD_PKRCNT98_PKR_9_CT
DECL|TRNG_BRD_PKRCNTBA_PKR_A_CT|macro|TRNG_BRD_PKRCNTBA_PKR_A_CT
DECL|TRNG_BRD_PKRCNTBA_PKR_B_CT|macro|TRNG_BRD_PKRCNTBA_PKR_B_CT
DECL|TRNG_BRD_PKRCNTDC_PKR_C_CT|macro|TRNG_BRD_PKRCNTDC_PKR_C_CT
DECL|TRNG_BRD_PKRCNTDC_PKR_D_CT|macro|TRNG_BRD_PKRCNTDC_PKR_D_CT
DECL|TRNG_BRD_PKRCNTFE_PKR_E_CT|macro|TRNG_BRD_PKRCNTFE_PKR_E_CT
DECL|TRNG_BRD_PKRCNTFE_PKR_F_CT|macro|TRNG_BRD_PKRCNTFE_PKR_F_CT
DECL|TRNG_BRD_PKRMAX_PKR_MAX|macro|TRNG_BRD_PKRMAX_PKR_MAX
DECL|TRNG_BRD_PKRRNG_PKR_RNG|macro|TRNG_BRD_PKRRNG_PKR_RNG
DECL|TRNG_BRD_PKRSQ_PKR_SQ|macro|TRNG_BRD_PKRSQ_PKR_SQ
DECL|TRNG_BRD_SBLIM_SB_LIM|macro|TRNG_BRD_SBLIM_SB_LIM
DECL|TRNG_BRD_SCMC_MONO_CT|macro|TRNG_BRD_SCMC_MONO_CT
DECL|TRNG_BRD_SCMISC_LRUN_MAX|macro|TRNG_BRD_SCMISC_LRUN_MAX
DECL|TRNG_BRD_SCMISC_RTY_CT|macro|TRNG_BRD_SCMISC_RTY_CT
DECL|TRNG_BRD_SCML_MONO_MAX|macro|TRNG_BRD_SCML_MONO_MAX
DECL|TRNG_BRD_SCML_MONO_RNG|macro|TRNG_BRD_SCML_MONO_RNG
DECL|TRNG_BRD_SCR1C_R1_0_CT|macro|TRNG_BRD_SCR1C_R1_0_CT
DECL|TRNG_BRD_SCR1C_R1_1_CT|macro|TRNG_BRD_SCR1C_R1_1_CT
DECL|TRNG_BRD_SCR1L_RUN1_MAX|macro|TRNG_BRD_SCR1L_RUN1_MAX
DECL|TRNG_BRD_SCR1L_RUN1_RNG|macro|TRNG_BRD_SCR1L_RUN1_RNG
DECL|TRNG_BRD_SCR2C_R2_0_CT|macro|TRNG_BRD_SCR2C_R2_0_CT
DECL|TRNG_BRD_SCR2C_R2_1_CT|macro|TRNG_BRD_SCR2C_R2_1_CT
DECL|TRNG_BRD_SCR2L_RUN2_MAX|macro|TRNG_BRD_SCR2L_RUN2_MAX
DECL|TRNG_BRD_SCR2L_RUN2_RNG|macro|TRNG_BRD_SCR2L_RUN2_RNG
DECL|TRNG_BRD_SCR3C_R3_0_CT|macro|TRNG_BRD_SCR3C_R3_0_CT
DECL|TRNG_BRD_SCR3C_R3_1_CT|macro|TRNG_BRD_SCR3C_R3_1_CT
DECL|TRNG_BRD_SCR3L_RUN3_MAX|macro|TRNG_BRD_SCR3L_RUN3_MAX
DECL|TRNG_BRD_SCR3L_RUN3_RNG|macro|TRNG_BRD_SCR3L_RUN3_RNG
DECL|TRNG_BRD_SCR4C_R4_0_CT|macro|TRNG_BRD_SCR4C_R4_0_CT
DECL|TRNG_BRD_SCR4C_R4_1_CT|macro|TRNG_BRD_SCR4C_R4_1_CT
DECL|TRNG_BRD_SCR4L_RUN4_MAX|macro|TRNG_BRD_SCR4L_RUN4_MAX
DECL|TRNG_BRD_SCR4L_RUN4_RNG|macro|TRNG_BRD_SCR4L_RUN4_RNG
DECL|TRNG_BRD_SCR5C_R5_0_CT|macro|TRNG_BRD_SCR5C_R5_0_CT
DECL|TRNG_BRD_SCR5C_R5_1_CT|macro|TRNG_BRD_SCR5C_R5_1_CT
DECL|TRNG_BRD_SCR5L_RUN5_MAX|macro|TRNG_BRD_SCR5L_RUN5_MAX
DECL|TRNG_BRD_SCR5L_RUN5_RNG|macro|TRNG_BRD_SCR5L_RUN5_RNG
DECL|TRNG_BRD_SCR6PC_R6P_0_CT|macro|TRNG_BRD_SCR6PC_R6P_0_CT
DECL|TRNG_BRD_SCR6PC_R6P_1_CT|macro|TRNG_BRD_SCR6PC_R6P_1_CT
DECL|TRNG_BRD_SCR6PL_RUN6P_MAX|macro|TRNG_BRD_SCR6PL_RUN6P_MAX
DECL|TRNG_BRD_SCR6PL_RUN6P_RNG|macro|TRNG_BRD_SCR6PL_RUN6P_RNG
DECL|TRNG_BRD_SDCTL_ENT_DLY|macro|TRNG_BRD_SDCTL_ENT_DLY
DECL|TRNG_BRD_SDCTL_SAMP_SIZE|macro|TRNG_BRD_SDCTL_SAMP_SIZE
DECL|TRNG_BRD_SEC_CFG_NO_PRGM|macro|TRNG_BRD_SEC_CFG_NO_PRGM
DECL|TRNG_BRD_SEC_CFG_SH0|macro|TRNG_BRD_SEC_CFG_SH0
DECL|TRNG_BRD_SEC_CFG_SK_VAL|macro|TRNG_BRD_SEC_CFG_SK_VAL
DECL|TRNG_BRD_STATUS_RETRY_CT|macro|TRNG_BRD_STATUS_RETRY_CT
DECL|TRNG_BRD_STATUS_TF1BR0|macro|TRNG_BRD_STATUS_TF1BR0
DECL|TRNG_BRD_STATUS_TF1BR1|macro|TRNG_BRD_STATUS_TF1BR1
DECL|TRNG_BRD_STATUS_TF2BR0|macro|TRNG_BRD_STATUS_TF2BR0
DECL|TRNG_BRD_STATUS_TF2BR1|macro|TRNG_BRD_STATUS_TF2BR1
DECL|TRNG_BRD_STATUS_TF3BR0|macro|TRNG_BRD_STATUS_TF3BR0
DECL|TRNG_BRD_STATUS_TF3BR1|macro|TRNG_BRD_STATUS_TF3BR1
DECL|TRNG_BRD_STATUS_TF4BR0|macro|TRNG_BRD_STATUS_TF4BR0
DECL|TRNG_BRD_STATUS_TF4BR1|macro|TRNG_BRD_STATUS_TF4BR1
DECL|TRNG_BRD_STATUS_TF5BR0|macro|TRNG_BRD_STATUS_TF5BR0
DECL|TRNG_BRD_STATUS_TF5BR1|macro|TRNG_BRD_STATUS_TF5BR1
DECL|TRNG_BRD_STATUS_TF6PBR0|macro|TRNG_BRD_STATUS_TF6PBR0
DECL|TRNG_BRD_STATUS_TF6PBR1|macro|TRNG_BRD_STATUS_TF6PBR1
DECL|TRNG_BRD_STATUS_TFLR|macro|TRNG_BRD_STATUS_TFLR
DECL|TRNG_BRD_STATUS_TFMB|macro|TRNG_BRD_STATUS_TFMB
DECL|TRNG_BRD_STATUS_TFP|macro|TRNG_BRD_STATUS_TFP
DECL|TRNG_BRD_STATUS_TFSB|macro|TRNG_BRD_STATUS_TFSB
DECL|TRNG_BRD_TOTSAM_TOT_SAM|macro|TRNG_BRD_TOTSAM_TOT_SAM
DECL|TRNG_BRD_VID1_RNG_IP_ID|macro|TRNG_BRD_VID1_RNG_IP_ID
DECL|TRNG_BRD_VID1_RNG_MAJ_REV|macro|TRNG_BRD_VID1_RNG_MAJ_REV
DECL|TRNG_BRD_VID1_RNG_MIN_REV|macro|TRNG_BRD_VID1_RNG_MIN_REV
DECL|TRNG_BRD_VID2_RNG_CONFIG_OPT|macro|TRNG_BRD_VID2_RNG_CONFIG_OPT
DECL|TRNG_BRD_VID2_RNG_ECO_REV|macro|TRNG_BRD_VID2_RNG_ECO_REV
DECL|TRNG_BRD_VID2_RNG_ERA|macro|TRNG_BRD_VID2_RNG_ERA
DECL|TRNG_BRD_VID2_RNG_INTG_OPT|macro|TRNG_BRD_VID2_RNG_INTG_OPT
DECL|TRNG_BWR_FRQMAX_FRQ_MAX|macro|TRNG_BWR_FRQMAX_FRQ_MAX
DECL|TRNG_BWR_FRQMIN_FRQ_MIN|macro|TRNG_BWR_FRQMIN_FRQ_MIN
DECL|TRNG_BWR_INT_CTRL_ENT_VAL|macro|TRNG_BWR_INT_CTRL_ENT_VAL
DECL|TRNG_BWR_INT_CTRL_FRQ_CT_FAIL|macro|TRNG_BWR_INT_CTRL_FRQ_CT_FAIL
DECL|TRNG_BWR_INT_CTRL_HW_ERR|macro|TRNG_BWR_INT_CTRL_HW_ERR
DECL|TRNG_BWR_INT_CTRL_UNUSED|macro|TRNG_BWR_INT_CTRL_UNUSED
DECL|TRNG_BWR_INT_MASK_ENT_VAL|macro|TRNG_BWR_INT_MASK_ENT_VAL
DECL|TRNG_BWR_INT_MASK_FRQ_CT_FAIL|macro|TRNG_BWR_INT_MASK_FRQ_CT_FAIL
DECL|TRNG_BWR_INT_MASK_HW_ERR|macro|TRNG_BWR_INT_MASK_HW_ERR
DECL|TRNG_BWR_INT_STATUS_FRQ_CT_FAIL|macro|TRNG_BWR_INT_STATUS_FRQ_CT_FAIL
DECL|TRNG_BWR_MCTL_ERR|macro|TRNG_BWR_MCTL_ERR
DECL|TRNG_BWR_MCTL_FOR_SCLK|macro|TRNG_BWR_MCTL_FOR_SCLK
DECL|TRNG_BWR_MCTL_OSC_DIV|macro|TRNG_BWR_MCTL_OSC_DIV
DECL|TRNG_BWR_MCTL_PRGM|macro|TRNG_BWR_MCTL_PRGM
DECL|TRNG_BWR_MCTL_RST_DEF|macro|TRNG_BWR_MCTL_RST_DEF
DECL|TRNG_BWR_MCTL_SAMP_MODE|macro|TRNG_BWR_MCTL_SAMP_MODE
DECL|TRNG_BWR_MCTL_TRNG_ACC|macro|TRNG_BWR_MCTL_TRNG_ACC
DECL|TRNG_BWR_MCTL_UNUSED|macro|TRNG_BWR_MCTL_UNUSED
DECL|TRNG_BWR_PKRMAX_PKR_MAX|macro|TRNG_BWR_PKRMAX_PKR_MAX
DECL|TRNG_BWR_PKRRNG_PKR_RNG|macro|TRNG_BWR_PKRRNG_PKR_RNG
DECL|TRNG_BWR_SBLIM_SB_LIM|macro|TRNG_BWR_SBLIM_SB_LIM
DECL|TRNG_BWR_SCMISC_LRUN_MAX|macro|TRNG_BWR_SCMISC_LRUN_MAX
DECL|TRNG_BWR_SCMISC_RTY_CT|macro|TRNG_BWR_SCMISC_RTY_CT
DECL|TRNG_BWR_SCML_MONO_MAX|macro|TRNG_BWR_SCML_MONO_MAX
DECL|TRNG_BWR_SCML_MONO_RNG|macro|TRNG_BWR_SCML_MONO_RNG
DECL|TRNG_BWR_SCR1L_RUN1_MAX|macro|TRNG_BWR_SCR1L_RUN1_MAX
DECL|TRNG_BWR_SCR1L_RUN1_RNG|macro|TRNG_BWR_SCR1L_RUN1_RNG
DECL|TRNG_BWR_SCR2L_RUN2_MAX|macro|TRNG_BWR_SCR2L_RUN2_MAX
DECL|TRNG_BWR_SCR2L_RUN2_RNG|macro|TRNG_BWR_SCR2L_RUN2_RNG
DECL|TRNG_BWR_SCR3L_RUN3_MAX|macro|TRNG_BWR_SCR3L_RUN3_MAX
DECL|TRNG_BWR_SCR3L_RUN3_RNG|macro|TRNG_BWR_SCR3L_RUN3_RNG
DECL|TRNG_BWR_SCR4L_RUN4_MAX|macro|TRNG_BWR_SCR4L_RUN4_MAX
DECL|TRNG_BWR_SCR4L_RUN4_RNG|macro|TRNG_BWR_SCR4L_RUN4_RNG
DECL|TRNG_BWR_SCR5L_RUN5_MAX|macro|TRNG_BWR_SCR5L_RUN5_MAX
DECL|TRNG_BWR_SCR5L_RUN5_RNG|macro|TRNG_BWR_SCR5L_RUN5_RNG
DECL|TRNG_BWR_SCR6PL_RUN6P_MAX|macro|TRNG_BWR_SCR6PL_RUN6P_MAX
DECL|TRNG_BWR_SCR6PL_RUN6P_RNG|macro|TRNG_BWR_SCR6PL_RUN6P_RNG
DECL|TRNG_BWR_SDCTL_ENT_DLY|macro|TRNG_BWR_SDCTL_ENT_DLY
DECL|TRNG_BWR_SDCTL_SAMP_SIZE|macro|TRNG_BWR_SDCTL_SAMP_SIZE
DECL|TRNG_BWR_SEC_CFG_NO_PRGM|macro|TRNG_BWR_SEC_CFG_NO_PRGM
DECL|TRNG_BWR_SEC_CFG_SH0|macro|TRNG_BWR_SEC_CFG_SH0
DECL|TRNG_BWR_SEC_CFG_SK_VAL|macro|TRNG_BWR_SEC_CFG_SK_VAL
DECL|TRNG_CLR_FRQMAX|macro|TRNG_CLR_FRQMAX
DECL|TRNG_CLR_FRQMIN|macro|TRNG_CLR_FRQMIN
DECL|TRNG_CLR_INT_CTRL|macro|TRNG_CLR_INT_CTRL
DECL|TRNG_CLR_INT_MASK|macro|TRNG_CLR_INT_MASK
DECL|TRNG_CLR_INT_STATUS|macro|TRNG_CLR_INT_STATUS
DECL|TRNG_CLR_MCTL|macro|TRNG_CLR_MCTL
DECL|TRNG_CLR_PKRMAX|macro|TRNG_CLR_PKRMAX
DECL|TRNG_CLR_PKRRNG|macro|TRNG_CLR_PKRRNG
DECL|TRNG_CLR_SBLIM|macro|TRNG_CLR_SBLIM
DECL|TRNG_CLR_SCMISC|macro|TRNG_CLR_SCMISC
DECL|TRNG_CLR_SCML|macro|TRNG_CLR_SCML
DECL|TRNG_CLR_SCR1L|macro|TRNG_CLR_SCR1L
DECL|TRNG_CLR_SCR2L|macro|TRNG_CLR_SCR2L
DECL|TRNG_CLR_SCR3L|macro|TRNG_CLR_SCR3L
DECL|TRNG_CLR_SCR4L|macro|TRNG_CLR_SCR4L
DECL|TRNG_CLR_SCR5L|macro|TRNG_CLR_SCR5L
DECL|TRNG_CLR_SCR6PL|macro|TRNG_CLR_SCR6PL
DECL|TRNG_CLR_SDCTL|macro|TRNG_CLR_SDCTL
DECL|TRNG_CLR_SEC_CFG|macro|TRNG_CLR_SEC_CFG
DECL|TRNG_INSTANCE_COUNT|macro|TRNG_INSTANCE_COUNT
DECL|TRNG_RD_ENT|macro|TRNG_RD_ENT
DECL|TRNG_RD_FRQCNT_FRQ_CT|macro|TRNG_RD_FRQCNT_FRQ_CT
DECL|TRNG_RD_FRQCNT|macro|TRNG_RD_FRQCNT
DECL|TRNG_RD_FRQMAX_FRQ_MAX|macro|TRNG_RD_FRQMAX_FRQ_MAX
DECL|TRNG_RD_FRQMAX|macro|TRNG_RD_FRQMAX
DECL|TRNG_RD_FRQMIN_FRQ_MIN|macro|TRNG_RD_FRQMIN_FRQ_MIN
DECL|TRNG_RD_FRQMIN|macro|TRNG_RD_FRQMIN
DECL|TRNG_RD_INT_CTRL_ENT_VAL|macro|TRNG_RD_INT_CTRL_ENT_VAL
DECL|TRNG_RD_INT_CTRL_FRQ_CT_FAIL|macro|TRNG_RD_INT_CTRL_FRQ_CT_FAIL
DECL|TRNG_RD_INT_CTRL_HW_ERR|macro|TRNG_RD_INT_CTRL_HW_ERR
DECL|TRNG_RD_INT_CTRL_UNUSED|macro|TRNG_RD_INT_CTRL_UNUSED
DECL|TRNG_RD_INT_CTRL|macro|TRNG_RD_INT_CTRL
DECL|TRNG_RD_INT_MASK_ENT_VAL|macro|TRNG_RD_INT_MASK_ENT_VAL
DECL|TRNG_RD_INT_MASK_FRQ_CT_FAIL|macro|TRNG_RD_INT_MASK_FRQ_CT_FAIL
DECL|TRNG_RD_INT_MASK_HW_ERR|macro|TRNG_RD_INT_MASK_HW_ERR
DECL|TRNG_RD_INT_MASK|macro|TRNG_RD_INT_MASK
DECL|TRNG_RD_INT_STATUS_ENT_VAL|macro|TRNG_RD_INT_STATUS_ENT_VAL
DECL|TRNG_RD_INT_STATUS_FRQ_CT_FAIL|macro|TRNG_RD_INT_STATUS_FRQ_CT_FAIL
DECL|TRNG_RD_INT_STATUS_HW_ERR|macro|TRNG_RD_INT_STATUS_HW_ERR
DECL|TRNG_RD_INT_STATUS|macro|TRNG_RD_INT_STATUS
DECL|TRNG_RD_MCTL_ENT_VAL|macro|TRNG_RD_MCTL_ENT_VAL
DECL|TRNG_RD_MCTL_ERR|macro|TRNG_RD_MCTL_ERR
DECL|TRNG_RD_MCTL_FCT_FAIL|macro|TRNG_RD_MCTL_FCT_FAIL
DECL|TRNG_RD_MCTL_FCT_VAL|macro|TRNG_RD_MCTL_FCT_VAL
DECL|TRNG_RD_MCTL_FOR_SCLK|macro|TRNG_RD_MCTL_FOR_SCLK
DECL|TRNG_RD_MCTL_OSC_DIV|macro|TRNG_RD_MCTL_OSC_DIV
DECL|TRNG_RD_MCTL_PRGM|macro|TRNG_RD_MCTL_PRGM
DECL|TRNG_RD_MCTL_SAMP_MODE|macro|TRNG_RD_MCTL_SAMP_MODE
DECL|TRNG_RD_MCTL_TRNG_ACC|macro|TRNG_RD_MCTL_TRNG_ACC
DECL|TRNG_RD_MCTL_TSTOP_OK|macro|TRNG_RD_MCTL_TSTOP_OK
DECL|TRNG_RD_MCTL_TST_OUT|macro|TRNG_RD_MCTL_TST_OUT
DECL|TRNG_RD_MCTL_UNUSED|macro|TRNG_RD_MCTL_UNUSED
DECL|TRNG_RD_MCTL|macro|TRNG_RD_MCTL
DECL|TRNG_RD_PKRCNT10_PKR_0_CT|macro|TRNG_RD_PKRCNT10_PKR_0_CT
DECL|TRNG_RD_PKRCNT10_PKR_1_CT|macro|TRNG_RD_PKRCNT10_PKR_1_CT
DECL|TRNG_RD_PKRCNT10|macro|TRNG_RD_PKRCNT10
DECL|TRNG_RD_PKRCNT32_PKR_2_CT|macro|TRNG_RD_PKRCNT32_PKR_2_CT
DECL|TRNG_RD_PKRCNT32_PKR_3_CT|macro|TRNG_RD_PKRCNT32_PKR_3_CT
DECL|TRNG_RD_PKRCNT32|macro|TRNG_RD_PKRCNT32
DECL|TRNG_RD_PKRCNT54_PKR_4_CT|macro|TRNG_RD_PKRCNT54_PKR_4_CT
DECL|TRNG_RD_PKRCNT54_PKR_5_CT|macro|TRNG_RD_PKRCNT54_PKR_5_CT
DECL|TRNG_RD_PKRCNT54|macro|TRNG_RD_PKRCNT54
DECL|TRNG_RD_PKRCNT76_PKR_6_CT|macro|TRNG_RD_PKRCNT76_PKR_6_CT
DECL|TRNG_RD_PKRCNT76_PKR_7_CT|macro|TRNG_RD_PKRCNT76_PKR_7_CT
DECL|TRNG_RD_PKRCNT76|macro|TRNG_RD_PKRCNT76
DECL|TRNG_RD_PKRCNT98_PKR_8_CT|macro|TRNG_RD_PKRCNT98_PKR_8_CT
DECL|TRNG_RD_PKRCNT98_PKR_9_CT|macro|TRNG_RD_PKRCNT98_PKR_9_CT
DECL|TRNG_RD_PKRCNT98|macro|TRNG_RD_PKRCNT98
DECL|TRNG_RD_PKRCNTBA_PKR_A_CT|macro|TRNG_RD_PKRCNTBA_PKR_A_CT
DECL|TRNG_RD_PKRCNTBA_PKR_B_CT|macro|TRNG_RD_PKRCNTBA_PKR_B_CT
DECL|TRNG_RD_PKRCNTBA|macro|TRNG_RD_PKRCNTBA
DECL|TRNG_RD_PKRCNTDC_PKR_C_CT|macro|TRNG_RD_PKRCNTDC_PKR_C_CT
DECL|TRNG_RD_PKRCNTDC_PKR_D_CT|macro|TRNG_RD_PKRCNTDC_PKR_D_CT
DECL|TRNG_RD_PKRCNTDC|macro|TRNG_RD_PKRCNTDC
DECL|TRNG_RD_PKRCNTFE_PKR_E_CT|macro|TRNG_RD_PKRCNTFE_PKR_E_CT
DECL|TRNG_RD_PKRCNTFE_PKR_F_CT|macro|TRNG_RD_PKRCNTFE_PKR_F_CT
DECL|TRNG_RD_PKRCNTFE|macro|TRNG_RD_PKRCNTFE
DECL|TRNG_RD_PKRMAX_PKR_MAX|macro|TRNG_RD_PKRMAX_PKR_MAX
DECL|TRNG_RD_PKRMAX|macro|TRNG_RD_PKRMAX
DECL|TRNG_RD_PKRRNG_PKR_RNG|macro|TRNG_RD_PKRRNG_PKR_RNG
DECL|TRNG_RD_PKRRNG|macro|TRNG_RD_PKRRNG
DECL|TRNG_RD_PKRSQ_PKR_SQ|macro|TRNG_RD_PKRSQ_PKR_SQ
DECL|TRNG_RD_PKRSQ|macro|TRNG_RD_PKRSQ
DECL|TRNG_RD_SBLIM_SB_LIM|macro|TRNG_RD_SBLIM_SB_LIM
DECL|TRNG_RD_SBLIM|macro|TRNG_RD_SBLIM
DECL|TRNG_RD_SCMC_MONO_CT|macro|TRNG_RD_SCMC_MONO_CT
DECL|TRNG_RD_SCMC|macro|TRNG_RD_SCMC
DECL|TRNG_RD_SCMISC_LRUN_MAX|macro|TRNG_RD_SCMISC_LRUN_MAX
DECL|TRNG_RD_SCMISC_RTY_CT|macro|TRNG_RD_SCMISC_RTY_CT
DECL|TRNG_RD_SCMISC|macro|TRNG_RD_SCMISC
DECL|TRNG_RD_SCML_MONO_MAX|macro|TRNG_RD_SCML_MONO_MAX
DECL|TRNG_RD_SCML_MONO_RNG|macro|TRNG_RD_SCML_MONO_RNG
DECL|TRNG_RD_SCML|macro|TRNG_RD_SCML
DECL|TRNG_RD_SCR1C_R1_0_CT|macro|TRNG_RD_SCR1C_R1_0_CT
DECL|TRNG_RD_SCR1C_R1_1_CT|macro|TRNG_RD_SCR1C_R1_1_CT
DECL|TRNG_RD_SCR1C|macro|TRNG_RD_SCR1C
DECL|TRNG_RD_SCR1L_RUN1_MAX|macro|TRNG_RD_SCR1L_RUN1_MAX
DECL|TRNG_RD_SCR1L_RUN1_RNG|macro|TRNG_RD_SCR1L_RUN1_RNG
DECL|TRNG_RD_SCR1L|macro|TRNG_RD_SCR1L
DECL|TRNG_RD_SCR2C_R2_0_CT|macro|TRNG_RD_SCR2C_R2_0_CT
DECL|TRNG_RD_SCR2C_R2_1_CT|macro|TRNG_RD_SCR2C_R2_1_CT
DECL|TRNG_RD_SCR2C|macro|TRNG_RD_SCR2C
DECL|TRNG_RD_SCR2L_RUN2_MAX|macro|TRNG_RD_SCR2L_RUN2_MAX
DECL|TRNG_RD_SCR2L_RUN2_RNG|macro|TRNG_RD_SCR2L_RUN2_RNG
DECL|TRNG_RD_SCR2L|macro|TRNG_RD_SCR2L
DECL|TRNG_RD_SCR3C_R3_0_CT|macro|TRNG_RD_SCR3C_R3_0_CT
DECL|TRNG_RD_SCR3C_R3_1_CT|macro|TRNG_RD_SCR3C_R3_1_CT
DECL|TRNG_RD_SCR3C|macro|TRNG_RD_SCR3C
DECL|TRNG_RD_SCR3L_RUN3_MAX|macro|TRNG_RD_SCR3L_RUN3_MAX
DECL|TRNG_RD_SCR3L_RUN3_RNG|macro|TRNG_RD_SCR3L_RUN3_RNG
DECL|TRNG_RD_SCR3L|macro|TRNG_RD_SCR3L
DECL|TRNG_RD_SCR4C_R4_0_CT|macro|TRNG_RD_SCR4C_R4_0_CT
DECL|TRNG_RD_SCR4C_R4_1_CT|macro|TRNG_RD_SCR4C_R4_1_CT
DECL|TRNG_RD_SCR4C|macro|TRNG_RD_SCR4C
DECL|TRNG_RD_SCR4L_RUN4_MAX|macro|TRNG_RD_SCR4L_RUN4_MAX
DECL|TRNG_RD_SCR4L_RUN4_RNG|macro|TRNG_RD_SCR4L_RUN4_RNG
DECL|TRNG_RD_SCR4L|macro|TRNG_RD_SCR4L
DECL|TRNG_RD_SCR5C_R5_0_CT|macro|TRNG_RD_SCR5C_R5_0_CT
DECL|TRNG_RD_SCR5C_R5_1_CT|macro|TRNG_RD_SCR5C_R5_1_CT
DECL|TRNG_RD_SCR5C|macro|TRNG_RD_SCR5C
DECL|TRNG_RD_SCR5L_RUN5_MAX|macro|TRNG_RD_SCR5L_RUN5_MAX
DECL|TRNG_RD_SCR5L_RUN5_RNG|macro|TRNG_RD_SCR5L_RUN5_RNG
DECL|TRNG_RD_SCR5L|macro|TRNG_RD_SCR5L
DECL|TRNG_RD_SCR6PC_R6P_0_CT|macro|TRNG_RD_SCR6PC_R6P_0_CT
DECL|TRNG_RD_SCR6PC_R6P_1_CT|macro|TRNG_RD_SCR6PC_R6P_1_CT
DECL|TRNG_RD_SCR6PC|macro|TRNG_RD_SCR6PC
DECL|TRNG_RD_SCR6PL_RUN6P_MAX|macro|TRNG_RD_SCR6PL_RUN6P_MAX
DECL|TRNG_RD_SCR6PL_RUN6P_RNG|macro|TRNG_RD_SCR6PL_RUN6P_RNG
DECL|TRNG_RD_SCR6PL|macro|TRNG_RD_SCR6PL
DECL|TRNG_RD_SDCTL_ENT_DLY|macro|TRNG_RD_SDCTL_ENT_DLY
DECL|TRNG_RD_SDCTL_SAMP_SIZE|macro|TRNG_RD_SDCTL_SAMP_SIZE
DECL|TRNG_RD_SDCTL|macro|TRNG_RD_SDCTL
DECL|TRNG_RD_SEC_CFG_NO_PRGM|macro|TRNG_RD_SEC_CFG_NO_PRGM
DECL|TRNG_RD_SEC_CFG_SH0|macro|TRNG_RD_SEC_CFG_SH0
DECL|TRNG_RD_SEC_CFG_SK_VAL|macro|TRNG_RD_SEC_CFG_SK_VAL
DECL|TRNG_RD_SEC_CFG|macro|TRNG_RD_SEC_CFG
DECL|TRNG_RD_STATUS_RETRY_CT|macro|TRNG_RD_STATUS_RETRY_CT
DECL|TRNG_RD_STATUS_TF1BR0|macro|TRNG_RD_STATUS_TF1BR0
DECL|TRNG_RD_STATUS_TF1BR1|macro|TRNG_RD_STATUS_TF1BR1
DECL|TRNG_RD_STATUS_TF2BR0|macro|TRNG_RD_STATUS_TF2BR0
DECL|TRNG_RD_STATUS_TF2BR1|macro|TRNG_RD_STATUS_TF2BR1
DECL|TRNG_RD_STATUS_TF3BR0|macro|TRNG_RD_STATUS_TF3BR0
DECL|TRNG_RD_STATUS_TF3BR1|macro|TRNG_RD_STATUS_TF3BR1
DECL|TRNG_RD_STATUS_TF4BR0|macro|TRNG_RD_STATUS_TF4BR0
DECL|TRNG_RD_STATUS_TF4BR1|macro|TRNG_RD_STATUS_TF4BR1
DECL|TRNG_RD_STATUS_TF5BR0|macro|TRNG_RD_STATUS_TF5BR0
DECL|TRNG_RD_STATUS_TF5BR1|macro|TRNG_RD_STATUS_TF5BR1
DECL|TRNG_RD_STATUS_TF6PBR0|macro|TRNG_RD_STATUS_TF6PBR0
DECL|TRNG_RD_STATUS_TF6PBR1|macro|TRNG_RD_STATUS_TF6PBR1
DECL|TRNG_RD_STATUS_TFLR|macro|TRNG_RD_STATUS_TFLR
DECL|TRNG_RD_STATUS_TFMB|macro|TRNG_RD_STATUS_TFMB
DECL|TRNG_RD_STATUS_TFP|macro|TRNG_RD_STATUS_TFP
DECL|TRNG_RD_STATUS_TFSB|macro|TRNG_RD_STATUS_TFSB
DECL|TRNG_RD_STATUS|macro|TRNG_RD_STATUS
DECL|TRNG_RD_TOTSAM_TOT_SAM|macro|TRNG_RD_TOTSAM_TOT_SAM
DECL|TRNG_RD_TOTSAM|macro|TRNG_RD_TOTSAM
DECL|TRNG_RD_VID1_RNG_IP_ID|macro|TRNG_RD_VID1_RNG_IP_ID
DECL|TRNG_RD_VID1_RNG_MAJ_REV|macro|TRNG_RD_VID1_RNG_MAJ_REV
DECL|TRNG_RD_VID1_RNG_MIN_REV|macro|TRNG_RD_VID1_RNG_MIN_REV
DECL|TRNG_RD_VID1|macro|TRNG_RD_VID1
DECL|TRNG_RD_VID2_RNG_CONFIG_OPT|macro|TRNG_RD_VID2_RNG_CONFIG_OPT
DECL|TRNG_RD_VID2_RNG_ECO_REV|macro|TRNG_RD_VID2_RNG_ECO_REV
DECL|TRNG_RD_VID2_RNG_ERA|macro|TRNG_RD_VID2_RNG_ERA
DECL|TRNG_RD_VID2_RNG_INTG_OPT|macro|TRNG_RD_VID2_RNG_INTG_OPT
DECL|TRNG_RD_VID2|macro|TRNG_RD_VID2
DECL|TRNG_RMW_FRQMAX|macro|TRNG_RMW_FRQMAX
DECL|TRNG_RMW_FRQMIN|macro|TRNG_RMW_FRQMIN
DECL|TRNG_RMW_INT_CTRL|macro|TRNG_RMW_INT_CTRL
DECL|TRNG_RMW_INT_MASK|macro|TRNG_RMW_INT_MASK
DECL|TRNG_RMW_INT_STATUS|macro|TRNG_RMW_INT_STATUS
DECL|TRNG_RMW_MCTL|macro|TRNG_RMW_MCTL
DECL|TRNG_RMW_PKRMAX|macro|TRNG_RMW_PKRMAX
DECL|TRNG_RMW_PKRRNG|macro|TRNG_RMW_PKRRNG
DECL|TRNG_RMW_SBLIM|macro|TRNG_RMW_SBLIM
DECL|TRNG_RMW_SCMISC|macro|TRNG_RMW_SCMISC
DECL|TRNG_RMW_SCML|macro|TRNG_RMW_SCML
DECL|TRNG_RMW_SCR1L|macro|TRNG_RMW_SCR1L
DECL|TRNG_RMW_SCR2L|macro|TRNG_RMW_SCR2L
DECL|TRNG_RMW_SCR3L|macro|TRNG_RMW_SCR3L
DECL|TRNG_RMW_SCR4L|macro|TRNG_RMW_SCR4L
DECL|TRNG_RMW_SCR5L|macro|TRNG_RMW_SCR5L
DECL|TRNG_RMW_SCR6PL|macro|TRNG_RMW_SCR6PL
DECL|TRNG_RMW_SDCTL|macro|TRNG_RMW_SDCTL
DECL|TRNG_RMW_SEC_CFG|macro|TRNG_RMW_SEC_CFG
DECL|TRNG_SET_FRQMAX|macro|TRNG_SET_FRQMAX
DECL|TRNG_SET_FRQMIN|macro|TRNG_SET_FRQMIN
DECL|TRNG_SET_INT_CTRL|macro|TRNG_SET_INT_CTRL
DECL|TRNG_SET_INT_MASK|macro|TRNG_SET_INT_MASK
DECL|TRNG_SET_INT_STATUS|macro|TRNG_SET_INT_STATUS
DECL|TRNG_SET_MCTL|macro|TRNG_SET_MCTL
DECL|TRNG_SET_PKRMAX|macro|TRNG_SET_PKRMAX
DECL|TRNG_SET_PKRRNG|macro|TRNG_SET_PKRRNG
DECL|TRNG_SET_SBLIM|macro|TRNG_SET_SBLIM
DECL|TRNG_SET_SCMISC|macro|TRNG_SET_SCMISC
DECL|TRNG_SET_SCML|macro|TRNG_SET_SCML
DECL|TRNG_SET_SCR1L|macro|TRNG_SET_SCR1L
DECL|TRNG_SET_SCR2L|macro|TRNG_SET_SCR2L
DECL|TRNG_SET_SCR3L|macro|TRNG_SET_SCR3L
DECL|TRNG_SET_SCR4L|macro|TRNG_SET_SCR4L
DECL|TRNG_SET_SCR5L|macro|TRNG_SET_SCR5L
DECL|TRNG_SET_SCR6PL|macro|TRNG_SET_SCR6PL
DECL|TRNG_SET_SDCTL|macro|TRNG_SET_SDCTL
DECL|TRNG_SET_SEC_CFG|macro|TRNG_SET_SEC_CFG
DECL|TRNG_TOG_FRQMAX|macro|TRNG_TOG_FRQMAX
DECL|TRNG_TOG_FRQMIN|macro|TRNG_TOG_FRQMIN
DECL|TRNG_TOG_INT_CTRL|macro|TRNG_TOG_INT_CTRL
DECL|TRNG_TOG_INT_MASK|macro|TRNG_TOG_INT_MASK
DECL|TRNG_TOG_INT_STATUS|macro|TRNG_TOG_INT_STATUS
DECL|TRNG_TOG_MCTL|macro|TRNG_TOG_MCTL
DECL|TRNG_TOG_PKRMAX|macro|TRNG_TOG_PKRMAX
DECL|TRNG_TOG_PKRRNG|macro|TRNG_TOG_PKRRNG
DECL|TRNG_TOG_SBLIM|macro|TRNG_TOG_SBLIM
DECL|TRNG_TOG_SCMISC|macro|TRNG_TOG_SCMISC
DECL|TRNG_TOG_SCML|macro|TRNG_TOG_SCML
DECL|TRNG_TOG_SCR1L|macro|TRNG_TOG_SCR1L
DECL|TRNG_TOG_SCR2L|macro|TRNG_TOG_SCR2L
DECL|TRNG_TOG_SCR3L|macro|TRNG_TOG_SCR3L
DECL|TRNG_TOG_SCR4L|macro|TRNG_TOG_SCR4L
DECL|TRNG_TOG_SCR5L|macro|TRNG_TOG_SCR5L
DECL|TRNG_TOG_SCR6PL|macro|TRNG_TOG_SCR6PL
DECL|TRNG_TOG_SDCTL|macro|TRNG_TOG_SDCTL
DECL|TRNG_TOG_SEC_CFG|macro|TRNG_TOG_SEC_CFG
DECL|TRNG_WR_FRQMAX_FRQ_MAX|macro|TRNG_WR_FRQMAX_FRQ_MAX
DECL|TRNG_WR_FRQMAX|macro|TRNG_WR_FRQMAX
DECL|TRNG_WR_FRQMIN_FRQ_MIN|macro|TRNG_WR_FRQMIN_FRQ_MIN
DECL|TRNG_WR_FRQMIN|macro|TRNG_WR_FRQMIN
DECL|TRNG_WR_INT_CTRL_ENT_VAL|macro|TRNG_WR_INT_CTRL_ENT_VAL
DECL|TRNG_WR_INT_CTRL_FRQ_CT_FAIL|macro|TRNG_WR_INT_CTRL_FRQ_CT_FAIL
DECL|TRNG_WR_INT_CTRL_HW_ERR|macro|TRNG_WR_INT_CTRL_HW_ERR
DECL|TRNG_WR_INT_CTRL_UNUSED|macro|TRNG_WR_INT_CTRL_UNUSED
DECL|TRNG_WR_INT_CTRL|macro|TRNG_WR_INT_CTRL
DECL|TRNG_WR_INT_MASK_ENT_VAL|macro|TRNG_WR_INT_MASK_ENT_VAL
DECL|TRNG_WR_INT_MASK_FRQ_CT_FAIL|macro|TRNG_WR_INT_MASK_FRQ_CT_FAIL
DECL|TRNG_WR_INT_MASK_HW_ERR|macro|TRNG_WR_INT_MASK_HW_ERR
DECL|TRNG_WR_INT_MASK|macro|TRNG_WR_INT_MASK
DECL|TRNG_WR_INT_STATUS_FRQ_CT_FAIL|macro|TRNG_WR_INT_STATUS_FRQ_CT_FAIL
DECL|TRNG_WR_INT_STATUS|macro|TRNG_WR_INT_STATUS
DECL|TRNG_WR_MCTL_ERR|macro|TRNG_WR_MCTL_ERR
DECL|TRNG_WR_MCTL_FOR_SCLK|macro|TRNG_WR_MCTL_FOR_SCLK
DECL|TRNG_WR_MCTL_OSC_DIV|macro|TRNG_WR_MCTL_OSC_DIV
DECL|TRNG_WR_MCTL_PRGM|macro|TRNG_WR_MCTL_PRGM
DECL|TRNG_WR_MCTL_RST_DEF|macro|TRNG_WR_MCTL_RST_DEF
DECL|TRNG_WR_MCTL_SAMP_MODE|macro|TRNG_WR_MCTL_SAMP_MODE
DECL|TRNG_WR_MCTL_TRNG_ACC|macro|TRNG_WR_MCTL_TRNG_ACC
DECL|TRNG_WR_MCTL_UNUSED|macro|TRNG_WR_MCTL_UNUSED
DECL|TRNG_WR_MCTL|macro|TRNG_WR_MCTL
DECL|TRNG_WR_PKRMAX_PKR_MAX|macro|TRNG_WR_PKRMAX_PKR_MAX
DECL|TRNG_WR_PKRMAX|macro|TRNG_WR_PKRMAX
DECL|TRNG_WR_PKRRNG_PKR_RNG|macro|TRNG_WR_PKRRNG_PKR_RNG
DECL|TRNG_WR_PKRRNG|macro|TRNG_WR_PKRRNG
DECL|TRNG_WR_SBLIM_SB_LIM|macro|TRNG_WR_SBLIM_SB_LIM
DECL|TRNG_WR_SBLIM|macro|TRNG_WR_SBLIM
DECL|TRNG_WR_SCMISC_LRUN_MAX|macro|TRNG_WR_SCMISC_LRUN_MAX
DECL|TRNG_WR_SCMISC_RTY_CT|macro|TRNG_WR_SCMISC_RTY_CT
DECL|TRNG_WR_SCMISC|macro|TRNG_WR_SCMISC
DECL|TRNG_WR_SCML_MONO_MAX|macro|TRNG_WR_SCML_MONO_MAX
DECL|TRNG_WR_SCML_MONO_RNG|macro|TRNG_WR_SCML_MONO_RNG
DECL|TRNG_WR_SCML|macro|TRNG_WR_SCML
DECL|TRNG_WR_SCR1L_RUN1_MAX|macro|TRNG_WR_SCR1L_RUN1_MAX
DECL|TRNG_WR_SCR1L_RUN1_RNG|macro|TRNG_WR_SCR1L_RUN1_RNG
DECL|TRNG_WR_SCR1L|macro|TRNG_WR_SCR1L
DECL|TRNG_WR_SCR2L_RUN2_MAX|macro|TRNG_WR_SCR2L_RUN2_MAX
DECL|TRNG_WR_SCR2L_RUN2_RNG|macro|TRNG_WR_SCR2L_RUN2_RNG
DECL|TRNG_WR_SCR2L|macro|TRNG_WR_SCR2L
DECL|TRNG_WR_SCR3L_RUN3_MAX|macro|TRNG_WR_SCR3L_RUN3_MAX
DECL|TRNG_WR_SCR3L_RUN3_RNG|macro|TRNG_WR_SCR3L_RUN3_RNG
DECL|TRNG_WR_SCR3L|macro|TRNG_WR_SCR3L
DECL|TRNG_WR_SCR4L_RUN4_MAX|macro|TRNG_WR_SCR4L_RUN4_MAX
DECL|TRNG_WR_SCR4L_RUN4_RNG|macro|TRNG_WR_SCR4L_RUN4_RNG
DECL|TRNG_WR_SCR4L|macro|TRNG_WR_SCR4L
DECL|TRNG_WR_SCR5L_RUN5_MAX|macro|TRNG_WR_SCR5L_RUN5_MAX
DECL|TRNG_WR_SCR5L_RUN5_RNG|macro|TRNG_WR_SCR5L_RUN5_RNG
DECL|TRNG_WR_SCR5L|macro|TRNG_WR_SCR5L
DECL|TRNG_WR_SCR6PL_RUN6P_MAX|macro|TRNG_WR_SCR6PL_RUN6P_MAX
DECL|TRNG_WR_SCR6PL_RUN6P_RNG|macro|TRNG_WR_SCR6PL_RUN6P_RNG
DECL|TRNG_WR_SCR6PL|macro|TRNG_WR_SCR6PL
DECL|TRNG_WR_SDCTL_ENT_DLY|macro|TRNG_WR_SDCTL_ENT_DLY
DECL|TRNG_WR_SDCTL_SAMP_SIZE|macro|TRNG_WR_SDCTL_SAMP_SIZE
DECL|TRNG_WR_SDCTL|macro|TRNG_WR_SDCTL
DECL|TRNG_WR_SEC_CFG_NO_PRGM|macro|TRNG_WR_SEC_CFG_NO_PRGM
DECL|TRNG_WR_SEC_CFG_SH0|macro|TRNG_WR_SEC_CFG_SH0
DECL|TRNG_WR_SEC_CFG_SK_VAL|macro|TRNG_WR_SEC_CFG_SK_VAL
DECL|TRNG_WR_SEC_CFG|macro|TRNG_WR_SEC_CFG
DECL|TSI0_IDX|macro|TSI0_IDX
DECL|TSI_BRD_DATA_DMAEN|macro|TSI_BRD_DATA_DMAEN
DECL|TSI_BRD_DATA_TSICH|macro|TSI_BRD_DATA_TSICH
DECL|TSI_BRD_DATA_TSICNT|macro|TSI_BRD_DATA_TSICNT
DECL|TSI_BRD_GENCS_CURSW|macro|TSI_BRD_GENCS_CURSW
DECL|TSI_BRD_GENCS_DVOLT|macro|TSI_BRD_GENCS_DVOLT
DECL|TSI_BRD_GENCS_EOSF|macro|TSI_BRD_GENCS_EOSF
DECL|TSI_BRD_GENCS_ESOR|macro|TSI_BRD_GENCS_ESOR
DECL|TSI_BRD_GENCS_EXTCHRG|macro|TSI_BRD_GENCS_EXTCHRG
DECL|TSI_BRD_GENCS_MODE|macro|TSI_BRD_GENCS_MODE
DECL|TSI_BRD_GENCS_NSCN|macro|TSI_BRD_GENCS_NSCN
DECL|TSI_BRD_GENCS_OUTRGF|macro|TSI_BRD_GENCS_OUTRGF
DECL|TSI_BRD_GENCS_PS|macro|TSI_BRD_GENCS_PS
DECL|TSI_BRD_GENCS_REFCHRG|macro|TSI_BRD_GENCS_REFCHRG
DECL|TSI_BRD_GENCS_SCNIP|macro|TSI_BRD_GENCS_SCNIP
DECL|TSI_BRD_GENCS_STM|macro|TSI_BRD_GENCS_STM
DECL|TSI_BRD_GENCS_STPE|macro|TSI_BRD_GENCS_STPE
DECL|TSI_BRD_GENCS_TSIEN|macro|TSI_BRD_GENCS_TSIEN
DECL|TSI_BRD_GENCS_TSIIEN|macro|TSI_BRD_GENCS_TSIIEN
DECL|TSI_BRD_TSHD_THRESH|macro|TSI_BRD_TSHD_THRESH
DECL|TSI_BRD_TSHD_THRESL|macro|TSI_BRD_TSHD_THRESL
DECL|TSI_BWR_DATA_DMAEN|macro|TSI_BWR_DATA_DMAEN
DECL|TSI_BWR_DATA_SWTS|macro|TSI_BWR_DATA_SWTS
DECL|TSI_BWR_DATA_TSICH|macro|TSI_BWR_DATA_TSICH
DECL|TSI_BWR_GENCS_CURSW|macro|TSI_BWR_GENCS_CURSW
DECL|TSI_BWR_GENCS_DVOLT|macro|TSI_BWR_GENCS_DVOLT
DECL|TSI_BWR_GENCS_EOSF|macro|TSI_BWR_GENCS_EOSF
DECL|TSI_BWR_GENCS_ESOR|macro|TSI_BWR_GENCS_ESOR
DECL|TSI_BWR_GENCS_EXTCHRG|macro|TSI_BWR_GENCS_EXTCHRG
DECL|TSI_BWR_GENCS_MODE|macro|TSI_BWR_GENCS_MODE
DECL|TSI_BWR_GENCS_NSCN|macro|TSI_BWR_GENCS_NSCN
DECL|TSI_BWR_GENCS_OUTRGF|macro|TSI_BWR_GENCS_OUTRGF
DECL|TSI_BWR_GENCS_PS|macro|TSI_BWR_GENCS_PS
DECL|TSI_BWR_GENCS_REFCHRG|macro|TSI_BWR_GENCS_REFCHRG
DECL|TSI_BWR_GENCS_STM|macro|TSI_BWR_GENCS_STM
DECL|TSI_BWR_GENCS_STPE|macro|TSI_BWR_GENCS_STPE
DECL|TSI_BWR_GENCS_TSIEN|macro|TSI_BWR_GENCS_TSIEN
DECL|TSI_BWR_GENCS_TSIIEN|macro|TSI_BWR_GENCS_TSIIEN
DECL|TSI_BWR_TSHD_THRESH|macro|TSI_BWR_TSHD_THRESH
DECL|TSI_BWR_TSHD_THRESL|macro|TSI_BWR_TSHD_THRESL
DECL|TSI_CLR_DATA|macro|TSI_CLR_DATA
DECL|TSI_CLR_GENCS|macro|TSI_CLR_GENCS
DECL|TSI_CLR_TSHD|macro|TSI_CLR_TSHD
DECL|TSI_INSTANCE_COUNT|macro|TSI_INSTANCE_COUNT
DECL|TSI_RD_DATA_DMAEN|macro|TSI_RD_DATA_DMAEN
DECL|TSI_RD_DATA_TSICH|macro|TSI_RD_DATA_TSICH
DECL|TSI_RD_DATA_TSICNT|macro|TSI_RD_DATA_TSICNT
DECL|TSI_RD_DATA|macro|TSI_RD_DATA
DECL|TSI_RD_GENCS_CURSW|macro|TSI_RD_GENCS_CURSW
DECL|TSI_RD_GENCS_DVOLT|macro|TSI_RD_GENCS_DVOLT
DECL|TSI_RD_GENCS_EOSF|macro|TSI_RD_GENCS_EOSF
DECL|TSI_RD_GENCS_ESOR|macro|TSI_RD_GENCS_ESOR
DECL|TSI_RD_GENCS_EXTCHRG|macro|TSI_RD_GENCS_EXTCHRG
DECL|TSI_RD_GENCS_MODE|macro|TSI_RD_GENCS_MODE
DECL|TSI_RD_GENCS_NSCN|macro|TSI_RD_GENCS_NSCN
DECL|TSI_RD_GENCS_OUTRGF|macro|TSI_RD_GENCS_OUTRGF
DECL|TSI_RD_GENCS_PS|macro|TSI_RD_GENCS_PS
DECL|TSI_RD_GENCS_REFCHRG|macro|TSI_RD_GENCS_REFCHRG
DECL|TSI_RD_GENCS_SCNIP|macro|TSI_RD_GENCS_SCNIP
DECL|TSI_RD_GENCS_STM|macro|TSI_RD_GENCS_STM
DECL|TSI_RD_GENCS_STPE|macro|TSI_RD_GENCS_STPE
DECL|TSI_RD_GENCS_TSIEN|macro|TSI_RD_GENCS_TSIEN
DECL|TSI_RD_GENCS_TSIIEN|macro|TSI_RD_GENCS_TSIIEN
DECL|TSI_RD_GENCS|macro|TSI_RD_GENCS
DECL|TSI_RD_TSHD_THRESH|macro|TSI_RD_TSHD_THRESH
DECL|TSI_RD_TSHD_THRESL|macro|TSI_RD_TSHD_THRESL
DECL|TSI_RD_TSHD|macro|TSI_RD_TSHD
DECL|TSI_RMW_DATA|macro|TSI_RMW_DATA
DECL|TSI_RMW_GENCS|macro|TSI_RMW_GENCS
DECL|TSI_RMW_TSHD|macro|TSI_RMW_TSHD
DECL|TSI_SET_DATA|macro|TSI_SET_DATA
DECL|TSI_SET_GENCS|macro|TSI_SET_GENCS
DECL|TSI_SET_TSHD|macro|TSI_SET_TSHD
DECL|TSI_TOG_DATA|macro|TSI_TOG_DATA
DECL|TSI_TOG_GENCS|macro|TSI_TOG_GENCS
DECL|TSI_TOG_TSHD|macro|TSI_TOG_TSHD
DECL|TSI_WR_DATA_DMAEN|macro|TSI_WR_DATA_DMAEN
DECL|TSI_WR_DATA_SWTS|macro|TSI_WR_DATA_SWTS
DECL|TSI_WR_DATA_TSICH|macro|TSI_WR_DATA_TSICH
DECL|TSI_WR_DATA|macro|TSI_WR_DATA
DECL|TSI_WR_GENCS_CURSW|macro|TSI_WR_GENCS_CURSW
DECL|TSI_WR_GENCS_DVOLT|macro|TSI_WR_GENCS_DVOLT
DECL|TSI_WR_GENCS_EOSF|macro|TSI_WR_GENCS_EOSF
DECL|TSI_WR_GENCS_ESOR|macro|TSI_WR_GENCS_ESOR
DECL|TSI_WR_GENCS_EXTCHRG|macro|TSI_WR_GENCS_EXTCHRG
DECL|TSI_WR_GENCS_MODE|macro|TSI_WR_GENCS_MODE
DECL|TSI_WR_GENCS_NSCN|macro|TSI_WR_GENCS_NSCN
DECL|TSI_WR_GENCS_OUTRGF|macro|TSI_WR_GENCS_OUTRGF
DECL|TSI_WR_GENCS_PS|macro|TSI_WR_GENCS_PS
DECL|TSI_WR_GENCS_REFCHRG|macro|TSI_WR_GENCS_REFCHRG
DECL|TSI_WR_GENCS_STM|macro|TSI_WR_GENCS_STM
DECL|TSI_WR_GENCS_STPE|macro|TSI_WR_GENCS_STPE
DECL|TSI_WR_GENCS_TSIEN|macro|TSI_WR_GENCS_TSIEN
DECL|TSI_WR_GENCS_TSIIEN|macro|TSI_WR_GENCS_TSIIEN
DECL|TSI_WR_GENCS|macro|TSI_WR_GENCS
DECL|TSI_WR_TSHD_THRESH|macro|TSI_WR_TSHD_THRESH
DECL|TSI_WR_TSHD_THRESL|macro|TSI_WR_TSHD_THRESL
DECL|TSI_WR_TSHD|macro|TSI_WR_TSHD
DECL|XCVR_BRD_ADC_ADJ_ADC_FLSH_RES_ADJ|macro|XCVR_BRD_ADC_ADJ_ADC_FLSH_RES_ADJ
DECL|XCVR_BRD_ADC_ADJ_ADC_IB_DAC1_ADJ|macro|XCVR_BRD_ADC_ADJ_ADC_IB_DAC1_ADJ
DECL|XCVR_BRD_ADC_ADJ_ADC_IB_DAC2_ADJ|macro|XCVR_BRD_ADC_ADJ_ADC_IB_DAC2_ADJ
DECL|XCVR_BRD_ADC_ADJ_ADC_IB_FLSH_ADJ|macro|XCVR_BRD_ADC_ADJ_ADC_IB_FLSH_ADJ
DECL|XCVR_BRD_ADC_ADJ_ADC_IB_OPAMP1_ADJ|macro|XCVR_BRD_ADC_ADJ_ADC_IB_OPAMP1_ADJ
DECL|XCVR_BRD_ADC_ADJ_ADC_IB_OPAMP2_ADJ|macro|XCVR_BRD_ADC_ADJ_ADC_IB_OPAMP2_ADJ
DECL|XCVR_BRD_ADC_CTRL_ADC_2X_CLK_SEL|macro|XCVR_BRD_ADC_CTRL_ADC_2X_CLK_SEL
DECL|XCVR_BRD_ADC_CTRL_ADC_32MHZ_SEL|macro|XCVR_BRD_ADC_CTRL_ADC_32MHZ_SEL
DECL|XCVR_BRD_ADC_CTRL_ADC_COMP_ON|macro|XCVR_BRD_ADC_CTRL_ADC_COMP_ON
DECL|XCVR_BRD_ADC_CTRL_ADC_DITHER_ON|macro|XCVR_BRD_ADC_CTRL_ADC_DITHER_ON
DECL|XCVR_BRD_ADC_CTRL_ADC_TEST_ON|macro|XCVR_BRD_ADC_CTRL_ADC_TEST_ON
DECL|XCVR_BRD_ADC_REGS_ADC_ANA_REG_BYPASS_ON|macro|XCVR_BRD_ADC_REGS_ADC_ANA_REG_BYPASS_ON
DECL|XCVR_BRD_ADC_REGS_ADC_ANA_REG_SUPPLY|macro|XCVR_BRD_ADC_REGS_ADC_ANA_REG_SUPPLY
DECL|XCVR_BRD_ADC_REGS_ADC_DIG_REG_BYPASS_ON|macro|XCVR_BRD_ADC_REGS_ADC_DIG_REG_BYPASS_ON
DECL|XCVR_BRD_ADC_REGS_ADC_INTERNAL_IREF_BYPASS_ON|macro|XCVR_BRD_ADC_REGS_ADC_INTERNAL_IREF_BYPASS_ON
DECL|XCVR_BRD_ADC_REGS_ADC_REG_DIG_SUPPLY|macro|XCVR_BRD_ADC_REGS_ADC_REG_DIG_SUPPLY
DECL|XCVR_BRD_ADC_REGS_ADC_VCMREF_BYPASS_ON|macro|XCVR_BRD_ADC_REGS_ADC_VCMREF_BYPASS_ON
DECL|XCVR_BRD_ADC_TEST_CTRL_ADC_ANA_REG_ATST_SEL|macro|XCVR_BRD_ADC_TEST_CTRL_ADC_ANA_REG_ATST_SEL
DECL|XCVR_BRD_ADC_TEST_CTRL_ADC_ATST_SEL|macro|XCVR_BRD_ADC_TEST_CTRL_ADC_ATST_SEL
DECL|XCVR_BRD_ADC_TEST_CTRL_ADC_DIG_REG_ATST_SEL|macro|XCVR_BRD_ADC_TEST_CTRL_ADC_DIG_REG_ATST_SEL
DECL|XCVR_BRD_ADC_TEST_CTRL_ADC_SPARE3|macro|XCVR_BRD_ADC_TEST_CTRL_ADC_SPARE3
DECL|XCVR_BRD_ADC_TEST_CTRL_DCOC_ALPHA_RADIUS_GS_IDX|macro|XCVR_BRD_ADC_TEST_CTRL_DCOC_ALPHA_RADIUS_GS_IDX
DECL|XCVR_BRD_ADC_TRIMS_ADC_IREF_FLSH_RES_TRIM|macro|XCVR_BRD_ADC_TRIMS_ADC_IREF_FLSH_RES_TRIM
DECL|XCVR_BRD_ADC_TRIMS_ADC_IREF_OPAMPS_RES_TRIM|macro|XCVR_BRD_ADC_TRIMS_ADC_IREF_OPAMPS_RES_TRIM
DECL|XCVR_BRD_ADC_TRIMS_ADC_VCM_TRIM|macro|XCVR_BRD_ADC_TRIMS_ADC_VCM_TRIM
DECL|XCVR_BRD_ADC_TUNE_ADC_C1_TUNE|macro|XCVR_BRD_ADC_TUNE_ADC_C1_TUNE
DECL|XCVR_BRD_ADC_TUNE_ADC_C2_TUNE|macro|XCVR_BRD_ADC_TUNE_ADC_C2_TUNE
DECL|XCVR_BRD_ADC_TUNE_ADC_R1_TUNE|macro|XCVR_BRD_ADC_TUNE_ADC_R1_TUNE
DECL|XCVR_BRD_ADC_TUNE_ADC_R2_TUNE|macro|XCVR_BRD_ADC_TUNE_ADC_R2_TUNE
DECL|XCVR_BRD_AGC_CTRL_0_AGC_DOWN_BBF_STEP_SZ|macro|XCVR_BRD_AGC_CTRL_0_AGC_DOWN_BBF_STEP_SZ
DECL|XCVR_BRD_AGC_CTRL_0_AGC_DOWN_RSSI_THRESH|macro|XCVR_BRD_AGC_CTRL_0_AGC_DOWN_RSSI_THRESH
DECL|XCVR_BRD_AGC_CTRL_0_AGC_DOWN_TZA_STEP_SZ|macro|XCVR_BRD_AGC_CTRL_0_AGC_DOWN_TZA_STEP_SZ
DECL|XCVR_BRD_AGC_CTRL_0_AGC_FREEZE_EN|macro|XCVR_BRD_AGC_CTRL_0_AGC_FREEZE_EN
DECL|XCVR_BRD_AGC_CTRL_0_AGC_UP_EN|macro|XCVR_BRD_AGC_CTRL_0_AGC_UP_EN
DECL|XCVR_BRD_AGC_CTRL_0_AGC_UP_RSSI_THRESH|macro|XCVR_BRD_AGC_CTRL_0_AGC_UP_RSSI_THRESH
DECL|XCVR_BRD_AGC_CTRL_0_AGC_UP_SRC|macro|XCVR_BRD_AGC_CTRL_0_AGC_UP_SRC
DECL|XCVR_BRD_AGC_CTRL_0_FREEZE_AGC_SRC|macro|XCVR_BRD_AGC_CTRL_0_FREEZE_AGC_SRC
DECL|XCVR_BRD_AGC_CTRL_0_SLOW_AGC_EN|macro|XCVR_BRD_AGC_CTRL_0_SLOW_AGC_EN
DECL|XCVR_BRD_AGC_CTRL_0_SLOW_AGC_SRC|macro|XCVR_BRD_AGC_CTRL_0_SLOW_AGC_SRC
DECL|XCVR_BRD_AGC_CTRL_1_BBF_ALT_CODE|macro|XCVR_BRD_AGC_CTRL_1_BBF_ALT_CODE
DECL|XCVR_BRD_AGC_CTRL_1_BBF_USER_GAIN|macro|XCVR_BRD_AGC_CTRL_1_BBF_USER_GAIN
DECL|XCVR_BRD_AGC_CTRL_1_LNM_ALT_CODE|macro|XCVR_BRD_AGC_CTRL_1_LNM_ALT_CODE
DECL|XCVR_BRD_AGC_CTRL_1_LNM_USER_GAIN|macro|XCVR_BRD_AGC_CTRL_1_LNM_USER_GAIN
DECL|XCVR_BRD_AGC_CTRL_1_PRESLOW_EN|macro|XCVR_BRD_AGC_CTRL_1_PRESLOW_EN
DECL|XCVR_BRD_AGC_CTRL_1_TZA_GAIN_SETTLE_TIME|macro|XCVR_BRD_AGC_CTRL_1_TZA_GAIN_SETTLE_TIME
DECL|XCVR_BRD_AGC_CTRL_1_USER_BBF_GAIN_EN|macro|XCVR_BRD_AGC_CTRL_1_USER_BBF_GAIN_EN
DECL|XCVR_BRD_AGC_CTRL_1_USER_LNM_GAIN_EN|macro|XCVR_BRD_AGC_CTRL_1_USER_LNM_GAIN_EN
DECL|XCVR_BRD_AGC_CTRL_2_AGC_FAST_EXPIRE|macro|XCVR_BRD_AGC_CTRL_2_AGC_FAST_EXPIRE
DECL|XCVR_BRD_AGC_CTRL_2_BBF_GAIN_SETTLE_TIME|macro|XCVR_BRD_AGC_CTRL_2_BBF_GAIN_SETTLE_TIME
DECL|XCVR_BRD_AGC_CTRL_2_BBF_PDET_RST|macro|XCVR_BRD_AGC_CTRL_2_BBF_PDET_RST
DECL|XCVR_BRD_AGC_CTRL_2_BBF_PDET_THRESH_HI|macro|XCVR_BRD_AGC_CTRL_2_BBF_PDET_THRESH_HI
DECL|XCVR_BRD_AGC_CTRL_2_BBF_PDET_THRESH_LO|macro|XCVR_BRD_AGC_CTRL_2_BBF_PDET_THRESH_LO
DECL|XCVR_BRD_AGC_CTRL_2_TZA_PDET_RST|macro|XCVR_BRD_AGC_CTRL_2_TZA_PDET_RST
DECL|XCVR_BRD_AGC_CTRL_2_TZA_PDET_THRESH_HI|macro|XCVR_BRD_AGC_CTRL_2_TZA_PDET_THRESH_HI
DECL|XCVR_BRD_AGC_CTRL_2_TZA_PDET_THRESH_LO|macro|XCVR_BRD_AGC_CTRL_2_TZA_PDET_THRESH_LO
DECL|XCVR_BRD_AGC_CTRL_3_AGC_H2S_STEP_SZ|macro|XCVR_BRD_AGC_CTRL_3_AGC_H2S_STEP_SZ
DECL|XCVR_BRD_AGC_CTRL_3_AGC_PDET_LO_DLY|macro|XCVR_BRD_AGC_CTRL_3_AGC_PDET_LO_DLY
DECL|XCVR_BRD_AGC_CTRL_3_AGC_RSSI_DELT_H2S|macro|XCVR_BRD_AGC_CTRL_3_AGC_RSSI_DELT_H2S
DECL|XCVR_BRD_AGC_CTRL_3_AGC_UNFREEZE_TIME|macro|XCVR_BRD_AGC_CTRL_3_AGC_UNFREEZE_TIME
DECL|XCVR_BRD_AGC_CTRL_3_AGC_UP_STEP_SZ|macro|XCVR_BRD_AGC_CTRL_3_AGC_UP_STEP_SZ
DECL|XCVR_BRD_AGC_GAIN_TBL_03_00_BBF_GAIN_00|macro|XCVR_BRD_AGC_GAIN_TBL_03_00_BBF_GAIN_00
DECL|XCVR_BRD_AGC_GAIN_TBL_03_00_BBF_GAIN_01|macro|XCVR_BRD_AGC_GAIN_TBL_03_00_BBF_GAIN_01
DECL|XCVR_BRD_AGC_GAIN_TBL_03_00_BBF_GAIN_02|macro|XCVR_BRD_AGC_GAIN_TBL_03_00_BBF_GAIN_02
DECL|XCVR_BRD_AGC_GAIN_TBL_03_00_BBF_GAIN_03|macro|XCVR_BRD_AGC_GAIN_TBL_03_00_BBF_GAIN_03
DECL|XCVR_BRD_AGC_GAIN_TBL_03_00_LNM_GAIN_00|macro|XCVR_BRD_AGC_GAIN_TBL_03_00_LNM_GAIN_00
DECL|XCVR_BRD_AGC_GAIN_TBL_03_00_LNM_GAIN_01|macro|XCVR_BRD_AGC_GAIN_TBL_03_00_LNM_GAIN_01
DECL|XCVR_BRD_AGC_GAIN_TBL_03_00_LNM_GAIN_02|macro|XCVR_BRD_AGC_GAIN_TBL_03_00_LNM_GAIN_02
DECL|XCVR_BRD_AGC_GAIN_TBL_03_00_LNM_GAIN_03|macro|XCVR_BRD_AGC_GAIN_TBL_03_00_LNM_GAIN_03
DECL|XCVR_BRD_AGC_GAIN_TBL_07_04_BBF_GAIN_04|macro|XCVR_BRD_AGC_GAIN_TBL_07_04_BBF_GAIN_04
DECL|XCVR_BRD_AGC_GAIN_TBL_07_04_BBF_GAIN_05|macro|XCVR_BRD_AGC_GAIN_TBL_07_04_BBF_GAIN_05
DECL|XCVR_BRD_AGC_GAIN_TBL_07_04_BBF_GAIN_06|macro|XCVR_BRD_AGC_GAIN_TBL_07_04_BBF_GAIN_06
DECL|XCVR_BRD_AGC_GAIN_TBL_07_04_BBF_GAIN_07|macro|XCVR_BRD_AGC_GAIN_TBL_07_04_BBF_GAIN_07
DECL|XCVR_BRD_AGC_GAIN_TBL_07_04_LNM_GAIN_04|macro|XCVR_BRD_AGC_GAIN_TBL_07_04_LNM_GAIN_04
DECL|XCVR_BRD_AGC_GAIN_TBL_07_04_LNM_GAIN_05|macro|XCVR_BRD_AGC_GAIN_TBL_07_04_LNM_GAIN_05
DECL|XCVR_BRD_AGC_GAIN_TBL_07_04_LNM_GAIN_06|macro|XCVR_BRD_AGC_GAIN_TBL_07_04_LNM_GAIN_06
DECL|XCVR_BRD_AGC_GAIN_TBL_07_04_LNM_GAIN_07|macro|XCVR_BRD_AGC_GAIN_TBL_07_04_LNM_GAIN_07
DECL|XCVR_BRD_AGC_GAIN_TBL_11_08_BBF_GAIN_08|macro|XCVR_BRD_AGC_GAIN_TBL_11_08_BBF_GAIN_08
DECL|XCVR_BRD_AGC_GAIN_TBL_11_08_BBF_GAIN_09|macro|XCVR_BRD_AGC_GAIN_TBL_11_08_BBF_GAIN_09
DECL|XCVR_BRD_AGC_GAIN_TBL_11_08_BBF_GAIN_10|macro|XCVR_BRD_AGC_GAIN_TBL_11_08_BBF_GAIN_10
DECL|XCVR_BRD_AGC_GAIN_TBL_11_08_BBF_GAIN_11|macro|XCVR_BRD_AGC_GAIN_TBL_11_08_BBF_GAIN_11
DECL|XCVR_BRD_AGC_GAIN_TBL_11_08_LNM_GAIN_08|macro|XCVR_BRD_AGC_GAIN_TBL_11_08_LNM_GAIN_08
DECL|XCVR_BRD_AGC_GAIN_TBL_11_08_LNM_GAIN_09|macro|XCVR_BRD_AGC_GAIN_TBL_11_08_LNM_GAIN_09
DECL|XCVR_BRD_AGC_GAIN_TBL_11_08_LNM_GAIN_10|macro|XCVR_BRD_AGC_GAIN_TBL_11_08_LNM_GAIN_10
DECL|XCVR_BRD_AGC_GAIN_TBL_11_08_LNM_GAIN_11|macro|XCVR_BRD_AGC_GAIN_TBL_11_08_LNM_GAIN_11
DECL|XCVR_BRD_AGC_GAIN_TBL_15_12_BBF_GAIN_12|macro|XCVR_BRD_AGC_GAIN_TBL_15_12_BBF_GAIN_12
DECL|XCVR_BRD_AGC_GAIN_TBL_15_12_BBF_GAIN_13|macro|XCVR_BRD_AGC_GAIN_TBL_15_12_BBF_GAIN_13
DECL|XCVR_BRD_AGC_GAIN_TBL_15_12_BBF_GAIN_14|macro|XCVR_BRD_AGC_GAIN_TBL_15_12_BBF_GAIN_14
DECL|XCVR_BRD_AGC_GAIN_TBL_15_12_BBF_GAIN_15|macro|XCVR_BRD_AGC_GAIN_TBL_15_12_BBF_GAIN_15
DECL|XCVR_BRD_AGC_GAIN_TBL_15_12_LNM_GAIN_12|macro|XCVR_BRD_AGC_GAIN_TBL_15_12_LNM_GAIN_12
DECL|XCVR_BRD_AGC_GAIN_TBL_15_12_LNM_GAIN_13|macro|XCVR_BRD_AGC_GAIN_TBL_15_12_LNM_GAIN_13
DECL|XCVR_BRD_AGC_GAIN_TBL_15_12_LNM_GAIN_14|macro|XCVR_BRD_AGC_GAIN_TBL_15_12_LNM_GAIN_14
DECL|XCVR_BRD_AGC_GAIN_TBL_15_12_LNM_GAIN_15|macro|XCVR_BRD_AGC_GAIN_TBL_15_12_LNM_GAIN_15
DECL|XCVR_BRD_AGC_GAIN_TBL_19_16_BBF_GAIN_16|macro|XCVR_BRD_AGC_GAIN_TBL_19_16_BBF_GAIN_16
DECL|XCVR_BRD_AGC_GAIN_TBL_19_16_BBF_GAIN_17|macro|XCVR_BRD_AGC_GAIN_TBL_19_16_BBF_GAIN_17
DECL|XCVR_BRD_AGC_GAIN_TBL_19_16_BBF_GAIN_18|macro|XCVR_BRD_AGC_GAIN_TBL_19_16_BBF_GAIN_18
DECL|XCVR_BRD_AGC_GAIN_TBL_19_16_BBF_GAIN_19|macro|XCVR_BRD_AGC_GAIN_TBL_19_16_BBF_GAIN_19
DECL|XCVR_BRD_AGC_GAIN_TBL_19_16_LNM_GAIN_16|macro|XCVR_BRD_AGC_GAIN_TBL_19_16_LNM_GAIN_16
DECL|XCVR_BRD_AGC_GAIN_TBL_19_16_LNM_GAIN_17|macro|XCVR_BRD_AGC_GAIN_TBL_19_16_LNM_GAIN_17
DECL|XCVR_BRD_AGC_GAIN_TBL_19_16_LNM_GAIN_18|macro|XCVR_BRD_AGC_GAIN_TBL_19_16_LNM_GAIN_18
DECL|XCVR_BRD_AGC_GAIN_TBL_19_16_LNM_GAIN_19|macro|XCVR_BRD_AGC_GAIN_TBL_19_16_LNM_GAIN_19
DECL|XCVR_BRD_AGC_GAIN_TBL_23_20_BBF_GAIN_20|macro|XCVR_BRD_AGC_GAIN_TBL_23_20_BBF_GAIN_20
DECL|XCVR_BRD_AGC_GAIN_TBL_23_20_BBF_GAIN_21|macro|XCVR_BRD_AGC_GAIN_TBL_23_20_BBF_GAIN_21
DECL|XCVR_BRD_AGC_GAIN_TBL_23_20_BBF_GAIN_22|macro|XCVR_BRD_AGC_GAIN_TBL_23_20_BBF_GAIN_22
DECL|XCVR_BRD_AGC_GAIN_TBL_23_20_BBF_GAIN_23|macro|XCVR_BRD_AGC_GAIN_TBL_23_20_BBF_GAIN_23
DECL|XCVR_BRD_AGC_GAIN_TBL_23_20_LNM_GAIN_20|macro|XCVR_BRD_AGC_GAIN_TBL_23_20_LNM_GAIN_20
DECL|XCVR_BRD_AGC_GAIN_TBL_23_20_LNM_GAIN_21|macro|XCVR_BRD_AGC_GAIN_TBL_23_20_LNM_GAIN_21
DECL|XCVR_BRD_AGC_GAIN_TBL_23_20_LNM_GAIN_22|macro|XCVR_BRD_AGC_GAIN_TBL_23_20_LNM_GAIN_22
DECL|XCVR_BRD_AGC_GAIN_TBL_23_20_LNM_GAIN_23|macro|XCVR_BRD_AGC_GAIN_TBL_23_20_LNM_GAIN_23
DECL|XCVR_BRD_AGC_GAIN_TBL_26_24_BBF_GAIN_24|macro|XCVR_BRD_AGC_GAIN_TBL_26_24_BBF_GAIN_24
DECL|XCVR_BRD_AGC_GAIN_TBL_26_24_BBF_GAIN_25|macro|XCVR_BRD_AGC_GAIN_TBL_26_24_BBF_GAIN_25
DECL|XCVR_BRD_AGC_GAIN_TBL_26_24_BBF_GAIN_26|macro|XCVR_BRD_AGC_GAIN_TBL_26_24_BBF_GAIN_26
DECL|XCVR_BRD_AGC_GAIN_TBL_26_24_LNM_GAIN_24|macro|XCVR_BRD_AGC_GAIN_TBL_26_24_LNM_GAIN_24
DECL|XCVR_BRD_AGC_GAIN_TBL_26_24_LNM_GAIN_25|macro|XCVR_BRD_AGC_GAIN_TBL_26_24_LNM_GAIN_25
DECL|XCVR_BRD_AGC_GAIN_TBL_26_24_LNM_GAIN_26|macro|XCVR_BRD_AGC_GAIN_TBL_26_24_LNM_GAIN_26
DECL|XCVR_BRD_AGC_STAT_AGC_FROZEN|macro|XCVR_BRD_AGC_STAT_AGC_FROZEN
DECL|XCVR_BRD_AGC_STAT_BBF_PDET_HI_STAT|macro|XCVR_BRD_AGC_STAT_BBF_PDET_HI_STAT
DECL|XCVR_BRD_AGC_STAT_BBF_PDET_LO_STAT|macro|XCVR_BRD_AGC_STAT_BBF_PDET_LO_STAT
DECL|XCVR_BRD_AGC_STAT_CURR_AGC_IDX|macro|XCVR_BRD_AGC_STAT_CURR_AGC_IDX
DECL|XCVR_BRD_AGC_STAT_RSSI_ADC_RAW|macro|XCVR_BRD_AGC_STAT_RSSI_ADC_RAW
DECL|XCVR_BRD_AGC_STAT_TZA_PDET_HI_STAT|macro|XCVR_BRD_AGC_STAT_TZA_PDET_HI_STAT
DECL|XCVR_BRD_AGC_STAT_TZA_PDET_LO_STAT|macro|XCVR_BRD_AGC_STAT_TZA_PDET_LO_STAT
DECL|XCVR_BRD_ANA_SPARE_ANA_DTEST|macro|XCVR_BRD_ANA_SPARE_ANA_DTEST
DECL|XCVR_BRD_ANA_SPARE_DCOC_TRK_EST_GS_CNT|macro|XCVR_BRD_ANA_SPARE_DCOC_TRK_EST_GS_CNT
DECL|XCVR_BRD_ANA_SPARE_HPM_LSB_INVERT|macro|XCVR_BRD_ANA_SPARE_HPM_LSB_INVERT
DECL|XCVR_BRD_ANA_SPARE_IQMC_DC_GAIN_ADJ|macro|XCVR_BRD_ANA_SPARE_IQMC_DC_GAIN_ADJ
DECL|XCVR_BRD_BBF_CTRL_BBF_CAP_TUNE|macro|XCVR_BRD_BBF_CTRL_BBF_CAP_TUNE
DECL|XCVR_BRD_BBF_CTRL_BBF_CUR_CNTL|macro|XCVR_BRD_BBF_CTRL_BBF_CUR_CNTL
DECL|XCVR_BRD_BBF_CTRL_BBF_DCOC_ON|macro|XCVR_BRD_BBF_CTRL_BBF_DCOC_ON
DECL|XCVR_BRD_BBF_CTRL_BBF_RES_TUNE2|macro|XCVR_BRD_BBF_CTRL_BBF_RES_TUNE2
DECL|XCVR_BRD_BBF_CTRL_BBF_SPARE_3_2|macro|XCVR_BRD_BBF_CTRL_BBF_SPARE_3_2
DECL|XCVR_BRD_BBF_CTRL_BBF_TMUX_ON|macro|XCVR_BRD_BBF_CTRL_BBF_TMUX_ON
DECL|XCVR_BRD_BBF_CTRL_DCOC_ALPHAC_SCALE_GS_IDX|macro|XCVR_BRD_BBF_CTRL_DCOC_ALPHAC_SCALE_GS_IDX
DECL|XCVR_BRD_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_10|macro|XCVR_BRD_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_10
DECL|XCVR_BRD_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_8|macro|XCVR_BRD_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_8
DECL|XCVR_BRD_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_9|macro|XCVR_BRD_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_9
DECL|XCVR_BRD_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_0|macro|XCVR_BRD_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_0
DECL|XCVR_BRD_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_1|macro|XCVR_BRD_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_1
DECL|XCVR_BRD_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_2|macro|XCVR_BRD_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_2
DECL|XCVR_BRD_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_3|macro|XCVR_BRD_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_3
DECL|XCVR_BRD_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_4|macro|XCVR_BRD_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_4
DECL|XCVR_BRD_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_5|macro|XCVR_BRD_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_5
DECL|XCVR_BRD_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_6|macro|XCVR_BRD_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_6
DECL|XCVR_BRD_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_7|macro|XCVR_BRD_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_7
DECL|XCVR_BRD_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_10|macro|XCVR_BRD_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_10
DECL|XCVR_BRD_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_8|macro|XCVR_BRD_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_8
DECL|XCVR_BRD_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_9|macro|XCVR_BRD_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_9
DECL|XCVR_BRD_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_0|macro|XCVR_BRD_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_0
DECL|XCVR_BRD_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_1|macro|XCVR_BRD_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_1
DECL|XCVR_BRD_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_2|macro|XCVR_BRD_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_2
DECL|XCVR_BRD_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_3|macro|XCVR_BRD_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_3
DECL|XCVR_BRD_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_4|macro|XCVR_BRD_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_4
DECL|XCVR_BRD_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_5|macro|XCVR_BRD_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_5
DECL|XCVR_BRD_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_6|macro|XCVR_BRD_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_6
DECL|XCVR_BRD_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_7|macro|XCVR_BRD_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_7
DECL|XCVR_BRD_BGAP_CTRL_BGAP_ATST_ON|macro|XCVR_BRD_BGAP_CTRL_BGAP_ATST_ON
DECL|XCVR_BRD_BGAP_CTRL_BGAP_ATST_SEL|macro|XCVR_BRD_BGAP_CTRL_BGAP_ATST_SEL
DECL|XCVR_BRD_BGAP_CTRL_BGAP_CURRENT_TRIM|macro|XCVR_BRD_BGAP_CTRL_BGAP_CURRENT_TRIM
DECL|XCVR_BRD_BGAP_CTRL_BGAP_VOLTAGE_TRIM|macro|XCVR_BRD_BGAP_CTRL_BGAP_VOLTAGE_TRIM
DECL|XCVR_BRD_CORR_CTRL_CORR_NVAL|macro|XCVR_BRD_CORR_CTRL_CORR_NVAL
DECL|XCVR_BRD_CORR_CTRL_CORR_VT|macro|XCVR_BRD_CORR_CTRL_CORR_VT
DECL|XCVR_BRD_CORR_CTRL_MAX_CORR_EN|macro|XCVR_BRD_CORR_CTRL_MAX_CORR_EN
DECL|XCVR_BRD_CORR_CTRL_RX_MAX_CORR|macro|XCVR_BRD_CORR_CTRL_RX_MAX_CORR
DECL|XCVR_BRD_CORR_CTRL_RX_MAX_PREAMBLE|macro|XCVR_BRD_CORR_CTRL_RX_MAX_PREAMBLE
DECL|XCVR_BRD_CTRL_PROTOCOL|macro|XCVR_BRD_CTRL_PROTOCOL
DECL|XCVR_BRD_CTRL_REF_CLK_FREQ|macro|XCVR_BRD_CTRL_REF_CLK_FREQ
DECL|XCVR_BRD_CTRL_TGT_PWR_SRC|macro|XCVR_BRD_CTRL_TGT_PWR_SRC
DECL|XCVR_BRD_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_I|macro|XCVR_BRD_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_I
DECL|XCVR_BRD_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_Q|macro|XCVR_BRD_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_Q
DECL|XCVR_BRD_DCOC_CAL_BETA_DCOC_CAL_BETA_I|macro|XCVR_BRD_DCOC_CAL_BETA_DCOC_CAL_BETA_I
DECL|XCVR_BRD_DCOC_CAL_BETA_DCOC_CAL_BETA_Q|macro|XCVR_BRD_DCOC_CAL_BETA_DCOC_CAL_BETA_Q
DECL|XCVR_BRD_DCOC_CAL_DCOC_CAL_RES_I|macro|XCVR_BRD_DCOC_CAL_DCOC_CAL_RES_I
DECL|XCVR_BRD_DCOC_CAL_DCOC_CAL_RES_Q|macro|XCVR_BRD_DCOC_CAL_DCOC_CAL_RES_Q
DECL|XCVR_BRD_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN1|macro|XCVR_BRD_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN1
DECL|XCVR_BRD_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN2|macro|XCVR_BRD_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN2
DECL|XCVR_BRD_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN3|macro|XCVR_BRD_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN3
DECL|XCVR_BRD_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN1|macro|XCVR_BRD_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN1
DECL|XCVR_BRD_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN2|macro|XCVR_BRD_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN2
DECL|XCVR_BRD_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN3|macro|XCVR_BRD_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN3
DECL|XCVR_BRD_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_I|macro|XCVR_BRD_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_I
DECL|XCVR_BRD_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_Q|macro|XCVR_BRD_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_Q
DECL|XCVR_BRD_DCOC_CAL_IIR_DCOC_CAL_IIR1A_IDX|macro|XCVR_BRD_DCOC_CAL_IIR_DCOC_CAL_IIR1A_IDX
DECL|XCVR_BRD_DCOC_CAL_IIR_DCOC_CAL_IIR2A_IDX|macro|XCVR_BRD_DCOC_CAL_IIR_DCOC_CAL_IIR2A_IDX
DECL|XCVR_BRD_DCOC_CAL_IIR_DCOC_CAL_IIR3A_IDX|macro|XCVR_BRD_DCOC_CAL_IIR_DCOC_CAL_IIR3A_IDX
DECL|XCVR_BRD_DCOC_CAL_RCP_ALPHA_CALC_RECIP|macro|XCVR_BRD_DCOC_CAL_RCP_ALPHA_CALC_RECIP
DECL|XCVR_BRD_DCOC_CAL_RCP_DCOC_TMP_CALC_RECIP|macro|XCVR_BRD_DCOC_CAL_RCP_DCOC_TMP_CALC_RECIP
DECL|XCVR_BRD_DCOC_CTRL_0_DCOC_ALPHAC_SCALE_IDX|macro|XCVR_BRD_DCOC_CTRL_0_DCOC_ALPHAC_SCALE_IDX
DECL|XCVR_BRD_DCOC_CTRL_0_DCOC_ALPHA_RADIUS_IDX|macro|XCVR_BRD_DCOC_CTRL_0_DCOC_ALPHA_RADIUS_IDX
DECL|XCVR_BRD_DCOC_CTRL_0_DCOC_CAL_DURATION|macro|XCVR_BRD_DCOC_CTRL_0_DCOC_CAL_DURATION
DECL|XCVR_BRD_DCOC_CTRL_0_DCOC_CORRECT_EN|macro|XCVR_BRD_DCOC_CTRL_0_DCOC_CORRECT_EN
DECL|XCVR_BRD_DCOC_CTRL_0_DCOC_CORR_DLY|macro|XCVR_BRD_DCOC_CTRL_0_DCOC_CORR_DLY
DECL|XCVR_BRD_DCOC_CTRL_0_DCOC_CORR_HOLD_TIME|macro|XCVR_BRD_DCOC_CTRL_0_DCOC_CORR_HOLD_TIME
DECL|XCVR_BRD_DCOC_CTRL_0_DCOC_MAN|macro|XCVR_BRD_DCOC_CTRL_0_DCOC_MAN
DECL|XCVR_BRD_DCOC_CTRL_0_DCOC_SIGN_SCALE_IDX|macro|XCVR_BRD_DCOC_CTRL_0_DCOC_SIGN_SCALE_IDX
DECL|XCVR_BRD_DCOC_CTRL_0_DCOC_TRACK_EN|macro|XCVR_BRD_DCOC_CTRL_0_DCOC_TRACK_EN
DECL|XCVR_BRD_DCOC_CTRL_1_BBA_CORR_POL|macro|XCVR_BRD_DCOC_CTRL_1_BBA_CORR_POL
DECL|XCVR_BRD_DCOC_CTRL_1_BBF_DCOC_STEP|macro|XCVR_BRD_DCOC_CTRL_1_BBF_DCOC_STEP
DECL|XCVR_BRD_DCOC_CTRL_1_TRACK_FROM_ZERO|macro|XCVR_BRD_DCOC_CTRL_1_TRACK_FROM_ZERO
DECL|XCVR_BRD_DCOC_CTRL_1_TZA_CORR_POL|macro|XCVR_BRD_DCOC_CTRL_1_TZA_CORR_POL
DECL|XCVR_BRD_DCOC_CTRL_2_BBF_DCOC_STEP_RECIP|macro|XCVR_BRD_DCOC_CTRL_2_BBF_DCOC_STEP_RECIP
DECL|XCVR_BRD_DCOC_CTRL_3_BBF_DCOC_INIT_I|macro|XCVR_BRD_DCOC_CTRL_3_BBF_DCOC_INIT_I
DECL|XCVR_BRD_DCOC_CTRL_3_BBF_DCOC_INIT_Q|macro|XCVR_BRD_DCOC_CTRL_3_BBF_DCOC_INIT_Q
DECL|XCVR_BRD_DCOC_CTRL_3_TZA_DCOC_INIT_I|macro|XCVR_BRD_DCOC_CTRL_3_TZA_DCOC_INIT_I
DECL|XCVR_BRD_DCOC_CTRL_3_TZA_DCOC_INIT_Q|macro|XCVR_BRD_DCOC_CTRL_3_TZA_DCOC_INIT_Q
DECL|XCVR_BRD_DCOC_CTRL_4_DIG_DCOC_INIT_I|macro|XCVR_BRD_DCOC_CTRL_4_DIG_DCOC_INIT_I
DECL|XCVR_BRD_DCOC_CTRL_4_DIG_DCOC_INIT_Q|macro|XCVR_BRD_DCOC_CTRL_4_DIG_DCOC_INIT_Q
DECL|XCVR_BRD_DCOC_DC_EST_DC_EST_I|macro|XCVR_BRD_DCOC_DC_EST_DC_EST_I
DECL|XCVR_BRD_DCOC_DC_EST_DC_EST_Q|macro|XCVR_BRD_DCOC_DC_EST_DC_EST_Q
DECL|XCVR_BRD_DCOC_OFFSET__DCOC_BBF_OFFSET_I|macro|XCVR_BRD_DCOC_OFFSET__DCOC_BBF_OFFSET_I
DECL|XCVR_BRD_DCOC_OFFSET__DCOC_BBF_OFFSET_Q|macro|XCVR_BRD_DCOC_OFFSET__DCOC_BBF_OFFSET_Q
DECL|XCVR_BRD_DCOC_OFFSET__DCOC_TZA_OFFSET_I|macro|XCVR_BRD_DCOC_OFFSET__DCOC_TZA_OFFSET_I
DECL|XCVR_BRD_DCOC_OFFSET__DCOC_TZA_OFFSET_Q|macro|XCVR_BRD_DCOC_OFFSET__DCOC_TZA_OFFSET_Q
DECL|XCVR_BRD_DCOC_STAT_BBF_DCOC_I|macro|XCVR_BRD_DCOC_STAT_BBF_DCOC_I
DECL|XCVR_BRD_DCOC_STAT_BBF_DCOC_Q|macro|XCVR_BRD_DCOC_STAT_BBF_DCOC_Q
DECL|XCVR_BRD_DCOC_STAT_TZA_DCOC_I|macro|XCVR_BRD_DCOC_STAT_TZA_DCOC_I
DECL|XCVR_BRD_DCOC_STAT_TZA_DCOC_Q|macro|XCVR_BRD_DCOC_STAT_TZA_DCOC_Q
DECL|XCVR_BRD_DCOC_TZA_STEP__DCOC_TZA_STEP_GAIN|macro|XCVR_BRD_DCOC_TZA_STEP__DCOC_TZA_STEP_GAIN
DECL|XCVR_BRD_DCOC_TZA_STEP__DCOC_TZA_STEP_RCP|macro|XCVR_BRD_DCOC_TZA_STEP__DCOC_TZA_STEP_RCP
DECL|XCVR_BRD_DMA_CTRL_DMA_I_EN|macro|XCVR_BRD_DMA_CTRL_DMA_I_EN
DECL|XCVR_BRD_DMA_CTRL_DMA_Q_EN|macro|XCVR_BRD_DMA_CTRL_DMA_Q_EN
DECL|XCVR_BRD_DMA_DATA_DMA_DATA_11_0|macro|XCVR_BRD_DMA_DATA_DMA_DATA_11_0
DECL|XCVR_BRD_DMA_DATA_DMA_DATA_27_16|macro|XCVR_BRD_DMA_DATA_DMA_DATA_27_16
DECL|XCVR_BRD_DTEST_CTRL_DTEST_EN|macro|XCVR_BRD_DTEST_CTRL_DTEST_EN
DECL|XCVR_BRD_DTEST_CTRL_DTEST_PAGE|macro|XCVR_BRD_DTEST_CTRL_DTEST_PAGE
DECL|XCVR_BRD_DTEST_CTRL_DTEST_SHFT|macro|XCVR_BRD_DTEST_CTRL_DTEST_SHFT
DECL|XCVR_BRD_DTEST_CTRL_GPIO0_OVLAY_PIN|macro|XCVR_BRD_DTEST_CTRL_GPIO0_OVLAY_PIN
DECL|XCVR_BRD_DTEST_CTRL_GPIO1_OVLAY_PIN|macro|XCVR_BRD_DTEST_CTRL_GPIO1_OVLAY_PIN
DECL|XCVR_BRD_DTEST_CTRL_RAW_MODE_I|macro|XCVR_BRD_DTEST_CTRL_RAW_MODE_I
DECL|XCVR_BRD_DTEST_CTRL_RAW_MODE_Q|macro|XCVR_BRD_DTEST_CTRL_RAW_MODE_Q
DECL|XCVR_BRD_DTEST_CTRL_TSM_GPIO_OVLAY_0|macro|XCVR_BRD_DTEST_CTRL_TSM_GPIO_OVLAY_0
DECL|XCVR_BRD_DTEST_CTRL_TSM_GPIO_OVLAY_1|macro|XCVR_BRD_DTEST_CTRL_TSM_GPIO_OVLAY_1
DECL|XCVR_BRD_END_OF_SEQ_END_OF_RX_WD|macro|XCVR_BRD_END_OF_SEQ_END_OF_RX_WD
DECL|XCVR_BRD_END_OF_SEQ_END_OF_RX_WU|macro|XCVR_BRD_END_OF_SEQ_END_OF_RX_WU
DECL|XCVR_BRD_END_OF_SEQ_END_OF_TX_WD|macro|XCVR_BRD_END_OF_SEQ_END_OF_TX_WD
DECL|XCVR_BRD_END_OF_SEQ_END_OF_TX_WU|macro|XCVR_BRD_END_OF_SEQ_END_OF_TX_WU
DECL|XCVR_BRD_FAD_THR_FAD_THR|macro|XCVR_BRD_FAD_THR_FAD_THR
DECL|XCVR_BRD_IQMC_CAL_IQMC_GAIN_ADJ|macro|XCVR_BRD_IQMC_CAL_IQMC_GAIN_ADJ
DECL|XCVR_BRD_IQMC_CAL_IQMC_PHASE_ADJ|macro|XCVR_BRD_IQMC_CAL_IQMC_PHASE_ADJ
DECL|XCVR_BRD_IQMC_CTRL_IQMC_CAL_EN|macro|XCVR_BRD_IQMC_CTRL_IQMC_CAL_EN
DECL|XCVR_BRD_IQMC_CTRL_IQMC_NUM_ITER|macro|XCVR_BRD_IQMC_CTRL_IQMC_NUM_ITER
DECL|XCVR_BRD_LPPS_CTRL_LPPS_ADC_ALLOW|macro|XCVR_BRD_LPPS_CTRL_LPPS_ADC_ALLOW
DECL|XCVR_BRD_LPPS_CTRL_LPPS_ADC_CLK_ALLOW|macro|XCVR_BRD_LPPS_CTRL_LPPS_ADC_CLK_ALLOW
DECL|XCVR_BRD_LPPS_CTRL_LPPS_ADC_DAC_ALLOW|macro|XCVR_BRD_LPPS_CTRL_LPPS_ADC_DAC_ALLOW
DECL|XCVR_BRD_LPPS_CTRL_LPPS_ADC_I_Q_ALLOW|macro|XCVR_BRD_LPPS_CTRL_LPPS_ADC_I_Q_ALLOW
DECL|XCVR_BRD_LPPS_CTRL_LPPS_BBF_ALLOW|macro|XCVR_BRD_LPPS_CTRL_LPPS_BBF_ALLOW
DECL|XCVR_BRD_LPPS_CTRL_LPPS_ENABLE|macro|XCVR_BRD_LPPS_CTRL_LPPS_ENABLE
DECL|XCVR_BRD_LPPS_CTRL_LPPS_QGEN25_ALLOW|macro|XCVR_BRD_LPPS_CTRL_LPPS_QGEN25_ALLOW
DECL|XCVR_BRD_LPPS_CTRL_LPPS_TCA_ALLOW|macro|XCVR_BRD_LPPS_CTRL_LPPS_TCA_ALLOW
DECL|XCVR_BRD_OVERWRITE_VER_OVERWRITE_VER|macro|XCVR_BRD_OVERWRITE_VER_OVERWRITE_VER
DECL|XCVR_BRD_PA_BIAS_TBL0_PA_BIAS0|macro|XCVR_BRD_PA_BIAS_TBL0_PA_BIAS0
DECL|XCVR_BRD_PA_BIAS_TBL0_PA_BIAS1|macro|XCVR_BRD_PA_BIAS_TBL0_PA_BIAS1
DECL|XCVR_BRD_PA_BIAS_TBL0_PA_BIAS2|macro|XCVR_BRD_PA_BIAS_TBL0_PA_BIAS2
DECL|XCVR_BRD_PA_BIAS_TBL0_PA_BIAS3|macro|XCVR_BRD_PA_BIAS_TBL0_PA_BIAS3
DECL|XCVR_BRD_PA_BIAS_TBL1_PA_BIAS4|macro|XCVR_BRD_PA_BIAS_TBL1_PA_BIAS4
DECL|XCVR_BRD_PA_BIAS_TBL1_PA_BIAS5|macro|XCVR_BRD_PA_BIAS_TBL1_PA_BIAS5
DECL|XCVR_BRD_PA_BIAS_TBL1_PA_BIAS6|macro|XCVR_BRD_PA_BIAS_TBL1_PA_BIAS6
DECL|XCVR_BRD_PA_BIAS_TBL1_PA_BIAS7|macro|XCVR_BRD_PA_BIAS_TBL1_PA_BIAS7
DECL|XCVR_BRD_PA_POWER_PA_POWER|macro|XCVR_BRD_PA_POWER_PA_POWER
DECL|XCVR_BRD_PB_CTRL_PB_PROTECT|macro|XCVR_BRD_PB_CTRL_PB_PROTECT
DECL|XCVR_BRD_PLL_CHAN_MAP_BMR|macro|XCVR_BRD_PLL_CHAN_MAP_BMR
DECL|XCVR_BRD_PLL_CHAN_MAP_BOC|macro|XCVR_BRD_PLL_CHAN_MAP_BOC
DECL|XCVR_BRD_PLL_CHAN_MAP_CHANNEL_NUM|macro|XCVR_BRD_PLL_CHAN_MAP_CHANNEL_NUM
DECL|XCVR_BRD_PLL_CHAN_MAP_ZOC|macro|XCVR_BRD_PLL_CHAN_MAP_ZOC
DECL|XCVR_BRD_PLL_CTRL2_PLL_KMOD_SLOPE|macro|XCVR_BRD_PLL_CTRL2_PLL_KMOD_SLOPE
DECL|XCVR_BRD_PLL_CTRL2_PLL_TMUX_ON|macro|XCVR_BRD_PLL_CTRL2_PLL_TMUX_ON
DECL|XCVR_BRD_PLL_CTRL2_PLL_VCO_KV|macro|XCVR_BRD_PLL_CTRL2_PLL_VCO_KV
DECL|XCVR_BRD_PLL_CTRL2_PLL_VCO_REG_SUPPLY|macro|XCVR_BRD_PLL_CTRL2_PLL_VCO_REG_SUPPLY
DECL|XCVR_BRD_PLL_CTRL_HPM_BIAS|macro|XCVR_BRD_PLL_CTRL_HPM_BIAS
DECL|XCVR_BRD_PLL_CTRL_PLL_LFILT_CNTL|macro|XCVR_BRD_PLL_CTRL_PLL_LFILT_CNTL
DECL|XCVR_BRD_PLL_CTRL_PLL_REG_BYPASS_ON|macro|XCVR_BRD_PLL_CTRL_PLL_REG_BYPASS_ON
DECL|XCVR_BRD_PLL_CTRL_PLL_REG_SUPPLY|macro|XCVR_BRD_PLL_CTRL_PLL_REG_SUPPLY
DECL|XCVR_BRD_PLL_CTRL_PLL_VCO_BIAS|macro|XCVR_BRD_PLL_CTRL_PLL_VCO_BIAS
DECL|XCVR_BRD_PLL_CTRL_PLL_VCO_LDO_BYPASS|macro|XCVR_BRD_PLL_CTRL_PLL_VCO_LDO_BYPASS
DECL|XCVR_BRD_PLL_CTRL_PLL_VCO_SPARE7|macro|XCVR_BRD_PLL_CTRL_PLL_VCO_SPARE7
DECL|XCVR_BRD_PLL_CTUNE_CNT1_0_CTUNE_COUNT_0|macro|XCVR_BRD_PLL_CTUNE_CNT1_0_CTUNE_COUNT_0
DECL|XCVR_BRD_PLL_CTUNE_CNT1_0_CTUNE_COUNT_1|macro|XCVR_BRD_PLL_CTUNE_CNT1_0_CTUNE_COUNT_1
DECL|XCVR_BRD_PLL_CTUNE_CNT3_2_CTUNE_COUNT_2|macro|XCVR_BRD_PLL_CTUNE_CNT3_2_CTUNE_COUNT_2
DECL|XCVR_BRD_PLL_CTUNE_CNT3_2_CTUNE_COUNT_3|macro|XCVR_BRD_PLL_CTUNE_CNT3_2_CTUNE_COUNT_3
DECL|XCVR_BRD_PLL_CTUNE_CNT5_4_CTUNE_COUNT_4|macro|XCVR_BRD_PLL_CTUNE_CNT5_4_CTUNE_COUNT_4
DECL|XCVR_BRD_PLL_CTUNE_CNT5_4_CTUNE_COUNT_5|macro|XCVR_BRD_PLL_CTUNE_CNT5_4_CTUNE_COUNT_5
DECL|XCVR_BRD_PLL_CTUNE_CNT6_CTUNE_COUNT_6|macro|XCVR_BRD_PLL_CTUNE_CNT6_CTUNE_COUNT_6
DECL|XCVR_BRD_PLL_CTUNE_CTRL_CTUNE_ADJUST|macro|XCVR_BRD_PLL_CTUNE_CTRL_CTUNE_ADJUST
DECL|XCVR_BRD_PLL_CTUNE_CTRL_CTUNE_DIS|macro|XCVR_BRD_PLL_CTUNE_CTRL_CTUNE_DIS
DECL|XCVR_BRD_PLL_CTUNE_CTRL_CTUNE_MANUAL|macro|XCVR_BRD_PLL_CTUNE_CTRL_CTUNE_MANUAL
DECL|XCVR_BRD_PLL_CTUNE_CTRL_CTUNE_TARGET_MANUAL|macro|XCVR_BRD_PLL_CTUNE_CTRL_CTUNE_TARGET_MANUAL
DECL|XCVR_BRD_PLL_CTUNE_CTRL_CTUNE_TD|macro|XCVR_BRD_PLL_CTUNE_CTRL_CTUNE_TD
DECL|XCVR_BRD_PLL_CTUNE_RESULTS_CTUNE_BEST_DIFF|macro|XCVR_BRD_PLL_CTUNE_RESULTS_CTUNE_BEST_DIFF
DECL|XCVR_BRD_PLL_CTUNE_RESULTS_CTUNE_FREQ_TARGET|macro|XCVR_BRD_PLL_CTUNE_RESULTS_CTUNE_FREQ_TARGET
DECL|XCVR_BRD_PLL_CTUNE_RESULTS_CTUNE_SELECTED|macro|XCVR_BRD_PLL_CTUNE_RESULTS_CTUNE_SELECTED
DECL|XCVR_BRD_PLL_DELAY_MATCH_HPM_BANK_DELAY|macro|XCVR_BRD_PLL_DELAY_MATCH_HPM_BANK_DELAY
DECL|XCVR_BRD_PLL_DELAY_MATCH_HPM_SDM_DELAY|macro|XCVR_BRD_PLL_DELAY_MATCH_HPM_SDM_DELAY
DECL|XCVR_BRD_PLL_DELAY_MATCH_LP_SDM_DELAY|macro|XCVR_BRD_PLL_DELAY_MATCH_LP_SDM_DELAY
DECL|XCVR_BRD_PLL_HPM_CAL_CTRL_HPM_CAL_FACTOR_MANUAL|macro|XCVR_BRD_PLL_HPM_CAL_CTRL_HPM_CAL_FACTOR_MANUAL
DECL|XCVR_BRD_PLL_HPM_CAL_CTRL_HPM_CAL_FACTOR|macro|XCVR_BRD_PLL_HPM_CAL_CTRL_HPM_CAL_FACTOR
DECL|XCVR_BRD_PLL_HPM_CAL_CTRL_HP_CAL_ARY|macro|XCVR_BRD_PLL_HPM_CAL_CTRL_HP_CAL_ARY
DECL|XCVR_BRD_PLL_HPM_CAL_CTRL_HP_CAL_DIS|macro|XCVR_BRD_PLL_HPM_CAL_CTRL_HP_CAL_DIS
DECL|XCVR_BRD_PLL_HPM_CAL_CTRL_HP_CAL_TIME|macro|XCVR_BRD_PLL_HPM_CAL_CTRL_HP_CAL_TIME
DECL|XCVR_BRD_PLL_HPM_SDM_FRACTION_HPM_DENOM|macro|XCVR_BRD_PLL_HPM_SDM_FRACTION_HPM_DENOM
DECL|XCVR_BRD_PLL_HPM_SDM_FRACTION_HPM_NUM_SELECTED|macro|XCVR_BRD_PLL_HPM_SDM_FRACTION_HPM_NUM_SELECTED
DECL|XCVR_BRD_PLL_HP_MOD_CTRL_HPFF|macro|XCVR_BRD_PLL_HP_MOD_CTRL_HPFF
DECL|XCVR_BRD_PLL_HP_MOD_CTRL_HPM_DTH_EN|macro|XCVR_BRD_PLL_HP_MOD_CTRL_HPM_DTH_EN
DECL|XCVR_BRD_PLL_HP_MOD_CTRL_HPM_LFSR_LEN|macro|XCVR_BRD_PLL_HP_MOD_CTRL_HPM_LFSR_LEN
DECL|XCVR_BRD_PLL_HP_MOD_CTRL_HPM_SCALE|macro|XCVR_BRD_PLL_HP_MOD_CTRL_HPM_SCALE
DECL|XCVR_BRD_PLL_HP_MOD_CTRL_HPM_SDM_MANUAL|macro|XCVR_BRD_PLL_HP_MOD_CTRL_HPM_SDM_MANUAL
DECL|XCVR_BRD_PLL_HP_MOD_CTRL_HP_DTH_SCL|macro|XCVR_BRD_PLL_HP_MOD_CTRL_HP_DTH_SCL
DECL|XCVR_BRD_PLL_HP_MOD_CTRL_HP_MOD_INV|macro|XCVR_BRD_PLL_HP_MOD_CTRL_HP_MOD_INV
DECL|XCVR_BRD_PLL_HP_MOD_CTRL_HP_SDM_DIS|macro|XCVR_BRD_PLL_HP_MOD_CTRL_HP_SDM_DIS
DECL|XCVR_BRD_PLL_HP_MOD_CTRL_HP_SDM_INV|macro|XCVR_BRD_PLL_HP_MOD_CTRL_HP_SDM_INV
DECL|XCVR_BRD_PLL_LD_HPM_CAL1_CNT_1|macro|XCVR_BRD_PLL_LD_HPM_CAL1_CNT_1
DECL|XCVR_BRD_PLL_LD_HPM_CAL1_CS_FCNT|macro|XCVR_BRD_PLL_LD_HPM_CAL1_CS_FCNT
DECL|XCVR_BRD_PLL_LD_HPM_CAL1_CS_FW|macro|XCVR_BRD_PLL_LD_HPM_CAL1_CS_FW
DECL|XCVR_BRD_PLL_LD_HPM_CAL1_CS_WT|macro|XCVR_BRD_PLL_LD_HPM_CAL1_CS_WT
DECL|XCVR_BRD_PLL_LD_HPM_CAL2_CNT_2|macro|XCVR_BRD_PLL_LD_HPM_CAL2_CNT_2
DECL|XCVR_BRD_PLL_LD_HPM_CAL2_CS_FT|macro|XCVR_BRD_PLL_LD_HPM_CAL2_CS_FT
DECL|XCVR_BRD_PLL_LD_HPM_CAL2_CS_RC|macro|XCVR_BRD_PLL_LD_HPM_CAL2_CS_RC
DECL|XCVR_BRD_PLL_LOCK_DETECT_CSFF|macro|XCVR_BRD_PLL_LOCK_DETECT_CSFF
DECL|XCVR_BRD_PLL_LOCK_DETECT_CS_FAIL|macro|XCVR_BRD_PLL_LOCK_DETECT_CS_FAIL
DECL|XCVR_BRD_PLL_LOCK_DETECT_CTFF|macro|XCVR_BRD_PLL_LOCK_DETECT_CTFF
DECL|XCVR_BRD_PLL_LOCK_DETECT_CTUNE_LDF_LEV|macro|XCVR_BRD_PLL_LOCK_DETECT_CTUNE_LDF_LEV
DECL|XCVR_BRD_PLL_LOCK_DETECT_CT_FAIL|macro|XCVR_BRD_PLL_LOCK_DETECT_CT_FAIL
DECL|XCVR_BRD_PLL_LOCK_DETECT_FTFF|macro|XCVR_BRD_PLL_LOCK_DETECT_FTFF
DECL|XCVR_BRD_PLL_LOCK_DETECT_FTF_RX_THRSH|macro|XCVR_BRD_PLL_LOCK_DETECT_FTF_RX_THRSH
DECL|XCVR_BRD_PLL_LOCK_DETECT_FTF_TX_THRSH|macro|XCVR_BRD_PLL_LOCK_DETECT_FTF_TX_THRSH
DECL|XCVR_BRD_PLL_LOCK_DETECT_FTW_RX|macro|XCVR_BRD_PLL_LOCK_DETECT_FTW_RX
DECL|XCVR_BRD_PLL_LOCK_DETECT_FTW_TX|macro|XCVR_BRD_PLL_LOCK_DETECT_FTW_TX
DECL|XCVR_BRD_PLL_LOCK_DETECT_FT_FAIL|macro|XCVR_BRD_PLL_LOCK_DETECT_FT_FAIL
DECL|XCVR_BRD_PLL_LOCK_DETECT_TAFF|macro|XCVR_BRD_PLL_LOCK_DETECT_TAFF
DECL|XCVR_BRD_PLL_LP_MOD_CTRL_LPFF|macro|XCVR_BRD_PLL_LP_MOD_CTRL_LPFF
DECL|XCVR_BRD_PLL_LP_MOD_CTRL_LPM_DTH_SCL|macro|XCVR_BRD_PLL_LP_MOD_CTRL_LPM_DTH_SCL
DECL|XCVR_BRD_PLL_LP_MOD_CTRL_LPM_D_CTRL|macro|XCVR_BRD_PLL_LP_MOD_CTRL_LPM_D_CTRL
DECL|XCVR_BRD_PLL_LP_MOD_CTRL_LPM_D_OVRD|macro|XCVR_BRD_PLL_LP_MOD_CTRL_LPM_D_OVRD
DECL|XCVR_BRD_PLL_LP_MOD_CTRL_LPM_SCALE|macro|XCVR_BRD_PLL_LP_MOD_CTRL_LPM_SCALE
DECL|XCVR_BRD_PLL_LP_MOD_CTRL_LPM_SDM_DIS|macro|XCVR_BRD_PLL_LP_MOD_CTRL_LPM_SDM_DIS
DECL|XCVR_BRD_PLL_LP_MOD_CTRL_LPM_SDM_INV|macro|XCVR_BRD_PLL_LP_MOD_CTRL_LPM_SDM_INV
DECL|XCVR_BRD_PLL_LP_MOD_CTRL_PLL_LD_DIS|macro|XCVR_BRD_PLL_LP_MOD_CTRL_PLL_LD_DIS
DECL|XCVR_BRD_PLL_LP_MOD_CTRL_PLL_LOOP_DIVIDER_MANUAL|macro|XCVR_BRD_PLL_LP_MOD_CTRL_PLL_LOOP_DIVIDER_MANUAL
DECL|XCVR_BRD_PLL_LP_SDM_CTRL1_LPM_INTG_SELECTED|macro|XCVR_BRD_PLL_LP_SDM_CTRL1_LPM_INTG_SELECTED
DECL|XCVR_BRD_PLL_LP_SDM_CTRL1_LPM_INTG|macro|XCVR_BRD_PLL_LP_SDM_CTRL1_LPM_INTG
DECL|XCVR_BRD_PLL_LP_SDM_CTRL1_SDM_MAP_DIS|macro|XCVR_BRD_PLL_LP_SDM_CTRL1_SDM_MAP_DIS
DECL|XCVR_BRD_PLL_LP_SDM_CTRL2_LPM_NUM|macro|XCVR_BRD_PLL_LP_SDM_CTRL2_LPM_NUM
DECL|XCVR_BRD_PLL_LP_SDM_CTRL3_LPM_DENOM|macro|XCVR_BRD_PLL_LP_SDM_CTRL3_LPM_DENOM
DECL|XCVR_BRD_PLL_LP_SDM_DENOM_LPM_DENOM_SELECTED|macro|XCVR_BRD_PLL_LP_SDM_DENOM_LPM_DENOM_SELECTED
DECL|XCVR_BRD_PLL_LP_SDM_NUM_LPM_NUM_SELECTED|macro|XCVR_BRD_PLL_LP_SDM_NUM_LPM_NUM_SELECTED
DECL|XCVR_BRD_PLL_MOD_OVRD_HPM_BANK_DIS|macro|XCVR_BRD_PLL_MOD_OVRD_HPM_BANK_DIS
DECL|XCVR_BRD_PLL_MOD_OVRD_HPM_BANK_MANUAL|macro|XCVR_BRD_PLL_MOD_OVRD_HPM_BANK_MANUAL
DECL|XCVR_BRD_PLL_MOD_OVRD_HPM_LSB_DIS|macro|XCVR_BRD_PLL_MOD_OVRD_HPM_LSB_DIS
DECL|XCVR_BRD_PLL_MOD_OVRD_HPM_LSB_MANUAL|macro|XCVR_BRD_PLL_MOD_OVRD_HPM_LSB_MANUAL
DECL|XCVR_BRD_PLL_MOD_OVRD_MODULATION_WORD_MANUAL|macro|XCVR_BRD_PLL_MOD_OVRD_MODULATION_WORD_MANUAL
DECL|XCVR_BRD_PLL_MOD_OVRD_MOD_DIS|macro|XCVR_BRD_PLL_MOD_OVRD_MOD_DIS
DECL|XCVR_BRD_PLL_TEST_CTRL_PLL_FORCE_VTUNE_EXTERNALLY|macro|XCVR_BRD_PLL_TEST_CTRL_PLL_FORCE_VTUNE_EXTERNALLY
DECL|XCVR_BRD_PLL_TEST_CTRL_PLL_REG_ATST_SEL|macro|XCVR_BRD_PLL_TEST_CTRL_PLL_REG_ATST_SEL
DECL|XCVR_BRD_PLL_TEST_CTRL_PLL_RIPPLE_COUNTER_TEST_MODE|macro|XCVR_BRD_PLL_TEST_CTRL_PLL_RIPPLE_COUNTER_TEST_MODE
DECL|XCVR_BRD_PLL_TEST_CTRL_PLL_TMUX_SEL|macro|XCVR_BRD_PLL_TEST_CTRL_PLL_TMUX_SEL
DECL|XCVR_BRD_PLL_TEST_CTRL_PLL_VCO_REG_ATST|macro|XCVR_BRD_PLL_TEST_CTRL_PLL_VCO_REG_ATST
DECL|XCVR_BRD_PLL_TEST_CTRL_PLL_VCO_TEST_CLK_MODE|macro|XCVR_BRD_PLL_TEST_CTRL_PLL_VCO_TEST_CLK_MODE
DECL|XCVR_BRD_PN_CODE_PN_LSB|macro|XCVR_BRD_PN_CODE_PN_LSB
DECL|XCVR_BRD_PN_CODE_PN_MSB|macro|XCVR_BRD_PN_CODE_PN_MSB
DECL|XCVR_BRD_PN_TYPE_PN_TYPE|macro|XCVR_BRD_PN_TYPE_PN_TYPE
DECL|XCVR_BRD_PN_TYPE_TX_INV|macro|XCVR_BRD_PN_TYPE_TX_INV
DECL|XCVR_BRD_QGEN_CTRL_QGEN_REG_ATST_SEL|macro|XCVR_BRD_QGEN_CTRL_QGEN_REG_ATST_SEL
DECL|XCVR_BRD_QGEN_CTRL_QGEN_REG_BYPASS_ON|macro|XCVR_BRD_QGEN_CTRL_QGEN_REG_BYPASS_ON
DECL|XCVR_BRD_QGEN_CTRL_QGEN_REG_SUPPLY|macro|XCVR_BRD_QGEN_CTRL_QGEN_REG_SUPPLY
DECL|XCVR_BRD_RECYCLE_COUNT_RECYCLE_COUNT0|macro|XCVR_BRD_RECYCLE_COUNT_RECYCLE_COUNT0
DECL|XCVR_BRD_RECYCLE_COUNT_RECYCLE_COUNT1|macro|XCVR_BRD_RECYCLE_COUNT_RECYCLE_COUNT1
DECL|XCVR_BRD_RSSI_CTRL_0_RSSI_ADJ|macro|XCVR_BRD_RSSI_CTRL_0_RSSI_ADJ
DECL|XCVR_BRD_RSSI_CTRL_0_RSSI_DEC_EN|macro|XCVR_BRD_RSSI_CTRL_0_RSSI_DEC_EN
DECL|XCVR_BRD_RSSI_CTRL_0_RSSI_HOLD_EN|macro|XCVR_BRD_RSSI_CTRL_0_RSSI_HOLD_EN
DECL|XCVR_BRD_RSSI_CTRL_0_RSSI_HOLD_SRC|macro|XCVR_BRD_RSSI_CTRL_0_RSSI_HOLD_SRC
DECL|XCVR_BRD_RSSI_CTRL_0_RSSI_IIR_CW_WEIGHT|macro|XCVR_BRD_RSSI_CTRL_0_RSSI_IIR_CW_WEIGHT
DECL|XCVR_BRD_RSSI_CTRL_0_RSSI_IIR_WEIGHT|macro|XCVR_BRD_RSSI_CTRL_0_RSSI_IIR_WEIGHT
DECL|XCVR_BRD_RSSI_CTRL_0_RSSI_USE_VALS|macro|XCVR_BRD_RSSI_CTRL_0_RSSI_USE_VALS
DECL|XCVR_BRD_RSSI_CTRL_1_RSSI_ED_THRESH0_H|macro|XCVR_BRD_RSSI_CTRL_1_RSSI_ED_THRESH0_H
DECL|XCVR_BRD_RSSI_CTRL_1_RSSI_ED_THRESH0|macro|XCVR_BRD_RSSI_CTRL_1_RSSI_ED_THRESH0
DECL|XCVR_BRD_RSSI_CTRL_1_RSSI_ED_THRESH1_H|macro|XCVR_BRD_RSSI_CTRL_1_RSSI_ED_THRESH1_H
DECL|XCVR_BRD_RSSI_CTRL_1_RSSI_ED_THRESH1|macro|XCVR_BRD_RSSI_CTRL_1_RSSI_ED_THRESH1
DECL|XCVR_BRD_RSSI_CTRL_1_RSSI_OUT|macro|XCVR_BRD_RSSI_CTRL_1_RSSI_OUT
DECL|XCVR_BRD_RX_ANA_CTRL_IQMC_DC_GAIN_ADJ_EN|macro|XCVR_BRD_RX_ANA_CTRL_IQMC_DC_GAIN_ADJ_EN
DECL|XCVR_BRD_RX_ANA_CTRL_LNM_SPARE_3_2_1|macro|XCVR_BRD_RX_ANA_CTRL_LNM_SPARE_3_2_1
DECL|XCVR_BRD_RX_ANA_CTRL_RX_ATST_SEL|macro|XCVR_BRD_RX_ANA_CTRL_RX_ATST_SEL
DECL|XCVR_BRD_RX_CHF_COEF_RX_CH_FILT_HX|macro|XCVR_BRD_RX_CHF_COEF_RX_CH_FILT_HX
DECL|XCVR_BRD_RX_DIG_CTRL_RX_ADC_NEGEDGE|macro|XCVR_BRD_RX_DIG_CTRL_RX_ADC_NEGEDGE
DECL|XCVR_BRD_RX_DIG_CTRL_RX_ADC_RAW_EN|macro|XCVR_BRD_RX_DIG_CTRL_RX_ADC_RAW_EN
DECL|XCVR_BRD_RX_DIG_CTRL_RX_AGC_EN|macro|XCVR_BRD_RX_DIG_CTRL_RX_AGC_EN
DECL|XCVR_BRD_RX_DIG_CTRL_RX_CH_FILT_BYPASS|macro|XCVR_BRD_RX_DIG_CTRL_RX_CH_FILT_BYPASS
DECL|XCVR_BRD_RX_DIG_CTRL_RX_DCOC_CAL_EN|macro|XCVR_BRD_RX_DIG_CTRL_RX_DCOC_CAL_EN
DECL|XCVR_BRD_RX_DIG_CTRL_RX_DCOC_EN|macro|XCVR_BRD_RX_DIG_CTRL_RX_DCOC_EN
DECL|XCVR_BRD_RX_DIG_CTRL_RX_DEC_FILT_OSR|macro|XCVR_BRD_RX_DIG_CTRL_RX_DEC_FILT_OSR
DECL|XCVR_BRD_RX_DIG_CTRL_RX_INTERP_EN|macro|XCVR_BRD_RX_DIG_CTRL_RX_INTERP_EN
DECL|XCVR_BRD_RX_DIG_CTRL_RX_IQ_SWAP|macro|XCVR_BRD_RX_DIG_CTRL_RX_IQ_SWAP
DECL|XCVR_BRD_RX_DIG_CTRL_RX_NORM_EN|macro|XCVR_BRD_RX_DIG_CTRL_RX_NORM_EN
DECL|XCVR_BRD_RX_DIG_CTRL_RX_RSSI_EN|macro|XCVR_BRD_RX_DIG_CTRL_RX_RSSI_EN
DECL|XCVR_BRD_SNF_THR_SNF_THR|macro|XCVR_BRD_SNF_THR_SNF_THR
DECL|XCVR_BRD_STATUS_BTLE_SYSCLK_REQ|macro|XCVR_BRD_STATUS_BTLE_SYSCLK_REQ
DECL|XCVR_BRD_STATUS_PLL_SEQ_STATE|macro|XCVR_BRD_STATUS_PLL_SEQ_STATE
DECL|XCVR_BRD_STATUS_RIF_LL_ACTIVE|macro|XCVR_BRD_STATUS_RIF_LL_ACTIVE
DECL|XCVR_BRD_STATUS_RX_MODE|macro|XCVR_BRD_STATUS_RX_MODE
DECL|XCVR_BRD_STATUS_SOC_USING_RF_OSC_CLK|macro|XCVR_BRD_STATUS_SOC_USING_RF_OSC_CLK
DECL|XCVR_BRD_STATUS_TSM_COUNT|macro|XCVR_BRD_STATUS_TSM_COUNT
DECL|XCVR_BRD_STATUS_TX_MODE|macro|XCVR_BRD_STATUS_TX_MODE
DECL|XCVR_BRD_STATUS_XTAL_READY|macro|XCVR_BRD_STATUS_XTAL_READY
DECL|XCVR_BRD_SYNC_CTRL_SYNC_PER|macro|XCVR_BRD_SYNC_CTRL_SYNC_PER
DECL|XCVR_BRD_SYNC_CTRL_TRACK_ENABLE|macro|XCVR_BRD_SYNC_CTRL_TRACK_ENABLE
DECL|XCVR_BRD_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_0|macro|XCVR_BRD_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_0
DECL|XCVR_BRD_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_1|macro|XCVR_BRD_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_1
DECL|XCVR_BRD_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_2|macro|XCVR_BRD_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_2
DECL|XCVR_BRD_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_3|macro|XCVR_BRD_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_3
DECL|XCVR_BRD_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_4|macro|XCVR_BRD_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_4
DECL|XCVR_BRD_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_5|macro|XCVR_BRD_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_5
DECL|XCVR_BRD_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_6|macro|XCVR_BRD_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_6
DECL|XCVR_BRD_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_7|macro|XCVR_BRD_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_7
DECL|XCVR_BRD_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_8|macro|XCVR_BRD_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_8
DECL|XCVR_BRD_TCA_AGC_VAL_3_0_TCA_AGC_VAL_0|macro|XCVR_BRD_TCA_AGC_VAL_3_0_TCA_AGC_VAL_0
DECL|XCVR_BRD_TCA_AGC_VAL_3_0_TCA_AGC_VAL_1|macro|XCVR_BRD_TCA_AGC_VAL_3_0_TCA_AGC_VAL_1
DECL|XCVR_BRD_TCA_AGC_VAL_3_0_TCA_AGC_VAL_2|macro|XCVR_BRD_TCA_AGC_VAL_3_0_TCA_AGC_VAL_2
DECL|XCVR_BRD_TCA_AGC_VAL_3_0_TCA_AGC_VAL_3|macro|XCVR_BRD_TCA_AGC_VAL_3_0_TCA_AGC_VAL_3
DECL|XCVR_BRD_TCA_AGC_VAL_7_4_TCA_AGC_VAL_4|macro|XCVR_BRD_TCA_AGC_VAL_7_4_TCA_AGC_VAL_4
DECL|XCVR_BRD_TCA_AGC_VAL_7_4_TCA_AGC_VAL_5|macro|XCVR_BRD_TCA_AGC_VAL_7_4_TCA_AGC_VAL_5
DECL|XCVR_BRD_TCA_AGC_VAL_7_4_TCA_AGC_VAL_6|macro|XCVR_BRD_TCA_AGC_VAL_7_4_TCA_AGC_VAL_6
DECL|XCVR_BRD_TCA_AGC_VAL_7_4_TCA_AGC_VAL_7|macro|XCVR_BRD_TCA_AGC_VAL_7_4_TCA_AGC_VAL_7
DECL|XCVR_BRD_TCA_AGC_VAL_8_TCA_AGC_VAL_8|macro|XCVR_BRD_TCA_AGC_VAL_8_TCA_AGC_VAL_8
DECL|XCVR_BRD_TCA_CTRL_TCA_BIAS_CURR|macro|XCVR_BRD_TCA_CTRL_TCA_BIAS_CURR
DECL|XCVR_BRD_TCA_CTRL_TCA_LOW_PWR_ON|macro|XCVR_BRD_TCA_CTRL_TCA_LOW_PWR_ON
DECL|XCVR_BRD_TCA_CTRL_TCA_TX_REG_ATST_SEL|macro|XCVR_BRD_TCA_CTRL_TCA_TX_REG_ATST_SEL
DECL|XCVR_BRD_TCA_CTRL_TCA_TX_REG_BYPASS_ON|macro|XCVR_BRD_TCA_CTRL_TCA_TX_REG_BYPASS_ON
DECL|XCVR_BRD_TCA_CTRL_TCA_TX_REG_SUPPLY|macro|XCVR_BRD_TCA_CTRL_TCA_TX_REG_SUPPLY
DECL|XCVR_BRD_TSM_CTRL_ABORT_ON_CTUNE|macro|XCVR_BRD_TSM_CTRL_ABORT_ON_CTUNE
DECL|XCVR_BRD_TSM_CTRL_ABORT_ON_CYCLE_SLIP|macro|XCVR_BRD_TSM_CTRL_ABORT_ON_CYCLE_SLIP
DECL|XCVR_BRD_TSM_CTRL_ABORT_ON_FREQ_TARG|macro|XCVR_BRD_TSM_CTRL_ABORT_ON_FREQ_TARG
DECL|XCVR_BRD_TSM_CTRL_BKPT|macro|XCVR_BRD_TSM_CTRL_BKPT
DECL|XCVR_BRD_TSM_CTRL_DATA_PADDING_EN|macro|XCVR_BRD_TSM_CTRL_DATA_PADDING_EN
DECL|XCVR_BRD_TSM_CTRL_FORCE_RX_EN|macro|XCVR_BRD_TSM_CTRL_FORCE_RX_EN
DECL|XCVR_BRD_TSM_CTRL_FORCE_TX_EN|macro|XCVR_BRD_TSM_CTRL_FORCE_TX_EN
DECL|XCVR_BRD_TSM_CTRL_PA_RAMP_SEL|macro|XCVR_BRD_TSM_CTRL_PA_RAMP_SEL
DECL|XCVR_BRD_TSM_CTRL_RX_ABORT_DIS|macro|XCVR_BRD_TSM_CTRL_RX_ABORT_DIS
DECL|XCVR_BRD_TSM_CTRL_TX_ABORT_DIS|macro|XCVR_BRD_TSM_CTRL_TX_ABORT_DIS
DECL|XCVR_BRD_TSM_OVRD0_ADC_ANA_REG_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD0_ADC_ANA_REG_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD0_ADC_ANA_REG_EN_OVRD|macro|XCVR_BRD_TSM_OVRD0_ADC_ANA_REG_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD0_ADC_DIG_REG_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD0_ADC_DIG_REG_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD0_ADC_DIG_REG_EN_OVRD|macro|XCVR_BRD_TSM_OVRD0_ADC_DIG_REG_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD0_PLL_CYCLE_SLIP_LD_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD0_PLL_CYCLE_SLIP_LD_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD0_PLL_CYCLE_SLIP_LD_EN_OVRD|macro|XCVR_BRD_TSM_OVRD0_PLL_CYCLE_SLIP_LD_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD0_PLL_LDV_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD0_PLL_LDV_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD0_PLL_LDV_EN_OVRD|macro|XCVR_BRD_TSM_OVRD0_PLL_LDV_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD0_PLL_PA_BUF_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD0_PLL_PA_BUF_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD0_PLL_PA_BUF_EN_OVRD|macro|XCVR_BRD_TSM_OVRD0_PLL_PA_BUF_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD0_PLL_REG_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD0_PLL_REG_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD0_PLL_REG_EN_OVRD|macro|XCVR_BRD_TSM_OVRD0_PLL_REG_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD0_PLL_RX_LDV_RIPPLE_MUX_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD0_PLL_RX_LDV_RIPPLE_MUX_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD0_PLL_RX_LDV_RIPPLE_MUX_EN_OVRD|macro|XCVR_BRD_TSM_OVRD0_PLL_RX_LDV_RIPPLE_MUX_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD0_PLL_VCO_AUTOTUNE_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD0_PLL_VCO_AUTOTUNE_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD0_PLL_VCO_AUTOTUNE_EN_OVRD|macro|XCVR_BRD_TSM_OVRD0_PLL_VCO_AUTOTUNE_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD0_PLL_VCO_BUF_RX_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD0_PLL_VCO_BUF_RX_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD0_PLL_VCO_BUF_RX_EN_OVRD|macro|XCVR_BRD_TSM_OVRD0_PLL_VCO_BUF_RX_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD0_PLL_VCO_BUF_TX_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD0_PLL_VCO_BUF_TX_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD0_PLL_VCO_BUF_TX_EN_OVRD|macro|XCVR_BRD_TSM_OVRD0_PLL_VCO_BUF_TX_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD0_PLL_VCO_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD0_PLL_VCO_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD0_PLL_VCO_EN_OVRD|macro|XCVR_BRD_TSM_OVRD0_PLL_VCO_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD0_PLL_VCO_REG_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD0_PLL_VCO_REG_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD0_PLL_VCO_REG_EN_OVRD|macro|XCVR_BRD_TSM_OVRD0_PLL_VCO_REG_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD0_QGEN_REG_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD0_QGEN_REG_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD0_QGEN_REG_EN_OVRD|macro|XCVR_BRD_TSM_OVRD0_QGEN_REG_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD0_TCA_TX_REG_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD0_TCA_TX_REG_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD0_TCA_TX_REG_EN_OVRD|macro|XCVR_BRD_TSM_OVRD0_TCA_TX_REG_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD0_XTAL_ADC_REF_CLK_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD0_XTAL_ADC_REF_CLK_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD0_XTAL_ADC_REF_CLK_EN_OVRD|macro|XCVR_BRD_TSM_OVRD0_XTAL_ADC_REF_CLK_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD0_XTAL_PLL_REF_CLK_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD0_XTAL_PLL_REF_CLK_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD0_XTAL_PLL_REF_CLK_EN_OVRD|macro|XCVR_BRD_TSM_OVRD0_XTAL_PLL_REF_CLK_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD1_ADC_BIAS_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD1_ADC_BIAS_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD1_ADC_BIAS_EN_OVRD|macro|XCVR_BRD_TSM_OVRD1_ADC_BIAS_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD1_ADC_CLK_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD1_ADC_CLK_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD1_ADC_CLK_EN_OVRD|macro|XCVR_BRD_TSM_OVRD1_ADC_CLK_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD1_ADC_DAC1_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD1_ADC_DAC1_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD1_ADC_DAC1_EN_OVRD|macro|XCVR_BRD_TSM_OVRD1_ADC_DAC1_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD1_ADC_DAC2_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD1_ADC_DAC2_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD1_ADC_DAC2_EN_OVRD|macro|XCVR_BRD_TSM_OVRD1_ADC_DAC2_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD1_ADC_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD1_ADC_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD1_ADC_EN_OVRD|macro|XCVR_BRD_TSM_OVRD1_ADC_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD1_ADC_I_ADC_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD1_ADC_I_ADC_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD1_ADC_I_ADC_EN_OVRD|macro|XCVR_BRD_TSM_OVRD1_ADC_I_ADC_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD1_ADC_Q_ADC_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD1_ADC_Q_ADC_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD1_ADC_Q_ADC_EN_OVRD|macro|XCVR_BRD_TSM_OVRD1_ADC_Q_ADC_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD1_ADC_RST_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD1_ADC_RST_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD1_ADC_RST_EN_OVRD|macro|XCVR_BRD_TSM_OVRD1_ADC_RST_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD1_BBF_I_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD1_BBF_I_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD1_BBF_I_EN_OVRD|macro|XCVR_BRD_TSM_OVRD1_BBF_I_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD1_BBF_PDET_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD1_BBF_PDET_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD1_BBF_PDET_EN_OVRD|macro|XCVR_BRD_TSM_OVRD1_BBF_PDET_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD1_BBF_Q_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD1_BBF_Q_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD1_BBF_Q_EN_OVRD|macro|XCVR_BRD_TSM_OVRD1_BBF_Q_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD1_PLL_FILTER_CHARGE_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD1_PLL_FILTER_CHARGE_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD1_PLL_FILTER_CHARGE_EN_OVRD|macro|XCVR_BRD_TSM_OVRD1_PLL_FILTER_CHARGE_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD1_PLL_PHDET_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD1_PLL_PHDET_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD1_PLL_PHDET_EN_OVRD|macro|XCVR_BRD_TSM_OVRD1_PLL_PHDET_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD1_PLL_TX_LDV_RIPPLE_MUX_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD1_PLL_TX_LDV_RIPPLE_MUX_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD1_PLL_TX_LDV_RIPPLE_MUX_EN_OVRD|macro|XCVR_BRD_TSM_OVRD1_PLL_TX_LDV_RIPPLE_MUX_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD1_QGEN25_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD1_QGEN25_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD1_QGEN25_EN_OVRD|macro|XCVR_BRD_TSM_OVRD1_QGEN25_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD1_TX_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD1_TX_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD1_TX_EN_OVRD|macro|XCVR_BRD_TSM_OVRD1_TX_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD2_BBF_DCOC_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD2_BBF_DCOC_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD2_BBF_DCOC_EN_OVRD|macro|XCVR_BRD_TSM_OVRD2_BBF_DCOC_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD2_DCOC_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD2_DCOC_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD2_DCOC_EN_OVRD|macro|XCVR_BRD_TSM_OVRD2_DCOC_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD2_DCOC_INIT_OVRD_EN|macro|XCVR_BRD_TSM_OVRD2_DCOC_INIT_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD2_DCOC_INIT_OVRD|macro|XCVR_BRD_TSM_OVRD2_DCOC_INIT_OVRD
DECL|XCVR_BRD_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD|macro|XCVR_BRD_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD2_PLL_DIG_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD2_PLL_DIG_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD2_PLL_DIG_EN_OVRD|macro|XCVR_BRD_TSM_OVRD2_PLL_DIG_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD2_RX_DIG_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD2_RX_DIG_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD2_RX_DIG_EN_OVRD|macro|XCVR_BRD_TSM_OVRD2_RX_DIG_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD2_RX_INIT_OVRD_EN|macro|XCVR_BRD_TSM_OVRD2_RX_INIT_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD2_RX_INIT_OVRD|macro|XCVR_BRD_TSM_OVRD2_RX_INIT_OVRD
DECL|XCVR_BRD_TSM_OVRD2_SAR_ADC_TRIG_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD2_SAR_ADC_TRIG_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD2_SAR_ADC_TRIG_EN_OVRD|macro|XCVR_BRD_TSM_OVRD2_SAR_ADC_TRIG_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD2_SIGMA_DELTA_EN_OVRD|macro|XCVR_BRD_TSM_OVRD2_SIGMA_DELTA_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD2_TCA_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD2_TCA_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD2_TCA_EN_OVRD|macro|XCVR_BRD_TSM_OVRD2_TCA_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD2_TX_DIG_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD2_TX_DIG_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD2_TX_DIG_EN_OVRD|macro|XCVR_BRD_TSM_OVRD2_TX_DIG_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD2_TZA_DCOC_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD2_TZA_DCOC_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD2_TZA_DCOC_EN_OVRD|macro|XCVR_BRD_TSM_OVRD2_TZA_DCOC_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD2_TZA_I_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD2_TZA_I_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD2_TZA_I_EN_OVRD|macro|XCVR_BRD_TSM_OVRD2_TZA_I_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD2_TZA_PDET_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD2_TZA_PDET_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD2_TZA_PDET_EN_OVRD|macro|XCVR_BRD_TSM_OVRD2_TZA_PDET_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD2_TZA_Q_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD2_TZA_Q_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD2_TZA_Q_EN_OVRD|macro|XCVR_BRD_TSM_OVRD2_TZA_Q_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD2_ZBDEM_RX_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD2_ZBDEM_RX_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD2_ZBDEM_RX_EN_OVRD|macro|XCVR_BRD_TSM_OVRD2_ZBDEM_RX_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD3_RX_MODE_OVRD_EN|macro|XCVR_BRD_TSM_OVRD3_RX_MODE_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD3_RX_MODE_OVRD|macro|XCVR_BRD_TSM_OVRD3_RX_MODE_OVRD
DECL|XCVR_BRD_TSM_OVRD3_TSM_SPARE0_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD3_TSM_SPARE0_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD3_TSM_SPARE0_EN_OVRD|macro|XCVR_BRD_TSM_OVRD3_TSM_SPARE0_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD3_TSM_SPARE1_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD3_TSM_SPARE1_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD3_TSM_SPARE1_EN_OVRD|macro|XCVR_BRD_TSM_OVRD3_TSM_SPARE1_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD3_TSM_SPARE2_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD3_TSM_SPARE2_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD3_TSM_SPARE2_EN_OVRD|macro|XCVR_BRD_TSM_OVRD3_TSM_SPARE2_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD3_TSM_SPARE3_EN_OVRD_EN|macro|XCVR_BRD_TSM_OVRD3_TSM_SPARE3_EN_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD3_TSM_SPARE3_EN_OVRD|macro|XCVR_BRD_TSM_OVRD3_TSM_SPARE3_EN_OVRD
DECL|XCVR_BRD_TSM_OVRD3_TX_MODE_OVRD_EN|macro|XCVR_BRD_TSM_OVRD3_TX_MODE_OVRD_EN
DECL|XCVR_BRD_TSM_OVRD3_TX_MODE_OVRD|macro|XCVR_BRD_TSM_OVRD3_TX_MODE_OVRD
DECL|XCVR_BRD_TSM_TIMING00_PLL_REG_EN_RX_HI|macro|XCVR_BRD_TSM_TIMING00_PLL_REG_EN_RX_HI
DECL|XCVR_BRD_TSM_TIMING00_PLL_REG_EN_RX_LO|macro|XCVR_BRD_TSM_TIMING00_PLL_REG_EN_RX_LO
DECL|XCVR_BRD_TSM_TIMING00_PLL_REG_EN_TX_HI|macro|XCVR_BRD_TSM_TIMING00_PLL_REG_EN_TX_HI
DECL|XCVR_BRD_TSM_TIMING00_PLL_REG_EN_TX_LO|macro|XCVR_BRD_TSM_TIMING00_PLL_REG_EN_TX_LO
DECL|XCVR_BRD_TSM_TIMING01_PLL_VCO_REG_EN_RX_HI|macro|XCVR_BRD_TSM_TIMING01_PLL_VCO_REG_EN_RX_HI
DECL|XCVR_BRD_TSM_TIMING01_PLL_VCO_REG_EN_RX_LO|macro|XCVR_BRD_TSM_TIMING01_PLL_VCO_REG_EN_RX_LO
DECL|XCVR_BRD_TSM_TIMING01_PLL_VCO_REG_EN_TX_HI|macro|XCVR_BRD_TSM_TIMING01_PLL_VCO_REG_EN_TX_HI
DECL|XCVR_BRD_TSM_TIMING01_PLL_VCO_REG_EN_TX_LO|macro|XCVR_BRD_TSM_TIMING01_PLL_VCO_REG_EN_TX_LO
DECL|XCVR_BRD_TSM_TIMING02_QGEN_REG_EN_RX_HI|macro|XCVR_BRD_TSM_TIMING02_QGEN_REG_EN_RX_HI
DECL|XCVR_BRD_TSM_TIMING02_QGEN_REG_EN_RX_LO|macro|XCVR_BRD_TSM_TIMING02_QGEN_REG_EN_RX_LO
DECL|XCVR_BRD_TSM_TIMING02_QGEN_REG_EN_TX_HI|macro|XCVR_BRD_TSM_TIMING02_QGEN_REG_EN_TX_HI
DECL|XCVR_BRD_TSM_TIMING02_QGEN_REG_EN_TX_LO|macro|XCVR_BRD_TSM_TIMING02_QGEN_REG_EN_TX_LO
DECL|XCVR_BRD_TSM_TIMING03_TCA_TX_REG_EN_RX_HI|macro|XCVR_BRD_TSM_TIMING03_TCA_TX_REG_EN_RX_HI
DECL|XCVR_BRD_TSM_TIMING03_TCA_TX_REG_EN_RX_LO|macro|XCVR_BRD_TSM_TIMING03_TCA_TX_REG_EN_RX_LO
DECL|XCVR_BRD_TSM_TIMING03_TCA_TX_REG_EN_TX_HI|macro|XCVR_BRD_TSM_TIMING03_TCA_TX_REG_EN_TX_HI
DECL|XCVR_BRD_TSM_TIMING03_TCA_TX_REG_EN_TX_LO|macro|XCVR_BRD_TSM_TIMING03_TCA_TX_REG_EN_TX_LO
DECL|XCVR_BRD_TSM_TIMING04_ADC_REG_EN_RX_HI|macro|XCVR_BRD_TSM_TIMING04_ADC_REG_EN_RX_HI
DECL|XCVR_BRD_TSM_TIMING04_ADC_REG_EN_RX_LO|macro|XCVR_BRD_TSM_TIMING04_ADC_REG_EN_RX_LO
DECL|XCVR_BRD_TSM_TIMING05_PLL_REF_CLK_EN_RX_HI|macro|XCVR_BRD_TSM_TIMING05_PLL_REF_CLK_EN_RX_HI
DECL|XCVR_BRD_TSM_TIMING05_PLL_REF_CLK_EN_RX_LO|macro|XCVR_BRD_TSM_TIMING05_PLL_REF_CLK_EN_RX_LO
DECL|XCVR_BRD_TSM_TIMING05_PLL_REF_CLK_EN_TX_HI|macro|XCVR_BRD_TSM_TIMING05_PLL_REF_CLK_EN_TX_HI
DECL|XCVR_BRD_TSM_TIMING05_PLL_REF_CLK_EN_TX_LO|macro|XCVR_BRD_TSM_TIMING05_PLL_REF_CLK_EN_TX_LO
DECL|XCVR_BRD_TSM_TIMING06_ADC_CLK_EN_RX_HI|macro|XCVR_BRD_TSM_TIMING06_ADC_CLK_EN_RX_HI
DECL|XCVR_BRD_TSM_TIMING06_ADC_CLK_EN_RX_LO|macro|XCVR_BRD_TSM_TIMING06_ADC_CLK_EN_RX_LO
DECL|XCVR_BRD_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_RX_HI|macro|XCVR_BRD_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_RX_HI
DECL|XCVR_BRD_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_RX_LO|macro|XCVR_BRD_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_RX_LO
DECL|XCVR_BRD_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_TX_HI|macro|XCVR_BRD_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_TX_HI
DECL|XCVR_BRD_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_TX_LO|macro|XCVR_BRD_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_TX_LO
DECL|XCVR_BRD_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_RX_HI|macro|XCVR_BRD_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_RX_HI
DECL|XCVR_BRD_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_RX_LO|macro|XCVR_BRD_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_RX_LO
DECL|XCVR_BRD_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_TX_HI|macro|XCVR_BRD_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_TX_HI
DECL|XCVR_BRD_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_TX_LO|macro|XCVR_BRD_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_TX_LO
DECL|XCVR_BRD_TSM_TIMING09_PLL_VCO_EN_RX_HI|macro|XCVR_BRD_TSM_TIMING09_PLL_VCO_EN_RX_HI
DECL|XCVR_BRD_TSM_TIMING09_PLL_VCO_EN_RX_LO|macro|XCVR_BRD_TSM_TIMING09_PLL_VCO_EN_RX_LO
DECL|XCVR_BRD_TSM_TIMING09_PLL_VCO_EN_TX_HI|macro|XCVR_BRD_TSM_TIMING09_PLL_VCO_EN_TX_HI
DECL|XCVR_BRD_TSM_TIMING09_PLL_VCO_EN_TX_LO|macro|XCVR_BRD_TSM_TIMING09_PLL_VCO_EN_TX_LO
DECL|XCVR_BRD_TSM_TIMING10_PLL_VCO_BUF_RX_EN_RX_HI|macro|XCVR_BRD_TSM_TIMING10_PLL_VCO_BUF_RX_EN_RX_HI
DECL|XCVR_BRD_TSM_TIMING10_PLL_VCO_BUF_RX_EN_RX_LO|macro|XCVR_BRD_TSM_TIMING10_PLL_VCO_BUF_RX_EN_RX_LO
DECL|XCVR_BRD_TSM_TIMING11_PLL_VCO_BUF_TX_EN_TX_HI|macro|XCVR_BRD_TSM_TIMING11_PLL_VCO_BUF_TX_EN_TX_HI
DECL|XCVR_BRD_TSM_TIMING11_PLL_VCO_BUF_TX_EN_TX_LO|macro|XCVR_BRD_TSM_TIMING11_PLL_VCO_BUF_TX_EN_TX_LO
DECL|XCVR_BRD_TSM_TIMING12_PLL_PA_BUF_EN_TX_HI|macro|XCVR_BRD_TSM_TIMING12_PLL_PA_BUF_EN_TX_HI
DECL|XCVR_BRD_TSM_TIMING12_PLL_PA_BUF_EN_TX_LO|macro|XCVR_BRD_TSM_TIMING12_PLL_PA_BUF_EN_TX_LO
DECL|XCVR_BRD_TSM_TIMING13_PLL_LDV_EN_RX_HI|macro|XCVR_BRD_TSM_TIMING13_PLL_LDV_EN_RX_HI
DECL|XCVR_BRD_TSM_TIMING13_PLL_LDV_EN_RX_LO|macro|XCVR_BRD_TSM_TIMING13_PLL_LDV_EN_RX_LO
DECL|XCVR_BRD_TSM_TIMING13_PLL_LDV_EN_TX_HI|macro|XCVR_BRD_TSM_TIMING13_PLL_LDV_EN_TX_HI
DECL|XCVR_BRD_TSM_TIMING13_PLL_LDV_EN_TX_LO|macro|XCVR_BRD_TSM_TIMING13_PLL_LDV_EN_TX_LO
DECL|XCVR_BRD_TSM_TIMING14_PLL_RX_LDV_RIPPLE_MUX_EN_RX_HI|macro|XCVR_BRD_TSM_TIMING14_PLL_RX_LDV_RIPPLE_MUX_EN_RX_HI
DECL|XCVR_BRD_TSM_TIMING14_PLL_RX_LDV_RIPPLE_MUX_EN_RX_LO|macro|XCVR_BRD_TSM_TIMING14_PLL_RX_LDV_RIPPLE_MUX_EN_RX_LO
DECL|XCVR_BRD_TSM_TIMING15_PLL_TX_LDV_RIPPLE_MUX_EN_TX_HI|macro|XCVR_BRD_TSM_TIMING15_PLL_TX_LDV_RIPPLE_MUX_EN_TX_HI
DECL|XCVR_BRD_TSM_TIMING15_PLL_TX_LDV_RIPPLE_MUX_EN_TX_LO|macro|XCVR_BRD_TSM_TIMING15_PLL_TX_LDV_RIPPLE_MUX_EN_TX_LO
DECL|XCVR_BRD_TSM_TIMING16_PLL_FILTER_CHARGE_EN_RX_HI|macro|XCVR_BRD_TSM_TIMING16_PLL_FILTER_CHARGE_EN_RX_HI
DECL|XCVR_BRD_TSM_TIMING16_PLL_FILTER_CHARGE_EN_RX_LO|macro|XCVR_BRD_TSM_TIMING16_PLL_FILTER_CHARGE_EN_RX_LO
DECL|XCVR_BRD_TSM_TIMING16_PLL_FILTER_CHARGE_EN_TX_HI|macro|XCVR_BRD_TSM_TIMING16_PLL_FILTER_CHARGE_EN_TX_HI
DECL|XCVR_BRD_TSM_TIMING16_PLL_FILTER_CHARGE_EN_TX_LO|macro|XCVR_BRD_TSM_TIMING16_PLL_FILTER_CHARGE_EN_TX_LO
DECL|XCVR_BRD_TSM_TIMING17_PLL_PHDET_EN_RX_HI|macro|XCVR_BRD_TSM_TIMING17_PLL_PHDET_EN_RX_HI
DECL|XCVR_BRD_TSM_TIMING17_PLL_PHDET_EN_RX_LO|macro|XCVR_BRD_TSM_TIMING17_PLL_PHDET_EN_RX_LO
DECL|XCVR_BRD_TSM_TIMING17_PLL_PHDET_EN_TX_HI|macro|XCVR_BRD_TSM_TIMING17_PLL_PHDET_EN_TX_HI
DECL|XCVR_BRD_TSM_TIMING17_PLL_PHDET_EN_TX_LO|macro|XCVR_BRD_TSM_TIMING17_PLL_PHDET_EN_TX_LO
DECL|XCVR_BRD_TSM_TIMING18_QGEN25_EN_RX_HI|macro|XCVR_BRD_TSM_TIMING18_QGEN25_EN_RX_HI
DECL|XCVR_BRD_TSM_TIMING18_QGEN25_EN_RX_LO|macro|XCVR_BRD_TSM_TIMING18_QGEN25_EN_RX_LO
DECL|XCVR_BRD_TSM_TIMING19_TX_EN_TX_HI|macro|XCVR_BRD_TSM_TIMING19_TX_EN_TX_HI
DECL|XCVR_BRD_TSM_TIMING19_TX_EN_TX_LO|macro|XCVR_BRD_TSM_TIMING19_TX_EN_TX_LO
DECL|XCVR_BRD_TSM_TIMING20_ADC_EN_RX_HI|macro|XCVR_BRD_TSM_TIMING20_ADC_EN_RX_HI
DECL|XCVR_BRD_TSM_TIMING20_ADC_EN_RX_LO|macro|XCVR_BRD_TSM_TIMING20_ADC_EN_RX_LO
DECL|XCVR_BRD_TSM_TIMING21_ADC_I_Q_EN_RX_HI|macro|XCVR_BRD_TSM_TIMING21_ADC_I_Q_EN_RX_HI
DECL|XCVR_BRD_TSM_TIMING21_ADC_I_Q_EN_RX_LO|macro|XCVR_BRD_TSM_TIMING21_ADC_I_Q_EN_RX_LO
DECL|XCVR_BRD_TSM_TIMING22_ADC_DAC_EN_RX_HI|macro|XCVR_BRD_TSM_TIMING22_ADC_DAC_EN_RX_HI
DECL|XCVR_BRD_TSM_TIMING22_ADC_DAC_EN_RX_LO|macro|XCVR_BRD_TSM_TIMING22_ADC_DAC_EN_RX_LO
DECL|XCVR_BRD_TSM_TIMING23_ADC_RST_EN_RX_HI|macro|XCVR_BRD_TSM_TIMING23_ADC_RST_EN_RX_HI
DECL|XCVR_BRD_TSM_TIMING23_ADC_RST_EN_RX_LO|macro|XCVR_BRD_TSM_TIMING23_ADC_RST_EN_RX_LO
DECL|XCVR_BRD_TSM_TIMING24_BBF_EN_RX_HI|macro|XCVR_BRD_TSM_TIMING24_BBF_EN_RX_HI
DECL|XCVR_BRD_TSM_TIMING24_BBF_EN_RX_LO|macro|XCVR_BRD_TSM_TIMING24_BBF_EN_RX_LO
DECL|XCVR_BRD_TSM_TIMING25_TCA_EN_RX_HI|macro|XCVR_BRD_TSM_TIMING25_TCA_EN_RX_HI
DECL|XCVR_BRD_TSM_TIMING25_TCA_EN_RX_LO|macro|XCVR_BRD_TSM_TIMING25_TCA_EN_RX_LO
DECL|XCVR_BRD_TSM_TIMING26_PLL_DIG_EN_RX_HI|macro|XCVR_BRD_TSM_TIMING26_PLL_DIG_EN_RX_HI
DECL|XCVR_BRD_TSM_TIMING26_PLL_DIG_EN_RX_LO|macro|XCVR_BRD_TSM_TIMING26_PLL_DIG_EN_RX_LO
DECL|XCVR_BRD_TSM_TIMING26_PLL_DIG_EN_TX_HI|macro|XCVR_BRD_TSM_TIMING26_PLL_DIG_EN_TX_HI
DECL|XCVR_BRD_TSM_TIMING26_PLL_DIG_EN_TX_LO|macro|XCVR_BRD_TSM_TIMING26_PLL_DIG_EN_TX_LO
DECL|XCVR_BRD_TSM_TIMING27_TX_DIG_EN_TX_HI|macro|XCVR_BRD_TSM_TIMING27_TX_DIG_EN_TX_HI
DECL|XCVR_BRD_TSM_TIMING27_TX_DIG_EN_TX_LO|macro|XCVR_BRD_TSM_TIMING27_TX_DIG_EN_TX_LO
DECL|XCVR_BRD_TSM_TIMING28_RX_DIG_EN_RX_HI|macro|XCVR_BRD_TSM_TIMING28_RX_DIG_EN_RX_HI
DECL|XCVR_BRD_TSM_TIMING28_RX_DIG_EN_RX_LO|macro|XCVR_BRD_TSM_TIMING28_RX_DIG_EN_RX_LO
DECL|XCVR_BRD_TSM_TIMING29_RX_INIT_RX_HI|macro|XCVR_BRD_TSM_TIMING29_RX_INIT_RX_HI
DECL|XCVR_BRD_TSM_TIMING29_RX_INIT_RX_LO|macro|XCVR_BRD_TSM_TIMING29_RX_INIT_RX_LO
DECL|XCVR_BRD_TSM_TIMING30_SIGMA_DELTA_EN_RX_HI|macro|XCVR_BRD_TSM_TIMING30_SIGMA_DELTA_EN_RX_HI
DECL|XCVR_BRD_TSM_TIMING30_SIGMA_DELTA_EN_RX_LO|macro|XCVR_BRD_TSM_TIMING30_SIGMA_DELTA_EN_RX_LO
DECL|XCVR_BRD_TSM_TIMING30_SIGMA_DELTA_EN_TX_HI|macro|XCVR_BRD_TSM_TIMING30_SIGMA_DELTA_EN_TX_HI
DECL|XCVR_BRD_TSM_TIMING30_SIGMA_DELTA_EN_TX_LO|macro|XCVR_BRD_TSM_TIMING30_SIGMA_DELTA_EN_TX_LO
DECL|XCVR_BRD_TSM_TIMING31_ZBDEM_RX_EN_RX_HI|macro|XCVR_BRD_TSM_TIMING31_ZBDEM_RX_EN_RX_HI
DECL|XCVR_BRD_TSM_TIMING31_ZBDEM_RX_EN_RX_LO|macro|XCVR_BRD_TSM_TIMING31_ZBDEM_RX_EN_RX_LO
DECL|XCVR_BRD_TSM_TIMING32_DCOC_EN_RX_HI|macro|XCVR_BRD_TSM_TIMING32_DCOC_EN_RX_HI
DECL|XCVR_BRD_TSM_TIMING32_DCOC_EN_RX_LO|macro|XCVR_BRD_TSM_TIMING32_DCOC_EN_RX_LO
DECL|XCVR_BRD_TSM_TIMING33_DCOC_INIT_RX_HI|macro|XCVR_BRD_TSM_TIMING33_DCOC_INIT_RX_HI
DECL|XCVR_BRD_TSM_TIMING33_DCOC_INIT_RX_LO|macro|XCVR_BRD_TSM_TIMING33_DCOC_INIT_RX_LO
DECL|XCVR_BRD_TSM_TIMING34_FREQ_TARG_LD_EN_RX_HI|macro|XCVR_BRD_TSM_TIMING34_FREQ_TARG_LD_EN_RX_HI
DECL|XCVR_BRD_TSM_TIMING34_FREQ_TARG_LD_EN_RX_LO|macro|XCVR_BRD_TSM_TIMING34_FREQ_TARG_LD_EN_RX_LO
DECL|XCVR_BRD_TSM_TIMING34_FREQ_TARG_LD_EN_TX_HI|macro|XCVR_BRD_TSM_TIMING34_FREQ_TARG_LD_EN_TX_HI
DECL|XCVR_BRD_TSM_TIMING34_FREQ_TARG_LD_EN_TX_LO|macro|XCVR_BRD_TSM_TIMING34_FREQ_TARG_LD_EN_TX_LO
DECL|XCVR_BRD_TSM_TIMING35_SAR_ADC_TRIG_EN_RX_HI|macro|XCVR_BRD_TSM_TIMING35_SAR_ADC_TRIG_EN_RX_HI
DECL|XCVR_BRD_TSM_TIMING35_SAR_ADC_TRIG_EN_RX_LO|macro|XCVR_BRD_TSM_TIMING35_SAR_ADC_TRIG_EN_RX_LO
DECL|XCVR_BRD_TSM_TIMING35_SAR_ADC_TRIG_EN_TX_HI|macro|XCVR_BRD_TSM_TIMING35_SAR_ADC_TRIG_EN_TX_HI
DECL|XCVR_BRD_TSM_TIMING35_SAR_ADC_TRIG_EN_TX_LO|macro|XCVR_BRD_TSM_TIMING35_SAR_ADC_TRIG_EN_TX_LO
DECL|XCVR_BRD_TSM_TIMING36_TSM_SPARE0_EN_RX_HI|macro|XCVR_BRD_TSM_TIMING36_TSM_SPARE0_EN_RX_HI
DECL|XCVR_BRD_TSM_TIMING36_TSM_SPARE0_EN_RX_LO|macro|XCVR_BRD_TSM_TIMING36_TSM_SPARE0_EN_RX_LO
DECL|XCVR_BRD_TSM_TIMING36_TSM_SPARE0_EN_TX_HI|macro|XCVR_BRD_TSM_TIMING36_TSM_SPARE0_EN_TX_HI
DECL|XCVR_BRD_TSM_TIMING36_TSM_SPARE0_EN_TX_LO|macro|XCVR_BRD_TSM_TIMING36_TSM_SPARE0_EN_TX_LO
DECL|XCVR_BRD_TSM_TIMING37_TSM_SPARE1_EN_RX_HI|macro|XCVR_BRD_TSM_TIMING37_TSM_SPARE1_EN_RX_HI
DECL|XCVR_BRD_TSM_TIMING37_TSM_SPARE1_EN_RX_LO|macro|XCVR_BRD_TSM_TIMING37_TSM_SPARE1_EN_RX_LO
DECL|XCVR_BRD_TSM_TIMING37_TSM_SPARE1_EN_TX_HI|macro|XCVR_BRD_TSM_TIMING37_TSM_SPARE1_EN_TX_HI
DECL|XCVR_BRD_TSM_TIMING37_TSM_SPARE1_EN_TX_LO|macro|XCVR_BRD_TSM_TIMING37_TSM_SPARE1_EN_TX_LO
DECL|XCVR_BRD_TSM_TIMING38_TSM_SPARE2_EN_RX_HI|macro|XCVR_BRD_TSM_TIMING38_TSM_SPARE2_EN_RX_HI
DECL|XCVR_BRD_TSM_TIMING38_TSM_SPARE2_EN_RX_LO|macro|XCVR_BRD_TSM_TIMING38_TSM_SPARE2_EN_RX_LO
DECL|XCVR_BRD_TSM_TIMING38_TSM_SPARE2_EN_TX_HI|macro|XCVR_BRD_TSM_TIMING38_TSM_SPARE2_EN_TX_HI
DECL|XCVR_BRD_TSM_TIMING38_TSM_SPARE2_EN_TX_LO|macro|XCVR_BRD_TSM_TIMING38_TSM_SPARE2_EN_TX_LO
DECL|XCVR_BRD_TSM_TIMING39_TSM_SPARE3_EN_RX_HI|macro|XCVR_BRD_TSM_TIMING39_TSM_SPARE3_EN_RX_HI
DECL|XCVR_BRD_TSM_TIMING39_TSM_SPARE3_EN_RX_LO|macro|XCVR_BRD_TSM_TIMING39_TSM_SPARE3_EN_RX_LO
DECL|XCVR_BRD_TSM_TIMING39_TSM_SPARE3_EN_TX_HI|macro|XCVR_BRD_TSM_TIMING39_TSM_SPARE3_EN_TX_HI
DECL|XCVR_BRD_TSM_TIMING39_TSM_SPARE3_EN_TX_LO|macro|XCVR_BRD_TSM_TIMING39_TSM_SPARE3_EN_TX_LO
DECL|XCVR_BRD_TSM_TIMING40_GPIO0_TRIG_EN_RX_HI|macro|XCVR_BRD_TSM_TIMING40_GPIO0_TRIG_EN_RX_HI
DECL|XCVR_BRD_TSM_TIMING40_GPIO0_TRIG_EN_RX_LO|macro|XCVR_BRD_TSM_TIMING40_GPIO0_TRIG_EN_RX_LO
DECL|XCVR_BRD_TSM_TIMING40_GPIO0_TRIG_EN_TX_HI|macro|XCVR_BRD_TSM_TIMING40_GPIO0_TRIG_EN_TX_HI
DECL|XCVR_BRD_TSM_TIMING40_GPIO0_TRIG_EN_TX_LO|macro|XCVR_BRD_TSM_TIMING40_GPIO0_TRIG_EN_TX_LO
DECL|XCVR_BRD_TSM_TIMING41_GPIO1_TRIG_EN_RX_HI|macro|XCVR_BRD_TSM_TIMING41_GPIO1_TRIG_EN_RX_HI
DECL|XCVR_BRD_TSM_TIMING41_GPIO1_TRIG_EN_RX_LO|macro|XCVR_BRD_TSM_TIMING41_GPIO1_TRIG_EN_RX_LO
DECL|XCVR_BRD_TSM_TIMING41_GPIO1_TRIG_EN_TX_HI|macro|XCVR_BRD_TSM_TIMING41_GPIO1_TRIG_EN_TX_HI
DECL|XCVR_BRD_TSM_TIMING41_GPIO1_TRIG_EN_TX_LO|macro|XCVR_BRD_TSM_TIMING41_GPIO1_TRIG_EN_TX_LO
DECL|XCVR_BRD_TSM_TIMING42_GPIO2_TRIG_EN_RX_HI|macro|XCVR_BRD_TSM_TIMING42_GPIO2_TRIG_EN_RX_HI
DECL|XCVR_BRD_TSM_TIMING42_GPIO2_TRIG_EN_RX_LO|macro|XCVR_BRD_TSM_TIMING42_GPIO2_TRIG_EN_RX_LO
DECL|XCVR_BRD_TSM_TIMING42_GPIO2_TRIG_EN_TX_HI|macro|XCVR_BRD_TSM_TIMING42_GPIO2_TRIG_EN_TX_HI
DECL|XCVR_BRD_TSM_TIMING42_GPIO2_TRIG_EN_TX_LO|macro|XCVR_BRD_TSM_TIMING42_GPIO2_TRIG_EN_TX_LO
DECL|XCVR_BRD_TSM_TIMING43_GPIO3_TRIG_EN_RX_HI|macro|XCVR_BRD_TSM_TIMING43_GPIO3_TRIG_EN_RX_HI
DECL|XCVR_BRD_TSM_TIMING43_GPIO3_TRIG_EN_RX_LO|macro|XCVR_BRD_TSM_TIMING43_GPIO3_TRIG_EN_RX_LO
DECL|XCVR_BRD_TSM_TIMING43_GPIO3_TRIG_EN_TX_HI|macro|XCVR_BRD_TSM_TIMING43_GPIO3_TRIG_EN_TX_HI
DECL|XCVR_BRD_TSM_TIMING43_GPIO3_TRIG_EN_TX_LO|macro|XCVR_BRD_TSM_TIMING43_GPIO3_TRIG_EN_TX_LO
DECL|XCVR_BRD_TX_ANA_CTRL_HPM_CAL_ADJUST|macro|XCVR_BRD_TX_ANA_CTRL_HPM_CAL_ADJUST
DECL|XCVR_BRD_TX_DATA_PAD_PAT_DATA_PADDING_PAT_0|macro|XCVR_BRD_TX_DATA_PAD_PAT_DATA_PADDING_PAT_0
DECL|XCVR_BRD_TX_DATA_PAD_PAT_DATA_PADDING_PAT_1|macro|XCVR_BRD_TX_DATA_PAD_PAT_DATA_PADDING_PAT_1
DECL|XCVR_BRD_TX_DATA_PAD_PAT_DFT_LFSR_OUT|macro|XCVR_BRD_TX_DATA_PAD_PAT_DFT_LFSR_OUT
DECL|XCVR_BRD_TX_DATA_PAD_PAT_LRM|macro|XCVR_BRD_TX_DATA_PAD_PAT_LRM
DECL|XCVR_BRD_TX_DFT_TONE_0_1_DFT_TONE_0|macro|XCVR_BRD_TX_DFT_TONE_0_1_DFT_TONE_0
DECL|XCVR_BRD_TX_DFT_TONE_0_1_DFT_TONE_1|macro|XCVR_BRD_TX_DFT_TONE_0_1_DFT_TONE_1
DECL|XCVR_BRD_TX_DFT_TONE_2_3_DFT_TONE_2|macro|XCVR_BRD_TX_DFT_TONE_2_3_DFT_TONE_2
DECL|XCVR_BRD_TX_DFT_TONE_2_3_DFT_TONE_3|macro|XCVR_BRD_TX_DFT_TONE_2_3_DFT_TONE_3
DECL|XCVR_BRD_TX_DIG_CTRL_DFT_CLK_SEL|macro|XCVR_BRD_TX_DIG_CTRL_DFT_CLK_SEL
DECL|XCVR_BRD_TX_DIG_CTRL_DFT_EN|macro|XCVR_BRD_TX_DIG_CTRL_DFT_EN
DECL|XCVR_BRD_TX_DIG_CTRL_DFT_LFSR_LEN|macro|XCVR_BRD_TX_DIG_CTRL_DFT_LFSR_LEN
DECL|XCVR_BRD_TX_DIG_CTRL_DFT_MODE|macro|XCVR_BRD_TX_DIG_CTRL_DFT_MODE
DECL|XCVR_BRD_TX_DIG_CTRL_DP_SEL|macro|XCVR_BRD_TX_DIG_CTRL_DP_SEL
DECL|XCVR_BRD_TX_DIG_CTRL_FREQ_WORD_ADJ|macro|XCVR_BRD_TX_DIG_CTRL_FREQ_WORD_ADJ
DECL|XCVR_BRD_TX_DIG_CTRL_LFSR_EN|macro|XCVR_BRD_TX_DIG_CTRL_LFSR_EN
DECL|XCVR_BRD_TX_DIG_CTRL_POL|macro|XCVR_BRD_TX_DIG_CTRL_POL
DECL|XCVR_BRD_TX_DIG_CTRL_TONE_SEL|macro|XCVR_BRD_TX_DIG_CTRL_TONE_SEL
DECL|XCVR_BRD_TX_FSK_MOD_SCALE_FSK_MODULATION_SCALE_0|macro|XCVR_BRD_TX_FSK_MOD_SCALE_FSK_MODULATION_SCALE_0
DECL|XCVR_BRD_TX_FSK_MOD_SCALE_FSK_MODULATION_SCALE_1|macro|XCVR_BRD_TX_FSK_MOD_SCALE_FSK_MODULATION_SCALE_1
DECL|XCVR_BRD_TX_GFSK_MOD_CTRL_GFSK_FLD|macro|XCVR_BRD_TX_GFSK_MOD_CTRL_GFSK_FLD
DECL|XCVR_BRD_TX_GFSK_MOD_CTRL_GFSK_MI|macro|XCVR_BRD_TX_GFSK_MOD_CTRL_GFSK_MI
DECL|XCVR_BRD_TX_GFSK_MOD_CTRL_GFSK_MLD|macro|XCVR_BRD_TX_GFSK_MOD_CTRL_GFSK_MLD
DECL|XCVR_BRD_TX_GFSK_MOD_CTRL_GFSK_MULTIPLY_TABLE_MANUAL|macro|XCVR_BRD_TX_GFSK_MOD_CTRL_GFSK_MULTIPLY_TABLE_MANUAL
DECL|XCVR_BRD_TX_GFSK_MOD_CTRL_GFSK_SYMBOL_RATE|macro|XCVR_BRD_TX_GFSK_MOD_CTRL_GFSK_SYMBOL_RATE
DECL|XCVR_BRD_TZA_CTRL_TZA_CAP_TUNE|macro|XCVR_BRD_TZA_CTRL_TZA_CAP_TUNE
DECL|XCVR_BRD_TZA_CTRL_TZA_CUR_CNTL|macro|XCVR_BRD_TZA_CTRL_TZA_CUR_CNTL
DECL|XCVR_BRD_TZA_CTRL_TZA_DCOC_ON|macro|XCVR_BRD_TZA_CTRL_TZA_DCOC_ON
DECL|XCVR_BRD_TZA_CTRL_TZA_GAIN|macro|XCVR_BRD_TZA_CTRL_TZA_GAIN
DECL|XCVR_BRD_TZA_CTRL_TZA_SPARE|macro|XCVR_BRD_TZA_CTRL_TZA_SPARE
DECL|XCVR_BRD_XTAL_CTRL2_XTAL_ATST_ON|macro|XCVR_BRD_XTAL_CTRL2_XTAL_ATST_ON
DECL|XCVR_BRD_XTAL_CTRL2_XTAL_ATST_SEL|macro|XCVR_BRD_XTAL_CTRL2_XTAL_ATST_SEL
DECL|XCVR_BRD_XTAL_CTRL2_XTAL_DIG_CLK_OUT_ON|macro|XCVR_BRD_XTAL_CTRL2_XTAL_DIG_CLK_OUT_ON
DECL|XCVR_BRD_XTAL_CTRL2_XTAL_ON_OVRD_ON|macro|XCVR_BRD_XTAL_CTRL2_XTAL_ON_OVRD_ON
DECL|XCVR_BRD_XTAL_CTRL2_XTAL_ON_OVRD|macro|XCVR_BRD_XTAL_CTRL2_XTAL_ON_OVRD
DECL|XCVR_BRD_XTAL_CTRL2_XTAL_REG_ATST_SEL|macro|XCVR_BRD_XTAL_CTRL2_XTAL_REG_ATST_SEL
DECL|XCVR_BRD_XTAL_CTRL2_XTAL_REG_BYPASS_ON|macro|XCVR_BRD_XTAL_CTRL2_XTAL_REG_BYPASS_ON
DECL|XCVR_BRD_XTAL_CTRL2_XTAL_REG_ON_OVRD_ON|macro|XCVR_BRD_XTAL_CTRL2_XTAL_REG_ON_OVRD_ON
DECL|XCVR_BRD_XTAL_CTRL2_XTAL_REG_ON_OVRD|macro|XCVR_BRD_XTAL_CTRL2_XTAL_REG_ON_OVRD
DECL|XCVR_BRD_XTAL_CTRL2_XTAL_REG_SUPPLY|macro|XCVR_BRD_XTAL_CTRL2_XTAL_REG_SUPPLY
DECL|XCVR_BRD_XTAL_CTRL2_XTAL_SPARE|macro|XCVR_BRD_XTAL_CTRL2_XTAL_SPARE
DECL|XCVR_BRD_XTAL_CTRL_XTAL_ALC_ON|macro|XCVR_BRD_XTAL_CTRL_XTAL_ALC_ON
DECL|XCVR_BRD_XTAL_CTRL_XTAL_ALC_START_512U|macro|XCVR_BRD_XTAL_CTRL_XTAL_ALC_START_512U
DECL|XCVR_BRD_XTAL_CTRL_XTAL_BYPASS|macro|XCVR_BRD_XTAL_CTRL_XTAL_BYPASS
DECL|XCVR_BRD_XTAL_CTRL_XTAL_COMP_BIAS_HI|macro|XCVR_BRD_XTAL_CTRL_XTAL_COMP_BIAS_HI
DECL|XCVR_BRD_XTAL_CTRL_XTAL_COMP_BIAS_LO|macro|XCVR_BRD_XTAL_CTRL_XTAL_COMP_BIAS_LO
DECL|XCVR_BRD_XTAL_CTRL_XTAL_GM|macro|XCVR_BRD_XTAL_CTRL_XTAL_GM
DECL|XCVR_BRD_XTAL_CTRL_XTAL_READY_COUNT_SEL|macro|XCVR_BRD_XTAL_CTRL_XTAL_READY_COUNT_SEL
DECL|XCVR_BRD_XTAL_CTRL_XTAL_READY|macro|XCVR_BRD_XTAL_CTRL_XTAL_READY
DECL|XCVR_BRD_XTAL_CTRL_XTAL_TRIM|macro|XCVR_BRD_XTAL_CTRL_XTAL_TRIM
DECL|XCVR_BRD_ZBDEM_AFC_AFC_EN|macro|XCVR_BRD_ZBDEM_AFC_AFC_EN
DECL|XCVR_BRD_ZBDEM_AFC_AFC_OUT|macro|XCVR_BRD_ZBDEM_AFC_AFC_OUT
DECL|XCVR_BRD_ZBDEM_AFC_DCD_EN|macro|XCVR_BRD_ZBDEM_AFC_DCD_EN
DECL|XCVR_BWR_ADC_ADJ_ADC_FLSH_RES_ADJ|macro|XCVR_BWR_ADC_ADJ_ADC_FLSH_RES_ADJ
DECL|XCVR_BWR_ADC_ADJ_ADC_IB_DAC1_ADJ|macro|XCVR_BWR_ADC_ADJ_ADC_IB_DAC1_ADJ
DECL|XCVR_BWR_ADC_ADJ_ADC_IB_DAC2_ADJ|macro|XCVR_BWR_ADC_ADJ_ADC_IB_DAC2_ADJ
DECL|XCVR_BWR_ADC_ADJ_ADC_IB_FLSH_ADJ|macro|XCVR_BWR_ADC_ADJ_ADC_IB_FLSH_ADJ
DECL|XCVR_BWR_ADC_ADJ_ADC_IB_OPAMP1_ADJ|macro|XCVR_BWR_ADC_ADJ_ADC_IB_OPAMP1_ADJ
DECL|XCVR_BWR_ADC_ADJ_ADC_IB_OPAMP2_ADJ|macro|XCVR_BWR_ADC_ADJ_ADC_IB_OPAMP2_ADJ
DECL|XCVR_BWR_ADC_CTRL_ADC_2X_CLK_SEL|macro|XCVR_BWR_ADC_CTRL_ADC_2X_CLK_SEL
DECL|XCVR_BWR_ADC_CTRL_ADC_32MHZ_SEL|macro|XCVR_BWR_ADC_CTRL_ADC_32MHZ_SEL
DECL|XCVR_BWR_ADC_CTRL_ADC_COMP_ON|macro|XCVR_BWR_ADC_CTRL_ADC_COMP_ON
DECL|XCVR_BWR_ADC_CTRL_ADC_DITHER_ON|macro|XCVR_BWR_ADC_CTRL_ADC_DITHER_ON
DECL|XCVR_BWR_ADC_CTRL_ADC_TEST_ON|macro|XCVR_BWR_ADC_CTRL_ADC_TEST_ON
DECL|XCVR_BWR_ADC_REGS_ADC_ANA_REG_BYPASS_ON|macro|XCVR_BWR_ADC_REGS_ADC_ANA_REG_BYPASS_ON
DECL|XCVR_BWR_ADC_REGS_ADC_ANA_REG_SUPPLY|macro|XCVR_BWR_ADC_REGS_ADC_ANA_REG_SUPPLY
DECL|XCVR_BWR_ADC_REGS_ADC_DIG_REG_BYPASS_ON|macro|XCVR_BWR_ADC_REGS_ADC_DIG_REG_BYPASS_ON
DECL|XCVR_BWR_ADC_REGS_ADC_INTERNAL_IREF_BYPASS_ON|macro|XCVR_BWR_ADC_REGS_ADC_INTERNAL_IREF_BYPASS_ON
DECL|XCVR_BWR_ADC_REGS_ADC_REG_DIG_SUPPLY|macro|XCVR_BWR_ADC_REGS_ADC_REG_DIG_SUPPLY
DECL|XCVR_BWR_ADC_REGS_ADC_VCMREF_BYPASS_ON|macro|XCVR_BWR_ADC_REGS_ADC_VCMREF_BYPASS_ON
DECL|XCVR_BWR_ADC_TEST_CTRL_ADC_ANA_REG_ATST_SEL|macro|XCVR_BWR_ADC_TEST_CTRL_ADC_ANA_REG_ATST_SEL
DECL|XCVR_BWR_ADC_TEST_CTRL_ADC_ATST_SEL|macro|XCVR_BWR_ADC_TEST_CTRL_ADC_ATST_SEL
DECL|XCVR_BWR_ADC_TEST_CTRL_ADC_DIG_REG_ATST_SEL|macro|XCVR_BWR_ADC_TEST_CTRL_ADC_DIG_REG_ATST_SEL
DECL|XCVR_BWR_ADC_TEST_CTRL_ADC_SPARE3|macro|XCVR_BWR_ADC_TEST_CTRL_ADC_SPARE3
DECL|XCVR_BWR_ADC_TEST_CTRL_DCOC_ALPHA_RADIUS_GS_IDX|macro|XCVR_BWR_ADC_TEST_CTRL_DCOC_ALPHA_RADIUS_GS_IDX
DECL|XCVR_BWR_ADC_TRIMS_ADC_IREF_FLSH_RES_TRIM|macro|XCVR_BWR_ADC_TRIMS_ADC_IREF_FLSH_RES_TRIM
DECL|XCVR_BWR_ADC_TRIMS_ADC_IREF_OPAMPS_RES_TRIM|macro|XCVR_BWR_ADC_TRIMS_ADC_IREF_OPAMPS_RES_TRIM
DECL|XCVR_BWR_ADC_TRIMS_ADC_VCM_TRIM|macro|XCVR_BWR_ADC_TRIMS_ADC_VCM_TRIM
DECL|XCVR_BWR_ADC_TUNE_ADC_C1_TUNE|macro|XCVR_BWR_ADC_TUNE_ADC_C1_TUNE
DECL|XCVR_BWR_ADC_TUNE_ADC_C2_TUNE|macro|XCVR_BWR_ADC_TUNE_ADC_C2_TUNE
DECL|XCVR_BWR_ADC_TUNE_ADC_R1_TUNE|macro|XCVR_BWR_ADC_TUNE_ADC_R1_TUNE
DECL|XCVR_BWR_ADC_TUNE_ADC_R2_TUNE|macro|XCVR_BWR_ADC_TUNE_ADC_R2_TUNE
DECL|XCVR_BWR_AGC_CTRL_0_AGC_DOWN_BBF_STEP_SZ|macro|XCVR_BWR_AGC_CTRL_0_AGC_DOWN_BBF_STEP_SZ
DECL|XCVR_BWR_AGC_CTRL_0_AGC_DOWN_RSSI_THRESH|macro|XCVR_BWR_AGC_CTRL_0_AGC_DOWN_RSSI_THRESH
DECL|XCVR_BWR_AGC_CTRL_0_AGC_DOWN_TZA_STEP_SZ|macro|XCVR_BWR_AGC_CTRL_0_AGC_DOWN_TZA_STEP_SZ
DECL|XCVR_BWR_AGC_CTRL_0_AGC_FREEZE_EN|macro|XCVR_BWR_AGC_CTRL_0_AGC_FREEZE_EN
DECL|XCVR_BWR_AGC_CTRL_0_AGC_UP_EN|macro|XCVR_BWR_AGC_CTRL_0_AGC_UP_EN
DECL|XCVR_BWR_AGC_CTRL_0_AGC_UP_RSSI_THRESH|macro|XCVR_BWR_AGC_CTRL_0_AGC_UP_RSSI_THRESH
DECL|XCVR_BWR_AGC_CTRL_0_AGC_UP_SRC|macro|XCVR_BWR_AGC_CTRL_0_AGC_UP_SRC
DECL|XCVR_BWR_AGC_CTRL_0_FREEZE_AGC_SRC|macro|XCVR_BWR_AGC_CTRL_0_FREEZE_AGC_SRC
DECL|XCVR_BWR_AGC_CTRL_0_SLOW_AGC_EN|macro|XCVR_BWR_AGC_CTRL_0_SLOW_AGC_EN
DECL|XCVR_BWR_AGC_CTRL_0_SLOW_AGC_SRC|macro|XCVR_BWR_AGC_CTRL_0_SLOW_AGC_SRC
DECL|XCVR_BWR_AGC_CTRL_1_BBF_ALT_CODE|macro|XCVR_BWR_AGC_CTRL_1_BBF_ALT_CODE
DECL|XCVR_BWR_AGC_CTRL_1_BBF_USER_GAIN|macro|XCVR_BWR_AGC_CTRL_1_BBF_USER_GAIN
DECL|XCVR_BWR_AGC_CTRL_1_LNM_ALT_CODE|macro|XCVR_BWR_AGC_CTRL_1_LNM_ALT_CODE
DECL|XCVR_BWR_AGC_CTRL_1_LNM_USER_GAIN|macro|XCVR_BWR_AGC_CTRL_1_LNM_USER_GAIN
DECL|XCVR_BWR_AGC_CTRL_1_PRESLOW_EN|macro|XCVR_BWR_AGC_CTRL_1_PRESLOW_EN
DECL|XCVR_BWR_AGC_CTRL_1_TZA_GAIN_SETTLE_TIME|macro|XCVR_BWR_AGC_CTRL_1_TZA_GAIN_SETTLE_TIME
DECL|XCVR_BWR_AGC_CTRL_1_USER_BBF_GAIN_EN|macro|XCVR_BWR_AGC_CTRL_1_USER_BBF_GAIN_EN
DECL|XCVR_BWR_AGC_CTRL_1_USER_LNM_GAIN_EN|macro|XCVR_BWR_AGC_CTRL_1_USER_LNM_GAIN_EN
DECL|XCVR_BWR_AGC_CTRL_2_AGC_FAST_EXPIRE|macro|XCVR_BWR_AGC_CTRL_2_AGC_FAST_EXPIRE
DECL|XCVR_BWR_AGC_CTRL_2_BBF_GAIN_SETTLE_TIME|macro|XCVR_BWR_AGC_CTRL_2_BBF_GAIN_SETTLE_TIME
DECL|XCVR_BWR_AGC_CTRL_2_BBF_PDET_RST|macro|XCVR_BWR_AGC_CTRL_2_BBF_PDET_RST
DECL|XCVR_BWR_AGC_CTRL_2_BBF_PDET_THRESH_HI|macro|XCVR_BWR_AGC_CTRL_2_BBF_PDET_THRESH_HI
DECL|XCVR_BWR_AGC_CTRL_2_BBF_PDET_THRESH_LO|macro|XCVR_BWR_AGC_CTRL_2_BBF_PDET_THRESH_LO
DECL|XCVR_BWR_AGC_CTRL_2_TZA_PDET_RST|macro|XCVR_BWR_AGC_CTRL_2_TZA_PDET_RST
DECL|XCVR_BWR_AGC_CTRL_2_TZA_PDET_THRESH_HI|macro|XCVR_BWR_AGC_CTRL_2_TZA_PDET_THRESH_HI
DECL|XCVR_BWR_AGC_CTRL_2_TZA_PDET_THRESH_LO|macro|XCVR_BWR_AGC_CTRL_2_TZA_PDET_THRESH_LO
DECL|XCVR_BWR_AGC_CTRL_3_AGC_H2S_STEP_SZ|macro|XCVR_BWR_AGC_CTRL_3_AGC_H2S_STEP_SZ
DECL|XCVR_BWR_AGC_CTRL_3_AGC_PDET_LO_DLY|macro|XCVR_BWR_AGC_CTRL_3_AGC_PDET_LO_DLY
DECL|XCVR_BWR_AGC_CTRL_3_AGC_RSSI_DELT_H2S|macro|XCVR_BWR_AGC_CTRL_3_AGC_RSSI_DELT_H2S
DECL|XCVR_BWR_AGC_CTRL_3_AGC_UNFREEZE_TIME|macro|XCVR_BWR_AGC_CTRL_3_AGC_UNFREEZE_TIME
DECL|XCVR_BWR_AGC_CTRL_3_AGC_UP_STEP_SZ|macro|XCVR_BWR_AGC_CTRL_3_AGC_UP_STEP_SZ
DECL|XCVR_BWR_AGC_GAIN_TBL_03_00_BBF_GAIN_00|macro|XCVR_BWR_AGC_GAIN_TBL_03_00_BBF_GAIN_00
DECL|XCVR_BWR_AGC_GAIN_TBL_03_00_BBF_GAIN_01|macro|XCVR_BWR_AGC_GAIN_TBL_03_00_BBF_GAIN_01
DECL|XCVR_BWR_AGC_GAIN_TBL_03_00_BBF_GAIN_02|macro|XCVR_BWR_AGC_GAIN_TBL_03_00_BBF_GAIN_02
DECL|XCVR_BWR_AGC_GAIN_TBL_03_00_BBF_GAIN_03|macro|XCVR_BWR_AGC_GAIN_TBL_03_00_BBF_GAIN_03
DECL|XCVR_BWR_AGC_GAIN_TBL_03_00_LNM_GAIN_00|macro|XCVR_BWR_AGC_GAIN_TBL_03_00_LNM_GAIN_00
DECL|XCVR_BWR_AGC_GAIN_TBL_03_00_LNM_GAIN_01|macro|XCVR_BWR_AGC_GAIN_TBL_03_00_LNM_GAIN_01
DECL|XCVR_BWR_AGC_GAIN_TBL_03_00_LNM_GAIN_02|macro|XCVR_BWR_AGC_GAIN_TBL_03_00_LNM_GAIN_02
DECL|XCVR_BWR_AGC_GAIN_TBL_03_00_LNM_GAIN_03|macro|XCVR_BWR_AGC_GAIN_TBL_03_00_LNM_GAIN_03
DECL|XCVR_BWR_AGC_GAIN_TBL_07_04_BBF_GAIN_04|macro|XCVR_BWR_AGC_GAIN_TBL_07_04_BBF_GAIN_04
DECL|XCVR_BWR_AGC_GAIN_TBL_07_04_BBF_GAIN_05|macro|XCVR_BWR_AGC_GAIN_TBL_07_04_BBF_GAIN_05
DECL|XCVR_BWR_AGC_GAIN_TBL_07_04_BBF_GAIN_06|macro|XCVR_BWR_AGC_GAIN_TBL_07_04_BBF_GAIN_06
DECL|XCVR_BWR_AGC_GAIN_TBL_07_04_BBF_GAIN_07|macro|XCVR_BWR_AGC_GAIN_TBL_07_04_BBF_GAIN_07
DECL|XCVR_BWR_AGC_GAIN_TBL_07_04_LNM_GAIN_04|macro|XCVR_BWR_AGC_GAIN_TBL_07_04_LNM_GAIN_04
DECL|XCVR_BWR_AGC_GAIN_TBL_07_04_LNM_GAIN_05|macro|XCVR_BWR_AGC_GAIN_TBL_07_04_LNM_GAIN_05
DECL|XCVR_BWR_AGC_GAIN_TBL_07_04_LNM_GAIN_06|macro|XCVR_BWR_AGC_GAIN_TBL_07_04_LNM_GAIN_06
DECL|XCVR_BWR_AGC_GAIN_TBL_07_04_LNM_GAIN_07|macro|XCVR_BWR_AGC_GAIN_TBL_07_04_LNM_GAIN_07
DECL|XCVR_BWR_AGC_GAIN_TBL_11_08_BBF_GAIN_08|macro|XCVR_BWR_AGC_GAIN_TBL_11_08_BBF_GAIN_08
DECL|XCVR_BWR_AGC_GAIN_TBL_11_08_BBF_GAIN_09|macro|XCVR_BWR_AGC_GAIN_TBL_11_08_BBF_GAIN_09
DECL|XCVR_BWR_AGC_GAIN_TBL_11_08_BBF_GAIN_10|macro|XCVR_BWR_AGC_GAIN_TBL_11_08_BBF_GAIN_10
DECL|XCVR_BWR_AGC_GAIN_TBL_11_08_BBF_GAIN_11|macro|XCVR_BWR_AGC_GAIN_TBL_11_08_BBF_GAIN_11
DECL|XCVR_BWR_AGC_GAIN_TBL_11_08_LNM_GAIN_08|macro|XCVR_BWR_AGC_GAIN_TBL_11_08_LNM_GAIN_08
DECL|XCVR_BWR_AGC_GAIN_TBL_11_08_LNM_GAIN_09|macro|XCVR_BWR_AGC_GAIN_TBL_11_08_LNM_GAIN_09
DECL|XCVR_BWR_AGC_GAIN_TBL_11_08_LNM_GAIN_10|macro|XCVR_BWR_AGC_GAIN_TBL_11_08_LNM_GAIN_10
DECL|XCVR_BWR_AGC_GAIN_TBL_11_08_LNM_GAIN_11|macro|XCVR_BWR_AGC_GAIN_TBL_11_08_LNM_GAIN_11
DECL|XCVR_BWR_AGC_GAIN_TBL_15_12_BBF_GAIN_12|macro|XCVR_BWR_AGC_GAIN_TBL_15_12_BBF_GAIN_12
DECL|XCVR_BWR_AGC_GAIN_TBL_15_12_BBF_GAIN_13|macro|XCVR_BWR_AGC_GAIN_TBL_15_12_BBF_GAIN_13
DECL|XCVR_BWR_AGC_GAIN_TBL_15_12_BBF_GAIN_14|macro|XCVR_BWR_AGC_GAIN_TBL_15_12_BBF_GAIN_14
DECL|XCVR_BWR_AGC_GAIN_TBL_15_12_BBF_GAIN_15|macro|XCVR_BWR_AGC_GAIN_TBL_15_12_BBF_GAIN_15
DECL|XCVR_BWR_AGC_GAIN_TBL_15_12_LNM_GAIN_12|macro|XCVR_BWR_AGC_GAIN_TBL_15_12_LNM_GAIN_12
DECL|XCVR_BWR_AGC_GAIN_TBL_15_12_LNM_GAIN_13|macro|XCVR_BWR_AGC_GAIN_TBL_15_12_LNM_GAIN_13
DECL|XCVR_BWR_AGC_GAIN_TBL_15_12_LNM_GAIN_14|macro|XCVR_BWR_AGC_GAIN_TBL_15_12_LNM_GAIN_14
DECL|XCVR_BWR_AGC_GAIN_TBL_15_12_LNM_GAIN_15|macro|XCVR_BWR_AGC_GAIN_TBL_15_12_LNM_GAIN_15
DECL|XCVR_BWR_AGC_GAIN_TBL_19_16_BBF_GAIN_16|macro|XCVR_BWR_AGC_GAIN_TBL_19_16_BBF_GAIN_16
DECL|XCVR_BWR_AGC_GAIN_TBL_19_16_BBF_GAIN_17|macro|XCVR_BWR_AGC_GAIN_TBL_19_16_BBF_GAIN_17
DECL|XCVR_BWR_AGC_GAIN_TBL_19_16_BBF_GAIN_18|macro|XCVR_BWR_AGC_GAIN_TBL_19_16_BBF_GAIN_18
DECL|XCVR_BWR_AGC_GAIN_TBL_19_16_BBF_GAIN_19|macro|XCVR_BWR_AGC_GAIN_TBL_19_16_BBF_GAIN_19
DECL|XCVR_BWR_AGC_GAIN_TBL_19_16_LNM_GAIN_16|macro|XCVR_BWR_AGC_GAIN_TBL_19_16_LNM_GAIN_16
DECL|XCVR_BWR_AGC_GAIN_TBL_19_16_LNM_GAIN_17|macro|XCVR_BWR_AGC_GAIN_TBL_19_16_LNM_GAIN_17
DECL|XCVR_BWR_AGC_GAIN_TBL_19_16_LNM_GAIN_18|macro|XCVR_BWR_AGC_GAIN_TBL_19_16_LNM_GAIN_18
DECL|XCVR_BWR_AGC_GAIN_TBL_19_16_LNM_GAIN_19|macro|XCVR_BWR_AGC_GAIN_TBL_19_16_LNM_GAIN_19
DECL|XCVR_BWR_AGC_GAIN_TBL_23_20_BBF_GAIN_20|macro|XCVR_BWR_AGC_GAIN_TBL_23_20_BBF_GAIN_20
DECL|XCVR_BWR_AGC_GAIN_TBL_23_20_BBF_GAIN_21|macro|XCVR_BWR_AGC_GAIN_TBL_23_20_BBF_GAIN_21
DECL|XCVR_BWR_AGC_GAIN_TBL_23_20_BBF_GAIN_22|macro|XCVR_BWR_AGC_GAIN_TBL_23_20_BBF_GAIN_22
DECL|XCVR_BWR_AGC_GAIN_TBL_23_20_BBF_GAIN_23|macro|XCVR_BWR_AGC_GAIN_TBL_23_20_BBF_GAIN_23
DECL|XCVR_BWR_AGC_GAIN_TBL_23_20_LNM_GAIN_20|macro|XCVR_BWR_AGC_GAIN_TBL_23_20_LNM_GAIN_20
DECL|XCVR_BWR_AGC_GAIN_TBL_23_20_LNM_GAIN_21|macro|XCVR_BWR_AGC_GAIN_TBL_23_20_LNM_GAIN_21
DECL|XCVR_BWR_AGC_GAIN_TBL_23_20_LNM_GAIN_22|macro|XCVR_BWR_AGC_GAIN_TBL_23_20_LNM_GAIN_22
DECL|XCVR_BWR_AGC_GAIN_TBL_23_20_LNM_GAIN_23|macro|XCVR_BWR_AGC_GAIN_TBL_23_20_LNM_GAIN_23
DECL|XCVR_BWR_AGC_GAIN_TBL_26_24_BBF_GAIN_24|macro|XCVR_BWR_AGC_GAIN_TBL_26_24_BBF_GAIN_24
DECL|XCVR_BWR_AGC_GAIN_TBL_26_24_BBF_GAIN_25|macro|XCVR_BWR_AGC_GAIN_TBL_26_24_BBF_GAIN_25
DECL|XCVR_BWR_AGC_GAIN_TBL_26_24_BBF_GAIN_26|macro|XCVR_BWR_AGC_GAIN_TBL_26_24_BBF_GAIN_26
DECL|XCVR_BWR_AGC_GAIN_TBL_26_24_LNM_GAIN_24|macro|XCVR_BWR_AGC_GAIN_TBL_26_24_LNM_GAIN_24
DECL|XCVR_BWR_AGC_GAIN_TBL_26_24_LNM_GAIN_25|macro|XCVR_BWR_AGC_GAIN_TBL_26_24_LNM_GAIN_25
DECL|XCVR_BWR_AGC_GAIN_TBL_26_24_LNM_GAIN_26|macro|XCVR_BWR_AGC_GAIN_TBL_26_24_LNM_GAIN_26
DECL|XCVR_BWR_ANA_SPARE_DCOC_TRK_EST_GS_CNT|macro|XCVR_BWR_ANA_SPARE_DCOC_TRK_EST_GS_CNT
DECL|XCVR_BWR_ANA_SPARE_HPM_LSB_INVERT|macro|XCVR_BWR_ANA_SPARE_HPM_LSB_INVERT
DECL|XCVR_BWR_ANA_SPARE_IQMC_DC_GAIN_ADJ|macro|XCVR_BWR_ANA_SPARE_IQMC_DC_GAIN_ADJ
DECL|XCVR_BWR_BBF_CTRL_BBF_CAP_TUNE|macro|XCVR_BWR_BBF_CTRL_BBF_CAP_TUNE
DECL|XCVR_BWR_BBF_CTRL_BBF_CUR_CNTL|macro|XCVR_BWR_BBF_CTRL_BBF_CUR_CNTL
DECL|XCVR_BWR_BBF_CTRL_BBF_DCOC_ON|macro|XCVR_BWR_BBF_CTRL_BBF_DCOC_ON
DECL|XCVR_BWR_BBF_CTRL_BBF_RES_TUNE2|macro|XCVR_BWR_BBF_CTRL_BBF_RES_TUNE2
DECL|XCVR_BWR_BBF_CTRL_BBF_SPARE_3_2|macro|XCVR_BWR_BBF_CTRL_BBF_SPARE_3_2
DECL|XCVR_BWR_BBF_CTRL_BBF_TMUX_ON|macro|XCVR_BWR_BBF_CTRL_BBF_TMUX_ON
DECL|XCVR_BWR_BBF_CTRL_DCOC_ALPHAC_SCALE_GS_IDX|macro|XCVR_BWR_BBF_CTRL_DCOC_ALPHAC_SCALE_GS_IDX
DECL|XCVR_BWR_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_10|macro|XCVR_BWR_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_10
DECL|XCVR_BWR_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_8|macro|XCVR_BWR_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_8
DECL|XCVR_BWR_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_9|macro|XCVR_BWR_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_9
DECL|XCVR_BWR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_0|macro|XCVR_BWR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_0
DECL|XCVR_BWR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_1|macro|XCVR_BWR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_1
DECL|XCVR_BWR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_2|macro|XCVR_BWR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_2
DECL|XCVR_BWR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_3|macro|XCVR_BWR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_3
DECL|XCVR_BWR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_4|macro|XCVR_BWR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_4
DECL|XCVR_BWR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_5|macro|XCVR_BWR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_5
DECL|XCVR_BWR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_6|macro|XCVR_BWR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_6
DECL|XCVR_BWR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_7|macro|XCVR_BWR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_7
DECL|XCVR_BWR_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_10|macro|XCVR_BWR_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_10
DECL|XCVR_BWR_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_8|macro|XCVR_BWR_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_8
DECL|XCVR_BWR_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_9|macro|XCVR_BWR_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_9
DECL|XCVR_BWR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_0|macro|XCVR_BWR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_0
DECL|XCVR_BWR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_1|macro|XCVR_BWR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_1
DECL|XCVR_BWR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_2|macro|XCVR_BWR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_2
DECL|XCVR_BWR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_3|macro|XCVR_BWR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_3
DECL|XCVR_BWR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_4|macro|XCVR_BWR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_4
DECL|XCVR_BWR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_5|macro|XCVR_BWR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_5
DECL|XCVR_BWR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_6|macro|XCVR_BWR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_6
DECL|XCVR_BWR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_7|macro|XCVR_BWR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_7
DECL|XCVR_BWR_BGAP_CTRL_BGAP_ATST_ON|macro|XCVR_BWR_BGAP_CTRL_BGAP_ATST_ON
DECL|XCVR_BWR_BGAP_CTRL_BGAP_ATST_SEL|macro|XCVR_BWR_BGAP_CTRL_BGAP_ATST_SEL
DECL|XCVR_BWR_BGAP_CTRL_BGAP_CURRENT_TRIM|macro|XCVR_BWR_BGAP_CTRL_BGAP_CURRENT_TRIM
DECL|XCVR_BWR_BGAP_CTRL_BGAP_VOLTAGE_TRIM|macro|XCVR_BWR_BGAP_CTRL_BGAP_VOLTAGE_TRIM
DECL|XCVR_BWR_CORR_CTRL_CORR_NVAL|macro|XCVR_BWR_CORR_CTRL_CORR_NVAL
DECL|XCVR_BWR_CORR_CTRL_CORR_VT|macro|XCVR_BWR_CORR_CTRL_CORR_VT
DECL|XCVR_BWR_CORR_CTRL_MAX_CORR_EN|macro|XCVR_BWR_CORR_CTRL_MAX_CORR_EN
DECL|XCVR_BWR_CTRL_PROTOCOL|macro|XCVR_BWR_CTRL_PROTOCOL
DECL|XCVR_BWR_CTRL_REF_CLK_FREQ|macro|XCVR_BWR_CTRL_REF_CLK_FREQ
DECL|XCVR_BWR_CTRL_TGT_PWR_SRC|macro|XCVR_BWR_CTRL_TGT_PWR_SRC
DECL|XCVR_BWR_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN1|macro|XCVR_BWR_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN1
DECL|XCVR_BWR_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN2|macro|XCVR_BWR_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN2
DECL|XCVR_BWR_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN3|macro|XCVR_BWR_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN3
DECL|XCVR_BWR_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN1|macro|XCVR_BWR_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN1
DECL|XCVR_BWR_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN2|macro|XCVR_BWR_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN2
DECL|XCVR_BWR_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN3|macro|XCVR_BWR_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN3
DECL|XCVR_BWR_DCOC_CAL_IIR_DCOC_CAL_IIR1A_IDX|macro|XCVR_BWR_DCOC_CAL_IIR_DCOC_CAL_IIR1A_IDX
DECL|XCVR_BWR_DCOC_CAL_IIR_DCOC_CAL_IIR2A_IDX|macro|XCVR_BWR_DCOC_CAL_IIR_DCOC_CAL_IIR2A_IDX
DECL|XCVR_BWR_DCOC_CAL_IIR_DCOC_CAL_IIR3A_IDX|macro|XCVR_BWR_DCOC_CAL_IIR_DCOC_CAL_IIR3A_IDX
DECL|XCVR_BWR_DCOC_CAL_RCP_ALPHA_CALC_RECIP|macro|XCVR_BWR_DCOC_CAL_RCP_ALPHA_CALC_RECIP
DECL|XCVR_BWR_DCOC_CAL_RCP_DCOC_TMP_CALC_RECIP|macro|XCVR_BWR_DCOC_CAL_RCP_DCOC_TMP_CALC_RECIP
DECL|XCVR_BWR_DCOC_CTRL_0_DCOC_ALPHAC_SCALE_IDX|macro|XCVR_BWR_DCOC_CTRL_0_DCOC_ALPHAC_SCALE_IDX
DECL|XCVR_BWR_DCOC_CTRL_0_DCOC_ALPHA_RADIUS_IDX|macro|XCVR_BWR_DCOC_CTRL_0_DCOC_ALPHA_RADIUS_IDX
DECL|XCVR_BWR_DCOC_CTRL_0_DCOC_CAL_DURATION|macro|XCVR_BWR_DCOC_CTRL_0_DCOC_CAL_DURATION
DECL|XCVR_BWR_DCOC_CTRL_0_DCOC_CORRECT_EN|macro|XCVR_BWR_DCOC_CTRL_0_DCOC_CORRECT_EN
DECL|XCVR_BWR_DCOC_CTRL_0_DCOC_CORR_DLY|macro|XCVR_BWR_DCOC_CTRL_0_DCOC_CORR_DLY
DECL|XCVR_BWR_DCOC_CTRL_0_DCOC_CORR_HOLD_TIME|macro|XCVR_BWR_DCOC_CTRL_0_DCOC_CORR_HOLD_TIME
DECL|XCVR_BWR_DCOC_CTRL_0_DCOC_MAN|macro|XCVR_BWR_DCOC_CTRL_0_DCOC_MAN
DECL|XCVR_BWR_DCOC_CTRL_0_DCOC_SIGN_SCALE_IDX|macro|XCVR_BWR_DCOC_CTRL_0_DCOC_SIGN_SCALE_IDX
DECL|XCVR_BWR_DCOC_CTRL_0_DCOC_TRACK_EN|macro|XCVR_BWR_DCOC_CTRL_0_DCOC_TRACK_EN
DECL|XCVR_BWR_DCOC_CTRL_1_BBA_CORR_POL|macro|XCVR_BWR_DCOC_CTRL_1_BBA_CORR_POL
DECL|XCVR_BWR_DCOC_CTRL_1_BBF_DCOC_STEP|macro|XCVR_BWR_DCOC_CTRL_1_BBF_DCOC_STEP
DECL|XCVR_BWR_DCOC_CTRL_1_TRACK_FROM_ZERO|macro|XCVR_BWR_DCOC_CTRL_1_TRACK_FROM_ZERO
DECL|XCVR_BWR_DCOC_CTRL_1_TZA_CORR_POL|macro|XCVR_BWR_DCOC_CTRL_1_TZA_CORR_POL
DECL|XCVR_BWR_DCOC_CTRL_2_BBF_DCOC_STEP_RECIP|macro|XCVR_BWR_DCOC_CTRL_2_BBF_DCOC_STEP_RECIP
DECL|XCVR_BWR_DCOC_CTRL_3_BBF_DCOC_INIT_I|macro|XCVR_BWR_DCOC_CTRL_3_BBF_DCOC_INIT_I
DECL|XCVR_BWR_DCOC_CTRL_3_BBF_DCOC_INIT_Q|macro|XCVR_BWR_DCOC_CTRL_3_BBF_DCOC_INIT_Q
DECL|XCVR_BWR_DCOC_CTRL_3_TZA_DCOC_INIT_I|macro|XCVR_BWR_DCOC_CTRL_3_TZA_DCOC_INIT_I
DECL|XCVR_BWR_DCOC_CTRL_3_TZA_DCOC_INIT_Q|macro|XCVR_BWR_DCOC_CTRL_3_TZA_DCOC_INIT_Q
DECL|XCVR_BWR_DCOC_CTRL_4_DIG_DCOC_INIT_I|macro|XCVR_BWR_DCOC_CTRL_4_DIG_DCOC_INIT_I
DECL|XCVR_BWR_DCOC_CTRL_4_DIG_DCOC_INIT_Q|macro|XCVR_BWR_DCOC_CTRL_4_DIG_DCOC_INIT_Q
DECL|XCVR_BWR_DCOC_OFFSET__DCOC_BBF_OFFSET_I|macro|XCVR_BWR_DCOC_OFFSET__DCOC_BBF_OFFSET_I
DECL|XCVR_BWR_DCOC_OFFSET__DCOC_BBF_OFFSET_Q|macro|XCVR_BWR_DCOC_OFFSET__DCOC_BBF_OFFSET_Q
DECL|XCVR_BWR_DCOC_OFFSET__DCOC_TZA_OFFSET_I|macro|XCVR_BWR_DCOC_OFFSET__DCOC_TZA_OFFSET_I
DECL|XCVR_BWR_DCOC_OFFSET__DCOC_TZA_OFFSET_Q|macro|XCVR_BWR_DCOC_OFFSET__DCOC_TZA_OFFSET_Q
DECL|XCVR_BWR_DCOC_TZA_STEP__DCOC_TZA_STEP_GAIN|macro|XCVR_BWR_DCOC_TZA_STEP__DCOC_TZA_STEP_GAIN
DECL|XCVR_BWR_DCOC_TZA_STEP__DCOC_TZA_STEP_RCP|macro|XCVR_BWR_DCOC_TZA_STEP__DCOC_TZA_STEP_RCP
DECL|XCVR_BWR_DMA_CTRL_DMA_I_EN|macro|XCVR_BWR_DMA_CTRL_DMA_I_EN
DECL|XCVR_BWR_DMA_CTRL_DMA_Q_EN|macro|XCVR_BWR_DMA_CTRL_DMA_Q_EN
DECL|XCVR_BWR_DTEST_CTRL_DTEST_EN|macro|XCVR_BWR_DTEST_CTRL_DTEST_EN
DECL|XCVR_BWR_DTEST_CTRL_DTEST_PAGE|macro|XCVR_BWR_DTEST_CTRL_DTEST_PAGE
DECL|XCVR_BWR_DTEST_CTRL_DTEST_SHFT|macro|XCVR_BWR_DTEST_CTRL_DTEST_SHFT
DECL|XCVR_BWR_DTEST_CTRL_GPIO0_OVLAY_PIN|macro|XCVR_BWR_DTEST_CTRL_GPIO0_OVLAY_PIN
DECL|XCVR_BWR_DTEST_CTRL_GPIO1_OVLAY_PIN|macro|XCVR_BWR_DTEST_CTRL_GPIO1_OVLAY_PIN
DECL|XCVR_BWR_DTEST_CTRL_RAW_MODE_I|macro|XCVR_BWR_DTEST_CTRL_RAW_MODE_I
DECL|XCVR_BWR_DTEST_CTRL_RAW_MODE_Q|macro|XCVR_BWR_DTEST_CTRL_RAW_MODE_Q
DECL|XCVR_BWR_DTEST_CTRL_TSM_GPIO_OVLAY_0|macro|XCVR_BWR_DTEST_CTRL_TSM_GPIO_OVLAY_0
DECL|XCVR_BWR_DTEST_CTRL_TSM_GPIO_OVLAY_1|macro|XCVR_BWR_DTEST_CTRL_TSM_GPIO_OVLAY_1
DECL|XCVR_BWR_END_OF_SEQ_END_OF_RX_WD|macro|XCVR_BWR_END_OF_SEQ_END_OF_RX_WD
DECL|XCVR_BWR_END_OF_SEQ_END_OF_RX_WU|macro|XCVR_BWR_END_OF_SEQ_END_OF_RX_WU
DECL|XCVR_BWR_END_OF_SEQ_END_OF_TX_WD|macro|XCVR_BWR_END_OF_SEQ_END_OF_TX_WD
DECL|XCVR_BWR_END_OF_SEQ_END_OF_TX_WU|macro|XCVR_BWR_END_OF_SEQ_END_OF_TX_WU
DECL|XCVR_BWR_FAD_THR_FAD_THR|macro|XCVR_BWR_FAD_THR_FAD_THR
DECL|XCVR_BWR_IQMC_CAL_IQMC_GAIN_ADJ|macro|XCVR_BWR_IQMC_CAL_IQMC_GAIN_ADJ
DECL|XCVR_BWR_IQMC_CAL_IQMC_PHASE_ADJ|macro|XCVR_BWR_IQMC_CAL_IQMC_PHASE_ADJ
DECL|XCVR_BWR_IQMC_CTRL_IQMC_CAL_EN|macro|XCVR_BWR_IQMC_CTRL_IQMC_CAL_EN
DECL|XCVR_BWR_IQMC_CTRL_IQMC_NUM_ITER|macro|XCVR_BWR_IQMC_CTRL_IQMC_NUM_ITER
DECL|XCVR_BWR_LPPS_CTRL_LPPS_ADC_ALLOW|macro|XCVR_BWR_LPPS_CTRL_LPPS_ADC_ALLOW
DECL|XCVR_BWR_LPPS_CTRL_LPPS_ADC_CLK_ALLOW|macro|XCVR_BWR_LPPS_CTRL_LPPS_ADC_CLK_ALLOW
DECL|XCVR_BWR_LPPS_CTRL_LPPS_ADC_DAC_ALLOW|macro|XCVR_BWR_LPPS_CTRL_LPPS_ADC_DAC_ALLOW
DECL|XCVR_BWR_LPPS_CTRL_LPPS_ADC_I_Q_ALLOW|macro|XCVR_BWR_LPPS_CTRL_LPPS_ADC_I_Q_ALLOW
DECL|XCVR_BWR_LPPS_CTRL_LPPS_BBF_ALLOW|macro|XCVR_BWR_LPPS_CTRL_LPPS_BBF_ALLOW
DECL|XCVR_BWR_LPPS_CTRL_LPPS_ENABLE|macro|XCVR_BWR_LPPS_CTRL_LPPS_ENABLE
DECL|XCVR_BWR_LPPS_CTRL_LPPS_QGEN25_ALLOW|macro|XCVR_BWR_LPPS_CTRL_LPPS_QGEN25_ALLOW
DECL|XCVR_BWR_LPPS_CTRL_LPPS_TCA_ALLOW|macro|XCVR_BWR_LPPS_CTRL_LPPS_TCA_ALLOW
DECL|XCVR_BWR_OVERWRITE_VER_OVERWRITE_VER|macro|XCVR_BWR_OVERWRITE_VER_OVERWRITE_VER
DECL|XCVR_BWR_PA_BIAS_TBL0_PA_BIAS0|macro|XCVR_BWR_PA_BIAS_TBL0_PA_BIAS0
DECL|XCVR_BWR_PA_BIAS_TBL0_PA_BIAS1|macro|XCVR_BWR_PA_BIAS_TBL0_PA_BIAS1
DECL|XCVR_BWR_PA_BIAS_TBL0_PA_BIAS2|macro|XCVR_BWR_PA_BIAS_TBL0_PA_BIAS2
DECL|XCVR_BWR_PA_BIAS_TBL0_PA_BIAS3|macro|XCVR_BWR_PA_BIAS_TBL0_PA_BIAS3
DECL|XCVR_BWR_PA_BIAS_TBL1_PA_BIAS4|macro|XCVR_BWR_PA_BIAS_TBL1_PA_BIAS4
DECL|XCVR_BWR_PA_BIAS_TBL1_PA_BIAS5|macro|XCVR_BWR_PA_BIAS_TBL1_PA_BIAS5
DECL|XCVR_BWR_PA_BIAS_TBL1_PA_BIAS6|macro|XCVR_BWR_PA_BIAS_TBL1_PA_BIAS6
DECL|XCVR_BWR_PA_BIAS_TBL1_PA_BIAS7|macro|XCVR_BWR_PA_BIAS_TBL1_PA_BIAS7
DECL|XCVR_BWR_PA_POWER_PA_POWER|macro|XCVR_BWR_PA_POWER_PA_POWER
DECL|XCVR_BWR_PB_CTRL_PB_PROTECT|macro|XCVR_BWR_PB_CTRL_PB_PROTECT
DECL|XCVR_BWR_PLL_CHAN_MAP_BMR|macro|XCVR_BWR_PLL_CHAN_MAP_BMR
DECL|XCVR_BWR_PLL_CHAN_MAP_BOC|macro|XCVR_BWR_PLL_CHAN_MAP_BOC
DECL|XCVR_BWR_PLL_CHAN_MAP_CHANNEL_NUM|macro|XCVR_BWR_PLL_CHAN_MAP_CHANNEL_NUM
DECL|XCVR_BWR_PLL_CHAN_MAP_ZOC|macro|XCVR_BWR_PLL_CHAN_MAP_ZOC
DECL|XCVR_BWR_PLL_CTRL2_PLL_KMOD_SLOPE|macro|XCVR_BWR_PLL_CTRL2_PLL_KMOD_SLOPE
DECL|XCVR_BWR_PLL_CTRL2_PLL_TMUX_ON|macro|XCVR_BWR_PLL_CTRL2_PLL_TMUX_ON
DECL|XCVR_BWR_PLL_CTRL2_PLL_VCO_KV|macro|XCVR_BWR_PLL_CTRL2_PLL_VCO_KV
DECL|XCVR_BWR_PLL_CTRL2_PLL_VCO_REG_SUPPLY|macro|XCVR_BWR_PLL_CTRL2_PLL_VCO_REG_SUPPLY
DECL|XCVR_BWR_PLL_CTRL_HPM_BIAS|macro|XCVR_BWR_PLL_CTRL_HPM_BIAS
DECL|XCVR_BWR_PLL_CTRL_PLL_LFILT_CNTL|macro|XCVR_BWR_PLL_CTRL_PLL_LFILT_CNTL
DECL|XCVR_BWR_PLL_CTRL_PLL_REG_BYPASS_ON|macro|XCVR_BWR_PLL_CTRL_PLL_REG_BYPASS_ON
DECL|XCVR_BWR_PLL_CTRL_PLL_REG_SUPPLY|macro|XCVR_BWR_PLL_CTRL_PLL_REG_SUPPLY
DECL|XCVR_BWR_PLL_CTRL_PLL_VCO_BIAS|macro|XCVR_BWR_PLL_CTRL_PLL_VCO_BIAS
DECL|XCVR_BWR_PLL_CTRL_PLL_VCO_LDO_BYPASS|macro|XCVR_BWR_PLL_CTRL_PLL_VCO_LDO_BYPASS
DECL|XCVR_BWR_PLL_CTRL_PLL_VCO_SPARE7|macro|XCVR_BWR_PLL_CTRL_PLL_VCO_SPARE7
DECL|XCVR_BWR_PLL_CTUNE_CTRL_CTUNE_ADJUST|macro|XCVR_BWR_PLL_CTUNE_CTRL_CTUNE_ADJUST
DECL|XCVR_BWR_PLL_CTUNE_CTRL_CTUNE_DIS|macro|XCVR_BWR_PLL_CTUNE_CTRL_CTUNE_DIS
DECL|XCVR_BWR_PLL_CTUNE_CTRL_CTUNE_MANUAL|macro|XCVR_BWR_PLL_CTUNE_CTRL_CTUNE_MANUAL
DECL|XCVR_BWR_PLL_CTUNE_CTRL_CTUNE_TARGET_MANUAL|macro|XCVR_BWR_PLL_CTUNE_CTRL_CTUNE_TARGET_MANUAL
DECL|XCVR_BWR_PLL_CTUNE_CTRL_CTUNE_TD|macro|XCVR_BWR_PLL_CTUNE_CTRL_CTUNE_TD
DECL|XCVR_BWR_PLL_DELAY_MATCH_HPM_BANK_DELAY|macro|XCVR_BWR_PLL_DELAY_MATCH_HPM_BANK_DELAY
DECL|XCVR_BWR_PLL_DELAY_MATCH_HPM_SDM_DELAY|macro|XCVR_BWR_PLL_DELAY_MATCH_HPM_SDM_DELAY
DECL|XCVR_BWR_PLL_DELAY_MATCH_LP_SDM_DELAY|macro|XCVR_BWR_PLL_DELAY_MATCH_LP_SDM_DELAY
DECL|XCVR_BWR_PLL_HPM_CAL_CTRL_HPM_CAL_FACTOR_MANUAL|macro|XCVR_BWR_PLL_HPM_CAL_CTRL_HPM_CAL_FACTOR_MANUAL
DECL|XCVR_BWR_PLL_HPM_CAL_CTRL_HP_CAL_ARY|macro|XCVR_BWR_PLL_HPM_CAL_CTRL_HP_CAL_ARY
DECL|XCVR_BWR_PLL_HPM_CAL_CTRL_HP_CAL_DIS|macro|XCVR_BWR_PLL_HPM_CAL_CTRL_HP_CAL_DIS
DECL|XCVR_BWR_PLL_HPM_CAL_CTRL_HP_CAL_TIME|macro|XCVR_BWR_PLL_HPM_CAL_CTRL_HP_CAL_TIME
DECL|XCVR_BWR_PLL_HPM_SDM_FRACTION_HPM_DENOM|macro|XCVR_BWR_PLL_HPM_SDM_FRACTION_HPM_DENOM
DECL|XCVR_BWR_PLL_HP_MOD_CTRL_HPFF|macro|XCVR_BWR_PLL_HP_MOD_CTRL_HPFF
DECL|XCVR_BWR_PLL_HP_MOD_CTRL_HPM_DTH_EN|macro|XCVR_BWR_PLL_HP_MOD_CTRL_HPM_DTH_EN
DECL|XCVR_BWR_PLL_HP_MOD_CTRL_HPM_LFSR_LEN|macro|XCVR_BWR_PLL_HP_MOD_CTRL_HPM_LFSR_LEN
DECL|XCVR_BWR_PLL_HP_MOD_CTRL_HPM_SCALE|macro|XCVR_BWR_PLL_HP_MOD_CTRL_HPM_SCALE
DECL|XCVR_BWR_PLL_HP_MOD_CTRL_HPM_SDM_MANUAL|macro|XCVR_BWR_PLL_HP_MOD_CTRL_HPM_SDM_MANUAL
DECL|XCVR_BWR_PLL_HP_MOD_CTRL_HP_DTH_SCL|macro|XCVR_BWR_PLL_HP_MOD_CTRL_HP_DTH_SCL
DECL|XCVR_BWR_PLL_HP_MOD_CTRL_HP_MOD_INV|macro|XCVR_BWR_PLL_HP_MOD_CTRL_HP_MOD_INV
DECL|XCVR_BWR_PLL_HP_MOD_CTRL_HP_SDM_DIS|macro|XCVR_BWR_PLL_HP_MOD_CTRL_HP_SDM_DIS
DECL|XCVR_BWR_PLL_HP_MOD_CTRL_HP_SDM_INV|macro|XCVR_BWR_PLL_HP_MOD_CTRL_HP_SDM_INV
DECL|XCVR_BWR_PLL_LD_HPM_CAL1_CS_FCNT|macro|XCVR_BWR_PLL_LD_HPM_CAL1_CS_FCNT
DECL|XCVR_BWR_PLL_LD_HPM_CAL1_CS_FW|macro|XCVR_BWR_PLL_LD_HPM_CAL1_CS_FW
DECL|XCVR_BWR_PLL_LD_HPM_CAL1_CS_WT|macro|XCVR_BWR_PLL_LD_HPM_CAL1_CS_WT
DECL|XCVR_BWR_PLL_LD_HPM_CAL2_CS_FT|macro|XCVR_BWR_PLL_LD_HPM_CAL2_CS_FT
DECL|XCVR_BWR_PLL_LD_HPM_CAL2_CS_RC|macro|XCVR_BWR_PLL_LD_HPM_CAL2_CS_RC
DECL|XCVR_BWR_PLL_LOCK_DETECT_CSFF|macro|XCVR_BWR_PLL_LOCK_DETECT_CSFF
DECL|XCVR_BWR_PLL_LOCK_DETECT_CTFF|macro|XCVR_BWR_PLL_LOCK_DETECT_CTFF
DECL|XCVR_BWR_PLL_LOCK_DETECT_CTUNE_LDF_LEV|macro|XCVR_BWR_PLL_LOCK_DETECT_CTUNE_LDF_LEV
DECL|XCVR_BWR_PLL_LOCK_DETECT_FTFF|macro|XCVR_BWR_PLL_LOCK_DETECT_FTFF
DECL|XCVR_BWR_PLL_LOCK_DETECT_FTF_RX_THRSH|macro|XCVR_BWR_PLL_LOCK_DETECT_FTF_RX_THRSH
DECL|XCVR_BWR_PLL_LOCK_DETECT_FTF_TX_THRSH|macro|XCVR_BWR_PLL_LOCK_DETECT_FTF_TX_THRSH
DECL|XCVR_BWR_PLL_LOCK_DETECT_FTW_RX|macro|XCVR_BWR_PLL_LOCK_DETECT_FTW_RX
DECL|XCVR_BWR_PLL_LOCK_DETECT_FTW_TX|macro|XCVR_BWR_PLL_LOCK_DETECT_FTW_TX
DECL|XCVR_BWR_PLL_LOCK_DETECT_TAFF|macro|XCVR_BWR_PLL_LOCK_DETECT_TAFF
DECL|XCVR_BWR_PLL_LP_MOD_CTRL_LPFF|macro|XCVR_BWR_PLL_LP_MOD_CTRL_LPFF
DECL|XCVR_BWR_PLL_LP_MOD_CTRL_LPM_DTH_SCL|macro|XCVR_BWR_PLL_LP_MOD_CTRL_LPM_DTH_SCL
DECL|XCVR_BWR_PLL_LP_MOD_CTRL_LPM_D_CTRL|macro|XCVR_BWR_PLL_LP_MOD_CTRL_LPM_D_CTRL
DECL|XCVR_BWR_PLL_LP_MOD_CTRL_LPM_D_OVRD|macro|XCVR_BWR_PLL_LP_MOD_CTRL_LPM_D_OVRD
DECL|XCVR_BWR_PLL_LP_MOD_CTRL_LPM_SCALE|macro|XCVR_BWR_PLL_LP_MOD_CTRL_LPM_SCALE
DECL|XCVR_BWR_PLL_LP_MOD_CTRL_LPM_SDM_DIS|macro|XCVR_BWR_PLL_LP_MOD_CTRL_LPM_SDM_DIS
DECL|XCVR_BWR_PLL_LP_MOD_CTRL_LPM_SDM_INV|macro|XCVR_BWR_PLL_LP_MOD_CTRL_LPM_SDM_INV
DECL|XCVR_BWR_PLL_LP_MOD_CTRL_PLL_LD_DIS|macro|XCVR_BWR_PLL_LP_MOD_CTRL_PLL_LD_DIS
DECL|XCVR_BWR_PLL_LP_MOD_CTRL_PLL_LOOP_DIVIDER_MANUAL|macro|XCVR_BWR_PLL_LP_MOD_CTRL_PLL_LOOP_DIVIDER_MANUAL
DECL|XCVR_BWR_PLL_LP_SDM_CTRL1_LPM_INTG|macro|XCVR_BWR_PLL_LP_SDM_CTRL1_LPM_INTG
DECL|XCVR_BWR_PLL_LP_SDM_CTRL1_SDM_MAP_DIS|macro|XCVR_BWR_PLL_LP_SDM_CTRL1_SDM_MAP_DIS
DECL|XCVR_BWR_PLL_LP_SDM_CTRL2_LPM_NUM|macro|XCVR_BWR_PLL_LP_SDM_CTRL2_LPM_NUM
DECL|XCVR_BWR_PLL_LP_SDM_CTRL3_LPM_DENOM|macro|XCVR_BWR_PLL_LP_SDM_CTRL3_LPM_DENOM
DECL|XCVR_BWR_PLL_MOD_OVRD_HPM_BANK_DIS|macro|XCVR_BWR_PLL_MOD_OVRD_HPM_BANK_DIS
DECL|XCVR_BWR_PLL_MOD_OVRD_HPM_BANK_MANUAL|macro|XCVR_BWR_PLL_MOD_OVRD_HPM_BANK_MANUAL
DECL|XCVR_BWR_PLL_MOD_OVRD_HPM_LSB_DIS|macro|XCVR_BWR_PLL_MOD_OVRD_HPM_LSB_DIS
DECL|XCVR_BWR_PLL_MOD_OVRD_HPM_LSB_MANUAL|macro|XCVR_BWR_PLL_MOD_OVRD_HPM_LSB_MANUAL
DECL|XCVR_BWR_PLL_MOD_OVRD_MODULATION_WORD_MANUAL|macro|XCVR_BWR_PLL_MOD_OVRD_MODULATION_WORD_MANUAL
DECL|XCVR_BWR_PLL_MOD_OVRD_MOD_DIS|macro|XCVR_BWR_PLL_MOD_OVRD_MOD_DIS
DECL|XCVR_BWR_PLL_TEST_CTRL_PLL_FORCE_VTUNE_EXTERNALLY|macro|XCVR_BWR_PLL_TEST_CTRL_PLL_FORCE_VTUNE_EXTERNALLY
DECL|XCVR_BWR_PLL_TEST_CTRL_PLL_REG_ATST_SEL|macro|XCVR_BWR_PLL_TEST_CTRL_PLL_REG_ATST_SEL
DECL|XCVR_BWR_PLL_TEST_CTRL_PLL_RIPPLE_COUNTER_TEST_MODE|macro|XCVR_BWR_PLL_TEST_CTRL_PLL_RIPPLE_COUNTER_TEST_MODE
DECL|XCVR_BWR_PLL_TEST_CTRL_PLL_TMUX_SEL|macro|XCVR_BWR_PLL_TEST_CTRL_PLL_TMUX_SEL
DECL|XCVR_BWR_PLL_TEST_CTRL_PLL_VCO_REG_ATST|macro|XCVR_BWR_PLL_TEST_CTRL_PLL_VCO_REG_ATST
DECL|XCVR_BWR_PLL_TEST_CTRL_PLL_VCO_TEST_CLK_MODE|macro|XCVR_BWR_PLL_TEST_CTRL_PLL_VCO_TEST_CLK_MODE
DECL|XCVR_BWR_PN_CODE_PN_LSB|macro|XCVR_BWR_PN_CODE_PN_LSB
DECL|XCVR_BWR_PN_CODE_PN_MSB|macro|XCVR_BWR_PN_CODE_PN_MSB
DECL|XCVR_BWR_PN_TYPE_PN_TYPE|macro|XCVR_BWR_PN_TYPE_PN_TYPE
DECL|XCVR_BWR_PN_TYPE_TX_INV|macro|XCVR_BWR_PN_TYPE_TX_INV
DECL|XCVR_BWR_QGEN_CTRL_QGEN_REG_ATST_SEL|macro|XCVR_BWR_QGEN_CTRL_QGEN_REG_ATST_SEL
DECL|XCVR_BWR_QGEN_CTRL_QGEN_REG_BYPASS_ON|macro|XCVR_BWR_QGEN_CTRL_QGEN_REG_BYPASS_ON
DECL|XCVR_BWR_QGEN_CTRL_QGEN_REG_SUPPLY|macro|XCVR_BWR_QGEN_CTRL_QGEN_REG_SUPPLY
DECL|XCVR_BWR_RECYCLE_COUNT_RECYCLE_COUNT0|macro|XCVR_BWR_RECYCLE_COUNT_RECYCLE_COUNT0
DECL|XCVR_BWR_RECYCLE_COUNT_RECYCLE_COUNT1|macro|XCVR_BWR_RECYCLE_COUNT_RECYCLE_COUNT1
DECL|XCVR_BWR_RSSI_CTRL_0_RSSI_ADJ|macro|XCVR_BWR_RSSI_CTRL_0_RSSI_ADJ
DECL|XCVR_BWR_RSSI_CTRL_0_RSSI_DEC_EN|macro|XCVR_BWR_RSSI_CTRL_0_RSSI_DEC_EN
DECL|XCVR_BWR_RSSI_CTRL_0_RSSI_HOLD_EN|macro|XCVR_BWR_RSSI_CTRL_0_RSSI_HOLD_EN
DECL|XCVR_BWR_RSSI_CTRL_0_RSSI_HOLD_SRC|macro|XCVR_BWR_RSSI_CTRL_0_RSSI_HOLD_SRC
DECL|XCVR_BWR_RSSI_CTRL_0_RSSI_IIR_CW_WEIGHT|macro|XCVR_BWR_RSSI_CTRL_0_RSSI_IIR_CW_WEIGHT
DECL|XCVR_BWR_RSSI_CTRL_0_RSSI_IIR_WEIGHT|macro|XCVR_BWR_RSSI_CTRL_0_RSSI_IIR_WEIGHT
DECL|XCVR_BWR_RSSI_CTRL_0_RSSI_USE_VALS|macro|XCVR_BWR_RSSI_CTRL_0_RSSI_USE_VALS
DECL|XCVR_BWR_RSSI_CTRL_1_RSSI_ED_THRESH0_H|macro|XCVR_BWR_RSSI_CTRL_1_RSSI_ED_THRESH0_H
DECL|XCVR_BWR_RSSI_CTRL_1_RSSI_ED_THRESH0|macro|XCVR_BWR_RSSI_CTRL_1_RSSI_ED_THRESH0
DECL|XCVR_BWR_RSSI_CTRL_1_RSSI_ED_THRESH1_H|macro|XCVR_BWR_RSSI_CTRL_1_RSSI_ED_THRESH1_H
DECL|XCVR_BWR_RSSI_CTRL_1_RSSI_ED_THRESH1|macro|XCVR_BWR_RSSI_CTRL_1_RSSI_ED_THRESH1
DECL|XCVR_BWR_RX_ANA_CTRL_IQMC_DC_GAIN_ADJ_EN|macro|XCVR_BWR_RX_ANA_CTRL_IQMC_DC_GAIN_ADJ_EN
DECL|XCVR_BWR_RX_ANA_CTRL_LNM_SPARE_3_2_1|macro|XCVR_BWR_RX_ANA_CTRL_LNM_SPARE_3_2_1
DECL|XCVR_BWR_RX_ANA_CTRL_RX_ATST_SEL|macro|XCVR_BWR_RX_ANA_CTRL_RX_ATST_SEL
DECL|XCVR_BWR_RX_CHF_COEF_RX_CH_FILT_HX|macro|XCVR_BWR_RX_CHF_COEF_RX_CH_FILT_HX
DECL|XCVR_BWR_RX_DIG_CTRL_RX_ADC_NEGEDGE|macro|XCVR_BWR_RX_DIG_CTRL_RX_ADC_NEGEDGE
DECL|XCVR_BWR_RX_DIG_CTRL_RX_ADC_RAW_EN|macro|XCVR_BWR_RX_DIG_CTRL_RX_ADC_RAW_EN
DECL|XCVR_BWR_RX_DIG_CTRL_RX_AGC_EN|macro|XCVR_BWR_RX_DIG_CTRL_RX_AGC_EN
DECL|XCVR_BWR_RX_DIG_CTRL_RX_CH_FILT_BYPASS|macro|XCVR_BWR_RX_DIG_CTRL_RX_CH_FILT_BYPASS
DECL|XCVR_BWR_RX_DIG_CTRL_RX_DCOC_CAL_EN|macro|XCVR_BWR_RX_DIG_CTRL_RX_DCOC_CAL_EN
DECL|XCVR_BWR_RX_DIG_CTRL_RX_DCOC_EN|macro|XCVR_BWR_RX_DIG_CTRL_RX_DCOC_EN
DECL|XCVR_BWR_RX_DIG_CTRL_RX_DEC_FILT_OSR|macro|XCVR_BWR_RX_DIG_CTRL_RX_DEC_FILT_OSR
DECL|XCVR_BWR_RX_DIG_CTRL_RX_INTERP_EN|macro|XCVR_BWR_RX_DIG_CTRL_RX_INTERP_EN
DECL|XCVR_BWR_RX_DIG_CTRL_RX_IQ_SWAP|macro|XCVR_BWR_RX_DIG_CTRL_RX_IQ_SWAP
DECL|XCVR_BWR_RX_DIG_CTRL_RX_NORM_EN|macro|XCVR_BWR_RX_DIG_CTRL_RX_NORM_EN
DECL|XCVR_BWR_RX_DIG_CTRL_RX_RSSI_EN|macro|XCVR_BWR_RX_DIG_CTRL_RX_RSSI_EN
DECL|XCVR_BWR_SNF_THR_SNF_THR|macro|XCVR_BWR_SNF_THR_SNF_THR
DECL|XCVR_BWR_SYNC_CTRL_SYNC_PER|macro|XCVR_BWR_SYNC_CTRL_SYNC_PER
DECL|XCVR_BWR_SYNC_CTRL_TRACK_ENABLE|macro|XCVR_BWR_SYNC_CTRL_TRACK_ENABLE
DECL|XCVR_BWR_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_0|macro|XCVR_BWR_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_0
DECL|XCVR_BWR_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_1|macro|XCVR_BWR_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_1
DECL|XCVR_BWR_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_2|macro|XCVR_BWR_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_2
DECL|XCVR_BWR_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_3|macro|XCVR_BWR_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_3
DECL|XCVR_BWR_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_4|macro|XCVR_BWR_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_4
DECL|XCVR_BWR_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_5|macro|XCVR_BWR_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_5
DECL|XCVR_BWR_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_6|macro|XCVR_BWR_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_6
DECL|XCVR_BWR_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_7|macro|XCVR_BWR_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_7
DECL|XCVR_BWR_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_8|macro|XCVR_BWR_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_8
DECL|XCVR_BWR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_0|macro|XCVR_BWR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_0
DECL|XCVR_BWR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_1|macro|XCVR_BWR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_1
DECL|XCVR_BWR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_2|macro|XCVR_BWR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_2
DECL|XCVR_BWR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_3|macro|XCVR_BWR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_3
DECL|XCVR_BWR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_4|macro|XCVR_BWR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_4
DECL|XCVR_BWR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_5|macro|XCVR_BWR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_5
DECL|XCVR_BWR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_6|macro|XCVR_BWR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_6
DECL|XCVR_BWR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_7|macro|XCVR_BWR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_7
DECL|XCVR_BWR_TCA_AGC_VAL_8_TCA_AGC_VAL_8|macro|XCVR_BWR_TCA_AGC_VAL_8_TCA_AGC_VAL_8
DECL|XCVR_BWR_TCA_CTRL_TCA_BIAS_CURR|macro|XCVR_BWR_TCA_CTRL_TCA_BIAS_CURR
DECL|XCVR_BWR_TCA_CTRL_TCA_LOW_PWR_ON|macro|XCVR_BWR_TCA_CTRL_TCA_LOW_PWR_ON
DECL|XCVR_BWR_TCA_CTRL_TCA_TX_REG_ATST_SEL|macro|XCVR_BWR_TCA_CTRL_TCA_TX_REG_ATST_SEL
DECL|XCVR_BWR_TCA_CTRL_TCA_TX_REG_BYPASS_ON|macro|XCVR_BWR_TCA_CTRL_TCA_TX_REG_BYPASS_ON
DECL|XCVR_BWR_TCA_CTRL_TCA_TX_REG_SUPPLY|macro|XCVR_BWR_TCA_CTRL_TCA_TX_REG_SUPPLY
DECL|XCVR_BWR_TSM_CTRL_ABORT_ON_CTUNE|macro|XCVR_BWR_TSM_CTRL_ABORT_ON_CTUNE
DECL|XCVR_BWR_TSM_CTRL_ABORT_ON_CYCLE_SLIP|macro|XCVR_BWR_TSM_CTRL_ABORT_ON_CYCLE_SLIP
DECL|XCVR_BWR_TSM_CTRL_ABORT_ON_FREQ_TARG|macro|XCVR_BWR_TSM_CTRL_ABORT_ON_FREQ_TARG
DECL|XCVR_BWR_TSM_CTRL_BKPT|macro|XCVR_BWR_TSM_CTRL_BKPT
DECL|XCVR_BWR_TSM_CTRL_DATA_PADDING_EN|macro|XCVR_BWR_TSM_CTRL_DATA_PADDING_EN
DECL|XCVR_BWR_TSM_CTRL_FORCE_RX_EN|macro|XCVR_BWR_TSM_CTRL_FORCE_RX_EN
DECL|XCVR_BWR_TSM_CTRL_FORCE_TX_EN|macro|XCVR_BWR_TSM_CTRL_FORCE_TX_EN
DECL|XCVR_BWR_TSM_CTRL_PA_RAMP_SEL|macro|XCVR_BWR_TSM_CTRL_PA_RAMP_SEL
DECL|XCVR_BWR_TSM_CTRL_RX_ABORT_DIS|macro|XCVR_BWR_TSM_CTRL_RX_ABORT_DIS
DECL|XCVR_BWR_TSM_CTRL_TX_ABORT_DIS|macro|XCVR_BWR_TSM_CTRL_TX_ABORT_DIS
DECL|XCVR_BWR_TSM_OVRD0_ADC_ANA_REG_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD0_ADC_ANA_REG_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD0_ADC_ANA_REG_EN_OVRD|macro|XCVR_BWR_TSM_OVRD0_ADC_ANA_REG_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD0_ADC_DIG_REG_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD0_ADC_DIG_REG_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD0_ADC_DIG_REG_EN_OVRD|macro|XCVR_BWR_TSM_OVRD0_ADC_DIG_REG_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD0_PLL_CYCLE_SLIP_LD_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD0_PLL_CYCLE_SLIP_LD_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD0_PLL_CYCLE_SLIP_LD_EN_OVRD|macro|XCVR_BWR_TSM_OVRD0_PLL_CYCLE_SLIP_LD_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD0_PLL_LDV_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD0_PLL_LDV_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD0_PLL_LDV_EN_OVRD|macro|XCVR_BWR_TSM_OVRD0_PLL_LDV_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD0_PLL_PA_BUF_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD0_PLL_PA_BUF_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD0_PLL_PA_BUF_EN_OVRD|macro|XCVR_BWR_TSM_OVRD0_PLL_PA_BUF_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD0_PLL_REG_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD0_PLL_REG_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD0_PLL_REG_EN_OVRD|macro|XCVR_BWR_TSM_OVRD0_PLL_REG_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD0_PLL_RX_LDV_RIPPLE_MUX_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD0_PLL_RX_LDV_RIPPLE_MUX_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD0_PLL_RX_LDV_RIPPLE_MUX_EN_OVRD|macro|XCVR_BWR_TSM_OVRD0_PLL_RX_LDV_RIPPLE_MUX_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD0_PLL_VCO_AUTOTUNE_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD0_PLL_VCO_AUTOTUNE_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD0_PLL_VCO_AUTOTUNE_EN_OVRD|macro|XCVR_BWR_TSM_OVRD0_PLL_VCO_AUTOTUNE_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD0_PLL_VCO_BUF_RX_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD0_PLL_VCO_BUF_RX_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD0_PLL_VCO_BUF_RX_EN_OVRD|macro|XCVR_BWR_TSM_OVRD0_PLL_VCO_BUF_RX_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD0_PLL_VCO_BUF_TX_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD0_PLL_VCO_BUF_TX_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD0_PLL_VCO_BUF_TX_EN_OVRD|macro|XCVR_BWR_TSM_OVRD0_PLL_VCO_BUF_TX_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD0_PLL_VCO_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD0_PLL_VCO_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD0_PLL_VCO_EN_OVRD|macro|XCVR_BWR_TSM_OVRD0_PLL_VCO_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD0_PLL_VCO_REG_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD0_PLL_VCO_REG_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD0_PLL_VCO_REG_EN_OVRD|macro|XCVR_BWR_TSM_OVRD0_PLL_VCO_REG_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD0_QGEN_REG_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD0_QGEN_REG_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD0_QGEN_REG_EN_OVRD|macro|XCVR_BWR_TSM_OVRD0_QGEN_REG_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD0_TCA_TX_REG_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD0_TCA_TX_REG_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD0_TCA_TX_REG_EN_OVRD|macro|XCVR_BWR_TSM_OVRD0_TCA_TX_REG_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD0_XTAL_ADC_REF_CLK_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD0_XTAL_ADC_REF_CLK_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD0_XTAL_ADC_REF_CLK_EN_OVRD|macro|XCVR_BWR_TSM_OVRD0_XTAL_ADC_REF_CLK_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD0_XTAL_PLL_REF_CLK_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD0_XTAL_PLL_REF_CLK_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD0_XTAL_PLL_REF_CLK_EN_OVRD|macro|XCVR_BWR_TSM_OVRD0_XTAL_PLL_REF_CLK_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD1_ADC_BIAS_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD1_ADC_BIAS_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD1_ADC_BIAS_EN_OVRD|macro|XCVR_BWR_TSM_OVRD1_ADC_BIAS_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD1_ADC_CLK_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD1_ADC_CLK_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD1_ADC_CLK_EN_OVRD|macro|XCVR_BWR_TSM_OVRD1_ADC_CLK_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD1_ADC_DAC1_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD1_ADC_DAC1_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD1_ADC_DAC1_EN_OVRD|macro|XCVR_BWR_TSM_OVRD1_ADC_DAC1_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD1_ADC_DAC2_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD1_ADC_DAC2_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD1_ADC_DAC2_EN_OVRD|macro|XCVR_BWR_TSM_OVRD1_ADC_DAC2_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD1_ADC_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD1_ADC_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD1_ADC_EN_OVRD|macro|XCVR_BWR_TSM_OVRD1_ADC_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD1_ADC_I_ADC_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD1_ADC_I_ADC_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD1_ADC_I_ADC_EN_OVRD|macro|XCVR_BWR_TSM_OVRD1_ADC_I_ADC_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD1_ADC_Q_ADC_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD1_ADC_Q_ADC_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD1_ADC_Q_ADC_EN_OVRD|macro|XCVR_BWR_TSM_OVRD1_ADC_Q_ADC_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD1_ADC_RST_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD1_ADC_RST_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD1_ADC_RST_EN_OVRD|macro|XCVR_BWR_TSM_OVRD1_ADC_RST_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD1_BBF_I_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD1_BBF_I_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD1_BBF_I_EN_OVRD|macro|XCVR_BWR_TSM_OVRD1_BBF_I_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD1_BBF_PDET_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD1_BBF_PDET_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD1_BBF_PDET_EN_OVRD|macro|XCVR_BWR_TSM_OVRD1_BBF_PDET_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD1_BBF_Q_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD1_BBF_Q_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD1_BBF_Q_EN_OVRD|macro|XCVR_BWR_TSM_OVRD1_BBF_Q_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD1_PLL_FILTER_CHARGE_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD1_PLL_FILTER_CHARGE_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD1_PLL_FILTER_CHARGE_EN_OVRD|macro|XCVR_BWR_TSM_OVRD1_PLL_FILTER_CHARGE_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD1_PLL_PHDET_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD1_PLL_PHDET_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD1_PLL_PHDET_EN_OVRD|macro|XCVR_BWR_TSM_OVRD1_PLL_PHDET_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD1_PLL_TX_LDV_RIPPLE_MUX_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD1_PLL_TX_LDV_RIPPLE_MUX_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD1_PLL_TX_LDV_RIPPLE_MUX_EN_OVRD|macro|XCVR_BWR_TSM_OVRD1_PLL_TX_LDV_RIPPLE_MUX_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD1_QGEN25_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD1_QGEN25_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD1_QGEN25_EN_OVRD|macro|XCVR_BWR_TSM_OVRD1_QGEN25_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD1_TX_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD1_TX_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD1_TX_EN_OVRD|macro|XCVR_BWR_TSM_OVRD1_TX_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD2_BBF_DCOC_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD2_BBF_DCOC_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD2_BBF_DCOC_EN_OVRD|macro|XCVR_BWR_TSM_OVRD2_BBF_DCOC_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD2_DCOC_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD2_DCOC_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD2_DCOC_EN_OVRD|macro|XCVR_BWR_TSM_OVRD2_DCOC_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD2_DCOC_INIT_OVRD_EN|macro|XCVR_BWR_TSM_OVRD2_DCOC_INIT_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD2_DCOC_INIT_OVRD|macro|XCVR_BWR_TSM_OVRD2_DCOC_INIT_OVRD
DECL|XCVR_BWR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD|macro|XCVR_BWR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD2_PLL_DIG_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD2_PLL_DIG_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD2_PLL_DIG_EN_OVRD|macro|XCVR_BWR_TSM_OVRD2_PLL_DIG_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD2_RX_DIG_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD2_RX_DIG_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD2_RX_DIG_EN_OVRD|macro|XCVR_BWR_TSM_OVRD2_RX_DIG_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD2_RX_INIT_OVRD_EN|macro|XCVR_BWR_TSM_OVRD2_RX_INIT_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD2_RX_INIT_OVRD|macro|XCVR_BWR_TSM_OVRD2_RX_INIT_OVRD
DECL|XCVR_BWR_TSM_OVRD2_SAR_ADC_TRIG_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD2_SAR_ADC_TRIG_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD2_SAR_ADC_TRIG_EN_OVRD|macro|XCVR_BWR_TSM_OVRD2_SAR_ADC_TRIG_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD|macro|XCVR_BWR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD2_TCA_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD2_TCA_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD2_TCA_EN_OVRD|macro|XCVR_BWR_TSM_OVRD2_TCA_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD2_TX_DIG_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD2_TX_DIG_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD2_TX_DIG_EN_OVRD|macro|XCVR_BWR_TSM_OVRD2_TX_DIG_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD2_TZA_DCOC_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD2_TZA_DCOC_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD2_TZA_DCOC_EN_OVRD|macro|XCVR_BWR_TSM_OVRD2_TZA_DCOC_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD2_TZA_I_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD2_TZA_I_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD2_TZA_I_EN_OVRD|macro|XCVR_BWR_TSM_OVRD2_TZA_I_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD2_TZA_PDET_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD2_TZA_PDET_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD2_TZA_PDET_EN_OVRD|macro|XCVR_BWR_TSM_OVRD2_TZA_PDET_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD2_TZA_Q_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD2_TZA_Q_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD2_TZA_Q_EN_OVRD|macro|XCVR_BWR_TSM_OVRD2_TZA_Q_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD2_ZBDEM_RX_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD2_ZBDEM_RX_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD2_ZBDEM_RX_EN_OVRD|macro|XCVR_BWR_TSM_OVRD2_ZBDEM_RX_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD3_RX_MODE_OVRD_EN|macro|XCVR_BWR_TSM_OVRD3_RX_MODE_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD3_RX_MODE_OVRD|macro|XCVR_BWR_TSM_OVRD3_RX_MODE_OVRD
DECL|XCVR_BWR_TSM_OVRD3_TSM_SPARE0_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD3_TSM_SPARE0_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD3_TSM_SPARE0_EN_OVRD|macro|XCVR_BWR_TSM_OVRD3_TSM_SPARE0_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD3_TSM_SPARE1_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD3_TSM_SPARE1_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD3_TSM_SPARE1_EN_OVRD|macro|XCVR_BWR_TSM_OVRD3_TSM_SPARE1_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD3_TSM_SPARE2_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD3_TSM_SPARE2_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD3_TSM_SPARE2_EN_OVRD|macro|XCVR_BWR_TSM_OVRD3_TSM_SPARE2_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD3_TSM_SPARE3_EN_OVRD_EN|macro|XCVR_BWR_TSM_OVRD3_TSM_SPARE3_EN_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD3_TSM_SPARE3_EN_OVRD|macro|XCVR_BWR_TSM_OVRD3_TSM_SPARE3_EN_OVRD
DECL|XCVR_BWR_TSM_OVRD3_TX_MODE_OVRD_EN|macro|XCVR_BWR_TSM_OVRD3_TX_MODE_OVRD_EN
DECL|XCVR_BWR_TSM_OVRD3_TX_MODE_OVRD|macro|XCVR_BWR_TSM_OVRD3_TX_MODE_OVRD
DECL|XCVR_BWR_TSM_TIMING00_PLL_REG_EN_RX_HI|macro|XCVR_BWR_TSM_TIMING00_PLL_REG_EN_RX_HI
DECL|XCVR_BWR_TSM_TIMING00_PLL_REG_EN_RX_LO|macro|XCVR_BWR_TSM_TIMING00_PLL_REG_EN_RX_LO
DECL|XCVR_BWR_TSM_TIMING00_PLL_REG_EN_TX_HI|macro|XCVR_BWR_TSM_TIMING00_PLL_REG_EN_TX_HI
DECL|XCVR_BWR_TSM_TIMING00_PLL_REG_EN_TX_LO|macro|XCVR_BWR_TSM_TIMING00_PLL_REG_EN_TX_LO
DECL|XCVR_BWR_TSM_TIMING01_PLL_VCO_REG_EN_RX_HI|macro|XCVR_BWR_TSM_TIMING01_PLL_VCO_REG_EN_RX_HI
DECL|XCVR_BWR_TSM_TIMING01_PLL_VCO_REG_EN_RX_LO|macro|XCVR_BWR_TSM_TIMING01_PLL_VCO_REG_EN_RX_LO
DECL|XCVR_BWR_TSM_TIMING01_PLL_VCO_REG_EN_TX_HI|macro|XCVR_BWR_TSM_TIMING01_PLL_VCO_REG_EN_TX_HI
DECL|XCVR_BWR_TSM_TIMING01_PLL_VCO_REG_EN_TX_LO|macro|XCVR_BWR_TSM_TIMING01_PLL_VCO_REG_EN_TX_LO
DECL|XCVR_BWR_TSM_TIMING02_QGEN_REG_EN_RX_HI|macro|XCVR_BWR_TSM_TIMING02_QGEN_REG_EN_RX_HI
DECL|XCVR_BWR_TSM_TIMING02_QGEN_REG_EN_RX_LO|macro|XCVR_BWR_TSM_TIMING02_QGEN_REG_EN_RX_LO
DECL|XCVR_BWR_TSM_TIMING02_QGEN_REG_EN_TX_HI|macro|XCVR_BWR_TSM_TIMING02_QGEN_REG_EN_TX_HI
DECL|XCVR_BWR_TSM_TIMING02_QGEN_REG_EN_TX_LO|macro|XCVR_BWR_TSM_TIMING02_QGEN_REG_EN_TX_LO
DECL|XCVR_BWR_TSM_TIMING03_TCA_TX_REG_EN_RX_HI|macro|XCVR_BWR_TSM_TIMING03_TCA_TX_REG_EN_RX_HI
DECL|XCVR_BWR_TSM_TIMING03_TCA_TX_REG_EN_RX_LO|macro|XCVR_BWR_TSM_TIMING03_TCA_TX_REG_EN_RX_LO
DECL|XCVR_BWR_TSM_TIMING03_TCA_TX_REG_EN_TX_HI|macro|XCVR_BWR_TSM_TIMING03_TCA_TX_REG_EN_TX_HI
DECL|XCVR_BWR_TSM_TIMING03_TCA_TX_REG_EN_TX_LO|macro|XCVR_BWR_TSM_TIMING03_TCA_TX_REG_EN_TX_LO
DECL|XCVR_BWR_TSM_TIMING04_ADC_REG_EN_RX_HI|macro|XCVR_BWR_TSM_TIMING04_ADC_REG_EN_RX_HI
DECL|XCVR_BWR_TSM_TIMING04_ADC_REG_EN_RX_LO|macro|XCVR_BWR_TSM_TIMING04_ADC_REG_EN_RX_LO
DECL|XCVR_BWR_TSM_TIMING05_PLL_REF_CLK_EN_RX_HI|macro|XCVR_BWR_TSM_TIMING05_PLL_REF_CLK_EN_RX_HI
DECL|XCVR_BWR_TSM_TIMING05_PLL_REF_CLK_EN_RX_LO|macro|XCVR_BWR_TSM_TIMING05_PLL_REF_CLK_EN_RX_LO
DECL|XCVR_BWR_TSM_TIMING05_PLL_REF_CLK_EN_TX_HI|macro|XCVR_BWR_TSM_TIMING05_PLL_REF_CLK_EN_TX_HI
DECL|XCVR_BWR_TSM_TIMING05_PLL_REF_CLK_EN_TX_LO|macro|XCVR_BWR_TSM_TIMING05_PLL_REF_CLK_EN_TX_LO
DECL|XCVR_BWR_TSM_TIMING06_ADC_CLK_EN_RX_HI|macro|XCVR_BWR_TSM_TIMING06_ADC_CLK_EN_RX_HI
DECL|XCVR_BWR_TSM_TIMING06_ADC_CLK_EN_RX_LO|macro|XCVR_BWR_TSM_TIMING06_ADC_CLK_EN_RX_LO
DECL|XCVR_BWR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_RX_HI|macro|XCVR_BWR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_RX_HI
DECL|XCVR_BWR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_RX_LO|macro|XCVR_BWR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_RX_LO
DECL|XCVR_BWR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_TX_HI|macro|XCVR_BWR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_TX_HI
DECL|XCVR_BWR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_TX_LO|macro|XCVR_BWR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_TX_LO
DECL|XCVR_BWR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_RX_HI|macro|XCVR_BWR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_RX_HI
DECL|XCVR_BWR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_RX_LO|macro|XCVR_BWR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_RX_LO
DECL|XCVR_BWR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_TX_HI|macro|XCVR_BWR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_TX_HI
DECL|XCVR_BWR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_TX_LO|macro|XCVR_BWR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_TX_LO
DECL|XCVR_BWR_TSM_TIMING09_PLL_VCO_EN_RX_HI|macro|XCVR_BWR_TSM_TIMING09_PLL_VCO_EN_RX_HI
DECL|XCVR_BWR_TSM_TIMING09_PLL_VCO_EN_RX_LO|macro|XCVR_BWR_TSM_TIMING09_PLL_VCO_EN_RX_LO
DECL|XCVR_BWR_TSM_TIMING09_PLL_VCO_EN_TX_HI|macro|XCVR_BWR_TSM_TIMING09_PLL_VCO_EN_TX_HI
DECL|XCVR_BWR_TSM_TIMING09_PLL_VCO_EN_TX_LO|macro|XCVR_BWR_TSM_TIMING09_PLL_VCO_EN_TX_LO
DECL|XCVR_BWR_TSM_TIMING10_PLL_VCO_BUF_RX_EN_RX_HI|macro|XCVR_BWR_TSM_TIMING10_PLL_VCO_BUF_RX_EN_RX_HI
DECL|XCVR_BWR_TSM_TIMING10_PLL_VCO_BUF_RX_EN_RX_LO|macro|XCVR_BWR_TSM_TIMING10_PLL_VCO_BUF_RX_EN_RX_LO
DECL|XCVR_BWR_TSM_TIMING11_PLL_VCO_BUF_TX_EN_TX_HI|macro|XCVR_BWR_TSM_TIMING11_PLL_VCO_BUF_TX_EN_TX_HI
DECL|XCVR_BWR_TSM_TIMING11_PLL_VCO_BUF_TX_EN_TX_LO|macro|XCVR_BWR_TSM_TIMING11_PLL_VCO_BUF_TX_EN_TX_LO
DECL|XCVR_BWR_TSM_TIMING12_PLL_PA_BUF_EN_TX_HI|macro|XCVR_BWR_TSM_TIMING12_PLL_PA_BUF_EN_TX_HI
DECL|XCVR_BWR_TSM_TIMING12_PLL_PA_BUF_EN_TX_LO|macro|XCVR_BWR_TSM_TIMING12_PLL_PA_BUF_EN_TX_LO
DECL|XCVR_BWR_TSM_TIMING13_PLL_LDV_EN_RX_HI|macro|XCVR_BWR_TSM_TIMING13_PLL_LDV_EN_RX_HI
DECL|XCVR_BWR_TSM_TIMING13_PLL_LDV_EN_RX_LO|macro|XCVR_BWR_TSM_TIMING13_PLL_LDV_EN_RX_LO
DECL|XCVR_BWR_TSM_TIMING13_PLL_LDV_EN_TX_HI|macro|XCVR_BWR_TSM_TIMING13_PLL_LDV_EN_TX_HI
DECL|XCVR_BWR_TSM_TIMING13_PLL_LDV_EN_TX_LO|macro|XCVR_BWR_TSM_TIMING13_PLL_LDV_EN_TX_LO
DECL|XCVR_BWR_TSM_TIMING14_PLL_RX_LDV_RIPPLE_MUX_EN_RX_HI|macro|XCVR_BWR_TSM_TIMING14_PLL_RX_LDV_RIPPLE_MUX_EN_RX_HI
DECL|XCVR_BWR_TSM_TIMING14_PLL_RX_LDV_RIPPLE_MUX_EN_RX_LO|macro|XCVR_BWR_TSM_TIMING14_PLL_RX_LDV_RIPPLE_MUX_EN_RX_LO
DECL|XCVR_BWR_TSM_TIMING15_PLL_TX_LDV_RIPPLE_MUX_EN_TX_HI|macro|XCVR_BWR_TSM_TIMING15_PLL_TX_LDV_RIPPLE_MUX_EN_TX_HI
DECL|XCVR_BWR_TSM_TIMING15_PLL_TX_LDV_RIPPLE_MUX_EN_TX_LO|macro|XCVR_BWR_TSM_TIMING15_PLL_TX_LDV_RIPPLE_MUX_EN_TX_LO
DECL|XCVR_BWR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_RX_HI|macro|XCVR_BWR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_RX_HI
DECL|XCVR_BWR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_RX_LO|macro|XCVR_BWR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_RX_LO
DECL|XCVR_BWR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_TX_HI|macro|XCVR_BWR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_TX_HI
DECL|XCVR_BWR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_TX_LO|macro|XCVR_BWR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_TX_LO
DECL|XCVR_BWR_TSM_TIMING17_PLL_PHDET_EN_RX_HI|macro|XCVR_BWR_TSM_TIMING17_PLL_PHDET_EN_RX_HI
DECL|XCVR_BWR_TSM_TIMING17_PLL_PHDET_EN_RX_LO|macro|XCVR_BWR_TSM_TIMING17_PLL_PHDET_EN_RX_LO
DECL|XCVR_BWR_TSM_TIMING17_PLL_PHDET_EN_TX_HI|macro|XCVR_BWR_TSM_TIMING17_PLL_PHDET_EN_TX_HI
DECL|XCVR_BWR_TSM_TIMING17_PLL_PHDET_EN_TX_LO|macro|XCVR_BWR_TSM_TIMING17_PLL_PHDET_EN_TX_LO
DECL|XCVR_BWR_TSM_TIMING18_QGEN25_EN_RX_HI|macro|XCVR_BWR_TSM_TIMING18_QGEN25_EN_RX_HI
DECL|XCVR_BWR_TSM_TIMING18_QGEN25_EN_RX_LO|macro|XCVR_BWR_TSM_TIMING18_QGEN25_EN_RX_LO
DECL|XCVR_BWR_TSM_TIMING19_TX_EN_TX_HI|macro|XCVR_BWR_TSM_TIMING19_TX_EN_TX_HI
DECL|XCVR_BWR_TSM_TIMING19_TX_EN_TX_LO|macro|XCVR_BWR_TSM_TIMING19_TX_EN_TX_LO
DECL|XCVR_BWR_TSM_TIMING20_ADC_EN_RX_HI|macro|XCVR_BWR_TSM_TIMING20_ADC_EN_RX_HI
DECL|XCVR_BWR_TSM_TIMING20_ADC_EN_RX_LO|macro|XCVR_BWR_TSM_TIMING20_ADC_EN_RX_LO
DECL|XCVR_BWR_TSM_TIMING21_ADC_I_Q_EN_RX_HI|macro|XCVR_BWR_TSM_TIMING21_ADC_I_Q_EN_RX_HI
DECL|XCVR_BWR_TSM_TIMING21_ADC_I_Q_EN_RX_LO|macro|XCVR_BWR_TSM_TIMING21_ADC_I_Q_EN_RX_LO
DECL|XCVR_BWR_TSM_TIMING22_ADC_DAC_EN_RX_HI|macro|XCVR_BWR_TSM_TIMING22_ADC_DAC_EN_RX_HI
DECL|XCVR_BWR_TSM_TIMING22_ADC_DAC_EN_RX_LO|macro|XCVR_BWR_TSM_TIMING22_ADC_DAC_EN_RX_LO
DECL|XCVR_BWR_TSM_TIMING23_ADC_RST_EN_RX_HI|macro|XCVR_BWR_TSM_TIMING23_ADC_RST_EN_RX_HI
DECL|XCVR_BWR_TSM_TIMING23_ADC_RST_EN_RX_LO|macro|XCVR_BWR_TSM_TIMING23_ADC_RST_EN_RX_LO
DECL|XCVR_BWR_TSM_TIMING24_BBF_EN_RX_HI|macro|XCVR_BWR_TSM_TIMING24_BBF_EN_RX_HI
DECL|XCVR_BWR_TSM_TIMING24_BBF_EN_RX_LO|macro|XCVR_BWR_TSM_TIMING24_BBF_EN_RX_LO
DECL|XCVR_BWR_TSM_TIMING25_TCA_EN_RX_HI|macro|XCVR_BWR_TSM_TIMING25_TCA_EN_RX_HI
DECL|XCVR_BWR_TSM_TIMING25_TCA_EN_RX_LO|macro|XCVR_BWR_TSM_TIMING25_TCA_EN_RX_LO
DECL|XCVR_BWR_TSM_TIMING26_PLL_DIG_EN_RX_HI|macro|XCVR_BWR_TSM_TIMING26_PLL_DIG_EN_RX_HI
DECL|XCVR_BWR_TSM_TIMING26_PLL_DIG_EN_RX_LO|macro|XCVR_BWR_TSM_TIMING26_PLL_DIG_EN_RX_LO
DECL|XCVR_BWR_TSM_TIMING26_PLL_DIG_EN_TX_HI|macro|XCVR_BWR_TSM_TIMING26_PLL_DIG_EN_TX_HI
DECL|XCVR_BWR_TSM_TIMING26_PLL_DIG_EN_TX_LO|macro|XCVR_BWR_TSM_TIMING26_PLL_DIG_EN_TX_LO
DECL|XCVR_BWR_TSM_TIMING27_TX_DIG_EN_TX_HI|macro|XCVR_BWR_TSM_TIMING27_TX_DIG_EN_TX_HI
DECL|XCVR_BWR_TSM_TIMING27_TX_DIG_EN_TX_LO|macro|XCVR_BWR_TSM_TIMING27_TX_DIG_EN_TX_LO
DECL|XCVR_BWR_TSM_TIMING28_RX_DIG_EN_RX_HI|macro|XCVR_BWR_TSM_TIMING28_RX_DIG_EN_RX_HI
DECL|XCVR_BWR_TSM_TIMING28_RX_DIG_EN_RX_LO|macro|XCVR_BWR_TSM_TIMING28_RX_DIG_EN_RX_LO
DECL|XCVR_BWR_TSM_TIMING29_RX_INIT_RX_HI|macro|XCVR_BWR_TSM_TIMING29_RX_INIT_RX_HI
DECL|XCVR_BWR_TSM_TIMING29_RX_INIT_RX_LO|macro|XCVR_BWR_TSM_TIMING29_RX_INIT_RX_LO
DECL|XCVR_BWR_TSM_TIMING30_SIGMA_DELTA_EN_RX_HI|macro|XCVR_BWR_TSM_TIMING30_SIGMA_DELTA_EN_RX_HI
DECL|XCVR_BWR_TSM_TIMING30_SIGMA_DELTA_EN_RX_LO|macro|XCVR_BWR_TSM_TIMING30_SIGMA_DELTA_EN_RX_LO
DECL|XCVR_BWR_TSM_TIMING30_SIGMA_DELTA_EN_TX_HI|macro|XCVR_BWR_TSM_TIMING30_SIGMA_DELTA_EN_TX_HI
DECL|XCVR_BWR_TSM_TIMING30_SIGMA_DELTA_EN_TX_LO|macro|XCVR_BWR_TSM_TIMING30_SIGMA_DELTA_EN_TX_LO
DECL|XCVR_BWR_TSM_TIMING31_ZBDEM_RX_EN_RX_HI|macro|XCVR_BWR_TSM_TIMING31_ZBDEM_RX_EN_RX_HI
DECL|XCVR_BWR_TSM_TIMING31_ZBDEM_RX_EN_RX_LO|macro|XCVR_BWR_TSM_TIMING31_ZBDEM_RX_EN_RX_LO
DECL|XCVR_BWR_TSM_TIMING32_DCOC_EN_RX_HI|macro|XCVR_BWR_TSM_TIMING32_DCOC_EN_RX_HI
DECL|XCVR_BWR_TSM_TIMING32_DCOC_EN_RX_LO|macro|XCVR_BWR_TSM_TIMING32_DCOC_EN_RX_LO
DECL|XCVR_BWR_TSM_TIMING33_DCOC_INIT_RX_HI|macro|XCVR_BWR_TSM_TIMING33_DCOC_INIT_RX_HI
DECL|XCVR_BWR_TSM_TIMING33_DCOC_INIT_RX_LO|macro|XCVR_BWR_TSM_TIMING33_DCOC_INIT_RX_LO
DECL|XCVR_BWR_TSM_TIMING34_FREQ_TARG_LD_EN_RX_HI|macro|XCVR_BWR_TSM_TIMING34_FREQ_TARG_LD_EN_RX_HI
DECL|XCVR_BWR_TSM_TIMING34_FREQ_TARG_LD_EN_RX_LO|macro|XCVR_BWR_TSM_TIMING34_FREQ_TARG_LD_EN_RX_LO
DECL|XCVR_BWR_TSM_TIMING34_FREQ_TARG_LD_EN_TX_HI|macro|XCVR_BWR_TSM_TIMING34_FREQ_TARG_LD_EN_TX_HI
DECL|XCVR_BWR_TSM_TIMING34_FREQ_TARG_LD_EN_TX_LO|macro|XCVR_BWR_TSM_TIMING34_FREQ_TARG_LD_EN_TX_LO
DECL|XCVR_BWR_TSM_TIMING35_SAR_ADC_TRIG_EN_RX_HI|macro|XCVR_BWR_TSM_TIMING35_SAR_ADC_TRIG_EN_RX_HI
DECL|XCVR_BWR_TSM_TIMING35_SAR_ADC_TRIG_EN_RX_LO|macro|XCVR_BWR_TSM_TIMING35_SAR_ADC_TRIG_EN_RX_LO
DECL|XCVR_BWR_TSM_TIMING35_SAR_ADC_TRIG_EN_TX_HI|macro|XCVR_BWR_TSM_TIMING35_SAR_ADC_TRIG_EN_TX_HI
DECL|XCVR_BWR_TSM_TIMING35_SAR_ADC_TRIG_EN_TX_LO|macro|XCVR_BWR_TSM_TIMING35_SAR_ADC_TRIG_EN_TX_LO
DECL|XCVR_BWR_TSM_TIMING36_TSM_SPARE0_EN_RX_HI|macro|XCVR_BWR_TSM_TIMING36_TSM_SPARE0_EN_RX_HI
DECL|XCVR_BWR_TSM_TIMING36_TSM_SPARE0_EN_RX_LO|macro|XCVR_BWR_TSM_TIMING36_TSM_SPARE0_EN_RX_LO
DECL|XCVR_BWR_TSM_TIMING36_TSM_SPARE0_EN_TX_HI|macro|XCVR_BWR_TSM_TIMING36_TSM_SPARE0_EN_TX_HI
DECL|XCVR_BWR_TSM_TIMING36_TSM_SPARE0_EN_TX_LO|macro|XCVR_BWR_TSM_TIMING36_TSM_SPARE0_EN_TX_LO
DECL|XCVR_BWR_TSM_TIMING37_TSM_SPARE1_EN_RX_HI|macro|XCVR_BWR_TSM_TIMING37_TSM_SPARE1_EN_RX_HI
DECL|XCVR_BWR_TSM_TIMING37_TSM_SPARE1_EN_RX_LO|macro|XCVR_BWR_TSM_TIMING37_TSM_SPARE1_EN_RX_LO
DECL|XCVR_BWR_TSM_TIMING37_TSM_SPARE1_EN_TX_HI|macro|XCVR_BWR_TSM_TIMING37_TSM_SPARE1_EN_TX_HI
DECL|XCVR_BWR_TSM_TIMING37_TSM_SPARE1_EN_TX_LO|macro|XCVR_BWR_TSM_TIMING37_TSM_SPARE1_EN_TX_LO
DECL|XCVR_BWR_TSM_TIMING38_TSM_SPARE2_EN_RX_HI|macro|XCVR_BWR_TSM_TIMING38_TSM_SPARE2_EN_RX_HI
DECL|XCVR_BWR_TSM_TIMING38_TSM_SPARE2_EN_RX_LO|macro|XCVR_BWR_TSM_TIMING38_TSM_SPARE2_EN_RX_LO
DECL|XCVR_BWR_TSM_TIMING38_TSM_SPARE2_EN_TX_HI|macro|XCVR_BWR_TSM_TIMING38_TSM_SPARE2_EN_TX_HI
DECL|XCVR_BWR_TSM_TIMING38_TSM_SPARE2_EN_TX_LO|macro|XCVR_BWR_TSM_TIMING38_TSM_SPARE2_EN_TX_LO
DECL|XCVR_BWR_TSM_TIMING39_TSM_SPARE3_EN_RX_HI|macro|XCVR_BWR_TSM_TIMING39_TSM_SPARE3_EN_RX_HI
DECL|XCVR_BWR_TSM_TIMING39_TSM_SPARE3_EN_RX_LO|macro|XCVR_BWR_TSM_TIMING39_TSM_SPARE3_EN_RX_LO
DECL|XCVR_BWR_TSM_TIMING39_TSM_SPARE3_EN_TX_HI|macro|XCVR_BWR_TSM_TIMING39_TSM_SPARE3_EN_TX_HI
DECL|XCVR_BWR_TSM_TIMING39_TSM_SPARE3_EN_TX_LO|macro|XCVR_BWR_TSM_TIMING39_TSM_SPARE3_EN_TX_LO
DECL|XCVR_BWR_TSM_TIMING40_GPIO0_TRIG_EN_RX_HI|macro|XCVR_BWR_TSM_TIMING40_GPIO0_TRIG_EN_RX_HI
DECL|XCVR_BWR_TSM_TIMING40_GPIO0_TRIG_EN_RX_LO|macro|XCVR_BWR_TSM_TIMING40_GPIO0_TRIG_EN_RX_LO
DECL|XCVR_BWR_TSM_TIMING40_GPIO0_TRIG_EN_TX_HI|macro|XCVR_BWR_TSM_TIMING40_GPIO0_TRIG_EN_TX_HI
DECL|XCVR_BWR_TSM_TIMING40_GPIO0_TRIG_EN_TX_LO|macro|XCVR_BWR_TSM_TIMING40_GPIO0_TRIG_EN_TX_LO
DECL|XCVR_BWR_TSM_TIMING41_GPIO1_TRIG_EN_RX_HI|macro|XCVR_BWR_TSM_TIMING41_GPIO1_TRIG_EN_RX_HI
DECL|XCVR_BWR_TSM_TIMING41_GPIO1_TRIG_EN_RX_LO|macro|XCVR_BWR_TSM_TIMING41_GPIO1_TRIG_EN_RX_LO
DECL|XCVR_BWR_TSM_TIMING41_GPIO1_TRIG_EN_TX_HI|macro|XCVR_BWR_TSM_TIMING41_GPIO1_TRIG_EN_TX_HI
DECL|XCVR_BWR_TSM_TIMING41_GPIO1_TRIG_EN_TX_LO|macro|XCVR_BWR_TSM_TIMING41_GPIO1_TRIG_EN_TX_LO
DECL|XCVR_BWR_TSM_TIMING42_GPIO2_TRIG_EN_RX_HI|macro|XCVR_BWR_TSM_TIMING42_GPIO2_TRIG_EN_RX_HI
DECL|XCVR_BWR_TSM_TIMING42_GPIO2_TRIG_EN_RX_LO|macro|XCVR_BWR_TSM_TIMING42_GPIO2_TRIG_EN_RX_LO
DECL|XCVR_BWR_TSM_TIMING42_GPIO2_TRIG_EN_TX_HI|macro|XCVR_BWR_TSM_TIMING42_GPIO2_TRIG_EN_TX_HI
DECL|XCVR_BWR_TSM_TIMING42_GPIO2_TRIG_EN_TX_LO|macro|XCVR_BWR_TSM_TIMING42_GPIO2_TRIG_EN_TX_LO
DECL|XCVR_BWR_TSM_TIMING43_GPIO3_TRIG_EN_RX_HI|macro|XCVR_BWR_TSM_TIMING43_GPIO3_TRIG_EN_RX_HI
DECL|XCVR_BWR_TSM_TIMING43_GPIO3_TRIG_EN_RX_LO|macro|XCVR_BWR_TSM_TIMING43_GPIO3_TRIG_EN_RX_LO
DECL|XCVR_BWR_TSM_TIMING43_GPIO3_TRIG_EN_TX_HI|macro|XCVR_BWR_TSM_TIMING43_GPIO3_TRIG_EN_TX_HI
DECL|XCVR_BWR_TSM_TIMING43_GPIO3_TRIG_EN_TX_LO|macro|XCVR_BWR_TSM_TIMING43_GPIO3_TRIG_EN_TX_LO
DECL|XCVR_BWR_TX_ANA_CTRL_HPM_CAL_ADJUST|macro|XCVR_BWR_TX_ANA_CTRL_HPM_CAL_ADJUST
DECL|XCVR_BWR_TX_DATA_PAD_PAT_DATA_PADDING_PAT_0|macro|XCVR_BWR_TX_DATA_PAD_PAT_DATA_PADDING_PAT_0
DECL|XCVR_BWR_TX_DATA_PAD_PAT_DATA_PADDING_PAT_1|macro|XCVR_BWR_TX_DATA_PAD_PAT_DATA_PADDING_PAT_1
DECL|XCVR_BWR_TX_DATA_PAD_PAT_LRM|macro|XCVR_BWR_TX_DATA_PAD_PAT_LRM
DECL|XCVR_BWR_TX_DFT_TONE_0_1_DFT_TONE_0|macro|XCVR_BWR_TX_DFT_TONE_0_1_DFT_TONE_0
DECL|XCVR_BWR_TX_DFT_TONE_0_1_DFT_TONE_1|macro|XCVR_BWR_TX_DFT_TONE_0_1_DFT_TONE_1
DECL|XCVR_BWR_TX_DFT_TONE_2_3_DFT_TONE_2|macro|XCVR_BWR_TX_DFT_TONE_2_3_DFT_TONE_2
DECL|XCVR_BWR_TX_DFT_TONE_2_3_DFT_TONE_3|macro|XCVR_BWR_TX_DFT_TONE_2_3_DFT_TONE_3
DECL|XCVR_BWR_TX_DIG_CTRL_DFT_CLK_SEL|macro|XCVR_BWR_TX_DIG_CTRL_DFT_CLK_SEL
DECL|XCVR_BWR_TX_DIG_CTRL_DFT_EN|macro|XCVR_BWR_TX_DIG_CTRL_DFT_EN
DECL|XCVR_BWR_TX_DIG_CTRL_DFT_LFSR_LEN|macro|XCVR_BWR_TX_DIG_CTRL_DFT_LFSR_LEN
DECL|XCVR_BWR_TX_DIG_CTRL_DFT_MODE|macro|XCVR_BWR_TX_DIG_CTRL_DFT_MODE
DECL|XCVR_BWR_TX_DIG_CTRL_DP_SEL|macro|XCVR_BWR_TX_DIG_CTRL_DP_SEL
DECL|XCVR_BWR_TX_DIG_CTRL_FREQ_WORD_ADJ|macro|XCVR_BWR_TX_DIG_CTRL_FREQ_WORD_ADJ
DECL|XCVR_BWR_TX_DIG_CTRL_LFSR_EN|macro|XCVR_BWR_TX_DIG_CTRL_LFSR_EN
DECL|XCVR_BWR_TX_DIG_CTRL_POL|macro|XCVR_BWR_TX_DIG_CTRL_POL
DECL|XCVR_BWR_TX_DIG_CTRL_TONE_SEL|macro|XCVR_BWR_TX_DIG_CTRL_TONE_SEL
DECL|XCVR_BWR_TX_FSK_MOD_SCALE_FSK_MODULATION_SCALE_0|macro|XCVR_BWR_TX_FSK_MOD_SCALE_FSK_MODULATION_SCALE_0
DECL|XCVR_BWR_TX_FSK_MOD_SCALE_FSK_MODULATION_SCALE_1|macro|XCVR_BWR_TX_FSK_MOD_SCALE_FSK_MODULATION_SCALE_1
DECL|XCVR_BWR_TX_GFSK_MOD_CTRL_GFSK_FLD|macro|XCVR_BWR_TX_GFSK_MOD_CTRL_GFSK_FLD
DECL|XCVR_BWR_TX_GFSK_MOD_CTRL_GFSK_MI|macro|XCVR_BWR_TX_GFSK_MOD_CTRL_GFSK_MI
DECL|XCVR_BWR_TX_GFSK_MOD_CTRL_GFSK_MLD|macro|XCVR_BWR_TX_GFSK_MOD_CTRL_GFSK_MLD
DECL|XCVR_BWR_TX_GFSK_MOD_CTRL_GFSK_MULTIPLY_TABLE_MANUAL|macro|XCVR_BWR_TX_GFSK_MOD_CTRL_GFSK_MULTIPLY_TABLE_MANUAL
DECL|XCVR_BWR_TX_GFSK_MOD_CTRL_GFSK_SYMBOL_RATE|macro|XCVR_BWR_TX_GFSK_MOD_CTRL_GFSK_SYMBOL_RATE
DECL|XCVR_BWR_TZA_CTRL_TZA_CAP_TUNE|macro|XCVR_BWR_TZA_CTRL_TZA_CAP_TUNE
DECL|XCVR_BWR_TZA_CTRL_TZA_CUR_CNTL|macro|XCVR_BWR_TZA_CTRL_TZA_CUR_CNTL
DECL|XCVR_BWR_TZA_CTRL_TZA_DCOC_ON|macro|XCVR_BWR_TZA_CTRL_TZA_DCOC_ON
DECL|XCVR_BWR_TZA_CTRL_TZA_GAIN|macro|XCVR_BWR_TZA_CTRL_TZA_GAIN
DECL|XCVR_BWR_TZA_CTRL_TZA_SPARE|macro|XCVR_BWR_TZA_CTRL_TZA_SPARE
DECL|XCVR_BWR_XTAL_CTRL2_XTAL_ATST_ON|macro|XCVR_BWR_XTAL_CTRL2_XTAL_ATST_ON
DECL|XCVR_BWR_XTAL_CTRL2_XTAL_ATST_SEL|macro|XCVR_BWR_XTAL_CTRL2_XTAL_ATST_SEL
DECL|XCVR_BWR_XTAL_CTRL2_XTAL_DIG_CLK_OUT_ON|macro|XCVR_BWR_XTAL_CTRL2_XTAL_DIG_CLK_OUT_ON
DECL|XCVR_BWR_XTAL_CTRL2_XTAL_ON_OVRD_ON|macro|XCVR_BWR_XTAL_CTRL2_XTAL_ON_OVRD_ON
DECL|XCVR_BWR_XTAL_CTRL2_XTAL_ON_OVRD|macro|XCVR_BWR_XTAL_CTRL2_XTAL_ON_OVRD
DECL|XCVR_BWR_XTAL_CTRL2_XTAL_REG_ATST_SEL|macro|XCVR_BWR_XTAL_CTRL2_XTAL_REG_ATST_SEL
DECL|XCVR_BWR_XTAL_CTRL2_XTAL_REG_BYPASS_ON|macro|XCVR_BWR_XTAL_CTRL2_XTAL_REG_BYPASS_ON
DECL|XCVR_BWR_XTAL_CTRL2_XTAL_REG_ON_OVRD_ON|macro|XCVR_BWR_XTAL_CTRL2_XTAL_REG_ON_OVRD_ON
DECL|XCVR_BWR_XTAL_CTRL2_XTAL_REG_ON_OVRD|macro|XCVR_BWR_XTAL_CTRL2_XTAL_REG_ON_OVRD
DECL|XCVR_BWR_XTAL_CTRL2_XTAL_REG_SUPPLY|macro|XCVR_BWR_XTAL_CTRL2_XTAL_REG_SUPPLY
DECL|XCVR_BWR_XTAL_CTRL2_XTAL_SPARE|macro|XCVR_BWR_XTAL_CTRL2_XTAL_SPARE
DECL|XCVR_BWR_XTAL_CTRL_XTAL_ALC_ON|macro|XCVR_BWR_XTAL_CTRL_XTAL_ALC_ON
DECL|XCVR_BWR_XTAL_CTRL_XTAL_ALC_START_512U|macro|XCVR_BWR_XTAL_CTRL_XTAL_ALC_START_512U
DECL|XCVR_BWR_XTAL_CTRL_XTAL_BYPASS|macro|XCVR_BWR_XTAL_CTRL_XTAL_BYPASS
DECL|XCVR_BWR_XTAL_CTRL_XTAL_COMP_BIAS_HI|macro|XCVR_BWR_XTAL_CTRL_XTAL_COMP_BIAS_HI
DECL|XCVR_BWR_XTAL_CTRL_XTAL_COMP_BIAS_LO|macro|XCVR_BWR_XTAL_CTRL_XTAL_COMP_BIAS_LO
DECL|XCVR_BWR_XTAL_CTRL_XTAL_GM|macro|XCVR_BWR_XTAL_CTRL_XTAL_GM
DECL|XCVR_BWR_XTAL_CTRL_XTAL_READY_COUNT_SEL|macro|XCVR_BWR_XTAL_CTRL_XTAL_READY_COUNT_SEL
DECL|XCVR_BWR_XTAL_CTRL_XTAL_TRIM|macro|XCVR_BWR_XTAL_CTRL_XTAL_TRIM
DECL|XCVR_BWR_ZBDEM_AFC_AFC_EN|macro|XCVR_BWR_ZBDEM_AFC_AFC_EN
DECL|XCVR_BWR_ZBDEM_AFC_DCD_EN|macro|XCVR_BWR_ZBDEM_AFC_DCD_EN
DECL|XCVR_CLR_ADC_ADJ|macro|XCVR_CLR_ADC_ADJ
DECL|XCVR_CLR_ADC_CTRL|macro|XCVR_CLR_ADC_CTRL
DECL|XCVR_CLR_ADC_REGS|macro|XCVR_CLR_ADC_REGS
DECL|XCVR_CLR_ADC_TEST_CTRL|macro|XCVR_CLR_ADC_TEST_CTRL
DECL|XCVR_CLR_ADC_TRIMS|macro|XCVR_CLR_ADC_TRIMS
DECL|XCVR_CLR_ADC_TUNE|macro|XCVR_CLR_ADC_TUNE
DECL|XCVR_CLR_AGC_CTRL_0|macro|XCVR_CLR_AGC_CTRL_0
DECL|XCVR_CLR_AGC_CTRL_1|macro|XCVR_CLR_AGC_CTRL_1
DECL|XCVR_CLR_AGC_CTRL_2|macro|XCVR_CLR_AGC_CTRL_2
DECL|XCVR_CLR_AGC_CTRL_3|macro|XCVR_CLR_AGC_CTRL_3
DECL|XCVR_CLR_AGC_GAIN_TBL_03_00|macro|XCVR_CLR_AGC_GAIN_TBL_03_00
DECL|XCVR_CLR_AGC_GAIN_TBL_07_04|macro|XCVR_CLR_AGC_GAIN_TBL_07_04
DECL|XCVR_CLR_AGC_GAIN_TBL_11_08|macro|XCVR_CLR_AGC_GAIN_TBL_11_08
DECL|XCVR_CLR_AGC_GAIN_TBL_15_12|macro|XCVR_CLR_AGC_GAIN_TBL_15_12
DECL|XCVR_CLR_AGC_GAIN_TBL_19_16|macro|XCVR_CLR_AGC_GAIN_TBL_19_16
DECL|XCVR_CLR_AGC_GAIN_TBL_23_20|macro|XCVR_CLR_AGC_GAIN_TBL_23_20
DECL|XCVR_CLR_AGC_GAIN_TBL_26_24|macro|XCVR_CLR_AGC_GAIN_TBL_26_24
DECL|XCVR_CLR_ANA_SPARE|macro|XCVR_CLR_ANA_SPARE
DECL|XCVR_CLR_BBF_CTRL|macro|XCVR_CLR_BBF_CTRL
DECL|XCVR_CLR_BBF_RES_TUNE_LIN_VAL_10_8|macro|XCVR_CLR_BBF_RES_TUNE_LIN_VAL_10_8
DECL|XCVR_CLR_BBF_RES_TUNE_LIN_VAL_3_0|macro|XCVR_CLR_BBF_RES_TUNE_LIN_VAL_3_0
DECL|XCVR_CLR_BBF_RES_TUNE_LIN_VAL_7_4|macro|XCVR_CLR_BBF_RES_TUNE_LIN_VAL_7_4
DECL|XCVR_CLR_BBF_RES_TUNE_VAL_10_8|macro|XCVR_CLR_BBF_RES_TUNE_VAL_10_8
DECL|XCVR_CLR_BBF_RES_TUNE_VAL_7_0|macro|XCVR_CLR_BBF_RES_TUNE_VAL_7_0
DECL|XCVR_CLR_BGAP_CTRL|macro|XCVR_CLR_BGAP_CTRL
DECL|XCVR_CLR_CORR_CTRL|macro|XCVR_CLR_CORR_CTRL
DECL|XCVR_CLR_CTRL|macro|XCVR_CLR_CTRL
DECL|XCVR_CLR_DCOC_CAL_GAIN|macro|XCVR_CLR_DCOC_CAL_GAIN
DECL|XCVR_CLR_DCOC_CAL_IIR|macro|XCVR_CLR_DCOC_CAL_IIR
DECL|XCVR_CLR_DCOC_CAL_RCP|macro|XCVR_CLR_DCOC_CAL_RCP
DECL|XCVR_CLR_DCOC_CTRL_0|macro|XCVR_CLR_DCOC_CTRL_0
DECL|XCVR_CLR_DCOC_CTRL_1|macro|XCVR_CLR_DCOC_CTRL_1
DECL|XCVR_CLR_DCOC_CTRL_2|macro|XCVR_CLR_DCOC_CTRL_2
DECL|XCVR_CLR_DCOC_CTRL_3|macro|XCVR_CLR_DCOC_CTRL_3
DECL|XCVR_CLR_DCOC_CTRL_4|macro|XCVR_CLR_DCOC_CTRL_4
DECL|XCVR_CLR_DCOC_OFFSET_|macro|XCVR_CLR_DCOC_OFFSET_
DECL|XCVR_CLR_DCOC_TZA_STEP_|macro|XCVR_CLR_DCOC_TZA_STEP_
DECL|XCVR_CLR_DMA_CTRL|macro|XCVR_CLR_DMA_CTRL
DECL|XCVR_CLR_DTEST_CTRL|macro|XCVR_CLR_DTEST_CTRL
DECL|XCVR_CLR_END_OF_SEQ|macro|XCVR_CLR_END_OF_SEQ
DECL|XCVR_CLR_FAD_THR|macro|XCVR_CLR_FAD_THR
DECL|XCVR_CLR_IQMC_CAL|macro|XCVR_CLR_IQMC_CAL
DECL|XCVR_CLR_IQMC_CTRL|macro|XCVR_CLR_IQMC_CTRL
DECL|XCVR_CLR_LPPS_CTRL|macro|XCVR_CLR_LPPS_CTRL
DECL|XCVR_CLR_OVERWRITE_VER|macro|XCVR_CLR_OVERWRITE_VER
DECL|XCVR_CLR_PA_BIAS_TBL0|macro|XCVR_CLR_PA_BIAS_TBL0
DECL|XCVR_CLR_PA_BIAS_TBL1|macro|XCVR_CLR_PA_BIAS_TBL1
DECL|XCVR_CLR_PA_POWER|macro|XCVR_CLR_PA_POWER
DECL|XCVR_CLR_PB_CTRL|macro|XCVR_CLR_PB_CTRL
DECL|XCVR_CLR_PLL_CHAN_MAP|macro|XCVR_CLR_PLL_CHAN_MAP
DECL|XCVR_CLR_PLL_CTRL2|macro|XCVR_CLR_PLL_CTRL2
DECL|XCVR_CLR_PLL_CTRL|macro|XCVR_CLR_PLL_CTRL
DECL|XCVR_CLR_PLL_CTUNE_CTRL|macro|XCVR_CLR_PLL_CTUNE_CTRL
DECL|XCVR_CLR_PLL_DELAY_MATCH|macro|XCVR_CLR_PLL_DELAY_MATCH
DECL|XCVR_CLR_PLL_HPM_CAL_CTRL|macro|XCVR_CLR_PLL_HPM_CAL_CTRL
DECL|XCVR_CLR_PLL_HPM_SDM_FRACTION|macro|XCVR_CLR_PLL_HPM_SDM_FRACTION
DECL|XCVR_CLR_PLL_HP_MOD_CTRL|macro|XCVR_CLR_PLL_HP_MOD_CTRL
DECL|XCVR_CLR_PLL_LD_HPM_CAL1|macro|XCVR_CLR_PLL_LD_HPM_CAL1
DECL|XCVR_CLR_PLL_LD_HPM_CAL2|macro|XCVR_CLR_PLL_LD_HPM_CAL2
DECL|XCVR_CLR_PLL_LOCK_DETECT|macro|XCVR_CLR_PLL_LOCK_DETECT
DECL|XCVR_CLR_PLL_LP_MOD_CTRL|macro|XCVR_CLR_PLL_LP_MOD_CTRL
DECL|XCVR_CLR_PLL_LP_SDM_CTRL1|macro|XCVR_CLR_PLL_LP_SDM_CTRL1
DECL|XCVR_CLR_PLL_LP_SDM_CTRL2|macro|XCVR_CLR_PLL_LP_SDM_CTRL2
DECL|XCVR_CLR_PLL_LP_SDM_CTRL3|macro|XCVR_CLR_PLL_LP_SDM_CTRL3
DECL|XCVR_CLR_PLL_MOD_OVRD|macro|XCVR_CLR_PLL_MOD_OVRD
DECL|XCVR_CLR_PLL_TEST_CTRL|macro|XCVR_CLR_PLL_TEST_CTRL
DECL|XCVR_CLR_PN_CODE|macro|XCVR_CLR_PN_CODE
DECL|XCVR_CLR_PN_TYPE|macro|XCVR_CLR_PN_TYPE
DECL|XCVR_CLR_QGEN_CTRL|macro|XCVR_CLR_QGEN_CTRL
DECL|XCVR_CLR_RECYCLE_COUNT|macro|XCVR_CLR_RECYCLE_COUNT
DECL|XCVR_CLR_RSSI_CTRL_0|macro|XCVR_CLR_RSSI_CTRL_0
DECL|XCVR_CLR_RSSI_CTRL_1|macro|XCVR_CLR_RSSI_CTRL_1
DECL|XCVR_CLR_RX_ANA_CTRL|macro|XCVR_CLR_RX_ANA_CTRL
DECL|XCVR_CLR_RX_CHF_COEF|macro|XCVR_CLR_RX_CHF_COEF
DECL|XCVR_CLR_RX_DIG_CTRL|macro|XCVR_CLR_RX_DIG_CTRL
DECL|XCVR_CLR_SNF_THR|macro|XCVR_CLR_SNF_THR
DECL|XCVR_CLR_SYNC_CTRL|macro|XCVR_CLR_SYNC_CTRL
DECL|XCVR_CLR_TCA_AGC_LIN_VAL_2_0|macro|XCVR_CLR_TCA_AGC_LIN_VAL_2_0
DECL|XCVR_CLR_TCA_AGC_LIN_VAL_5_3|macro|XCVR_CLR_TCA_AGC_LIN_VAL_5_3
DECL|XCVR_CLR_TCA_AGC_LIN_VAL_8_6|macro|XCVR_CLR_TCA_AGC_LIN_VAL_8_6
DECL|XCVR_CLR_TCA_AGC_VAL_3_0|macro|XCVR_CLR_TCA_AGC_VAL_3_0
DECL|XCVR_CLR_TCA_AGC_VAL_7_4|macro|XCVR_CLR_TCA_AGC_VAL_7_4
DECL|XCVR_CLR_TCA_AGC_VAL_8|macro|XCVR_CLR_TCA_AGC_VAL_8
DECL|XCVR_CLR_TCA_CTRL|macro|XCVR_CLR_TCA_CTRL
DECL|XCVR_CLR_TSM_CTRL|macro|XCVR_CLR_TSM_CTRL
DECL|XCVR_CLR_TSM_OVRD0|macro|XCVR_CLR_TSM_OVRD0
DECL|XCVR_CLR_TSM_OVRD1|macro|XCVR_CLR_TSM_OVRD1
DECL|XCVR_CLR_TSM_OVRD2|macro|XCVR_CLR_TSM_OVRD2
DECL|XCVR_CLR_TSM_OVRD3|macro|XCVR_CLR_TSM_OVRD3
DECL|XCVR_CLR_TSM_TIMING00|macro|XCVR_CLR_TSM_TIMING00
DECL|XCVR_CLR_TSM_TIMING01|macro|XCVR_CLR_TSM_TIMING01
DECL|XCVR_CLR_TSM_TIMING02|macro|XCVR_CLR_TSM_TIMING02
DECL|XCVR_CLR_TSM_TIMING03|macro|XCVR_CLR_TSM_TIMING03
DECL|XCVR_CLR_TSM_TIMING04|macro|XCVR_CLR_TSM_TIMING04
DECL|XCVR_CLR_TSM_TIMING05|macro|XCVR_CLR_TSM_TIMING05
DECL|XCVR_CLR_TSM_TIMING06|macro|XCVR_CLR_TSM_TIMING06
DECL|XCVR_CLR_TSM_TIMING07|macro|XCVR_CLR_TSM_TIMING07
DECL|XCVR_CLR_TSM_TIMING08|macro|XCVR_CLR_TSM_TIMING08
DECL|XCVR_CLR_TSM_TIMING09|macro|XCVR_CLR_TSM_TIMING09
DECL|XCVR_CLR_TSM_TIMING10|macro|XCVR_CLR_TSM_TIMING10
DECL|XCVR_CLR_TSM_TIMING11|macro|XCVR_CLR_TSM_TIMING11
DECL|XCVR_CLR_TSM_TIMING12|macro|XCVR_CLR_TSM_TIMING12
DECL|XCVR_CLR_TSM_TIMING13|macro|XCVR_CLR_TSM_TIMING13
DECL|XCVR_CLR_TSM_TIMING14|macro|XCVR_CLR_TSM_TIMING14
DECL|XCVR_CLR_TSM_TIMING15|macro|XCVR_CLR_TSM_TIMING15
DECL|XCVR_CLR_TSM_TIMING16|macro|XCVR_CLR_TSM_TIMING16
DECL|XCVR_CLR_TSM_TIMING17|macro|XCVR_CLR_TSM_TIMING17
DECL|XCVR_CLR_TSM_TIMING18|macro|XCVR_CLR_TSM_TIMING18
DECL|XCVR_CLR_TSM_TIMING19|macro|XCVR_CLR_TSM_TIMING19
DECL|XCVR_CLR_TSM_TIMING20|macro|XCVR_CLR_TSM_TIMING20
DECL|XCVR_CLR_TSM_TIMING21|macro|XCVR_CLR_TSM_TIMING21
DECL|XCVR_CLR_TSM_TIMING22|macro|XCVR_CLR_TSM_TIMING22
DECL|XCVR_CLR_TSM_TIMING23|macro|XCVR_CLR_TSM_TIMING23
DECL|XCVR_CLR_TSM_TIMING24|macro|XCVR_CLR_TSM_TIMING24
DECL|XCVR_CLR_TSM_TIMING25|macro|XCVR_CLR_TSM_TIMING25
DECL|XCVR_CLR_TSM_TIMING26|macro|XCVR_CLR_TSM_TIMING26
DECL|XCVR_CLR_TSM_TIMING27|macro|XCVR_CLR_TSM_TIMING27
DECL|XCVR_CLR_TSM_TIMING28|macro|XCVR_CLR_TSM_TIMING28
DECL|XCVR_CLR_TSM_TIMING29|macro|XCVR_CLR_TSM_TIMING29
DECL|XCVR_CLR_TSM_TIMING30|macro|XCVR_CLR_TSM_TIMING30
DECL|XCVR_CLR_TSM_TIMING31|macro|XCVR_CLR_TSM_TIMING31
DECL|XCVR_CLR_TSM_TIMING32|macro|XCVR_CLR_TSM_TIMING32
DECL|XCVR_CLR_TSM_TIMING33|macro|XCVR_CLR_TSM_TIMING33
DECL|XCVR_CLR_TSM_TIMING34|macro|XCVR_CLR_TSM_TIMING34
DECL|XCVR_CLR_TSM_TIMING35|macro|XCVR_CLR_TSM_TIMING35
DECL|XCVR_CLR_TSM_TIMING36|macro|XCVR_CLR_TSM_TIMING36
DECL|XCVR_CLR_TSM_TIMING37|macro|XCVR_CLR_TSM_TIMING37
DECL|XCVR_CLR_TSM_TIMING38|macro|XCVR_CLR_TSM_TIMING38
DECL|XCVR_CLR_TSM_TIMING39|macro|XCVR_CLR_TSM_TIMING39
DECL|XCVR_CLR_TSM_TIMING40|macro|XCVR_CLR_TSM_TIMING40
DECL|XCVR_CLR_TSM_TIMING41|macro|XCVR_CLR_TSM_TIMING41
DECL|XCVR_CLR_TSM_TIMING42|macro|XCVR_CLR_TSM_TIMING42
DECL|XCVR_CLR_TSM_TIMING43|macro|XCVR_CLR_TSM_TIMING43
DECL|XCVR_CLR_TX_ANA_CTRL|macro|XCVR_CLR_TX_ANA_CTRL
DECL|XCVR_CLR_TX_DATA_PAD_PAT|macro|XCVR_CLR_TX_DATA_PAD_PAT
DECL|XCVR_CLR_TX_DFT_MOD_PAT|macro|XCVR_CLR_TX_DFT_MOD_PAT
DECL|XCVR_CLR_TX_DFT_TONE_0_1|macro|XCVR_CLR_TX_DFT_TONE_0_1
DECL|XCVR_CLR_TX_DFT_TONE_2_3|macro|XCVR_CLR_TX_DFT_TONE_2_3
DECL|XCVR_CLR_TX_DIG_CTRL|macro|XCVR_CLR_TX_DIG_CTRL
DECL|XCVR_CLR_TX_FSK_MOD_SCALE|macro|XCVR_CLR_TX_FSK_MOD_SCALE
DECL|XCVR_CLR_TX_GFSK_COEFF1|macro|XCVR_CLR_TX_GFSK_COEFF1
DECL|XCVR_CLR_TX_GFSK_COEFF2|macro|XCVR_CLR_TX_GFSK_COEFF2
DECL|XCVR_CLR_TX_GFSK_MOD_CTRL|macro|XCVR_CLR_TX_GFSK_MOD_CTRL
DECL|XCVR_CLR_TZA_CTRL|macro|XCVR_CLR_TZA_CTRL
DECL|XCVR_CLR_XTAL_CTRL2|macro|XCVR_CLR_XTAL_CTRL2
DECL|XCVR_CLR_XTAL_CTRL|macro|XCVR_CLR_XTAL_CTRL
DECL|XCVR_CLR_ZBDEM_AFC|macro|XCVR_CLR_ZBDEM_AFC
DECL|XCVR_IDX|macro|XCVR_IDX
DECL|XCVR_INSTANCE_COUNT|macro|XCVR_INSTANCE_COUNT
DECL|XCVR_RD_ADC_ADJ_ADC_FLSH_RES_ADJ|macro|XCVR_RD_ADC_ADJ_ADC_FLSH_RES_ADJ
DECL|XCVR_RD_ADC_ADJ_ADC_IB_DAC1_ADJ|macro|XCVR_RD_ADC_ADJ_ADC_IB_DAC1_ADJ
DECL|XCVR_RD_ADC_ADJ_ADC_IB_DAC2_ADJ|macro|XCVR_RD_ADC_ADJ_ADC_IB_DAC2_ADJ
DECL|XCVR_RD_ADC_ADJ_ADC_IB_FLSH_ADJ|macro|XCVR_RD_ADC_ADJ_ADC_IB_FLSH_ADJ
DECL|XCVR_RD_ADC_ADJ_ADC_IB_OPAMP1_ADJ|macro|XCVR_RD_ADC_ADJ_ADC_IB_OPAMP1_ADJ
DECL|XCVR_RD_ADC_ADJ_ADC_IB_OPAMP2_ADJ|macro|XCVR_RD_ADC_ADJ_ADC_IB_OPAMP2_ADJ
DECL|XCVR_RD_ADC_ADJ|macro|XCVR_RD_ADC_ADJ
DECL|XCVR_RD_ADC_CTRL_ADC_2X_CLK_SEL|macro|XCVR_RD_ADC_CTRL_ADC_2X_CLK_SEL
DECL|XCVR_RD_ADC_CTRL_ADC_32MHZ_SEL|macro|XCVR_RD_ADC_CTRL_ADC_32MHZ_SEL
DECL|XCVR_RD_ADC_CTRL_ADC_COMP_ON|macro|XCVR_RD_ADC_CTRL_ADC_COMP_ON
DECL|XCVR_RD_ADC_CTRL_ADC_DITHER_ON|macro|XCVR_RD_ADC_CTRL_ADC_DITHER_ON
DECL|XCVR_RD_ADC_CTRL_ADC_TEST_ON|macro|XCVR_RD_ADC_CTRL_ADC_TEST_ON
DECL|XCVR_RD_ADC_CTRL|macro|XCVR_RD_ADC_CTRL
DECL|XCVR_RD_ADC_REGS_ADC_ANA_REG_BYPASS_ON|macro|XCVR_RD_ADC_REGS_ADC_ANA_REG_BYPASS_ON
DECL|XCVR_RD_ADC_REGS_ADC_ANA_REG_SUPPLY|macro|XCVR_RD_ADC_REGS_ADC_ANA_REG_SUPPLY
DECL|XCVR_RD_ADC_REGS_ADC_DIG_REG_BYPASS_ON|macro|XCVR_RD_ADC_REGS_ADC_DIG_REG_BYPASS_ON
DECL|XCVR_RD_ADC_REGS_ADC_INTERNAL_IREF_BYPASS_ON|macro|XCVR_RD_ADC_REGS_ADC_INTERNAL_IREF_BYPASS_ON
DECL|XCVR_RD_ADC_REGS_ADC_REG_DIG_SUPPLY|macro|XCVR_RD_ADC_REGS_ADC_REG_DIG_SUPPLY
DECL|XCVR_RD_ADC_REGS_ADC_VCMREF_BYPASS_ON|macro|XCVR_RD_ADC_REGS_ADC_VCMREF_BYPASS_ON
DECL|XCVR_RD_ADC_REGS|macro|XCVR_RD_ADC_REGS
DECL|XCVR_RD_ADC_TEST_CTRL_ADC_ANA_REG_ATST_SEL|macro|XCVR_RD_ADC_TEST_CTRL_ADC_ANA_REG_ATST_SEL
DECL|XCVR_RD_ADC_TEST_CTRL_ADC_ATST_SEL|macro|XCVR_RD_ADC_TEST_CTRL_ADC_ATST_SEL
DECL|XCVR_RD_ADC_TEST_CTRL_ADC_DIG_REG_ATST_SEL|macro|XCVR_RD_ADC_TEST_CTRL_ADC_DIG_REG_ATST_SEL
DECL|XCVR_RD_ADC_TEST_CTRL_ADC_SPARE3|macro|XCVR_RD_ADC_TEST_CTRL_ADC_SPARE3
DECL|XCVR_RD_ADC_TEST_CTRL_DCOC_ALPHA_RADIUS_GS_IDX|macro|XCVR_RD_ADC_TEST_CTRL_DCOC_ALPHA_RADIUS_GS_IDX
DECL|XCVR_RD_ADC_TEST_CTRL|macro|XCVR_RD_ADC_TEST_CTRL
DECL|XCVR_RD_ADC_TRIMS_ADC_IREF_FLSH_RES_TRIM|macro|XCVR_RD_ADC_TRIMS_ADC_IREF_FLSH_RES_TRIM
DECL|XCVR_RD_ADC_TRIMS_ADC_IREF_OPAMPS_RES_TRIM|macro|XCVR_RD_ADC_TRIMS_ADC_IREF_OPAMPS_RES_TRIM
DECL|XCVR_RD_ADC_TRIMS_ADC_VCM_TRIM|macro|XCVR_RD_ADC_TRIMS_ADC_VCM_TRIM
DECL|XCVR_RD_ADC_TRIMS|macro|XCVR_RD_ADC_TRIMS
DECL|XCVR_RD_ADC_TUNE_ADC_C1_TUNE|macro|XCVR_RD_ADC_TUNE_ADC_C1_TUNE
DECL|XCVR_RD_ADC_TUNE_ADC_C2_TUNE|macro|XCVR_RD_ADC_TUNE_ADC_C2_TUNE
DECL|XCVR_RD_ADC_TUNE_ADC_R1_TUNE|macro|XCVR_RD_ADC_TUNE_ADC_R1_TUNE
DECL|XCVR_RD_ADC_TUNE_ADC_R2_TUNE|macro|XCVR_RD_ADC_TUNE_ADC_R2_TUNE
DECL|XCVR_RD_ADC_TUNE|macro|XCVR_RD_ADC_TUNE
DECL|XCVR_RD_AGC_CTRL_0_AGC_DOWN_BBF_STEP_SZ|macro|XCVR_RD_AGC_CTRL_0_AGC_DOWN_BBF_STEP_SZ
DECL|XCVR_RD_AGC_CTRL_0_AGC_DOWN_RSSI_THRESH|macro|XCVR_RD_AGC_CTRL_0_AGC_DOWN_RSSI_THRESH
DECL|XCVR_RD_AGC_CTRL_0_AGC_DOWN_TZA_STEP_SZ|macro|XCVR_RD_AGC_CTRL_0_AGC_DOWN_TZA_STEP_SZ
DECL|XCVR_RD_AGC_CTRL_0_AGC_FREEZE_EN|macro|XCVR_RD_AGC_CTRL_0_AGC_FREEZE_EN
DECL|XCVR_RD_AGC_CTRL_0_AGC_UP_EN|macro|XCVR_RD_AGC_CTRL_0_AGC_UP_EN
DECL|XCVR_RD_AGC_CTRL_0_AGC_UP_RSSI_THRESH|macro|XCVR_RD_AGC_CTRL_0_AGC_UP_RSSI_THRESH
DECL|XCVR_RD_AGC_CTRL_0_AGC_UP_SRC|macro|XCVR_RD_AGC_CTRL_0_AGC_UP_SRC
DECL|XCVR_RD_AGC_CTRL_0_FREEZE_AGC_SRC|macro|XCVR_RD_AGC_CTRL_0_FREEZE_AGC_SRC
DECL|XCVR_RD_AGC_CTRL_0_SLOW_AGC_EN|macro|XCVR_RD_AGC_CTRL_0_SLOW_AGC_EN
DECL|XCVR_RD_AGC_CTRL_0_SLOW_AGC_SRC|macro|XCVR_RD_AGC_CTRL_0_SLOW_AGC_SRC
DECL|XCVR_RD_AGC_CTRL_0|macro|XCVR_RD_AGC_CTRL_0
DECL|XCVR_RD_AGC_CTRL_1_BBF_ALT_CODE|macro|XCVR_RD_AGC_CTRL_1_BBF_ALT_CODE
DECL|XCVR_RD_AGC_CTRL_1_BBF_USER_GAIN|macro|XCVR_RD_AGC_CTRL_1_BBF_USER_GAIN
DECL|XCVR_RD_AGC_CTRL_1_LNM_ALT_CODE|macro|XCVR_RD_AGC_CTRL_1_LNM_ALT_CODE
DECL|XCVR_RD_AGC_CTRL_1_LNM_USER_GAIN|macro|XCVR_RD_AGC_CTRL_1_LNM_USER_GAIN
DECL|XCVR_RD_AGC_CTRL_1_PRESLOW_EN|macro|XCVR_RD_AGC_CTRL_1_PRESLOW_EN
DECL|XCVR_RD_AGC_CTRL_1_TZA_GAIN_SETTLE_TIME|macro|XCVR_RD_AGC_CTRL_1_TZA_GAIN_SETTLE_TIME
DECL|XCVR_RD_AGC_CTRL_1_USER_BBF_GAIN_EN|macro|XCVR_RD_AGC_CTRL_1_USER_BBF_GAIN_EN
DECL|XCVR_RD_AGC_CTRL_1_USER_LNM_GAIN_EN|macro|XCVR_RD_AGC_CTRL_1_USER_LNM_GAIN_EN
DECL|XCVR_RD_AGC_CTRL_1|macro|XCVR_RD_AGC_CTRL_1
DECL|XCVR_RD_AGC_CTRL_2_AGC_FAST_EXPIRE|macro|XCVR_RD_AGC_CTRL_2_AGC_FAST_EXPIRE
DECL|XCVR_RD_AGC_CTRL_2_BBF_GAIN_SETTLE_TIME|macro|XCVR_RD_AGC_CTRL_2_BBF_GAIN_SETTLE_TIME
DECL|XCVR_RD_AGC_CTRL_2_BBF_PDET_RST|macro|XCVR_RD_AGC_CTRL_2_BBF_PDET_RST
DECL|XCVR_RD_AGC_CTRL_2_BBF_PDET_THRESH_HI|macro|XCVR_RD_AGC_CTRL_2_BBF_PDET_THRESH_HI
DECL|XCVR_RD_AGC_CTRL_2_BBF_PDET_THRESH_LO|macro|XCVR_RD_AGC_CTRL_2_BBF_PDET_THRESH_LO
DECL|XCVR_RD_AGC_CTRL_2_TZA_PDET_RST|macro|XCVR_RD_AGC_CTRL_2_TZA_PDET_RST
DECL|XCVR_RD_AGC_CTRL_2_TZA_PDET_THRESH_HI|macro|XCVR_RD_AGC_CTRL_2_TZA_PDET_THRESH_HI
DECL|XCVR_RD_AGC_CTRL_2_TZA_PDET_THRESH_LO|macro|XCVR_RD_AGC_CTRL_2_TZA_PDET_THRESH_LO
DECL|XCVR_RD_AGC_CTRL_2|macro|XCVR_RD_AGC_CTRL_2
DECL|XCVR_RD_AGC_CTRL_3_AGC_H2S_STEP_SZ|macro|XCVR_RD_AGC_CTRL_3_AGC_H2S_STEP_SZ
DECL|XCVR_RD_AGC_CTRL_3_AGC_PDET_LO_DLY|macro|XCVR_RD_AGC_CTRL_3_AGC_PDET_LO_DLY
DECL|XCVR_RD_AGC_CTRL_3_AGC_RSSI_DELT_H2S|macro|XCVR_RD_AGC_CTRL_3_AGC_RSSI_DELT_H2S
DECL|XCVR_RD_AGC_CTRL_3_AGC_UNFREEZE_TIME|macro|XCVR_RD_AGC_CTRL_3_AGC_UNFREEZE_TIME
DECL|XCVR_RD_AGC_CTRL_3_AGC_UP_STEP_SZ|macro|XCVR_RD_AGC_CTRL_3_AGC_UP_STEP_SZ
DECL|XCVR_RD_AGC_CTRL_3|macro|XCVR_RD_AGC_CTRL_3
DECL|XCVR_RD_AGC_GAIN_TBL_03_00_BBF_GAIN_00|macro|XCVR_RD_AGC_GAIN_TBL_03_00_BBF_GAIN_00
DECL|XCVR_RD_AGC_GAIN_TBL_03_00_BBF_GAIN_01|macro|XCVR_RD_AGC_GAIN_TBL_03_00_BBF_GAIN_01
DECL|XCVR_RD_AGC_GAIN_TBL_03_00_BBF_GAIN_02|macro|XCVR_RD_AGC_GAIN_TBL_03_00_BBF_GAIN_02
DECL|XCVR_RD_AGC_GAIN_TBL_03_00_BBF_GAIN_03|macro|XCVR_RD_AGC_GAIN_TBL_03_00_BBF_GAIN_03
DECL|XCVR_RD_AGC_GAIN_TBL_03_00_LNM_GAIN_00|macro|XCVR_RD_AGC_GAIN_TBL_03_00_LNM_GAIN_00
DECL|XCVR_RD_AGC_GAIN_TBL_03_00_LNM_GAIN_01|macro|XCVR_RD_AGC_GAIN_TBL_03_00_LNM_GAIN_01
DECL|XCVR_RD_AGC_GAIN_TBL_03_00_LNM_GAIN_02|macro|XCVR_RD_AGC_GAIN_TBL_03_00_LNM_GAIN_02
DECL|XCVR_RD_AGC_GAIN_TBL_03_00_LNM_GAIN_03|macro|XCVR_RD_AGC_GAIN_TBL_03_00_LNM_GAIN_03
DECL|XCVR_RD_AGC_GAIN_TBL_03_00|macro|XCVR_RD_AGC_GAIN_TBL_03_00
DECL|XCVR_RD_AGC_GAIN_TBL_07_04_BBF_GAIN_04|macro|XCVR_RD_AGC_GAIN_TBL_07_04_BBF_GAIN_04
DECL|XCVR_RD_AGC_GAIN_TBL_07_04_BBF_GAIN_05|macro|XCVR_RD_AGC_GAIN_TBL_07_04_BBF_GAIN_05
DECL|XCVR_RD_AGC_GAIN_TBL_07_04_BBF_GAIN_06|macro|XCVR_RD_AGC_GAIN_TBL_07_04_BBF_GAIN_06
DECL|XCVR_RD_AGC_GAIN_TBL_07_04_BBF_GAIN_07|macro|XCVR_RD_AGC_GAIN_TBL_07_04_BBF_GAIN_07
DECL|XCVR_RD_AGC_GAIN_TBL_07_04_LNM_GAIN_04|macro|XCVR_RD_AGC_GAIN_TBL_07_04_LNM_GAIN_04
DECL|XCVR_RD_AGC_GAIN_TBL_07_04_LNM_GAIN_05|macro|XCVR_RD_AGC_GAIN_TBL_07_04_LNM_GAIN_05
DECL|XCVR_RD_AGC_GAIN_TBL_07_04_LNM_GAIN_06|macro|XCVR_RD_AGC_GAIN_TBL_07_04_LNM_GAIN_06
DECL|XCVR_RD_AGC_GAIN_TBL_07_04_LNM_GAIN_07|macro|XCVR_RD_AGC_GAIN_TBL_07_04_LNM_GAIN_07
DECL|XCVR_RD_AGC_GAIN_TBL_07_04|macro|XCVR_RD_AGC_GAIN_TBL_07_04
DECL|XCVR_RD_AGC_GAIN_TBL_11_08_BBF_GAIN_08|macro|XCVR_RD_AGC_GAIN_TBL_11_08_BBF_GAIN_08
DECL|XCVR_RD_AGC_GAIN_TBL_11_08_BBF_GAIN_09|macro|XCVR_RD_AGC_GAIN_TBL_11_08_BBF_GAIN_09
DECL|XCVR_RD_AGC_GAIN_TBL_11_08_BBF_GAIN_10|macro|XCVR_RD_AGC_GAIN_TBL_11_08_BBF_GAIN_10
DECL|XCVR_RD_AGC_GAIN_TBL_11_08_BBF_GAIN_11|macro|XCVR_RD_AGC_GAIN_TBL_11_08_BBF_GAIN_11
DECL|XCVR_RD_AGC_GAIN_TBL_11_08_LNM_GAIN_08|macro|XCVR_RD_AGC_GAIN_TBL_11_08_LNM_GAIN_08
DECL|XCVR_RD_AGC_GAIN_TBL_11_08_LNM_GAIN_09|macro|XCVR_RD_AGC_GAIN_TBL_11_08_LNM_GAIN_09
DECL|XCVR_RD_AGC_GAIN_TBL_11_08_LNM_GAIN_10|macro|XCVR_RD_AGC_GAIN_TBL_11_08_LNM_GAIN_10
DECL|XCVR_RD_AGC_GAIN_TBL_11_08_LNM_GAIN_11|macro|XCVR_RD_AGC_GAIN_TBL_11_08_LNM_GAIN_11
DECL|XCVR_RD_AGC_GAIN_TBL_11_08|macro|XCVR_RD_AGC_GAIN_TBL_11_08
DECL|XCVR_RD_AGC_GAIN_TBL_15_12_BBF_GAIN_12|macro|XCVR_RD_AGC_GAIN_TBL_15_12_BBF_GAIN_12
DECL|XCVR_RD_AGC_GAIN_TBL_15_12_BBF_GAIN_13|macro|XCVR_RD_AGC_GAIN_TBL_15_12_BBF_GAIN_13
DECL|XCVR_RD_AGC_GAIN_TBL_15_12_BBF_GAIN_14|macro|XCVR_RD_AGC_GAIN_TBL_15_12_BBF_GAIN_14
DECL|XCVR_RD_AGC_GAIN_TBL_15_12_BBF_GAIN_15|macro|XCVR_RD_AGC_GAIN_TBL_15_12_BBF_GAIN_15
DECL|XCVR_RD_AGC_GAIN_TBL_15_12_LNM_GAIN_12|macro|XCVR_RD_AGC_GAIN_TBL_15_12_LNM_GAIN_12
DECL|XCVR_RD_AGC_GAIN_TBL_15_12_LNM_GAIN_13|macro|XCVR_RD_AGC_GAIN_TBL_15_12_LNM_GAIN_13
DECL|XCVR_RD_AGC_GAIN_TBL_15_12_LNM_GAIN_14|macro|XCVR_RD_AGC_GAIN_TBL_15_12_LNM_GAIN_14
DECL|XCVR_RD_AGC_GAIN_TBL_15_12_LNM_GAIN_15|macro|XCVR_RD_AGC_GAIN_TBL_15_12_LNM_GAIN_15
DECL|XCVR_RD_AGC_GAIN_TBL_15_12|macro|XCVR_RD_AGC_GAIN_TBL_15_12
DECL|XCVR_RD_AGC_GAIN_TBL_19_16_BBF_GAIN_16|macro|XCVR_RD_AGC_GAIN_TBL_19_16_BBF_GAIN_16
DECL|XCVR_RD_AGC_GAIN_TBL_19_16_BBF_GAIN_17|macro|XCVR_RD_AGC_GAIN_TBL_19_16_BBF_GAIN_17
DECL|XCVR_RD_AGC_GAIN_TBL_19_16_BBF_GAIN_18|macro|XCVR_RD_AGC_GAIN_TBL_19_16_BBF_GAIN_18
DECL|XCVR_RD_AGC_GAIN_TBL_19_16_BBF_GAIN_19|macro|XCVR_RD_AGC_GAIN_TBL_19_16_BBF_GAIN_19
DECL|XCVR_RD_AGC_GAIN_TBL_19_16_LNM_GAIN_16|macro|XCVR_RD_AGC_GAIN_TBL_19_16_LNM_GAIN_16
DECL|XCVR_RD_AGC_GAIN_TBL_19_16_LNM_GAIN_17|macro|XCVR_RD_AGC_GAIN_TBL_19_16_LNM_GAIN_17
DECL|XCVR_RD_AGC_GAIN_TBL_19_16_LNM_GAIN_18|macro|XCVR_RD_AGC_GAIN_TBL_19_16_LNM_GAIN_18
DECL|XCVR_RD_AGC_GAIN_TBL_19_16_LNM_GAIN_19|macro|XCVR_RD_AGC_GAIN_TBL_19_16_LNM_GAIN_19
DECL|XCVR_RD_AGC_GAIN_TBL_19_16|macro|XCVR_RD_AGC_GAIN_TBL_19_16
DECL|XCVR_RD_AGC_GAIN_TBL_23_20_BBF_GAIN_20|macro|XCVR_RD_AGC_GAIN_TBL_23_20_BBF_GAIN_20
DECL|XCVR_RD_AGC_GAIN_TBL_23_20_BBF_GAIN_21|macro|XCVR_RD_AGC_GAIN_TBL_23_20_BBF_GAIN_21
DECL|XCVR_RD_AGC_GAIN_TBL_23_20_BBF_GAIN_22|macro|XCVR_RD_AGC_GAIN_TBL_23_20_BBF_GAIN_22
DECL|XCVR_RD_AGC_GAIN_TBL_23_20_BBF_GAIN_23|macro|XCVR_RD_AGC_GAIN_TBL_23_20_BBF_GAIN_23
DECL|XCVR_RD_AGC_GAIN_TBL_23_20_LNM_GAIN_20|macro|XCVR_RD_AGC_GAIN_TBL_23_20_LNM_GAIN_20
DECL|XCVR_RD_AGC_GAIN_TBL_23_20_LNM_GAIN_21|macro|XCVR_RD_AGC_GAIN_TBL_23_20_LNM_GAIN_21
DECL|XCVR_RD_AGC_GAIN_TBL_23_20_LNM_GAIN_22|macro|XCVR_RD_AGC_GAIN_TBL_23_20_LNM_GAIN_22
DECL|XCVR_RD_AGC_GAIN_TBL_23_20_LNM_GAIN_23|macro|XCVR_RD_AGC_GAIN_TBL_23_20_LNM_GAIN_23
DECL|XCVR_RD_AGC_GAIN_TBL_23_20|macro|XCVR_RD_AGC_GAIN_TBL_23_20
DECL|XCVR_RD_AGC_GAIN_TBL_26_24_BBF_GAIN_24|macro|XCVR_RD_AGC_GAIN_TBL_26_24_BBF_GAIN_24
DECL|XCVR_RD_AGC_GAIN_TBL_26_24_BBF_GAIN_25|macro|XCVR_RD_AGC_GAIN_TBL_26_24_BBF_GAIN_25
DECL|XCVR_RD_AGC_GAIN_TBL_26_24_BBF_GAIN_26|macro|XCVR_RD_AGC_GAIN_TBL_26_24_BBF_GAIN_26
DECL|XCVR_RD_AGC_GAIN_TBL_26_24_LNM_GAIN_24|macro|XCVR_RD_AGC_GAIN_TBL_26_24_LNM_GAIN_24
DECL|XCVR_RD_AGC_GAIN_TBL_26_24_LNM_GAIN_25|macro|XCVR_RD_AGC_GAIN_TBL_26_24_LNM_GAIN_25
DECL|XCVR_RD_AGC_GAIN_TBL_26_24_LNM_GAIN_26|macro|XCVR_RD_AGC_GAIN_TBL_26_24_LNM_GAIN_26
DECL|XCVR_RD_AGC_GAIN_TBL_26_24|macro|XCVR_RD_AGC_GAIN_TBL_26_24
DECL|XCVR_RD_AGC_STAT_AGC_FROZEN|macro|XCVR_RD_AGC_STAT_AGC_FROZEN
DECL|XCVR_RD_AGC_STAT_BBF_PDET_HI_STAT|macro|XCVR_RD_AGC_STAT_BBF_PDET_HI_STAT
DECL|XCVR_RD_AGC_STAT_BBF_PDET_LO_STAT|macro|XCVR_RD_AGC_STAT_BBF_PDET_LO_STAT
DECL|XCVR_RD_AGC_STAT_CURR_AGC_IDX|macro|XCVR_RD_AGC_STAT_CURR_AGC_IDX
DECL|XCVR_RD_AGC_STAT_RSSI_ADC_RAW|macro|XCVR_RD_AGC_STAT_RSSI_ADC_RAW
DECL|XCVR_RD_AGC_STAT_TZA_PDET_HI_STAT|macro|XCVR_RD_AGC_STAT_TZA_PDET_HI_STAT
DECL|XCVR_RD_AGC_STAT_TZA_PDET_LO_STAT|macro|XCVR_RD_AGC_STAT_TZA_PDET_LO_STAT
DECL|XCVR_RD_AGC_STAT|macro|XCVR_RD_AGC_STAT
DECL|XCVR_RD_ANA_SPARE_ANA_DTEST|macro|XCVR_RD_ANA_SPARE_ANA_DTEST
DECL|XCVR_RD_ANA_SPARE_DCOC_TRK_EST_GS_CNT|macro|XCVR_RD_ANA_SPARE_DCOC_TRK_EST_GS_CNT
DECL|XCVR_RD_ANA_SPARE_HPM_LSB_INVERT|macro|XCVR_RD_ANA_SPARE_HPM_LSB_INVERT
DECL|XCVR_RD_ANA_SPARE_IQMC_DC_GAIN_ADJ|macro|XCVR_RD_ANA_SPARE_IQMC_DC_GAIN_ADJ
DECL|XCVR_RD_ANA_SPARE|macro|XCVR_RD_ANA_SPARE
DECL|XCVR_RD_BBF_CTRL_BBF_CAP_TUNE|macro|XCVR_RD_BBF_CTRL_BBF_CAP_TUNE
DECL|XCVR_RD_BBF_CTRL_BBF_CUR_CNTL|macro|XCVR_RD_BBF_CTRL_BBF_CUR_CNTL
DECL|XCVR_RD_BBF_CTRL_BBF_DCOC_ON|macro|XCVR_RD_BBF_CTRL_BBF_DCOC_ON
DECL|XCVR_RD_BBF_CTRL_BBF_RES_TUNE2|macro|XCVR_RD_BBF_CTRL_BBF_RES_TUNE2
DECL|XCVR_RD_BBF_CTRL_BBF_SPARE_3_2|macro|XCVR_RD_BBF_CTRL_BBF_SPARE_3_2
DECL|XCVR_RD_BBF_CTRL_BBF_TMUX_ON|macro|XCVR_RD_BBF_CTRL_BBF_TMUX_ON
DECL|XCVR_RD_BBF_CTRL_DCOC_ALPHAC_SCALE_GS_IDX|macro|XCVR_RD_BBF_CTRL_DCOC_ALPHAC_SCALE_GS_IDX
DECL|XCVR_RD_BBF_CTRL|macro|XCVR_RD_BBF_CTRL
DECL|XCVR_RD_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_10|macro|XCVR_RD_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_10
DECL|XCVR_RD_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_8|macro|XCVR_RD_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_8
DECL|XCVR_RD_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_9|macro|XCVR_RD_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_9
DECL|XCVR_RD_BBF_RES_TUNE_LIN_VAL_10_8|macro|XCVR_RD_BBF_RES_TUNE_LIN_VAL_10_8
DECL|XCVR_RD_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_0|macro|XCVR_RD_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_0
DECL|XCVR_RD_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_1|macro|XCVR_RD_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_1
DECL|XCVR_RD_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_2|macro|XCVR_RD_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_2
DECL|XCVR_RD_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_3|macro|XCVR_RD_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_3
DECL|XCVR_RD_BBF_RES_TUNE_LIN_VAL_3_0|macro|XCVR_RD_BBF_RES_TUNE_LIN_VAL_3_0
DECL|XCVR_RD_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_4|macro|XCVR_RD_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_4
DECL|XCVR_RD_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_5|macro|XCVR_RD_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_5
DECL|XCVR_RD_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_6|macro|XCVR_RD_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_6
DECL|XCVR_RD_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_7|macro|XCVR_RD_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_7
DECL|XCVR_RD_BBF_RES_TUNE_LIN_VAL_7_4|macro|XCVR_RD_BBF_RES_TUNE_LIN_VAL_7_4
DECL|XCVR_RD_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_10|macro|XCVR_RD_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_10
DECL|XCVR_RD_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_8|macro|XCVR_RD_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_8
DECL|XCVR_RD_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_9|macro|XCVR_RD_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_9
DECL|XCVR_RD_BBF_RES_TUNE_VAL_10_8|macro|XCVR_RD_BBF_RES_TUNE_VAL_10_8
DECL|XCVR_RD_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_0|macro|XCVR_RD_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_0
DECL|XCVR_RD_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_1|macro|XCVR_RD_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_1
DECL|XCVR_RD_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_2|macro|XCVR_RD_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_2
DECL|XCVR_RD_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_3|macro|XCVR_RD_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_3
DECL|XCVR_RD_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_4|macro|XCVR_RD_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_4
DECL|XCVR_RD_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_5|macro|XCVR_RD_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_5
DECL|XCVR_RD_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_6|macro|XCVR_RD_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_6
DECL|XCVR_RD_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_7|macro|XCVR_RD_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_7
DECL|XCVR_RD_BBF_RES_TUNE_VAL_7_0|macro|XCVR_RD_BBF_RES_TUNE_VAL_7_0
DECL|XCVR_RD_BGAP_CTRL_BGAP_ATST_ON|macro|XCVR_RD_BGAP_CTRL_BGAP_ATST_ON
DECL|XCVR_RD_BGAP_CTRL_BGAP_ATST_SEL|macro|XCVR_RD_BGAP_CTRL_BGAP_ATST_SEL
DECL|XCVR_RD_BGAP_CTRL_BGAP_CURRENT_TRIM|macro|XCVR_RD_BGAP_CTRL_BGAP_CURRENT_TRIM
DECL|XCVR_RD_BGAP_CTRL_BGAP_VOLTAGE_TRIM|macro|XCVR_RD_BGAP_CTRL_BGAP_VOLTAGE_TRIM
DECL|XCVR_RD_BGAP_CTRL|macro|XCVR_RD_BGAP_CTRL
DECL|XCVR_RD_CORR_CTRL_CORR_NVAL|macro|XCVR_RD_CORR_CTRL_CORR_NVAL
DECL|XCVR_RD_CORR_CTRL_CORR_VT|macro|XCVR_RD_CORR_CTRL_CORR_VT
DECL|XCVR_RD_CORR_CTRL_MAX_CORR_EN|macro|XCVR_RD_CORR_CTRL_MAX_CORR_EN
DECL|XCVR_RD_CORR_CTRL_RX_MAX_CORR|macro|XCVR_RD_CORR_CTRL_RX_MAX_CORR
DECL|XCVR_RD_CORR_CTRL_RX_MAX_PREAMBLE|macro|XCVR_RD_CORR_CTRL_RX_MAX_PREAMBLE
DECL|XCVR_RD_CORR_CTRL|macro|XCVR_RD_CORR_CTRL
DECL|XCVR_RD_CTRL_PROTOCOL|macro|XCVR_RD_CTRL_PROTOCOL
DECL|XCVR_RD_CTRL_REF_CLK_FREQ|macro|XCVR_RD_CTRL_REF_CLK_FREQ
DECL|XCVR_RD_CTRL_TGT_PWR_SRC|macro|XCVR_RD_CTRL_TGT_PWR_SRC
DECL|XCVR_RD_CTRL|macro|XCVR_RD_CTRL
DECL|XCVR_RD_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_I|macro|XCVR_RD_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_I
DECL|XCVR_RD_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_Q|macro|XCVR_RD_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_Q
DECL|XCVR_RD_DCOC_CAL_ALPHA|macro|XCVR_RD_DCOC_CAL_ALPHA
DECL|XCVR_RD_DCOC_CAL_BETA_DCOC_CAL_BETA_I|macro|XCVR_RD_DCOC_CAL_BETA_DCOC_CAL_BETA_I
DECL|XCVR_RD_DCOC_CAL_BETA_DCOC_CAL_BETA_Q|macro|XCVR_RD_DCOC_CAL_BETA_DCOC_CAL_BETA_Q
DECL|XCVR_RD_DCOC_CAL_BETA|macro|XCVR_RD_DCOC_CAL_BETA
DECL|XCVR_RD_DCOC_CAL_DCOC_CAL_RES_I|macro|XCVR_RD_DCOC_CAL_DCOC_CAL_RES_I
DECL|XCVR_RD_DCOC_CAL_DCOC_CAL_RES_Q|macro|XCVR_RD_DCOC_CAL_DCOC_CAL_RES_Q
DECL|XCVR_RD_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN1|macro|XCVR_RD_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN1
DECL|XCVR_RD_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN2|macro|XCVR_RD_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN2
DECL|XCVR_RD_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN3|macro|XCVR_RD_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN3
DECL|XCVR_RD_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN1|macro|XCVR_RD_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN1
DECL|XCVR_RD_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN2|macro|XCVR_RD_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN2
DECL|XCVR_RD_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN3|macro|XCVR_RD_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN3
DECL|XCVR_RD_DCOC_CAL_GAIN|macro|XCVR_RD_DCOC_CAL_GAIN
DECL|XCVR_RD_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_I|macro|XCVR_RD_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_I
DECL|XCVR_RD_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_Q|macro|XCVR_RD_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_Q
DECL|XCVR_RD_DCOC_CAL_GAMMA|macro|XCVR_RD_DCOC_CAL_GAMMA
DECL|XCVR_RD_DCOC_CAL_IIR_DCOC_CAL_IIR1A_IDX|macro|XCVR_RD_DCOC_CAL_IIR_DCOC_CAL_IIR1A_IDX
DECL|XCVR_RD_DCOC_CAL_IIR_DCOC_CAL_IIR2A_IDX|macro|XCVR_RD_DCOC_CAL_IIR_DCOC_CAL_IIR2A_IDX
DECL|XCVR_RD_DCOC_CAL_IIR_DCOC_CAL_IIR3A_IDX|macro|XCVR_RD_DCOC_CAL_IIR_DCOC_CAL_IIR3A_IDX
DECL|XCVR_RD_DCOC_CAL_IIR|macro|XCVR_RD_DCOC_CAL_IIR
DECL|XCVR_RD_DCOC_CAL_RCP_ALPHA_CALC_RECIP|macro|XCVR_RD_DCOC_CAL_RCP_ALPHA_CALC_RECIP
DECL|XCVR_RD_DCOC_CAL_RCP_DCOC_TMP_CALC_RECIP|macro|XCVR_RD_DCOC_CAL_RCP_DCOC_TMP_CALC_RECIP
DECL|XCVR_RD_DCOC_CAL_RCP|macro|XCVR_RD_DCOC_CAL_RCP
DECL|XCVR_RD_DCOC_CAL|macro|XCVR_RD_DCOC_CAL
DECL|XCVR_RD_DCOC_CTRL_0_DCOC_ALPHAC_SCALE_IDX|macro|XCVR_RD_DCOC_CTRL_0_DCOC_ALPHAC_SCALE_IDX
DECL|XCVR_RD_DCOC_CTRL_0_DCOC_ALPHA_RADIUS_IDX|macro|XCVR_RD_DCOC_CTRL_0_DCOC_ALPHA_RADIUS_IDX
DECL|XCVR_RD_DCOC_CTRL_0_DCOC_CAL_DURATION|macro|XCVR_RD_DCOC_CTRL_0_DCOC_CAL_DURATION
DECL|XCVR_RD_DCOC_CTRL_0_DCOC_CORRECT_EN|macro|XCVR_RD_DCOC_CTRL_0_DCOC_CORRECT_EN
DECL|XCVR_RD_DCOC_CTRL_0_DCOC_CORR_DLY|macro|XCVR_RD_DCOC_CTRL_0_DCOC_CORR_DLY
DECL|XCVR_RD_DCOC_CTRL_0_DCOC_CORR_HOLD_TIME|macro|XCVR_RD_DCOC_CTRL_0_DCOC_CORR_HOLD_TIME
DECL|XCVR_RD_DCOC_CTRL_0_DCOC_MAN|macro|XCVR_RD_DCOC_CTRL_0_DCOC_MAN
DECL|XCVR_RD_DCOC_CTRL_0_DCOC_SIGN_SCALE_IDX|macro|XCVR_RD_DCOC_CTRL_0_DCOC_SIGN_SCALE_IDX
DECL|XCVR_RD_DCOC_CTRL_0_DCOC_TRACK_EN|macro|XCVR_RD_DCOC_CTRL_0_DCOC_TRACK_EN
DECL|XCVR_RD_DCOC_CTRL_0|macro|XCVR_RD_DCOC_CTRL_0
DECL|XCVR_RD_DCOC_CTRL_1_BBA_CORR_POL|macro|XCVR_RD_DCOC_CTRL_1_BBA_CORR_POL
DECL|XCVR_RD_DCOC_CTRL_1_BBF_DCOC_STEP|macro|XCVR_RD_DCOC_CTRL_1_BBF_DCOC_STEP
DECL|XCVR_RD_DCOC_CTRL_1_TRACK_FROM_ZERO|macro|XCVR_RD_DCOC_CTRL_1_TRACK_FROM_ZERO
DECL|XCVR_RD_DCOC_CTRL_1_TZA_CORR_POL|macro|XCVR_RD_DCOC_CTRL_1_TZA_CORR_POL
DECL|XCVR_RD_DCOC_CTRL_1|macro|XCVR_RD_DCOC_CTRL_1
DECL|XCVR_RD_DCOC_CTRL_2_BBF_DCOC_STEP_RECIP|macro|XCVR_RD_DCOC_CTRL_2_BBF_DCOC_STEP_RECIP
DECL|XCVR_RD_DCOC_CTRL_2|macro|XCVR_RD_DCOC_CTRL_2
DECL|XCVR_RD_DCOC_CTRL_3_BBF_DCOC_INIT_I|macro|XCVR_RD_DCOC_CTRL_3_BBF_DCOC_INIT_I
DECL|XCVR_RD_DCOC_CTRL_3_BBF_DCOC_INIT_Q|macro|XCVR_RD_DCOC_CTRL_3_BBF_DCOC_INIT_Q
DECL|XCVR_RD_DCOC_CTRL_3_TZA_DCOC_INIT_I|macro|XCVR_RD_DCOC_CTRL_3_TZA_DCOC_INIT_I
DECL|XCVR_RD_DCOC_CTRL_3_TZA_DCOC_INIT_Q|macro|XCVR_RD_DCOC_CTRL_3_TZA_DCOC_INIT_Q
DECL|XCVR_RD_DCOC_CTRL_3|macro|XCVR_RD_DCOC_CTRL_3
DECL|XCVR_RD_DCOC_CTRL_4_DIG_DCOC_INIT_I|macro|XCVR_RD_DCOC_CTRL_4_DIG_DCOC_INIT_I
DECL|XCVR_RD_DCOC_CTRL_4_DIG_DCOC_INIT_Q|macro|XCVR_RD_DCOC_CTRL_4_DIG_DCOC_INIT_Q
DECL|XCVR_RD_DCOC_CTRL_4|macro|XCVR_RD_DCOC_CTRL_4
DECL|XCVR_RD_DCOC_DC_EST_DC_EST_I|macro|XCVR_RD_DCOC_DC_EST_DC_EST_I
DECL|XCVR_RD_DCOC_DC_EST_DC_EST_Q|macro|XCVR_RD_DCOC_DC_EST_DC_EST_Q
DECL|XCVR_RD_DCOC_DC_EST|macro|XCVR_RD_DCOC_DC_EST
DECL|XCVR_RD_DCOC_OFFSET__DCOC_BBF_OFFSET_I|macro|XCVR_RD_DCOC_OFFSET__DCOC_BBF_OFFSET_I
DECL|XCVR_RD_DCOC_OFFSET__DCOC_BBF_OFFSET_Q|macro|XCVR_RD_DCOC_OFFSET__DCOC_BBF_OFFSET_Q
DECL|XCVR_RD_DCOC_OFFSET__DCOC_TZA_OFFSET_I|macro|XCVR_RD_DCOC_OFFSET__DCOC_TZA_OFFSET_I
DECL|XCVR_RD_DCOC_OFFSET__DCOC_TZA_OFFSET_Q|macro|XCVR_RD_DCOC_OFFSET__DCOC_TZA_OFFSET_Q
DECL|XCVR_RD_DCOC_OFFSET_|macro|XCVR_RD_DCOC_OFFSET_
DECL|XCVR_RD_DCOC_STAT_BBF_DCOC_I|macro|XCVR_RD_DCOC_STAT_BBF_DCOC_I
DECL|XCVR_RD_DCOC_STAT_BBF_DCOC_Q|macro|XCVR_RD_DCOC_STAT_BBF_DCOC_Q
DECL|XCVR_RD_DCOC_STAT_TZA_DCOC_I|macro|XCVR_RD_DCOC_STAT_TZA_DCOC_I
DECL|XCVR_RD_DCOC_STAT_TZA_DCOC_Q|macro|XCVR_RD_DCOC_STAT_TZA_DCOC_Q
DECL|XCVR_RD_DCOC_STAT|macro|XCVR_RD_DCOC_STAT
DECL|XCVR_RD_DCOC_TZA_STEP__DCOC_TZA_STEP_GAIN|macro|XCVR_RD_DCOC_TZA_STEP__DCOC_TZA_STEP_GAIN
DECL|XCVR_RD_DCOC_TZA_STEP__DCOC_TZA_STEP_RCP|macro|XCVR_RD_DCOC_TZA_STEP__DCOC_TZA_STEP_RCP
DECL|XCVR_RD_DCOC_TZA_STEP_|macro|XCVR_RD_DCOC_TZA_STEP_
DECL|XCVR_RD_DMA_CTRL_DMA_I_EN|macro|XCVR_RD_DMA_CTRL_DMA_I_EN
DECL|XCVR_RD_DMA_CTRL_DMA_Q_EN|macro|XCVR_RD_DMA_CTRL_DMA_Q_EN
DECL|XCVR_RD_DMA_CTRL|macro|XCVR_RD_DMA_CTRL
DECL|XCVR_RD_DMA_DATA_DMA_DATA_11_0|macro|XCVR_RD_DMA_DATA_DMA_DATA_11_0
DECL|XCVR_RD_DMA_DATA_DMA_DATA_27_16|macro|XCVR_RD_DMA_DATA_DMA_DATA_27_16
DECL|XCVR_RD_DMA_DATA|macro|XCVR_RD_DMA_DATA
DECL|XCVR_RD_DTEST_CTRL_DTEST_EN|macro|XCVR_RD_DTEST_CTRL_DTEST_EN
DECL|XCVR_RD_DTEST_CTRL_DTEST_PAGE|macro|XCVR_RD_DTEST_CTRL_DTEST_PAGE
DECL|XCVR_RD_DTEST_CTRL_DTEST_SHFT|macro|XCVR_RD_DTEST_CTRL_DTEST_SHFT
DECL|XCVR_RD_DTEST_CTRL_GPIO0_OVLAY_PIN|macro|XCVR_RD_DTEST_CTRL_GPIO0_OVLAY_PIN
DECL|XCVR_RD_DTEST_CTRL_GPIO1_OVLAY_PIN|macro|XCVR_RD_DTEST_CTRL_GPIO1_OVLAY_PIN
DECL|XCVR_RD_DTEST_CTRL_RAW_MODE_I|macro|XCVR_RD_DTEST_CTRL_RAW_MODE_I
DECL|XCVR_RD_DTEST_CTRL_RAW_MODE_Q|macro|XCVR_RD_DTEST_CTRL_RAW_MODE_Q
DECL|XCVR_RD_DTEST_CTRL_TSM_GPIO_OVLAY_0|macro|XCVR_RD_DTEST_CTRL_TSM_GPIO_OVLAY_0
DECL|XCVR_RD_DTEST_CTRL_TSM_GPIO_OVLAY_1|macro|XCVR_RD_DTEST_CTRL_TSM_GPIO_OVLAY_1
DECL|XCVR_RD_DTEST_CTRL|macro|XCVR_RD_DTEST_CTRL
DECL|XCVR_RD_END_OF_SEQ_END_OF_RX_WD|macro|XCVR_RD_END_OF_SEQ_END_OF_RX_WD
DECL|XCVR_RD_END_OF_SEQ_END_OF_RX_WU|macro|XCVR_RD_END_OF_SEQ_END_OF_RX_WU
DECL|XCVR_RD_END_OF_SEQ_END_OF_TX_WD|macro|XCVR_RD_END_OF_SEQ_END_OF_TX_WD
DECL|XCVR_RD_END_OF_SEQ_END_OF_TX_WU|macro|XCVR_RD_END_OF_SEQ_END_OF_TX_WU
DECL|XCVR_RD_END_OF_SEQ|macro|XCVR_RD_END_OF_SEQ
DECL|XCVR_RD_FAD_THR_FAD_THR|macro|XCVR_RD_FAD_THR_FAD_THR
DECL|XCVR_RD_FAD_THR|macro|XCVR_RD_FAD_THR
DECL|XCVR_RD_IQMC_CAL_IQMC_GAIN_ADJ|macro|XCVR_RD_IQMC_CAL_IQMC_GAIN_ADJ
DECL|XCVR_RD_IQMC_CAL_IQMC_PHASE_ADJ|macro|XCVR_RD_IQMC_CAL_IQMC_PHASE_ADJ
DECL|XCVR_RD_IQMC_CAL|macro|XCVR_RD_IQMC_CAL
DECL|XCVR_RD_IQMC_CTRL_IQMC_CAL_EN|macro|XCVR_RD_IQMC_CTRL_IQMC_CAL_EN
DECL|XCVR_RD_IQMC_CTRL_IQMC_NUM_ITER|macro|XCVR_RD_IQMC_CTRL_IQMC_NUM_ITER
DECL|XCVR_RD_IQMC_CTRL|macro|XCVR_RD_IQMC_CTRL
DECL|XCVR_RD_LPPS_CTRL_LPPS_ADC_ALLOW|macro|XCVR_RD_LPPS_CTRL_LPPS_ADC_ALLOW
DECL|XCVR_RD_LPPS_CTRL_LPPS_ADC_CLK_ALLOW|macro|XCVR_RD_LPPS_CTRL_LPPS_ADC_CLK_ALLOW
DECL|XCVR_RD_LPPS_CTRL_LPPS_ADC_DAC_ALLOW|macro|XCVR_RD_LPPS_CTRL_LPPS_ADC_DAC_ALLOW
DECL|XCVR_RD_LPPS_CTRL_LPPS_ADC_I_Q_ALLOW|macro|XCVR_RD_LPPS_CTRL_LPPS_ADC_I_Q_ALLOW
DECL|XCVR_RD_LPPS_CTRL_LPPS_BBF_ALLOW|macro|XCVR_RD_LPPS_CTRL_LPPS_BBF_ALLOW
DECL|XCVR_RD_LPPS_CTRL_LPPS_ENABLE|macro|XCVR_RD_LPPS_CTRL_LPPS_ENABLE
DECL|XCVR_RD_LPPS_CTRL_LPPS_QGEN25_ALLOW|macro|XCVR_RD_LPPS_CTRL_LPPS_QGEN25_ALLOW
DECL|XCVR_RD_LPPS_CTRL_LPPS_TCA_ALLOW|macro|XCVR_RD_LPPS_CTRL_LPPS_TCA_ALLOW
DECL|XCVR_RD_LPPS_CTRL|macro|XCVR_RD_LPPS_CTRL
DECL|XCVR_RD_OVERWRITE_VER_OVERWRITE_VER|macro|XCVR_RD_OVERWRITE_VER_OVERWRITE_VER
DECL|XCVR_RD_OVERWRITE_VER|macro|XCVR_RD_OVERWRITE_VER
DECL|XCVR_RD_PA_BIAS_TBL0_PA_BIAS0|macro|XCVR_RD_PA_BIAS_TBL0_PA_BIAS0
DECL|XCVR_RD_PA_BIAS_TBL0_PA_BIAS1|macro|XCVR_RD_PA_BIAS_TBL0_PA_BIAS1
DECL|XCVR_RD_PA_BIAS_TBL0_PA_BIAS2|macro|XCVR_RD_PA_BIAS_TBL0_PA_BIAS2
DECL|XCVR_RD_PA_BIAS_TBL0_PA_BIAS3|macro|XCVR_RD_PA_BIAS_TBL0_PA_BIAS3
DECL|XCVR_RD_PA_BIAS_TBL0|macro|XCVR_RD_PA_BIAS_TBL0
DECL|XCVR_RD_PA_BIAS_TBL1_PA_BIAS4|macro|XCVR_RD_PA_BIAS_TBL1_PA_BIAS4
DECL|XCVR_RD_PA_BIAS_TBL1_PA_BIAS5|macro|XCVR_RD_PA_BIAS_TBL1_PA_BIAS5
DECL|XCVR_RD_PA_BIAS_TBL1_PA_BIAS6|macro|XCVR_RD_PA_BIAS_TBL1_PA_BIAS6
DECL|XCVR_RD_PA_BIAS_TBL1_PA_BIAS7|macro|XCVR_RD_PA_BIAS_TBL1_PA_BIAS7
DECL|XCVR_RD_PA_BIAS_TBL1|macro|XCVR_RD_PA_BIAS_TBL1
DECL|XCVR_RD_PA_POWER_PA_POWER|macro|XCVR_RD_PA_POWER_PA_POWER
DECL|XCVR_RD_PA_POWER|macro|XCVR_RD_PA_POWER
DECL|XCVR_RD_PB_CTRL_PB_PROTECT|macro|XCVR_RD_PB_CTRL_PB_PROTECT
DECL|XCVR_RD_PB_CTRL|macro|XCVR_RD_PB_CTRL
DECL|XCVR_RD_PLL_CHAN_MAP_BMR|macro|XCVR_RD_PLL_CHAN_MAP_BMR
DECL|XCVR_RD_PLL_CHAN_MAP_BOC|macro|XCVR_RD_PLL_CHAN_MAP_BOC
DECL|XCVR_RD_PLL_CHAN_MAP_CHANNEL_NUM|macro|XCVR_RD_PLL_CHAN_MAP_CHANNEL_NUM
DECL|XCVR_RD_PLL_CHAN_MAP_ZOC|macro|XCVR_RD_PLL_CHAN_MAP_ZOC
DECL|XCVR_RD_PLL_CHAN_MAP|macro|XCVR_RD_PLL_CHAN_MAP
DECL|XCVR_RD_PLL_CTRL2_PLL_KMOD_SLOPE|macro|XCVR_RD_PLL_CTRL2_PLL_KMOD_SLOPE
DECL|XCVR_RD_PLL_CTRL2_PLL_TMUX_ON|macro|XCVR_RD_PLL_CTRL2_PLL_TMUX_ON
DECL|XCVR_RD_PLL_CTRL2_PLL_VCO_KV|macro|XCVR_RD_PLL_CTRL2_PLL_VCO_KV
DECL|XCVR_RD_PLL_CTRL2_PLL_VCO_REG_SUPPLY|macro|XCVR_RD_PLL_CTRL2_PLL_VCO_REG_SUPPLY
DECL|XCVR_RD_PLL_CTRL2|macro|XCVR_RD_PLL_CTRL2
DECL|XCVR_RD_PLL_CTRL_HPM_BIAS|macro|XCVR_RD_PLL_CTRL_HPM_BIAS
DECL|XCVR_RD_PLL_CTRL_PLL_LFILT_CNTL|macro|XCVR_RD_PLL_CTRL_PLL_LFILT_CNTL
DECL|XCVR_RD_PLL_CTRL_PLL_REG_BYPASS_ON|macro|XCVR_RD_PLL_CTRL_PLL_REG_BYPASS_ON
DECL|XCVR_RD_PLL_CTRL_PLL_REG_SUPPLY|macro|XCVR_RD_PLL_CTRL_PLL_REG_SUPPLY
DECL|XCVR_RD_PLL_CTRL_PLL_VCO_BIAS|macro|XCVR_RD_PLL_CTRL_PLL_VCO_BIAS
DECL|XCVR_RD_PLL_CTRL_PLL_VCO_LDO_BYPASS|macro|XCVR_RD_PLL_CTRL_PLL_VCO_LDO_BYPASS
DECL|XCVR_RD_PLL_CTRL_PLL_VCO_SPARE7|macro|XCVR_RD_PLL_CTRL_PLL_VCO_SPARE7
DECL|XCVR_RD_PLL_CTRL|macro|XCVR_RD_PLL_CTRL
DECL|XCVR_RD_PLL_CTUNE_CNT1_0_CTUNE_COUNT_0|macro|XCVR_RD_PLL_CTUNE_CNT1_0_CTUNE_COUNT_0
DECL|XCVR_RD_PLL_CTUNE_CNT1_0_CTUNE_COUNT_1|macro|XCVR_RD_PLL_CTUNE_CNT1_0_CTUNE_COUNT_1
DECL|XCVR_RD_PLL_CTUNE_CNT1_0|macro|XCVR_RD_PLL_CTUNE_CNT1_0
DECL|XCVR_RD_PLL_CTUNE_CNT3_2_CTUNE_COUNT_2|macro|XCVR_RD_PLL_CTUNE_CNT3_2_CTUNE_COUNT_2
DECL|XCVR_RD_PLL_CTUNE_CNT3_2_CTUNE_COUNT_3|macro|XCVR_RD_PLL_CTUNE_CNT3_2_CTUNE_COUNT_3
DECL|XCVR_RD_PLL_CTUNE_CNT3_2|macro|XCVR_RD_PLL_CTUNE_CNT3_2
DECL|XCVR_RD_PLL_CTUNE_CNT5_4_CTUNE_COUNT_4|macro|XCVR_RD_PLL_CTUNE_CNT5_4_CTUNE_COUNT_4
DECL|XCVR_RD_PLL_CTUNE_CNT5_4_CTUNE_COUNT_5|macro|XCVR_RD_PLL_CTUNE_CNT5_4_CTUNE_COUNT_5
DECL|XCVR_RD_PLL_CTUNE_CNT5_4|macro|XCVR_RD_PLL_CTUNE_CNT5_4
DECL|XCVR_RD_PLL_CTUNE_CNT6_CTUNE_COUNT_6|macro|XCVR_RD_PLL_CTUNE_CNT6_CTUNE_COUNT_6
DECL|XCVR_RD_PLL_CTUNE_CNT6|macro|XCVR_RD_PLL_CTUNE_CNT6
DECL|XCVR_RD_PLL_CTUNE_CTRL_CTUNE_ADJUST|macro|XCVR_RD_PLL_CTUNE_CTRL_CTUNE_ADJUST
DECL|XCVR_RD_PLL_CTUNE_CTRL_CTUNE_DIS|macro|XCVR_RD_PLL_CTUNE_CTRL_CTUNE_DIS
DECL|XCVR_RD_PLL_CTUNE_CTRL_CTUNE_MANUAL|macro|XCVR_RD_PLL_CTUNE_CTRL_CTUNE_MANUAL
DECL|XCVR_RD_PLL_CTUNE_CTRL_CTUNE_TARGET_MANUAL|macro|XCVR_RD_PLL_CTUNE_CTRL_CTUNE_TARGET_MANUAL
DECL|XCVR_RD_PLL_CTUNE_CTRL_CTUNE_TD|macro|XCVR_RD_PLL_CTUNE_CTRL_CTUNE_TD
DECL|XCVR_RD_PLL_CTUNE_CTRL|macro|XCVR_RD_PLL_CTUNE_CTRL
DECL|XCVR_RD_PLL_CTUNE_RESULTS_CTUNE_BEST_DIFF|macro|XCVR_RD_PLL_CTUNE_RESULTS_CTUNE_BEST_DIFF
DECL|XCVR_RD_PLL_CTUNE_RESULTS_CTUNE_FREQ_TARGET|macro|XCVR_RD_PLL_CTUNE_RESULTS_CTUNE_FREQ_TARGET
DECL|XCVR_RD_PLL_CTUNE_RESULTS_CTUNE_SELECTED|macro|XCVR_RD_PLL_CTUNE_RESULTS_CTUNE_SELECTED
DECL|XCVR_RD_PLL_CTUNE_RESULTS|macro|XCVR_RD_PLL_CTUNE_RESULTS
DECL|XCVR_RD_PLL_DELAY_MATCH_HPM_BANK_DELAY|macro|XCVR_RD_PLL_DELAY_MATCH_HPM_BANK_DELAY
DECL|XCVR_RD_PLL_DELAY_MATCH_HPM_SDM_DELAY|macro|XCVR_RD_PLL_DELAY_MATCH_HPM_SDM_DELAY
DECL|XCVR_RD_PLL_DELAY_MATCH_LP_SDM_DELAY|macro|XCVR_RD_PLL_DELAY_MATCH_LP_SDM_DELAY
DECL|XCVR_RD_PLL_DELAY_MATCH|macro|XCVR_RD_PLL_DELAY_MATCH
DECL|XCVR_RD_PLL_HPM_CAL_CTRL_HPM_CAL_FACTOR_MANUAL|macro|XCVR_RD_PLL_HPM_CAL_CTRL_HPM_CAL_FACTOR_MANUAL
DECL|XCVR_RD_PLL_HPM_CAL_CTRL_HPM_CAL_FACTOR|macro|XCVR_RD_PLL_HPM_CAL_CTRL_HPM_CAL_FACTOR
DECL|XCVR_RD_PLL_HPM_CAL_CTRL_HP_CAL_ARY|macro|XCVR_RD_PLL_HPM_CAL_CTRL_HP_CAL_ARY
DECL|XCVR_RD_PLL_HPM_CAL_CTRL_HP_CAL_DIS|macro|XCVR_RD_PLL_HPM_CAL_CTRL_HP_CAL_DIS
DECL|XCVR_RD_PLL_HPM_CAL_CTRL_HP_CAL_TIME|macro|XCVR_RD_PLL_HPM_CAL_CTRL_HP_CAL_TIME
DECL|XCVR_RD_PLL_HPM_CAL_CTRL|macro|XCVR_RD_PLL_HPM_CAL_CTRL
DECL|XCVR_RD_PLL_HPM_SDM_FRACTION_HPM_DENOM|macro|XCVR_RD_PLL_HPM_SDM_FRACTION_HPM_DENOM
DECL|XCVR_RD_PLL_HPM_SDM_FRACTION_HPM_NUM_SELECTED|macro|XCVR_RD_PLL_HPM_SDM_FRACTION_HPM_NUM_SELECTED
DECL|XCVR_RD_PLL_HPM_SDM_FRACTION|macro|XCVR_RD_PLL_HPM_SDM_FRACTION
DECL|XCVR_RD_PLL_HP_MOD_CTRL_HPFF|macro|XCVR_RD_PLL_HP_MOD_CTRL_HPFF
DECL|XCVR_RD_PLL_HP_MOD_CTRL_HPM_DTH_EN|macro|XCVR_RD_PLL_HP_MOD_CTRL_HPM_DTH_EN
DECL|XCVR_RD_PLL_HP_MOD_CTRL_HPM_LFSR_LEN|macro|XCVR_RD_PLL_HP_MOD_CTRL_HPM_LFSR_LEN
DECL|XCVR_RD_PLL_HP_MOD_CTRL_HPM_SCALE|macro|XCVR_RD_PLL_HP_MOD_CTRL_HPM_SCALE
DECL|XCVR_RD_PLL_HP_MOD_CTRL_HPM_SDM_MANUAL|macro|XCVR_RD_PLL_HP_MOD_CTRL_HPM_SDM_MANUAL
DECL|XCVR_RD_PLL_HP_MOD_CTRL_HP_DTH_SCL|macro|XCVR_RD_PLL_HP_MOD_CTRL_HP_DTH_SCL
DECL|XCVR_RD_PLL_HP_MOD_CTRL_HP_MOD_INV|macro|XCVR_RD_PLL_HP_MOD_CTRL_HP_MOD_INV
DECL|XCVR_RD_PLL_HP_MOD_CTRL_HP_SDM_DIS|macro|XCVR_RD_PLL_HP_MOD_CTRL_HP_SDM_DIS
DECL|XCVR_RD_PLL_HP_MOD_CTRL_HP_SDM_INV|macro|XCVR_RD_PLL_HP_MOD_CTRL_HP_SDM_INV
DECL|XCVR_RD_PLL_HP_MOD_CTRL|macro|XCVR_RD_PLL_HP_MOD_CTRL
DECL|XCVR_RD_PLL_LD_HPM_CAL1_CNT_1|macro|XCVR_RD_PLL_LD_HPM_CAL1_CNT_1
DECL|XCVR_RD_PLL_LD_HPM_CAL1_CS_FCNT|macro|XCVR_RD_PLL_LD_HPM_CAL1_CS_FCNT
DECL|XCVR_RD_PLL_LD_HPM_CAL1_CS_FW|macro|XCVR_RD_PLL_LD_HPM_CAL1_CS_FW
DECL|XCVR_RD_PLL_LD_HPM_CAL1_CS_WT|macro|XCVR_RD_PLL_LD_HPM_CAL1_CS_WT
DECL|XCVR_RD_PLL_LD_HPM_CAL1|macro|XCVR_RD_PLL_LD_HPM_CAL1
DECL|XCVR_RD_PLL_LD_HPM_CAL2_CNT_2|macro|XCVR_RD_PLL_LD_HPM_CAL2_CNT_2
DECL|XCVR_RD_PLL_LD_HPM_CAL2_CS_FT|macro|XCVR_RD_PLL_LD_HPM_CAL2_CS_FT
DECL|XCVR_RD_PLL_LD_HPM_CAL2_CS_RC|macro|XCVR_RD_PLL_LD_HPM_CAL2_CS_RC
DECL|XCVR_RD_PLL_LD_HPM_CAL2|macro|XCVR_RD_PLL_LD_HPM_CAL2
DECL|XCVR_RD_PLL_LOCK_DETECT_CSFF|macro|XCVR_RD_PLL_LOCK_DETECT_CSFF
DECL|XCVR_RD_PLL_LOCK_DETECT_CS_FAIL|macro|XCVR_RD_PLL_LOCK_DETECT_CS_FAIL
DECL|XCVR_RD_PLL_LOCK_DETECT_CTFF|macro|XCVR_RD_PLL_LOCK_DETECT_CTFF
DECL|XCVR_RD_PLL_LOCK_DETECT_CTUNE_LDF_LEV|macro|XCVR_RD_PLL_LOCK_DETECT_CTUNE_LDF_LEV
DECL|XCVR_RD_PLL_LOCK_DETECT_CT_FAIL|macro|XCVR_RD_PLL_LOCK_DETECT_CT_FAIL
DECL|XCVR_RD_PLL_LOCK_DETECT_FTFF|macro|XCVR_RD_PLL_LOCK_DETECT_FTFF
DECL|XCVR_RD_PLL_LOCK_DETECT_FTF_RX_THRSH|macro|XCVR_RD_PLL_LOCK_DETECT_FTF_RX_THRSH
DECL|XCVR_RD_PLL_LOCK_DETECT_FTF_TX_THRSH|macro|XCVR_RD_PLL_LOCK_DETECT_FTF_TX_THRSH
DECL|XCVR_RD_PLL_LOCK_DETECT_FTW_RX|macro|XCVR_RD_PLL_LOCK_DETECT_FTW_RX
DECL|XCVR_RD_PLL_LOCK_DETECT_FTW_TX|macro|XCVR_RD_PLL_LOCK_DETECT_FTW_TX
DECL|XCVR_RD_PLL_LOCK_DETECT_FT_FAIL|macro|XCVR_RD_PLL_LOCK_DETECT_FT_FAIL
DECL|XCVR_RD_PLL_LOCK_DETECT_TAFF|macro|XCVR_RD_PLL_LOCK_DETECT_TAFF
DECL|XCVR_RD_PLL_LOCK_DETECT|macro|XCVR_RD_PLL_LOCK_DETECT
DECL|XCVR_RD_PLL_LP_MOD_CTRL_LPFF|macro|XCVR_RD_PLL_LP_MOD_CTRL_LPFF
DECL|XCVR_RD_PLL_LP_MOD_CTRL_LPM_DTH_SCL|macro|XCVR_RD_PLL_LP_MOD_CTRL_LPM_DTH_SCL
DECL|XCVR_RD_PLL_LP_MOD_CTRL_LPM_D_CTRL|macro|XCVR_RD_PLL_LP_MOD_CTRL_LPM_D_CTRL
DECL|XCVR_RD_PLL_LP_MOD_CTRL_LPM_D_OVRD|macro|XCVR_RD_PLL_LP_MOD_CTRL_LPM_D_OVRD
DECL|XCVR_RD_PLL_LP_MOD_CTRL_LPM_SCALE|macro|XCVR_RD_PLL_LP_MOD_CTRL_LPM_SCALE
DECL|XCVR_RD_PLL_LP_MOD_CTRL_LPM_SDM_DIS|macro|XCVR_RD_PLL_LP_MOD_CTRL_LPM_SDM_DIS
DECL|XCVR_RD_PLL_LP_MOD_CTRL_LPM_SDM_INV|macro|XCVR_RD_PLL_LP_MOD_CTRL_LPM_SDM_INV
DECL|XCVR_RD_PLL_LP_MOD_CTRL_PLL_LD_DIS|macro|XCVR_RD_PLL_LP_MOD_CTRL_PLL_LD_DIS
DECL|XCVR_RD_PLL_LP_MOD_CTRL_PLL_LOOP_DIVIDER_MANUAL|macro|XCVR_RD_PLL_LP_MOD_CTRL_PLL_LOOP_DIVIDER_MANUAL
DECL|XCVR_RD_PLL_LP_MOD_CTRL|macro|XCVR_RD_PLL_LP_MOD_CTRL
DECL|XCVR_RD_PLL_LP_SDM_CTRL1_LPM_INTG_SELECTED|macro|XCVR_RD_PLL_LP_SDM_CTRL1_LPM_INTG_SELECTED
DECL|XCVR_RD_PLL_LP_SDM_CTRL1_LPM_INTG|macro|XCVR_RD_PLL_LP_SDM_CTRL1_LPM_INTG
DECL|XCVR_RD_PLL_LP_SDM_CTRL1_SDM_MAP_DIS|macro|XCVR_RD_PLL_LP_SDM_CTRL1_SDM_MAP_DIS
DECL|XCVR_RD_PLL_LP_SDM_CTRL1|macro|XCVR_RD_PLL_LP_SDM_CTRL1
DECL|XCVR_RD_PLL_LP_SDM_CTRL2_LPM_NUM|macro|XCVR_RD_PLL_LP_SDM_CTRL2_LPM_NUM
DECL|XCVR_RD_PLL_LP_SDM_CTRL2|macro|XCVR_RD_PLL_LP_SDM_CTRL2
DECL|XCVR_RD_PLL_LP_SDM_CTRL3_LPM_DENOM|macro|XCVR_RD_PLL_LP_SDM_CTRL3_LPM_DENOM
DECL|XCVR_RD_PLL_LP_SDM_CTRL3|macro|XCVR_RD_PLL_LP_SDM_CTRL3
DECL|XCVR_RD_PLL_LP_SDM_DENOM_LPM_DENOM_SELECTED|macro|XCVR_RD_PLL_LP_SDM_DENOM_LPM_DENOM_SELECTED
DECL|XCVR_RD_PLL_LP_SDM_DENOM|macro|XCVR_RD_PLL_LP_SDM_DENOM
DECL|XCVR_RD_PLL_LP_SDM_NUM_LPM_NUM_SELECTED|macro|XCVR_RD_PLL_LP_SDM_NUM_LPM_NUM_SELECTED
DECL|XCVR_RD_PLL_LP_SDM_NUM|macro|XCVR_RD_PLL_LP_SDM_NUM
DECL|XCVR_RD_PLL_MOD_OVRD_HPM_BANK_DIS|macro|XCVR_RD_PLL_MOD_OVRD_HPM_BANK_DIS
DECL|XCVR_RD_PLL_MOD_OVRD_HPM_BANK_MANUAL|macro|XCVR_RD_PLL_MOD_OVRD_HPM_BANK_MANUAL
DECL|XCVR_RD_PLL_MOD_OVRD_HPM_LSB_DIS|macro|XCVR_RD_PLL_MOD_OVRD_HPM_LSB_DIS
DECL|XCVR_RD_PLL_MOD_OVRD_HPM_LSB_MANUAL|macro|XCVR_RD_PLL_MOD_OVRD_HPM_LSB_MANUAL
DECL|XCVR_RD_PLL_MOD_OVRD_MODULATION_WORD_MANUAL|macro|XCVR_RD_PLL_MOD_OVRD_MODULATION_WORD_MANUAL
DECL|XCVR_RD_PLL_MOD_OVRD_MOD_DIS|macro|XCVR_RD_PLL_MOD_OVRD_MOD_DIS
DECL|XCVR_RD_PLL_MOD_OVRD|macro|XCVR_RD_PLL_MOD_OVRD
DECL|XCVR_RD_PLL_TEST_CTRL_PLL_FORCE_VTUNE_EXTERNALLY|macro|XCVR_RD_PLL_TEST_CTRL_PLL_FORCE_VTUNE_EXTERNALLY
DECL|XCVR_RD_PLL_TEST_CTRL_PLL_REG_ATST_SEL|macro|XCVR_RD_PLL_TEST_CTRL_PLL_REG_ATST_SEL
DECL|XCVR_RD_PLL_TEST_CTRL_PLL_RIPPLE_COUNTER_TEST_MODE|macro|XCVR_RD_PLL_TEST_CTRL_PLL_RIPPLE_COUNTER_TEST_MODE
DECL|XCVR_RD_PLL_TEST_CTRL_PLL_TMUX_SEL|macro|XCVR_RD_PLL_TEST_CTRL_PLL_TMUX_SEL
DECL|XCVR_RD_PLL_TEST_CTRL_PLL_VCO_REG_ATST|macro|XCVR_RD_PLL_TEST_CTRL_PLL_VCO_REG_ATST
DECL|XCVR_RD_PLL_TEST_CTRL_PLL_VCO_TEST_CLK_MODE|macro|XCVR_RD_PLL_TEST_CTRL_PLL_VCO_TEST_CLK_MODE
DECL|XCVR_RD_PLL_TEST_CTRL|macro|XCVR_RD_PLL_TEST_CTRL
DECL|XCVR_RD_PN_CODE_PN_LSB|macro|XCVR_RD_PN_CODE_PN_LSB
DECL|XCVR_RD_PN_CODE_PN_MSB|macro|XCVR_RD_PN_CODE_PN_MSB
DECL|XCVR_RD_PN_CODE|macro|XCVR_RD_PN_CODE
DECL|XCVR_RD_PN_TYPE_PN_TYPE|macro|XCVR_RD_PN_TYPE_PN_TYPE
DECL|XCVR_RD_PN_TYPE_TX_INV|macro|XCVR_RD_PN_TYPE_TX_INV
DECL|XCVR_RD_PN_TYPE|macro|XCVR_RD_PN_TYPE
DECL|XCVR_RD_QGEN_CTRL_QGEN_REG_ATST_SEL|macro|XCVR_RD_QGEN_CTRL_QGEN_REG_ATST_SEL
DECL|XCVR_RD_QGEN_CTRL_QGEN_REG_BYPASS_ON|macro|XCVR_RD_QGEN_CTRL_QGEN_REG_BYPASS_ON
DECL|XCVR_RD_QGEN_CTRL_QGEN_REG_SUPPLY|macro|XCVR_RD_QGEN_CTRL_QGEN_REG_SUPPLY
DECL|XCVR_RD_QGEN_CTRL|macro|XCVR_RD_QGEN_CTRL
DECL|XCVR_RD_RECYCLE_COUNT_RECYCLE_COUNT0|macro|XCVR_RD_RECYCLE_COUNT_RECYCLE_COUNT0
DECL|XCVR_RD_RECYCLE_COUNT_RECYCLE_COUNT1|macro|XCVR_RD_RECYCLE_COUNT_RECYCLE_COUNT1
DECL|XCVR_RD_RECYCLE_COUNT|macro|XCVR_RD_RECYCLE_COUNT
DECL|XCVR_RD_RSSI_CTRL_0_RSSI_ADJ|macro|XCVR_RD_RSSI_CTRL_0_RSSI_ADJ
DECL|XCVR_RD_RSSI_CTRL_0_RSSI_DEC_EN|macro|XCVR_RD_RSSI_CTRL_0_RSSI_DEC_EN
DECL|XCVR_RD_RSSI_CTRL_0_RSSI_HOLD_EN|macro|XCVR_RD_RSSI_CTRL_0_RSSI_HOLD_EN
DECL|XCVR_RD_RSSI_CTRL_0_RSSI_HOLD_SRC|macro|XCVR_RD_RSSI_CTRL_0_RSSI_HOLD_SRC
DECL|XCVR_RD_RSSI_CTRL_0_RSSI_IIR_CW_WEIGHT|macro|XCVR_RD_RSSI_CTRL_0_RSSI_IIR_CW_WEIGHT
DECL|XCVR_RD_RSSI_CTRL_0_RSSI_IIR_WEIGHT|macro|XCVR_RD_RSSI_CTRL_0_RSSI_IIR_WEIGHT
DECL|XCVR_RD_RSSI_CTRL_0_RSSI_USE_VALS|macro|XCVR_RD_RSSI_CTRL_0_RSSI_USE_VALS
DECL|XCVR_RD_RSSI_CTRL_0|macro|XCVR_RD_RSSI_CTRL_0
DECL|XCVR_RD_RSSI_CTRL_1_RSSI_ED_THRESH0_H|macro|XCVR_RD_RSSI_CTRL_1_RSSI_ED_THRESH0_H
DECL|XCVR_RD_RSSI_CTRL_1_RSSI_ED_THRESH0|macro|XCVR_RD_RSSI_CTRL_1_RSSI_ED_THRESH0
DECL|XCVR_RD_RSSI_CTRL_1_RSSI_ED_THRESH1_H|macro|XCVR_RD_RSSI_CTRL_1_RSSI_ED_THRESH1_H
DECL|XCVR_RD_RSSI_CTRL_1_RSSI_ED_THRESH1|macro|XCVR_RD_RSSI_CTRL_1_RSSI_ED_THRESH1
DECL|XCVR_RD_RSSI_CTRL_1_RSSI_OUT|macro|XCVR_RD_RSSI_CTRL_1_RSSI_OUT
DECL|XCVR_RD_RSSI_CTRL_1|macro|XCVR_RD_RSSI_CTRL_1
DECL|XCVR_RD_RX_ANA_CTRL_IQMC_DC_GAIN_ADJ_EN|macro|XCVR_RD_RX_ANA_CTRL_IQMC_DC_GAIN_ADJ_EN
DECL|XCVR_RD_RX_ANA_CTRL_LNM_SPARE_3_2_1|macro|XCVR_RD_RX_ANA_CTRL_LNM_SPARE_3_2_1
DECL|XCVR_RD_RX_ANA_CTRL_RX_ATST_SEL|macro|XCVR_RD_RX_ANA_CTRL_RX_ATST_SEL
DECL|XCVR_RD_RX_ANA_CTRL|macro|XCVR_RD_RX_ANA_CTRL
DECL|XCVR_RD_RX_CHF_COEF_RX_CH_FILT_HX|macro|XCVR_RD_RX_CHF_COEF_RX_CH_FILT_HX
DECL|XCVR_RD_RX_CHF_COEF|macro|XCVR_RD_RX_CHF_COEF
DECL|XCVR_RD_RX_DIG_CTRL_RX_ADC_NEGEDGE|macro|XCVR_RD_RX_DIG_CTRL_RX_ADC_NEGEDGE
DECL|XCVR_RD_RX_DIG_CTRL_RX_ADC_RAW_EN|macro|XCVR_RD_RX_DIG_CTRL_RX_ADC_RAW_EN
DECL|XCVR_RD_RX_DIG_CTRL_RX_AGC_EN|macro|XCVR_RD_RX_DIG_CTRL_RX_AGC_EN
DECL|XCVR_RD_RX_DIG_CTRL_RX_CH_FILT_BYPASS|macro|XCVR_RD_RX_DIG_CTRL_RX_CH_FILT_BYPASS
DECL|XCVR_RD_RX_DIG_CTRL_RX_DCOC_CAL_EN|macro|XCVR_RD_RX_DIG_CTRL_RX_DCOC_CAL_EN
DECL|XCVR_RD_RX_DIG_CTRL_RX_DCOC_EN|macro|XCVR_RD_RX_DIG_CTRL_RX_DCOC_EN
DECL|XCVR_RD_RX_DIG_CTRL_RX_DEC_FILT_OSR|macro|XCVR_RD_RX_DIG_CTRL_RX_DEC_FILT_OSR
DECL|XCVR_RD_RX_DIG_CTRL_RX_INTERP_EN|macro|XCVR_RD_RX_DIG_CTRL_RX_INTERP_EN
DECL|XCVR_RD_RX_DIG_CTRL_RX_IQ_SWAP|macro|XCVR_RD_RX_DIG_CTRL_RX_IQ_SWAP
DECL|XCVR_RD_RX_DIG_CTRL_RX_NORM_EN|macro|XCVR_RD_RX_DIG_CTRL_RX_NORM_EN
DECL|XCVR_RD_RX_DIG_CTRL_RX_RSSI_EN|macro|XCVR_RD_RX_DIG_CTRL_RX_RSSI_EN
DECL|XCVR_RD_RX_DIG_CTRL|macro|XCVR_RD_RX_DIG_CTRL
DECL|XCVR_RD_SNF_THR_SNF_THR|macro|XCVR_RD_SNF_THR_SNF_THR
DECL|XCVR_RD_SNF_THR|macro|XCVR_RD_SNF_THR
DECL|XCVR_RD_SOFT_RESET|macro|XCVR_RD_SOFT_RESET
DECL|XCVR_RD_STATUS_BTLE_SYSCLK_REQ|macro|XCVR_RD_STATUS_BTLE_SYSCLK_REQ
DECL|XCVR_RD_STATUS_PLL_SEQ_STATE|macro|XCVR_RD_STATUS_PLL_SEQ_STATE
DECL|XCVR_RD_STATUS_RIF_LL_ACTIVE|macro|XCVR_RD_STATUS_RIF_LL_ACTIVE
DECL|XCVR_RD_STATUS_RX_MODE|macro|XCVR_RD_STATUS_RX_MODE
DECL|XCVR_RD_STATUS_SOC_USING_RF_OSC_CLK|macro|XCVR_RD_STATUS_SOC_USING_RF_OSC_CLK
DECL|XCVR_RD_STATUS_TSM_COUNT|macro|XCVR_RD_STATUS_TSM_COUNT
DECL|XCVR_RD_STATUS_TX_MODE|macro|XCVR_RD_STATUS_TX_MODE
DECL|XCVR_RD_STATUS_XTAL_READY|macro|XCVR_RD_STATUS_XTAL_READY
DECL|XCVR_RD_STATUS|macro|XCVR_RD_STATUS
DECL|XCVR_RD_SYNC_CTRL_SYNC_PER|macro|XCVR_RD_SYNC_CTRL_SYNC_PER
DECL|XCVR_RD_SYNC_CTRL_TRACK_ENABLE|macro|XCVR_RD_SYNC_CTRL_TRACK_ENABLE
DECL|XCVR_RD_SYNC_CTRL|macro|XCVR_RD_SYNC_CTRL
DECL|XCVR_RD_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_0|macro|XCVR_RD_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_0
DECL|XCVR_RD_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_1|macro|XCVR_RD_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_1
DECL|XCVR_RD_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_2|macro|XCVR_RD_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_2
DECL|XCVR_RD_TCA_AGC_LIN_VAL_2_0|macro|XCVR_RD_TCA_AGC_LIN_VAL_2_0
DECL|XCVR_RD_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_3|macro|XCVR_RD_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_3
DECL|XCVR_RD_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_4|macro|XCVR_RD_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_4
DECL|XCVR_RD_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_5|macro|XCVR_RD_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_5
DECL|XCVR_RD_TCA_AGC_LIN_VAL_5_3|macro|XCVR_RD_TCA_AGC_LIN_VAL_5_3
DECL|XCVR_RD_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_6|macro|XCVR_RD_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_6
DECL|XCVR_RD_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_7|macro|XCVR_RD_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_7
DECL|XCVR_RD_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_8|macro|XCVR_RD_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_8
DECL|XCVR_RD_TCA_AGC_LIN_VAL_8_6|macro|XCVR_RD_TCA_AGC_LIN_VAL_8_6
DECL|XCVR_RD_TCA_AGC_VAL_3_0_TCA_AGC_VAL_0|macro|XCVR_RD_TCA_AGC_VAL_3_0_TCA_AGC_VAL_0
DECL|XCVR_RD_TCA_AGC_VAL_3_0_TCA_AGC_VAL_1|macro|XCVR_RD_TCA_AGC_VAL_3_0_TCA_AGC_VAL_1
DECL|XCVR_RD_TCA_AGC_VAL_3_0_TCA_AGC_VAL_2|macro|XCVR_RD_TCA_AGC_VAL_3_0_TCA_AGC_VAL_2
DECL|XCVR_RD_TCA_AGC_VAL_3_0_TCA_AGC_VAL_3|macro|XCVR_RD_TCA_AGC_VAL_3_0_TCA_AGC_VAL_3
DECL|XCVR_RD_TCA_AGC_VAL_3_0|macro|XCVR_RD_TCA_AGC_VAL_3_0
DECL|XCVR_RD_TCA_AGC_VAL_7_4_TCA_AGC_VAL_4|macro|XCVR_RD_TCA_AGC_VAL_7_4_TCA_AGC_VAL_4
DECL|XCVR_RD_TCA_AGC_VAL_7_4_TCA_AGC_VAL_5|macro|XCVR_RD_TCA_AGC_VAL_7_4_TCA_AGC_VAL_5
DECL|XCVR_RD_TCA_AGC_VAL_7_4_TCA_AGC_VAL_6|macro|XCVR_RD_TCA_AGC_VAL_7_4_TCA_AGC_VAL_6
DECL|XCVR_RD_TCA_AGC_VAL_7_4_TCA_AGC_VAL_7|macro|XCVR_RD_TCA_AGC_VAL_7_4_TCA_AGC_VAL_7
DECL|XCVR_RD_TCA_AGC_VAL_7_4|macro|XCVR_RD_TCA_AGC_VAL_7_4
DECL|XCVR_RD_TCA_AGC_VAL_8_TCA_AGC_VAL_8|macro|XCVR_RD_TCA_AGC_VAL_8_TCA_AGC_VAL_8
DECL|XCVR_RD_TCA_AGC_VAL_8|macro|XCVR_RD_TCA_AGC_VAL_8
DECL|XCVR_RD_TCA_CTRL_TCA_BIAS_CURR|macro|XCVR_RD_TCA_CTRL_TCA_BIAS_CURR
DECL|XCVR_RD_TCA_CTRL_TCA_LOW_PWR_ON|macro|XCVR_RD_TCA_CTRL_TCA_LOW_PWR_ON
DECL|XCVR_RD_TCA_CTRL_TCA_TX_REG_ATST_SEL|macro|XCVR_RD_TCA_CTRL_TCA_TX_REG_ATST_SEL
DECL|XCVR_RD_TCA_CTRL_TCA_TX_REG_BYPASS_ON|macro|XCVR_RD_TCA_CTRL_TCA_TX_REG_BYPASS_ON
DECL|XCVR_RD_TCA_CTRL_TCA_TX_REG_SUPPLY|macro|XCVR_RD_TCA_CTRL_TCA_TX_REG_SUPPLY
DECL|XCVR_RD_TCA_CTRL|macro|XCVR_RD_TCA_CTRL
DECL|XCVR_RD_TSM_CTRL_ABORT_ON_CTUNE|macro|XCVR_RD_TSM_CTRL_ABORT_ON_CTUNE
DECL|XCVR_RD_TSM_CTRL_ABORT_ON_CYCLE_SLIP|macro|XCVR_RD_TSM_CTRL_ABORT_ON_CYCLE_SLIP
DECL|XCVR_RD_TSM_CTRL_ABORT_ON_FREQ_TARG|macro|XCVR_RD_TSM_CTRL_ABORT_ON_FREQ_TARG
DECL|XCVR_RD_TSM_CTRL_BKPT|macro|XCVR_RD_TSM_CTRL_BKPT
DECL|XCVR_RD_TSM_CTRL_DATA_PADDING_EN|macro|XCVR_RD_TSM_CTRL_DATA_PADDING_EN
DECL|XCVR_RD_TSM_CTRL_FORCE_RX_EN|macro|XCVR_RD_TSM_CTRL_FORCE_RX_EN
DECL|XCVR_RD_TSM_CTRL_FORCE_TX_EN|macro|XCVR_RD_TSM_CTRL_FORCE_TX_EN
DECL|XCVR_RD_TSM_CTRL_PA_RAMP_SEL|macro|XCVR_RD_TSM_CTRL_PA_RAMP_SEL
DECL|XCVR_RD_TSM_CTRL_RX_ABORT_DIS|macro|XCVR_RD_TSM_CTRL_RX_ABORT_DIS
DECL|XCVR_RD_TSM_CTRL_TX_ABORT_DIS|macro|XCVR_RD_TSM_CTRL_TX_ABORT_DIS
DECL|XCVR_RD_TSM_CTRL|macro|XCVR_RD_TSM_CTRL
DECL|XCVR_RD_TSM_OVRD0_ADC_ANA_REG_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD0_ADC_ANA_REG_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD0_ADC_ANA_REG_EN_OVRD|macro|XCVR_RD_TSM_OVRD0_ADC_ANA_REG_EN_OVRD
DECL|XCVR_RD_TSM_OVRD0_ADC_DIG_REG_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD0_ADC_DIG_REG_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD0_ADC_DIG_REG_EN_OVRD|macro|XCVR_RD_TSM_OVRD0_ADC_DIG_REG_EN_OVRD
DECL|XCVR_RD_TSM_OVRD0_PLL_CYCLE_SLIP_LD_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD0_PLL_CYCLE_SLIP_LD_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD0_PLL_CYCLE_SLIP_LD_EN_OVRD|macro|XCVR_RD_TSM_OVRD0_PLL_CYCLE_SLIP_LD_EN_OVRD
DECL|XCVR_RD_TSM_OVRD0_PLL_LDV_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD0_PLL_LDV_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD0_PLL_LDV_EN_OVRD|macro|XCVR_RD_TSM_OVRD0_PLL_LDV_EN_OVRD
DECL|XCVR_RD_TSM_OVRD0_PLL_PA_BUF_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD0_PLL_PA_BUF_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD0_PLL_PA_BUF_EN_OVRD|macro|XCVR_RD_TSM_OVRD0_PLL_PA_BUF_EN_OVRD
DECL|XCVR_RD_TSM_OVRD0_PLL_REG_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD0_PLL_REG_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD0_PLL_REG_EN_OVRD|macro|XCVR_RD_TSM_OVRD0_PLL_REG_EN_OVRD
DECL|XCVR_RD_TSM_OVRD0_PLL_RX_LDV_RIPPLE_MUX_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD0_PLL_RX_LDV_RIPPLE_MUX_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD0_PLL_RX_LDV_RIPPLE_MUX_EN_OVRD|macro|XCVR_RD_TSM_OVRD0_PLL_RX_LDV_RIPPLE_MUX_EN_OVRD
DECL|XCVR_RD_TSM_OVRD0_PLL_VCO_AUTOTUNE_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD0_PLL_VCO_AUTOTUNE_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD0_PLL_VCO_AUTOTUNE_EN_OVRD|macro|XCVR_RD_TSM_OVRD0_PLL_VCO_AUTOTUNE_EN_OVRD
DECL|XCVR_RD_TSM_OVRD0_PLL_VCO_BUF_RX_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD0_PLL_VCO_BUF_RX_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD0_PLL_VCO_BUF_RX_EN_OVRD|macro|XCVR_RD_TSM_OVRD0_PLL_VCO_BUF_RX_EN_OVRD
DECL|XCVR_RD_TSM_OVRD0_PLL_VCO_BUF_TX_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD0_PLL_VCO_BUF_TX_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD0_PLL_VCO_BUF_TX_EN_OVRD|macro|XCVR_RD_TSM_OVRD0_PLL_VCO_BUF_TX_EN_OVRD
DECL|XCVR_RD_TSM_OVRD0_PLL_VCO_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD0_PLL_VCO_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD0_PLL_VCO_EN_OVRD|macro|XCVR_RD_TSM_OVRD0_PLL_VCO_EN_OVRD
DECL|XCVR_RD_TSM_OVRD0_PLL_VCO_REG_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD0_PLL_VCO_REG_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD0_PLL_VCO_REG_EN_OVRD|macro|XCVR_RD_TSM_OVRD0_PLL_VCO_REG_EN_OVRD
DECL|XCVR_RD_TSM_OVRD0_QGEN_REG_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD0_QGEN_REG_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD0_QGEN_REG_EN_OVRD|macro|XCVR_RD_TSM_OVRD0_QGEN_REG_EN_OVRD
DECL|XCVR_RD_TSM_OVRD0_TCA_TX_REG_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD0_TCA_TX_REG_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD0_TCA_TX_REG_EN_OVRD|macro|XCVR_RD_TSM_OVRD0_TCA_TX_REG_EN_OVRD
DECL|XCVR_RD_TSM_OVRD0_XTAL_ADC_REF_CLK_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD0_XTAL_ADC_REF_CLK_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD0_XTAL_ADC_REF_CLK_EN_OVRD|macro|XCVR_RD_TSM_OVRD0_XTAL_ADC_REF_CLK_EN_OVRD
DECL|XCVR_RD_TSM_OVRD0_XTAL_PLL_REF_CLK_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD0_XTAL_PLL_REF_CLK_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD0_XTAL_PLL_REF_CLK_EN_OVRD|macro|XCVR_RD_TSM_OVRD0_XTAL_PLL_REF_CLK_EN_OVRD
DECL|XCVR_RD_TSM_OVRD0|macro|XCVR_RD_TSM_OVRD0
DECL|XCVR_RD_TSM_OVRD1_ADC_BIAS_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD1_ADC_BIAS_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD1_ADC_BIAS_EN_OVRD|macro|XCVR_RD_TSM_OVRD1_ADC_BIAS_EN_OVRD
DECL|XCVR_RD_TSM_OVRD1_ADC_CLK_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD1_ADC_CLK_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD1_ADC_CLK_EN_OVRD|macro|XCVR_RD_TSM_OVRD1_ADC_CLK_EN_OVRD
DECL|XCVR_RD_TSM_OVRD1_ADC_DAC1_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD1_ADC_DAC1_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD1_ADC_DAC1_EN_OVRD|macro|XCVR_RD_TSM_OVRD1_ADC_DAC1_EN_OVRD
DECL|XCVR_RD_TSM_OVRD1_ADC_DAC2_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD1_ADC_DAC2_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD1_ADC_DAC2_EN_OVRD|macro|XCVR_RD_TSM_OVRD1_ADC_DAC2_EN_OVRD
DECL|XCVR_RD_TSM_OVRD1_ADC_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD1_ADC_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD1_ADC_EN_OVRD|macro|XCVR_RD_TSM_OVRD1_ADC_EN_OVRD
DECL|XCVR_RD_TSM_OVRD1_ADC_I_ADC_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD1_ADC_I_ADC_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD1_ADC_I_ADC_EN_OVRD|macro|XCVR_RD_TSM_OVRD1_ADC_I_ADC_EN_OVRD
DECL|XCVR_RD_TSM_OVRD1_ADC_Q_ADC_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD1_ADC_Q_ADC_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD1_ADC_Q_ADC_EN_OVRD|macro|XCVR_RD_TSM_OVRD1_ADC_Q_ADC_EN_OVRD
DECL|XCVR_RD_TSM_OVRD1_ADC_RST_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD1_ADC_RST_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD1_ADC_RST_EN_OVRD|macro|XCVR_RD_TSM_OVRD1_ADC_RST_EN_OVRD
DECL|XCVR_RD_TSM_OVRD1_BBF_I_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD1_BBF_I_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD1_BBF_I_EN_OVRD|macro|XCVR_RD_TSM_OVRD1_BBF_I_EN_OVRD
DECL|XCVR_RD_TSM_OVRD1_BBF_PDET_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD1_BBF_PDET_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD1_BBF_PDET_EN_OVRD|macro|XCVR_RD_TSM_OVRD1_BBF_PDET_EN_OVRD
DECL|XCVR_RD_TSM_OVRD1_BBF_Q_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD1_BBF_Q_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD1_BBF_Q_EN_OVRD|macro|XCVR_RD_TSM_OVRD1_BBF_Q_EN_OVRD
DECL|XCVR_RD_TSM_OVRD1_PLL_FILTER_CHARGE_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD1_PLL_FILTER_CHARGE_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD1_PLL_FILTER_CHARGE_EN_OVRD|macro|XCVR_RD_TSM_OVRD1_PLL_FILTER_CHARGE_EN_OVRD
DECL|XCVR_RD_TSM_OVRD1_PLL_PHDET_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD1_PLL_PHDET_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD1_PLL_PHDET_EN_OVRD|macro|XCVR_RD_TSM_OVRD1_PLL_PHDET_EN_OVRD
DECL|XCVR_RD_TSM_OVRD1_PLL_TX_LDV_RIPPLE_MUX_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD1_PLL_TX_LDV_RIPPLE_MUX_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD1_PLL_TX_LDV_RIPPLE_MUX_EN_OVRD|macro|XCVR_RD_TSM_OVRD1_PLL_TX_LDV_RIPPLE_MUX_EN_OVRD
DECL|XCVR_RD_TSM_OVRD1_QGEN25_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD1_QGEN25_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD1_QGEN25_EN_OVRD|macro|XCVR_RD_TSM_OVRD1_QGEN25_EN_OVRD
DECL|XCVR_RD_TSM_OVRD1_TX_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD1_TX_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD1_TX_EN_OVRD|macro|XCVR_RD_TSM_OVRD1_TX_EN_OVRD
DECL|XCVR_RD_TSM_OVRD1|macro|XCVR_RD_TSM_OVRD1
DECL|XCVR_RD_TSM_OVRD2_BBF_DCOC_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD2_BBF_DCOC_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD2_BBF_DCOC_EN_OVRD|macro|XCVR_RD_TSM_OVRD2_BBF_DCOC_EN_OVRD
DECL|XCVR_RD_TSM_OVRD2_DCOC_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD2_DCOC_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD2_DCOC_EN_OVRD|macro|XCVR_RD_TSM_OVRD2_DCOC_EN_OVRD
DECL|XCVR_RD_TSM_OVRD2_DCOC_INIT_OVRD_EN|macro|XCVR_RD_TSM_OVRD2_DCOC_INIT_OVRD_EN
DECL|XCVR_RD_TSM_OVRD2_DCOC_INIT_OVRD|macro|XCVR_RD_TSM_OVRD2_DCOC_INIT_OVRD
DECL|XCVR_RD_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD|macro|XCVR_RD_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD
DECL|XCVR_RD_TSM_OVRD2_PLL_DIG_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD2_PLL_DIG_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD2_PLL_DIG_EN_OVRD|macro|XCVR_RD_TSM_OVRD2_PLL_DIG_EN_OVRD
DECL|XCVR_RD_TSM_OVRD2_RX_DIG_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD2_RX_DIG_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD2_RX_DIG_EN_OVRD|macro|XCVR_RD_TSM_OVRD2_RX_DIG_EN_OVRD
DECL|XCVR_RD_TSM_OVRD2_RX_INIT_OVRD_EN|macro|XCVR_RD_TSM_OVRD2_RX_INIT_OVRD_EN
DECL|XCVR_RD_TSM_OVRD2_RX_INIT_OVRD|macro|XCVR_RD_TSM_OVRD2_RX_INIT_OVRD
DECL|XCVR_RD_TSM_OVRD2_SAR_ADC_TRIG_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD2_SAR_ADC_TRIG_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD2_SAR_ADC_TRIG_EN_OVRD|macro|XCVR_RD_TSM_OVRD2_SAR_ADC_TRIG_EN_OVRD
DECL|XCVR_RD_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD2_SIGMA_DELTA_EN_OVRD|macro|XCVR_RD_TSM_OVRD2_SIGMA_DELTA_EN_OVRD
DECL|XCVR_RD_TSM_OVRD2_TCA_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD2_TCA_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD2_TCA_EN_OVRD|macro|XCVR_RD_TSM_OVRD2_TCA_EN_OVRD
DECL|XCVR_RD_TSM_OVRD2_TX_DIG_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD2_TX_DIG_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD2_TX_DIG_EN_OVRD|macro|XCVR_RD_TSM_OVRD2_TX_DIG_EN_OVRD
DECL|XCVR_RD_TSM_OVRD2_TZA_DCOC_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD2_TZA_DCOC_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD2_TZA_DCOC_EN_OVRD|macro|XCVR_RD_TSM_OVRD2_TZA_DCOC_EN_OVRD
DECL|XCVR_RD_TSM_OVRD2_TZA_I_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD2_TZA_I_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD2_TZA_I_EN_OVRD|macro|XCVR_RD_TSM_OVRD2_TZA_I_EN_OVRD
DECL|XCVR_RD_TSM_OVRD2_TZA_PDET_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD2_TZA_PDET_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD2_TZA_PDET_EN_OVRD|macro|XCVR_RD_TSM_OVRD2_TZA_PDET_EN_OVRD
DECL|XCVR_RD_TSM_OVRD2_TZA_Q_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD2_TZA_Q_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD2_TZA_Q_EN_OVRD|macro|XCVR_RD_TSM_OVRD2_TZA_Q_EN_OVRD
DECL|XCVR_RD_TSM_OVRD2_ZBDEM_RX_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD2_ZBDEM_RX_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD2_ZBDEM_RX_EN_OVRD|macro|XCVR_RD_TSM_OVRD2_ZBDEM_RX_EN_OVRD
DECL|XCVR_RD_TSM_OVRD2|macro|XCVR_RD_TSM_OVRD2
DECL|XCVR_RD_TSM_OVRD3_RX_MODE_OVRD_EN|macro|XCVR_RD_TSM_OVRD3_RX_MODE_OVRD_EN
DECL|XCVR_RD_TSM_OVRD3_RX_MODE_OVRD|macro|XCVR_RD_TSM_OVRD3_RX_MODE_OVRD
DECL|XCVR_RD_TSM_OVRD3_TSM_SPARE0_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD3_TSM_SPARE0_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD3_TSM_SPARE0_EN_OVRD|macro|XCVR_RD_TSM_OVRD3_TSM_SPARE0_EN_OVRD
DECL|XCVR_RD_TSM_OVRD3_TSM_SPARE1_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD3_TSM_SPARE1_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD3_TSM_SPARE1_EN_OVRD|macro|XCVR_RD_TSM_OVRD3_TSM_SPARE1_EN_OVRD
DECL|XCVR_RD_TSM_OVRD3_TSM_SPARE2_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD3_TSM_SPARE2_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD3_TSM_SPARE2_EN_OVRD|macro|XCVR_RD_TSM_OVRD3_TSM_SPARE2_EN_OVRD
DECL|XCVR_RD_TSM_OVRD3_TSM_SPARE3_EN_OVRD_EN|macro|XCVR_RD_TSM_OVRD3_TSM_SPARE3_EN_OVRD_EN
DECL|XCVR_RD_TSM_OVRD3_TSM_SPARE3_EN_OVRD|macro|XCVR_RD_TSM_OVRD3_TSM_SPARE3_EN_OVRD
DECL|XCVR_RD_TSM_OVRD3_TX_MODE_OVRD_EN|macro|XCVR_RD_TSM_OVRD3_TX_MODE_OVRD_EN
DECL|XCVR_RD_TSM_OVRD3_TX_MODE_OVRD|macro|XCVR_RD_TSM_OVRD3_TX_MODE_OVRD
DECL|XCVR_RD_TSM_OVRD3|macro|XCVR_RD_TSM_OVRD3
DECL|XCVR_RD_TSM_TIMING00_PLL_REG_EN_RX_HI|macro|XCVR_RD_TSM_TIMING00_PLL_REG_EN_RX_HI
DECL|XCVR_RD_TSM_TIMING00_PLL_REG_EN_RX_LO|macro|XCVR_RD_TSM_TIMING00_PLL_REG_EN_RX_LO
DECL|XCVR_RD_TSM_TIMING00_PLL_REG_EN_TX_HI|macro|XCVR_RD_TSM_TIMING00_PLL_REG_EN_TX_HI
DECL|XCVR_RD_TSM_TIMING00_PLL_REG_EN_TX_LO|macro|XCVR_RD_TSM_TIMING00_PLL_REG_EN_TX_LO
DECL|XCVR_RD_TSM_TIMING00|macro|XCVR_RD_TSM_TIMING00
DECL|XCVR_RD_TSM_TIMING01_PLL_VCO_REG_EN_RX_HI|macro|XCVR_RD_TSM_TIMING01_PLL_VCO_REG_EN_RX_HI
DECL|XCVR_RD_TSM_TIMING01_PLL_VCO_REG_EN_RX_LO|macro|XCVR_RD_TSM_TIMING01_PLL_VCO_REG_EN_RX_LO
DECL|XCVR_RD_TSM_TIMING01_PLL_VCO_REG_EN_TX_HI|macro|XCVR_RD_TSM_TIMING01_PLL_VCO_REG_EN_TX_HI
DECL|XCVR_RD_TSM_TIMING01_PLL_VCO_REG_EN_TX_LO|macro|XCVR_RD_TSM_TIMING01_PLL_VCO_REG_EN_TX_LO
DECL|XCVR_RD_TSM_TIMING01|macro|XCVR_RD_TSM_TIMING01
DECL|XCVR_RD_TSM_TIMING02_QGEN_REG_EN_RX_HI|macro|XCVR_RD_TSM_TIMING02_QGEN_REG_EN_RX_HI
DECL|XCVR_RD_TSM_TIMING02_QGEN_REG_EN_RX_LO|macro|XCVR_RD_TSM_TIMING02_QGEN_REG_EN_RX_LO
DECL|XCVR_RD_TSM_TIMING02_QGEN_REG_EN_TX_HI|macro|XCVR_RD_TSM_TIMING02_QGEN_REG_EN_TX_HI
DECL|XCVR_RD_TSM_TIMING02_QGEN_REG_EN_TX_LO|macro|XCVR_RD_TSM_TIMING02_QGEN_REG_EN_TX_LO
DECL|XCVR_RD_TSM_TIMING02|macro|XCVR_RD_TSM_TIMING02
DECL|XCVR_RD_TSM_TIMING03_TCA_TX_REG_EN_RX_HI|macro|XCVR_RD_TSM_TIMING03_TCA_TX_REG_EN_RX_HI
DECL|XCVR_RD_TSM_TIMING03_TCA_TX_REG_EN_RX_LO|macro|XCVR_RD_TSM_TIMING03_TCA_TX_REG_EN_RX_LO
DECL|XCVR_RD_TSM_TIMING03_TCA_TX_REG_EN_TX_HI|macro|XCVR_RD_TSM_TIMING03_TCA_TX_REG_EN_TX_HI
DECL|XCVR_RD_TSM_TIMING03_TCA_TX_REG_EN_TX_LO|macro|XCVR_RD_TSM_TIMING03_TCA_TX_REG_EN_TX_LO
DECL|XCVR_RD_TSM_TIMING03|macro|XCVR_RD_TSM_TIMING03
DECL|XCVR_RD_TSM_TIMING04_ADC_REG_EN_RX_HI|macro|XCVR_RD_TSM_TIMING04_ADC_REG_EN_RX_HI
DECL|XCVR_RD_TSM_TIMING04_ADC_REG_EN_RX_LO|macro|XCVR_RD_TSM_TIMING04_ADC_REG_EN_RX_LO
DECL|XCVR_RD_TSM_TIMING04|macro|XCVR_RD_TSM_TIMING04
DECL|XCVR_RD_TSM_TIMING05_PLL_REF_CLK_EN_RX_HI|macro|XCVR_RD_TSM_TIMING05_PLL_REF_CLK_EN_RX_HI
DECL|XCVR_RD_TSM_TIMING05_PLL_REF_CLK_EN_RX_LO|macro|XCVR_RD_TSM_TIMING05_PLL_REF_CLK_EN_RX_LO
DECL|XCVR_RD_TSM_TIMING05_PLL_REF_CLK_EN_TX_HI|macro|XCVR_RD_TSM_TIMING05_PLL_REF_CLK_EN_TX_HI
DECL|XCVR_RD_TSM_TIMING05_PLL_REF_CLK_EN_TX_LO|macro|XCVR_RD_TSM_TIMING05_PLL_REF_CLK_EN_TX_LO
DECL|XCVR_RD_TSM_TIMING05|macro|XCVR_RD_TSM_TIMING05
DECL|XCVR_RD_TSM_TIMING06_ADC_CLK_EN_RX_HI|macro|XCVR_RD_TSM_TIMING06_ADC_CLK_EN_RX_HI
DECL|XCVR_RD_TSM_TIMING06_ADC_CLK_EN_RX_LO|macro|XCVR_RD_TSM_TIMING06_ADC_CLK_EN_RX_LO
DECL|XCVR_RD_TSM_TIMING06|macro|XCVR_RD_TSM_TIMING06
DECL|XCVR_RD_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_RX_HI|macro|XCVR_RD_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_RX_HI
DECL|XCVR_RD_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_RX_LO|macro|XCVR_RD_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_RX_LO
DECL|XCVR_RD_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_TX_HI|macro|XCVR_RD_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_TX_HI
DECL|XCVR_RD_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_TX_LO|macro|XCVR_RD_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_TX_LO
DECL|XCVR_RD_TSM_TIMING07|macro|XCVR_RD_TSM_TIMING07
DECL|XCVR_RD_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_RX_HI|macro|XCVR_RD_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_RX_HI
DECL|XCVR_RD_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_RX_LO|macro|XCVR_RD_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_RX_LO
DECL|XCVR_RD_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_TX_HI|macro|XCVR_RD_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_TX_HI
DECL|XCVR_RD_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_TX_LO|macro|XCVR_RD_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_TX_LO
DECL|XCVR_RD_TSM_TIMING08|macro|XCVR_RD_TSM_TIMING08
DECL|XCVR_RD_TSM_TIMING09_PLL_VCO_EN_RX_HI|macro|XCVR_RD_TSM_TIMING09_PLL_VCO_EN_RX_HI
DECL|XCVR_RD_TSM_TIMING09_PLL_VCO_EN_RX_LO|macro|XCVR_RD_TSM_TIMING09_PLL_VCO_EN_RX_LO
DECL|XCVR_RD_TSM_TIMING09_PLL_VCO_EN_TX_HI|macro|XCVR_RD_TSM_TIMING09_PLL_VCO_EN_TX_HI
DECL|XCVR_RD_TSM_TIMING09_PLL_VCO_EN_TX_LO|macro|XCVR_RD_TSM_TIMING09_PLL_VCO_EN_TX_LO
DECL|XCVR_RD_TSM_TIMING09|macro|XCVR_RD_TSM_TIMING09
DECL|XCVR_RD_TSM_TIMING10_PLL_VCO_BUF_RX_EN_RX_HI|macro|XCVR_RD_TSM_TIMING10_PLL_VCO_BUF_RX_EN_RX_HI
DECL|XCVR_RD_TSM_TIMING10_PLL_VCO_BUF_RX_EN_RX_LO|macro|XCVR_RD_TSM_TIMING10_PLL_VCO_BUF_RX_EN_RX_LO
DECL|XCVR_RD_TSM_TIMING10|macro|XCVR_RD_TSM_TIMING10
DECL|XCVR_RD_TSM_TIMING11_PLL_VCO_BUF_TX_EN_TX_HI|macro|XCVR_RD_TSM_TIMING11_PLL_VCO_BUF_TX_EN_TX_HI
DECL|XCVR_RD_TSM_TIMING11_PLL_VCO_BUF_TX_EN_TX_LO|macro|XCVR_RD_TSM_TIMING11_PLL_VCO_BUF_TX_EN_TX_LO
DECL|XCVR_RD_TSM_TIMING11|macro|XCVR_RD_TSM_TIMING11
DECL|XCVR_RD_TSM_TIMING12_PLL_PA_BUF_EN_TX_HI|macro|XCVR_RD_TSM_TIMING12_PLL_PA_BUF_EN_TX_HI
DECL|XCVR_RD_TSM_TIMING12_PLL_PA_BUF_EN_TX_LO|macro|XCVR_RD_TSM_TIMING12_PLL_PA_BUF_EN_TX_LO
DECL|XCVR_RD_TSM_TIMING12|macro|XCVR_RD_TSM_TIMING12
DECL|XCVR_RD_TSM_TIMING13_PLL_LDV_EN_RX_HI|macro|XCVR_RD_TSM_TIMING13_PLL_LDV_EN_RX_HI
DECL|XCVR_RD_TSM_TIMING13_PLL_LDV_EN_RX_LO|macro|XCVR_RD_TSM_TIMING13_PLL_LDV_EN_RX_LO
DECL|XCVR_RD_TSM_TIMING13_PLL_LDV_EN_TX_HI|macro|XCVR_RD_TSM_TIMING13_PLL_LDV_EN_TX_HI
DECL|XCVR_RD_TSM_TIMING13_PLL_LDV_EN_TX_LO|macro|XCVR_RD_TSM_TIMING13_PLL_LDV_EN_TX_LO
DECL|XCVR_RD_TSM_TIMING13|macro|XCVR_RD_TSM_TIMING13
DECL|XCVR_RD_TSM_TIMING14_PLL_RX_LDV_RIPPLE_MUX_EN_RX_HI|macro|XCVR_RD_TSM_TIMING14_PLL_RX_LDV_RIPPLE_MUX_EN_RX_HI
DECL|XCVR_RD_TSM_TIMING14_PLL_RX_LDV_RIPPLE_MUX_EN_RX_LO|macro|XCVR_RD_TSM_TIMING14_PLL_RX_LDV_RIPPLE_MUX_EN_RX_LO
DECL|XCVR_RD_TSM_TIMING14|macro|XCVR_RD_TSM_TIMING14
DECL|XCVR_RD_TSM_TIMING15_PLL_TX_LDV_RIPPLE_MUX_EN_TX_HI|macro|XCVR_RD_TSM_TIMING15_PLL_TX_LDV_RIPPLE_MUX_EN_TX_HI
DECL|XCVR_RD_TSM_TIMING15_PLL_TX_LDV_RIPPLE_MUX_EN_TX_LO|macro|XCVR_RD_TSM_TIMING15_PLL_TX_LDV_RIPPLE_MUX_EN_TX_LO
DECL|XCVR_RD_TSM_TIMING15|macro|XCVR_RD_TSM_TIMING15
DECL|XCVR_RD_TSM_TIMING16_PLL_FILTER_CHARGE_EN_RX_HI|macro|XCVR_RD_TSM_TIMING16_PLL_FILTER_CHARGE_EN_RX_HI
DECL|XCVR_RD_TSM_TIMING16_PLL_FILTER_CHARGE_EN_RX_LO|macro|XCVR_RD_TSM_TIMING16_PLL_FILTER_CHARGE_EN_RX_LO
DECL|XCVR_RD_TSM_TIMING16_PLL_FILTER_CHARGE_EN_TX_HI|macro|XCVR_RD_TSM_TIMING16_PLL_FILTER_CHARGE_EN_TX_HI
DECL|XCVR_RD_TSM_TIMING16_PLL_FILTER_CHARGE_EN_TX_LO|macro|XCVR_RD_TSM_TIMING16_PLL_FILTER_CHARGE_EN_TX_LO
DECL|XCVR_RD_TSM_TIMING16|macro|XCVR_RD_TSM_TIMING16
DECL|XCVR_RD_TSM_TIMING17_PLL_PHDET_EN_RX_HI|macro|XCVR_RD_TSM_TIMING17_PLL_PHDET_EN_RX_HI
DECL|XCVR_RD_TSM_TIMING17_PLL_PHDET_EN_RX_LO|macro|XCVR_RD_TSM_TIMING17_PLL_PHDET_EN_RX_LO
DECL|XCVR_RD_TSM_TIMING17_PLL_PHDET_EN_TX_HI|macro|XCVR_RD_TSM_TIMING17_PLL_PHDET_EN_TX_HI
DECL|XCVR_RD_TSM_TIMING17_PLL_PHDET_EN_TX_LO|macro|XCVR_RD_TSM_TIMING17_PLL_PHDET_EN_TX_LO
DECL|XCVR_RD_TSM_TIMING17|macro|XCVR_RD_TSM_TIMING17
DECL|XCVR_RD_TSM_TIMING18_QGEN25_EN_RX_HI|macro|XCVR_RD_TSM_TIMING18_QGEN25_EN_RX_HI
DECL|XCVR_RD_TSM_TIMING18_QGEN25_EN_RX_LO|macro|XCVR_RD_TSM_TIMING18_QGEN25_EN_RX_LO
DECL|XCVR_RD_TSM_TIMING18|macro|XCVR_RD_TSM_TIMING18
DECL|XCVR_RD_TSM_TIMING19_TX_EN_TX_HI|macro|XCVR_RD_TSM_TIMING19_TX_EN_TX_HI
DECL|XCVR_RD_TSM_TIMING19_TX_EN_TX_LO|macro|XCVR_RD_TSM_TIMING19_TX_EN_TX_LO
DECL|XCVR_RD_TSM_TIMING19|macro|XCVR_RD_TSM_TIMING19
DECL|XCVR_RD_TSM_TIMING20_ADC_EN_RX_HI|macro|XCVR_RD_TSM_TIMING20_ADC_EN_RX_HI
DECL|XCVR_RD_TSM_TIMING20_ADC_EN_RX_LO|macro|XCVR_RD_TSM_TIMING20_ADC_EN_RX_LO
DECL|XCVR_RD_TSM_TIMING20|macro|XCVR_RD_TSM_TIMING20
DECL|XCVR_RD_TSM_TIMING21_ADC_I_Q_EN_RX_HI|macro|XCVR_RD_TSM_TIMING21_ADC_I_Q_EN_RX_HI
DECL|XCVR_RD_TSM_TIMING21_ADC_I_Q_EN_RX_LO|macro|XCVR_RD_TSM_TIMING21_ADC_I_Q_EN_RX_LO
DECL|XCVR_RD_TSM_TIMING21|macro|XCVR_RD_TSM_TIMING21
DECL|XCVR_RD_TSM_TIMING22_ADC_DAC_EN_RX_HI|macro|XCVR_RD_TSM_TIMING22_ADC_DAC_EN_RX_HI
DECL|XCVR_RD_TSM_TIMING22_ADC_DAC_EN_RX_LO|macro|XCVR_RD_TSM_TIMING22_ADC_DAC_EN_RX_LO
DECL|XCVR_RD_TSM_TIMING22|macro|XCVR_RD_TSM_TIMING22
DECL|XCVR_RD_TSM_TIMING23_ADC_RST_EN_RX_HI|macro|XCVR_RD_TSM_TIMING23_ADC_RST_EN_RX_HI
DECL|XCVR_RD_TSM_TIMING23_ADC_RST_EN_RX_LO|macro|XCVR_RD_TSM_TIMING23_ADC_RST_EN_RX_LO
DECL|XCVR_RD_TSM_TIMING23|macro|XCVR_RD_TSM_TIMING23
DECL|XCVR_RD_TSM_TIMING24_BBF_EN_RX_HI|macro|XCVR_RD_TSM_TIMING24_BBF_EN_RX_HI
DECL|XCVR_RD_TSM_TIMING24_BBF_EN_RX_LO|macro|XCVR_RD_TSM_TIMING24_BBF_EN_RX_LO
DECL|XCVR_RD_TSM_TIMING24|macro|XCVR_RD_TSM_TIMING24
DECL|XCVR_RD_TSM_TIMING25_TCA_EN_RX_HI|macro|XCVR_RD_TSM_TIMING25_TCA_EN_RX_HI
DECL|XCVR_RD_TSM_TIMING25_TCA_EN_RX_LO|macro|XCVR_RD_TSM_TIMING25_TCA_EN_RX_LO
DECL|XCVR_RD_TSM_TIMING25|macro|XCVR_RD_TSM_TIMING25
DECL|XCVR_RD_TSM_TIMING26_PLL_DIG_EN_RX_HI|macro|XCVR_RD_TSM_TIMING26_PLL_DIG_EN_RX_HI
DECL|XCVR_RD_TSM_TIMING26_PLL_DIG_EN_RX_LO|macro|XCVR_RD_TSM_TIMING26_PLL_DIG_EN_RX_LO
DECL|XCVR_RD_TSM_TIMING26_PLL_DIG_EN_TX_HI|macro|XCVR_RD_TSM_TIMING26_PLL_DIG_EN_TX_HI
DECL|XCVR_RD_TSM_TIMING26_PLL_DIG_EN_TX_LO|macro|XCVR_RD_TSM_TIMING26_PLL_DIG_EN_TX_LO
DECL|XCVR_RD_TSM_TIMING26|macro|XCVR_RD_TSM_TIMING26
DECL|XCVR_RD_TSM_TIMING27_TX_DIG_EN_TX_HI|macro|XCVR_RD_TSM_TIMING27_TX_DIG_EN_TX_HI
DECL|XCVR_RD_TSM_TIMING27_TX_DIG_EN_TX_LO|macro|XCVR_RD_TSM_TIMING27_TX_DIG_EN_TX_LO
DECL|XCVR_RD_TSM_TIMING27|macro|XCVR_RD_TSM_TIMING27
DECL|XCVR_RD_TSM_TIMING28_RX_DIG_EN_RX_HI|macro|XCVR_RD_TSM_TIMING28_RX_DIG_EN_RX_HI
DECL|XCVR_RD_TSM_TIMING28_RX_DIG_EN_RX_LO|macro|XCVR_RD_TSM_TIMING28_RX_DIG_EN_RX_LO
DECL|XCVR_RD_TSM_TIMING28|macro|XCVR_RD_TSM_TIMING28
DECL|XCVR_RD_TSM_TIMING29_RX_INIT_RX_HI|macro|XCVR_RD_TSM_TIMING29_RX_INIT_RX_HI
DECL|XCVR_RD_TSM_TIMING29_RX_INIT_RX_LO|macro|XCVR_RD_TSM_TIMING29_RX_INIT_RX_LO
DECL|XCVR_RD_TSM_TIMING29|macro|XCVR_RD_TSM_TIMING29
DECL|XCVR_RD_TSM_TIMING30_SIGMA_DELTA_EN_RX_HI|macro|XCVR_RD_TSM_TIMING30_SIGMA_DELTA_EN_RX_HI
DECL|XCVR_RD_TSM_TIMING30_SIGMA_DELTA_EN_RX_LO|macro|XCVR_RD_TSM_TIMING30_SIGMA_DELTA_EN_RX_LO
DECL|XCVR_RD_TSM_TIMING30_SIGMA_DELTA_EN_TX_HI|macro|XCVR_RD_TSM_TIMING30_SIGMA_DELTA_EN_TX_HI
DECL|XCVR_RD_TSM_TIMING30_SIGMA_DELTA_EN_TX_LO|macro|XCVR_RD_TSM_TIMING30_SIGMA_DELTA_EN_TX_LO
DECL|XCVR_RD_TSM_TIMING30|macro|XCVR_RD_TSM_TIMING30
DECL|XCVR_RD_TSM_TIMING31_ZBDEM_RX_EN_RX_HI|macro|XCVR_RD_TSM_TIMING31_ZBDEM_RX_EN_RX_HI
DECL|XCVR_RD_TSM_TIMING31_ZBDEM_RX_EN_RX_LO|macro|XCVR_RD_TSM_TIMING31_ZBDEM_RX_EN_RX_LO
DECL|XCVR_RD_TSM_TIMING31|macro|XCVR_RD_TSM_TIMING31
DECL|XCVR_RD_TSM_TIMING32_DCOC_EN_RX_HI|macro|XCVR_RD_TSM_TIMING32_DCOC_EN_RX_HI
DECL|XCVR_RD_TSM_TIMING32_DCOC_EN_RX_LO|macro|XCVR_RD_TSM_TIMING32_DCOC_EN_RX_LO
DECL|XCVR_RD_TSM_TIMING32|macro|XCVR_RD_TSM_TIMING32
DECL|XCVR_RD_TSM_TIMING33_DCOC_INIT_RX_HI|macro|XCVR_RD_TSM_TIMING33_DCOC_INIT_RX_HI
DECL|XCVR_RD_TSM_TIMING33_DCOC_INIT_RX_LO|macro|XCVR_RD_TSM_TIMING33_DCOC_INIT_RX_LO
DECL|XCVR_RD_TSM_TIMING33|macro|XCVR_RD_TSM_TIMING33
DECL|XCVR_RD_TSM_TIMING34_FREQ_TARG_LD_EN_RX_HI|macro|XCVR_RD_TSM_TIMING34_FREQ_TARG_LD_EN_RX_HI
DECL|XCVR_RD_TSM_TIMING34_FREQ_TARG_LD_EN_RX_LO|macro|XCVR_RD_TSM_TIMING34_FREQ_TARG_LD_EN_RX_LO
DECL|XCVR_RD_TSM_TIMING34_FREQ_TARG_LD_EN_TX_HI|macro|XCVR_RD_TSM_TIMING34_FREQ_TARG_LD_EN_TX_HI
DECL|XCVR_RD_TSM_TIMING34_FREQ_TARG_LD_EN_TX_LO|macro|XCVR_RD_TSM_TIMING34_FREQ_TARG_LD_EN_TX_LO
DECL|XCVR_RD_TSM_TIMING34|macro|XCVR_RD_TSM_TIMING34
DECL|XCVR_RD_TSM_TIMING35_SAR_ADC_TRIG_EN_RX_HI|macro|XCVR_RD_TSM_TIMING35_SAR_ADC_TRIG_EN_RX_HI
DECL|XCVR_RD_TSM_TIMING35_SAR_ADC_TRIG_EN_RX_LO|macro|XCVR_RD_TSM_TIMING35_SAR_ADC_TRIG_EN_RX_LO
DECL|XCVR_RD_TSM_TIMING35_SAR_ADC_TRIG_EN_TX_HI|macro|XCVR_RD_TSM_TIMING35_SAR_ADC_TRIG_EN_TX_HI
DECL|XCVR_RD_TSM_TIMING35_SAR_ADC_TRIG_EN_TX_LO|macro|XCVR_RD_TSM_TIMING35_SAR_ADC_TRIG_EN_TX_LO
DECL|XCVR_RD_TSM_TIMING35|macro|XCVR_RD_TSM_TIMING35
DECL|XCVR_RD_TSM_TIMING36_TSM_SPARE0_EN_RX_HI|macro|XCVR_RD_TSM_TIMING36_TSM_SPARE0_EN_RX_HI
DECL|XCVR_RD_TSM_TIMING36_TSM_SPARE0_EN_RX_LO|macro|XCVR_RD_TSM_TIMING36_TSM_SPARE0_EN_RX_LO
DECL|XCVR_RD_TSM_TIMING36_TSM_SPARE0_EN_TX_HI|macro|XCVR_RD_TSM_TIMING36_TSM_SPARE0_EN_TX_HI
DECL|XCVR_RD_TSM_TIMING36_TSM_SPARE0_EN_TX_LO|macro|XCVR_RD_TSM_TIMING36_TSM_SPARE0_EN_TX_LO
DECL|XCVR_RD_TSM_TIMING36|macro|XCVR_RD_TSM_TIMING36
DECL|XCVR_RD_TSM_TIMING37_TSM_SPARE1_EN_RX_HI|macro|XCVR_RD_TSM_TIMING37_TSM_SPARE1_EN_RX_HI
DECL|XCVR_RD_TSM_TIMING37_TSM_SPARE1_EN_RX_LO|macro|XCVR_RD_TSM_TIMING37_TSM_SPARE1_EN_RX_LO
DECL|XCVR_RD_TSM_TIMING37_TSM_SPARE1_EN_TX_HI|macro|XCVR_RD_TSM_TIMING37_TSM_SPARE1_EN_TX_HI
DECL|XCVR_RD_TSM_TIMING37_TSM_SPARE1_EN_TX_LO|macro|XCVR_RD_TSM_TIMING37_TSM_SPARE1_EN_TX_LO
DECL|XCVR_RD_TSM_TIMING37|macro|XCVR_RD_TSM_TIMING37
DECL|XCVR_RD_TSM_TIMING38_TSM_SPARE2_EN_RX_HI|macro|XCVR_RD_TSM_TIMING38_TSM_SPARE2_EN_RX_HI
DECL|XCVR_RD_TSM_TIMING38_TSM_SPARE2_EN_RX_LO|macro|XCVR_RD_TSM_TIMING38_TSM_SPARE2_EN_RX_LO
DECL|XCVR_RD_TSM_TIMING38_TSM_SPARE2_EN_TX_HI|macro|XCVR_RD_TSM_TIMING38_TSM_SPARE2_EN_TX_HI
DECL|XCVR_RD_TSM_TIMING38_TSM_SPARE2_EN_TX_LO|macro|XCVR_RD_TSM_TIMING38_TSM_SPARE2_EN_TX_LO
DECL|XCVR_RD_TSM_TIMING38|macro|XCVR_RD_TSM_TIMING38
DECL|XCVR_RD_TSM_TIMING39_TSM_SPARE3_EN_RX_HI|macro|XCVR_RD_TSM_TIMING39_TSM_SPARE3_EN_RX_HI
DECL|XCVR_RD_TSM_TIMING39_TSM_SPARE3_EN_RX_LO|macro|XCVR_RD_TSM_TIMING39_TSM_SPARE3_EN_RX_LO
DECL|XCVR_RD_TSM_TIMING39_TSM_SPARE3_EN_TX_HI|macro|XCVR_RD_TSM_TIMING39_TSM_SPARE3_EN_TX_HI
DECL|XCVR_RD_TSM_TIMING39_TSM_SPARE3_EN_TX_LO|macro|XCVR_RD_TSM_TIMING39_TSM_SPARE3_EN_TX_LO
DECL|XCVR_RD_TSM_TIMING39|macro|XCVR_RD_TSM_TIMING39
DECL|XCVR_RD_TSM_TIMING40_GPIO0_TRIG_EN_RX_HI|macro|XCVR_RD_TSM_TIMING40_GPIO0_TRIG_EN_RX_HI
DECL|XCVR_RD_TSM_TIMING40_GPIO0_TRIG_EN_RX_LO|macro|XCVR_RD_TSM_TIMING40_GPIO0_TRIG_EN_RX_LO
DECL|XCVR_RD_TSM_TIMING40_GPIO0_TRIG_EN_TX_HI|macro|XCVR_RD_TSM_TIMING40_GPIO0_TRIG_EN_TX_HI
DECL|XCVR_RD_TSM_TIMING40_GPIO0_TRIG_EN_TX_LO|macro|XCVR_RD_TSM_TIMING40_GPIO0_TRIG_EN_TX_LO
DECL|XCVR_RD_TSM_TIMING40|macro|XCVR_RD_TSM_TIMING40
DECL|XCVR_RD_TSM_TIMING41_GPIO1_TRIG_EN_RX_HI|macro|XCVR_RD_TSM_TIMING41_GPIO1_TRIG_EN_RX_HI
DECL|XCVR_RD_TSM_TIMING41_GPIO1_TRIG_EN_RX_LO|macro|XCVR_RD_TSM_TIMING41_GPIO1_TRIG_EN_RX_LO
DECL|XCVR_RD_TSM_TIMING41_GPIO1_TRIG_EN_TX_HI|macro|XCVR_RD_TSM_TIMING41_GPIO1_TRIG_EN_TX_HI
DECL|XCVR_RD_TSM_TIMING41_GPIO1_TRIG_EN_TX_LO|macro|XCVR_RD_TSM_TIMING41_GPIO1_TRIG_EN_TX_LO
DECL|XCVR_RD_TSM_TIMING41|macro|XCVR_RD_TSM_TIMING41
DECL|XCVR_RD_TSM_TIMING42_GPIO2_TRIG_EN_RX_HI|macro|XCVR_RD_TSM_TIMING42_GPIO2_TRIG_EN_RX_HI
DECL|XCVR_RD_TSM_TIMING42_GPIO2_TRIG_EN_RX_LO|macro|XCVR_RD_TSM_TIMING42_GPIO2_TRIG_EN_RX_LO
DECL|XCVR_RD_TSM_TIMING42_GPIO2_TRIG_EN_TX_HI|macro|XCVR_RD_TSM_TIMING42_GPIO2_TRIG_EN_TX_HI
DECL|XCVR_RD_TSM_TIMING42_GPIO2_TRIG_EN_TX_LO|macro|XCVR_RD_TSM_TIMING42_GPIO2_TRIG_EN_TX_LO
DECL|XCVR_RD_TSM_TIMING42|macro|XCVR_RD_TSM_TIMING42
DECL|XCVR_RD_TSM_TIMING43_GPIO3_TRIG_EN_RX_HI|macro|XCVR_RD_TSM_TIMING43_GPIO3_TRIG_EN_RX_HI
DECL|XCVR_RD_TSM_TIMING43_GPIO3_TRIG_EN_RX_LO|macro|XCVR_RD_TSM_TIMING43_GPIO3_TRIG_EN_RX_LO
DECL|XCVR_RD_TSM_TIMING43_GPIO3_TRIG_EN_TX_HI|macro|XCVR_RD_TSM_TIMING43_GPIO3_TRIG_EN_TX_HI
DECL|XCVR_RD_TSM_TIMING43_GPIO3_TRIG_EN_TX_LO|macro|XCVR_RD_TSM_TIMING43_GPIO3_TRIG_EN_TX_LO
DECL|XCVR_RD_TSM_TIMING43|macro|XCVR_RD_TSM_TIMING43
DECL|XCVR_RD_TX_ANA_CTRL_HPM_CAL_ADJUST|macro|XCVR_RD_TX_ANA_CTRL_HPM_CAL_ADJUST
DECL|XCVR_RD_TX_ANA_CTRL|macro|XCVR_RD_TX_ANA_CTRL
DECL|XCVR_RD_TX_DATA_PAD_PAT_DATA_PADDING_PAT_0|macro|XCVR_RD_TX_DATA_PAD_PAT_DATA_PADDING_PAT_0
DECL|XCVR_RD_TX_DATA_PAD_PAT_DATA_PADDING_PAT_1|macro|XCVR_RD_TX_DATA_PAD_PAT_DATA_PADDING_PAT_1
DECL|XCVR_RD_TX_DATA_PAD_PAT_DFT_LFSR_OUT|macro|XCVR_RD_TX_DATA_PAD_PAT_DFT_LFSR_OUT
DECL|XCVR_RD_TX_DATA_PAD_PAT_LRM|macro|XCVR_RD_TX_DATA_PAD_PAT_LRM
DECL|XCVR_RD_TX_DATA_PAD_PAT|macro|XCVR_RD_TX_DATA_PAD_PAT
DECL|XCVR_RD_TX_DFT_MOD_PAT|macro|XCVR_RD_TX_DFT_MOD_PAT
DECL|XCVR_RD_TX_DFT_TONE_0_1_DFT_TONE_0|macro|XCVR_RD_TX_DFT_TONE_0_1_DFT_TONE_0
DECL|XCVR_RD_TX_DFT_TONE_0_1_DFT_TONE_1|macro|XCVR_RD_TX_DFT_TONE_0_1_DFT_TONE_1
DECL|XCVR_RD_TX_DFT_TONE_0_1|macro|XCVR_RD_TX_DFT_TONE_0_1
DECL|XCVR_RD_TX_DFT_TONE_2_3_DFT_TONE_2|macro|XCVR_RD_TX_DFT_TONE_2_3_DFT_TONE_2
DECL|XCVR_RD_TX_DFT_TONE_2_3_DFT_TONE_3|macro|XCVR_RD_TX_DFT_TONE_2_3_DFT_TONE_3
DECL|XCVR_RD_TX_DFT_TONE_2_3|macro|XCVR_RD_TX_DFT_TONE_2_3
DECL|XCVR_RD_TX_DIG_CTRL_DFT_CLK_SEL|macro|XCVR_RD_TX_DIG_CTRL_DFT_CLK_SEL
DECL|XCVR_RD_TX_DIG_CTRL_DFT_EN|macro|XCVR_RD_TX_DIG_CTRL_DFT_EN
DECL|XCVR_RD_TX_DIG_CTRL_DFT_LFSR_LEN|macro|XCVR_RD_TX_DIG_CTRL_DFT_LFSR_LEN
DECL|XCVR_RD_TX_DIG_CTRL_DFT_MODE|macro|XCVR_RD_TX_DIG_CTRL_DFT_MODE
DECL|XCVR_RD_TX_DIG_CTRL_DP_SEL|macro|XCVR_RD_TX_DIG_CTRL_DP_SEL
DECL|XCVR_RD_TX_DIG_CTRL_FREQ_WORD_ADJ|macro|XCVR_RD_TX_DIG_CTRL_FREQ_WORD_ADJ
DECL|XCVR_RD_TX_DIG_CTRL_LFSR_EN|macro|XCVR_RD_TX_DIG_CTRL_LFSR_EN
DECL|XCVR_RD_TX_DIG_CTRL_POL|macro|XCVR_RD_TX_DIG_CTRL_POL
DECL|XCVR_RD_TX_DIG_CTRL_TONE_SEL|macro|XCVR_RD_TX_DIG_CTRL_TONE_SEL
DECL|XCVR_RD_TX_DIG_CTRL|macro|XCVR_RD_TX_DIG_CTRL
DECL|XCVR_RD_TX_FSK_MOD_SCALE_FSK_MODULATION_SCALE_0|macro|XCVR_RD_TX_FSK_MOD_SCALE_FSK_MODULATION_SCALE_0
DECL|XCVR_RD_TX_FSK_MOD_SCALE_FSK_MODULATION_SCALE_1|macro|XCVR_RD_TX_FSK_MOD_SCALE_FSK_MODULATION_SCALE_1
DECL|XCVR_RD_TX_FSK_MOD_SCALE|macro|XCVR_RD_TX_FSK_MOD_SCALE
DECL|XCVR_RD_TX_GFSK_COEFF1|macro|XCVR_RD_TX_GFSK_COEFF1
DECL|XCVR_RD_TX_GFSK_COEFF2|macro|XCVR_RD_TX_GFSK_COEFF2
DECL|XCVR_RD_TX_GFSK_MOD_CTRL_GFSK_FLD|macro|XCVR_RD_TX_GFSK_MOD_CTRL_GFSK_FLD
DECL|XCVR_RD_TX_GFSK_MOD_CTRL_GFSK_MI|macro|XCVR_RD_TX_GFSK_MOD_CTRL_GFSK_MI
DECL|XCVR_RD_TX_GFSK_MOD_CTRL_GFSK_MLD|macro|XCVR_RD_TX_GFSK_MOD_CTRL_GFSK_MLD
DECL|XCVR_RD_TX_GFSK_MOD_CTRL_GFSK_MULTIPLY_TABLE_MANUAL|macro|XCVR_RD_TX_GFSK_MOD_CTRL_GFSK_MULTIPLY_TABLE_MANUAL
DECL|XCVR_RD_TX_GFSK_MOD_CTRL_GFSK_SYMBOL_RATE|macro|XCVR_RD_TX_GFSK_MOD_CTRL_GFSK_SYMBOL_RATE
DECL|XCVR_RD_TX_GFSK_MOD_CTRL|macro|XCVR_RD_TX_GFSK_MOD_CTRL
DECL|XCVR_RD_TZA_CTRL_TZA_CAP_TUNE|macro|XCVR_RD_TZA_CTRL_TZA_CAP_TUNE
DECL|XCVR_RD_TZA_CTRL_TZA_CUR_CNTL|macro|XCVR_RD_TZA_CTRL_TZA_CUR_CNTL
DECL|XCVR_RD_TZA_CTRL_TZA_DCOC_ON|macro|XCVR_RD_TZA_CTRL_TZA_DCOC_ON
DECL|XCVR_RD_TZA_CTRL_TZA_GAIN|macro|XCVR_RD_TZA_CTRL_TZA_GAIN
DECL|XCVR_RD_TZA_CTRL_TZA_SPARE|macro|XCVR_RD_TZA_CTRL_TZA_SPARE
DECL|XCVR_RD_TZA_CTRL|macro|XCVR_RD_TZA_CTRL
DECL|XCVR_RD_XTAL_CTRL2_XTAL_ATST_ON|macro|XCVR_RD_XTAL_CTRL2_XTAL_ATST_ON
DECL|XCVR_RD_XTAL_CTRL2_XTAL_ATST_SEL|macro|XCVR_RD_XTAL_CTRL2_XTAL_ATST_SEL
DECL|XCVR_RD_XTAL_CTRL2_XTAL_DIG_CLK_OUT_ON|macro|XCVR_RD_XTAL_CTRL2_XTAL_DIG_CLK_OUT_ON
DECL|XCVR_RD_XTAL_CTRL2_XTAL_ON_OVRD_ON|macro|XCVR_RD_XTAL_CTRL2_XTAL_ON_OVRD_ON
DECL|XCVR_RD_XTAL_CTRL2_XTAL_ON_OVRD|macro|XCVR_RD_XTAL_CTRL2_XTAL_ON_OVRD
DECL|XCVR_RD_XTAL_CTRL2_XTAL_REG_ATST_SEL|macro|XCVR_RD_XTAL_CTRL2_XTAL_REG_ATST_SEL
DECL|XCVR_RD_XTAL_CTRL2_XTAL_REG_BYPASS_ON|macro|XCVR_RD_XTAL_CTRL2_XTAL_REG_BYPASS_ON
DECL|XCVR_RD_XTAL_CTRL2_XTAL_REG_ON_OVRD_ON|macro|XCVR_RD_XTAL_CTRL2_XTAL_REG_ON_OVRD_ON
DECL|XCVR_RD_XTAL_CTRL2_XTAL_REG_ON_OVRD|macro|XCVR_RD_XTAL_CTRL2_XTAL_REG_ON_OVRD
DECL|XCVR_RD_XTAL_CTRL2_XTAL_REG_SUPPLY|macro|XCVR_RD_XTAL_CTRL2_XTAL_REG_SUPPLY
DECL|XCVR_RD_XTAL_CTRL2_XTAL_SPARE|macro|XCVR_RD_XTAL_CTRL2_XTAL_SPARE
DECL|XCVR_RD_XTAL_CTRL2|macro|XCVR_RD_XTAL_CTRL2
DECL|XCVR_RD_XTAL_CTRL_XTAL_ALC_ON|macro|XCVR_RD_XTAL_CTRL_XTAL_ALC_ON
DECL|XCVR_RD_XTAL_CTRL_XTAL_ALC_START_512U|macro|XCVR_RD_XTAL_CTRL_XTAL_ALC_START_512U
DECL|XCVR_RD_XTAL_CTRL_XTAL_BYPASS|macro|XCVR_RD_XTAL_CTRL_XTAL_BYPASS
DECL|XCVR_RD_XTAL_CTRL_XTAL_COMP_BIAS_HI|macro|XCVR_RD_XTAL_CTRL_XTAL_COMP_BIAS_HI
DECL|XCVR_RD_XTAL_CTRL_XTAL_COMP_BIAS_LO|macro|XCVR_RD_XTAL_CTRL_XTAL_COMP_BIAS_LO
DECL|XCVR_RD_XTAL_CTRL_XTAL_GM|macro|XCVR_RD_XTAL_CTRL_XTAL_GM
DECL|XCVR_RD_XTAL_CTRL_XTAL_READY_COUNT_SEL|macro|XCVR_RD_XTAL_CTRL_XTAL_READY_COUNT_SEL
DECL|XCVR_RD_XTAL_CTRL_XTAL_READY|macro|XCVR_RD_XTAL_CTRL_XTAL_READY
DECL|XCVR_RD_XTAL_CTRL_XTAL_TRIM|macro|XCVR_RD_XTAL_CTRL_XTAL_TRIM
DECL|XCVR_RD_XTAL_CTRL|macro|XCVR_RD_XTAL_CTRL
DECL|XCVR_RD_ZBDEM_AFC_AFC_EN|macro|XCVR_RD_ZBDEM_AFC_AFC_EN
DECL|XCVR_RD_ZBDEM_AFC_AFC_OUT|macro|XCVR_RD_ZBDEM_AFC_AFC_OUT
DECL|XCVR_RD_ZBDEM_AFC_DCD_EN|macro|XCVR_RD_ZBDEM_AFC_DCD_EN
DECL|XCVR_RD_ZBDEM_AFC|macro|XCVR_RD_ZBDEM_AFC
DECL|XCVR_RMW_ADC_ADJ|macro|XCVR_RMW_ADC_ADJ
DECL|XCVR_RMW_ADC_CTRL|macro|XCVR_RMW_ADC_CTRL
DECL|XCVR_RMW_ADC_REGS|macro|XCVR_RMW_ADC_REGS
DECL|XCVR_RMW_ADC_TEST_CTRL|macro|XCVR_RMW_ADC_TEST_CTRL
DECL|XCVR_RMW_ADC_TRIMS|macro|XCVR_RMW_ADC_TRIMS
DECL|XCVR_RMW_ADC_TUNE|macro|XCVR_RMW_ADC_TUNE
DECL|XCVR_RMW_AGC_CTRL_0|macro|XCVR_RMW_AGC_CTRL_0
DECL|XCVR_RMW_AGC_CTRL_1|macro|XCVR_RMW_AGC_CTRL_1
DECL|XCVR_RMW_AGC_CTRL_2|macro|XCVR_RMW_AGC_CTRL_2
DECL|XCVR_RMW_AGC_CTRL_3|macro|XCVR_RMW_AGC_CTRL_3
DECL|XCVR_RMW_AGC_GAIN_TBL_03_00|macro|XCVR_RMW_AGC_GAIN_TBL_03_00
DECL|XCVR_RMW_AGC_GAIN_TBL_07_04|macro|XCVR_RMW_AGC_GAIN_TBL_07_04
DECL|XCVR_RMW_AGC_GAIN_TBL_11_08|macro|XCVR_RMW_AGC_GAIN_TBL_11_08
DECL|XCVR_RMW_AGC_GAIN_TBL_15_12|macro|XCVR_RMW_AGC_GAIN_TBL_15_12
DECL|XCVR_RMW_AGC_GAIN_TBL_19_16|macro|XCVR_RMW_AGC_GAIN_TBL_19_16
DECL|XCVR_RMW_AGC_GAIN_TBL_23_20|macro|XCVR_RMW_AGC_GAIN_TBL_23_20
DECL|XCVR_RMW_AGC_GAIN_TBL_26_24|macro|XCVR_RMW_AGC_GAIN_TBL_26_24
DECL|XCVR_RMW_ANA_SPARE|macro|XCVR_RMW_ANA_SPARE
DECL|XCVR_RMW_BBF_CTRL|macro|XCVR_RMW_BBF_CTRL
DECL|XCVR_RMW_BBF_RES_TUNE_LIN_VAL_10_8|macro|XCVR_RMW_BBF_RES_TUNE_LIN_VAL_10_8
DECL|XCVR_RMW_BBF_RES_TUNE_LIN_VAL_3_0|macro|XCVR_RMW_BBF_RES_TUNE_LIN_VAL_3_0
DECL|XCVR_RMW_BBF_RES_TUNE_LIN_VAL_7_4|macro|XCVR_RMW_BBF_RES_TUNE_LIN_VAL_7_4
DECL|XCVR_RMW_BBF_RES_TUNE_VAL_10_8|macro|XCVR_RMW_BBF_RES_TUNE_VAL_10_8
DECL|XCVR_RMW_BBF_RES_TUNE_VAL_7_0|macro|XCVR_RMW_BBF_RES_TUNE_VAL_7_0
DECL|XCVR_RMW_BGAP_CTRL|macro|XCVR_RMW_BGAP_CTRL
DECL|XCVR_RMW_CORR_CTRL|macro|XCVR_RMW_CORR_CTRL
DECL|XCVR_RMW_CTRL|macro|XCVR_RMW_CTRL
DECL|XCVR_RMW_DCOC_CAL_GAIN|macro|XCVR_RMW_DCOC_CAL_GAIN
DECL|XCVR_RMW_DCOC_CAL_IIR|macro|XCVR_RMW_DCOC_CAL_IIR
DECL|XCVR_RMW_DCOC_CAL_RCP|macro|XCVR_RMW_DCOC_CAL_RCP
DECL|XCVR_RMW_DCOC_CTRL_0|macro|XCVR_RMW_DCOC_CTRL_0
DECL|XCVR_RMW_DCOC_CTRL_1|macro|XCVR_RMW_DCOC_CTRL_1
DECL|XCVR_RMW_DCOC_CTRL_2|macro|XCVR_RMW_DCOC_CTRL_2
DECL|XCVR_RMW_DCOC_CTRL_3|macro|XCVR_RMW_DCOC_CTRL_3
DECL|XCVR_RMW_DCOC_CTRL_4|macro|XCVR_RMW_DCOC_CTRL_4
DECL|XCVR_RMW_DCOC_OFFSET_|macro|XCVR_RMW_DCOC_OFFSET_
DECL|XCVR_RMW_DCOC_TZA_STEP_|macro|XCVR_RMW_DCOC_TZA_STEP_
DECL|XCVR_RMW_DMA_CTRL|macro|XCVR_RMW_DMA_CTRL
DECL|XCVR_RMW_DTEST_CTRL|macro|XCVR_RMW_DTEST_CTRL
DECL|XCVR_RMW_END_OF_SEQ|macro|XCVR_RMW_END_OF_SEQ
DECL|XCVR_RMW_FAD_THR|macro|XCVR_RMW_FAD_THR
DECL|XCVR_RMW_IQMC_CAL|macro|XCVR_RMW_IQMC_CAL
DECL|XCVR_RMW_IQMC_CTRL|macro|XCVR_RMW_IQMC_CTRL
DECL|XCVR_RMW_LPPS_CTRL|macro|XCVR_RMW_LPPS_CTRL
DECL|XCVR_RMW_OVERWRITE_VER|macro|XCVR_RMW_OVERWRITE_VER
DECL|XCVR_RMW_PA_BIAS_TBL0|macro|XCVR_RMW_PA_BIAS_TBL0
DECL|XCVR_RMW_PA_BIAS_TBL1|macro|XCVR_RMW_PA_BIAS_TBL1
DECL|XCVR_RMW_PA_POWER|macro|XCVR_RMW_PA_POWER
DECL|XCVR_RMW_PB_CTRL|macro|XCVR_RMW_PB_CTRL
DECL|XCVR_RMW_PLL_CHAN_MAP|macro|XCVR_RMW_PLL_CHAN_MAP
DECL|XCVR_RMW_PLL_CTRL2|macro|XCVR_RMW_PLL_CTRL2
DECL|XCVR_RMW_PLL_CTRL|macro|XCVR_RMW_PLL_CTRL
DECL|XCVR_RMW_PLL_CTUNE_CTRL|macro|XCVR_RMW_PLL_CTUNE_CTRL
DECL|XCVR_RMW_PLL_DELAY_MATCH|macro|XCVR_RMW_PLL_DELAY_MATCH
DECL|XCVR_RMW_PLL_HPM_CAL_CTRL|macro|XCVR_RMW_PLL_HPM_CAL_CTRL
DECL|XCVR_RMW_PLL_HPM_SDM_FRACTION|macro|XCVR_RMW_PLL_HPM_SDM_FRACTION
DECL|XCVR_RMW_PLL_HP_MOD_CTRL|macro|XCVR_RMW_PLL_HP_MOD_CTRL
DECL|XCVR_RMW_PLL_LD_HPM_CAL1|macro|XCVR_RMW_PLL_LD_HPM_CAL1
DECL|XCVR_RMW_PLL_LD_HPM_CAL2|macro|XCVR_RMW_PLL_LD_HPM_CAL2
DECL|XCVR_RMW_PLL_LOCK_DETECT|macro|XCVR_RMW_PLL_LOCK_DETECT
DECL|XCVR_RMW_PLL_LP_MOD_CTRL|macro|XCVR_RMW_PLL_LP_MOD_CTRL
DECL|XCVR_RMW_PLL_LP_SDM_CTRL1|macro|XCVR_RMW_PLL_LP_SDM_CTRL1
DECL|XCVR_RMW_PLL_LP_SDM_CTRL2|macro|XCVR_RMW_PLL_LP_SDM_CTRL2
DECL|XCVR_RMW_PLL_LP_SDM_CTRL3|macro|XCVR_RMW_PLL_LP_SDM_CTRL3
DECL|XCVR_RMW_PLL_MOD_OVRD|macro|XCVR_RMW_PLL_MOD_OVRD
DECL|XCVR_RMW_PLL_TEST_CTRL|macro|XCVR_RMW_PLL_TEST_CTRL
DECL|XCVR_RMW_PN_CODE|macro|XCVR_RMW_PN_CODE
DECL|XCVR_RMW_PN_TYPE|macro|XCVR_RMW_PN_TYPE
DECL|XCVR_RMW_QGEN_CTRL|macro|XCVR_RMW_QGEN_CTRL
DECL|XCVR_RMW_RECYCLE_COUNT|macro|XCVR_RMW_RECYCLE_COUNT
DECL|XCVR_RMW_RSSI_CTRL_0|macro|XCVR_RMW_RSSI_CTRL_0
DECL|XCVR_RMW_RSSI_CTRL_1|macro|XCVR_RMW_RSSI_CTRL_1
DECL|XCVR_RMW_RX_ANA_CTRL|macro|XCVR_RMW_RX_ANA_CTRL
DECL|XCVR_RMW_RX_CHF_COEF|macro|XCVR_RMW_RX_CHF_COEF
DECL|XCVR_RMW_RX_DIG_CTRL|macro|XCVR_RMW_RX_DIG_CTRL
DECL|XCVR_RMW_SNF_THR|macro|XCVR_RMW_SNF_THR
DECL|XCVR_RMW_SYNC_CTRL|macro|XCVR_RMW_SYNC_CTRL
DECL|XCVR_RMW_TCA_AGC_LIN_VAL_2_0|macro|XCVR_RMW_TCA_AGC_LIN_VAL_2_0
DECL|XCVR_RMW_TCA_AGC_LIN_VAL_5_3|macro|XCVR_RMW_TCA_AGC_LIN_VAL_5_3
DECL|XCVR_RMW_TCA_AGC_LIN_VAL_8_6|macro|XCVR_RMW_TCA_AGC_LIN_VAL_8_6
DECL|XCVR_RMW_TCA_AGC_VAL_3_0|macro|XCVR_RMW_TCA_AGC_VAL_3_0
DECL|XCVR_RMW_TCA_AGC_VAL_7_4|macro|XCVR_RMW_TCA_AGC_VAL_7_4
DECL|XCVR_RMW_TCA_AGC_VAL_8|macro|XCVR_RMW_TCA_AGC_VAL_8
DECL|XCVR_RMW_TCA_CTRL|macro|XCVR_RMW_TCA_CTRL
DECL|XCVR_RMW_TSM_CTRL|macro|XCVR_RMW_TSM_CTRL
DECL|XCVR_RMW_TSM_OVRD0|macro|XCVR_RMW_TSM_OVRD0
DECL|XCVR_RMW_TSM_OVRD1|macro|XCVR_RMW_TSM_OVRD1
DECL|XCVR_RMW_TSM_OVRD2|macro|XCVR_RMW_TSM_OVRD2
DECL|XCVR_RMW_TSM_OVRD3|macro|XCVR_RMW_TSM_OVRD3
DECL|XCVR_RMW_TSM_TIMING00|macro|XCVR_RMW_TSM_TIMING00
DECL|XCVR_RMW_TSM_TIMING01|macro|XCVR_RMW_TSM_TIMING01
DECL|XCVR_RMW_TSM_TIMING02|macro|XCVR_RMW_TSM_TIMING02
DECL|XCVR_RMW_TSM_TIMING03|macro|XCVR_RMW_TSM_TIMING03
DECL|XCVR_RMW_TSM_TIMING04|macro|XCVR_RMW_TSM_TIMING04
DECL|XCVR_RMW_TSM_TIMING05|macro|XCVR_RMW_TSM_TIMING05
DECL|XCVR_RMW_TSM_TIMING06|macro|XCVR_RMW_TSM_TIMING06
DECL|XCVR_RMW_TSM_TIMING07|macro|XCVR_RMW_TSM_TIMING07
DECL|XCVR_RMW_TSM_TIMING08|macro|XCVR_RMW_TSM_TIMING08
DECL|XCVR_RMW_TSM_TIMING09|macro|XCVR_RMW_TSM_TIMING09
DECL|XCVR_RMW_TSM_TIMING10|macro|XCVR_RMW_TSM_TIMING10
DECL|XCVR_RMW_TSM_TIMING11|macro|XCVR_RMW_TSM_TIMING11
DECL|XCVR_RMW_TSM_TIMING12|macro|XCVR_RMW_TSM_TIMING12
DECL|XCVR_RMW_TSM_TIMING13|macro|XCVR_RMW_TSM_TIMING13
DECL|XCVR_RMW_TSM_TIMING14|macro|XCVR_RMW_TSM_TIMING14
DECL|XCVR_RMW_TSM_TIMING15|macro|XCVR_RMW_TSM_TIMING15
DECL|XCVR_RMW_TSM_TIMING16|macro|XCVR_RMW_TSM_TIMING16
DECL|XCVR_RMW_TSM_TIMING17|macro|XCVR_RMW_TSM_TIMING17
DECL|XCVR_RMW_TSM_TIMING18|macro|XCVR_RMW_TSM_TIMING18
DECL|XCVR_RMW_TSM_TIMING19|macro|XCVR_RMW_TSM_TIMING19
DECL|XCVR_RMW_TSM_TIMING20|macro|XCVR_RMW_TSM_TIMING20
DECL|XCVR_RMW_TSM_TIMING21|macro|XCVR_RMW_TSM_TIMING21
DECL|XCVR_RMW_TSM_TIMING22|macro|XCVR_RMW_TSM_TIMING22
DECL|XCVR_RMW_TSM_TIMING23|macro|XCVR_RMW_TSM_TIMING23
DECL|XCVR_RMW_TSM_TIMING24|macro|XCVR_RMW_TSM_TIMING24
DECL|XCVR_RMW_TSM_TIMING25|macro|XCVR_RMW_TSM_TIMING25
DECL|XCVR_RMW_TSM_TIMING26|macro|XCVR_RMW_TSM_TIMING26
DECL|XCVR_RMW_TSM_TIMING27|macro|XCVR_RMW_TSM_TIMING27
DECL|XCVR_RMW_TSM_TIMING28|macro|XCVR_RMW_TSM_TIMING28
DECL|XCVR_RMW_TSM_TIMING29|macro|XCVR_RMW_TSM_TIMING29
DECL|XCVR_RMW_TSM_TIMING30|macro|XCVR_RMW_TSM_TIMING30
DECL|XCVR_RMW_TSM_TIMING31|macro|XCVR_RMW_TSM_TIMING31
DECL|XCVR_RMW_TSM_TIMING32|macro|XCVR_RMW_TSM_TIMING32
DECL|XCVR_RMW_TSM_TIMING33|macro|XCVR_RMW_TSM_TIMING33
DECL|XCVR_RMW_TSM_TIMING34|macro|XCVR_RMW_TSM_TIMING34
DECL|XCVR_RMW_TSM_TIMING35|macro|XCVR_RMW_TSM_TIMING35
DECL|XCVR_RMW_TSM_TIMING36|macro|XCVR_RMW_TSM_TIMING36
DECL|XCVR_RMW_TSM_TIMING37|macro|XCVR_RMW_TSM_TIMING37
DECL|XCVR_RMW_TSM_TIMING38|macro|XCVR_RMW_TSM_TIMING38
DECL|XCVR_RMW_TSM_TIMING39|macro|XCVR_RMW_TSM_TIMING39
DECL|XCVR_RMW_TSM_TIMING40|macro|XCVR_RMW_TSM_TIMING40
DECL|XCVR_RMW_TSM_TIMING41|macro|XCVR_RMW_TSM_TIMING41
DECL|XCVR_RMW_TSM_TIMING42|macro|XCVR_RMW_TSM_TIMING42
DECL|XCVR_RMW_TSM_TIMING43|macro|XCVR_RMW_TSM_TIMING43
DECL|XCVR_RMW_TX_ANA_CTRL|macro|XCVR_RMW_TX_ANA_CTRL
DECL|XCVR_RMW_TX_DATA_PAD_PAT|macro|XCVR_RMW_TX_DATA_PAD_PAT
DECL|XCVR_RMW_TX_DFT_MOD_PAT|macro|XCVR_RMW_TX_DFT_MOD_PAT
DECL|XCVR_RMW_TX_DFT_TONE_0_1|macro|XCVR_RMW_TX_DFT_TONE_0_1
DECL|XCVR_RMW_TX_DFT_TONE_2_3|macro|XCVR_RMW_TX_DFT_TONE_2_3
DECL|XCVR_RMW_TX_DIG_CTRL|macro|XCVR_RMW_TX_DIG_CTRL
DECL|XCVR_RMW_TX_FSK_MOD_SCALE|macro|XCVR_RMW_TX_FSK_MOD_SCALE
DECL|XCVR_RMW_TX_GFSK_COEFF1|macro|XCVR_RMW_TX_GFSK_COEFF1
DECL|XCVR_RMW_TX_GFSK_COEFF2|macro|XCVR_RMW_TX_GFSK_COEFF2
DECL|XCVR_RMW_TX_GFSK_MOD_CTRL|macro|XCVR_RMW_TX_GFSK_MOD_CTRL
DECL|XCVR_RMW_TZA_CTRL|macro|XCVR_RMW_TZA_CTRL
DECL|XCVR_RMW_XTAL_CTRL2|macro|XCVR_RMW_XTAL_CTRL2
DECL|XCVR_RMW_XTAL_CTRL|macro|XCVR_RMW_XTAL_CTRL
DECL|XCVR_RMW_ZBDEM_AFC|macro|XCVR_RMW_ZBDEM_AFC
DECL|XCVR_SET_ADC_ADJ|macro|XCVR_SET_ADC_ADJ
DECL|XCVR_SET_ADC_CTRL|macro|XCVR_SET_ADC_CTRL
DECL|XCVR_SET_ADC_REGS|macro|XCVR_SET_ADC_REGS
DECL|XCVR_SET_ADC_TEST_CTRL|macro|XCVR_SET_ADC_TEST_CTRL
DECL|XCVR_SET_ADC_TRIMS|macro|XCVR_SET_ADC_TRIMS
DECL|XCVR_SET_ADC_TUNE|macro|XCVR_SET_ADC_TUNE
DECL|XCVR_SET_AGC_CTRL_0|macro|XCVR_SET_AGC_CTRL_0
DECL|XCVR_SET_AGC_CTRL_1|macro|XCVR_SET_AGC_CTRL_1
DECL|XCVR_SET_AGC_CTRL_2|macro|XCVR_SET_AGC_CTRL_2
DECL|XCVR_SET_AGC_CTRL_3|macro|XCVR_SET_AGC_CTRL_3
DECL|XCVR_SET_AGC_GAIN_TBL_03_00|macro|XCVR_SET_AGC_GAIN_TBL_03_00
DECL|XCVR_SET_AGC_GAIN_TBL_07_04|macro|XCVR_SET_AGC_GAIN_TBL_07_04
DECL|XCVR_SET_AGC_GAIN_TBL_11_08|macro|XCVR_SET_AGC_GAIN_TBL_11_08
DECL|XCVR_SET_AGC_GAIN_TBL_15_12|macro|XCVR_SET_AGC_GAIN_TBL_15_12
DECL|XCVR_SET_AGC_GAIN_TBL_19_16|macro|XCVR_SET_AGC_GAIN_TBL_19_16
DECL|XCVR_SET_AGC_GAIN_TBL_23_20|macro|XCVR_SET_AGC_GAIN_TBL_23_20
DECL|XCVR_SET_AGC_GAIN_TBL_26_24|macro|XCVR_SET_AGC_GAIN_TBL_26_24
DECL|XCVR_SET_ANA_SPARE|macro|XCVR_SET_ANA_SPARE
DECL|XCVR_SET_BBF_CTRL|macro|XCVR_SET_BBF_CTRL
DECL|XCVR_SET_BBF_RES_TUNE_LIN_VAL_10_8|macro|XCVR_SET_BBF_RES_TUNE_LIN_VAL_10_8
DECL|XCVR_SET_BBF_RES_TUNE_LIN_VAL_3_0|macro|XCVR_SET_BBF_RES_TUNE_LIN_VAL_3_0
DECL|XCVR_SET_BBF_RES_TUNE_LIN_VAL_7_4|macro|XCVR_SET_BBF_RES_TUNE_LIN_VAL_7_4
DECL|XCVR_SET_BBF_RES_TUNE_VAL_10_8|macro|XCVR_SET_BBF_RES_TUNE_VAL_10_8
DECL|XCVR_SET_BBF_RES_TUNE_VAL_7_0|macro|XCVR_SET_BBF_RES_TUNE_VAL_7_0
DECL|XCVR_SET_BGAP_CTRL|macro|XCVR_SET_BGAP_CTRL
DECL|XCVR_SET_CORR_CTRL|macro|XCVR_SET_CORR_CTRL
DECL|XCVR_SET_CTRL|macro|XCVR_SET_CTRL
DECL|XCVR_SET_DCOC_CAL_GAIN|macro|XCVR_SET_DCOC_CAL_GAIN
DECL|XCVR_SET_DCOC_CAL_IIR|macro|XCVR_SET_DCOC_CAL_IIR
DECL|XCVR_SET_DCOC_CAL_RCP|macro|XCVR_SET_DCOC_CAL_RCP
DECL|XCVR_SET_DCOC_CTRL_0|macro|XCVR_SET_DCOC_CTRL_0
DECL|XCVR_SET_DCOC_CTRL_1|macro|XCVR_SET_DCOC_CTRL_1
DECL|XCVR_SET_DCOC_CTRL_2|macro|XCVR_SET_DCOC_CTRL_2
DECL|XCVR_SET_DCOC_CTRL_3|macro|XCVR_SET_DCOC_CTRL_3
DECL|XCVR_SET_DCOC_CTRL_4|macro|XCVR_SET_DCOC_CTRL_4
DECL|XCVR_SET_DCOC_OFFSET_|macro|XCVR_SET_DCOC_OFFSET_
DECL|XCVR_SET_DCOC_TZA_STEP_|macro|XCVR_SET_DCOC_TZA_STEP_
DECL|XCVR_SET_DMA_CTRL|macro|XCVR_SET_DMA_CTRL
DECL|XCVR_SET_DTEST_CTRL|macro|XCVR_SET_DTEST_CTRL
DECL|XCVR_SET_END_OF_SEQ|macro|XCVR_SET_END_OF_SEQ
DECL|XCVR_SET_FAD_THR|macro|XCVR_SET_FAD_THR
DECL|XCVR_SET_IQMC_CAL|macro|XCVR_SET_IQMC_CAL
DECL|XCVR_SET_IQMC_CTRL|macro|XCVR_SET_IQMC_CTRL
DECL|XCVR_SET_LPPS_CTRL|macro|XCVR_SET_LPPS_CTRL
DECL|XCVR_SET_OVERWRITE_VER|macro|XCVR_SET_OVERWRITE_VER
DECL|XCVR_SET_PA_BIAS_TBL0|macro|XCVR_SET_PA_BIAS_TBL0
DECL|XCVR_SET_PA_BIAS_TBL1|macro|XCVR_SET_PA_BIAS_TBL1
DECL|XCVR_SET_PA_POWER|macro|XCVR_SET_PA_POWER
DECL|XCVR_SET_PB_CTRL|macro|XCVR_SET_PB_CTRL
DECL|XCVR_SET_PLL_CHAN_MAP|macro|XCVR_SET_PLL_CHAN_MAP
DECL|XCVR_SET_PLL_CTRL2|macro|XCVR_SET_PLL_CTRL2
DECL|XCVR_SET_PLL_CTRL|macro|XCVR_SET_PLL_CTRL
DECL|XCVR_SET_PLL_CTUNE_CTRL|macro|XCVR_SET_PLL_CTUNE_CTRL
DECL|XCVR_SET_PLL_DELAY_MATCH|macro|XCVR_SET_PLL_DELAY_MATCH
DECL|XCVR_SET_PLL_HPM_CAL_CTRL|macro|XCVR_SET_PLL_HPM_CAL_CTRL
DECL|XCVR_SET_PLL_HPM_SDM_FRACTION|macro|XCVR_SET_PLL_HPM_SDM_FRACTION
DECL|XCVR_SET_PLL_HP_MOD_CTRL|macro|XCVR_SET_PLL_HP_MOD_CTRL
DECL|XCVR_SET_PLL_LD_HPM_CAL1|macro|XCVR_SET_PLL_LD_HPM_CAL1
DECL|XCVR_SET_PLL_LD_HPM_CAL2|macro|XCVR_SET_PLL_LD_HPM_CAL2
DECL|XCVR_SET_PLL_LOCK_DETECT|macro|XCVR_SET_PLL_LOCK_DETECT
DECL|XCVR_SET_PLL_LP_MOD_CTRL|macro|XCVR_SET_PLL_LP_MOD_CTRL
DECL|XCVR_SET_PLL_LP_SDM_CTRL1|macro|XCVR_SET_PLL_LP_SDM_CTRL1
DECL|XCVR_SET_PLL_LP_SDM_CTRL2|macro|XCVR_SET_PLL_LP_SDM_CTRL2
DECL|XCVR_SET_PLL_LP_SDM_CTRL3|macro|XCVR_SET_PLL_LP_SDM_CTRL3
DECL|XCVR_SET_PLL_MOD_OVRD|macro|XCVR_SET_PLL_MOD_OVRD
DECL|XCVR_SET_PLL_TEST_CTRL|macro|XCVR_SET_PLL_TEST_CTRL
DECL|XCVR_SET_PN_CODE|macro|XCVR_SET_PN_CODE
DECL|XCVR_SET_PN_TYPE|macro|XCVR_SET_PN_TYPE
DECL|XCVR_SET_QGEN_CTRL|macro|XCVR_SET_QGEN_CTRL
DECL|XCVR_SET_RECYCLE_COUNT|macro|XCVR_SET_RECYCLE_COUNT
DECL|XCVR_SET_RSSI_CTRL_0|macro|XCVR_SET_RSSI_CTRL_0
DECL|XCVR_SET_RSSI_CTRL_1|macro|XCVR_SET_RSSI_CTRL_1
DECL|XCVR_SET_RX_ANA_CTRL|macro|XCVR_SET_RX_ANA_CTRL
DECL|XCVR_SET_RX_CHF_COEF|macro|XCVR_SET_RX_CHF_COEF
DECL|XCVR_SET_RX_DIG_CTRL|macro|XCVR_SET_RX_DIG_CTRL
DECL|XCVR_SET_SNF_THR|macro|XCVR_SET_SNF_THR
DECL|XCVR_SET_SYNC_CTRL|macro|XCVR_SET_SYNC_CTRL
DECL|XCVR_SET_TCA_AGC_LIN_VAL_2_0|macro|XCVR_SET_TCA_AGC_LIN_VAL_2_0
DECL|XCVR_SET_TCA_AGC_LIN_VAL_5_3|macro|XCVR_SET_TCA_AGC_LIN_VAL_5_3
DECL|XCVR_SET_TCA_AGC_LIN_VAL_8_6|macro|XCVR_SET_TCA_AGC_LIN_VAL_8_6
DECL|XCVR_SET_TCA_AGC_VAL_3_0|macro|XCVR_SET_TCA_AGC_VAL_3_0
DECL|XCVR_SET_TCA_AGC_VAL_7_4|macro|XCVR_SET_TCA_AGC_VAL_7_4
DECL|XCVR_SET_TCA_AGC_VAL_8|macro|XCVR_SET_TCA_AGC_VAL_8
DECL|XCVR_SET_TCA_CTRL|macro|XCVR_SET_TCA_CTRL
DECL|XCVR_SET_TSM_CTRL|macro|XCVR_SET_TSM_CTRL
DECL|XCVR_SET_TSM_OVRD0|macro|XCVR_SET_TSM_OVRD0
DECL|XCVR_SET_TSM_OVRD1|macro|XCVR_SET_TSM_OVRD1
DECL|XCVR_SET_TSM_OVRD2|macro|XCVR_SET_TSM_OVRD2
DECL|XCVR_SET_TSM_OVRD3|macro|XCVR_SET_TSM_OVRD3
DECL|XCVR_SET_TSM_TIMING00|macro|XCVR_SET_TSM_TIMING00
DECL|XCVR_SET_TSM_TIMING01|macro|XCVR_SET_TSM_TIMING01
DECL|XCVR_SET_TSM_TIMING02|macro|XCVR_SET_TSM_TIMING02
DECL|XCVR_SET_TSM_TIMING03|macro|XCVR_SET_TSM_TIMING03
DECL|XCVR_SET_TSM_TIMING04|macro|XCVR_SET_TSM_TIMING04
DECL|XCVR_SET_TSM_TIMING05|macro|XCVR_SET_TSM_TIMING05
DECL|XCVR_SET_TSM_TIMING06|macro|XCVR_SET_TSM_TIMING06
DECL|XCVR_SET_TSM_TIMING07|macro|XCVR_SET_TSM_TIMING07
DECL|XCVR_SET_TSM_TIMING08|macro|XCVR_SET_TSM_TIMING08
DECL|XCVR_SET_TSM_TIMING09|macro|XCVR_SET_TSM_TIMING09
DECL|XCVR_SET_TSM_TIMING10|macro|XCVR_SET_TSM_TIMING10
DECL|XCVR_SET_TSM_TIMING11|macro|XCVR_SET_TSM_TIMING11
DECL|XCVR_SET_TSM_TIMING12|macro|XCVR_SET_TSM_TIMING12
DECL|XCVR_SET_TSM_TIMING13|macro|XCVR_SET_TSM_TIMING13
DECL|XCVR_SET_TSM_TIMING14|macro|XCVR_SET_TSM_TIMING14
DECL|XCVR_SET_TSM_TIMING15|macro|XCVR_SET_TSM_TIMING15
DECL|XCVR_SET_TSM_TIMING16|macro|XCVR_SET_TSM_TIMING16
DECL|XCVR_SET_TSM_TIMING17|macro|XCVR_SET_TSM_TIMING17
DECL|XCVR_SET_TSM_TIMING18|macro|XCVR_SET_TSM_TIMING18
DECL|XCVR_SET_TSM_TIMING19|macro|XCVR_SET_TSM_TIMING19
DECL|XCVR_SET_TSM_TIMING20|macro|XCVR_SET_TSM_TIMING20
DECL|XCVR_SET_TSM_TIMING21|macro|XCVR_SET_TSM_TIMING21
DECL|XCVR_SET_TSM_TIMING22|macro|XCVR_SET_TSM_TIMING22
DECL|XCVR_SET_TSM_TIMING23|macro|XCVR_SET_TSM_TIMING23
DECL|XCVR_SET_TSM_TIMING24|macro|XCVR_SET_TSM_TIMING24
DECL|XCVR_SET_TSM_TIMING25|macro|XCVR_SET_TSM_TIMING25
DECL|XCVR_SET_TSM_TIMING26|macro|XCVR_SET_TSM_TIMING26
DECL|XCVR_SET_TSM_TIMING27|macro|XCVR_SET_TSM_TIMING27
DECL|XCVR_SET_TSM_TIMING28|macro|XCVR_SET_TSM_TIMING28
DECL|XCVR_SET_TSM_TIMING29|macro|XCVR_SET_TSM_TIMING29
DECL|XCVR_SET_TSM_TIMING30|macro|XCVR_SET_TSM_TIMING30
DECL|XCVR_SET_TSM_TIMING31|macro|XCVR_SET_TSM_TIMING31
DECL|XCVR_SET_TSM_TIMING32|macro|XCVR_SET_TSM_TIMING32
DECL|XCVR_SET_TSM_TIMING33|macro|XCVR_SET_TSM_TIMING33
DECL|XCVR_SET_TSM_TIMING34|macro|XCVR_SET_TSM_TIMING34
DECL|XCVR_SET_TSM_TIMING35|macro|XCVR_SET_TSM_TIMING35
DECL|XCVR_SET_TSM_TIMING36|macro|XCVR_SET_TSM_TIMING36
DECL|XCVR_SET_TSM_TIMING37|macro|XCVR_SET_TSM_TIMING37
DECL|XCVR_SET_TSM_TIMING38|macro|XCVR_SET_TSM_TIMING38
DECL|XCVR_SET_TSM_TIMING39|macro|XCVR_SET_TSM_TIMING39
DECL|XCVR_SET_TSM_TIMING40|macro|XCVR_SET_TSM_TIMING40
DECL|XCVR_SET_TSM_TIMING41|macro|XCVR_SET_TSM_TIMING41
DECL|XCVR_SET_TSM_TIMING42|macro|XCVR_SET_TSM_TIMING42
DECL|XCVR_SET_TSM_TIMING43|macro|XCVR_SET_TSM_TIMING43
DECL|XCVR_SET_TX_ANA_CTRL|macro|XCVR_SET_TX_ANA_CTRL
DECL|XCVR_SET_TX_DATA_PAD_PAT|macro|XCVR_SET_TX_DATA_PAD_PAT
DECL|XCVR_SET_TX_DFT_MOD_PAT|macro|XCVR_SET_TX_DFT_MOD_PAT
DECL|XCVR_SET_TX_DFT_TONE_0_1|macro|XCVR_SET_TX_DFT_TONE_0_1
DECL|XCVR_SET_TX_DFT_TONE_2_3|macro|XCVR_SET_TX_DFT_TONE_2_3
DECL|XCVR_SET_TX_DIG_CTRL|macro|XCVR_SET_TX_DIG_CTRL
DECL|XCVR_SET_TX_FSK_MOD_SCALE|macro|XCVR_SET_TX_FSK_MOD_SCALE
DECL|XCVR_SET_TX_GFSK_COEFF1|macro|XCVR_SET_TX_GFSK_COEFF1
DECL|XCVR_SET_TX_GFSK_COEFF2|macro|XCVR_SET_TX_GFSK_COEFF2
DECL|XCVR_SET_TX_GFSK_MOD_CTRL|macro|XCVR_SET_TX_GFSK_MOD_CTRL
DECL|XCVR_SET_TZA_CTRL|macro|XCVR_SET_TZA_CTRL
DECL|XCVR_SET_XTAL_CTRL2|macro|XCVR_SET_XTAL_CTRL2
DECL|XCVR_SET_XTAL_CTRL|macro|XCVR_SET_XTAL_CTRL
DECL|XCVR_SET_ZBDEM_AFC|macro|XCVR_SET_ZBDEM_AFC
DECL|XCVR_TOG_ADC_ADJ|macro|XCVR_TOG_ADC_ADJ
DECL|XCVR_TOG_ADC_CTRL|macro|XCVR_TOG_ADC_CTRL
DECL|XCVR_TOG_ADC_REGS|macro|XCVR_TOG_ADC_REGS
DECL|XCVR_TOG_ADC_TEST_CTRL|macro|XCVR_TOG_ADC_TEST_CTRL
DECL|XCVR_TOG_ADC_TRIMS|macro|XCVR_TOG_ADC_TRIMS
DECL|XCVR_TOG_ADC_TUNE|macro|XCVR_TOG_ADC_TUNE
DECL|XCVR_TOG_AGC_CTRL_0|macro|XCVR_TOG_AGC_CTRL_0
DECL|XCVR_TOG_AGC_CTRL_1|macro|XCVR_TOG_AGC_CTRL_1
DECL|XCVR_TOG_AGC_CTRL_2|macro|XCVR_TOG_AGC_CTRL_2
DECL|XCVR_TOG_AGC_CTRL_3|macro|XCVR_TOG_AGC_CTRL_3
DECL|XCVR_TOG_AGC_GAIN_TBL_03_00|macro|XCVR_TOG_AGC_GAIN_TBL_03_00
DECL|XCVR_TOG_AGC_GAIN_TBL_07_04|macro|XCVR_TOG_AGC_GAIN_TBL_07_04
DECL|XCVR_TOG_AGC_GAIN_TBL_11_08|macro|XCVR_TOG_AGC_GAIN_TBL_11_08
DECL|XCVR_TOG_AGC_GAIN_TBL_15_12|macro|XCVR_TOG_AGC_GAIN_TBL_15_12
DECL|XCVR_TOG_AGC_GAIN_TBL_19_16|macro|XCVR_TOG_AGC_GAIN_TBL_19_16
DECL|XCVR_TOG_AGC_GAIN_TBL_23_20|macro|XCVR_TOG_AGC_GAIN_TBL_23_20
DECL|XCVR_TOG_AGC_GAIN_TBL_26_24|macro|XCVR_TOG_AGC_GAIN_TBL_26_24
DECL|XCVR_TOG_ANA_SPARE|macro|XCVR_TOG_ANA_SPARE
DECL|XCVR_TOG_BBF_CTRL|macro|XCVR_TOG_BBF_CTRL
DECL|XCVR_TOG_BBF_RES_TUNE_LIN_VAL_10_8|macro|XCVR_TOG_BBF_RES_TUNE_LIN_VAL_10_8
DECL|XCVR_TOG_BBF_RES_TUNE_LIN_VAL_3_0|macro|XCVR_TOG_BBF_RES_TUNE_LIN_VAL_3_0
DECL|XCVR_TOG_BBF_RES_TUNE_LIN_VAL_7_4|macro|XCVR_TOG_BBF_RES_TUNE_LIN_VAL_7_4
DECL|XCVR_TOG_BBF_RES_TUNE_VAL_10_8|macro|XCVR_TOG_BBF_RES_TUNE_VAL_10_8
DECL|XCVR_TOG_BBF_RES_TUNE_VAL_7_0|macro|XCVR_TOG_BBF_RES_TUNE_VAL_7_0
DECL|XCVR_TOG_BGAP_CTRL|macro|XCVR_TOG_BGAP_CTRL
DECL|XCVR_TOG_CORR_CTRL|macro|XCVR_TOG_CORR_CTRL
DECL|XCVR_TOG_CTRL|macro|XCVR_TOG_CTRL
DECL|XCVR_TOG_DCOC_CAL_GAIN|macro|XCVR_TOG_DCOC_CAL_GAIN
DECL|XCVR_TOG_DCOC_CAL_IIR|macro|XCVR_TOG_DCOC_CAL_IIR
DECL|XCVR_TOG_DCOC_CAL_RCP|macro|XCVR_TOG_DCOC_CAL_RCP
DECL|XCVR_TOG_DCOC_CTRL_0|macro|XCVR_TOG_DCOC_CTRL_0
DECL|XCVR_TOG_DCOC_CTRL_1|macro|XCVR_TOG_DCOC_CTRL_1
DECL|XCVR_TOG_DCOC_CTRL_2|macro|XCVR_TOG_DCOC_CTRL_2
DECL|XCVR_TOG_DCOC_CTRL_3|macro|XCVR_TOG_DCOC_CTRL_3
DECL|XCVR_TOG_DCOC_CTRL_4|macro|XCVR_TOG_DCOC_CTRL_4
DECL|XCVR_TOG_DCOC_OFFSET_|macro|XCVR_TOG_DCOC_OFFSET_
DECL|XCVR_TOG_DCOC_TZA_STEP_|macro|XCVR_TOG_DCOC_TZA_STEP_
DECL|XCVR_TOG_DMA_CTRL|macro|XCVR_TOG_DMA_CTRL
DECL|XCVR_TOG_DTEST_CTRL|macro|XCVR_TOG_DTEST_CTRL
DECL|XCVR_TOG_END_OF_SEQ|macro|XCVR_TOG_END_OF_SEQ
DECL|XCVR_TOG_FAD_THR|macro|XCVR_TOG_FAD_THR
DECL|XCVR_TOG_IQMC_CAL|macro|XCVR_TOG_IQMC_CAL
DECL|XCVR_TOG_IQMC_CTRL|macro|XCVR_TOG_IQMC_CTRL
DECL|XCVR_TOG_LPPS_CTRL|macro|XCVR_TOG_LPPS_CTRL
DECL|XCVR_TOG_OVERWRITE_VER|macro|XCVR_TOG_OVERWRITE_VER
DECL|XCVR_TOG_PA_BIAS_TBL0|macro|XCVR_TOG_PA_BIAS_TBL0
DECL|XCVR_TOG_PA_BIAS_TBL1|macro|XCVR_TOG_PA_BIAS_TBL1
DECL|XCVR_TOG_PA_POWER|macro|XCVR_TOG_PA_POWER
DECL|XCVR_TOG_PB_CTRL|macro|XCVR_TOG_PB_CTRL
DECL|XCVR_TOG_PLL_CHAN_MAP|macro|XCVR_TOG_PLL_CHAN_MAP
DECL|XCVR_TOG_PLL_CTRL2|macro|XCVR_TOG_PLL_CTRL2
DECL|XCVR_TOG_PLL_CTRL|macro|XCVR_TOG_PLL_CTRL
DECL|XCVR_TOG_PLL_CTUNE_CTRL|macro|XCVR_TOG_PLL_CTUNE_CTRL
DECL|XCVR_TOG_PLL_DELAY_MATCH|macro|XCVR_TOG_PLL_DELAY_MATCH
DECL|XCVR_TOG_PLL_HPM_CAL_CTRL|macro|XCVR_TOG_PLL_HPM_CAL_CTRL
DECL|XCVR_TOG_PLL_HPM_SDM_FRACTION|macro|XCVR_TOG_PLL_HPM_SDM_FRACTION
DECL|XCVR_TOG_PLL_HP_MOD_CTRL|macro|XCVR_TOG_PLL_HP_MOD_CTRL
DECL|XCVR_TOG_PLL_LD_HPM_CAL1|macro|XCVR_TOG_PLL_LD_HPM_CAL1
DECL|XCVR_TOG_PLL_LD_HPM_CAL2|macro|XCVR_TOG_PLL_LD_HPM_CAL2
DECL|XCVR_TOG_PLL_LOCK_DETECT|macro|XCVR_TOG_PLL_LOCK_DETECT
DECL|XCVR_TOG_PLL_LP_MOD_CTRL|macro|XCVR_TOG_PLL_LP_MOD_CTRL
DECL|XCVR_TOG_PLL_LP_SDM_CTRL1|macro|XCVR_TOG_PLL_LP_SDM_CTRL1
DECL|XCVR_TOG_PLL_LP_SDM_CTRL2|macro|XCVR_TOG_PLL_LP_SDM_CTRL2
DECL|XCVR_TOG_PLL_LP_SDM_CTRL3|macro|XCVR_TOG_PLL_LP_SDM_CTRL3
DECL|XCVR_TOG_PLL_MOD_OVRD|macro|XCVR_TOG_PLL_MOD_OVRD
DECL|XCVR_TOG_PLL_TEST_CTRL|macro|XCVR_TOG_PLL_TEST_CTRL
DECL|XCVR_TOG_PN_CODE|macro|XCVR_TOG_PN_CODE
DECL|XCVR_TOG_PN_TYPE|macro|XCVR_TOG_PN_TYPE
DECL|XCVR_TOG_QGEN_CTRL|macro|XCVR_TOG_QGEN_CTRL
DECL|XCVR_TOG_RECYCLE_COUNT|macro|XCVR_TOG_RECYCLE_COUNT
DECL|XCVR_TOG_RSSI_CTRL_0|macro|XCVR_TOG_RSSI_CTRL_0
DECL|XCVR_TOG_RSSI_CTRL_1|macro|XCVR_TOG_RSSI_CTRL_1
DECL|XCVR_TOG_RX_ANA_CTRL|macro|XCVR_TOG_RX_ANA_CTRL
DECL|XCVR_TOG_RX_CHF_COEF|macro|XCVR_TOG_RX_CHF_COEF
DECL|XCVR_TOG_RX_DIG_CTRL|macro|XCVR_TOG_RX_DIG_CTRL
DECL|XCVR_TOG_SNF_THR|macro|XCVR_TOG_SNF_THR
DECL|XCVR_TOG_SYNC_CTRL|macro|XCVR_TOG_SYNC_CTRL
DECL|XCVR_TOG_TCA_AGC_LIN_VAL_2_0|macro|XCVR_TOG_TCA_AGC_LIN_VAL_2_0
DECL|XCVR_TOG_TCA_AGC_LIN_VAL_5_3|macro|XCVR_TOG_TCA_AGC_LIN_VAL_5_3
DECL|XCVR_TOG_TCA_AGC_LIN_VAL_8_6|macro|XCVR_TOG_TCA_AGC_LIN_VAL_8_6
DECL|XCVR_TOG_TCA_AGC_VAL_3_0|macro|XCVR_TOG_TCA_AGC_VAL_3_0
DECL|XCVR_TOG_TCA_AGC_VAL_7_4|macro|XCVR_TOG_TCA_AGC_VAL_7_4
DECL|XCVR_TOG_TCA_AGC_VAL_8|macro|XCVR_TOG_TCA_AGC_VAL_8
DECL|XCVR_TOG_TCA_CTRL|macro|XCVR_TOG_TCA_CTRL
DECL|XCVR_TOG_TSM_CTRL|macro|XCVR_TOG_TSM_CTRL
DECL|XCVR_TOG_TSM_OVRD0|macro|XCVR_TOG_TSM_OVRD0
DECL|XCVR_TOG_TSM_OVRD1|macro|XCVR_TOG_TSM_OVRD1
DECL|XCVR_TOG_TSM_OVRD2|macro|XCVR_TOG_TSM_OVRD2
DECL|XCVR_TOG_TSM_OVRD3|macro|XCVR_TOG_TSM_OVRD3
DECL|XCVR_TOG_TSM_TIMING00|macro|XCVR_TOG_TSM_TIMING00
DECL|XCVR_TOG_TSM_TIMING01|macro|XCVR_TOG_TSM_TIMING01
DECL|XCVR_TOG_TSM_TIMING02|macro|XCVR_TOG_TSM_TIMING02
DECL|XCVR_TOG_TSM_TIMING03|macro|XCVR_TOG_TSM_TIMING03
DECL|XCVR_TOG_TSM_TIMING04|macro|XCVR_TOG_TSM_TIMING04
DECL|XCVR_TOG_TSM_TIMING05|macro|XCVR_TOG_TSM_TIMING05
DECL|XCVR_TOG_TSM_TIMING06|macro|XCVR_TOG_TSM_TIMING06
DECL|XCVR_TOG_TSM_TIMING07|macro|XCVR_TOG_TSM_TIMING07
DECL|XCVR_TOG_TSM_TIMING08|macro|XCVR_TOG_TSM_TIMING08
DECL|XCVR_TOG_TSM_TIMING09|macro|XCVR_TOG_TSM_TIMING09
DECL|XCVR_TOG_TSM_TIMING10|macro|XCVR_TOG_TSM_TIMING10
DECL|XCVR_TOG_TSM_TIMING11|macro|XCVR_TOG_TSM_TIMING11
DECL|XCVR_TOG_TSM_TIMING12|macro|XCVR_TOG_TSM_TIMING12
DECL|XCVR_TOG_TSM_TIMING13|macro|XCVR_TOG_TSM_TIMING13
DECL|XCVR_TOG_TSM_TIMING14|macro|XCVR_TOG_TSM_TIMING14
DECL|XCVR_TOG_TSM_TIMING15|macro|XCVR_TOG_TSM_TIMING15
DECL|XCVR_TOG_TSM_TIMING16|macro|XCVR_TOG_TSM_TIMING16
DECL|XCVR_TOG_TSM_TIMING17|macro|XCVR_TOG_TSM_TIMING17
DECL|XCVR_TOG_TSM_TIMING18|macro|XCVR_TOG_TSM_TIMING18
DECL|XCVR_TOG_TSM_TIMING19|macro|XCVR_TOG_TSM_TIMING19
DECL|XCVR_TOG_TSM_TIMING20|macro|XCVR_TOG_TSM_TIMING20
DECL|XCVR_TOG_TSM_TIMING21|macro|XCVR_TOG_TSM_TIMING21
DECL|XCVR_TOG_TSM_TIMING22|macro|XCVR_TOG_TSM_TIMING22
DECL|XCVR_TOG_TSM_TIMING23|macro|XCVR_TOG_TSM_TIMING23
DECL|XCVR_TOG_TSM_TIMING24|macro|XCVR_TOG_TSM_TIMING24
DECL|XCVR_TOG_TSM_TIMING25|macro|XCVR_TOG_TSM_TIMING25
DECL|XCVR_TOG_TSM_TIMING26|macro|XCVR_TOG_TSM_TIMING26
DECL|XCVR_TOG_TSM_TIMING27|macro|XCVR_TOG_TSM_TIMING27
DECL|XCVR_TOG_TSM_TIMING28|macro|XCVR_TOG_TSM_TIMING28
DECL|XCVR_TOG_TSM_TIMING29|macro|XCVR_TOG_TSM_TIMING29
DECL|XCVR_TOG_TSM_TIMING30|macro|XCVR_TOG_TSM_TIMING30
DECL|XCVR_TOG_TSM_TIMING31|macro|XCVR_TOG_TSM_TIMING31
DECL|XCVR_TOG_TSM_TIMING32|macro|XCVR_TOG_TSM_TIMING32
DECL|XCVR_TOG_TSM_TIMING33|macro|XCVR_TOG_TSM_TIMING33
DECL|XCVR_TOG_TSM_TIMING34|macro|XCVR_TOG_TSM_TIMING34
DECL|XCVR_TOG_TSM_TIMING35|macro|XCVR_TOG_TSM_TIMING35
DECL|XCVR_TOG_TSM_TIMING36|macro|XCVR_TOG_TSM_TIMING36
DECL|XCVR_TOG_TSM_TIMING37|macro|XCVR_TOG_TSM_TIMING37
DECL|XCVR_TOG_TSM_TIMING38|macro|XCVR_TOG_TSM_TIMING38
DECL|XCVR_TOG_TSM_TIMING39|macro|XCVR_TOG_TSM_TIMING39
DECL|XCVR_TOG_TSM_TIMING40|macro|XCVR_TOG_TSM_TIMING40
DECL|XCVR_TOG_TSM_TIMING41|macro|XCVR_TOG_TSM_TIMING41
DECL|XCVR_TOG_TSM_TIMING42|macro|XCVR_TOG_TSM_TIMING42
DECL|XCVR_TOG_TSM_TIMING43|macro|XCVR_TOG_TSM_TIMING43
DECL|XCVR_TOG_TX_ANA_CTRL|macro|XCVR_TOG_TX_ANA_CTRL
DECL|XCVR_TOG_TX_DATA_PAD_PAT|macro|XCVR_TOG_TX_DATA_PAD_PAT
DECL|XCVR_TOG_TX_DFT_MOD_PAT|macro|XCVR_TOG_TX_DFT_MOD_PAT
DECL|XCVR_TOG_TX_DFT_TONE_0_1|macro|XCVR_TOG_TX_DFT_TONE_0_1
DECL|XCVR_TOG_TX_DFT_TONE_2_3|macro|XCVR_TOG_TX_DFT_TONE_2_3
DECL|XCVR_TOG_TX_DIG_CTRL|macro|XCVR_TOG_TX_DIG_CTRL
DECL|XCVR_TOG_TX_FSK_MOD_SCALE|macro|XCVR_TOG_TX_FSK_MOD_SCALE
DECL|XCVR_TOG_TX_GFSK_COEFF1|macro|XCVR_TOG_TX_GFSK_COEFF1
DECL|XCVR_TOG_TX_GFSK_COEFF2|macro|XCVR_TOG_TX_GFSK_COEFF2
DECL|XCVR_TOG_TX_GFSK_MOD_CTRL|macro|XCVR_TOG_TX_GFSK_MOD_CTRL
DECL|XCVR_TOG_TZA_CTRL|macro|XCVR_TOG_TZA_CTRL
DECL|XCVR_TOG_XTAL_CTRL2|macro|XCVR_TOG_XTAL_CTRL2
DECL|XCVR_TOG_XTAL_CTRL|macro|XCVR_TOG_XTAL_CTRL
DECL|XCVR_TOG_ZBDEM_AFC|macro|XCVR_TOG_ZBDEM_AFC
DECL|XCVR_WR_ADC_ADJ_ADC_FLSH_RES_ADJ|macro|XCVR_WR_ADC_ADJ_ADC_FLSH_RES_ADJ
DECL|XCVR_WR_ADC_ADJ_ADC_IB_DAC1_ADJ|macro|XCVR_WR_ADC_ADJ_ADC_IB_DAC1_ADJ
DECL|XCVR_WR_ADC_ADJ_ADC_IB_DAC2_ADJ|macro|XCVR_WR_ADC_ADJ_ADC_IB_DAC2_ADJ
DECL|XCVR_WR_ADC_ADJ_ADC_IB_FLSH_ADJ|macro|XCVR_WR_ADC_ADJ_ADC_IB_FLSH_ADJ
DECL|XCVR_WR_ADC_ADJ_ADC_IB_OPAMP1_ADJ|macro|XCVR_WR_ADC_ADJ_ADC_IB_OPAMP1_ADJ
DECL|XCVR_WR_ADC_ADJ_ADC_IB_OPAMP2_ADJ|macro|XCVR_WR_ADC_ADJ_ADC_IB_OPAMP2_ADJ
DECL|XCVR_WR_ADC_ADJ|macro|XCVR_WR_ADC_ADJ
DECL|XCVR_WR_ADC_CTRL_ADC_2X_CLK_SEL|macro|XCVR_WR_ADC_CTRL_ADC_2X_CLK_SEL
DECL|XCVR_WR_ADC_CTRL_ADC_32MHZ_SEL|macro|XCVR_WR_ADC_CTRL_ADC_32MHZ_SEL
DECL|XCVR_WR_ADC_CTRL_ADC_COMP_ON|macro|XCVR_WR_ADC_CTRL_ADC_COMP_ON
DECL|XCVR_WR_ADC_CTRL_ADC_DITHER_ON|macro|XCVR_WR_ADC_CTRL_ADC_DITHER_ON
DECL|XCVR_WR_ADC_CTRL_ADC_TEST_ON|macro|XCVR_WR_ADC_CTRL_ADC_TEST_ON
DECL|XCVR_WR_ADC_CTRL|macro|XCVR_WR_ADC_CTRL
DECL|XCVR_WR_ADC_REGS_ADC_ANA_REG_BYPASS_ON|macro|XCVR_WR_ADC_REGS_ADC_ANA_REG_BYPASS_ON
DECL|XCVR_WR_ADC_REGS_ADC_ANA_REG_SUPPLY|macro|XCVR_WR_ADC_REGS_ADC_ANA_REG_SUPPLY
DECL|XCVR_WR_ADC_REGS_ADC_DIG_REG_BYPASS_ON|macro|XCVR_WR_ADC_REGS_ADC_DIG_REG_BYPASS_ON
DECL|XCVR_WR_ADC_REGS_ADC_INTERNAL_IREF_BYPASS_ON|macro|XCVR_WR_ADC_REGS_ADC_INTERNAL_IREF_BYPASS_ON
DECL|XCVR_WR_ADC_REGS_ADC_REG_DIG_SUPPLY|macro|XCVR_WR_ADC_REGS_ADC_REG_DIG_SUPPLY
DECL|XCVR_WR_ADC_REGS_ADC_VCMREF_BYPASS_ON|macro|XCVR_WR_ADC_REGS_ADC_VCMREF_BYPASS_ON
DECL|XCVR_WR_ADC_REGS|macro|XCVR_WR_ADC_REGS
DECL|XCVR_WR_ADC_TEST_CTRL_ADC_ANA_REG_ATST_SEL|macro|XCVR_WR_ADC_TEST_CTRL_ADC_ANA_REG_ATST_SEL
DECL|XCVR_WR_ADC_TEST_CTRL_ADC_ATST_SEL|macro|XCVR_WR_ADC_TEST_CTRL_ADC_ATST_SEL
DECL|XCVR_WR_ADC_TEST_CTRL_ADC_DIG_REG_ATST_SEL|macro|XCVR_WR_ADC_TEST_CTRL_ADC_DIG_REG_ATST_SEL
DECL|XCVR_WR_ADC_TEST_CTRL_ADC_SPARE3|macro|XCVR_WR_ADC_TEST_CTRL_ADC_SPARE3
DECL|XCVR_WR_ADC_TEST_CTRL_DCOC_ALPHA_RADIUS_GS_IDX|macro|XCVR_WR_ADC_TEST_CTRL_DCOC_ALPHA_RADIUS_GS_IDX
DECL|XCVR_WR_ADC_TEST_CTRL|macro|XCVR_WR_ADC_TEST_CTRL
DECL|XCVR_WR_ADC_TRIMS_ADC_IREF_FLSH_RES_TRIM|macro|XCVR_WR_ADC_TRIMS_ADC_IREF_FLSH_RES_TRIM
DECL|XCVR_WR_ADC_TRIMS_ADC_IREF_OPAMPS_RES_TRIM|macro|XCVR_WR_ADC_TRIMS_ADC_IREF_OPAMPS_RES_TRIM
DECL|XCVR_WR_ADC_TRIMS_ADC_VCM_TRIM|macro|XCVR_WR_ADC_TRIMS_ADC_VCM_TRIM
DECL|XCVR_WR_ADC_TRIMS|macro|XCVR_WR_ADC_TRIMS
DECL|XCVR_WR_ADC_TUNE_ADC_C1_TUNE|macro|XCVR_WR_ADC_TUNE_ADC_C1_TUNE
DECL|XCVR_WR_ADC_TUNE_ADC_C2_TUNE|macro|XCVR_WR_ADC_TUNE_ADC_C2_TUNE
DECL|XCVR_WR_ADC_TUNE_ADC_R1_TUNE|macro|XCVR_WR_ADC_TUNE_ADC_R1_TUNE
DECL|XCVR_WR_ADC_TUNE_ADC_R2_TUNE|macro|XCVR_WR_ADC_TUNE_ADC_R2_TUNE
DECL|XCVR_WR_ADC_TUNE|macro|XCVR_WR_ADC_TUNE
DECL|XCVR_WR_AGC_CTRL_0_AGC_DOWN_BBF_STEP_SZ|macro|XCVR_WR_AGC_CTRL_0_AGC_DOWN_BBF_STEP_SZ
DECL|XCVR_WR_AGC_CTRL_0_AGC_DOWN_RSSI_THRESH|macro|XCVR_WR_AGC_CTRL_0_AGC_DOWN_RSSI_THRESH
DECL|XCVR_WR_AGC_CTRL_0_AGC_DOWN_TZA_STEP_SZ|macro|XCVR_WR_AGC_CTRL_0_AGC_DOWN_TZA_STEP_SZ
DECL|XCVR_WR_AGC_CTRL_0_AGC_FREEZE_EN|macro|XCVR_WR_AGC_CTRL_0_AGC_FREEZE_EN
DECL|XCVR_WR_AGC_CTRL_0_AGC_UP_EN|macro|XCVR_WR_AGC_CTRL_0_AGC_UP_EN
DECL|XCVR_WR_AGC_CTRL_0_AGC_UP_RSSI_THRESH|macro|XCVR_WR_AGC_CTRL_0_AGC_UP_RSSI_THRESH
DECL|XCVR_WR_AGC_CTRL_0_AGC_UP_SRC|macro|XCVR_WR_AGC_CTRL_0_AGC_UP_SRC
DECL|XCVR_WR_AGC_CTRL_0_FREEZE_AGC_SRC|macro|XCVR_WR_AGC_CTRL_0_FREEZE_AGC_SRC
DECL|XCVR_WR_AGC_CTRL_0_SLOW_AGC_EN|macro|XCVR_WR_AGC_CTRL_0_SLOW_AGC_EN
DECL|XCVR_WR_AGC_CTRL_0_SLOW_AGC_SRC|macro|XCVR_WR_AGC_CTRL_0_SLOW_AGC_SRC
DECL|XCVR_WR_AGC_CTRL_0|macro|XCVR_WR_AGC_CTRL_0
DECL|XCVR_WR_AGC_CTRL_1_BBF_ALT_CODE|macro|XCVR_WR_AGC_CTRL_1_BBF_ALT_CODE
DECL|XCVR_WR_AGC_CTRL_1_BBF_USER_GAIN|macro|XCVR_WR_AGC_CTRL_1_BBF_USER_GAIN
DECL|XCVR_WR_AGC_CTRL_1_LNM_ALT_CODE|macro|XCVR_WR_AGC_CTRL_1_LNM_ALT_CODE
DECL|XCVR_WR_AGC_CTRL_1_LNM_USER_GAIN|macro|XCVR_WR_AGC_CTRL_1_LNM_USER_GAIN
DECL|XCVR_WR_AGC_CTRL_1_PRESLOW_EN|macro|XCVR_WR_AGC_CTRL_1_PRESLOW_EN
DECL|XCVR_WR_AGC_CTRL_1_TZA_GAIN_SETTLE_TIME|macro|XCVR_WR_AGC_CTRL_1_TZA_GAIN_SETTLE_TIME
DECL|XCVR_WR_AGC_CTRL_1_USER_BBF_GAIN_EN|macro|XCVR_WR_AGC_CTRL_1_USER_BBF_GAIN_EN
DECL|XCVR_WR_AGC_CTRL_1_USER_LNM_GAIN_EN|macro|XCVR_WR_AGC_CTRL_1_USER_LNM_GAIN_EN
DECL|XCVR_WR_AGC_CTRL_1|macro|XCVR_WR_AGC_CTRL_1
DECL|XCVR_WR_AGC_CTRL_2_AGC_FAST_EXPIRE|macro|XCVR_WR_AGC_CTRL_2_AGC_FAST_EXPIRE
DECL|XCVR_WR_AGC_CTRL_2_BBF_GAIN_SETTLE_TIME|macro|XCVR_WR_AGC_CTRL_2_BBF_GAIN_SETTLE_TIME
DECL|XCVR_WR_AGC_CTRL_2_BBF_PDET_RST|macro|XCVR_WR_AGC_CTRL_2_BBF_PDET_RST
DECL|XCVR_WR_AGC_CTRL_2_BBF_PDET_THRESH_HI|macro|XCVR_WR_AGC_CTRL_2_BBF_PDET_THRESH_HI
DECL|XCVR_WR_AGC_CTRL_2_BBF_PDET_THRESH_LO|macro|XCVR_WR_AGC_CTRL_2_BBF_PDET_THRESH_LO
DECL|XCVR_WR_AGC_CTRL_2_TZA_PDET_RST|macro|XCVR_WR_AGC_CTRL_2_TZA_PDET_RST
DECL|XCVR_WR_AGC_CTRL_2_TZA_PDET_THRESH_HI|macro|XCVR_WR_AGC_CTRL_2_TZA_PDET_THRESH_HI
DECL|XCVR_WR_AGC_CTRL_2_TZA_PDET_THRESH_LO|macro|XCVR_WR_AGC_CTRL_2_TZA_PDET_THRESH_LO
DECL|XCVR_WR_AGC_CTRL_2|macro|XCVR_WR_AGC_CTRL_2
DECL|XCVR_WR_AGC_CTRL_3_AGC_H2S_STEP_SZ|macro|XCVR_WR_AGC_CTRL_3_AGC_H2S_STEP_SZ
DECL|XCVR_WR_AGC_CTRL_3_AGC_PDET_LO_DLY|macro|XCVR_WR_AGC_CTRL_3_AGC_PDET_LO_DLY
DECL|XCVR_WR_AGC_CTRL_3_AGC_RSSI_DELT_H2S|macro|XCVR_WR_AGC_CTRL_3_AGC_RSSI_DELT_H2S
DECL|XCVR_WR_AGC_CTRL_3_AGC_UNFREEZE_TIME|macro|XCVR_WR_AGC_CTRL_3_AGC_UNFREEZE_TIME
DECL|XCVR_WR_AGC_CTRL_3_AGC_UP_STEP_SZ|macro|XCVR_WR_AGC_CTRL_3_AGC_UP_STEP_SZ
DECL|XCVR_WR_AGC_CTRL_3|macro|XCVR_WR_AGC_CTRL_3
DECL|XCVR_WR_AGC_GAIN_TBL_03_00_BBF_GAIN_00|macro|XCVR_WR_AGC_GAIN_TBL_03_00_BBF_GAIN_00
DECL|XCVR_WR_AGC_GAIN_TBL_03_00_BBF_GAIN_01|macro|XCVR_WR_AGC_GAIN_TBL_03_00_BBF_GAIN_01
DECL|XCVR_WR_AGC_GAIN_TBL_03_00_BBF_GAIN_02|macro|XCVR_WR_AGC_GAIN_TBL_03_00_BBF_GAIN_02
DECL|XCVR_WR_AGC_GAIN_TBL_03_00_BBF_GAIN_03|macro|XCVR_WR_AGC_GAIN_TBL_03_00_BBF_GAIN_03
DECL|XCVR_WR_AGC_GAIN_TBL_03_00_LNM_GAIN_00|macro|XCVR_WR_AGC_GAIN_TBL_03_00_LNM_GAIN_00
DECL|XCVR_WR_AGC_GAIN_TBL_03_00_LNM_GAIN_01|macro|XCVR_WR_AGC_GAIN_TBL_03_00_LNM_GAIN_01
DECL|XCVR_WR_AGC_GAIN_TBL_03_00_LNM_GAIN_02|macro|XCVR_WR_AGC_GAIN_TBL_03_00_LNM_GAIN_02
DECL|XCVR_WR_AGC_GAIN_TBL_03_00_LNM_GAIN_03|macro|XCVR_WR_AGC_GAIN_TBL_03_00_LNM_GAIN_03
DECL|XCVR_WR_AGC_GAIN_TBL_03_00|macro|XCVR_WR_AGC_GAIN_TBL_03_00
DECL|XCVR_WR_AGC_GAIN_TBL_07_04_BBF_GAIN_04|macro|XCVR_WR_AGC_GAIN_TBL_07_04_BBF_GAIN_04
DECL|XCVR_WR_AGC_GAIN_TBL_07_04_BBF_GAIN_05|macro|XCVR_WR_AGC_GAIN_TBL_07_04_BBF_GAIN_05
DECL|XCVR_WR_AGC_GAIN_TBL_07_04_BBF_GAIN_06|macro|XCVR_WR_AGC_GAIN_TBL_07_04_BBF_GAIN_06
DECL|XCVR_WR_AGC_GAIN_TBL_07_04_BBF_GAIN_07|macro|XCVR_WR_AGC_GAIN_TBL_07_04_BBF_GAIN_07
DECL|XCVR_WR_AGC_GAIN_TBL_07_04_LNM_GAIN_04|macro|XCVR_WR_AGC_GAIN_TBL_07_04_LNM_GAIN_04
DECL|XCVR_WR_AGC_GAIN_TBL_07_04_LNM_GAIN_05|macro|XCVR_WR_AGC_GAIN_TBL_07_04_LNM_GAIN_05
DECL|XCVR_WR_AGC_GAIN_TBL_07_04_LNM_GAIN_06|macro|XCVR_WR_AGC_GAIN_TBL_07_04_LNM_GAIN_06
DECL|XCVR_WR_AGC_GAIN_TBL_07_04_LNM_GAIN_07|macro|XCVR_WR_AGC_GAIN_TBL_07_04_LNM_GAIN_07
DECL|XCVR_WR_AGC_GAIN_TBL_07_04|macro|XCVR_WR_AGC_GAIN_TBL_07_04
DECL|XCVR_WR_AGC_GAIN_TBL_11_08_BBF_GAIN_08|macro|XCVR_WR_AGC_GAIN_TBL_11_08_BBF_GAIN_08
DECL|XCVR_WR_AGC_GAIN_TBL_11_08_BBF_GAIN_09|macro|XCVR_WR_AGC_GAIN_TBL_11_08_BBF_GAIN_09
DECL|XCVR_WR_AGC_GAIN_TBL_11_08_BBF_GAIN_10|macro|XCVR_WR_AGC_GAIN_TBL_11_08_BBF_GAIN_10
DECL|XCVR_WR_AGC_GAIN_TBL_11_08_BBF_GAIN_11|macro|XCVR_WR_AGC_GAIN_TBL_11_08_BBF_GAIN_11
DECL|XCVR_WR_AGC_GAIN_TBL_11_08_LNM_GAIN_08|macro|XCVR_WR_AGC_GAIN_TBL_11_08_LNM_GAIN_08
DECL|XCVR_WR_AGC_GAIN_TBL_11_08_LNM_GAIN_09|macro|XCVR_WR_AGC_GAIN_TBL_11_08_LNM_GAIN_09
DECL|XCVR_WR_AGC_GAIN_TBL_11_08_LNM_GAIN_10|macro|XCVR_WR_AGC_GAIN_TBL_11_08_LNM_GAIN_10
DECL|XCVR_WR_AGC_GAIN_TBL_11_08_LNM_GAIN_11|macro|XCVR_WR_AGC_GAIN_TBL_11_08_LNM_GAIN_11
DECL|XCVR_WR_AGC_GAIN_TBL_11_08|macro|XCVR_WR_AGC_GAIN_TBL_11_08
DECL|XCVR_WR_AGC_GAIN_TBL_15_12_BBF_GAIN_12|macro|XCVR_WR_AGC_GAIN_TBL_15_12_BBF_GAIN_12
DECL|XCVR_WR_AGC_GAIN_TBL_15_12_BBF_GAIN_13|macro|XCVR_WR_AGC_GAIN_TBL_15_12_BBF_GAIN_13
DECL|XCVR_WR_AGC_GAIN_TBL_15_12_BBF_GAIN_14|macro|XCVR_WR_AGC_GAIN_TBL_15_12_BBF_GAIN_14
DECL|XCVR_WR_AGC_GAIN_TBL_15_12_BBF_GAIN_15|macro|XCVR_WR_AGC_GAIN_TBL_15_12_BBF_GAIN_15
DECL|XCVR_WR_AGC_GAIN_TBL_15_12_LNM_GAIN_12|macro|XCVR_WR_AGC_GAIN_TBL_15_12_LNM_GAIN_12
DECL|XCVR_WR_AGC_GAIN_TBL_15_12_LNM_GAIN_13|macro|XCVR_WR_AGC_GAIN_TBL_15_12_LNM_GAIN_13
DECL|XCVR_WR_AGC_GAIN_TBL_15_12_LNM_GAIN_14|macro|XCVR_WR_AGC_GAIN_TBL_15_12_LNM_GAIN_14
DECL|XCVR_WR_AGC_GAIN_TBL_15_12_LNM_GAIN_15|macro|XCVR_WR_AGC_GAIN_TBL_15_12_LNM_GAIN_15
DECL|XCVR_WR_AGC_GAIN_TBL_15_12|macro|XCVR_WR_AGC_GAIN_TBL_15_12
DECL|XCVR_WR_AGC_GAIN_TBL_19_16_BBF_GAIN_16|macro|XCVR_WR_AGC_GAIN_TBL_19_16_BBF_GAIN_16
DECL|XCVR_WR_AGC_GAIN_TBL_19_16_BBF_GAIN_17|macro|XCVR_WR_AGC_GAIN_TBL_19_16_BBF_GAIN_17
DECL|XCVR_WR_AGC_GAIN_TBL_19_16_BBF_GAIN_18|macro|XCVR_WR_AGC_GAIN_TBL_19_16_BBF_GAIN_18
DECL|XCVR_WR_AGC_GAIN_TBL_19_16_BBF_GAIN_19|macro|XCVR_WR_AGC_GAIN_TBL_19_16_BBF_GAIN_19
DECL|XCVR_WR_AGC_GAIN_TBL_19_16_LNM_GAIN_16|macro|XCVR_WR_AGC_GAIN_TBL_19_16_LNM_GAIN_16
DECL|XCVR_WR_AGC_GAIN_TBL_19_16_LNM_GAIN_17|macro|XCVR_WR_AGC_GAIN_TBL_19_16_LNM_GAIN_17
DECL|XCVR_WR_AGC_GAIN_TBL_19_16_LNM_GAIN_18|macro|XCVR_WR_AGC_GAIN_TBL_19_16_LNM_GAIN_18
DECL|XCVR_WR_AGC_GAIN_TBL_19_16_LNM_GAIN_19|macro|XCVR_WR_AGC_GAIN_TBL_19_16_LNM_GAIN_19
DECL|XCVR_WR_AGC_GAIN_TBL_19_16|macro|XCVR_WR_AGC_GAIN_TBL_19_16
DECL|XCVR_WR_AGC_GAIN_TBL_23_20_BBF_GAIN_20|macro|XCVR_WR_AGC_GAIN_TBL_23_20_BBF_GAIN_20
DECL|XCVR_WR_AGC_GAIN_TBL_23_20_BBF_GAIN_21|macro|XCVR_WR_AGC_GAIN_TBL_23_20_BBF_GAIN_21
DECL|XCVR_WR_AGC_GAIN_TBL_23_20_BBF_GAIN_22|macro|XCVR_WR_AGC_GAIN_TBL_23_20_BBF_GAIN_22
DECL|XCVR_WR_AGC_GAIN_TBL_23_20_BBF_GAIN_23|macro|XCVR_WR_AGC_GAIN_TBL_23_20_BBF_GAIN_23
DECL|XCVR_WR_AGC_GAIN_TBL_23_20_LNM_GAIN_20|macro|XCVR_WR_AGC_GAIN_TBL_23_20_LNM_GAIN_20
DECL|XCVR_WR_AGC_GAIN_TBL_23_20_LNM_GAIN_21|macro|XCVR_WR_AGC_GAIN_TBL_23_20_LNM_GAIN_21
DECL|XCVR_WR_AGC_GAIN_TBL_23_20_LNM_GAIN_22|macro|XCVR_WR_AGC_GAIN_TBL_23_20_LNM_GAIN_22
DECL|XCVR_WR_AGC_GAIN_TBL_23_20_LNM_GAIN_23|macro|XCVR_WR_AGC_GAIN_TBL_23_20_LNM_GAIN_23
DECL|XCVR_WR_AGC_GAIN_TBL_23_20|macro|XCVR_WR_AGC_GAIN_TBL_23_20
DECL|XCVR_WR_AGC_GAIN_TBL_26_24_BBF_GAIN_24|macro|XCVR_WR_AGC_GAIN_TBL_26_24_BBF_GAIN_24
DECL|XCVR_WR_AGC_GAIN_TBL_26_24_BBF_GAIN_25|macro|XCVR_WR_AGC_GAIN_TBL_26_24_BBF_GAIN_25
DECL|XCVR_WR_AGC_GAIN_TBL_26_24_BBF_GAIN_26|macro|XCVR_WR_AGC_GAIN_TBL_26_24_BBF_GAIN_26
DECL|XCVR_WR_AGC_GAIN_TBL_26_24_LNM_GAIN_24|macro|XCVR_WR_AGC_GAIN_TBL_26_24_LNM_GAIN_24
DECL|XCVR_WR_AGC_GAIN_TBL_26_24_LNM_GAIN_25|macro|XCVR_WR_AGC_GAIN_TBL_26_24_LNM_GAIN_25
DECL|XCVR_WR_AGC_GAIN_TBL_26_24_LNM_GAIN_26|macro|XCVR_WR_AGC_GAIN_TBL_26_24_LNM_GAIN_26
DECL|XCVR_WR_AGC_GAIN_TBL_26_24|macro|XCVR_WR_AGC_GAIN_TBL_26_24
DECL|XCVR_WR_ANA_SPARE_DCOC_TRK_EST_GS_CNT|macro|XCVR_WR_ANA_SPARE_DCOC_TRK_EST_GS_CNT
DECL|XCVR_WR_ANA_SPARE_HPM_LSB_INVERT|macro|XCVR_WR_ANA_SPARE_HPM_LSB_INVERT
DECL|XCVR_WR_ANA_SPARE_IQMC_DC_GAIN_ADJ|macro|XCVR_WR_ANA_SPARE_IQMC_DC_GAIN_ADJ
DECL|XCVR_WR_ANA_SPARE|macro|XCVR_WR_ANA_SPARE
DECL|XCVR_WR_BBF_CTRL_BBF_CAP_TUNE|macro|XCVR_WR_BBF_CTRL_BBF_CAP_TUNE
DECL|XCVR_WR_BBF_CTRL_BBF_CUR_CNTL|macro|XCVR_WR_BBF_CTRL_BBF_CUR_CNTL
DECL|XCVR_WR_BBF_CTRL_BBF_DCOC_ON|macro|XCVR_WR_BBF_CTRL_BBF_DCOC_ON
DECL|XCVR_WR_BBF_CTRL_BBF_RES_TUNE2|macro|XCVR_WR_BBF_CTRL_BBF_RES_TUNE2
DECL|XCVR_WR_BBF_CTRL_BBF_SPARE_3_2|macro|XCVR_WR_BBF_CTRL_BBF_SPARE_3_2
DECL|XCVR_WR_BBF_CTRL_BBF_TMUX_ON|macro|XCVR_WR_BBF_CTRL_BBF_TMUX_ON
DECL|XCVR_WR_BBF_CTRL_DCOC_ALPHAC_SCALE_GS_IDX|macro|XCVR_WR_BBF_CTRL_DCOC_ALPHAC_SCALE_GS_IDX
DECL|XCVR_WR_BBF_CTRL|macro|XCVR_WR_BBF_CTRL
DECL|XCVR_WR_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_10|macro|XCVR_WR_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_10
DECL|XCVR_WR_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_8|macro|XCVR_WR_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_8
DECL|XCVR_WR_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_9|macro|XCVR_WR_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_9
DECL|XCVR_WR_BBF_RES_TUNE_LIN_VAL_10_8|macro|XCVR_WR_BBF_RES_TUNE_LIN_VAL_10_8
DECL|XCVR_WR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_0|macro|XCVR_WR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_0
DECL|XCVR_WR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_1|macro|XCVR_WR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_1
DECL|XCVR_WR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_2|macro|XCVR_WR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_2
DECL|XCVR_WR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_3|macro|XCVR_WR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_3
DECL|XCVR_WR_BBF_RES_TUNE_LIN_VAL_3_0|macro|XCVR_WR_BBF_RES_TUNE_LIN_VAL_3_0
DECL|XCVR_WR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_4|macro|XCVR_WR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_4
DECL|XCVR_WR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_5|macro|XCVR_WR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_5
DECL|XCVR_WR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_6|macro|XCVR_WR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_6
DECL|XCVR_WR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_7|macro|XCVR_WR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_7
DECL|XCVR_WR_BBF_RES_TUNE_LIN_VAL_7_4|macro|XCVR_WR_BBF_RES_TUNE_LIN_VAL_7_4
DECL|XCVR_WR_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_10|macro|XCVR_WR_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_10
DECL|XCVR_WR_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_8|macro|XCVR_WR_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_8
DECL|XCVR_WR_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_9|macro|XCVR_WR_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_9
DECL|XCVR_WR_BBF_RES_TUNE_VAL_10_8|macro|XCVR_WR_BBF_RES_TUNE_VAL_10_8
DECL|XCVR_WR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_0|macro|XCVR_WR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_0
DECL|XCVR_WR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_1|macro|XCVR_WR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_1
DECL|XCVR_WR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_2|macro|XCVR_WR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_2
DECL|XCVR_WR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_3|macro|XCVR_WR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_3
DECL|XCVR_WR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_4|macro|XCVR_WR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_4
DECL|XCVR_WR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_5|macro|XCVR_WR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_5
DECL|XCVR_WR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_6|macro|XCVR_WR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_6
DECL|XCVR_WR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_7|macro|XCVR_WR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_7
DECL|XCVR_WR_BBF_RES_TUNE_VAL_7_0|macro|XCVR_WR_BBF_RES_TUNE_VAL_7_0
DECL|XCVR_WR_BGAP_CTRL_BGAP_ATST_ON|macro|XCVR_WR_BGAP_CTRL_BGAP_ATST_ON
DECL|XCVR_WR_BGAP_CTRL_BGAP_ATST_SEL|macro|XCVR_WR_BGAP_CTRL_BGAP_ATST_SEL
DECL|XCVR_WR_BGAP_CTRL_BGAP_CURRENT_TRIM|macro|XCVR_WR_BGAP_CTRL_BGAP_CURRENT_TRIM
DECL|XCVR_WR_BGAP_CTRL_BGAP_VOLTAGE_TRIM|macro|XCVR_WR_BGAP_CTRL_BGAP_VOLTAGE_TRIM
DECL|XCVR_WR_BGAP_CTRL|macro|XCVR_WR_BGAP_CTRL
DECL|XCVR_WR_CORR_CTRL_CORR_NVAL|macro|XCVR_WR_CORR_CTRL_CORR_NVAL
DECL|XCVR_WR_CORR_CTRL_CORR_VT|macro|XCVR_WR_CORR_CTRL_CORR_VT
DECL|XCVR_WR_CORR_CTRL_MAX_CORR_EN|macro|XCVR_WR_CORR_CTRL_MAX_CORR_EN
DECL|XCVR_WR_CORR_CTRL|macro|XCVR_WR_CORR_CTRL
DECL|XCVR_WR_CTRL_PROTOCOL|macro|XCVR_WR_CTRL_PROTOCOL
DECL|XCVR_WR_CTRL_REF_CLK_FREQ|macro|XCVR_WR_CTRL_REF_CLK_FREQ
DECL|XCVR_WR_CTRL_TGT_PWR_SRC|macro|XCVR_WR_CTRL_TGT_PWR_SRC
DECL|XCVR_WR_CTRL|macro|XCVR_WR_CTRL
DECL|XCVR_WR_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN1|macro|XCVR_WR_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN1
DECL|XCVR_WR_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN2|macro|XCVR_WR_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN2
DECL|XCVR_WR_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN3|macro|XCVR_WR_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN3
DECL|XCVR_WR_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN1|macro|XCVR_WR_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN1
DECL|XCVR_WR_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN2|macro|XCVR_WR_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN2
DECL|XCVR_WR_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN3|macro|XCVR_WR_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN3
DECL|XCVR_WR_DCOC_CAL_GAIN|macro|XCVR_WR_DCOC_CAL_GAIN
DECL|XCVR_WR_DCOC_CAL_IIR_DCOC_CAL_IIR1A_IDX|macro|XCVR_WR_DCOC_CAL_IIR_DCOC_CAL_IIR1A_IDX
DECL|XCVR_WR_DCOC_CAL_IIR_DCOC_CAL_IIR2A_IDX|macro|XCVR_WR_DCOC_CAL_IIR_DCOC_CAL_IIR2A_IDX
DECL|XCVR_WR_DCOC_CAL_IIR_DCOC_CAL_IIR3A_IDX|macro|XCVR_WR_DCOC_CAL_IIR_DCOC_CAL_IIR3A_IDX
DECL|XCVR_WR_DCOC_CAL_IIR|macro|XCVR_WR_DCOC_CAL_IIR
DECL|XCVR_WR_DCOC_CAL_RCP_ALPHA_CALC_RECIP|macro|XCVR_WR_DCOC_CAL_RCP_ALPHA_CALC_RECIP
DECL|XCVR_WR_DCOC_CAL_RCP_DCOC_TMP_CALC_RECIP|macro|XCVR_WR_DCOC_CAL_RCP_DCOC_TMP_CALC_RECIP
DECL|XCVR_WR_DCOC_CAL_RCP|macro|XCVR_WR_DCOC_CAL_RCP
DECL|XCVR_WR_DCOC_CTRL_0_DCOC_ALPHAC_SCALE_IDX|macro|XCVR_WR_DCOC_CTRL_0_DCOC_ALPHAC_SCALE_IDX
DECL|XCVR_WR_DCOC_CTRL_0_DCOC_ALPHA_RADIUS_IDX|macro|XCVR_WR_DCOC_CTRL_0_DCOC_ALPHA_RADIUS_IDX
DECL|XCVR_WR_DCOC_CTRL_0_DCOC_CAL_DURATION|macro|XCVR_WR_DCOC_CTRL_0_DCOC_CAL_DURATION
DECL|XCVR_WR_DCOC_CTRL_0_DCOC_CORRECT_EN|macro|XCVR_WR_DCOC_CTRL_0_DCOC_CORRECT_EN
DECL|XCVR_WR_DCOC_CTRL_0_DCOC_CORR_DLY|macro|XCVR_WR_DCOC_CTRL_0_DCOC_CORR_DLY
DECL|XCVR_WR_DCOC_CTRL_0_DCOC_CORR_HOLD_TIME|macro|XCVR_WR_DCOC_CTRL_0_DCOC_CORR_HOLD_TIME
DECL|XCVR_WR_DCOC_CTRL_0_DCOC_MAN|macro|XCVR_WR_DCOC_CTRL_0_DCOC_MAN
DECL|XCVR_WR_DCOC_CTRL_0_DCOC_SIGN_SCALE_IDX|macro|XCVR_WR_DCOC_CTRL_0_DCOC_SIGN_SCALE_IDX
DECL|XCVR_WR_DCOC_CTRL_0_DCOC_TRACK_EN|macro|XCVR_WR_DCOC_CTRL_0_DCOC_TRACK_EN
DECL|XCVR_WR_DCOC_CTRL_0|macro|XCVR_WR_DCOC_CTRL_0
DECL|XCVR_WR_DCOC_CTRL_1_BBA_CORR_POL|macro|XCVR_WR_DCOC_CTRL_1_BBA_CORR_POL
DECL|XCVR_WR_DCOC_CTRL_1_BBF_DCOC_STEP|macro|XCVR_WR_DCOC_CTRL_1_BBF_DCOC_STEP
DECL|XCVR_WR_DCOC_CTRL_1_TRACK_FROM_ZERO|macro|XCVR_WR_DCOC_CTRL_1_TRACK_FROM_ZERO
DECL|XCVR_WR_DCOC_CTRL_1_TZA_CORR_POL|macro|XCVR_WR_DCOC_CTRL_1_TZA_CORR_POL
DECL|XCVR_WR_DCOC_CTRL_1|macro|XCVR_WR_DCOC_CTRL_1
DECL|XCVR_WR_DCOC_CTRL_2_BBF_DCOC_STEP_RECIP|macro|XCVR_WR_DCOC_CTRL_2_BBF_DCOC_STEP_RECIP
DECL|XCVR_WR_DCOC_CTRL_2|macro|XCVR_WR_DCOC_CTRL_2
DECL|XCVR_WR_DCOC_CTRL_3_BBF_DCOC_INIT_I|macro|XCVR_WR_DCOC_CTRL_3_BBF_DCOC_INIT_I
DECL|XCVR_WR_DCOC_CTRL_3_BBF_DCOC_INIT_Q|macro|XCVR_WR_DCOC_CTRL_3_BBF_DCOC_INIT_Q
DECL|XCVR_WR_DCOC_CTRL_3_TZA_DCOC_INIT_I|macro|XCVR_WR_DCOC_CTRL_3_TZA_DCOC_INIT_I
DECL|XCVR_WR_DCOC_CTRL_3_TZA_DCOC_INIT_Q|macro|XCVR_WR_DCOC_CTRL_3_TZA_DCOC_INIT_Q
DECL|XCVR_WR_DCOC_CTRL_3|macro|XCVR_WR_DCOC_CTRL_3
DECL|XCVR_WR_DCOC_CTRL_4_DIG_DCOC_INIT_I|macro|XCVR_WR_DCOC_CTRL_4_DIG_DCOC_INIT_I
DECL|XCVR_WR_DCOC_CTRL_4_DIG_DCOC_INIT_Q|macro|XCVR_WR_DCOC_CTRL_4_DIG_DCOC_INIT_Q
DECL|XCVR_WR_DCOC_CTRL_4|macro|XCVR_WR_DCOC_CTRL_4
DECL|XCVR_WR_DCOC_OFFSET__DCOC_BBF_OFFSET_I|macro|XCVR_WR_DCOC_OFFSET__DCOC_BBF_OFFSET_I
DECL|XCVR_WR_DCOC_OFFSET__DCOC_BBF_OFFSET_Q|macro|XCVR_WR_DCOC_OFFSET__DCOC_BBF_OFFSET_Q
DECL|XCVR_WR_DCOC_OFFSET__DCOC_TZA_OFFSET_I|macro|XCVR_WR_DCOC_OFFSET__DCOC_TZA_OFFSET_I
DECL|XCVR_WR_DCOC_OFFSET__DCOC_TZA_OFFSET_Q|macro|XCVR_WR_DCOC_OFFSET__DCOC_TZA_OFFSET_Q
DECL|XCVR_WR_DCOC_OFFSET_|macro|XCVR_WR_DCOC_OFFSET_
DECL|XCVR_WR_DCOC_TZA_STEP__DCOC_TZA_STEP_GAIN|macro|XCVR_WR_DCOC_TZA_STEP__DCOC_TZA_STEP_GAIN
DECL|XCVR_WR_DCOC_TZA_STEP__DCOC_TZA_STEP_RCP|macro|XCVR_WR_DCOC_TZA_STEP__DCOC_TZA_STEP_RCP
DECL|XCVR_WR_DCOC_TZA_STEP_|macro|XCVR_WR_DCOC_TZA_STEP_
DECL|XCVR_WR_DMA_CTRL_DMA_I_EN|macro|XCVR_WR_DMA_CTRL_DMA_I_EN
DECL|XCVR_WR_DMA_CTRL_DMA_Q_EN|macro|XCVR_WR_DMA_CTRL_DMA_Q_EN
DECL|XCVR_WR_DMA_CTRL|macro|XCVR_WR_DMA_CTRL
DECL|XCVR_WR_DTEST_CTRL_DTEST_EN|macro|XCVR_WR_DTEST_CTRL_DTEST_EN
DECL|XCVR_WR_DTEST_CTRL_DTEST_PAGE|macro|XCVR_WR_DTEST_CTRL_DTEST_PAGE
DECL|XCVR_WR_DTEST_CTRL_DTEST_SHFT|macro|XCVR_WR_DTEST_CTRL_DTEST_SHFT
DECL|XCVR_WR_DTEST_CTRL_GPIO0_OVLAY_PIN|macro|XCVR_WR_DTEST_CTRL_GPIO0_OVLAY_PIN
DECL|XCVR_WR_DTEST_CTRL_GPIO1_OVLAY_PIN|macro|XCVR_WR_DTEST_CTRL_GPIO1_OVLAY_PIN
DECL|XCVR_WR_DTEST_CTRL_RAW_MODE_I|macro|XCVR_WR_DTEST_CTRL_RAW_MODE_I
DECL|XCVR_WR_DTEST_CTRL_RAW_MODE_Q|macro|XCVR_WR_DTEST_CTRL_RAW_MODE_Q
DECL|XCVR_WR_DTEST_CTRL_TSM_GPIO_OVLAY_0|macro|XCVR_WR_DTEST_CTRL_TSM_GPIO_OVLAY_0
DECL|XCVR_WR_DTEST_CTRL_TSM_GPIO_OVLAY_1|macro|XCVR_WR_DTEST_CTRL_TSM_GPIO_OVLAY_1
DECL|XCVR_WR_DTEST_CTRL|macro|XCVR_WR_DTEST_CTRL
DECL|XCVR_WR_END_OF_SEQ_END_OF_RX_WD|macro|XCVR_WR_END_OF_SEQ_END_OF_RX_WD
DECL|XCVR_WR_END_OF_SEQ_END_OF_RX_WU|macro|XCVR_WR_END_OF_SEQ_END_OF_RX_WU
DECL|XCVR_WR_END_OF_SEQ_END_OF_TX_WD|macro|XCVR_WR_END_OF_SEQ_END_OF_TX_WD
DECL|XCVR_WR_END_OF_SEQ_END_OF_TX_WU|macro|XCVR_WR_END_OF_SEQ_END_OF_TX_WU
DECL|XCVR_WR_END_OF_SEQ|macro|XCVR_WR_END_OF_SEQ
DECL|XCVR_WR_FAD_THR_FAD_THR|macro|XCVR_WR_FAD_THR_FAD_THR
DECL|XCVR_WR_FAD_THR|macro|XCVR_WR_FAD_THR
DECL|XCVR_WR_IQMC_CAL_IQMC_GAIN_ADJ|macro|XCVR_WR_IQMC_CAL_IQMC_GAIN_ADJ
DECL|XCVR_WR_IQMC_CAL_IQMC_PHASE_ADJ|macro|XCVR_WR_IQMC_CAL_IQMC_PHASE_ADJ
DECL|XCVR_WR_IQMC_CAL|macro|XCVR_WR_IQMC_CAL
DECL|XCVR_WR_IQMC_CTRL_IQMC_CAL_EN|macro|XCVR_WR_IQMC_CTRL_IQMC_CAL_EN
DECL|XCVR_WR_IQMC_CTRL_IQMC_NUM_ITER|macro|XCVR_WR_IQMC_CTRL_IQMC_NUM_ITER
DECL|XCVR_WR_IQMC_CTRL|macro|XCVR_WR_IQMC_CTRL
DECL|XCVR_WR_LPPS_CTRL_LPPS_ADC_ALLOW|macro|XCVR_WR_LPPS_CTRL_LPPS_ADC_ALLOW
DECL|XCVR_WR_LPPS_CTRL_LPPS_ADC_CLK_ALLOW|macro|XCVR_WR_LPPS_CTRL_LPPS_ADC_CLK_ALLOW
DECL|XCVR_WR_LPPS_CTRL_LPPS_ADC_DAC_ALLOW|macro|XCVR_WR_LPPS_CTRL_LPPS_ADC_DAC_ALLOW
DECL|XCVR_WR_LPPS_CTRL_LPPS_ADC_I_Q_ALLOW|macro|XCVR_WR_LPPS_CTRL_LPPS_ADC_I_Q_ALLOW
DECL|XCVR_WR_LPPS_CTRL_LPPS_BBF_ALLOW|macro|XCVR_WR_LPPS_CTRL_LPPS_BBF_ALLOW
DECL|XCVR_WR_LPPS_CTRL_LPPS_ENABLE|macro|XCVR_WR_LPPS_CTRL_LPPS_ENABLE
DECL|XCVR_WR_LPPS_CTRL_LPPS_QGEN25_ALLOW|macro|XCVR_WR_LPPS_CTRL_LPPS_QGEN25_ALLOW
DECL|XCVR_WR_LPPS_CTRL_LPPS_TCA_ALLOW|macro|XCVR_WR_LPPS_CTRL_LPPS_TCA_ALLOW
DECL|XCVR_WR_LPPS_CTRL|macro|XCVR_WR_LPPS_CTRL
DECL|XCVR_WR_OVERWRITE_VER_OVERWRITE_VER|macro|XCVR_WR_OVERWRITE_VER_OVERWRITE_VER
DECL|XCVR_WR_OVERWRITE_VER|macro|XCVR_WR_OVERWRITE_VER
DECL|XCVR_WR_PA_BIAS_TBL0_PA_BIAS0|macro|XCVR_WR_PA_BIAS_TBL0_PA_BIAS0
DECL|XCVR_WR_PA_BIAS_TBL0_PA_BIAS1|macro|XCVR_WR_PA_BIAS_TBL0_PA_BIAS1
DECL|XCVR_WR_PA_BIAS_TBL0_PA_BIAS2|macro|XCVR_WR_PA_BIAS_TBL0_PA_BIAS2
DECL|XCVR_WR_PA_BIAS_TBL0_PA_BIAS3|macro|XCVR_WR_PA_BIAS_TBL0_PA_BIAS3
DECL|XCVR_WR_PA_BIAS_TBL0|macro|XCVR_WR_PA_BIAS_TBL0
DECL|XCVR_WR_PA_BIAS_TBL1_PA_BIAS4|macro|XCVR_WR_PA_BIAS_TBL1_PA_BIAS4
DECL|XCVR_WR_PA_BIAS_TBL1_PA_BIAS5|macro|XCVR_WR_PA_BIAS_TBL1_PA_BIAS5
DECL|XCVR_WR_PA_BIAS_TBL1_PA_BIAS6|macro|XCVR_WR_PA_BIAS_TBL1_PA_BIAS6
DECL|XCVR_WR_PA_BIAS_TBL1_PA_BIAS7|macro|XCVR_WR_PA_BIAS_TBL1_PA_BIAS7
DECL|XCVR_WR_PA_BIAS_TBL1|macro|XCVR_WR_PA_BIAS_TBL1
DECL|XCVR_WR_PA_POWER_PA_POWER|macro|XCVR_WR_PA_POWER_PA_POWER
DECL|XCVR_WR_PA_POWER|macro|XCVR_WR_PA_POWER
DECL|XCVR_WR_PB_CTRL_PB_PROTECT|macro|XCVR_WR_PB_CTRL_PB_PROTECT
DECL|XCVR_WR_PB_CTRL|macro|XCVR_WR_PB_CTRL
DECL|XCVR_WR_PLL_CHAN_MAP_BMR|macro|XCVR_WR_PLL_CHAN_MAP_BMR
DECL|XCVR_WR_PLL_CHAN_MAP_BOC|macro|XCVR_WR_PLL_CHAN_MAP_BOC
DECL|XCVR_WR_PLL_CHAN_MAP_CHANNEL_NUM|macro|XCVR_WR_PLL_CHAN_MAP_CHANNEL_NUM
DECL|XCVR_WR_PLL_CHAN_MAP_ZOC|macro|XCVR_WR_PLL_CHAN_MAP_ZOC
DECL|XCVR_WR_PLL_CHAN_MAP|macro|XCVR_WR_PLL_CHAN_MAP
DECL|XCVR_WR_PLL_CTRL2_PLL_KMOD_SLOPE|macro|XCVR_WR_PLL_CTRL2_PLL_KMOD_SLOPE
DECL|XCVR_WR_PLL_CTRL2_PLL_TMUX_ON|macro|XCVR_WR_PLL_CTRL2_PLL_TMUX_ON
DECL|XCVR_WR_PLL_CTRL2_PLL_VCO_KV|macro|XCVR_WR_PLL_CTRL2_PLL_VCO_KV
DECL|XCVR_WR_PLL_CTRL2_PLL_VCO_REG_SUPPLY|macro|XCVR_WR_PLL_CTRL2_PLL_VCO_REG_SUPPLY
DECL|XCVR_WR_PLL_CTRL2|macro|XCVR_WR_PLL_CTRL2
DECL|XCVR_WR_PLL_CTRL_HPM_BIAS|macro|XCVR_WR_PLL_CTRL_HPM_BIAS
DECL|XCVR_WR_PLL_CTRL_PLL_LFILT_CNTL|macro|XCVR_WR_PLL_CTRL_PLL_LFILT_CNTL
DECL|XCVR_WR_PLL_CTRL_PLL_REG_BYPASS_ON|macro|XCVR_WR_PLL_CTRL_PLL_REG_BYPASS_ON
DECL|XCVR_WR_PLL_CTRL_PLL_REG_SUPPLY|macro|XCVR_WR_PLL_CTRL_PLL_REG_SUPPLY
DECL|XCVR_WR_PLL_CTRL_PLL_VCO_BIAS|macro|XCVR_WR_PLL_CTRL_PLL_VCO_BIAS
DECL|XCVR_WR_PLL_CTRL_PLL_VCO_LDO_BYPASS|macro|XCVR_WR_PLL_CTRL_PLL_VCO_LDO_BYPASS
DECL|XCVR_WR_PLL_CTRL_PLL_VCO_SPARE7|macro|XCVR_WR_PLL_CTRL_PLL_VCO_SPARE7
DECL|XCVR_WR_PLL_CTRL|macro|XCVR_WR_PLL_CTRL
DECL|XCVR_WR_PLL_CTUNE_CTRL_CTUNE_ADJUST|macro|XCVR_WR_PLL_CTUNE_CTRL_CTUNE_ADJUST
DECL|XCVR_WR_PLL_CTUNE_CTRL_CTUNE_DIS|macro|XCVR_WR_PLL_CTUNE_CTRL_CTUNE_DIS
DECL|XCVR_WR_PLL_CTUNE_CTRL_CTUNE_MANUAL|macro|XCVR_WR_PLL_CTUNE_CTRL_CTUNE_MANUAL
DECL|XCVR_WR_PLL_CTUNE_CTRL_CTUNE_TARGET_MANUAL|macro|XCVR_WR_PLL_CTUNE_CTRL_CTUNE_TARGET_MANUAL
DECL|XCVR_WR_PLL_CTUNE_CTRL_CTUNE_TD|macro|XCVR_WR_PLL_CTUNE_CTRL_CTUNE_TD
DECL|XCVR_WR_PLL_CTUNE_CTRL|macro|XCVR_WR_PLL_CTUNE_CTRL
DECL|XCVR_WR_PLL_DELAY_MATCH_HPM_BANK_DELAY|macro|XCVR_WR_PLL_DELAY_MATCH_HPM_BANK_DELAY
DECL|XCVR_WR_PLL_DELAY_MATCH_HPM_SDM_DELAY|macro|XCVR_WR_PLL_DELAY_MATCH_HPM_SDM_DELAY
DECL|XCVR_WR_PLL_DELAY_MATCH_LP_SDM_DELAY|macro|XCVR_WR_PLL_DELAY_MATCH_LP_SDM_DELAY
DECL|XCVR_WR_PLL_DELAY_MATCH|macro|XCVR_WR_PLL_DELAY_MATCH
DECL|XCVR_WR_PLL_HPM_CAL_CTRL_HPM_CAL_FACTOR_MANUAL|macro|XCVR_WR_PLL_HPM_CAL_CTRL_HPM_CAL_FACTOR_MANUAL
DECL|XCVR_WR_PLL_HPM_CAL_CTRL_HP_CAL_ARY|macro|XCVR_WR_PLL_HPM_CAL_CTRL_HP_CAL_ARY
DECL|XCVR_WR_PLL_HPM_CAL_CTRL_HP_CAL_DIS|macro|XCVR_WR_PLL_HPM_CAL_CTRL_HP_CAL_DIS
DECL|XCVR_WR_PLL_HPM_CAL_CTRL_HP_CAL_TIME|macro|XCVR_WR_PLL_HPM_CAL_CTRL_HP_CAL_TIME
DECL|XCVR_WR_PLL_HPM_CAL_CTRL|macro|XCVR_WR_PLL_HPM_CAL_CTRL
DECL|XCVR_WR_PLL_HPM_SDM_FRACTION_HPM_DENOM|macro|XCVR_WR_PLL_HPM_SDM_FRACTION_HPM_DENOM
DECL|XCVR_WR_PLL_HPM_SDM_FRACTION|macro|XCVR_WR_PLL_HPM_SDM_FRACTION
DECL|XCVR_WR_PLL_HP_MOD_CTRL_HPFF|macro|XCVR_WR_PLL_HP_MOD_CTRL_HPFF
DECL|XCVR_WR_PLL_HP_MOD_CTRL_HPM_DTH_EN|macro|XCVR_WR_PLL_HP_MOD_CTRL_HPM_DTH_EN
DECL|XCVR_WR_PLL_HP_MOD_CTRL_HPM_LFSR_LEN|macro|XCVR_WR_PLL_HP_MOD_CTRL_HPM_LFSR_LEN
DECL|XCVR_WR_PLL_HP_MOD_CTRL_HPM_SCALE|macro|XCVR_WR_PLL_HP_MOD_CTRL_HPM_SCALE
DECL|XCVR_WR_PLL_HP_MOD_CTRL_HPM_SDM_MANUAL|macro|XCVR_WR_PLL_HP_MOD_CTRL_HPM_SDM_MANUAL
DECL|XCVR_WR_PLL_HP_MOD_CTRL_HP_DTH_SCL|macro|XCVR_WR_PLL_HP_MOD_CTRL_HP_DTH_SCL
DECL|XCVR_WR_PLL_HP_MOD_CTRL_HP_MOD_INV|macro|XCVR_WR_PLL_HP_MOD_CTRL_HP_MOD_INV
DECL|XCVR_WR_PLL_HP_MOD_CTRL_HP_SDM_DIS|macro|XCVR_WR_PLL_HP_MOD_CTRL_HP_SDM_DIS
DECL|XCVR_WR_PLL_HP_MOD_CTRL_HP_SDM_INV|macro|XCVR_WR_PLL_HP_MOD_CTRL_HP_SDM_INV
DECL|XCVR_WR_PLL_HP_MOD_CTRL|macro|XCVR_WR_PLL_HP_MOD_CTRL
DECL|XCVR_WR_PLL_LD_HPM_CAL1_CS_FCNT|macro|XCVR_WR_PLL_LD_HPM_CAL1_CS_FCNT
DECL|XCVR_WR_PLL_LD_HPM_CAL1_CS_FW|macro|XCVR_WR_PLL_LD_HPM_CAL1_CS_FW
DECL|XCVR_WR_PLL_LD_HPM_CAL1_CS_WT|macro|XCVR_WR_PLL_LD_HPM_CAL1_CS_WT
DECL|XCVR_WR_PLL_LD_HPM_CAL1|macro|XCVR_WR_PLL_LD_HPM_CAL1
DECL|XCVR_WR_PLL_LD_HPM_CAL2_CS_FT|macro|XCVR_WR_PLL_LD_HPM_CAL2_CS_FT
DECL|XCVR_WR_PLL_LD_HPM_CAL2_CS_RC|macro|XCVR_WR_PLL_LD_HPM_CAL2_CS_RC
DECL|XCVR_WR_PLL_LD_HPM_CAL2|macro|XCVR_WR_PLL_LD_HPM_CAL2
DECL|XCVR_WR_PLL_LOCK_DETECT_CSFF|macro|XCVR_WR_PLL_LOCK_DETECT_CSFF
DECL|XCVR_WR_PLL_LOCK_DETECT_CTFF|macro|XCVR_WR_PLL_LOCK_DETECT_CTFF
DECL|XCVR_WR_PLL_LOCK_DETECT_CTUNE_LDF_LEV|macro|XCVR_WR_PLL_LOCK_DETECT_CTUNE_LDF_LEV
DECL|XCVR_WR_PLL_LOCK_DETECT_FTFF|macro|XCVR_WR_PLL_LOCK_DETECT_FTFF
DECL|XCVR_WR_PLL_LOCK_DETECT_FTF_RX_THRSH|macro|XCVR_WR_PLL_LOCK_DETECT_FTF_RX_THRSH
DECL|XCVR_WR_PLL_LOCK_DETECT_FTF_TX_THRSH|macro|XCVR_WR_PLL_LOCK_DETECT_FTF_TX_THRSH
DECL|XCVR_WR_PLL_LOCK_DETECT_FTW_RX|macro|XCVR_WR_PLL_LOCK_DETECT_FTW_RX
DECL|XCVR_WR_PLL_LOCK_DETECT_FTW_TX|macro|XCVR_WR_PLL_LOCK_DETECT_FTW_TX
DECL|XCVR_WR_PLL_LOCK_DETECT_TAFF|macro|XCVR_WR_PLL_LOCK_DETECT_TAFF
DECL|XCVR_WR_PLL_LOCK_DETECT|macro|XCVR_WR_PLL_LOCK_DETECT
DECL|XCVR_WR_PLL_LP_MOD_CTRL_LPFF|macro|XCVR_WR_PLL_LP_MOD_CTRL_LPFF
DECL|XCVR_WR_PLL_LP_MOD_CTRL_LPM_DTH_SCL|macro|XCVR_WR_PLL_LP_MOD_CTRL_LPM_DTH_SCL
DECL|XCVR_WR_PLL_LP_MOD_CTRL_LPM_D_CTRL|macro|XCVR_WR_PLL_LP_MOD_CTRL_LPM_D_CTRL
DECL|XCVR_WR_PLL_LP_MOD_CTRL_LPM_D_OVRD|macro|XCVR_WR_PLL_LP_MOD_CTRL_LPM_D_OVRD
DECL|XCVR_WR_PLL_LP_MOD_CTRL_LPM_SCALE|macro|XCVR_WR_PLL_LP_MOD_CTRL_LPM_SCALE
DECL|XCVR_WR_PLL_LP_MOD_CTRL_LPM_SDM_DIS|macro|XCVR_WR_PLL_LP_MOD_CTRL_LPM_SDM_DIS
DECL|XCVR_WR_PLL_LP_MOD_CTRL_LPM_SDM_INV|macro|XCVR_WR_PLL_LP_MOD_CTRL_LPM_SDM_INV
DECL|XCVR_WR_PLL_LP_MOD_CTRL_PLL_LD_DIS|macro|XCVR_WR_PLL_LP_MOD_CTRL_PLL_LD_DIS
DECL|XCVR_WR_PLL_LP_MOD_CTRL_PLL_LOOP_DIVIDER_MANUAL|macro|XCVR_WR_PLL_LP_MOD_CTRL_PLL_LOOP_DIVIDER_MANUAL
DECL|XCVR_WR_PLL_LP_MOD_CTRL|macro|XCVR_WR_PLL_LP_MOD_CTRL
DECL|XCVR_WR_PLL_LP_SDM_CTRL1_LPM_INTG|macro|XCVR_WR_PLL_LP_SDM_CTRL1_LPM_INTG
DECL|XCVR_WR_PLL_LP_SDM_CTRL1_SDM_MAP_DIS|macro|XCVR_WR_PLL_LP_SDM_CTRL1_SDM_MAP_DIS
DECL|XCVR_WR_PLL_LP_SDM_CTRL1|macro|XCVR_WR_PLL_LP_SDM_CTRL1
DECL|XCVR_WR_PLL_LP_SDM_CTRL2_LPM_NUM|macro|XCVR_WR_PLL_LP_SDM_CTRL2_LPM_NUM
DECL|XCVR_WR_PLL_LP_SDM_CTRL2|macro|XCVR_WR_PLL_LP_SDM_CTRL2
DECL|XCVR_WR_PLL_LP_SDM_CTRL3_LPM_DENOM|macro|XCVR_WR_PLL_LP_SDM_CTRL3_LPM_DENOM
DECL|XCVR_WR_PLL_LP_SDM_CTRL3|macro|XCVR_WR_PLL_LP_SDM_CTRL3
DECL|XCVR_WR_PLL_MOD_OVRD_HPM_BANK_DIS|macro|XCVR_WR_PLL_MOD_OVRD_HPM_BANK_DIS
DECL|XCVR_WR_PLL_MOD_OVRD_HPM_BANK_MANUAL|macro|XCVR_WR_PLL_MOD_OVRD_HPM_BANK_MANUAL
DECL|XCVR_WR_PLL_MOD_OVRD_HPM_LSB_DIS|macro|XCVR_WR_PLL_MOD_OVRD_HPM_LSB_DIS
DECL|XCVR_WR_PLL_MOD_OVRD_HPM_LSB_MANUAL|macro|XCVR_WR_PLL_MOD_OVRD_HPM_LSB_MANUAL
DECL|XCVR_WR_PLL_MOD_OVRD_MODULATION_WORD_MANUAL|macro|XCVR_WR_PLL_MOD_OVRD_MODULATION_WORD_MANUAL
DECL|XCVR_WR_PLL_MOD_OVRD_MOD_DIS|macro|XCVR_WR_PLL_MOD_OVRD_MOD_DIS
DECL|XCVR_WR_PLL_MOD_OVRD|macro|XCVR_WR_PLL_MOD_OVRD
DECL|XCVR_WR_PLL_TEST_CTRL_PLL_FORCE_VTUNE_EXTERNALLY|macro|XCVR_WR_PLL_TEST_CTRL_PLL_FORCE_VTUNE_EXTERNALLY
DECL|XCVR_WR_PLL_TEST_CTRL_PLL_REG_ATST_SEL|macro|XCVR_WR_PLL_TEST_CTRL_PLL_REG_ATST_SEL
DECL|XCVR_WR_PLL_TEST_CTRL_PLL_RIPPLE_COUNTER_TEST_MODE|macro|XCVR_WR_PLL_TEST_CTRL_PLL_RIPPLE_COUNTER_TEST_MODE
DECL|XCVR_WR_PLL_TEST_CTRL_PLL_TMUX_SEL|macro|XCVR_WR_PLL_TEST_CTRL_PLL_TMUX_SEL
DECL|XCVR_WR_PLL_TEST_CTRL_PLL_VCO_REG_ATST|macro|XCVR_WR_PLL_TEST_CTRL_PLL_VCO_REG_ATST
DECL|XCVR_WR_PLL_TEST_CTRL_PLL_VCO_TEST_CLK_MODE|macro|XCVR_WR_PLL_TEST_CTRL_PLL_VCO_TEST_CLK_MODE
DECL|XCVR_WR_PLL_TEST_CTRL|macro|XCVR_WR_PLL_TEST_CTRL
DECL|XCVR_WR_PN_CODE_PN_LSB|macro|XCVR_WR_PN_CODE_PN_LSB
DECL|XCVR_WR_PN_CODE_PN_MSB|macro|XCVR_WR_PN_CODE_PN_MSB
DECL|XCVR_WR_PN_CODE|macro|XCVR_WR_PN_CODE
DECL|XCVR_WR_PN_TYPE_PN_TYPE|macro|XCVR_WR_PN_TYPE_PN_TYPE
DECL|XCVR_WR_PN_TYPE_TX_INV|macro|XCVR_WR_PN_TYPE_TX_INV
DECL|XCVR_WR_PN_TYPE|macro|XCVR_WR_PN_TYPE
DECL|XCVR_WR_QGEN_CTRL_QGEN_REG_ATST_SEL|macro|XCVR_WR_QGEN_CTRL_QGEN_REG_ATST_SEL
DECL|XCVR_WR_QGEN_CTRL_QGEN_REG_BYPASS_ON|macro|XCVR_WR_QGEN_CTRL_QGEN_REG_BYPASS_ON
DECL|XCVR_WR_QGEN_CTRL_QGEN_REG_SUPPLY|macro|XCVR_WR_QGEN_CTRL_QGEN_REG_SUPPLY
DECL|XCVR_WR_QGEN_CTRL|macro|XCVR_WR_QGEN_CTRL
DECL|XCVR_WR_RECYCLE_COUNT_RECYCLE_COUNT0|macro|XCVR_WR_RECYCLE_COUNT_RECYCLE_COUNT0
DECL|XCVR_WR_RECYCLE_COUNT_RECYCLE_COUNT1|macro|XCVR_WR_RECYCLE_COUNT_RECYCLE_COUNT1
DECL|XCVR_WR_RECYCLE_COUNT|macro|XCVR_WR_RECYCLE_COUNT
DECL|XCVR_WR_RSSI_CTRL_0_RSSI_ADJ|macro|XCVR_WR_RSSI_CTRL_0_RSSI_ADJ
DECL|XCVR_WR_RSSI_CTRL_0_RSSI_DEC_EN|macro|XCVR_WR_RSSI_CTRL_0_RSSI_DEC_EN
DECL|XCVR_WR_RSSI_CTRL_0_RSSI_HOLD_EN|macro|XCVR_WR_RSSI_CTRL_0_RSSI_HOLD_EN
DECL|XCVR_WR_RSSI_CTRL_0_RSSI_HOLD_SRC|macro|XCVR_WR_RSSI_CTRL_0_RSSI_HOLD_SRC
DECL|XCVR_WR_RSSI_CTRL_0_RSSI_IIR_CW_WEIGHT|macro|XCVR_WR_RSSI_CTRL_0_RSSI_IIR_CW_WEIGHT
DECL|XCVR_WR_RSSI_CTRL_0_RSSI_IIR_WEIGHT|macro|XCVR_WR_RSSI_CTRL_0_RSSI_IIR_WEIGHT
DECL|XCVR_WR_RSSI_CTRL_0_RSSI_USE_VALS|macro|XCVR_WR_RSSI_CTRL_0_RSSI_USE_VALS
DECL|XCVR_WR_RSSI_CTRL_0|macro|XCVR_WR_RSSI_CTRL_0
DECL|XCVR_WR_RSSI_CTRL_1_RSSI_ED_THRESH0_H|macro|XCVR_WR_RSSI_CTRL_1_RSSI_ED_THRESH0_H
DECL|XCVR_WR_RSSI_CTRL_1_RSSI_ED_THRESH0|macro|XCVR_WR_RSSI_CTRL_1_RSSI_ED_THRESH0
DECL|XCVR_WR_RSSI_CTRL_1_RSSI_ED_THRESH1_H|macro|XCVR_WR_RSSI_CTRL_1_RSSI_ED_THRESH1_H
DECL|XCVR_WR_RSSI_CTRL_1_RSSI_ED_THRESH1|macro|XCVR_WR_RSSI_CTRL_1_RSSI_ED_THRESH1
DECL|XCVR_WR_RSSI_CTRL_1|macro|XCVR_WR_RSSI_CTRL_1
DECL|XCVR_WR_RX_ANA_CTRL_IQMC_DC_GAIN_ADJ_EN|macro|XCVR_WR_RX_ANA_CTRL_IQMC_DC_GAIN_ADJ_EN
DECL|XCVR_WR_RX_ANA_CTRL_LNM_SPARE_3_2_1|macro|XCVR_WR_RX_ANA_CTRL_LNM_SPARE_3_2_1
DECL|XCVR_WR_RX_ANA_CTRL_RX_ATST_SEL|macro|XCVR_WR_RX_ANA_CTRL_RX_ATST_SEL
DECL|XCVR_WR_RX_ANA_CTRL|macro|XCVR_WR_RX_ANA_CTRL
DECL|XCVR_WR_RX_CHF_COEF_RX_CH_FILT_HX|macro|XCVR_WR_RX_CHF_COEF_RX_CH_FILT_HX
DECL|XCVR_WR_RX_CHF_COEF|macro|XCVR_WR_RX_CHF_COEF
DECL|XCVR_WR_RX_DIG_CTRL_RX_ADC_NEGEDGE|macro|XCVR_WR_RX_DIG_CTRL_RX_ADC_NEGEDGE
DECL|XCVR_WR_RX_DIG_CTRL_RX_ADC_RAW_EN|macro|XCVR_WR_RX_DIG_CTRL_RX_ADC_RAW_EN
DECL|XCVR_WR_RX_DIG_CTRL_RX_AGC_EN|macro|XCVR_WR_RX_DIG_CTRL_RX_AGC_EN
DECL|XCVR_WR_RX_DIG_CTRL_RX_CH_FILT_BYPASS|macro|XCVR_WR_RX_DIG_CTRL_RX_CH_FILT_BYPASS
DECL|XCVR_WR_RX_DIG_CTRL_RX_DCOC_CAL_EN|macro|XCVR_WR_RX_DIG_CTRL_RX_DCOC_CAL_EN
DECL|XCVR_WR_RX_DIG_CTRL_RX_DCOC_EN|macro|XCVR_WR_RX_DIG_CTRL_RX_DCOC_EN
DECL|XCVR_WR_RX_DIG_CTRL_RX_DEC_FILT_OSR|macro|XCVR_WR_RX_DIG_CTRL_RX_DEC_FILT_OSR
DECL|XCVR_WR_RX_DIG_CTRL_RX_INTERP_EN|macro|XCVR_WR_RX_DIG_CTRL_RX_INTERP_EN
DECL|XCVR_WR_RX_DIG_CTRL_RX_IQ_SWAP|macro|XCVR_WR_RX_DIG_CTRL_RX_IQ_SWAP
DECL|XCVR_WR_RX_DIG_CTRL_RX_NORM_EN|macro|XCVR_WR_RX_DIG_CTRL_RX_NORM_EN
DECL|XCVR_WR_RX_DIG_CTRL_RX_RSSI_EN|macro|XCVR_WR_RX_DIG_CTRL_RX_RSSI_EN
DECL|XCVR_WR_RX_DIG_CTRL|macro|XCVR_WR_RX_DIG_CTRL
DECL|XCVR_WR_SNF_THR_SNF_THR|macro|XCVR_WR_SNF_THR_SNF_THR
DECL|XCVR_WR_SNF_THR|macro|XCVR_WR_SNF_THR
DECL|XCVR_WR_SYNC_CTRL_SYNC_PER|macro|XCVR_WR_SYNC_CTRL_SYNC_PER
DECL|XCVR_WR_SYNC_CTRL_TRACK_ENABLE|macro|XCVR_WR_SYNC_CTRL_TRACK_ENABLE
DECL|XCVR_WR_SYNC_CTRL|macro|XCVR_WR_SYNC_CTRL
DECL|XCVR_WR_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_0|macro|XCVR_WR_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_0
DECL|XCVR_WR_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_1|macro|XCVR_WR_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_1
DECL|XCVR_WR_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_2|macro|XCVR_WR_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_2
DECL|XCVR_WR_TCA_AGC_LIN_VAL_2_0|macro|XCVR_WR_TCA_AGC_LIN_VAL_2_0
DECL|XCVR_WR_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_3|macro|XCVR_WR_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_3
DECL|XCVR_WR_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_4|macro|XCVR_WR_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_4
DECL|XCVR_WR_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_5|macro|XCVR_WR_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_5
DECL|XCVR_WR_TCA_AGC_LIN_VAL_5_3|macro|XCVR_WR_TCA_AGC_LIN_VAL_5_3
DECL|XCVR_WR_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_6|macro|XCVR_WR_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_6
DECL|XCVR_WR_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_7|macro|XCVR_WR_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_7
DECL|XCVR_WR_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_8|macro|XCVR_WR_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_8
DECL|XCVR_WR_TCA_AGC_LIN_VAL_8_6|macro|XCVR_WR_TCA_AGC_LIN_VAL_8_6
DECL|XCVR_WR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_0|macro|XCVR_WR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_0
DECL|XCVR_WR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_1|macro|XCVR_WR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_1
DECL|XCVR_WR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_2|macro|XCVR_WR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_2
DECL|XCVR_WR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_3|macro|XCVR_WR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_3
DECL|XCVR_WR_TCA_AGC_VAL_3_0|macro|XCVR_WR_TCA_AGC_VAL_3_0
DECL|XCVR_WR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_4|macro|XCVR_WR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_4
DECL|XCVR_WR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_5|macro|XCVR_WR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_5
DECL|XCVR_WR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_6|macro|XCVR_WR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_6
DECL|XCVR_WR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_7|macro|XCVR_WR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_7
DECL|XCVR_WR_TCA_AGC_VAL_7_4|macro|XCVR_WR_TCA_AGC_VAL_7_4
DECL|XCVR_WR_TCA_AGC_VAL_8_TCA_AGC_VAL_8|macro|XCVR_WR_TCA_AGC_VAL_8_TCA_AGC_VAL_8
DECL|XCVR_WR_TCA_AGC_VAL_8|macro|XCVR_WR_TCA_AGC_VAL_8
DECL|XCVR_WR_TCA_CTRL_TCA_BIAS_CURR|macro|XCVR_WR_TCA_CTRL_TCA_BIAS_CURR
DECL|XCVR_WR_TCA_CTRL_TCA_LOW_PWR_ON|macro|XCVR_WR_TCA_CTRL_TCA_LOW_PWR_ON
DECL|XCVR_WR_TCA_CTRL_TCA_TX_REG_ATST_SEL|macro|XCVR_WR_TCA_CTRL_TCA_TX_REG_ATST_SEL
DECL|XCVR_WR_TCA_CTRL_TCA_TX_REG_BYPASS_ON|macro|XCVR_WR_TCA_CTRL_TCA_TX_REG_BYPASS_ON
DECL|XCVR_WR_TCA_CTRL_TCA_TX_REG_SUPPLY|macro|XCVR_WR_TCA_CTRL_TCA_TX_REG_SUPPLY
DECL|XCVR_WR_TCA_CTRL|macro|XCVR_WR_TCA_CTRL
DECL|XCVR_WR_TSM_CTRL_ABORT_ON_CTUNE|macro|XCVR_WR_TSM_CTRL_ABORT_ON_CTUNE
DECL|XCVR_WR_TSM_CTRL_ABORT_ON_CYCLE_SLIP|macro|XCVR_WR_TSM_CTRL_ABORT_ON_CYCLE_SLIP
DECL|XCVR_WR_TSM_CTRL_ABORT_ON_FREQ_TARG|macro|XCVR_WR_TSM_CTRL_ABORT_ON_FREQ_TARG
DECL|XCVR_WR_TSM_CTRL_BKPT|macro|XCVR_WR_TSM_CTRL_BKPT
DECL|XCVR_WR_TSM_CTRL_DATA_PADDING_EN|macro|XCVR_WR_TSM_CTRL_DATA_PADDING_EN
DECL|XCVR_WR_TSM_CTRL_FORCE_RX_EN|macro|XCVR_WR_TSM_CTRL_FORCE_RX_EN
DECL|XCVR_WR_TSM_CTRL_FORCE_TX_EN|macro|XCVR_WR_TSM_CTRL_FORCE_TX_EN
DECL|XCVR_WR_TSM_CTRL_PA_RAMP_SEL|macro|XCVR_WR_TSM_CTRL_PA_RAMP_SEL
DECL|XCVR_WR_TSM_CTRL_RX_ABORT_DIS|macro|XCVR_WR_TSM_CTRL_RX_ABORT_DIS
DECL|XCVR_WR_TSM_CTRL_TX_ABORT_DIS|macro|XCVR_WR_TSM_CTRL_TX_ABORT_DIS
DECL|XCVR_WR_TSM_CTRL|macro|XCVR_WR_TSM_CTRL
DECL|XCVR_WR_TSM_OVRD0_ADC_ANA_REG_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD0_ADC_ANA_REG_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD0_ADC_ANA_REG_EN_OVRD|macro|XCVR_WR_TSM_OVRD0_ADC_ANA_REG_EN_OVRD
DECL|XCVR_WR_TSM_OVRD0_ADC_DIG_REG_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD0_ADC_DIG_REG_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD0_ADC_DIG_REG_EN_OVRD|macro|XCVR_WR_TSM_OVRD0_ADC_DIG_REG_EN_OVRD
DECL|XCVR_WR_TSM_OVRD0_PLL_CYCLE_SLIP_LD_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD0_PLL_CYCLE_SLIP_LD_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD0_PLL_CYCLE_SLIP_LD_EN_OVRD|macro|XCVR_WR_TSM_OVRD0_PLL_CYCLE_SLIP_LD_EN_OVRD
DECL|XCVR_WR_TSM_OVRD0_PLL_LDV_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD0_PLL_LDV_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD0_PLL_LDV_EN_OVRD|macro|XCVR_WR_TSM_OVRD0_PLL_LDV_EN_OVRD
DECL|XCVR_WR_TSM_OVRD0_PLL_PA_BUF_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD0_PLL_PA_BUF_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD0_PLL_PA_BUF_EN_OVRD|macro|XCVR_WR_TSM_OVRD0_PLL_PA_BUF_EN_OVRD
DECL|XCVR_WR_TSM_OVRD0_PLL_REG_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD0_PLL_REG_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD0_PLL_REG_EN_OVRD|macro|XCVR_WR_TSM_OVRD0_PLL_REG_EN_OVRD
DECL|XCVR_WR_TSM_OVRD0_PLL_RX_LDV_RIPPLE_MUX_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD0_PLL_RX_LDV_RIPPLE_MUX_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD0_PLL_RX_LDV_RIPPLE_MUX_EN_OVRD|macro|XCVR_WR_TSM_OVRD0_PLL_RX_LDV_RIPPLE_MUX_EN_OVRD
DECL|XCVR_WR_TSM_OVRD0_PLL_VCO_AUTOTUNE_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD0_PLL_VCO_AUTOTUNE_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD0_PLL_VCO_AUTOTUNE_EN_OVRD|macro|XCVR_WR_TSM_OVRD0_PLL_VCO_AUTOTUNE_EN_OVRD
DECL|XCVR_WR_TSM_OVRD0_PLL_VCO_BUF_RX_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD0_PLL_VCO_BUF_RX_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD0_PLL_VCO_BUF_RX_EN_OVRD|macro|XCVR_WR_TSM_OVRD0_PLL_VCO_BUF_RX_EN_OVRD
DECL|XCVR_WR_TSM_OVRD0_PLL_VCO_BUF_TX_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD0_PLL_VCO_BUF_TX_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD0_PLL_VCO_BUF_TX_EN_OVRD|macro|XCVR_WR_TSM_OVRD0_PLL_VCO_BUF_TX_EN_OVRD
DECL|XCVR_WR_TSM_OVRD0_PLL_VCO_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD0_PLL_VCO_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD0_PLL_VCO_EN_OVRD|macro|XCVR_WR_TSM_OVRD0_PLL_VCO_EN_OVRD
DECL|XCVR_WR_TSM_OVRD0_PLL_VCO_REG_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD0_PLL_VCO_REG_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD0_PLL_VCO_REG_EN_OVRD|macro|XCVR_WR_TSM_OVRD0_PLL_VCO_REG_EN_OVRD
DECL|XCVR_WR_TSM_OVRD0_QGEN_REG_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD0_QGEN_REG_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD0_QGEN_REG_EN_OVRD|macro|XCVR_WR_TSM_OVRD0_QGEN_REG_EN_OVRD
DECL|XCVR_WR_TSM_OVRD0_TCA_TX_REG_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD0_TCA_TX_REG_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD0_TCA_TX_REG_EN_OVRD|macro|XCVR_WR_TSM_OVRD0_TCA_TX_REG_EN_OVRD
DECL|XCVR_WR_TSM_OVRD0_XTAL_ADC_REF_CLK_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD0_XTAL_ADC_REF_CLK_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD0_XTAL_ADC_REF_CLK_EN_OVRD|macro|XCVR_WR_TSM_OVRD0_XTAL_ADC_REF_CLK_EN_OVRD
DECL|XCVR_WR_TSM_OVRD0_XTAL_PLL_REF_CLK_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD0_XTAL_PLL_REF_CLK_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD0_XTAL_PLL_REF_CLK_EN_OVRD|macro|XCVR_WR_TSM_OVRD0_XTAL_PLL_REF_CLK_EN_OVRD
DECL|XCVR_WR_TSM_OVRD0|macro|XCVR_WR_TSM_OVRD0
DECL|XCVR_WR_TSM_OVRD1_ADC_BIAS_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD1_ADC_BIAS_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD1_ADC_BIAS_EN_OVRD|macro|XCVR_WR_TSM_OVRD1_ADC_BIAS_EN_OVRD
DECL|XCVR_WR_TSM_OVRD1_ADC_CLK_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD1_ADC_CLK_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD1_ADC_CLK_EN_OVRD|macro|XCVR_WR_TSM_OVRD1_ADC_CLK_EN_OVRD
DECL|XCVR_WR_TSM_OVRD1_ADC_DAC1_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD1_ADC_DAC1_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD1_ADC_DAC1_EN_OVRD|macro|XCVR_WR_TSM_OVRD1_ADC_DAC1_EN_OVRD
DECL|XCVR_WR_TSM_OVRD1_ADC_DAC2_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD1_ADC_DAC2_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD1_ADC_DAC2_EN_OVRD|macro|XCVR_WR_TSM_OVRD1_ADC_DAC2_EN_OVRD
DECL|XCVR_WR_TSM_OVRD1_ADC_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD1_ADC_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD1_ADC_EN_OVRD|macro|XCVR_WR_TSM_OVRD1_ADC_EN_OVRD
DECL|XCVR_WR_TSM_OVRD1_ADC_I_ADC_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD1_ADC_I_ADC_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD1_ADC_I_ADC_EN_OVRD|macro|XCVR_WR_TSM_OVRD1_ADC_I_ADC_EN_OVRD
DECL|XCVR_WR_TSM_OVRD1_ADC_Q_ADC_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD1_ADC_Q_ADC_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD1_ADC_Q_ADC_EN_OVRD|macro|XCVR_WR_TSM_OVRD1_ADC_Q_ADC_EN_OVRD
DECL|XCVR_WR_TSM_OVRD1_ADC_RST_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD1_ADC_RST_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD1_ADC_RST_EN_OVRD|macro|XCVR_WR_TSM_OVRD1_ADC_RST_EN_OVRD
DECL|XCVR_WR_TSM_OVRD1_BBF_I_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD1_BBF_I_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD1_BBF_I_EN_OVRD|macro|XCVR_WR_TSM_OVRD1_BBF_I_EN_OVRD
DECL|XCVR_WR_TSM_OVRD1_BBF_PDET_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD1_BBF_PDET_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD1_BBF_PDET_EN_OVRD|macro|XCVR_WR_TSM_OVRD1_BBF_PDET_EN_OVRD
DECL|XCVR_WR_TSM_OVRD1_BBF_Q_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD1_BBF_Q_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD1_BBF_Q_EN_OVRD|macro|XCVR_WR_TSM_OVRD1_BBF_Q_EN_OVRD
DECL|XCVR_WR_TSM_OVRD1_PLL_FILTER_CHARGE_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD1_PLL_FILTER_CHARGE_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD1_PLL_FILTER_CHARGE_EN_OVRD|macro|XCVR_WR_TSM_OVRD1_PLL_FILTER_CHARGE_EN_OVRD
DECL|XCVR_WR_TSM_OVRD1_PLL_PHDET_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD1_PLL_PHDET_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD1_PLL_PHDET_EN_OVRD|macro|XCVR_WR_TSM_OVRD1_PLL_PHDET_EN_OVRD
DECL|XCVR_WR_TSM_OVRD1_PLL_TX_LDV_RIPPLE_MUX_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD1_PLL_TX_LDV_RIPPLE_MUX_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD1_PLL_TX_LDV_RIPPLE_MUX_EN_OVRD|macro|XCVR_WR_TSM_OVRD1_PLL_TX_LDV_RIPPLE_MUX_EN_OVRD
DECL|XCVR_WR_TSM_OVRD1_QGEN25_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD1_QGEN25_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD1_QGEN25_EN_OVRD|macro|XCVR_WR_TSM_OVRD1_QGEN25_EN_OVRD
DECL|XCVR_WR_TSM_OVRD1_TX_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD1_TX_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD1_TX_EN_OVRD|macro|XCVR_WR_TSM_OVRD1_TX_EN_OVRD
DECL|XCVR_WR_TSM_OVRD1|macro|XCVR_WR_TSM_OVRD1
DECL|XCVR_WR_TSM_OVRD2_BBF_DCOC_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD2_BBF_DCOC_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD2_BBF_DCOC_EN_OVRD|macro|XCVR_WR_TSM_OVRD2_BBF_DCOC_EN_OVRD
DECL|XCVR_WR_TSM_OVRD2_DCOC_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD2_DCOC_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD2_DCOC_EN_OVRD|macro|XCVR_WR_TSM_OVRD2_DCOC_EN_OVRD
DECL|XCVR_WR_TSM_OVRD2_DCOC_INIT_OVRD_EN|macro|XCVR_WR_TSM_OVRD2_DCOC_INIT_OVRD_EN
DECL|XCVR_WR_TSM_OVRD2_DCOC_INIT_OVRD|macro|XCVR_WR_TSM_OVRD2_DCOC_INIT_OVRD
DECL|XCVR_WR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD|macro|XCVR_WR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD
DECL|XCVR_WR_TSM_OVRD2_PLL_DIG_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD2_PLL_DIG_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD2_PLL_DIG_EN_OVRD|macro|XCVR_WR_TSM_OVRD2_PLL_DIG_EN_OVRD
DECL|XCVR_WR_TSM_OVRD2_RX_DIG_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD2_RX_DIG_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD2_RX_DIG_EN_OVRD|macro|XCVR_WR_TSM_OVRD2_RX_DIG_EN_OVRD
DECL|XCVR_WR_TSM_OVRD2_RX_INIT_OVRD_EN|macro|XCVR_WR_TSM_OVRD2_RX_INIT_OVRD_EN
DECL|XCVR_WR_TSM_OVRD2_RX_INIT_OVRD|macro|XCVR_WR_TSM_OVRD2_RX_INIT_OVRD
DECL|XCVR_WR_TSM_OVRD2_SAR_ADC_TRIG_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD2_SAR_ADC_TRIG_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD2_SAR_ADC_TRIG_EN_OVRD|macro|XCVR_WR_TSM_OVRD2_SAR_ADC_TRIG_EN_OVRD
DECL|XCVR_WR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD|macro|XCVR_WR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD
DECL|XCVR_WR_TSM_OVRD2_TCA_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD2_TCA_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD2_TCA_EN_OVRD|macro|XCVR_WR_TSM_OVRD2_TCA_EN_OVRD
DECL|XCVR_WR_TSM_OVRD2_TX_DIG_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD2_TX_DIG_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD2_TX_DIG_EN_OVRD|macro|XCVR_WR_TSM_OVRD2_TX_DIG_EN_OVRD
DECL|XCVR_WR_TSM_OVRD2_TZA_DCOC_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD2_TZA_DCOC_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD2_TZA_DCOC_EN_OVRD|macro|XCVR_WR_TSM_OVRD2_TZA_DCOC_EN_OVRD
DECL|XCVR_WR_TSM_OVRD2_TZA_I_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD2_TZA_I_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD2_TZA_I_EN_OVRD|macro|XCVR_WR_TSM_OVRD2_TZA_I_EN_OVRD
DECL|XCVR_WR_TSM_OVRD2_TZA_PDET_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD2_TZA_PDET_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD2_TZA_PDET_EN_OVRD|macro|XCVR_WR_TSM_OVRD2_TZA_PDET_EN_OVRD
DECL|XCVR_WR_TSM_OVRD2_TZA_Q_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD2_TZA_Q_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD2_TZA_Q_EN_OVRD|macro|XCVR_WR_TSM_OVRD2_TZA_Q_EN_OVRD
DECL|XCVR_WR_TSM_OVRD2_ZBDEM_RX_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD2_ZBDEM_RX_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD2_ZBDEM_RX_EN_OVRD|macro|XCVR_WR_TSM_OVRD2_ZBDEM_RX_EN_OVRD
DECL|XCVR_WR_TSM_OVRD2|macro|XCVR_WR_TSM_OVRD2
DECL|XCVR_WR_TSM_OVRD3_RX_MODE_OVRD_EN|macro|XCVR_WR_TSM_OVRD3_RX_MODE_OVRD_EN
DECL|XCVR_WR_TSM_OVRD3_RX_MODE_OVRD|macro|XCVR_WR_TSM_OVRD3_RX_MODE_OVRD
DECL|XCVR_WR_TSM_OVRD3_TSM_SPARE0_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD3_TSM_SPARE0_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD3_TSM_SPARE0_EN_OVRD|macro|XCVR_WR_TSM_OVRD3_TSM_SPARE0_EN_OVRD
DECL|XCVR_WR_TSM_OVRD3_TSM_SPARE1_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD3_TSM_SPARE1_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD3_TSM_SPARE1_EN_OVRD|macro|XCVR_WR_TSM_OVRD3_TSM_SPARE1_EN_OVRD
DECL|XCVR_WR_TSM_OVRD3_TSM_SPARE2_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD3_TSM_SPARE2_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD3_TSM_SPARE2_EN_OVRD|macro|XCVR_WR_TSM_OVRD3_TSM_SPARE2_EN_OVRD
DECL|XCVR_WR_TSM_OVRD3_TSM_SPARE3_EN_OVRD_EN|macro|XCVR_WR_TSM_OVRD3_TSM_SPARE3_EN_OVRD_EN
DECL|XCVR_WR_TSM_OVRD3_TSM_SPARE3_EN_OVRD|macro|XCVR_WR_TSM_OVRD3_TSM_SPARE3_EN_OVRD
DECL|XCVR_WR_TSM_OVRD3_TX_MODE_OVRD_EN|macro|XCVR_WR_TSM_OVRD3_TX_MODE_OVRD_EN
DECL|XCVR_WR_TSM_OVRD3_TX_MODE_OVRD|macro|XCVR_WR_TSM_OVRD3_TX_MODE_OVRD
DECL|XCVR_WR_TSM_OVRD3|macro|XCVR_WR_TSM_OVRD3
DECL|XCVR_WR_TSM_TIMING00_PLL_REG_EN_RX_HI|macro|XCVR_WR_TSM_TIMING00_PLL_REG_EN_RX_HI
DECL|XCVR_WR_TSM_TIMING00_PLL_REG_EN_RX_LO|macro|XCVR_WR_TSM_TIMING00_PLL_REG_EN_RX_LO
DECL|XCVR_WR_TSM_TIMING00_PLL_REG_EN_TX_HI|macro|XCVR_WR_TSM_TIMING00_PLL_REG_EN_TX_HI
DECL|XCVR_WR_TSM_TIMING00_PLL_REG_EN_TX_LO|macro|XCVR_WR_TSM_TIMING00_PLL_REG_EN_TX_LO
DECL|XCVR_WR_TSM_TIMING00|macro|XCVR_WR_TSM_TIMING00
DECL|XCVR_WR_TSM_TIMING01_PLL_VCO_REG_EN_RX_HI|macro|XCVR_WR_TSM_TIMING01_PLL_VCO_REG_EN_RX_HI
DECL|XCVR_WR_TSM_TIMING01_PLL_VCO_REG_EN_RX_LO|macro|XCVR_WR_TSM_TIMING01_PLL_VCO_REG_EN_RX_LO
DECL|XCVR_WR_TSM_TIMING01_PLL_VCO_REG_EN_TX_HI|macro|XCVR_WR_TSM_TIMING01_PLL_VCO_REG_EN_TX_HI
DECL|XCVR_WR_TSM_TIMING01_PLL_VCO_REG_EN_TX_LO|macro|XCVR_WR_TSM_TIMING01_PLL_VCO_REG_EN_TX_LO
DECL|XCVR_WR_TSM_TIMING01|macro|XCVR_WR_TSM_TIMING01
DECL|XCVR_WR_TSM_TIMING02_QGEN_REG_EN_RX_HI|macro|XCVR_WR_TSM_TIMING02_QGEN_REG_EN_RX_HI
DECL|XCVR_WR_TSM_TIMING02_QGEN_REG_EN_RX_LO|macro|XCVR_WR_TSM_TIMING02_QGEN_REG_EN_RX_LO
DECL|XCVR_WR_TSM_TIMING02_QGEN_REG_EN_TX_HI|macro|XCVR_WR_TSM_TIMING02_QGEN_REG_EN_TX_HI
DECL|XCVR_WR_TSM_TIMING02_QGEN_REG_EN_TX_LO|macro|XCVR_WR_TSM_TIMING02_QGEN_REG_EN_TX_LO
DECL|XCVR_WR_TSM_TIMING02|macro|XCVR_WR_TSM_TIMING02
DECL|XCVR_WR_TSM_TIMING03_TCA_TX_REG_EN_RX_HI|macro|XCVR_WR_TSM_TIMING03_TCA_TX_REG_EN_RX_HI
DECL|XCVR_WR_TSM_TIMING03_TCA_TX_REG_EN_RX_LO|macro|XCVR_WR_TSM_TIMING03_TCA_TX_REG_EN_RX_LO
DECL|XCVR_WR_TSM_TIMING03_TCA_TX_REG_EN_TX_HI|macro|XCVR_WR_TSM_TIMING03_TCA_TX_REG_EN_TX_HI
DECL|XCVR_WR_TSM_TIMING03_TCA_TX_REG_EN_TX_LO|macro|XCVR_WR_TSM_TIMING03_TCA_TX_REG_EN_TX_LO
DECL|XCVR_WR_TSM_TIMING03|macro|XCVR_WR_TSM_TIMING03
DECL|XCVR_WR_TSM_TIMING04_ADC_REG_EN_RX_HI|macro|XCVR_WR_TSM_TIMING04_ADC_REG_EN_RX_HI
DECL|XCVR_WR_TSM_TIMING04_ADC_REG_EN_RX_LO|macro|XCVR_WR_TSM_TIMING04_ADC_REG_EN_RX_LO
DECL|XCVR_WR_TSM_TIMING04|macro|XCVR_WR_TSM_TIMING04
DECL|XCVR_WR_TSM_TIMING05_PLL_REF_CLK_EN_RX_HI|macro|XCVR_WR_TSM_TIMING05_PLL_REF_CLK_EN_RX_HI
DECL|XCVR_WR_TSM_TIMING05_PLL_REF_CLK_EN_RX_LO|macro|XCVR_WR_TSM_TIMING05_PLL_REF_CLK_EN_RX_LO
DECL|XCVR_WR_TSM_TIMING05_PLL_REF_CLK_EN_TX_HI|macro|XCVR_WR_TSM_TIMING05_PLL_REF_CLK_EN_TX_HI
DECL|XCVR_WR_TSM_TIMING05_PLL_REF_CLK_EN_TX_LO|macro|XCVR_WR_TSM_TIMING05_PLL_REF_CLK_EN_TX_LO
DECL|XCVR_WR_TSM_TIMING05|macro|XCVR_WR_TSM_TIMING05
DECL|XCVR_WR_TSM_TIMING06_ADC_CLK_EN_RX_HI|macro|XCVR_WR_TSM_TIMING06_ADC_CLK_EN_RX_HI
DECL|XCVR_WR_TSM_TIMING06_ADC_CLK_EN_RX_LO|macro|XCVR_WR_TSM_TIMING06_ADC_CLK_EN_RX_LO
DECL|XCVR_WR_TSM_TIMING06|macro|XCVR_WR_TSM_TIMING06
DECL|XCVR_WR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_RX_HI|macro|XCVR_WR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_RX_HI
DECL|XCVR_WR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_RX_LO|macro|XCVR_WR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_RX_LO
DECL|XCVR_WR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_TX_HI|macro|XCVR_WR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_TX_HI
DECL|XCVR_WR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_TX_LO|macro|XCVR_WR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_TX_LO
DECL|XCVR_WR_TSM_TIMING07|macro|XCVR_WR_TSM_TIMING07
DECL|XCVR_WR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_RX_HI|macro|XCVR_WR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_RX_HI
DECL|XCVR_WR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_RX_LO|macro|XCVR_WR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_RX_LO
DECL|XCVR_WR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_TX_HI|macro|XCVR_WR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_TX_HI
DECL|XCVR_WR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_TX_LO|macro|XCVR_WR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_TX_LO
DECL|XCVR_WR_TSM_TIMING08|macro|XCVR_WR_TSM_TIMING08
DECL|XCVR_WR_TSM_TIMING09_PLL_VCO_EN_RX_HI|macro|XCVR_WR_TSM_TIMING09_PLL_VCO_EN_RX_HI
DECL|XCVR_WR_TSM_TIMING09_PLL_VCO_EN_RX_LO|macro|XCVR_WR_TSM_TIMING09_PLL_VCO_EN_RX_LO
DECL|XCVR_WR_TSM_TIMING09_PLL_VCO_EN_TX_HI|macro|XCVR_WR_TSM_TIMING09_PLL_VCO_EN_TX_HI
DECL|XCVR_WR_TSM_TIMING09_PLL_VCO_EN_TX_LO|macro|XCVR_WR_TSM_TIMING09_PLL_VCO_EN_TX_LO
DECL|XCVR_WR_TSM_TIMING09|macro|XCVR_WR_TSM_TIMING09
DECL|XCVR_WR_TSM_TIMING10_PLL_VCO_BUF_RX_EN_RX_HI|macro|XCVR_WR_TSM_TIMING10_PLL_VCO_BUF_RX_EN_RX_HI
DECL|XCVR_WR_TSM_TIMING10_PLL_VCO_BUF_RX_EN_RX_LO|macro|XCVR_WR_TSM_TIMING10_PLL_VCO_BUF_RX_EN_RX_LO
DECL|XCVR_WR_TSM_TIMING10|macro|XCVR_WR_TSM_TIMING10
DECL|XCVR_WR_TSM_TIMING11_PLL_VCO_BUF_TX_EN_TX_HI|macro|XCVR_WR_TSM_TIMING11_PLL_VCO_BUF_TX_EN_TX_HI
DECL|XCVR_WR_TSM_TIMING11_PLL_VCO_BUF_TX_EN_TX_LO|macro|XCVR_WR_TSM_TIMING11_PLL_VCO_BUF_TX_EN_TX_LO
DECL|XCVR_WR_TSM_TIMING11|macro|XCVR_WR_TSM_TIMING11
DECL|XCVR_WR_TSM_TIMING12_PLL_PA_BUF_EN_TX_HI|macro|XCVR_WR_TSM_TIMING12_PLL_PA_BUF_EN_TX_HI
DECL|XCVR_WR_TSM_TIMING12_PLL_PA_BUF_EN_TX_LO|macro|XCVR_WR_TSM_TIMING12_PLL_PA_BUF_EN_TX_LO
DECL|XCVR_WR_TSM_TIMING12|macro|XCVR_WR_TSM_TIMING12
DECL|XCVR_WR_TSM_TIMING13_PLL_LDV_EN_RX_HI|macro|XCVR_WR_TSM_TIMING13_PLL_LDV_EN_RX_HI
DECL|XCVR_WR_TSM_TIMING13_PLL_LDV_EN_RX_LO|macro|XCVR_WR_TSM_TIMING13_PLL_LDV_EN_RX_LO
DECL|XCVR_WR_TSM_TIMING13_PLL_LDV_EN_TX_HI|macro|XCVR_WR_TSM_TIMING13_PLL_LDV_EN_TX_HI
DECL|XCVR_WR_TSM_TIMING13_PLL_LDV_EN_TX_LO|macro|XCVR_WR_TSM_TIMING13_PLL_LDV_EN_TX_LO
DECL|XCVR_WR_TSM_TIMING13|macro|XCVR_WR_TSM_TIMING13
DECL|XCVR_WR_TSM_TIMING14_PLL_RX_LDV_RIPPLE_MUX_EN_RX_HI|macro|XCVR_WR_TSM_TIMING14_PLL_RX_LDV_RIPPLE_MUX_EN_RX_HI
DECL|XCVR_WR_TSM_TIMING14_PLL_RX_LDV_RIPPLE_MUX_EN_RX_LO|macro|XCVR_WR_TSM_TIMING14_PLL_RX_LDV_RIPPLE_MUX_EN_RX_LO
DECL|XCVR_WR_TSM_TIMING14|macro|XCVR_WR_TSM_TIMING14
DECL|XCVR_WR_TSM_TIMING15_PLL_TX_LDV_RIPPLE_MUX_EN_TX_HI|macro|XCVR_WR_TSM_TIMING15_PLL_TX_LDV_RIPPLE_MUX_EN_TX_HI
DECL|XCVR_WR_TSM_TIMING15_PLL_TX_LDV_RIPPLE_MUX_EN_TX_LO|macro|XCVR_WR_TSM_TIMING15_PLL_TX_LDV_RIPPLE_MUX_EN_TX_LO
DECL|XCVR_WR_TSM_TIMING15|macro|XCVR_WR_TSM_TIMING15
DECL|XCVR_WR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_RX_HI|macro|XCVR_WR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_RX_HI
DECL|XCVR_WR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_RX_LO|macro|XCVR_WR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_RX_LO
DECL|XCVR_WR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_TX_HI|macro|XCVR_WR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_TX_HI
DECL|XCVR_WR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_TX_LO|macro|XCVR_WR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_TX_LO
DECL|XCVR_WR_TSM_TIMING16|macro|XCVR_WR_TSM_TIMING16
DECL|XCVR_WR_TSM_TIMING17_PLL_PHDET_EN_RX_HI|macro|XCVR_WR_TSM_TIMING17_PLL_PHDET_EN_RX_HI
DECL|XCVR_WR_TSM_TIMING17_PLL_PHDET_EN_RX_LO|macro|XCVR_WR_TSM_TIMING17_PLL_PHDET_EN_RX_LO
DECL|XCVR_WR_TSM_TIMING17_PLL_PHDET_EN_TX_HI|macro|XCVR_WR_TSM_TIMING17_PLL_PHDET_EN_TX_HI
DECL|XCVR_WR_TSM_TIMING17_PLL_PHDET_EN_TX_LO|macro|XCVR_WR_TSM_TIMING17_PLL_PHDET_EN_TX_LO
DECL|XCVR_WR_TSM_TIMING17|macro|XCVR_WR_TSM_TIMING17
DECL|XCVR_WR_TSM_TIMING18_QGEN25_EN_RX_HI|macro|XCVR_WR_TSM_TIMING18_QGEN25_EN_RX_HI
DECL|XCVR_WR_TSM_TIMING18_QGEN25_EN_RX_LO|macro|XCVR_WR_TSM_TIMING18_QGEN25_EN_RX_LO
DECL|XCVR_WR_TSM_TIMING18|macro|XCVR_WR_TSM_TIMING18
DECL|XCVR_WR_TSM_TIMING19_TX_EN_TX_HI|macro|XCVR_WR_TSM_TIMING19_TX_EN_TX_HI
DECL|XCVR_WR_TSM_TIMING19_TX_EN_TX_LO|macro|XCVR_WR_TSM_TIMING19_TX_EN_TX_LO
DECL|XCVR_WR_TSM_TIMING19|macro|XCVR_WR_TSM_TIMING19
DECL|XCVR_WR_TSM_TIMING20_ADC_EN_RX_HI|macro|XCVR_WR_TSM_TIMING20_ADC_EN_RX_HI
DECL|XCVR_WR_TSM_TIMING20_ADC_EN_RX_LO|macro|XCVR_WR_TSM_TIMING20_ADC_EN_RX_LO
DECL|XCVR_WR_TSM_TIMING20|macro|XCVR_WR_TSM_TIMING20
DECL|XCVR_WR_TSM_TIMING21_ADC_I_Q_EN_RX_HI|macro|XCVR_WR_TSM_TIMING21_ADC_I_Q_EN_RX_HI
DECL|XCVR_WR_TSM_TIMING21_ADC_I_Q_EN_RX_LO|macro|XCVR_WR_TSM_TIMING21_ADC_I_Q_EN_RX_LO
DECL|XCVR_WR_TSM_TIMING21|macro|XCVR_WR_TSM_TIMING21
DECL|XCVR_WR_TSM_TIMING22_ADC_DAC_EN_RX_HI|macro|XCVR_WR_TSM_TIMING22_ADC_DAC_EN_RX_HI
DECL|XCVR_WR_TSM_TIMING22_ADC_DAC_EN_RX_LO|macro|XCVR_WR_TSM_TIMING22_ADC_DAC_EN_RX_LO
DECL|XCVR_WR_TSM_TIMING22|macro|XCVR_WR_TSM_TIMING22
DECL|XCVR_WR_TSM_TIMING23_ADC_RST_EN_RX_HI|macro|XCVR_WR_TSM_TIMING23_ADC_RST_EN_RX_HI
DECL|XCVR_WR_TSM_TIMING23_ADC_RST_EN_RX_LO|macro|XCVR_WR_TSM_TIMING23_ADC_RST_EN_RX_LO
DECL|XCVR_WR_TSM_TIMING23|macro|XCVR_WR_TSM_TIMING23
DECL|XCVR_WR_TSM_TIMING24_BBF_EN_RX_HI|macro|XCVR_WR_TSM_TIMING24_BBF_EN_RX_HI
DECL|XCVR_WR_TSM_TIMING24_BBF_EN_RX_LO|macro|XCVR_WR_TSM_TIMING24_BBF_EN_RX_LO
DECL|XCVR_WR_TSM_TIMING24|macro|XCVR_WR_TSM_TIMING24
DECL|XCVR_WR_TSM_TIMING25_TCA_EN_RX_HI|macro|XCVR_WR_TSM_TIMING25_TCA_EN_RX_HI
DECL|XCVR_WR_TSM_TIMING25_TCA_EN_RX_LO|macro|XCVR_WR_TSM_TIMING25_TCA_EN_RX_LO
DECL|XCVR_WR_TSM_TIMING25|macro|XCVR_WR_TSM_TIMING25
DECL|XCVR_WR_TSM_TIMING26_PLL_DIG_EN_RX_HI|macro|XCVR_WR_TSM_TIMING26_PLL_DIG_EN_RX_HI
DECL|XCVR_WR_TSM_TIMING26_PLL_DIG_EN_RX_LO|macro|XCVR_WR_TSM_TIMING26_PLL_DIG_EN_RX_LO
DECL|XCVR_WR_TSM_TIMING26_PLL_DIG_EN_TX_HI|macro|XCVR_WR_TSM_TIMING26_PLL_DIG_EN_TX_HI
DECL|XCVR_WR_TSM_TIMING26_PLL_DIG_EN_TX_LO|macro|XCVR_WR_TSM_TIMING26_PLL_DIG_EN_TX_LO
DECL|XCVR_WR_TSM_TIMING26|macro|XCVR_WR_TSM_TIMING26
DECL|XCVR_WR_TSM_TIMING27_TX_DIG_EN_TX_HI|macro|XCVR_WR_TSM_TIMING27_TX_DIG_EN_TX_HI
DECL|XCVR_WR_TSM_TIMING27_TX_DIG_EN_TX_LO|macro|XCVR_WR_TSM_TIMING27_TX_DIG_EN_TX_LO
DECL|XCVR_WR_TSM_TIMING27|macro|XCVR_WR_TSM_TIMING27
DECL|XCVR_WR_TSM_TIMING28_RX_DIG_EN_RX_HI|macro|XCVR_WR_TSM_TIMING28_RX_DIG_EN_RX_HI
DECL|XCVR_WR_TSM_TIMING28_RX_DIG_EN_RX_LO|macro|XCVR_WR_TSM_TIMING28_RX_DIG_EN_RX_LO
DECL|XCVR_WR_TSM_TIMING28|macro|XCVR_WR_TSM_TIMING28
DECL|XCVR_WR_TSM_TIMING29_RX_INIT_RX_HI|macro|XCVR_WR_TSM_TIMING29_RX_INIT_RX_HI
DECL|XCVR_WR_TSM_TIMING29_RX_INIT_RX_LO|macro|XCVR_WR_TSM_TIMING29_RX_INIT_RX_LO
DECL|XCVR_WR_TSM_TIMING29|macro|XCVR_WR_TSM_TIMING29
DECL|XCVR_WR_TSM_TIMING30_SIGMA_DELTA_EN_RX_HI|macro|XCVR_WR_TSM_TIMING30_SIGMA_DELTA_EN_RX_HI
DECL|XCVR_WR_TSM_TIMING30_SIGMA_DELTA_EN_RX_LO|macro|XCVR_WR_TSM_TIMING30_SIGMA_DELTA_EN_RX_LO
DECL|XCVR_WR_TSM_TIMING30_SIGMA_DELTA_EN_TX_HI|macro|XCVR_WR_TSM_TIMING30_SIGMA_DELTA_EN_TX_HI
DECL|XCVR_WR_TSM_TIMING30_SIGMA_DELTA_EN_TX_LO|macro|XCVR_WR_TSM_TIMING30_SIGMA_DELTA_EN_TX_LO
DECL|XCVR_WR_TSM_TIMING30|macro|XCVR_WR_TSM_TIMING30
DECL|XCVR_WR_TSM_TIMING31_ZBDEM_RX_EN_RX_HI|macro|XCVR_WR_TSM_TIMING31_ZBDEM_RX_EN_RX_HI
DECL|XCVR_WR_TSM_TIMING31_ZBDEM_RX_EN_RX_LO|macro|XCVR_WR_TSM_TIMING31_ZBDEM_RX_EN_RX_LO
DECL|XCVR_WR_TSM_TIMING31|macro|XCVR_WR_TSM_TIMING31
DECL|XCVR_WR_TSM_TIMING32_DCOC_EN_RX_HI|macro|XCVR_WR_TSM_TIMING32_DCOC_EN_RX_HI
DECL|XCVR_WR_TSM_TIMING32_DCOC_EN_RX_LO|macro|XCVR_WR_TSM_TIMING32_DCOC_EN_RX_LO
DECL|XCVR_WR_TSM_TIMING32|macro|XCVR_WR_TSM_TIMING32
DECL|XCVR_WR_TSM_TIMING33_DCOC_INIT_RX_HI|macro|XCVR_WR_TSM_TIMING33_DCOC_INIT_RX_HI
DECL|XCVR_WR_TSM_TIMING33_DCOC_INIT_RX_LO|macro|XCVR_WR_TSM_TIMING33_DCOC_INIT_RX_LO
DECL|XCVR_WR_TSM_TIMING33|macro|XCVR_WR_TSM_TIMING33
DECL|XCVR_WR_TSM_TIMING34_FREQ_TARG_LD_EN_RX_HI|macro|XCVR_WR_TSM_TIMING34_FREQ_TARG_LD_EN_RX_HI
DECL|XCVR_WR_TSM_TIMING34_FREQ_TARG_LD_EN_RX_LO|macro|XCVR_WR_TSM_TIMING34_FREQ_TARG_LD_EN_RX_LO
DECL|XCVR_WR_TSM_TIMING34_FREQ_TARG_LD_EN_TX_HI|macro|XCVR_WR_TSM_TIMING34_FREQ_TARG_LD_EN_TX_HI
DECL|XCVR_WR_TSM_TIMING34_FREQ_TARG_LD_EN_TX_LO|macro|XCVR_WR_TSM_TIMING34_FREQ_TARG_LD_EN_TX_LO
DECL|XCVR_WR_TSM_TIMING34|macro|XCVR_WR_TSM_TIMING34
DECL|XCVR_WR_TSM_TIMING35_SAR_ADC_TRIG_EN_RX_HI|macro|XCVR_WR_TSM_TIMING35_SAR_ADC_TRIG_EN_RX_HI
DECL|XCVR_WR_TSM_TIMING35_SAR_ADC_TRIG_EN_RX_LO|macro|XCVR_WR_TSM_TIMING35_SAR_ADC_TRIG_EN_RX_LO
DECL|XCVR_WR_TSM_TIMING35_SAR_ADC_TRIG_EN_TX_HI|macro|XCVR_WR_TSM_TIMING35_SAR_ADC_TRIG_EN_TX_HI
DECL|XCVR_WR_TSM_TIMING35_SAR_ADC_TRIG_EN_TX_LO|macro|XCVR_WR_TSM_TIMING35_SAR_ADC_TRIG_EN_TX_LO
DECL|XCVR_WR_TSM_TIMING35|macro|XCVR_WR_TSM_TIMING35
DECL|XCVR_WR_TSM_TIMING36_TSM_SPARE0_EN_RX_HI|macro|XCVR_WR_TSM_TIMING36_TSM_SPARE0_EN_RX_HI
DECL|XCVR_WR_TSM_TIMING36_TSM_SPARE0_EN_RX_LO|macro|XCVR_WR_TSM_TIMING36_TSM_SPARE0_EN_RX_LO
DECL|XCVR_WR_TSM_TIMING36_TSM_SPARE0_EN_TX_HI|macro|XCVR_WR_TSM_TIMING36_TSM_SPARE0_EN_TX_HI
DECL|XCVR_WR_TSM_TIMING36_TSM_SPARE0_EN_TX_LO|macro|XCVR_WR_TSM_TIMING36_TSM_SPARE0_EN_TX_LO
DECL|XCVR_WR_TSM_TIMING36|macro|XCVR_WR_TSM_TIMING36
DECL|XCVR_WR_TSM_TIMING37_TSM_SPARE1_EN_RX_HI|macro|XCVR_WR_TSM_TIMING37_TSM_SPARE1_EN_RX_HI
DECL|XCVR_WR_TSM_TIMING37_TSM_SPARE1_EN_RX_LO|macro|XCVR_WR_TSM_TIMING37_TSM_SPARE1_EN_RX_LO
DECL|XCVR_WR_TSM_TIMING37_TSM_SPARE1_EN_TX_HI|macro|XCVR_WR_TSM_TIMING37_TSM_SPARE1_EN_TX_HI
DECL|XCVR_WR_TSM_TIMING37_TSM_SPARE1_EN_TX_LO|macro|XCVR_WR_TSM_TIMING37_TSM_SPARE1_EN_TX_LO
DECL|XCVR_WR_TSM_TIMING37|macro|XCVR_WR_TSM_TIMING37
DECL|XCVR_WR_TSM_TIMING38_TSM_SPARE2_EN_RX_HI|macro|XCVR_WR_TSM_TIMING38_TSM_SPARE2_EN_RX_HI
DECL|XCVR_WR_TSM_TIMING38_TSM_SPARE2_EN_RX_LO|macro|XCVR_WR_TSM_TIMING38_TSM_SPARE2_EN_RX_LO
DECL|XCVR_WR_TSM_TIMING38_TSM_SPARE2_EN_TX_HI|macro|XCVR_WR_TSM_TIMING38_TSM_SPARE2_EN_TX_HI
DECL|XCVR_WR_TSM_TIMING38_TSM_SPARE2_EN_TX_LO|macro|XCVR_WR_TSM_TIMING38_TSM_SPARE2_EN_TX_LO
DECL|XCVR_WR_TSM_TIMING38|macro|XCVR_WR_TSM_TIMING38
DECL|XCVR_WR_TSM_TIMING39_TSM_SPARE3_EN_RX_HI|macro|XCVR_WR_TSM_TIMING39_TSM_SPARE3_EN_RX_HI
DECL|XCVR_WR_TSM_TIMING39_TSM_SPARE3_EN_RX_LO|macro|XCVR_WR_TSM_TIMING39_TSM_SPARE3_EN_RX_LO
DECL|XCVR_WR_TSM_TIMING39_TSM_SPARE3_EN_TX_HI|macro|XCVR_WR_TSM_TIMING39_TSM_SPARE3_EN_TX_HI
DECL|XCVR_WR_TSM_TIMING39_TSM_SPARE3_EN_TX_LO|macro|XCVR_WR_TSM_TIMING39_TSM_SPARE3_EN_TX_LO
DECL|XCVR_WR_TSM_TIMING39|macro|XCVR_WR_TSM_TIMING39
DECL|XCVR_WR_TSM_TIMING40_GPIO0_TRIG_EN_RX_HI|macro|XCVR_WR_TSM_TIMING40_GPIO0_TRIG_EN_RX_HI
DECL|XCVR_WR_TSM_TIMING40_GPIO0_TRIG_EN_RX_LO|macro|XCVR_WR_TSM_TIMING40_GPIO0_TRIG_EN_RX_LO
DECL|XCVR_WR_TSM_TIMING40_GPIO0_TRIG_EN_TX_HI|macro|XCVR_WR_TSM_TIMING40_GPIO0_TRIG_EN_TX_HI
DECL|XCVR_WR_TSM_TIMING40_GPIO0_TRIG_EN_TX_LO|macro|XCVR_WR_TSM_TIMING40_GPIO0_TRIG_EN_TX_LO
DECL|XCVR_WR_TSM_TIMING40|macro|XCVR_WR_TSM_TIMING40
DECL|XCVR_WR_TSM_TIMING41_GPIO1_TRIG_EN_RX_HI|macro|XCVR_WR_TSM_TIMING41_GPIO1_TRIG_EN_RX_HI
DECL|XCVR_WR_TSM_TIMING41_GPIO1_TRIG_EN_RX_LO|macro|XCVR_WR_TSM_TIMING41_GPIO1_TRIG_EN_RX_LO
DECL|XCVR_WR_TSM_TIMING41_GPIO1_TRIG_EN_TX_HI|macro|XCVR_WR_TSM_TIMING41_GPIO1_TRIG_EN_TX_HI
DECL|XCVR_WR_TSM_TIMING41_GPIO1_TRIG_EN_TX_LO|macro|XCVR_WR_TSM_TIMING41_GPIO1_TRIG_EN_TX_LO
DECL|XCVR_WR_TSM_TIMING41|macro|XCVR_WR_TSM_TIMING41
DECL|XCVR_WR_TSM_TIMING42_GPIO2_TRIG_EN_RX_HI|macro|XCVR_WR_TSM_TIMING42_GPIO2_TRIG_EN_RX_HI
DECL|XCVR_WR_TSM_TIMING42_GPIO2_TRIG_EN_RX_LO|macro|XCVR_WR_TSM_TIMING42_GPIO2_TRIG_EN_RX_LO
DECL|XCVR_WR_TSM_TIMING42_GPIO2_TRIG_EN_TX_HI|macro|XCVR_WR_TSM_TIMING42_GPIO2_TRIG_EN_TX_HI
DECL|XCVR_WR_TSM_TIMING42_GPIO2_TRIG_EN_TX_LO|macro|XCVR_WR_TSM_TIMING42_GPIO2_TRIG_EN_TX_LO
DECL|XCVR_WR_TSM_TIMING42|macro|XCVR_WR_TSM_TIMING42
DECL|XCVR_WR_TSM_TIMING43_GPIO3_TRIG_EN_RX_HI|macro|XCVR_WR_TSM_TIMING43_GPIO3_TRIG_EN_RX_HI
DECL|XCVR_WR_TSM_TIMING43_GPIO3_TRIG_EN_RX_LO|macro|XCVR_WR_TSM_TIMING43_GPIO3_TRIG_EN_RX_LO
DECL|XCVR_WR_TSM_TIMING43_GPIO3_TRIG_EN_TX_HI|macro|XCVR_WR_TSM_TIMING43_GPIO3_TRIG_EN_TX_HI
DECL|XCVR_WR_TSM_TIMING43_GPIO3_TRIG_EN_TX_LO|macro|XCVR_WR_TSM_TIMING43_GPIO3_TRIG_EN_TX_LO
DECL|XCVR_WR_TSM_TIMING43|macro|XCVR_WR_TSM_TIMING43
DECL|XCVR_WR_TX_ANA_CTRL_HPM_CAL_ADJUST|macro|XCVR_WR_TX_ANA_CTRL_HPM_CAL_ADJUST
DECL|XCVR_WR_TX_ANA_CTRL|macro|XCVR_WR_TX_ANA_CTRL
DECL|XCVR_WR_TX_DATA_PAD_PAT_DATA_PADDING_PAT_0|macro|XCVR_WR_TX_DATA_PAD_PAT_DATA_PADDING_PAT_0
DECL|XCVR_WR_TX_DATA_PAD_PAT_DATA_PADDING_PAT_1|macro|XCVR_WR_TX_DATA_PAD_PAT_DATA_PADDING_PAT_1
DECL|XCVR_WR_TX_DATA_PAD_PAT_LRM|macro|XCVR_WR_TX_DATA_PAD_PAT_LRM
DECL|XCVR_WR_TX_DATA_PAD_PAT|macro|XCVR_WR_TX_DATA_PAD_PAT
DECL|XCVR_WR_TX_DFT_MOD_PAT|macro|XCVR_WR_TX_DFT_MOD_PAT
DECL|XCVR_WR_TX_DFT_TONE_0_1_DFT_TONE_0|macro|XCVR_WR_TX_DFT_TONE_0_1_DFT_TONE_0
DECL|XCVR_WR_TX_DFT_TONE_0_1_DFT_TONE_1|macro|XCVR_WR_TX_DFT_TONE_0_1_DFT_TONE_1
DECL|XCVR_WR_TX_DFT_TONE_0_1|macro|XCVR_WR_TX_DFT_TONE_0_1
DECL|XCVR_WR_TX_DFT_TONE_2_3_DFT_TONE_2|macro|XCVR_WR_TX_DFT_TONE_2_3_DFT_TONE_2
DECL|XCVR_WR_TX_DFT_TONE_2_3_DFT_TONE_3|macro|XCVR_WR_TX_DFT_TONE_2_3_DFT_TONE_3
DECL|XCVR_WR_TX_DFT_TONE_2_3|macro|XCVR_WR_TX_DFT_TONE_2_3
DECL|XCVR_WR_TX_DIG_CTRL_DFT_CLK_SEL|macro|XCVR_WR_TX_DIG_CTRL_DFT_CLK_SEL
DECL|XCVR_WR_TX_DIG_CTRL_DFT_EN|macro|XCVR_WR_TX_DIG_CTRL_DFT_EN
DECL|XCVR_WR_TX_DIG_CTRL_DFT_LFSR_LEN|macro|XCVR_WR_TX_DIG_CTRL_DFT_LFSR_LEN
DECL|XCVR_WR_TX_DIG_CTRL_DFT_MODE|macro|XCVR_WR_TX_DIG_CTRL_DFT_MODE
DECL|XCVR_WR_TX_DIG_CTRL_DP_SEL|macro|XCVR_WR_TX_DIG_CTRL_DP_SEL
DECL|XCVR_WR_TX_DIG_CTRL_FREQ_WORD_ADJ|macro|XCVR_WR_TX_DIG_CTRL_FREQ_WORD_ADJ
DECL|XCVR_WR_TX_DIG_CTRL_LFSR_EN|macro|XCVR_WR_TX_DIG_CTRL_LFSR_EN
DECL|XCVR_WR_TX_DIG_CTRL_POL|macro|XCVR_WR_TX_DIG_CTRL_POL
DECL|XCVR_WR_TX_DIG_CTRL_TONE_SEL|macro|XCVR_WR_TX_DIG_CTRL_TONE_SEL
DECL|XCVR_WR_TX_DIG_CTRL|macro|XCVR_WR_TX_DIG_CTRL
DECL|XCVR_WR_TX_FSK_MOD_SCALE_FSK_MODULATION_SCALE_0|macro|XCVR_WR_TX_FSK_MOD_SCALE_FSK_MODULATION_SCALE_0
DECL|XCVR_WR_TX_FSK_MOD_SCALE_FSK_MODULATION_SCALE_1|macro|XCVR_WR_TX_FSK_MOD_SCALE_FSK_MODULATION_SCALE_1
DECL|XCVR_WR_TX_FSK_MOD_SCALE|macro|XCVR_WR_TX_FSK_MOD_SCALE
DECL|XCVR_WR_TX_GFSK_COEFF1|macro|XCVR_WR_TX_GFSK_COEFF1
DECL|XCVR_WR_TX_GFSK_COEFF2|macro|XCVR_WR_TX_GFSK_COEFF2
DECL|XCVR_WR_TX_GFSK_MOD_CTRL_GFSK_FLD|macro|XCVR_WR_TX_GFSK_MOD_CTRL_GFSK_FLD
DECL|XCVR_WR_TX_GFSK_MOD_CTRL_GFSK_MI|macro|XCVR_WR_TX_GFSK_MOD_CTRL_GFSK_MI
DECL|XCVR_WR_TX_GFSK_MOD_CTRL_GFSK_MLD|macro|XCVR_WR_TX_GFSK_MOD_CTRL_GFSK_MLD
DECL|XCVR_WR_TX_GFSK_MOD_CTRL_GFSK_MULTIPLY_TABLE_MANUAL|macro|XCVR_WR_TX_GFSK_MOD_CTRL_GFSK_MULTIPLY_TABLE_MANUAL
DECL|XCVR_WR_TX_GFSK_MOD_CTRL_GFSK_SYMBOL_RATE|macro|XCVR_WR_TX_GFSK_MOD_CTRL_GFSK_SYMBOL_RATE
DECL|XCVR_WR_TX_GFSK_MOD_CTRL|macro|XCVR_WR_TX_GFSK_MOD_CTRL
DECL|XCVR_WR_TZA_CTRL_TZA_CAP_TUNE|macro|XCVR_WR_TZA_CTRL_TZA_CAP_TUNE
DECL|XCVR_WR_TZA_CTRL_TZA_CUR_CNTL|macro|XCVR_WR_TZA_CTRL_TZA_CUR_CNTL
DECL|XCVR_WR_TZA_CTRL_TZA_DCOC_ON|macro|XCVR_WR_TZA_CTRL_TZA_DCOC_ON
DECL|XCVR_WR_TZA_CTRL_TZA_GAIN|macro|XCVR_WR_TZA_CTRL_TZA_GAIN
DECL|XCVR_WR_TZA_CTRL_TZA_SPARE|macro|XCVR_WR_TZA_CTRL_TZA_SPARE
DECL|XCVR_WR_TZA_CTRL|macro|XCVR_WR_TZA_CTRL
DECL|XCVR_WR_XTAL_CTRL2_XTAL_ATST_ON|macro|XCVR_WR_XTAL_CTRL2_XTAL_ATST_ON
DECL|XCVR_WR_XTAL_CTRL2_XTAL_ATST_SEL|macro|XCVR_WR_XTAL_CTRL2_XTAL_ATST_SEL
DECL|XCVR_WR_XTAL_CTRL2_XTAL_DIG_CLK_OUT_ON|macro|XCVR_WR_XTAL_CTRL2_XTAL_DIG_CLK_OUT_ON
DECL|XCVR_WR_XTAL_CTRL2_XTAL_ON_OVRD_ON|macro|XCVR_WR_XTAL_CTRL2_XTAL_ON_OVRD_ON
DECL|XCVR_WR_XTAL_CTRL2_XTAL_ON_OVRD|macro|XCVR_WR_XTAL_CTRL2_XTAL_ON_OVRD
DECL|XCVR_WR_XTAL_CTRL2_XTAL_REG_ATST_SEL|macro|XCVR_WR_XTAL_CTRL2_XTAL_REG_ATST_SEL
DECL|XCVR_WR_XTAL_CTRL2_XTAL_REG_BYPASS_ON|macro|XCVR_WR_XTAL_CTRL2_XTAL_REG_BYPASS_ON
DECL|XCVR_WR_XTAL_CTRL2_XTAL_REG_ON_OVRD_ON|macro|XCVR_WR_XTAL_CTRL2_XTAL_REG_ON_OVRD_ON
DECL|XCVR_WR_XTAL_CTRL2_XTAL_REG_ON_OVRD|macro|XCVR_WR_XTAL_CTRL2_XTAL_REG_ON_OVRD
DECL|XCVR_WR_XTAL_CTRL2_XTAL_REG_SUPPLY|macro|XCVR_WR_XTAL_CTRL2_XTAL_REG_SUPPLY
DECL|XCVR_WR_XTAL_CTRL2_XTAL_SPARE|macro|XCVR_WR_XTAL_CTRL2_XTAL_SPARE
DECL|XCVR_WR_XTAL_CTRL2|macro|XCVR_WR_XTAL_CTRL2
DECL|XCVR_WR_XTAL_CTRL_XTAL_ALC_ON|macro|XCVR_WR_XTAL_CTRL_XTAL_ALC_ON
DECL|XCVR_WR_XTAL_CTRL_XTAL_ALC_START_512U|macro|XCVR_WR_XTAL_CTRL_XTAL_ALC_START_512U
DECL|XCVR_WR_XTAL_CTRL_XTAL_BYPASS|macro|XCVR_WR_XTAL_CTRL_XTAL_BYPASS
DECL|XCVR_WR_XTAL_CTRL_XTAL_COMP_BIAS_HI|macro|XCVR_WR_XTAL_CTRL_XTAL_COMP_BIAS_HI
DECL|XCVR_WR_XTAL_CTRL_XTAL_COMP_BIAS_LO|macro|XCVR_WR_XTAL_CTRL_XTAL_COMP_BIAS_LO
DECL|XCVR_WR_XTAL_CTRL_XTAL_GM|macro|XCVR_WR_XTAL_CTRL_XTAL_GM
DECL|XCVR_WR_XTAL_CTRL_XTAL_READY_COUNT_SEL|macro|XCVR_WR_XTAL_CTRL_XTAL_READY_COUNT_SEL
DECL|XCVR_WR_XTAL_CTRL_XTAL_TRIM|macro|XCVR_WR_XTAL_CTRL_XTAL_TRIM
DECL|XCVR_WR_XTAL_CTRL|macro|XCVR_WR_XTAL_CTRL
DECL|XCVR_WR_ZBDEM_AFC_AFC_EN|macro|XCVR_WR_ZBDEM_AFC_AFC_EN
DECL|XCVR_WR_ZBDEM_AFC_DCD_EN|macro|XCVR_WR_ZBDEM_AFC_DCD_EN
DECL|XCVR_WR_ZBDEM_AFC|macro|XCVR_WR_ZBDEM_AFC
DECL|ZLL_BRD_ACKDELAY_ACKDELAY|macro|ZLL_BRD_ACKDELAY_ACKDELAY
DECL|ZLL_BRD_ACKDELAY_TXDELAY|macro|ZLL_BRD_ACKDELAY_TXDELAY
DECL|ZLL_BRD_BSM_CTRL_BSM_EN|macro|ZLL_BRD_BSM_CTRL_BSM_EN
DECL|ZLL_BRD_CCA2_CTRL_CCA2_CORR_THRESH|macro|ZLL_BRD_CCA2_CTRL_CCA2_CORR_THRESH
DECL|ZLL_BRD_CCA2_CTRL_CCA2_MIN_NUM_CORR_TH|macro|ZLL_BRD_CCA2_CTRL_CCA2_MIN_NUM_CORR_TH
DECL|ZLL_BRD_CCA2_CTRL_CCA2_NUM_CORR_PEAKS|macro|ZLL_BRD_CCA2_CTRL_CCA2_NUM_CORR_PEAKS
DECL|ZLL_BRD_CCA_LQI_CTRL_CCA1_THRESH|macro|ZLL_BRD_CCA_LQI_CTRL_CCA1_THRESH
DECL|ZLL_BRD_CCA_LQI_CTRL_CCA3_AND_NOT_OR|macro|ZLL_BRD_CCA_LQI_CTRL_CCA3_AND_NOT_OR
DECL|ZLL_BRD_CCA_LQI_CTRL_LQI_OFFSET_COMP|macro|ZLL_BRD_CCA_LQI_CTRL_LQI_OFFSET_COMP
DECL|ZLL_BRD_CHANNEL_NUM0_CHANNEL_NUM0|macro|ZLL_BRD_CHANNEL_NUM0_CHANNEL_NUM0
DECL|ZLL_BRD_CHANNEL_NUM1_CHANNEL_NUM1|macro|ZLL_BRD_CHANNEL_NUM1_CHANNEL_NUM1
DECL|ZLL_BRD_DUAL_PAN_CTRL_ACTIVE_NETWORK|macro|ZLL_BRD_DUAL_PAN_CTRL_ACTIVE_NETWORK
DECL|ZLL_BRD_DUAL_PAN_CTRL_CURRENT_NETWORK|macro|ZLL_BRD_DUAL_PAN_CTRL_CURRENT_NETWORK
DECL|ZLL_BRD_DUAL_PAN_CTRL_DUAL_PAN_AUTO|macro|ZLL_BRD_DUAL_PAN_CTRL_DUAL_PAN_AUTO
DECL|ZLL_BRD_DUAL_PAN_CTRL_DUAL_PAN_DWELL|macro|ZLL_BRD_DUAL_PAN_CTRL_DUAL_PAN_DWELL
DECL|ZLL_BRD_DUAL_PAN_CTRL_DUAL_PAN_REMAIN|macro|ZLL_BRD_DUAL_PAN_CTRL_DUAL_PAN_REMAIN
DECL|ZLL_BRD_DUAL_PAN_CTRL_PANCORDNTR1|macro|ZLL_BRD_DUAL_PAN_CTRL_PANCORDNTR1
DECL|ZLL_BRD_DUAL_PAN_CTRL_RECD_ON_PAN0|macro|ZLL_BRD_DUAL_PAN_CTRL_RECD_ON_PAN0
DECL|ZLL_BRD_DUAL_PAN_CTRL_RECD_ON_PAN1|macro|ZLL_BRD_DUAL_PAN_CTRL_RECD_ON_PAN1
DECL|ZLL_BRD_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_EN|macro|ZLL_BRD_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_EN
DECL|ZLL_BRD_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_SEL|macro|ZLL_BRD_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_SEL
DECL|ZLL_BRD_EVENT_TMR_EVENT_TMR|macro|ZLL_BRD_EVENT_TMR_EVENT_TMR
DECL|ZLL_BRD_FAD_CTRL_ANTX_CTRLMODE|macro|ZLL_BRD_FAD_CTRL_ANTX_CTRLMODE
DECL|ZLL_BRD_FAD_CTRL_ANTX_EN|macro|ZLL_BRD_FAD_CTRL_ANTX_EN
DECL|ZLL_BRD_FAD_CTRL_ANTX_HZ|macro|ZLL_BRD_FAD_CTRL_ANTX_HZ
DECL|ZLL_BRD_FAD_CTRL_ANTX_POL|macro|ZLL_BRD_FAD_CTRL_ANTX_POL
DECL|ZLL_BRD_FAD_CTRL_ANTX|macro|ZLL_BRD_FAD_CTRL_ANTX
DECL|ZLL_BRD_FAD_CTRL_FAD_EN|macro|ZLL_BRD_FAD_CTRL_FAD_EN
DECL|ZLL_BRD_FAD_CTRL_FAD_NOT_GPIO|macro|ZLL_BRD_FAD_CTRL_FAD_NOT_GPIO
DECL|ZLL_BRD_FILTERFAIL_CODE_FILTERFAIL_CODE|macro|ZLL_BRD_FILTERFAIL_CODE_FILTERFAIL_CODE
DECL|ZLL_BRD_FILTERFAIL_CODE_FILTERFAIL_PAN_SEL|macro|ZLL_BRD_FILTERFAIL_CODE_FILTERFAIL_PAN_SEL
DECL|ZLL_BRD_IRQSTS_CCAIRQ|macro|ZLL_BRD_IRQSTS_CCAIRQ
DECL|ZLL_BRD_IRQSTS_CCA|macro|ZLL_BRD_IRQSTS_CCA
DECL|ZLL_BRD_IRQSTS_CRCVALID|macro|ZLL_BRD_IRQSTS_CRCVALID
DECL|ZLL_BRD_IRQSTS_FILTERFAIL_IRQ|macro|ZLL_BRD_IRQSTS_FILTERFAIL_IRQ
DECL|ZLL_BRD_IRQSTS_PB_ERR_IRQ|macro|ZLL_BRD_IRQSTS_PB_ERR_IRQ
DECL|ZLL_BRD_IRQSTS_PI|macro|ZLL_BRD_IRQSTS_PI
DECL|ZLL_BRD_IRQSTS_PLL_UNLOCK_IRQ|macro|ZLL_BRD_IRQSTS_PLL_UNLOCK_IRQ
DECL|ZLL_BRD_IRQSTS_RXIRQ|macro|ZLL_BRD_IRQSTS_RXIRQ
DECL|ZLL_BRD_IRQSTS_RXWTRMRKIRQ|macro|ZLL_BRD_IRQSTS_RXWTRMRKIRQ
DECL|ZLL_BRD_IRQSTS_RX_FRAME_LENGTH|macro|ZLL_BRD_IRQSTS_RX_FRAME_LENGTH
DECL|ZLL_BRD_IRQSTS_RX_FRM_PEND|macro|ZLL_BRD_IRQSTS_RX_FRM_PEND
DECL|ZLL_BRD_IRQSTS_SEQIRQ|macro|ZLL_BRD_IRQSTS_SEQIRQ
DECL|ZLL_BRD_IRQSTS_SRCADDR|macro|ZLL_BRD_IRQSTS_SRCADDR
DECL|ZLL_BRD_IRQSTS_TMR1IRQ|macro|ZLL_BRD_IRQSTS_TMR1IRQ
DECL|ZLL_BRD_IRQSTS_TMR1MSK|macro|ZLL_BRD_IRQSTS_TMR1MSK
DECL|ZLL_BRD_IRQSTS_TMR2IRQ|macro|ZLL_BRD_IRQSTS_TMR2IRQ
DECL|ZLL_BRD_IRQSTS_TMR2MSK|macro|ZLL_BRD_IRQSTS_TMR2MSK
DECL|ZLL_BRD_IRQSTS_TMR3IRQ|macro|ZLL_BRD_IRQSTS_TMR3IRQ
DECL|ZLL_BRD_IRQSTS_TMR3MSK|macro|ZLL_BRD_IRQSTS_TMR3MSK
DECL|ZLL_BRD_IRQSTS_TMR4IRQ|macro|ZLL_BRD_IRQSTS_TMR4IRQ
DECL|ZLL_BRD_IRQSTS_TMR4MSK|macro|ZLL_BRD_IRQSTS_TMR4MSK
DECL|ZLL_BRD_IRQSTS_TMRSTATUS|macro|ZLL_BRD_IRQSTS_TMRSTATUS
DECL|ZLL_BRD_IRQSTS_TXIRQ|macro|ZLL_BRD_IRQSTS_TXIRQ
DECL|ZLL_BRD_LENIENCY_MSB_LENIENCY_REGISTER|macro|ZLL_BRD_LENIENCY_MSB_LENIENCY_REGISTER
DECL|ZLL_BRD_LQI_AND_RSSI_CCA1_ED_FNL|macro|ZLL_BRD_LQI_AND_RSSI_CCA1_ED_FNL
DECL|ZLL_BRD_LQI_AND_RSSI_LQI_VALUE|macro|ZLL_BRD_LQI_AND_RSSI_LQI_VALUE
DECL|ZLL_BRD_LQI_AND_RSSI_RSSI|macro|ZLL_BRD_LQI_AND_RSSI_RSSI
DECL|ZLL_BRD_MACSHORTADDRS0_MACPANID0|macro|ZLL_BRD_MACSHORTADDRS0_MACPANID0
DECL|ZLL_BRD_MACSHORTADDRS0_MACSHORTADDRS0|macro|ZLL_BRD_MACSHORTADDRS0_MACSHORTADDRS0
DECL|ZLL_BRD_MACSHORTADDRS1_MACPANID1|macro|ZLL_BRD_MACSHORTADDRS1_MACPANID1
DECL|ZLL_BRD_MACSHORTADDRS1_MACSHORTADDRS1|macro|ZLL_BRD_MACSHORTADDRS1_MACSHORTADDRS1
DECL|ZLL_BRD_PART_ID_PART_ID|macro|ZLL_BRD_PART_ID_PART_ID
DECL|ZLL_BRD_PA_PWR_PA_PWR|macro|ZLL_BRD_PA_PWR_PA_PWR
DECL|ZLL_BRD_PHY_CTRL_AUTOACK|macro|ZLL_BRD_PHY_CTRL_AUTOACK
DECL|ZLL_BRD_PHY_CTRL_CCABFRTX|macro|ZLL_BRD_PHY_CTRL_CCABFRTX
DECL|ZLL_BRD_PHY_CTRL_CCAMSK|macro|ZLL_BRD_PHY_CTRL_CCAMSK
DECL|ZLL_BRD_PHY_CTRL_CCATYPE|macro|ZLL_BRD_PHY_CTRL_CCATYPE
DECL|ZLL_BRD_PHY_CTRL_CRC_MSK|macro|ZLL_BRD_PHY_CTRL_CRC_MSK
DECL|ZLL_BRD_PHY_CTRL_FILTERFAIL_MSK|macro|ZLL_BRD_PHY_CTRL_FILTERFAIL_MSK
DECL|ZLL_BRD_PHY_CTRL_PANCORDNTR0|macro|ZLL_BRD_PHY_CTRL_PANCORDNTR0
DECL|ZLL_BRD_PHY_CTRL_PB_ERR_MSK|macro|ZLL_BRD_PHY_CTRL_PB_ERR_MSK
DECL|ZLL_BRD_PHY_CTRL_PLL_UNLOCK_MSK|macro|ZLL_BRD_PHY_CTRL_PLL_UNLOCK_MSK
DECL|ZLL_BRD_PHY_CTRL_PROMISCUOUS|macro|ZLL_BRD_PHY_CTRL_PROMISCUOUS
DECL|ZLL_BRD_PHY_CTRL_RXACKRQD|macro|ZLL_BRD_PHY_CTRL_RXACKRQD
DECL|ZLL_BRD_PHY_CTRL_RXMSK|macro|ZLL_BRD_PHY_CTRL_RXMSK
DECL|ZLL_BRD_PHY_CTRL_RX_WMRK_MSK|macro|ZLL_BRD_PHY_CTRL_RX_WMRK_MSK
DECL|ZLL_BRD_PHY_CTRL_SEQMSK|macro|ZLL_BRD_PHY_CTRL_SEQMSK
DECL|ZLL_BRD_PHY_CTRL_SLOTTED|macro|ZLL_BRD_PHY_CTRL_SLOTTED
DECL|ZLL_BRD_PHY_CTRL_TC2PRIME_EN|macro|ZLL_BRD_PHY_CTRL_TC2PRIME_EN
DECL|ZLL_BRD_PHY_CTRL_TC3TMOUT|macro|ZLL_BRD_PHY_CTRL_TC3TMOUT
DECL|ZLL_BRD_PHY_CTRL_TMR1CMP_EN|macro|ZLL_BRD_PHY_CTRL_TMR1CMP_EN
DECL|ZLL_BRD_PHY_CTRL_TMR2CMP_EN|macro|ZLL_BRD_PHY_CTRL_TMR2CMP_EN
DECL|ZLL_BRD_PHY_CTRL_TMR3CMP_EN|macro|ZLL_BRD_PHY_CTRL_TMR3CMP_EN
DECL|ZLL_BRD_PHY_CTRL_TMR4CMP_EN|macro|ZLL_BRD_PHY_CTRL_TMR4CMP_EN
DECL|ZLL_BRD_PHY_CTRL_TMRTRIGEN|macro|ZLL_BRD_PHY_CTRL_TMRTRIGEN
DECL|ZLL_BRD_PHY_CTRL_TRCV_MSK|macro|ZLL_BRD_PHY_CTRL_TRCV_MSK
DECL|ZLL_BRD_PHY_CTRL_TXMSK|macro|ZLL_BRD_PHY_CTRL_TXMSK
DECL|ZLL_BRD_PHY_CTRL_XCVSEQ|macro|ZLL_BRD_PHY_CTRL_XCVSEQ
DECL|ZLL_BRD_RX_FRAME_FILTER_ACK_FT|macro|ZLL_BRD_RX_FRAME_FILTER_ACK_FT
DECL|ZLL_BRD_RX_FRAME_FILTER_ACTIVE_PROMISCUOUS|macro|ZLL_BRD_RX_FRAME_FILTER_ACTIVE_PROMISCUOUS
DECL|ZLL_BRD_RX_FRAME_FILTER_BEACON_FT|macro|ZLL_BRD_RX_FRAME_FILTER_BEACON_FT
DECL|ZLL_BRD_RX_FRAME_FILTER_CMD_FT|macro|ZLL_BRD_RX_FRAME_FILTER_CMD_FT
DECL|ZLL_BRD_RX_FRAME_FILTER_DATA_FT|macro|ZLL_BRD_RX_FRAME_FILTER_DATA_FT
DECL|ZLL_BRD_RX_FRAME_FILTER_FRM_VER|macro|ZLL_BRD_RX_FRAME_FILTER_FRM_VER
DECL|ZLL_BRD_RX_FRAME_FILTER_NS_FT|macro|ZLL_BRD_RX_FRAME_FILTER_NS_FT
DECL|ZLL_BRD_RX_WTR_MARK_RX_WTR_MARK|macro|ZLL_BRD_RX_WTR_MARK_RX_WTR_MARK
DECL|ZLL_BRD_SAM_CTRL_SAA0_EN|macro|ZLL_BRD_SAM_CTRL_SAA0_EN
DECL|ZLL_BRD_SAM_CTRL_SAA0_START|macro|ZLL_BRD_SAM_CTRL_SAA0_START
DECL|ZLL_BRD_SAM_CTRL_SAA1_EN|macro|ZLL_BRD_SAM_CTRL_SAA1_EN
DECL|ZLL_BRD_SAM_CTRL_SAA1_START|macro|ZLL_BRD_SAM_CTRL_SAA1_START
DECL|ZLL_BRD_SAM_CTRL_SAP0_EN|macro|ZLL_BRD_SAM_CTRL_SAP0_EN
DECL|ZLL_BRD_SAM_CTRL_SAP1_EN|macro|ZLL_BRD_SAM_CTRL_SAP1_EN
DECL|ZLL_BRD_SAM_CTRL_SAP1_START|macro|ZLL_BRD_SAM_CTRL_SAP1_START
DECL|ZLL_BRD_SAM_FREE_IDX_SAA0_1ST_FREE_IDX|macro|ZLL_BRD_SAM_FREE_IDX_SAA0_1ST_FREE_IDX
DECL|ZLL_BRD_SAM_FREE_IDX_SAA1_1ST_FREE_IDX|macro|ZLL_BRD_SAM_FREE_IDX_SAA1_1ST_FREE_IDX
DECL|ZLL_BRD_SAM_FREE_IDX_SAP0_1ST_FREE_IDX|macro|ZLL_BRD_SAM_FREE_IDX_SAP0_1ST_FREE_IDX
DECL|ZLL_BRD_SAM_FREE_IDX_SAP1_1ST_FREE_IDX|macro|ZLL_BRD_SAM_FREE_IDX_SAP1_1ST_FREE_IDX
DECL|ZLL_BRD_SAM_MATCH_SAA0_ADDR_ABSENT|macro|ZLL_BRD_SAM_MATCH_SAA0_ADDR_ABSENT
DECL|ZLL_BRD_SAM_MATCH_SAA0_MATCH|macro|ZLL_BRD_SAM_MATCH_SAA0_MATCH
DECL|ZLL_BRD_SAM_MATCH_SAA1_ADDR_ABSENT|macro|ZLL_BRD_SAM_MATCH_SAA1_ADDR_ABSENT
DECL|ZLL_BRD_SAM_MATCH_SAA1_MATCH|macro|ZLL_BRD_SAM_MATCH_SAA1_MATCH
DECL|ZLL_BRD_SAM_MATCH_SAP0_ADDR_PRESENT|macro|ZLL_BRD_SAM_MATCH_SAP0_ADDR_PRESENT
DECL|ZLL_BRD_SAM_MATCH_SAP0_MATCH|macro|ZLL_BRD_SAM_MATCH_SAP0_MATCH
DECL|ZLL_BRD_SAM_MATCH_SAP1_ADDR_PRESENT|macro|ZLL_BRD_SAM_MATCH_SAP1_ADDR_PRESENT
DECL|ZLL_BRD_SAM_MATCH_SAP1_MATCH|macro|ZLL_BRD_SAM_MATCH_SAP1_MATCH
DECL|ZLL_BRD_SAM_TABLE_ACK_FRM_PND_CTRL|macro|ZLL_BRD_SAM_TABLE_ACK_FRM_PND_CTRL
DECL|ZLL_BRD_SAM_TABLE_ACK_FRM_PND|macro|ZLL_BRD_SAM_TABLE_ACK_FRM_PND
DECL|ZLL_BRD_SAM_TABLE_SAM_BUSY|macro|ZLL_BRD_SAM_TABLE_SAM_BUSY
DECL|ZLL_BRD_SAM_TABLE_SAM_CHECKSUM|macro|ZLL_BRD_SAM_TABLE_SAM_CHECKSUM
DECL|ZLL_BRD_SAM_TABLE_SAM_INDEX|macro|ZLL_BRD_SAM_TABLE_SAM_INDEX
DECL|ZLL_BRD_SEQ_CTRL_STS_CLR_NEW_SEQ_INHIBIT|macro|ZLL_BRD_SEQ_CTRL_STS_CLR_NEW_SEQ_INHIBIT
DECL|ZLL_BRD_SEQ_CTRL_STS_CONTINUOUS_EN|macro|ZLL_BRD_SEQ_CTRL_STS_CONTINUOUS_EN
DECL|ZLL_BRD_SEQ_CTRL_STS_EVENT_TMR_DO_NOT_LATCH|macro|ZLL_BRD_SEQ_CTRL_STS_EVENT_TMR_DO_NOT_LATCH
DECL|ZLL_BRD_SEQ_CTRL_STS_FORCE_CRC_ERROR|macro|ZLL_BRD_SEQ_CTRL_STS_FORCE_CRC_ERROR
DECL|ZLL_BRD_SEQ_CTRL_STS_LATCH_PREAMBLE|macro|ZLL_BRD_SEQ_CTRL_STS_LATCH_PREAMBLE
DECL|ZLL_BRD_SEQ_CTRL_STS_NEW_SEQ_INHIBIT|macro|ZLL_BRD_SEQ_CTRL_STS_NEW_SEQ_INHIBIT
DECL|ZLL_BRD_SEQ_CTRL_STS_NO_RX_RECYCLE|macro|ZLL_BRD_SEQ_CTRL_STS_NO_RX_RECYCLE
DECL|ZLL_BRD_SEQ_CTRL_STS_PLL_ABORTED|macro|ZLL_BRD_SEQ_CTRL_STS_PLL_ABORTED
DECL|ZLL_BRD_SEQ_CTRL_STS_RX_MODE|macro|ZLL_BRD_SEQ_CTRL_STS_RX_MODE
DECL|ZLL_BRD_SEQ_CTRL_STS_RX_TIMEOUT_PENDING|macro|ZLL_BRD_SEQ_CTRL_STS_RX_TIMEOUT_PENDING
DECL|ZLL_BRD_SEQ_CTRL_STS_SEQ_IDLE|macro|ZLL_BRD_SEQ_CTRL_STS_SEQ_IDLE
DECL|ZLL_BRD_SEQ_CTRL_STS_SEQ_T_STATUS|macro|ZLL_BRD_SEQ_CTRL_STS_SEQ_T_STATUS
DECL|ZLL_BRD_SEQ_CTRL_STS_SW_ABORTED|macro|ZLL_BRD_SEQ_CTRL_STS_SW_ABORTED
DECL|ZLL_BRD_SEQ_CTRL_STS_TC3_ABORTED|macro|ZLL_BRD_SEQ_CTRL_STS_TC3_ABORTED
DECL|ZLL_BRD_SEQ_CTRL_STS_TMR2_SEQ_TRIG_ARMED|macro|ZLL_BRD_SEQ_CTRL_STS_TMR2_SEQ_TRIG_ARMED
DECL|ZLL_BRD_SEQ_CTRL_STS_XCVSEQ_ACTUAL|macro|ZLL_BRD_SEQ_CTRL_STS_XCVSEQ_ACTUAL
DECL|ZLL_BRD_SEQ_STATE_CCCA_BUSY_CNT|macro|ZLL_BRD_SEQ_STATE_CCCA_BUSY_CNT
DECL|ZLL_BRD_SEQ_STATE_CRCVALID|macro|ZLL_BRD_SEQ_STATE_CRCVALID
DECL|ZLL_BRD_SEQ_STATE_FILTERFAIL_FLAG_SEL|macro|ZLL_BRD_SEQ_STATE_FILTERFAIL_FLAG_SEL
DECL|ZLL_BRD_SEQ_STATE_PLL_ABORTED|macro|ZLL_BRD_SEQ_STATE_PLL_ABORTED
DECL|ZLL_BRD_SEQ_STATE_PLL_ABORT|macro|ZLL_BRD_SEQ_STATE_PLL_ABORT
DECL|ZLL_BRD_SEQ_STATE_PREAMBLE_DET|macro|ZLL_BRD_SEQ_STATE_PREAMBLE_DET
DECL|ZLL_BRD_SEQ_STATE_RX_BYTE_COUNT|macro|ZLL_BRD_SEQ_STATE_RX_BYTE_COUNT
DECL|ZLL_BRD_SEQ_STATE_SEQ_STATE|macro|ZLL_BRD_SEQ_STATE_SEQ_STATE
DECL|ZLL_BRD_SEQ_STATE_SFD_DET|macro|ZLL_BRD_SEQ_STATE_SFD_DET
DECL|ZLL_BRD_SLOT_PRELOAD_SLOT_PRELOAD|macro|ZLL_BRD_SLOT_PRELOAD_SLOT_PRELOAD
DECL|ZLL_BRD_SNF_CTRL_SNF_EN|macro|ZLL_BRD_SNF_CTRL_SNF_EN
DECL|ZLL_BRD_T1CMP_T1CMP|macro|ZLL_BRD_T1CMP_T1CMP
DECL|ZLL_BRD_T2CMP_T2CMP|macro|ZLL_BRD_T2CMP_T2CMP
DECL|ZLL_BRD_T2PRIMECMP_T2PRIMECMP|macro|ZLL_BRD_T2PRIMECMP_T2PRIMECMP
DECL|ZLL_BRD_T3CMP_T3CMP|macro|ZLL_BRD_T3CMP_T3CMP
DECL|ZLL_BRD_T4CMP_T4CMP|macro|ZLL_BRD_T4CMP_T4CMP
DECL|ZLL_BRD_TIMESTAMP_TIMESTAMP|macro|ZLL_BRD_TIMESTAMP_TIMESTAMP
DECL|ZLL_BRD_TMR_PRESCALE_TMR_PRESCALE|macro|ZLL_BRD_TMR_PRESCALE_TMR_PRESCALE
DECL|ZLL_BWR_ACKDELAY_ACKDELAY|macro|ZLL_BWR_ACKDELAY_ACKDELAY
DECL|ZLL_BWR_ACKDELAY_TXDELAY|macro|ZLL_BWR_ACKDELAY_TXDELAY
DECL|ZLL_BWR_BSM_CTRL_BSM_EN|macro|ZLL_BWR_BSM_CTRL_BSM_EN
DECL|ZLL_BWR_CCA2_CTRL_CCA2_CORR_THRESH|macro|ZLL_BWR_CCA2_CTRL_CCA2_CORR_THRESH
DECL|ZLL_BWR_CCA2_CTRL_CCA2_MIN_NUM_CORR_TH|macro|ZLL_BWR_CCA2_CTRL_CCA2_MIN_NUM_CORR_TH
DECL|ZLL_BWR_CCA_LQI_CTRL_CCA1_THRESH|macro|ZLL_BWR_CCA_LQI_CTRL_CCA1_THRESH
DECL|ZLL_BWR_CCA_LQI_CTRL_CCA3_AND_NOT_OR|macro|ZLL_BWR_CCA_LQI_CTRL_CCA3_AND_NOT_OR
DECL|ZLL_BWR_CCA_LQI_CTRL_LQI_OFFSET_COMP|macro|ZLL_BWR_CCA_LQI_CTRL_LQI_OFFSET_COMP
DECL|ZLL_BWR_CHANNEL_NUM0_CHANNEL_NUM0|macro|ZLL_BWR_CHANNEL_NUM0_CHANNEL_NUM0
DECL|ZLL_BWR_CHANNEL_NUM1_CHANNEL_NUM1|macro|ZLL_BWR_CHANNEL_NUM1_CHANNEL_NUM1
DECL|ZLL_BWR_DUAL_PAN_CTRL_ACTIVE_NETWORK|macro|ZLL_BWR_DUAL_PAN_CTRL_ACTIVE_NETWORK
DECL|ZLL_BWR_DUAL_PAN_CTRL_DUAL_PAN_AUTO|macro|ZLL_BWR_DUAL_PAN_CTRL_DUAL_PAN_AUTO
DECL|ZLL_BWR_DUAL_PAN_CTRL_DUAL_PAN_DWELL|macro|ZLL_BWR_DUAL_PAN_CTRL_DUAL_PAN_DWELL
DECL|ZLL_BWR_DUAL_PAN_CTRL_PANCORDNTR1|macro|ZLL_BWR_DUAL_PAN_CTRL_PANCORDNTR1
DECL|ZLL_BWR_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_EN|macro|ZLL_BWR_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_EN
DECL|ZLL_BWR_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_SEL|macro|ZLL_BWR_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_SEL
DECL|ZLL_BWR_FAD_CTRL_ANTX_CTRLMODE|macro|ZLL_BWR_FAD_CTRL_ANTX_CTRLMODE
DECL|ZLL_BWR_FAD_CTRL_ANTX_EN|macro|ZLL_BWR_FAD_CTRL_ANTX_EN
DECL|ZLL_BWR_FAD_CTRL_ANTX_HZ|macro|ZLL_BWR_FAD_CTRL_ANTX_HZ
DECL|ZLL_BWR_FAD_CTRL_ANTX_POL|macro|ZLL_BWR_FAD_CTRL_ANTX_POL
DECL|ZLL_BWR_FAD_CTRL_ANTX|macro|ZLL_BWR_FAD_CTRL_ANTX
DECL|ZLL_BWR_FAD_CTRL_FAD_EN|macro|ZLL_BWR_FAD_CTRL_FAD_EN
DECL|ZLL_BWR_FAD_CTRL_FAD_NOT_GPIO|macro|ZLL_BWR_FAD_CTRL_FAD_NOT_GPIO
DECL|ZLL_BWR_FILTERFAIL_CODE_FILTERFAIL_PAN_SEL|macro|ZLL_BWR_FILTERFAIL_CODE_FILTERFAIL_PAN_SEL
DECL|ZLL_BWR_IRQSTS_CCAIRQ|macro|ZLL_BWR_IRQSTS_CCAIRQ
DECL|ZLL_BWR_IRQSTS_FILTERFAIL_IRQ|macro|ZLL_BWR_IRQSTS_FILTERFAIL_IRQ
DECL|ZLL_BWR_IRQSTS_PB_ERR_IRQ|macro|ZLL_BWR_IRQSTS_PB_ERR_IRQ
DECL|ZLL_BWR_IRQSTS_PLL_UNLOCK_IRQ|macro|ZLL_BWR_IRQSTS_PLL_UNLOCK_IRQ
DECL|ZLL_BWR_IRQSTS_RXIRQ|macro|ZLL_BWR_IRQSTS_RXIRQ
DECL|ZLL_BWR_IRQSTS_RXWTRMRKIRQ|macro|ZLL_BWR_IRQSTS_RXWTRMRKIRQ
DECL|ZLL_BWR_IRQSTS_SEQIRQ|macro|ZLL_BWR_IRQSTS_SEQIRQ
DECL|ZLL_BWR_IRQSTS_TMR1IRQ|macro|ZLL_BWR_IRQSTS_TMR1IRQ
DECL|ZLL_BWR_IRQSTS_TMR1MSK|macro|ZLL_BWR_IRQSTS_TMR1MSK
DECL|ZLL_BWR_IRQSTS_TMR2IRQ|macro|ZLL_BWR_IRQSTS_TMR2IRQ
DECL|ZLL_BWR_IRQSTS_TMR2MSK|macro|ZLL_BWR_IRQSTS_TMR2MSK
DECL|ZLL_BWR_IRQSTS_TMR3IRQ|macro|ZLL_BWR_IRQSTS_TMR3IRQ
DECL|ZLL_BWR_IRQSTS_TMR3MSK|macro|ZLL_BWR_IRQSTS_TMR3MSK
DECL|ZLL_BWR_IRQSTS_TMR4IRQ|macro|ZLL_BWR_IRQSTS_TMR4IRQ
DECL|ZLL_BWR_IRQSTS_TMR4MSK|macro|ZLL_BWR_IRQSTS_TMR4MSK
DECL|ZLL_BWR_IRQSTS_TXIRQ|macro|ZLL_BWR_IRQSTS_TXIRQ
DECL|ZLL_BWR_LENIENCY_MSB_LENIENCY_REGISTER|macro|ZLL_BWR_LENIENCY_MSB_LENIENCY_REGISTER
DECL|ZLL_BWR_MACSHORTADDRS0_MACPANID0|macro|ZLL_BWR_MACSHORTADDRS0_MACPANID0
DECL|ZLL_BWR_MACSHORTADDRS0_MACSHORTADDRS0|macro|ZLL_BWR_MACSHORTADDRS0_MACSHORTADDRS0
DECL|ZLL_BWR_MACSHORTADDRS1_MACPANID1|macro|ZLL_BWR_MACSHORTADDRS1_MACPANID1
DECL|ZLL_BWR_MACSHORTADDRS1_MACSHORTADDRS1|macro|ZLL_BWR_MACSHORTADDRS1_MACSHORTADDRS1
DECL|ZLL_BWR_PA_PWR_PA_PWR|macro|ZLL_BWR_PA_PWR_PA_PWR
DECL|ZLL_BWR_PHY_CTRL_AUTOACK|macro|ZLL_BWR_PHY_CTRL_AUTOACK
DECL|ZLL_BWR_PHY_CTRL_CCABFRTX|macro|ZLL_BWR_PHY_CTRL_CCABFRTX
DECL|ZLL_BWR_PHY_CTRL_CCAMSK|macro|ZLL_BWR_PHY_CTRL_CCAMSK
DECL|ZLL_BWR_PHY_CTRL_CCATYPE|macro|ZLL_BWR_PHY_CTRL_CCATYPE
DECL|ZLL_BWR_PHY_CTRL_CRC_MSK|macro|ZLL_BWR_PHY_CTRL_CRC_MSK
DECL|ZLL_BWR_PHY_CTRL_FILTERFAIL_MSK|macro|ZLL_BWR_PHY_CTRL_FILTERFAIL_MSK
DECL|ZLL_BWR_PHY_CTRL_PANCORDNTR0|macro|ZLL_BWR_PHY_CTRL_PANCORDNTR0
DECL|ZLL_BWR_PHY_CTRL_PB_ERR_MSK|macro|ZLL_BWR_PHY_CTRL_PB_ERR_MSK
DECL|ZLL_BWR_PHY_CTRL_PLL_UNLOCK_MSK|macro|ZLL_BWR_PHY_CTRL_PLL_UNLOCK_MSK
DECL|ZLL_BWR_PHY_CTRL_PROMISCUOUS|macro|ZLL_BWR_PHY_CTRL_PROMISCUOUS
DECL|ZLL_BWR_PHY_CTRL_RXACKRQD|macro|ZLL_BWR_PHY_CTRL_RXACKRQD
DECL|ZLL_BWR_PHY_CTRL_RXMSK|macro|ZLL_BWR_PHY_CTRL_RXMSK
DECL|ZLL_BWR_PHY_CTRL_RX_WMRK_MSK|macro|ZLL_BWR_PHY_CTRL_RX_WMRK_MSK
DECL|ZLL_BWR_PHY_CTRL_SEQMSK|macro|ZLL_BWR_PHY_CTRL_SEQMSK
DECL|ZLL_BWR_PHY_CTRL_SLOTTED|macro|ZLL_BWR_PHY_CTRL_SLOTTED
DECL|ZLL_BWR_PHY_CTRL_TC2PRIME_EN|macro|ZLL_BWR_PHY_CTRL_TC2PRIME_EN
DECL|ZLL_BWR_PHY_CTRL_TC3TMOUT|macro|ZLL_BWR_PHY_CTRL_TC3TMOUT
DECL|ZLL_BWR_PHY_CTRL_TMR1CMP_EN|macro|ZLL_BWR_PHY_CTRL_TMR1CMP_EN
DECL|ZLL_BWR_PHY_CTRL_TMR2CMP_EN|macro|ZLL_BWR_PHY_CTRL_TMR2CMP_EN
DECL|ZLL_BWR_PHY_CTRL_TMR3CMP_EN|macro|ZLL_BWR_PHY_CTRL_TMR3CMP_EN
DECL|ZLL_BWR_PHY_CTRL_TMR4CMP_EN|macro|ZLL_BWR_PHY_CTRL_TMR4CMP_EN
DECL|ZLL_BWR_PHY_CTRL_TMRLOAD|macro|ZLL_BWR_PHY_CTRL_TMRLOAD
DECL|ZLL_BWR_PHY_CTRL_TMRTRIGEN|macro|ZLL_BWR_PHY_CTRL_TMRTRIGEN
DECL|ZLL_BWR_PHY_CTRL_TRCV_MSK|macro|ZLL_BWR_PHY_CTRL_TRCV_MSK
DECL|ZLL_BWR_PHY_CTRL_TXMSK|macro|ZLL_BWR_PHY_CTRL_TXMSK
DECL|ZLL_BWR_PHY_CTRL_XCVSEQ|macro|ZLL_BWR_PHY_CTRL_XCVSEQ
DECL|ZLL_BWR_RX_FRAME_FILTER_ACK_FT|macro|ZLL_BWR_RX_FRAME_FILTER_ACK_FT
DECL|ZLL_BWR_RX_FRAME_FILTER_ACTIVE_PROMISCUOUS|macro|ZLL_BWR_RX_FRAME_FILTER_ACTIVE_PROMISCUOUS
DECL|ZLL_BWR_RX_FRAME_FILTER_BEACON_FT|macro|ZLL_BWR_RX_FRAME_FILTER_BEACON_FT
DECL|ZLL_BWR_RX_FRAME_FILTER_CMD_FT|macro|ZLL_BWR_RX_FRAME_FILTER_CMD_FT
DECL|ZLL_BWR_RX_FRAME_FILTER_DATA_FT|macro|ZLL_BWR_RX_FRAME_FILTER_DATA_FT
DECL|ZLL_BWR_RX_FRAME_FILTER_FRM_VER|macro|ZLL_BWR_RX_FRAME_FILTER_FRM_VER
DECL|ZLL_BWR_RX_FRAME_FILTER_NS_FT|macro|ZLL_BWR_RX_FRAME_FILTER_NS_FT
DECL|ZLL_BWR_RX_WTR_MARK_RX_WTR_MARK|macro|ZLL_BWR_RX_WTR_MARK_RX_WTR_MARK
DECL|ZLL_BWR_SAM_CTRL_SAA0_EN|macro|ZLL_BWR_SAM_CTRL_SAA0_EN
DECL|ZLL_BWR_SAM_CTRL_SAA0_START|macro|ZLL_BWR_SAM_CTRL_SAA0_START
DECL|ZLL_BWR_SAM_CTRL_SAA1_EN|macro|ZLL_BWR_SAM_CTRL_SAA1_EN
DECL|ZLL_BWR_SAM_CTRL_SAA1_START|macro|ZLL_BWR_SAM_CTRL_SAA1_START
DECL|ZLL_BWR_SAM_CTRL_SAP0_EN|macro|ZLL_BWR_SAM_CTRL_SAP0_EN
DECL|ZLL_BWR_SAM_CTRL_SAP1_EN|macro|ZLL_BWR_SAM_CTRL_SAP1_EN
DECL|ZLL_BWR_SAM_CTRL_SAP1_START|macro|ZLL_BWR_SAM_CTRL_SAP1_START
DECL|ZLL_BWR_SAM_TABLE_ACK_FRM_PND_CTRL|macro|ZLL_BWR_SAM_TABLE_ACK_FRM_PND_CTRL
DECL|ZLL_BWR_SAM_TABLE_ACK_FRM_PND|macro|ZLL_BWR_SAM_TABLE_ACK_FRM_PND
DECL|ZLL_BWR_SAM_TABLE_FIND_FREE_IDX|macro|ZLL_BWR_SAM_TABLE_FIND_FREE_IDX
DECL|ZLL_BWR_SAM_TABLE_INVALIDATE_ALL|macro|ZLL_BWR_SAM_TABLE_INVALIDATE_ALL
DECL|ZLL_BWR_SAM_TABLE_SAM_CHECKSUM|macro|ZLL_BWR_SAM_TABLE_SAM_CHECKSUM
DECL|ZLL_BWR_SAM_TABLE_SAM_INDEX_EN|macro|ZLL_BWR_SAM_TABLE_SAM_INDEX_EN
DECL|ZLL_BWR_SAM_TABLE_SAM_INDEX_INV|macro|ZLL_BWR_SAM_TABLE_SAM_INDEX_INV
DECL|ZLL_BWR_SAM_TABLE_SAM_INDEX_WR|macro|ZLL_BWR_SAM_TABLE_SAM_INDEX_WR
DECL|ZLL_BWR_SAM_TABLE_SAM_INDEX|macro|ZLL_BWR_SAM_TABLE_SAM_INDEX
DECL|ZLL_BWR_SEQ_CTRL_STS_CLR_NEW_SEQ_INHIBIT|macro|ZLL_BWR_SEQ_CTRL_STS_CLR_NEW_SEQ_INHIBIT
DECL|ZLL_BWR_SEQ_CTRL_STS_CONTINUOUS_EN|macro|ZLL_BWR_SEQ_CTRL_STS_CONTINUOUS_EN
DECL|ZLL_BWR_SEQ_CTRL_STS_EVENT_TMR_DO_NOT_LATCH|macro|ZLL_BWR_SEQ_CTRL_STS_EVENT_TMR_DO_NOT_LATCH
DECL|ZLL_BWR_SEQ_CTRL_STS_FORCE_CRC_ERROR|macro|ZLL_BWR_SEQ_CTRL_STS_FORCE_CRC_ERROR
DECL|ZLL_BWR_SEQ_CTRL_STS_LATCH_PREAMBLE|macro|ZLL_BWR_SEQ_CTRL_STS_LATCH_PREAMBLE
DECL|ZLL_BWR_SEQ_CTRL_STS_NO_RX_RECYCLE|macro|ZLL_BWR_SEQ_CTRL_STS_NO_RX_RECYCLE
DECL|ZLL_BWR_SLOT_PRELOAD_SLOT_PRELOAD|macro|ZLL_BWR_SLOT_PRELOAD_SLOT_PRELOAD
DECL|ZLL_BWR_SNF_CTRL_SNF_EN|macro|ZLL_BWR_SNF_CTRL_SNF_EN
DECL|ZLL_BWR_T1CMP_T1CMP|macro|ZLL_BWR_T1CMP_T1CMP
DECL|ZLL_BWR_T2CMP_T2CMP|macro|ZLL_BWR_T2CMP_T2CMP
DECL|ZLL_BWR_T2PRIMECMP_T2PRIMECMP|macro|ZLL_BWR_T2PRIMECMP_T2PRIMECMP
DECL|ZLL_BWR_T3CMP_T3CMP|macro|ZLL_BWR_T3CMP_T3CMP
DECL|ZLL_BWR_T4CMP_T4CMP|macro|ZLL_BWR_T4CMP_T4CMP
DECL|ZLL_BWR_TMR_PRESCALE_TMR_PRESCALE|macro|ZLL_BWR_TMR_PRESCALE_TMR_PRESCALE
DECL|ZLL_CLR_ACKDELAY|macro|ZLL_CLR_ACKDELAY
DECL|ZLL_CLR_BSM_CTRL|macro|ZLL_CLR_BSM_CTRL
DECL|ZLL_CLR_CCA2_CTRL|macro|ZLL_CLR_CCA2_CTRL
DECL|ZLL_CLR_CCA_LQI_CTRL|macro|ZLL_CLR_CCA_LQI_CTRL
DECL|ZLL_CLR_CHANNEL_NUM0|macro|ZLL_CLR_CHANNEL_NUM0
DECL|ZLL_CLR_CHANNEL_NUM1|macro|ZLL_CLR_CHANNEL_NUM1
DECL|ZLL_CLR_DUAL_PAN_CTRL|macro|ZLL_CLR_DUAL_PAN_CTRL
DECL|ZLL_CLR_FAD_CTRL|macro|ZLL_CLR_FAD_CTRL
DECL|ZLL_CLR_FILTERFAIL_CODE|macro|ZLL_CLR_FILTERFAIL_CODE
DECL|ZLL_CLR_IRQSTS|macro|ZLL_CLR_IRQSTS
DECL|ZLL_CLR_LENIENCY_LSB|macro|ZLL_CLR_LENIENCY_LSB
DECL|ZLL_CLR_LENIENCY_MSB|macro|ZLL_CLR_LENIENCY_MSB
DECL|ZLL_CLR_MACLONGADDRS0_LSB|macro|ZLL_CLR_MACLONGADDRS0_LSB
DECL|ZLL_CLR_MACLONGADDRS0_MSB|macro|ZLL_CLR_MACLONGADDRS0_MSB
DECL|ZLL_CLR_MACLONGADDRS1_LSB|macro|ZLL_CLR_MACLONGADDRS1_LSB
DECL|ZLL_CLR_MACLONGADDRS1_MSB|macro|ZLL_CLR_MACLONGADDRS1_MSB
DECL|ZLL_CLR_MACSHORTADDRS0|macro|ZLL_CLR_MACSHORTADDRS0
DECL|ZLL_CLR_MACSHORTADDRS1|macro|ZLL_CLR_MACSHORTADDRS1
DECL|ZLL_CLR_PA_PWR|macro|ZLL_CLR_PA_PWR
DECL|ZLL_CLR_PHY_CTRL|macro|ZLL_CLR_PHY_CTRL
DECL|ZLL_CLR_PKT_BUFFER|macro|ZLL_CLR_PKT_BUFFER
DECL|ZLL_CLR_RX_FRAME_FILTER|macro|ZLL_CLR_RX_FRAME_FILTER
DECL|ZLL_CLR_RX_WTR_MARK|macro|ZLL_CLR_RX_WTR_MARK
DECL|ZLL_CLR_SAM_CTRL|macro|ZLL_CLR_SAM_CTRL
DECL|ZLL_CLR_SAM_TABLE|macro|ZLL_CLR_SAM_TABLE
DECL|ZLL_CLR_SEQ_CTRL_STS|macro|ZLL_CLR_SEQ_CTRL_STS
DECL|ZLL_CLR_SLOT_PRELOAD|macro|ZLL_CLR_SLOT_PRELOAD
DECL|ZLL_CLR_SNF_CTRL|macro|ZLL_CLR_SNF_CTRL
DECL|ZLL_CLR_T1CMP|macro|ZLL_CLR_T1CMP
DECL|ZLL_CLR_T2CMP|macro|ZLL_CLR_T2CMP
DECL|ZLL_CLR_T2PRIMECMP|macro|ZLL_CLR_T2PRIMECMP
DECL|ZLL_CLR_T3CMP|macro|ZLL_CLR_T3CMP
DECL|ZLL_CLR_T4CMP|macro|ZLL_CLR_T4CMP
DECL|ZLL_CLR_TMR_PRESCALE|macro|ZLL_CLR_TMR_PRESCALE
DECL|ZLL_IDX|macro|ZLL_IDX
DECL|ZLL_INSTANCE_COUNT|macro|ZLL_INSTANCE_COUNT
DECL|ZLL_RD_ACKDELAY_ACKDELAY|macro|ZLL_RD_ACKDELAY_ACKDELAY
DECL|ZLL_RD_ACKDELAY_TXDELAY|macro|ZLL_RD_ACKDELAY_TXDELAY
DECL|ZLL_RD_ACKDELAY|macro|ZLL_RD_ACKDELAY
DECL|ZLL_RD_BSM_CTRL_BSM_EN|macro|ZLL_RD_BSM_CTRL_BSM_EN
DECL|ZLL_RD_BSM_CTRL|macro|ZLL_RD_BSM_CTRL
DECL|ZLL_RD_CCA2_CTRL_CCA2_CORR_THRESH|macro|ZLL_RD_CCA2_CTRL_CCA2_CORR_THRESH
DECL|ZLL_RD_CCA2_CTRL_CCA2_MIN_NUM_CORR_TH|macro|ZLL_RD_CCA2_CTRL_CCA2_MIN_NUM_CORR_TH
DECL|ZLL_RD_CCA2_CTRL_CCA2_NUM_CORR_PEAKS|macro|ZLL_RD_CCA2_CTRL_CCA2_NUM_CORR_PEAKS
DECL|ZLL_RD_CCA2_CTRL|macro|ZLL_RD_CCA2_CTRL
DECL|ZLL_RD_CCA_LQI_CTRL_CCA1_THRESH|macro|ZLL_RD_CCA_LQI_CTRL_CCA1_THRESH
DECL|ZLL_RD_CCA_LQI_CTRL_CCA3_AND_NOT_OR|macro|ZLL_RD_CCA_LQI_CTRL_CCA3_AND_NOT_OR
DECL|ZLL_RD_CCA_LQI_CTRL_LQI_OFFSET_COMP|macro|ZLL_RD_CCA_LQI_CTRL_LQI_OFFSET_COMP
DECL|ZLL_RD_CCA_LQI_CTRL|macro|ZLL_RD_CCA_LQI_CTRL
DECL|ZLL_RD_CHANNEL_NUM0_CHANNEL_NUM0|macro|ZLL_RD_CHANNEL_NUM0_CHANNEL_NUM0
DECL|ZLL_RD_CHANNEL_NUM0|macro|ZLL_RD_CHANNEL_NUM0
DECL|ZLL_RD_CHANNEL_NUM1_CHANNEL_NUM1|macro|ZLL_RD_CHANNEL_NUM1_CHANNEL_NUM1
DECL|ZLL_RD_CHANNEL_NUM1|macro|ZLL_RD_CHANNEL_NUM1
DECL|ZLL_RD_DUAL_PAN_CTRL_ACTIVE_NETWORK|macro|ZLL_RD_DUAL_PAN_CTRL_ACTIVE_NETWORK
DECL|ZLL_RD_DUAL_PAN_CTRL_CURRENT_NETWORK|macro|ZLL_RD_DUAL_PAN_CTRL_CURRENT_NETWORK
DECL|ZLL_RD_DUAL_PAN_CTRL_DUAL_PAN_AUTO|macro|ZLL_RD_DUAL_PAN_CTRL_DUAL_PAN_AUTO
DECL|ZLL_RD_DUAL_PAN_CTRL_DUAL_PAN_DWELL|macro|ZLL_RD_DUAL_PAN_CTRL_DUAL_PAN_DWELL
DECL|ZLL_RD_DUAL_PAN_CTRL_DUAL_PAN_REMAIN|macro|ZLL_RD_DUAL_PAN_CTRL_DUAL_PAN_REMAIN
DECL|ZLL_RD_DUAL_PAN_CTRL_PANCORDNTR1|macro|ZLL_RD_DUAL_PAN_CTRL_PANCORDNTR1
DECL|ZLL_RD_DUAL_PAN_CTRL_RECD_ON_PAN0|macro|ZLL_RD_DUAL_PAN_CTRL_RECD_ON_PAN0
DECL|ZLL_RD_DUAL_PAN_CTRL_RECD_ON_PAN1|macro|ZLL_RD_DUAL_PAN_CTRL_RECD_ON_PAN1
DECL|ZLL_RD_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_EN|macro|ZLL_RD_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_EN
DECL|ZLL_RD_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_SEL|macro|ZLL_RD_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_SEL
DECL|ZLL_RD_DUAL_PAN_CTRL|macro|ZLL_RD_DUAL_PAN_CTRL
DECL|ZLL_RD_EVENT_TMR_EVENT_TMR|macro|ZLL_RD_EVENT_TMR_EVENT_TMR
DECL|ZLL_RD_EVENT_TMR|macro|ZLL_RD_EVENT_TMR
DECL|ZLL_RD_FAD_CTRL_ANTX_CTRLMODE|macro|ZLL_RD_FAD_CTRL_ANTX_CTRLMODE
DECL|ZLL_RD_FAD_CTRL_ANTX_EN|macro|ZLL_RD_FAD_CTRL_ANTX_EN
DECL|ZLL_RD_FAD_CTRL_ANTX_HZ|macro|ZLL_RD_FAD_CTRL_ANTX_HZ
DECL|ZLL_RD_FAD_CTRL_ANTX_POL|macro|ZLL_RD_FAD_CTRL_ANTX_POL
DECL|ZLL_RD_FAD_CTRL_ANTX|macro|ZLL_RD_FAD_CTRL_ANTX
DECL|ZLL_RD_FAD_CTRL_FAD_EN|macro|ZLL_RD_FAD_CTRL_FAD_EN
DECL|ZLL_RD_FAD_CTRL_FAD_NOT_GPIO|macro|ZLL_RD_FAD_CTRL_FAD_NOT_GPIO
DECL|ZLL_RD_FAD_CTRL|macro|ZLL_RD_FAD_CTRL
DECL|ZLL_RD_FILTERFAIL_CODE_FILTERFAIL_CODE|macro|ZLL_RD_FILTERFAIL_CODE_FILTERFAIL_CODE
DECL|ZLL_RD_FILTERFAIL_CODE_FILTERFAIL_PAN_SEL|macro|ZLL_RD_FILTERFAIL_CODE_FILTERFAIL_PAN_SEL
DECL|ZLL_RD_FILTERFAIL_CODE|macro|ZLL_RD_FILTERFAIL_CODE
DECL|ZLL_RD_IRQSTS_CCAIRQ|macro|ZLL_RD_IRQSTS_CCAIRQ
DECL|ZLL_RD_IRQSTS_CCA|macro|ZLL_RD_IRQSTS_CCA
DECL|ZLL_RD_IRQSTS_CRCVALID|macro|ZLL_RD_IRQSTS_CRCVALID
DECL|ZLL_RD_IRQSTS_FILTERFAIL_IRQ|macro|ZLL_RD_IRQSTS_FILTERFAIL_IRQ
DECL|ZLL_RD_IRQSTS_PB_ERR_IRQ|macro|ZLL_RD_IRQSTS_PB_ERR_IRQ
DECL|ZLL_RD_IRQSTS_PI|macro|ZLL_RD_IRQSTS_PI
DECL|ZLL_RD_IRQSTS_PLL_UNLOCK_IRQ|macro|ZLL_RD_IRQSTS_PLL_UNLOCK_IRQ
DECL|ZLL_RD_IRQSTS_RXIRQ|macro|ZLL_RD_IRQSTS_RXIRQ
DECL|ZLL_RD_IRQSTS_RXWTRMRKIRQ|macro|ZLL_RD_IRQSTS_RXWTRMRKIRQ
DECL|ZLL_RD_IRQSTS_RX_FRAME_LENGTH|macro|ZLL_RD_IRQSTS_RX_FRAME_LENGTH
DECL|ZLL_RD_IRQSTS_RX_FRM_PEND|macro|ZLL_RD_IRQSTS_RX_FRM_PEND
DECL|ZLL_RD_IRQSTS_SEQIRQ|macro|ZLL_RD_IRQSTS_SEQIRQ
DECL|ZLL_RD_IRQSTS_SRCADDR|macro|ZLL_RD_IRQSTS_SRCADDR
DECL|ZLL_RD_IRQSTS_TMR1IRQ|macro|ZLL_RD_IRQSTS_TMR1IRQ
DECL|ZLL_RD_IRQSTS_TMR1MSK|macro|ZLL_RD_IRQSTS_TMR1MSK
DECL|ZLL_RD_IRQSTS_TMR2IRQ|macro|ZLL_RD_IRQSTS_TMR2IRQ
DECL|ZLL_RD_IRQSTS_TMR2MSK|macro|ZLL_RD_IRQSTS_TMR2MSK
DECL|ZLL_RD_IRQSTS_TMR3IRQ|macro|ZLL_RD_IRQSTS_TMR3IRQ
DECL|ZLL_RD_IRQSTS_TMR3MSK|macro|ZLL_RD_IRQSTS_TMR3MSK
DECL|ZLL_RD_IRQSTS_TMR4IRQ|macro|ZLL_RD_IRQSTS_TMR4IRQ
DECL|ZLL_RD_IRQSTS_TMR4MSK|macro|ZLL_RD_IRQSTS_TMR4MSK
DECL|ZLL_RD_IRQSTS_TMRSTATUS|macro|ZLL_RD_IRQSTS_TMRSTATUS
DECL|ZLL_RD_IRQSTS_TXIRQ|macro|ZLL_RD_IRQSTS_TXIRQ
DECL|ZLL_RD_IRQSTS|macro|ZLL_RD_IRQSTS
DECL|ZLL_RD_LENIENCY_LSB|macro|ZLL_RD_LENIENCY_LSB
DECL|ZLL_RD_LENIENCY_MSB_LENIENCY_REGISTER|macro|ZLL_RD_LENIENCY_MSB_LENIENCY_REGISTER
DECL|ZLL_RD_LENIENCY_MSB|macro|ZLL_RD_LENIENCY_MSB
DECL|ZLL_RD_LQI_AND_RSSI_CCA1_ED_FNL|macro|ZLL_RD_LQI_AND_RSSI_CCA1_ED_FNL
DECL|ZLL_RD_LQI_AND_RSSI_LQI_VALUE|macro|ZLL_RD_LQI_AND_RSSI_LQI_VALUE
DECL|ZLL_RD_LQI_AND_RSSI_RSSI|macro|ZLL_RD_LQI_AND_RSSI_RSSI
DECL|ZLL_RD_LQI_AND_RSSI|macro|ZLL_RD_LQI_AND_RSSI
DECL|ZLL_RD_MACLONGADDRS0_LSB|macro|ZLL_RD_MACLONGADDRS0_LSB
DECL|ZLL_RD_MACLONGADDRS0_MSB|macro|ZLL_RD_MACLONGADDRS0_MSB
DECL|ZLL_RD_MACLONGADDRS1_LSB|macro|ZLL_RD_MACLONGADDRS1_LSB
DECL|ZLL_RD_MACLONGADDRS1_MSB|macro|ZLL_RD_MACLONGADDRS1_MSB
DECL|ZLL_RD_MACSHORTADDRS0_MACPANID0|macro|ZLL_RD_MACSHORTADDRS0_MACPANID0
DECL|ZLL_RD_MACSHORTADDRS0_MACSHORTADDRS0|macro|ZLL_RD_MACSHORTADDRS0_MACSHORTADDRS0
DECL|ZLL_RD_MACSHORTADDRS0|macro|ZLL_RD_MACSHORTADDRS0
DECL|ZLL_RD_MACSHORTADDRS1_MACPANID1|macro|ZLL_RD_MACSHORTADDRS1_MACPANID1
DECL|ZLL_RD_MACSHORTADDRS1_MACSHORTADDRS1|macro|ZLL_RD_MACSHORTADDRS1_MACSHORTADDRS1
DECL|ZLL_RD_MACSHORTADDRS1|macro|ZLL_RD_MACSHORTADDRS1
DECL|ZLL_RD_PART_ID_PART_ID|macro|ZLL_RD_PART_ID_PART_ID
DECL|ZLL_RD_PART_ID|macro|ZLL_RD_PART_ID
DECL|ZLL_RD_PA_PWR_PA_PWR|macro|ZLL_RD_PA_PWR_PA_PWR
DECL|ZLL_RD_PA_PWR|macro|ZLL_RD_PA_PWR
DECL|ZLL_RD_PHY_CTRL_AUTOACK|macro|ZLL_RD_PHY_CTRL_AUTOACK
DECL|ZLL_RD_PHY_CTRL_CCABFRTX|macro|ZLL_RD_PHY_CTRL_CCABFRTX
DECL|ZLL_RD_PHY_CTRL_CCAMSK|macro|ZLL_RD_PHY_CTRL_CCAMSK
DECL|ZLL_RD_PHY_CTRL_CCATYPE|macro|ZLL_RD_PHY_CTRL_CCATYPE
DECL|ZLL_RD_PHY_CTRL_CRC_MSK|macro|ZLL_RD_PHY_CTRL_CRC_MSK
DECL|ZLL_RD_PHY_CTRL_FILTERFAIL_MSK|macro|ZLL_RD_PHY_CTRL_FILTERFAIL_MSK
DECL|ZLL_RD_PHY_CTRL_PANCORDNTR0|macro|ZLL_RD_PHY_CTRL_PANCORDNTR0
DECL|ZLL_RD_PHY_CTRL_PB_ERR_MSK|macro|ZLL_RD_PHY_CTRL_PB_ERR_MSK
DECL|ZLL_RD_PHY_CTRL_PLL_UNLOCK_MSK|macro|ZLL_RD_PHY_CTRL_PLL_UNLOCK_MSK
DECL|ZLL_RD_PHY_CTRL_PROMISCUOUS|macro|ZLL_RD_PHY_CTRL_PROMISCUOUS
DECL|ZLL_RD_PHY_CTRL_RXACKRQD|macro|ZLL_RD_PHY_CTRL_RXACKRQD
DECL|ZLL_RD_PHY_CTRL_RXMSK|macro|ZLL_RD_PHY_CTRL_RXMSK
DECL|ZLL_RD_PHY_CTRL_RX_WMRK_MSK|macro|ZLL_RD_PHY_CTRL_RX_WMRK_MSK
DECL|ZLL_RD_PHY_CTRL_SEQMSK|macro|ZLL_RD_PHY_CTRL_SEQMSK
DECL|ZLL_RD_PHY_CTRL_SLOTTED|macro|ZLL_RD_PHY_CTRL_SLOTTED
DECL|ZLL_RD_PHY_CTRL_TC2PRIME_EN|macro|ZLL_RD_PHY_CTRL_TC2PRIME_EN
DECL|ZLL_RD_PHY_CTRL_TC3TMOUT|macro|ZLL_RD_PHY_CTRL_TC3TMOUT
DECL|ZLL_RD_PHY_CTRL_TMR1CMP_EN|macro|ZLL_RD_PHY_CTRL_TMR1CMP_EN
DECL|ZLL_RD_PHY_CTRL_TMR2CMP_EN|macro|ZLL_RD_PHY_CTRL_TMR2CMP_EN
DECL|ZLL_RD_PHY_CTRL_TMR3CMP_EN|macro|ZLL_RD_PHY_CTRL_TMR3CMP_EN
DECL|ZLL_RD_PHY_CTRL_TMR4CMP_EN|macro|ZLL_RD_PHY_CTRL_TMR4CMP_EN
DECL|ZLL_RD_PHY_CTRL_TMRTRIGEN|macro|ZLL_RD_PHY_CTRL_TMRTRIGEN
DECL|ZLL_RD_PHY_CTRL_TRCV_MSK|macro|ZLL_RD_PHY_CTRL_TRCV_MSK
DECL|ZLL_RD_PHY_CTRL_TXMSK|macro|ZLL_RD_PHY_CTRL_TXMSK
DECL|ZLL_RD_PHY_CTRL_XCVSEQ|macro|ZLL_RD_PHY_CTRL_XCVSEQ
DECL|ZLL_RD_PHY_CTRL|macro|ZLL_RD_PHY_CTRL
DECL|ZLL_RD_PKT_BUFFER|macro|ZLL_RD_PKT_BUFFER
DECL|ZLL_RD_RX_FRAME_FILTER_ACK_FT|macro|ZLL_RD_RX_FRAME_FILTER_ACK_FT
DECL|ZLL_RD_RX_FRAME_FILTER_ACTIVE_PROMISCUOUS|macro|ZLL_RD_RX_FRAME_FILTER_ACTIVE_PROMISCUOUS
DECL|ZLL_RD_RX_FRAME_FILTER_BEACON_FT|macro|ZLL_RD_RX_FRAME_FILTER_BEACON_FT
DECL|ZLL_RD_RX_FRAME_FILTER_CMD_FT|macro|ZLL_RD_RX_FRAME_FILTER_CMD_FT
DECL|ZLL_RD_RX_FRAME_FILTER_DATA_FT|macro|ZLL_RD_RX_FRAME_FILTER_DATA_FT
DECL|ZLL_RD_RX_FRAME_FILTER_FRM_VER|macro|ZLL_RD_RX_FRAME_FILTER_FRM_VER
DECL|ZLL_RD_RX_FRAME_FILTER_NS_FT|macro|ZLL_RD_RX_FRAME_FILTER_NS_FT
DECL|ZLL_RD_RX_FRAME_FILTER|macro|ZLL_RD_RX_FRAME_FILTER
DECL|ZLL_RD_RX_WTR_MARK_RX_WTR_MARK|macro|ZLL_RD_RX_WTR_MARK_RX_WTR_MARK
DECL|ZLL_RD_RX_WTR_MARK|macro|ZLL_RD_RX_WTR_MARK
DECL|ZLL_RD_SAM_CTRL_SAA0_EN|macro|ZLL_RD_SAM_CTRL_SAA0_EN
DECL|ZLL_RD_SAM_CTRL_SAA0_START|macro|ZLL_RD_SAM_CTRL_SAA0_START
DECL|ZLL_RD_SAM_CTRL_SAA1_EN|macro|ZLL_RD_SAM_CTRL_SAA1_EN
DECL|ZLL_RD_SAM_CTRL_SAA1_START|macro|ZLL_RD_SAM_CTRL_SAA1_START
DECL|ZLL_RD_SAM_CTRL_SAP0_EN|macro|ZLL_RD_SAM_CTRL_SAP0_EN
DECL|ZLL_RD_SAM_CTRL_SAP1_EN|macro|ZLL_RD_SAM_CTRL_SAP1_EN
DECL|ZLL_RD_SAM_CTRL_SAP1_START|macro|ZLL_RD_SAM_CTRL_SAP1_START
DECL|ZLL_RD_SAM_CTRL|macro|ZLL_RD_SAM_CTRL
DECL|ZLL_RD_SAM_FREE_IDX_SAA0_1ST_FREE_IDX|macro|ZLL_RD_SAM_FREE_IDX_SAA0_1ST_FREE_IDX
DECL|ZLL_RD_SAM_FREE_IDX_SAA1_1ST_FREE_IDX|macro|ZLL_RD_SAM_FREE_IDX_SAA1_1ST_FREE_IDX
DECL|ZLL_RD_SAM_FREE_IDX_SAP0_1ST_FREE_IDX|macro|ZLL_RD_SAM_FREE_IDX_SAP0_1ST_FREE_IDX
DECL|ZLL_RD_SAM_FREE_IDX_SAP1_1ST_FREE_IDX|macro|ZLL_RD_SAM_FREE_IDX_SAP1_1ST_FREE_IDX
DECL|ZLL_RD_SAM_FREE_IDX|macro|ZLL_RD_SAM_FREE_IDX
DECL|ZLL_RD_SAM_MATCH_SAA0_ADDR_ABSENT|macro|ZLL_RD_SAM_MATCH_SAA0_ADDR_ABSENT
DECL|ZLL_RD_SAM_MATCH_SAA0_MATCH|macro|ZLL_RD_SAM_MATCH_SAA0_MATCH
DECL|ZLL_RD_SAM_MATCH_SAA1_ADDR_ABSENT|macro|ZLL_RD_SAM_MATCH_SAA1_ADDR_ABSENT
DECL|ZLL_RD_SAM_MATCH_SAA1_MATCH|macro|ZLL_RD_SAM_MATCH_SAA1_MATCH
DECL|ZLL_RD_SAM_MATCH_SAP0_ADDR_PRESENT|macro|ZLL_RD_SAM_MATCH_SAP0_ADDR_PRESENT
DECL|ZLL_RD_SAM_MATCH_SAP0_MATCH|macro|ZLL_RD_SAM_MATCH_SAP0_MATCH
DECL|ZLL_RD_SAM_MATCH_SAP1_ADDR_PRESENT|macro|ZLL_RD_SAM_MATCH_SAP1_ADDR_PRESENT
DECL|ZLL_RD_SAM_MATCH_SAP1_MATCH|macro|ZLL_RD_SAM_MATCH_SAP1_MATCH
DECL|ZLL_RD_SAM_MATCH|macro|ZLL_RD_SAM_MATCH
DECL|ZLL_RD_SAM_TABLE_ACK_FRM_PND_CTRL|macro|ZLL_RD_SAM_TABLE_ACK_FRM_PND_CTRL
DECL|ZLL_RD_SAM_TABLE_ACK_FRM_PND|macro|ZLL_RD_SAM_TABLE_ACK_FRM_PND
DECL|ZLL_RD_SAM_TABLE_SAM_BUSY|macro|ZLL_RD_SAM_TABLE_SAM_BUSY
DECL|ZLL_RD_SAM_TABLE_SAM_CHECKSUM|macro|ZLL_RD_SAM_TABLE_SAM_CHECKSUM
DECL|ZLL_RD_SAM_TABLE_SAM_INDEX|macro|ZLL_RD_SAM_TABLE_SAM_INDEX
DECL|ZLL_RD_SAM_TABLE|macro|ZLL_RD_SAM_TABLE
DECL|ZLL_RD_SEQ_CTRL_STS_CLR_NEW_SEQ_INHIBIT|macro|ZLL_RD_SEQ_CTRL_STS_CLR_NEW_SEQ_INHIBIT
DECL|ZLL_RD_SEQ_CTRL_STS_CONTINUOUS_EN|macro|ZLL_RD_SEQ_CTRL_STS_CONTINUOUS_EN
DECL|ZLL_RD_SEQ_CTRL_STS_EVENT_TMR_DO_NOT_LATCH|macro|ZLL_RD_SEQ_CTRL_STS_EVENT_TMR_DO_NOT_LATCH
DECL|ZLL_RD_SEQ_CTRL_STS_FORCE_CRC_ERROR|macro|ZLL_RD_SEQ_CTRL_STS_FORCE_CRC_ERROR
DECL|ZLL_RD_SEQ_CTRL_STS_LATCH_PREAMBLE|macro|ZLL_RD_SEQ_CTRL_STS_LATCH_PREAMBLE
DECL|ZLL_RD_SEQ_CTRL_STS_NEW_SEQ_INHIBIT|macro|ZLL_RD_SEQ_CTRL_STS_NEW_SEQ_INHIBIT
DECL|ZLL_RD_SEQ_CTRL_STS_NO_RX_RECYCLE|macro|ZLL_RD_SEQ_CTRL_STS_NO_RX_RECYCLE
DECL|ZLL_RD_SEQ_CTRL_STS_PLL_ABORTED|macro|ZLL_RD_SEQ_CTRL_STS_PLL_ABORTED
DECL|ZLL_RD_SEQ_CTRL_STS_RX_MODE|macro|ZLL_RD_SEQ_CTRL_STS_RX_MODE
DECL|ZLL_RD_SEQ_CTRL_STS_RX_TIMEOUT_PENDING|macro|ZLL_RD_SEQ_CTRL_STS_RX_TIMEOUT_PENDING
DECL|ZLL_RD_SEQ_CTRL_STS_SEQ_IDLE|macro|ZLL_RD_SEQ_CTRL_STS_SEQ_IDLE
DECL|ZLL_RD_SEQ_CTRL_STS_SEQ_T_STATUS|macro|ZLL_RD_SEQ_CTRL_STS_SEQ_T_STATUS
DECL|ZLL_RD_SEQ_CTRL_STS_SW_ABORTED|macro|ZLL_RD_SEQ_CTRL_STS_SW_ABORTED
DECL|ZLL_RD_SEQ_CTRL_STS_TC3_ABORTED|macro|ZLL_RD_SEQ_CTRL_STS_TC3_ABORTED
DECL|ZLL_RD_SEQ_CTRL_STS_TMR2_SEQ_TRIG_ARMED|macro|ZLL_RD_SEQ_CTRL_STS_TMR2_SEQ_TRIG_ARMED
DECL|ZLL_RD_SEQ_CTRL_STS_XCVSEQ_ACTUAL|macro|ZLL_RD_SEQ_CTRL_STS_XCVSEQ_ACTUAL
DECL|ZLL_RD_SEQ_CTRL_STS|macro|ZLL_RD_SEQ_CTRL_STS
DECL|ZLL_RD_SEQ_STATE_CCCA_BUSY_CNT|macro|ZLL_RD_SEQ_STATE_CCCA_BUSY_CNT
DECL|ZLL_RD_SEQ_STATE_CRCVALID|macro|ZLL_RD_SEQ_STATE_CRCVALID
DECL|ZLL_RD_SEQ_STATE_FILTERFAIL_FLAG_SEL|macro|ZLL_RD_SEQ_STATE_FILTERFAIL_FLAG_SEL
DECL|ZLL_RD_SEQ_STATE_PLL_ABORTED|macro|ZLL_RD_SEQ_STATE_PLL_ABORTED
DECL|ZLL_RD_SEQ_STATE_PLL_ABORT|macro|ZLL_RD_SEQ_STATE_PLL_ABORT
DECL|ZLL_RD_SEQ_STATE_PREAMBLE_DET|macro|ZLL_RD_SEQ_STATE_PREAMBLE_DET
DECL|ZLL_RD_SEQ_STATE_RX_BYTE_COUNT|macro|ZLL_RD_SEQ_STATE_RX_BYTE_COUNT
DECL|ZLL_RD_SEQ_STATE_SEQ_STATE|macro|ZLL_RD_SEQ_STATE_SEQ_STATE
DECL|ZLL_RD_SEQ_STATE_SFD_DET|macro|ZLL_RD_SEQ_STATE_SFD_DET
DECL|ZLL_RD_SEQ_STATE|macro|ZLL_RD_SEQ_STATE
DECL|ZLL_RD_SLOT_PRELOAD_SLOT_PRELOAD|macro|ZLL_RD_SLOT_PRELOAD_SLOT_PRELOAD
DECL|ZLL_RD_SLOT_PRELOAD|macro|ZLL_RD_SLOT_PRELOAD
DECL|ZLL_RD_SNF_CTRL_SNF_EN|macro|ZLL_RD_SNF_CTRL_SNF_EN
DECL|ZLL_RD_SNF_CTRL|macro|ZLL_RD_SNF_CTRL
DECL|ZLL_RD_T1CMP_T1CMP|macro|ZLL_RD_T1CMP_T1CMP
DECL|ZLL_RD_T1CMP|macro|ZLL_RD_T1CMP
DECL|ZLL_RD_T2CMP_T2CMP|macro|ZLL_RD_T2CMP_T2CMP
DECL|ZLL_RD_T2CMP|macro|ZLL_RD_T2CMP
DECL|ZLL_RD_T2PRIMECMP_T2PRIMECMP|macro|ZLL_RD_T2PRIMECMP_T2PRIMECMP
DECL|ZLL_RD_T2PRIMECMP|macro|ZLL_RD_T2PRIMECMP
DECL|ZLL_RD_T3CMP_T3CMP|macro|ZLL_RD_T3CMP_T3CMP
DECL|ZLL_RD_T3CMP|macro|ZLL_RD_T3CMP
DECL|ZLL_RD_T4CMP_T4CMP|macro|ZLL_RD_T4CMP_T4CMP
DECL|ZLL_RD_T4CMP|macro|ZLL_RD_T4CMP
DECL|ZLL_RD_TIMESTAMP_TIMESTAMP|macro|ZLL_RD_TIMESTAMP_TIMESTAMP
DECL|ZLL_RD_TIMESTAMP|macro|ZLL_RD_TIMESTAMP
DECL|ZLL_RD_TMR_PRESCALE_TMR_PRESCALE|macro|ZLL_RD_TMR_PRESCALE_TMR_PRESCALE
DECL|ZLL_RD_TMR_PRESCALE|macro|ZLL_RD_TMR_PRESCALE
DECL|ZLL_RMW_ACKDELAY|macro|ZLL_RMW_ACKDELAY
DECL|ZLL_RMW_BSM_CTRL|macro|ZLL_RMW_BSM_CTRL
DECL|ZLL_RMW_CCA2_CTRL|macro|ZLL_RMW_CCA2_CTRL
DECL|ZLL_RMW_CCA_LQI_CTRL|macro|ZLL_RMW_CCA_LQI_CTRL
DECL|ZLL_RMW_CHANNEL_NUM0|macro|ZLL_RMW_CHANNEL_NUM0
DECL|ZLL_RMW_CHANNEL_NUM1|macro|ZLL_RMW_CHANNEL_NUM1
DECL|ZLL_RMW_DUAL_PAN_CTRL|macro|ZLL_RMW_DUAL_PAN_CTRL
DECL|ZLL_RMW_FAD_CTRL|macro|ZLL_RMW_FAD_CTRL
DECL|ZLL_RMW_FILTERFAIL_CODE|macro|ZLL_RMW_FILTERFAIL_CODE
DECL|ZLL_RMW_IRQSTS|macro|ZLL_RMW_IRQSTS
DECL|ZLL_RMW_LENIENCY_LSB|macro|ZLL_RMW_LENIENCY_LSB
DECL|ZLL_RMW_LENIENCY_MSB|macro|ZLL_RMW_LENIENCY_MSB
DECL|ZLL_RMW_MACLONGADDRS0_LSB|macro|ZLL_RMW_MACLONGADDRS0_LSB
DECL|ZLL_RMW_MACLONGADDRS0_MSB|macro|ZLL_RMW_MACLONGADDRS0_MSB
DECL|ZLL_RMW_MACLONGADDRS1_LSB|macro|ZLL_RMW_MACLONGADDRS1_LSB
DECL|ZLL_RMW_MACLONGADDRS1_MSB|macro|ZLL_RMW_MACLONGADDRS1_MSB
DECL|ZLL_RMW_MACSHORTADDRS0|macro|ZLL_RMW_MACSHORTADDRS0
DECL|ZLL_RMW_MACSHORTADDRS1|macro|ZLL_RMW_MACSHORTADDRS1
DECL|ZLL_RMW_PA_PWR|macro|ZLL_RMW_PA_PWR
DECL|ZLL_RMW_PHY_CTRL|macro|ZLL_RMW_PHY_CTRL
DECL|ZLL_RMW_PKT_BUFFER|macro|ZLL_RMW_PKT_BUFFER
DECL|ZLL_RMW_RX_FRAME_FILTER|macro|ZLL_RMW_RX_FRAME_FILTER
DECL|ZLL_RMW_RX_WTR_MARK|macro|ZLL_RMW_RX_WTR_MARK
DECL|ZLL_RMW_SAM_CTRL|macro|ZLL_RMW_SAM_CTRL
DECL|ZLL_RMW_SAM_TABLE|macro|ZLL_RMW_SAM_TABLE
DECL|ZLL_RMW_SEQ_CTRL_STS|macro|ZLL_RMW_SEQ_CTRL_STS
DECL|ZLL_RMW_SLOT_PRELOAD|macro|ZLL_RMW_SLOT_PRELOAD
DECL|ZLL_RMW_SNF_CTRL|macro|ZLL_RMW_SNF_CTRL
DECL|ZLL_RMW_T1CMP|macro|ZLL_RMW_T1CMP
DECL|ZLL_RMW_T2CMP|macro|ZLL_RMW_T2CMP
DECL|ZLL_RMW_T2PRIMECMP|macro|ZLL_RMW_T2PRIMECMP
DECL|ZLL_RMW_T3CMP|macro|ZLL_RMW_T3CMP
DECL|ZLL_RMW_T4CMP|macro|ZLL_RMW_T4CMP
DECL|ZLL_RMW_TMR_PRESCALE|macro|ZLL_RMW_TMR_PRESCALE
DECL|ZLL_SET_ACKDELAY|macro|ZLL_SET_ACKDELAY
DECL|ZLL_SET_BSM_CTRL|macro|ZLL_SET_BSM_CTRL
DECL|ZLL_SET_CCA2_CTRL|macro|ZLL_SET_CCA2_CTRL
DECL|ZLL_SET_CCA_LQI_CTRL|macro|ZLL_SET_CCA_LQI_CTRL
DECL|ZLL_SET_CHANNEL_NUM0|macro|ZLL_SET_CHANNEL_NUM0
DECL|ZLL_SET_CHANNEL_NUM1|macro|ZLL_SET_CHANNEL_NUM1
DECL|ZLL_SET_DUAL_PAN_CTRL|macro|ZLL_SET_DUAL_PAN_CTRL
DECL|ZLL_SET_FAD_CTRL|macro|ZLL_SET_FAD_CTRL
DECL|ZLL_SET_FILTERFAIL_CODE|macro|ZLL_SET_FILTERFAIL_CODE
DECL|ZLL_SET_IRQSTS|macro|ZLL_SET_IRQSTS
DECL|ZLL_SET_LENIENCY_LSB|macro|ZLL_SET_LENIENCY_LSB
DECL|ZLL_SET_LENIENCY_MSB|macro|ZLL_SET_LENIENCY_MSB
DECL|ZLL_SET_MACLONGADDRS0_LSB|macro|ZLL_SET_MACLONGADDRS0_LSB
DECL|ZLL_SET_MACLONGADDRS0_MSB|macro|ZLL_SET_MACLONGADDRS0_MSB
DECL|ZLL_SET_MACLONGADDRS1_LSB|macro|ZLL_SET_MACLONGADDRS1_LSB
DECL|ZLL_SET_MACLONGADDRS1_MSB|macro|ZLL_SET_MACLONGADDRS1_MSB
DECL|ZLL_SET_MACSHORTADDRS0|macro|ZLL_SET_MACSHORTADDRS0
DECL|ZLL_SET_MACSHORTADDRS1|macro|ZLL_SET_MACSHORTADDRS1
DECL|ZLL_SET_PA_PWR|macro|ZLL_SET_PA_PWR
DECL|ZLL_SET_PHY_CTRL|macro|ZLL_SET_PHY_CTRL
DECL|ZLL_SET_PKT_BUFFER|macro|ZLL_SET_PKT_BUFFER
DECL|ZLL_SET_RX_FRAME_FILTER|macro|ZLL_SET_RX_FRAME_FILTER
DECL|ZLL_SET_RX_WTR_MARK|macro|ZLL_SET_RX_WTR_MARK
DECL|ZLL_SET_SAM_CTRL|macro|ZLL_SET_SAM_CTRL
DECL|ZLL_SET_SAM_TABLE|macro|ZLL_SET_SAM_TABLE
DECL|ZLL_SET_SEQ_CTRL_STS|macro|ZLL_SET_SEQ_CTRL_STS
DECL|ZLL_SET_SLOT_PRELOAD|macro|ZLL_SET_SLOT_PRELOAD
DECL|ZLL_SET_SNF_CTRL|macro|ZLL_SET_SNF_CTRL
DECL|ZLL_SET_T1CMP|macro|ZLL_SET_T1CMP
DECL|ZLL_SET_T2CMP|macro|ZLL_SET_T2CMP
DECL|ZLL_SET_T2PRIMECMP|macro|ZLL_SET_T2PRIMECMP
DECL|ZLL_SET_T3CMP|macro|ZLL_SET_T3CMP
DECL|ZLL_SET_T4CMP|macro|ZLL_SET_T4CMP
DECL|ZLL_SET_TMR_PRESCALE|macro|ZLL_SET_TMR_PRESCALE
DECL|ZLL_TOG_ACKDELAY|macro|ZLL_TOG_ACKDELAY
DECL|ZLL_TOG_BSM_CTRL|macro|ZLL_TOG_BSM_CTRL
DECL|ZLL_TOG_CCA2_CTRL|macro|ZLL_TOG_CCA2_CTRL
DECL|ZLL_TOG_CCA_LQI_CTRL|macro|ZLL_TOG_CCA_LQI_CTRL
DECL|ZLL_TOG_CHANNEL_NUM0|macro|ZLL_TOG_CHANNEL_NUM0
DECL|ZLL_TOG_CHANNEL_NUM1|macro|ZLL_TOG_CHANNEL_NUM1
DECL|ZLL_TOG_DUAL_PAN_CTRL|macro|ZLL_TOG_DUAL_PAN_CTRL
DECL|ZLL_TOG_FAD_CTRL|macro|ZLL_TOG_FAD_CTRL
DECL|ZLL_TOG_FILTERFAIL_CODE|macro|ZLL_TOG_FILTERFAIL_CODE
DECL|ZLL_TOG_IRQSTS|macro|ZLL_TOG_IRQSTS
DECL|ZLL_TOG_LENIENCY_LSB|macro|ZLL_TOG_LENIENCY_LSB
DECL|ZLL_TOG_LENIENCY_MSB|macro|ZLL_TOG_LENIENCY_MSB
DECL|ZLL_TOG_MACLONGADDRS0_LSB|macro|ZLL_TOG_MACLONGADDRS0_LSB
DECL|ZLL_TOG_MACLONGADDRS0_MSB|macro|ZLL_TOG_MACLONGADDRS0_MSB
DECL|ZLL_TOG_MACLONGADDRS1_LSB|macro|ZLL_TOG_MACLONGADDRS1_LSB
DECL|ZLL_TOG_MACLONGADDRS1_MSB|macro|ZLL_TOG_MACLONGADDRS1_MSB
DECL|ZLL_TOG_MACSHORTADDRS0|macro|ZLL_TOG_MACSHORTADDRS0
DECL|ZLL_TOG_MACSHORTADDRS1|macro|ZLL_TOG_MACSHORTADDRS1
DECL|ZLL_TOG_PA_PWR|macro|ZLL_TOG_PA_PWR
DECL|ZLL_TOG_PHY_CTRL|macro|ZLL_TOG_PHY_CTRL
DECL|ZLL_TOG_PKT_BUFFER|macro|ZLL_TOG_PKT_BUFFER
DECL|ZLL_TOG_RX_FRAME_FILTER|macro|ZLL_TOG_RX_FRAME_FILTER
DECL|ZLL_TOG_RX_WTR_MARK|macro|ZLL_TOG_RX_WTR_MARK
DECL|ZLL_TOG_SAM_CTRL|macro|ZLL_TOG_SAM_CTRL
DECL|ZLL_TOG_SAM_TABLE|macro|ZLL_TOG_SAM_TABLE
DECL|ZLL_TOG_SEQ_CTRL_STS|macro|ZLL_TOG_SEQ_CTRL_STS
DECL|ZLL_TOG_SLOT_PRELOAD|macro|ZLL_TOG_SLOT_PRELOAD
DECL|ZLL_TOG_SNF_CTRL|macro|ZLL_TOG_SNF_CTRL
DECL|ZLL_TOG_T1CMP|macro|ZLL_TOG_T1CMP
DECL|ZLL_TOG_T2CMP|macro|ZLL_TOG_T2CMP
DECL|ZLL_TOG_T2PRIMECMP|macro|ZLL_TOG_T2PRIMECMP
DECL|ZLL_TOG_T3CMP|macro|ZLL_TOG_T3CMP
DECL|ZLL_TOG_T4CMP|macro|ZLL_TOG_T4CMP
DECL|ZLL_TOG_TMR_PRESCALE|macro|ZLL_TOG_TMR_PRESCALE
DECL|ZLL_WR_ACKDELAY_ACKDELAY|macro|ZLL_WR_ACKDELAY_ACKDELAY
DECL|ZLL_WR_ACKDELAY_TXDELAY|macro|ZLL_WR_ACKDELAY_TXDELAY
DECL|ZLL_WR_ACKDELAY|macro|ZLL_WR_ACKDELAY
DECL|ZLL_WR_BSM_CTRL_BSM_EN|macro|ZLL_WR_BSM_CTRL_BSM_EN
DECL|ZLL_WR_BSM_CTRL|macro|ZLL_WR_BSM_CTRL
DECL|ZLL_WR_CCA2_CTRL_CCA2_CORR_THRESH|macro|ZLL_WR_CCA2_CTRL_CCA2_CORR_THRESH
DECL|ZLL_WR_CCA2_CTRL_CCA2_MIN_NUM_CORR_TH|macro|ZLL_WR_CCA2_CTRL_CCA2_MIN_NUM_CORR_TH
DECL|ZLL_WR_CCA2_CTRL|macro|ZLL_WR_CCA2_CTRL
DECL|ZLL_WR_CCA_LQI_CTRL_CCA1_THRESH|macro|ZLL_WR_CCA_LQI_CTRL_CCA1_THRESH
DECL|ZLL_WR_CCA_LQI_CTRL_CCA3_AND_NOT_OR|macro|ZLL_WR_CCA_LQI_CTRL_CCA3_AND_NOT_OR
DECL|ZLL_WR_CCA_LQI_CTRL_LQI_OFFSET_COMP|macro|ZLL_WR_CCA_LQI_CTRL_LQI_OFFSET_COMP
DECL|ZLL_WR_CCA_LQI_CTRL|macro|ZLL_WR_CCA_LQI_CTRL
DECL|ZLL_WR_CHANNEL_NUM0_CHANNEL_NUM0|macro|ZLL_WR_CHANNEL_NUM0_CHANNEL_NUM0
DECL|ZLL_WR_CHANNEL_NUM0|macro|ZLL_WR_CHANNEL_NUM0
DECL|ZLL_WR_CHANNEL_NUM1_CHANNEL_NUM1|macro|ZLL_WR_CHANNEL_NUM1_CHANNEL_NUM1
DECL|ZLL_WR_CHANNEL_NUM1|macro|ZLL_WR_CHANNEL_NUM1
DECL|ZLL_WR_DUAL_PAN_CTRL_ACTIVE_NETWORK|macro|ZLL_WR_DUAL_PAN_CTRL_ACTIVE_NETWORK
DECL|ZLL_WR_DUAL_PAN_CTRL_DUAL_PAN_AUTO|macro|ZLL_WR_DUAL_PAN_CTRL_DUAL_PAN_AUTO
DECL|ZLL_WR_DUAL_PAN_CTRL_DUAL_PAN_DWELL|macro|ZLL_WR_DUAL_PAN_CTRL_DUAL_PAN_DWELL
DECL|ZLL_WR_DUAL_PAN_CTRL_PANCORDNTR1|macro|ZLL_WR_DUAL_PAN_CTRL_PANCORDNTR1
DECL|ZLL_WR_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_EN|macro|ZLL_WR_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_EN
DECL|ZLL_WR_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_SEL|macro|ZLL_WR_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_SEL
DECL|ZLL_WR_DUAL_PAN_CTRL|macro|ZLL_WR_DUAL_PAN_CTRL
DECL|ZLL_WR_FAD_CTRL_ANTX_CTRLMODE|macro|ZLL_WR_FAD_CTRL_ANTX_CTRLMODE
DECL|ZLL_WR_FAD_CTRL_ANTX_EN|macro|ZLL_WR_FAD_CTRL_ANTX_EN
DECL|ZLL_WR_FAD_CTRL_ANTX_HZ|macro|ZLL_WR_FAD_CTRL_ANTX_HZ
DECL|ZLL_WR_FAD_CTRL_ANTX_POL|macro|ZLL_WR_FAD_CTRL_ANTX_POL
DECL|ZLL_WR_FAD_CTRL_ANTX|macro|ZLL_WR_FAD_CTRL_ANTX
DECL|ZLL_WR_FAD_CTRL_FAD_EN|macro|ZLL_WR_FAD_CTRL_FAD_EN
DECL|ZLL_WR_FAD_CTRL_FAD_NOT_GPIO|macro|ZLL_WR_FAD_CTRL_FAD_NOT_GPIO
DECL|ZLL_WR_FAD_CTRL|macro|ZLL_WR_FAD_CTRL
DECL|ZLL_WR_FILTERFAIL_CODE_FILTERFAIL_PAN_SEL|macro|ZLL_WR_FILTERFAIL_CODE_FILTERFAIL_PAN_SEL
DECL|ZLL_WR_FILTERFAIL_CODE|macro|ZLL_WR_FILTERFAIL_CODE
DECL|ZLL_WR_IRQSTS_CCAIRQ|macro|ZLL_WR_IRQSTS_CCAIRQ
DECL|ZLL_WR_IRQSTS_FILTERFAIL_IRQ|macro|ZLL_WR_IRQSTS_FILTERFAIL_IRQ
DECL|ZLL_WR_IRQSTS_PB_ERR_IRQ|macro|ZLL_WR_IRQSTS_PB_ERR_IRQ
DECL|ZLL_WR_IRQSTS_PLL_UNLOCK_IRQ|macro|ZLL_WR_IRQSTS_PLL_UNLOCK_IRQ
DECL|ZLL_WR_IRQSTS_RXIRQ|macro|ZLL_WR_IRQSTS_RXIRQ
DECL|ZLL_WR_IRQSTS_RXWTRMRKIRQ|macro|ZLL_WR_IRQSTS_RXWTRMRKIRQ
DECL|ZLL_WR_IRQSTS_SEQIRQ|macro|ZLL_WR_IRQSTS_SEQIRQ
DECL|ZLL_WR_IRQSTS_TMR1IRQ|macro|ZLL_WR_IRQSTS_TMR1IRQ
DECL|ZLL_WR_IRQSTS_TMR1MSK|macro|ZLL_WR_IRQSTS_TMR1MSK
DECL|ZLL_WR_IRQSTS_TMR2IRQ|macro|ZLL_WR_IRQSTS_TMR2IRQ
DECL|ZLL_WR_IRQSTS_TMR2MSK|macro|ZLL_WR_IRQSTS_TMR2MSK
DECL|ZLL_WR_IRQSTS_TMR3IRQ|macro|ZLL_WR_IRQSTS_TMR3IRQ
DECL|ZLL_WR_IRQSTS_TMR3MSK|macro|ZLL_WR_IRQSTS_TMR3MSK
DECL|ZLL_WR_IRQSTS_TMR4IRQ|macro|ZLL_WR_IRQSTS_TMR4IRQ
DECL|ZLL_WR_IRQSTS_TMR4MSK|macro|ZLL_WR_IRQSTS_TMR4MSK
DECL|ZLL_WR_IRQSTS_TXIRQ|macro|ZLL_WR_IRQSTS_TXIRQ
DECL|ZLL_WR_IRQSTS|macro|ZLL_WR_IRQSTS
DECL|ZLL_WR_LENIENCY_LSB|macro|ZLL_WR_LENIENCY_LSB
DECL|ZLL_WR_LENIENCY_MSB_LENIENCY_REGISTER|macro|ZLL_WR_LENIENCY_MSB_LENIENCY_REGISTER
DECL|ZLL_WR_LENIENCY_MSB|macro|ZLL_WR_LENIENCY_MSB
DECL|ZLL_WR_MACLONGADDRS0_LSB|macro|ZLL_WR_MACLONGADDRS0_LSB
DECL|ZLL_WR_MACLONGADDRS0_MSB|macro|ZLL_WR_MACLONGADDRS0_MSB
DECL|ZLL_WR_MACLONGADDRS1_LSB|macro|ZLL_WR_MACLONGADDRS1_LSB
DECL|ZLL_WR_MACLONGADDRS1_MSB|macro|ZLL_WR_MACLONGADDRS1_MSB
DECL|ZLL_WR_MACSHORTADDRS0_MACPANID0|macro|ZLL_WR_MACSHORTADDRS0_MACPANID0
DECL|ZLL_WR_MACSHORTADDRS0_MACSHORTADDRS0|macro|ZLL_WR_MACSHORTADDRS0_MACSHORTADDRS0
DECL|ZLL_WR_MACSHORTADDRS0|macro|ZLL_WR_MACSHORTADDRS0
DECL|ZLL_WR_MACSHORTADDRS1_MACPANID1|macro|ZLL_WR_MACSHORTADDRS1_MACPANID1
DECL|ZLL_WR_MACSHORTADDRS1_MACSHORTADDRS1|macro|ZLL_WR_MACSHORTADDRS1_MACSHORTADDRS1
DECL|ZLL_WR_MACSHORTADDRS1|macro|ZLL_WR_MACSHORTADDRS1
DECL|ZLL_WR_PA_PWR_PA_PWR|macro|ZLL_WR_PA_PWR_PA_PWR
DECL|ZLL_WR_PA_PWR|macro|ZLL_WR_PA_PWR
DECL|ZLL_WR_PHY_CTRL_AUTOACK|macro|ZLL_WR_PHY_CTRL_AUTOACK
DECL|ZLL_WR_PHY_CTRL_CCABFRTX|macro|ZLL_WR_PHY_CTRL_CCABFRTX
DECL|ZLL_WR_PHY_CTRL_CCAMSK|macro|ZLL_WR_PHY_CTRL_CCAMSK
DECL|ZLL_WR_PHY_CTRL_CCATYPE|macro|ZLL_WR_PHY_CTRL_CCATYPE
DECL|ZLL_WR_PHY_CTRL_CRC_MSK|macro|ZLL_WR_PHY_CTRL_CRC_MSK
DECL|ZLL_WR_PHY_CTRL_FILTERFAIL_MSK|macro|ZLL_WR_PHY_CTRL_FILTERFAIL_MSK
DECL|ZLL_WR_PHY_CTRL_PANCORDNTR0|macro|ZLL_WR_PHY_CTRL_PANCORDNTR0
DECL|ZLL_WR_PHY_CTRL_PB_ERR_MSK|macro|ZLL_WR_PHY_CTRL_PB_ERR_MSK
DECL|ZLL_WR_PHY_CTRL_PLL_UNLOCK_MSK|macro|ZLL_WR_PHY_CTRL_PLL_UNLOCK_MSK
DECL|ZLL_WR_PHY_CTRL_PROMISCUOUS|macro|ZLL_WR_PHY_CTRL_PROMISCUOUS
DECL|ZLL_WR_PHY_CTRL_RXACKRQD|macro|ZLL_WR_PHY_CTRL_RXACKRQD
DECL|ZLL_WR_PHY_CTRL_RXMSK|macro|ZLL_WR_PHY_CTRL_RXMSK
DECL|ZLL_WR_PHY_CTRL_RX_WMRK_MSK|macro|ZLL_WR_PHY_CTRL_RX_WMRK_MSK
DECL|ZLL_WR_PHY_CTRL_SEQMSK|macro|ZLL_WR_PHY_CTRL_SEQMSK
DECL|ZLL_WR_PHY_CTRL_SLOTTED|macro|ZLL_WR_PHY_CTRL_SLOTTED
DECL|ZLL_WR_PHY_CTRL_TC2PRIME_EN|macro|ZLL_WR_PHY_CTRL_TC2PRIME_EN
DECL|ZLL_WR_PHY_CTRL_TC3TMOUT|macro|ZLL_WR_PHY_CTRL_TC3TMOUT
DECL|ZLL_WR_PHY_CTRL_TMR1CMP_EN|macro|ZLL_WR_PHY_CTRL_TMR1CMP_EN
DECL|ZLL_WR_PHY_CTRL_TMR2CMP_EN|macro|ZLL_WR_PHY_CTRL_TMR2CMP_EN
DECL|ZLL_WR_PHY_CTRL_TMR3CMP_EN|macro|ZLL_WR_PHY_CTRL_TMR3CMP_EN
DECL|ZLL_WR_PHY_CTRL_TMR4CMP_EN|macro|ZLL_WR_PHY_CTRL_TMR4CMP_EN
DECL|ZLL_WR_PHY_CTRL_TMRLOAD|macro|ZLL_WR_PHY_CTRL_TMRLOAD
DECL|ZLL_WR_PHY_CTRL_TMRTRIGEN|macro|ZLL_WR_PHY_CTRL_TMRTRIGEN
DECL|ZLL_WR_PHY_CTRL_TRCV_MSK|macro|ZLL_WR_PHY_CTRL_TRCV_MSK
DECL|ZLL_WR_PHY_CTRL_TXMSK|macro|ZLL_WR_PHY_CTRL_TXMSK
DECL|ZLL_WR_PHY_CTRL_XCVSEQ|macro|ZLL_WR_PHY_CTRL_XCVSEQ
DECL|ZLL_WR_PHY_CTRL|macro|ZLL_WR_PHY_CTRL
DECL|ZLL_WR_PKT_BUFFER|macro|ZLL_WR_PKT_BUFFER
DECL|ZLL_WR_RX_FRAME_FILTER_ACK_FT|macro|ZLL_WR_RX_FRAME_FILTER_ACK_FT
DECL|ZLL_WR_RX_FRAME_FILTER_ACTIVE_PROMISCUOUS|macro|ZLL_WR_RX_FRAME_FILTER_ACTIVE_PROMISCUOUS
DECL|ZLL_WR_RX_FRAME_FILTER_BEACON_FT|macro|ZLL_WR_RX_FRAME_FILTER_BEACON_FT
DECL|ZLL_WR_RX_FRAME_FILTER_CMD_FT|macro|ZLL_WR_RX_FRAME_FILTER_CMD_FT
DECL|ZLL_WR_RX_FRAME_FILTER_DATA_FT|macro|ZLL_WR_RX_FRAME_FILTER_DATA_FT
DECL|ZLL_WR_RX_FRAME_FILTER_FRM_VER|macro|ZLL_WR_RX_FRAME_FILTER_FRM_VER
DECL|ZLL_WR_RX_FRAME_FILTER_NS_FT|macro|ZLL_WR_RX_FRAME_FILTER_NS_FT
DECL|ZLL_WR_RX_FRAME_FILTER|macro|ZLL_WR_RX_FRAME_FILTER
DECL|ZLL_WR_RX_WTR_MARK_RX_WTR_MARK|macro|ZLL_WR_RX_WTR_MARK_RX_WTR_MARK
DECL|ZLL_WR_RX_WTR_MARK|macro|ZLL_WR_RX_WTR_MARK
DECL|ZLL_WR_SAM_CTRL_SAA0_EN|macro|ZLL_WR_SAM_CTRL_SAA0_EN
DECL|ZLL_WR_SAM_CTRL_SAA0_START|macro|ZLL_WR_SAM_CTRL_SAA0_START
DECL|ZLL_WR_SAM_CTRL_SAA1_EN|macro|ZLL_WR_SAM_CTRL_SAA1_EN
DECL|ZLL_WR_SAM_CTRL_SAA1_START|macro|ZLL_WR_SAM_CTRL_SAA1_START
DECL|ZLL_WR_SAM_CTRL_SAP0_EN|macro|ZLL_WR_SAM_CTRL_SAP0_EN
DECL|ZLL_WR_SAM_CTRL_SAP1_EN|macro|ZLL_WR_SAM_CTRL_SAP1_EN
DECL|ZLL_WR_SAM_CTRL_SAP1_START|macro|ZLL_WR_SAM_CTRL_SAP1_START
DECL|ZLL_WR_SAM_CTRL|macro|ZLL_WR_SAM_CTRL
DECL|ZLL_WR_SAM_TABLE_ACK_FRM_PND_CTRL|macro|ZLL_WR_SAM_TABLE_ACK_FRM_PND_CTRL
DECL|ZLL_WR_SAM_TABLE_ACK_FRM_PND|macro|ZLL_WR_SAM_TABLE_ACK_FRM_PND
DECL|ZLL_WR_SAM_TABLE_FIND_FREE_IDX|macro|ZLL_WR_SAM_TABLE_FIND_FREE_IDX
DECL|ZLL_WR_SAM_TABLE_INVALIDATE_ALL|macro|ZLL_WR_SAM_TABLE_INVALIDATE_ALL
DECL|ZLL_WR_SAM_TABLE_SAM_CHECKSUM|macro|ZLL_WR_SAM_TABLE_SAM_CHECKSUM
DECL|ZLL_WR_SAM_TABLE_SAM_INDEX_EN|macro|ZLL_WR_SAM_TABLE_SAM_INDEX_EN
DECL|ZLL_WR_SAM_TABLE_SAM_INDEX_INV|macro|ZLL_WR_SAM_TABLE_SAM_INDEX_INV
DECL|ZLL_WR_SAM_TABLE_SAM_INDEX_WR|macro|ZLL_WR_SAM_TABLE_SAM_INDEX_WR
DECL|ZLL_WR_SAM_TABLE_SAM_INDEX|macro|ZLL_WR_SAM_TABLE_SAM_INDEX
DECL|ZLL_WR_SAM_TABLE|macro|ZLL_WR_SAM_TABLE
DECL|ZLL_WR_SEQ_CTRL_STS_CLR_NEW_SEQ_INHIBIT|macro|ZLL_WR_SEQ_CTRL_STS_CLR_NEW_SEQ_INHIBIT
DECL|ZLL_WR_SEQ_CTRL_STS_CONTINUOUS_EN|macro|ZLL_WR_SEQ_CTRL_STS_CONTINUOUS_EN
DECL|ZLL_WR_SEQ_CTRL_STS_EVENT_TMR_DO_NOT_LATCH|macro|ZLL_WR_SEQ_CTRL_STS_EVENT_TMR_DO_NOT_LATCH
DECL|ZLL_WR_SEQ_CTRL_STS_FORCE_CRC_ERROR|macro|ZLL_WR_SEQ_CTRL_STS_FORCE_CRC_ERROR
DECL|ZLL_WR_SEQ_CTRL_STS_LATCH_PREAMBLE|macro|ZLL_WR_SEQ_CTRL_STS_LATCH_PREAMBLE
DECL|ZLL_WR_SEQ_CTRL_STS_NO_RX_RECYCLE|macro|ZLL_WR_SEQ_CTRL_STS_NO_RX_RECYCLE
DECL|ZLL_WR_SEQ_CTRL_STS|macro|ZLL_WR_SEQ_CTRL_STS
DECL|ZLL_WR_SLOT_PRELOAD_SLOT_PRELOAD|macro|ZLL_WR_SLOT_PRELOAD_SLOT_PRELOAD
DECL|ZLL_WR_SLOT_PRELOAD|macro|ZLL_WR_SLOT_PRELOAD
DECL|ZLL_WR_SNF_CTRL_SNF_EN|macro|ZLL_WR_SNF_CTRL_SNF_EN
DECL|ZLL_WR_SNF_CTRL|macro|ZLL_WR_SNF_CTRL
DECL|ZLL_WR_T1CMP_T1CMP|macro|ZLL_WR_T1CMP_T1CMP
DECL|ZLL_WR_T1CMP|macro|ZLL_WR_T1CMP
DECL|ZLL_WR_T2CMP_T2CMP|macro|ZLL_WR_T2CMP_T2CMP
DECL|ZLL_WR_T2CMP|macro|ZLL_WR_T2CMP
DECL|ZLL_WR_T2PRIMECMP_T2PRIMECMP|macro|ZLL_WR_T2PRIMECMP_T2PRIMECMP
DECL|ZLL_WR_T2PRIMECMP|macro|ZLL_WR_T2PRIMECMP
DECL|ZLL_WR_T3CMP_T3CMP|macro|ZLL_WR_T3CMP_T3CMP
DECL|ZLL_WR_T3CMP|macro|ZLL_WR_T3CMP
DECL|ZLL_WR_T4CMP_T4CMP|macro|ZLL_WR_T4CMP_T4CMP
DECL|ZLL_WR_T4CMP|macro|ZLL_WR_T4CMP
DECL|ZLL_WR_TMR_PRESCALE_TMR_PRESCALE|macro|ZLL_WR_TMR_PRESCALE_TMR_PRESCALE
DECL|ZLL_WR_TMR_PRESCALE|macro|ZLL_WR_TMR_PRESCALE
DECL|ZigBee_IDX|macro|ZigBee_IDX
DECL|__MKW40Z4_EXTENSION_H__|macro|__MKW40Z4_EXTENSION_H__
