/**
 * \file            dma.c
 * \brief           dma driver file
 */
/*
 * Copyright (c) 2024 Rafael Micro
 *
 * Permission is hereby granted, free of charge, to any person
 * obtaining a copy of this software and associated documentation
 * files (the "Software"), to deal in the Software without restriction,
 * including without limitation the rights to use, copy, modify, merge,
 * publish, distribute, sublicense, and/or sell copies of the Software,
 * and to permit persons to whom the Software is furnished to do so,
 * subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be
 * included in all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
 * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE
 * AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
 * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 * This file is part of library_name.
 *
 * Author: ives.lee
 */
#include "mcu.h"



static uint32_t dma_addr[MAX_NUMBER_OF_DMA] = {

    DMA0_CH0_BASE,
    DMA0_CH1_BASE,
    DMA0_CH2_BASE,
    DMA0_CH3_BASE,
};

static dma_proc_cb_t dma_usr_isr_cb[MAX_NUMBER_OF_DMA];

void dma_register_isr(uint32_t dma_channel_id, dma_proc_cb_t app_dma_callback) {
    dma_t* DMA;

    if ((dma_channel_id >= MAX_NUMBER_OF_DMA) || (app_dma_callback == NULL)) {
        return;
    }

    DMA = (dma_t*)dma_addr[dma_channel_id];

    DMA->dma_intr_clear = DMA_INT_ALL;          /* clear all interrupt*/
    DMA->dma_intr_ctrl = DMA_INT_ALL;           /* should we enable DestERR and SrcErr?*/
    dma_usr_isr_cb[dma_channel_id] = app_dma_callback;  /* remember dma isr callback.*/

    NVIC_EnableIRQ((IRQn_Type)(Dma0_C0_IRQn + dma_channel_id));

    return;
}

uint32_t dma_config(uint32_t dma_channel_id, const dma_config_t* mode) {
    dma_t* DMA;

    if ((dma_channel_id >= MAX_NUMBER_OF_DMA) || (mode == NULL)) {
        return STATUS_INVALID_PARAM;
    }

    DMA = (dma_t*)dma_addr[dma_channel_id];

    DMA->dma_ctrl = mode->dma_control_setting;
    DMA->dma_source_desc = mode->dma_src_addr;
    DMA->dma_dest_desc = mode->dma_dest_addr;
    DMA->dma_xfer_len = mode->dma_xfer_length;
    DMA->dma_repeat_value = mode->dma_repeat_setting;

    DMA->dma_intr_ctrl = mode->dma_int_enable;

    return STATUS_SUCCESS;
}

uint32_t dma_enable(uint32_t dma_channel_id) {
    dma_t* DMA;

    if (dma_channel_id >= MAX_NUMBER_OF_DMA) {
        return STATUS_INVALID_PARAM;
    }

    DMA = (dma_t*)dma_addr[dma_channel_id];

    DMA->dma_enable |= DMA_ENABLE_BIT;

    return STATUS_SUCCESS;
}

uint32_t dma_set_link_list(uint32_t dma_channel_id,
                           dma_linklist_entry_t* dma_lli,
                           uint32_t dma_int_enable) {
    dma_t* DMA;

    if ((dma_channel_id >= MAX_NUMBER_OF_DMA) || (dma_lli == NULL)) {
        return STATUS_INVALID_PARAM;
    }

    DMA = (dma_t*)dma_addr[dma_channel_id];

    DMA->dma_source_desc = (uint32_t)dma_lli;

    DMA->dma_ctrl = dma_lli->control_set;

    /*Interrupt enable mode*/
    DMA->dma_intr_ctrl = dma_int_enable;

    return STATUS_SUCCESS;
}

uint32_t create_dma_link_list(dma_linklist_request_t* dma_linklist_request,
                              uint32_t entry_number,
                              dma_linklist_entry_t* DMA_link_list,
                              uint32_t control_mode) {
    dma_linklist_entry_t* cur_DMA_link_list;
    dma_linklist_request_t* cur_dma_list;
    int i;

    if ((dma_linklist_request == NULL) || (DMA_link_list == NULL)
        || (entry_number == 0)) {
        return STATUS_INVALID_PARAM;
    }

    cur_DMA_link_list = DMA_link_list;
    cur_dma_list = dma_linklist_request;

    for (i = 0; i < entry_number; i++) {
        cur_DMA_link_list->src_addr = (uint32_t)cur_dma_list->src_ptr;
        cur_DMA_link_list->dest_addr = (uint32_t)cur_dma_list->dest_ptr;
        cur_DMA_link_list->transfer_length = cur_dma_list->size;
        cur_DMA_link_list->control_set = control_mode;

        /* next linked list element */
        cur_DMA_link_list->next_ptr_addr = (uint32_t)(cur_DMA_link_list + 1);

        cur_DMA_link_list->status = 0x0;
        cur_DMA_link_list->repeat_set = 0x0;
        cur_DMA_link_list->resv = 0x0;  /* set resv as zero */

        /* next dma_linklist_entry_t and dma_list_test_t */
        cur_DMA_link_list++;
        cur_dma_list++;
    }

    /* back to the last dma_link_list_t element */
    cur_DMA_link_list--;
    /* set the Final element in the linked list */
    cur_DMA_link_list->next_ptr_addr = DMA_CNTL_LINKLIST_END;

    return STATUS_SUCCESS;
}

uint32_t dma_get_status(uint32_t dma_channel_id, uint32_t* status) {
    dma_t* DMA;

    if ((dma_channel_id >= MAX_NUMBER_OF_DMA) || (status == NULL)) {
        return STATUS_INVALID_PARAM;
    }

    DMA = (dma_t*)dma_addr[dma_channel_id];

    *status = (DMA->dma_status & DMA_INT_ALL);

    return STATUS_SUCCESS;
}

uint32_t dma_get_repeatstatus(uint32_t dma_channel_id, uint32_t* status) {
    dma_t* DMA;

    if ((dma_channel_id >= MAX_NUMBER_OF_DMA) || (status == NULL)) {
        return STATUS_INVALID_PARAM;
    }

    DMA = (dma_t*)dma_addr[dma_channel_id];

    *status = (DMA->dma_repeat_status);

    return STATUS_SUCCESS;
}

uint32_t dma_finish(uint32_t dma_channel_id) {
    dma_t* DMA;

    if (dma_channel_id >= MAX_NUMBER_OF_DMA) {
        return STATUS_INVALID_PARAM;
    }

    DMA = (dma_t*)dma_addr[dma_channel_id];

    DMA->dma_intr_clear = DMA_INT_ALL; /*clear all interrupt flag*/

    DMA->dma_enable &= ~DMA_ENABLE_MASK;

    return STATUS_SUCCESS;
}

uint32_t dma_init(void) {
    int i;
    dma_t* DMA;

    for (i = 0; i < MAX_NUMBER_OF_DMA; i++) {
        DMA = (dma_t*)dma_addr[i];
        /* Enable dmaClkGate to save some power */
        DMA->dma_enable |= DMA_DMACLK_GATE;
    }

    return STATUS_SUCCESS;
}

uint32_t dma_uninit(void) {
    int i;
    dma_t* DMA;

    for (i = 0; i < MAX_NUMBER_OF_DMA; i++) {
        DMA = (dma_t*)dma_addr[i];
        /* Enable dmaClkGate to save some power */
        DMA->dma_enable |= DMA_DMACLK_GATE;
    }

    return STATUS_SUCCESS;
}

/**
 * \brief           Dma interrupt handler dma_linklist_request is the "dma move instruction" array which has entry_number item.
 * \param[in]       dma_channel_id: channel id
 */
static void dma_isr_handle(uint32_t dma_channel_id) {
    dma_t* DMA;
    uint32_t status;

    DMA = (dma_t*)dma_addr[dma_channel_id];

    status = DMA->dma_status;
    DMA->dma_intr_clear = status; /* clear all interrupt flag */

    if (status & DMA_INT_XFER_DONE) {
        /* we only stop DMA when all dma finish
         * It is possible that some application enable DMA_INT_LL_ELEMENT_Done
         * It will interrupt for each element finish.
         */
        DMA->dma_enable &= ~DMA_ENABLE_MASK;
    }

    if (dma_usr_isr_cb[dma_channel_id] != NULL) {
        dma_usr_isr_cb[dma_channel_id](dma_channel_id, status);
    }

    return;
}

/**
 * \brief           Dma0 interrupt0 
 */
void dma0_c0_handler(void) {
    dma_isr_handle(0);
    return;
}

/**
 * \brief           Dma0 interrupt1 
 */
void dma0_c1_handler(void) {
    dma_isr_handle(1);
    return;
}

/**
 * \brief           Dma0 interrupt2 
 */
void dma0_c2_handler(void) {
    dma_isr_handle(2);
    return;
}

/**
 * \brief           Dma0 interrupt3 
 */
void dma0_c3_handler(void) {
    dma_isr_handle(3);
    return;
}
