#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Apr 29 09:24:45 2025
# Process ID         : 136400
# Current directory  : D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.runs/synth_1
# Command line       : vivado.exe -log test_env.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_env.tcl
# Log file           : D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.runs/synth_1/test_env.vds
# Journal file       : D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.runs/synth_1\vivado.jou
# Running On         : Stefi
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-12700H
# CPU Frequency      : 2688 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16779 MB
# Swap memory        : 8321 MB
# Total Virtual      : 25101 MB
# Available Virtual  : 6251 MB
#-----------------------------------------------------------
source test_env.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.srcs/utils_1/imports/synth_1/test_env.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.srcs/utils_1/imports/synth_1/test_env.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top test_env -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 130288
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1007.758 ; gain = 469.289
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_env' [D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.srcs/sources_1/new/test_env.vhd:17]
INFO: [Synth 8-638] synthesizing module 'mpg' [D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.srcs/sources_1/new/MPG.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'mpg' (0#1) [D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.srcs/sources_1/new/MPG.vhd:43]
INFO: [Synth 8-638] synthesizing module 'InstructionFetch' [D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.srcs/sources_1/new/InstructionFetch.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'InstructionFetch' (0#1) [D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.srcs/sources_1/new/InstructionFetch.vhd:47]
INFO: [Synth 8-638] synthesizing module 'InstructionDecode' [D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.srcs/sources_1/new/InstructionDecode.vhd:53]
INFO: [Synth 8-3491] module 'RegisterFile' declared at 'D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.srcs/sources_1/new/RegisterFile.vhd:34' bound to instance 'RegisterFile_inst' of component 'RegisterFile' [D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.srcs/sources_1/new/InstructionDecode.vhd:75]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.srcs/sources_1/new/RegisterFile.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (0#1) [D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.srcs/sources_1/new/RegisterFile.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'InstructionDecode' (0#1) [D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.srcs/sources_1/new/InstructionDecode.vhd:53]
INFO: [Synth 8-638] synthesizing module 'MainControlUnit' [D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.srcs/sources_1/new/MainControlUnit.vhd:59]
INFO: [Synth 8-226] default block is never used [D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.srcs/sources_1/new/MainControlUnit.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'MainControlUnit' (0#1) [D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.srcs/sources_1/new/MainControlUnit.vhd:59]
INFO: [Synth 8-638] synthesizing module 'ExecutionUnit' [D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.srcs/sources_1/new/ExecutionUnit.vhd:50]
INFO: [Synth 8-226] default block is never used [D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.srcs/sources_1/new/ExecutionUnit.vhd:61]
INFO: [Synth 8-226] default block is never used [D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.srcs/sources_1/new/ExecutionUnit.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'ExecutionUnit' (0#1) [D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.srcs/sources_1/new/ExecutionUnit.vhd:50]
INFO: [Synth 8-638] synthesizing module 'MemoryUnit' [D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.srcs/sources_1/new/MemoryUnit.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'MemoryUnit' (0#1) [D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.srcs/sources_1/new/MemoryUnit.vhd:45]
INFO: [Synth 8-638] synthesizing module 'WriteBack' [D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.srcs/sources_1/new/WriteBack.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'WriteBack' (0#1) [D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.srcs/sources_1/new/WriteBack.vhd:43]
INFO: [Synth 8-638] synthesizing module 'SevenSegmentDisplay' [D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.srcs/sources_1/new/SevenSegmentDisplay.vhd:54]
INFO: [Synth 8-226] default block is never used [D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.srcs/sources_1/new/SevenSegmentDisplay.vhd:61]
WARNING: [Synth 8-614] signal 'instr_next' is read in the process but is not in the sensitivity list [D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.srcs/sources_1/new/SevenSegmentDisplay.vhd:59]
INFO: [Synth 8-226] default block is never used [D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.srcs/sources_1/new/SevenSegmentDisplay.vhd:83]
INFO: [Synth 8-226] default block is never used [D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.srcs/sources_1/new/SevenSegmentDisplay.vhd:92]
INFO: [Synth 8-226] default block is never used [D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.srcs/sources_1/new/SevenSegmentDisplay.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'SevenSegmentDisplay' (0#1) [D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.srcs/sources_1/new/SevenSegmentDisplay.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'test_env' (0#1) [D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.srcs/sources_1/new/test_env.vhd:17]
WARNING: [Synth 8-7129] Port sw[4] in module SevenSegmentDisplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module SevenSegmentDisplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module SevenSegmentDisplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module SevenSegmentDisplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module SevenSegmentDisplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus1[15] in module SevenSegmentDisplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus1[14] in module SevenSegmentDisplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus1[13] in module SevenSegmentDisplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus1[12] in module SevenSegmentDisplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus1[11] in module SevenSegmentDisplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus1[10] in module SevenSegmentDisplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus1[9] in module SevenSegmentDisplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus1[8] in module SevenSegmentDisplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus1[7] in module SevenSegmentDisplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus1[6] in module SevenSegmentDisplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus1[5] in module SevenSegmentDisplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus1[4] in module SevenSegmentDisplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus1[3] in module SevenSegmentDisplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus1[2] in module SevenSegmentDisplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus1[1] in module SevenSegmentDisplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus1[0] in module SevenSegmentDisplay is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[15] in module InstructionDecode is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[14] in module InstructionDecode is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[13] in module InstructionDecode is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1114.652 ; gain = 576.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1114.652 ; gain = 576.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1114.652 ; gain = 576.184
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1114.652 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.srcs/constrs_1/new/Basys3.xdc]
Finished Parsing XDC File [D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.srcs/constrs_1/new/Basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.srcs/constrs_1/new/Basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_env_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_env_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1188.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1188.160 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1188.160 ; gain = 649.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1188.160 ; gain = 649.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1188.160 ; gain = 649.691
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'en1_reg' [D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.srcs/sources_1/new/MPG.vhd:60]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1188.160 ; gain = 649.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 3     
	   3 Input   16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---RAMs : 
	              128 Bit	(8 X 16 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	 257 Input   16 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 7     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   8 Input    2 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port sw[4] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module test_env is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module test_env is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1188.160 ; gain = 649.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-------------------------------------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object                                            | Inference | Size (Depth x Width) | Primitives      | 
+------------+-------------------------------------------------------+-----------+----------------------+-----------------+
|test_env    | MemoryUnit_inst/RAM_reg                               | Implied   | 256 x 16             | RAM256X1S x 16  | 
|test_env    | InstructionDecode_inst/RegisterFile_inst/reg_file_reg | Implied   | 8 x 16               | RAM32M x 6      | 
+------------+-------------------------------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1305.617 ; gain = 767.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1305.766 ; gain = 767.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-------------------------------------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object                                            | Inference | Size (Depth x Width) | Primitives      | 
+------------+-------------------------------------------------------+-----------+----------------------+-----------------+
|test_env    | MemoryUnit_inst/RAM_reg                               | Implied   | 256 x 16             | RAM256X1S x 16  | 
|test_env    | InstructionDecode_inst/RegisterFile_inst/reg_file_reg | Implied   | 8 x 16               | RAM32M x 6      | 
+------------+-------------------------------------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1319.883 ; gain = 781.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1531.250 ; gain = 992.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1531.250 ; gain = 992.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1531.250 ; gain = 992.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1531.250 ; gain = 992.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1531.250 ; gain = 992.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1531.250 ; gain = 992.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    12|
|3     |LUT1      |    15|
|4     |LUT2      |     6|
|5     |LUT3      |    32|
|6     |LUT4      |    21|
|7     |LUT5      |    48|
|8     |LUT6      |    50|
|9     |RAM256X1S |    16|
|10    |RAM32M    |     6|
|11    |FDCE      |     8|
|12    |FDRE      |    19|
|13    |LD        |     1|
|14    |IBUF      |     7|
|15    |OBUF      |    19|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1531.250 ; gain = 992.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1531.250 ; gain = 919.273
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1531.250 ; gain = 992.781
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1531.250 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1531.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  LD => LDCE: 1 instance 
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 16 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

Synth Design complete | Checksum: 6927bc3a
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1531.250 ; gain = 1182.895
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1531.250 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Facultate/Year2/Sem2/Computer Architecture/MIPS16/MIPS16.runs/synth_1/test_env.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file test_env_utilization_synth.rpt -pb test_env_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 29 09:25:10 2025...
