// Seed: 24749287
module module_0 (
    input logic id_0,
    output logic id_1,
    input id_2,
    input id_3,
    output logic id_4,
    output logic id_5,
    input id_6,
    input logic id_7,
    input id_8,
    input logic id_9,
    output id_10,
    input id_11,
    input id_12,
    output logic id_13,
    input id_14,
    input id_15,
    input logic id_16,
    input logic id_17,
    input id_18,
    output logic id_19,
    output id_20,
    output logic id_21,
    input id_22,
    input id_23,
    input logic id_24
);
  always @(posedge 1 or posedge {1{1}}) id_20 <= #id_14 1'h0;
  assign id_5  = 1;
  assign id_21 = id_2;
  type_38(
      1, 1, 1
  );
  logic id_25;
endmodule
