/*
 * Copyright (c) 2020 ASPEED
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_RESET_AST26XX_H_
#define ZEPHYR_INCLUDE_DT_BINDINGS_RESET_AST26XX_H_

#define RESET_VAL_DECLARE(assert_offset, deassert_offset, bit) \
	((assert_offset << 16) | (deassert_offset << 8) | (bit))

#define ASPEED_RESET_FSI                RESET_VAL_DECLARE(0x50, 0x54, 27)
#define ASPEED_RESET_RESERVED58         RESET_VAL_DECLARE(0x50, 0x54, 26)
#define ASPEED_RESET_ESPI               RESET_VAL_DECLARE(0x50, 0x54, 25)
#define ASPEED_RESET_SD                 RESET_VAL_DECLARE(0x50, 0x54, 24)
#define ASPEED_RESET_ADC                RESET_VAL_DECLARE(0x50, 0x54, 23)
#define ASPEED_RESET_JTAG_M1            RESET_VAL_DECLARE(0x50, 0x54, 22)
#define ASPEED_RESET_MAC4               RESET_VAL_DECLARE(0x50, 0x54, 21)
#define ASPEED_RESET_MAC3               RESET_VAL_DECLARE(0x50, 0x54, 20)
#define ASPEED_RESET_RESERVE51          RESET_VAL_DECLARE(0x50, 0x54, 19)
#define ASPEED_RESET_RESERVE50          RESET_VAL_DECLARE(0x50, 0x54, 18)
#define ASPEED_RESET_RESERVE49          RESET_VAL_DECLARE(0x50, 0x54, 17)
#define ASPEED_RESET_RESERVE48          RESET_VAL_DECLARE(0x50, 0x54, 16)
#define ASPEED_RESET_RESERVE47          RESET_VAL_DECLARE(0x50, 0x54, 15)
#define ASPEED_RESET_RESERVE46          RESET_VAL_DECLARE(0x50, 0x54, 14)
#define ASPEED_RESET_I3C5               RESET_VAL_DECLARE(0x50, 0x54, 13)
#define ASPEED_RESET_I3C4               RESET_VAL_DECLARE(0x50, 0x54, 12)
#define ASPEED_RESET_I3C3               RESET_VAL_DECLARE(0x50, 0x54, 11)
#define ASPEED_RESET_I3C2               RESET_VAL_DECLARE(0x50, 0x54, 10)
#define ASPEED_RESET_I3C1               RESET_VAL_DECLARE(0x50, 0x54, 9)
#define ASPEED_RESET_I3C0               RESET_VAL_DECLARE(0x50, 0x54, 8)
#define ASPEED_RESET_I3C                RESET_VAL_DECLARE(0x50, 0x54, 7)
#define ASPEED_RESET_RESERVED38         RESET_VAL_DECLARE(0x50, 0x54, 6)
#define ASPEED_RESET_PWM_TACH           RESET_VAL_DECLARE(0x50, 0x54, 5)
#define ASPEED_RESET_PECI               RESET_VAL_DECLARE(0x50, 0x54, 4)
#define ASPEED_RESET_MII                RESET_VAL_DECLARE(0x50, 0x54, 3)
#define ASPEED_RESET_I2C                RESET_VAL_DECLARE(0x50, 0x54, 2)
#define ASPEED_RESET_RESERVED33         RESET_VAL_DECLARE(0x50, 0x54, 1)
#define ASPEED_RESET_LPC                RESET_VAL_DECLARE(0x50, 0x54, 0)

#define ASPEED_RESET_H2X                RESET_VAL_DECLARE(0x40, 0x44, 31)
#define ASPEED_RESET_GP_MCU             RESET_VAL_DECLARE(0x40, 0x44, 30)
#define ASPEED_RESET_DP_MCU             RESET_VAL_DECLARE(0x40, 0x44, 29)
#define ASPEED_RESET_DP                 RESET_VAL_DECLARE(0x40, 0x44, 28)
#define ASPEED_RESET_RC_XDMA            RESET_VAL_DECLARE(0x40, 0x44, 27)
#define ASPEED_RESET_GRAPHICS           RESET_VAL_DECLARE(0x40, 0x44, 26)
#define ASPEED_RESET_DEV_XDMA           RESET_VAL_DECLARE(0x40, 0x44, 25)
#define ASPEED_RESET_DEV_MCTP           RESET_VAL_DECLARE(0x40, 0x44, 24)
#define ASPEED_RESET_RC_MCTP            RESET_VAL_DECLARE(0x40, 0x44, 23)
#define ASPEED_RESET_JTAG_M0            RESET_VAL_DECLARE(0x40, 0x44, 22)
#define ASPEED_RESET_PCIE_DEV_OE        RESET_VAL_DECLARE(0x40, 0x44, 21)
#define ASPEED_RESET_PCIE_DEV_O         RESET_VAL_DECLARE(0x40, 0x44, 20)
#define ASPEED_RESET_PCIE_RC_OE         RESET_VAL_DECLARE(0x40, 0x44, 19)
#define ASPEED_RESET_PCIE_RC_O          RESET_VAL_DECLARE(0x40, 0x44, 18)
#define ASPEED_RESET_RESERVED17         RESET_VAL_DECLARE(0x40, 0x44, 17)
#define ASPEED_RESET_EMMC               RESET_VAL_DECLARE(0x40, 0x44, 16)
#define ASPEED_RESET_UHCI               RESET_VAL_DECLARE(0x40, 0x44, 15)
#define ASPEED_RESET_EHCI_P1            RESET_VAL_DECLARE(0x40, 0x44, 14)
#define ASPEED_RESET_CRT                RESET_VAL_DECLARE(0x40, 0x44, 13)
#define ASPEED_RESET_MAC2               RESET_VAL_DECLARE(0x40, 0x44, 12)
#define ASPEED_RESET_MAC1               RESET_VAL_DECLARE(0x40, 0x44, 11)
#define ASPEED_RESET_RESERVED10         RESET_VAL_DECLARE(0x40, 0x44, 10)
#define ASPEED_RESET_RVAS               RESET_VAL_DECLARE(0x40, 0x44, 9)
#define ASPEED_RESET_PCI_VGA            RESET_VAL_DECLARE(0x40, 0x44, 8)
#define ASPEED_RESET_2D                 RESET_VAL_DECLARE(0x40, 0x44, 7)
#define ASPEED_RESET_VIDEO              RESET_VAL_DECLARE(0x40, 0x44, 6)
#define ASPEED_RESET_PCI_DP             RESET_VAL_DECLARE(0x40, 0x44, 5)
#define ASPEED_RESET_HACE               RESET_VAL_DECLARE(0x40, 0x44, 4)
#define ASPEED_RESET_EHCI_P2            RESET_VAL_DECLARE(0x40, 0x44, 3)
#define ASPEED_RESET_RESERVED2          RESET_VAL_DECLARE(0x40, 0x44, 2)
#define ASPEED_RESET_AHB                RESET_VAL_DECLARE(0x40, 0x44, 1)
#define ASPEED_RESET_SDRAM              RESET_VAL_DECLARE(0x40, 0x44, 0)

#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_RESET_AST26XX_H_ */
