

================================================================
== Vivado HLS Report for 'sum_io'
================================================================
* Date:           Wed Jun  5 14:24:19 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        proj_sum_io
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     2.552|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     41|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     18|
|Register         |        -|      -|       1|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       1|     59|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |sum_o            |     +    |      0|  0|  39|          32|           5|
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  41|          33|           6|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |sum_i_blk_n  |   9|          2|    1|          2|
    |sum_o_blk_n  |   9|          2|    1|          2|
    +-------------+----+-----------+-----+-----------+
    |Total        |  18|          4|    2|          4|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |    sum_io    | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    sum_io    | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    sum_io    | return value |
|ap_done       | out |    1| ap_ctrl_hs |    sum_io    | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    sum_io    | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    sum_io    | return value |
|sum_i_blk_n   | out |    1| ap_ctrl_hs |    sum_io    | return value |
|sum_o_blk_n   | out |    1| ap_ctrl_hs |    sum_io    | return value |
|sum_i         |  in |   32|    ap_hs   |      sum     |    pointer   |
|sum_i_ap_vld  |  in |    1|    ap_hs   |      sum     |    pointer   |
|sum_i_ap_ack  | out |    1|    ap_hs   |      sum     |    pointer   |
|sum_o         | out |   32|    ap_hs   |      sum     |    pointer   |
|sum_o_ap_vld  | out |    1|    ap_hs   |      sum     |    pointer   |
|sum_o_ap_ack  |  in |    1|    ap_hs   |      sum     |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

