var pipelineJSON={"3416066800":{"nodes":[{"name":"Global variable", "id":3416743744, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":39}]], "type":"inst"}, {"name":"Feedback", "id":3419274832, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":39}]], "type":"inst"}, {"name":"Loop Orch", "id":3419303232, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":39}]], "type":"inst"}, {"name":"<arg1>", "id":3420648832, "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg1>\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Select", "id":3424236608, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"65-bit Select", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":39}]], "type":"inst"}, {"name":"<arg4>", "id":3424236944, "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg4>\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"FFwd Dest", "id":3424815120, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":39}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3424861504, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}, {"name":"FFwd Dest", "id":3427159616, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":39}]], "type":"inst"}, {"name":"Exit", "id":3429817856, "start":"2.00", "end":"5.00", "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Or", "id":3430165008, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":39}]], "type":"inst"}, {"name":"FFwd Dest", "id":3430165344, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":39}]], "type":"inst"}, {"name":"Entry", "id":3432034480, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":3432598576, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":39}]], "type":"inst"}, {"name":"+", "id":3432598912, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":39}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3432729776, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":1538}]], "type":"inst"}], "links":[{"from":3416743744, "to":3432598912, "details":[{"type":"table", "Width":"64"}]}, {"from":3416743744, "to":3432729776, "details":[{"type":"table", "Width":"64"}]}, {"from":3419274832, "to":3416743744, "reverse":1, "details":[{"type":"table", "Width":"64"}]}, {"from":3419303232, "to":3419274832, "reverse":1, "details":[{"type":"table", "Width":"4"}]}, {"from":3419303232, "to":3424236608, "reverse":1, "details":[{"type":"table", "Width":"4"}]}, {"from":3419303232, "to":3429817856, "reverse":1, "details":[{"type":"table", "Width":"4"}]}, {"from":3419303232, "to":3430165008, "reverse":1, "details":[{"type":"table", "Width":"4"}]}, {"from":3419303232, "to":3432598576, "reverse":1, "details":[{"type":"table", "Width":"4"}]}, {"from":3420648832, "to":3424861504, "details":[{"type":"table", "Width":"64"}]}, {"from":3424236608, "to":3419274832, "details":[{"type":"table", "Width":"65"}]}, {"from":3424236608, "to":3419303232, "reverse":1, "details":[{"type":"table", "Width":"65"}]}, {"from":3424236608, "to":3424236608, "details":[{"type":"table", "Width":"65"}]}, {"from":3424236608, "to":3429817856, "details":[{"type":"table", "Width":"65"}]}, {"from":3424236944, "to":3424861504, "details":[{"type":"table", "Width":"64"}]}, {"from":3424815120, "to":3424236608, "details":[{"type":"table", "Width":"65"}]}, {"from":3424861504, "to":3432729776, "details":[{"type":"table", "Width":"64"}]}, {"from":3427159616, "to":3430165008, "details":[{"type":"table", "Width":"1"}]}, {"from":3430165008, "to":3429817856, "details":[{"type":"table", "Width":"1"}]}, {"from":3430165344, "to":3432598576, "details":[{"type":"table", "Width":"1"}]}, {"from":3432034480, "to":3416743744, "details":[{"type":"table", "Width":"16"}]}, {"from":3432034480, "to":3419274832, "details":[{"type":"table", "Width":"16"}]}, {"from":3432034480, "to":3419303232, "details":[{"type":"table", "Width":"16"}]}, {"from":3432034480, "to":3424236608, "details":[{"type":"table", "Width":"16"}]}, {"from":3432034480, "to":3429817856, "details":[{"type":"table", "Width":"16"}]}, {"from":3432598576, "to":3429817856, "details":[{"type":"table", "Width":"1"}]}, {"from":3432598912, "to":3419274832, "details":[{"type":"table", "Width":"64"}]}, {"from":3432729776, "to":3429817856, "details":[{"type":"table", "Width":"64"}]}]}, "3420915648":{"nodes":[{"name":"Exit", "id":3420430048, "start":"2.00", "end":"5.00", "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"48", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":3432750224, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":3432750896, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":63}]], "type":"inst"}, {"name":"FFwd Dest", "id":3432769056, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":63}]], "type":"inst"}, {"name":"Select", "id":3432774528, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"65-bit Select", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":63}]], "type":"inst"}, {"name":"FFwd Dest", "id":3432774864, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":63}]], "type":"inst"}, {"name":"Or", "id":3432777488, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":63}]], "type":"inst"}, {"name":"FFwd Dest", "id":3432777824, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":63}]], "type":"inst"}, {"name":"Or", "id":3432780448, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":63}]], "type":"inst"}], "links":[{"from":3432750224, "to":3420430048, "details":[{"type":"table", "Width":"16"}]}, {"from":3432750224, "to":3432750896, "details":[{"type":"table", "Width":"16"}]}, {"from":3432750224, "to":3432774528, "details":[{"type":"table", "Width":"16"}]}, {"from":3432750896, "to":3420430048, "details":[{"type":"table", "Width":"4"}]}, {"from":3432750896, "to":3432774528, "details":[{"type":"table", "Width":"4"}]}, {"from":3432750896, "to":3432777488, "details":[{"type":"table", "Width":"4"}]}, {"from":3432750896, "to":3432780448, "details":[{"type":"table", "Width":"4"}]}, {"from":3432769056, "to":3432774528, "details":[{"type":"table", "Width":"65"}]}, {"from":3432774528, "to":3420430048, "details":[{"type":"table", "Width":"65"}]}, {"from":3432774528, "to":3432750896, "reverse":1, "details":[{"type":"table", "Width":"65"}]}, {"from":3432774528, "to":3432774528, "details":[{"type":"table", "Width":"65"}]}, {"from":3432774864, "to":3432777488, "details":[{"type":"table", "Width":"1"}]}, {"from":3432777488, "to":3420430048, "details":[{"type":"table", "Width":"1"}]}, {"from":3432777824, "to":3432780448, "details":[{"type":"table", "Width":"1"}]}, {"from":3432780448, "to":3420430048, "details":[{"type":"table", "Width":"1"}]}]}, "3423395216":{"nodes":[{"name":"Exit", "id":3427364416, "start":"6.00", "end":"9.00", "details":[{"type":"table", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":3432802400, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"<arg4>", "id":3432803408, "start":"0.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg4>\'", "Start Cycle":"0", "Latency":"6"}], "type":"inst"}, {"name":"<arg1>", "id":3432809904, "start":"0.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg1>\'", "Start Cycle":"0", "Latency":"6"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":3432812736, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}, {"name":"Global variable", "id":3432814528, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":63}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3432816960, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":1524}]], "type":"inst"}, {"name":"+", "id":3432818752, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":63}]], "type":"inst"}, {"name":"Feedback", "id":3432819088, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":63}]], "type":"inst"}], "links":[{"from":3432802400, "to":3432814528, "details":[{"type":"table", "Width":"24"}]}, {"from":3432802400, "to":3432819088, "details":[{"type":"table", "Width":"24"}]}, {"from":3432803408, "to":3432812736, "details":[{"type":"table", "Width":"64"}]}, {"from":3432809904, "to":3432812736, "details":[{"type":"table", "Width":"64"}]}, {"from":3432812736, "to":3432816960, "details":[{"type":"table", "Width":"64"}]}, {"from":3432814528, "to":3432816960, "details":[{"type":"table", "Width":"64"}]}, {"from":3432814528, "to":3432818752, "details":[{"type":"table", "Width":"64"}]}, {"from":3432816960, "to":3427364416, "details":[{"type":"table", "Width":"64"}]}, {"from":3432818752, "to":3432819088, "details":[{"type":"table", "Width":"64"}]}, {"from":3432819088, "to":3432814528, "reverse":1, "details":[{"type":"table", "Width":"64"}]}]}};
var treeJSON={"nodes":[{"name":"ProducerTutorial", "id":3412815832, "type":"kernel", "children":[{"name":"ProducerTutorial.B0", "id":3413071824, "type":"bb"}, {"name":"ProducerTutorial.B1", "id":3413075360, "type":"bb", "children":[{"name":"Cluster 0", "id":3416066800, "type":"cluster"}]}, {"name":"ProducerTutorial.B2", "id":3413075440, "type":"bb"}]}, {"name":"ConsumerTutorial", "id":3412974552, "type":"kernel", "children":[{"name":"ConsumerTutorial.B2", "id":3413738656, "type":"bb"}, {"name":"ConsumerTutorial.B1", "id":3413737712, "type":"bb", "children":[{"name":"Cluster 1", "id":3420915648, "type":"cluster"}, {"name":"Cluster 2", "id":3423395216, "type":"cluster"}]}, {"name":"ConsumerTutorial.B0", "id":3413736368, "type":"bb"}]}], "links":[]};
var new_lmvJSON={"nodes":[{"name":"ProducerTutorial", "id":3412815832, "type":"kernel", "children":[{"name":"Local Memory", "id":1, "type":"memtype", "children":[{"name":"_arg_", "id":2, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"Unknown Name #0", "id":3, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":"0"}]}]}], "type":"unsynth"}, {"name":"AccessRange", "id":4, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"882"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":882}]], "type":"reg"}, {"name":"MemRange", "id":5, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"883"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":883}]], "type":"reg"}, {"name":"Offset", "id":6, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"883"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":883}]], "type":"reg"}, {"name":"Id", "id":7, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"807"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":807}]], "type":"reg"}]}]}, {"name":"ConsumerTutorial", "id":3412974552, "type":"kernel", "children":[{"name":"Local Memory", "id":8, "type":"memtype", "children":[{"name":"_arg_", "id":9, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":"0"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "type":"reg"}, {"name":"Unknown Name #1", "id":10, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":"0"}]}]}], "type":"unsynth"}, {"name":"AccessRange", "id":11, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"882"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":882}]], "type":"reg"}, {"name":"MemRange", "id":12, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"883"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":883}]], "type":"reg"}, {"name":"Offset", "id":13, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"883"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":883}]], "type":"reg"}, {"name":"Id", "id":14, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":"807"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":807}]], "type":"reg"}]}]}], "links":[]};
var systemJSON={};
var blockJSON={"3413071824":{"nodes":[{"name":"<arg0>", "id":3432562320, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg0>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":3432567808, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":39}]], "type":"inst"}, {"name":"+", "id":3432569392, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":39}]], "type":"inst"}, {"name":"Compare", "id":3432581472, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":39}]], "type":"inst"}, {"name":"Compare", "id":3432593088, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":39}]], "type":"inst"}, {"name":"+", "id":3432639408, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":39}]], "type":"inst"}, {"name":"FFwd Src", "id":3432639808, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":39}]], "type":"inst"}, {"name":"<arg0>", "id":3432664816, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg0>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"<arg0>", "id":3432708848, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg0>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":3432733376, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Select", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":39}]], "type":"inst"}, {"name":"?", "id":3432735440, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[{"from":3432562320, "to":3432581472, "details":[{"type":"table", "Width":"64"}]}, {"from":3432569392, "to":3432639808, "details":[{"type":"table", "Width":"65"}]}, {"from":3432581472, "to":3432733376, "details":[{"type":"table", "Width":"1"}]}, {"from":3432593088, "to":3432567808, "details":[{"type":"table", "Width":"1"}]}, {"from":3432639408, "to":3432569392, "details":[{"type":"table", "Width":"64"}]}, {"from":3432664816, "to":3432593088, "details":[{"type":"table", "Width":"64"}]}, {"from":3432708848, "to":3432733376, "details":[{"type":"table", "Width":"64"}]}, {"from":3432733376, "to":3432639408, "details":[{"type":"table", "Width":"64"}]}]}, "3413075360":{"nodes":[{"name":"Cluster 0", "id":3416066800, "start":"1.00", "end":"5.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_lr_ph_zts16producertutorials_c0_enter1_k0_zts16producertutorial1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"bb", "children":[{"name":"Logic", "id":3415670352, "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":3416809456, "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"WR", "id":3416963440, "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"32 bits", "Depth":"4", "Pipe Name":"cl::sycl::INTEL::pipe<ProducerConsumerPipe, int, 4>", "Stall-free":"No", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/INTEL/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"LD", "id":3416965168, "start":"5.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Prefetching", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/INTEL/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"Loop Orch", "id":3432734112, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":39}]], "type":"inst"}], "links":[{"from":3415670352, "to":3416809456}, {"from":3416809456, "to":3416963440, "details":[{"type":"table", "Width":"192"}]}, {"from":3416965168, "to":3416963440, "details":[{"type":"table", "Width":"32"}]}, {"from":3416809456, "to":3416965168, "details":[{"type":"table", "Width":"192"}]}, {"from":3432734112, "to":3415670352, "details":[{"type":"table", "Width":"1"}]}]}, "3413075440":{"nodes":[{"name":"Feedback", "id":3419752096, "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}], "links":[]}, "3413736368":{"nodes":[{"name":"FFwd Src", "id":3416878288, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":63}]], "type":"inst"}, {"name":"FFwd Src", "id":3416939520, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":63}]], "type":"inst"}, {"name":"<arg0>", "id":3418197968, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg0>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":3418299888, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":63}]], "type":"inst"}, {"name":"Select", "id":3418301280, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Select", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":63}]], "type":"inst"}, {"name":"Compare", "id":3418302672, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":63}]], "type":"inst"}, {"name":"<arg0>", "id":3418315808, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg0>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"<arg0>", "id":3420642944, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg0>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":3425032432, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":63}]], "type":"inst"}, {"name":"+", "id":3425058336, "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":63}]], "type":"inst"}, {"name":"?", "id":3432655040, "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[{"from":3418197968, "to":3418301280, "details":[{"type":"table", "Width":"64"}]}, {"from":3418299888, "to":3425058336, "details":[{"type":"table", "Width":"64"}]}, {"from":3418301280, "to":3418299888, "details":[{"type":"table", "Width":"64"}]}, {"from":3418302672, "to":3418301280, "details":[{"type":"table", "Width":"1"}]}, {"from":3418315808, "to":3425032432, "details":[{"type":"table", "Width":"64"}]}, {"from":3420642944, "to":3418302672, "details":[{"type":"table", "Width":"64"}]}, {"from":3425032432, "to":3416878288, "details":[{"type":"table", "Width":"1"}]}, {"from":3425058336, "to":3416939520, "details":[{"type":"table", "Width":"65"}]}]}, "3413737712":{"nodes":[{"name":"Cluster 1", "id":3420915648, "start":"1.00", "end":"5.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_lr_ph_zts16consumertutorials_c0_enter1_k1_zts16consumertutorial1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"bb", "children":[{"name":"Logic", "id":3421736480, "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":3423526224, "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"48", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 2", "id":3423395216, "start":"5.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_lr_ph_zts16consumertutorials_c1_enter_k1_zts16consumertutorial5", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"5", "Cluster Latency":"4"}], "type":"bb", "children":[{"name":"Logic", "id":3423400992, "details":[{"type":"table", "Cluster Logic Start Cycle":"5", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":3423734336, "details":[{"type":"table", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"*", "id":3418204848, "start":"6.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"6", "Latency":"3"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":51}]], "type":"inst"}, {"name":"RD", "id":3428193728, "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Pipe Read", "Width":"32 bits", "Depth":"4", "Pipe Name":"cl::sycl::INTEL::pipe<ProducerConsumerPipe, int, 4>", "Stall-free":"No", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/INTEL/pipes.hpp", "line":61}]], "type":"inst"}, {"name":"ST", "id":3431803888, "start":"9.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":71}]], "type":"inst"}, {"name":"Loop Orch", "id":3432657360, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":63}]], "type":"inst"}], "links":[{"from":3421736480, "to":3423526224}, {"from":3423400992, "to":3423734336}, {"from":3418204848, "to":3431803888, "details":[{"type":"table", "Width":"32"}]}, {"from":3428193728, "to":3418204848, "details":[{"type":"table", "Width":"32"}]}, {"from":3423526224, "to":3428193728, "details":[{"type":"table", "Width":"48"}]}, {"from":3423526224, "to":3431803888, "details":[{"type":"table", "Width":"48"}]}, {"from":3423734336, "to":3431803888, "details":[{"type":"table", "Width":"128"}]}, {"from":3432657360, "to":3421736480, "details":[{"type":"table", "Width":"1"}]}]}, "3413738656":{"nodes":[{"name":"Feedback", "id":3419225344, "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"0", "Latency":"1"}], "type":"inst"}], "links":[]}};
var scheduleJSON={"3412815832":{"nodes":[{"name":"ProducerTutorial.B0", "id":3413071824, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"?", "id":3432735440, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"<arg0>", "id":3432708848, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg0>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"<arg0>", "id":3432664816, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg0>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":3432593088, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":39}]], "type":"inst"}, {"name":"FFwd Src", "id":3432567808, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":39}]], "type":"inst"}, {"name":"<arg0>", "id":3432562320, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg0>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":3432581472, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":39}]], "type":"inst"}, {"name":"Select", "id":3432733376, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"64-bit Select", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":39}]], "type":"inst"}, {"name":"+", "id":3432639408, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":39}]], "type":"inst"}, {"name":"+", "id":3432569392, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":39}]], "type":"inst"}, {"name":"FFwd Src", "id":3432639808, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":39}]], "type":"inst"}]}, {"name":"ProducerTutorial.B1", "id":3413075360, "start":"2", "end":"10", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 0", "id":3416066800, "start":"3", "end":"7", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_lr_ph_zts16producertutorials_c0_enter1_k0_zts16producertutorial1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Global variable", "id":3416743744, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":39}]], "type":"inst"}, {"name":"+", "id":3432598912, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":39}]], "type":"inst"}, {"name":"<arg1>", "id":3420648832, "start":"2", "end":"4", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg1>\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"<arg4>", "id":3424236944, "start":"2", "end":"4", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg4>\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":3424861504, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3432729776, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":1538}]], "type":"inst"}, {"name":"FFwd Dest", "id":3424815120, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":39}]], "type":"inst"}, {"name":"Select", "id":3424236608, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"65-bit Select", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":39}]], "type":"inst"}, {"name":"FFwd Dest", "id":3427159616, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":39}]], "type":"inst"}, {"name":"Or", "id":3430165008, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":39}]], "type":"inst"}, {"name":"FFwd Dest", "id":3430165344, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":39}]], "type":"inst"}, {"name":"Or", "id":3432598576, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":39}]], "type":"inst"}, {"name":"Exit", "id":3429817856, "start":"4", "end":"7", "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":3416965168, "start":"7", "end":"10", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Prefetching", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/INTEL/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"WR", "id":3416963440, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"32 bits", "Depth":"4", "Pipe Name":"cl::sycl::INTEL::pipe<ProducerConsumerPipe, int, 4>", "Stall-free":"No", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/INTEL/pipes.hpp", "line":74}]], "type":"inst"}]}, {"name":"ProducerTutorial.B2", "id":3413075440, "start":"10", "end":"11", "details":[{"type":"table"}], "type":"bb"}], "links":[]}, "3412974552":{"nodes":[{"name":"ConsumerTutorial.B0", "id":3413736368, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"?", "id":3432655040, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"<arg0>", "id":3420642944, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg0>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":3418302672, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":63}]], "type":"inst"}, {"name":"<arg0>", "id":3418315808, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg0>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":3425032432, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":63}]], "type":"inst"}, {"name":"FFwd Src", "id":3416878288, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":63}]], "type":"inst"}, {"name":"<arg0>", "id":3418197968, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg0>\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":3418301280, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"64-bit Select", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":63}]], "type":"inst"}, {"name":"+", "id":3418299888, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":63}]], "type":"inst"}, {"name":"+", "id":3425058336, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":63}]], "type":"inst"}, {"name":"FFwd Src", "id":3416939520, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"FFwd Source", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":63}]], "type":"inst"}]}, {"name":"ConsumerTutorial.B1", "id":3413737712, "start":"2", "end":"13", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 1", "id":3420915648, "start":"3", "end":"7", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_lr_ph_zts16consumertutorials_c0_enter1_k1_zts16consumertutorial1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"FFwd Dest", "id":3432769056, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":63}]], "type":"inst"}, {"name":"Select", "id":3432774528, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"65-bit Select", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":63}]], "type":"inst"}, {"name":"FFwd Dest", "id":3432774864, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":63}]], "type":"inst"}, {"name":"Or", "id":3432777488, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":63}]], "type":"inst"}, {"name":"FFwd Dest", "id":3432777824, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Destination", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":63}]], "type":"inst"}, {"name":"Or", "id":3432780448, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":63}]], "type":"inst"}, {"name":"Exit", "id":3420430048, "start":"4", "end":"7", "details":[{"type":"table", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"48", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 2", "id":3423395216, "start":"7", "end":"11", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_lr_ph_zts16consumertutorials_c1_enter_k1_zts16consumertutorial5", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"5", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Global variable", "id":3432814528, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":63}]], "type":"inst"}, {"name":"+", "id":3432818752, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":63}]], "type":"inst"}, {"name":"<arg4>", "id":3432803408, "start":"2", "end":"8", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg4>\'", "Start Cycle":"0", "Latency":"6"}], "type":"inst"}, {"name":"<arg1>", "id":3432809904, "start":"2", "end":"8", "details":[{"type":"table", "Instruction":"Input Synchronization for \'<arg1>\'", "Start Cycle":"0", "Latency":"6"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":3432812736, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":894}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":3432816960, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/accessor.hpp", "line":1524}]], "type":"inst"}, {"name":"Exit", "id":3427364416, "start":"8", "end":"11", "details":[{"type":"table", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"RD", "id":3428193728, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"Pipe Read", "Width":"32 bits", "Depth":"4", "Pipe Name":"cl::sycl::INTEL::pipe<ProducerConsumerPipe, int, 4>", "Stall-free":"No", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/gold/inteloneapi/compiler/2021.1.2/linux/bin/../include/sycl/CL/sycl/INTEL/pipes.hpp", "line":61}]], "type":"inst"}, {"name":"*", "id":3418204848, "start":"8", "end":"11", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"6", "Latency":"3"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":51}]], "type":"inst"}, {"name":"ST", "id":3431803888, "start":"11", "end":"13", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/home/u58822/One-API/oneAPI-samples/DirectProgramming/DPC++FPGA/Tutorials/Features/pipes/build/src/pipes.cpp", "line":71}]], "type":"inst"}]}, {"name":"ConsumerTutorial.B2", "id":3413738656, "start":"13", "end":"14", "details":[{"type":"table"}], "type":"bb"}], "links":[]}};
var bottleneckJSON={"bottlenecks":[]};
