Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon May 27 20:09:11 2024
| Host         : ashvin-ve running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  106         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (106)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (208)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (106)
--------------------------
 There are 106 register/latch pins with no clock driven by root clock pin: CLK_IN (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (208)
--------------------------------------------------
 There are 208 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  212          inf        0.000                      0                  212        7.845        0.000                       0                     1  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                      7.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           212 Endpoints
Min Delay           212 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clock_divider_1/inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/clock_divider_1/inst/cnt_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.230ns  (logic 1.138ns (21.759%)  route 4.092ns (78.241%))
  Logic Levels:           6  (FDRE=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  design_1_i/clock_divider_1/inst/cnt_reg[3]/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/clock_divider_1/inst/cnt_reg[3]/Q
                         net (fo=2, routed)           0.949     1.467    design_1_i/clock_divider_1/inst/cnt_reg[3]
    SLICE_X1Y0           LUT6 (Prop_lut6_I1_O)        0.124     1.591 r  design_1_i/clock_divider_1/inst/cnt[0]_i_7/O
                         net (fo=1, routed)           0.812     2.403    design_1_i/clock_divider_1/inst/cnt[0]_i_7_n_0
    SLICE_X1Y1           LUT6 (Prop_lut6_I2_O)        0.124     2.527 r  design_1_i/clock_divider_1/inst/cnt[0]_i_6/O
                         net (fo=1, routed)           0.263     2.790    design_1_i/clock_divider_1/inst/cnt[0]_i_6_n_0
    SLICE_X1Y1           LUT6 (Prop_lut6_I2_O)        0.124     2.914 r  design_1_i/clock_divider_1/inst/cnt[0]_i_5/O
                         net (fo=1, routed)           0.951     3.865    design_1_i/clock_divider_1/inst/cnt[0]_i_5_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.124     3.989 r  design_1_i/clock_divider_1/inst/cnt[0]_i_3/O
                         net (fo=1, routed)           0.263     4.252    design_1_i/clock_divider_1/inst/cnt[0]_i_3_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.124     4.376 r  design_1_i/clock_divider_1/inst/cnt[0]_i_1/O
                         net (fo=26, routed)          0.854     5.230    design_1_i/clock_divider_1/inst/cnt[0]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  design_1_i/clock_divider_1/inst/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_1/inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/clock_divider_1/inst/cnt_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.230ns  (logic 1.138ns (21.759%)  route 4.092ns (78.241%))
  Logic Levels:           6  (FDRE=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  design_1_i/clock_divider_1/inst/cnt_reg[3]/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/clock_divider_1/inst/cnt_reg[3]/Q
                         net (fo=2, routed)           0.949     1.467    design_1_i/clock_divider_1/inst/cnt_reg[3]
    SLICE_X1Y0           LUT6 (Prop_lut6_I1_O)        0.124     1.591 r  design_1_i/clock_divider_1/inst/cnt[0]_i_7/O
                         net (fo=1, routed)           0.812     2.403    design_1_i/clock_divider_1/inst/cnt[0]_i_7_n_0
    SLICE_X1Y1           LUT6 (Prop_lut6_I2_O)        0.124     2.527 r  design_1_i/clock_divider_1/inst/cnt[0]_i_6/O
                         net (fo=1, routed)           0.263     2.790    design_1_i/clock_divider_1/inst/cnt[0]_i_6_n_0
    SLICE_X1Y1           LUT6 (Prop_lut6_I2_O)        0.124     2.914 r  design_1_i/clock_divider_1/inst/cnt[0]_i_5/O
                         net (fo=1, routed)           0.951     3.865    design_1_i/clock_divider_1/inst/cnt[0]_i_5_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.124     3.989 r  design_1_i/clock_divider_1/inst/cnt[0]_i_3/O
                         net (fo=1, routed)           0.263     4.252    design_1_i/clock_divider_1/inst/cnt[0]_i_3_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.124     4.376 r  design_1_i/clock_divider_1/inst/cnt[0]_i_1/O
                         net (fo=26, routed)          0.854     5.230    design_1_i/clock_divider_1/inst/cnt[0]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  design_1_i/clock_divider_1/inst/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_1/inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/clock_divider_1/inst/cnt_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.230ns  (logic 1.138ns (21.759%)  route 4.092ns (78.241%))
  Logic Levels:           6  (FDRE=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  design_1_i/clock_divider_1/inst/cnt_reg[3]/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/clock_divider_1/inst/cnt_reg[3]/Q
                         net (fo=2, routed)           0.949     1.467    design_1_i/clock_divider_1/inst/cnt_reg[3]
    SLICE_X1Y0           LUT6 (Prop_lut6_I1_O)        0.124     1.591 r  design_1_i/clock_divider_1/inst/cnt[0]_i_7/O
                         net (fo=1, routed)           0.812     2.403    design_1_i/clock_divider_1/inst/cnt[0]_i_7_n_0
    SLICE_X1Y1           LUT6 (Prop_lut6_I2_O)        0.124     2.527 r  design_1_i/clock_divider_1/inst/cnt[0]_i_6/O
                         net (fo=1, routed)           0.263     2.790    design_1_i/clock_divider_1/inst/cnt[0]_i_6_n_0
    SLICE_X1Y1           LUT6 (Prop_lut6_I2_O)        0.124     2.914 r  design_1_i/clock_divider_1/inst/cnt[0]_i_5/O
                         net (fo=1, routed)           0.951     3.865    design_1_i/clock_divider_1/inst/cnt[0]_i_5_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.124     3.989 r  design_1_i/clock_divider_1/inst/cnt[0]_i_3/O
                         net (fo=1, routed)           0.263     4.252    design_1_i/clock_divider_1/inst/cnt[0]_i_3_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.124     4.376 r  design_1_i/clock_divider_1/inst/cnt[0]_i_1/O
                         net (fo=26, routed)          0.854     5.230    design_1_i/clock_divider_1/inst/cnt[0]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  design_1_i/clock_divider_1/inst/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_1/inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/clock_divider_1/inst/cnt_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.230ns  (logic 1.138ns (21.759%)  route 4.092ns (78.241%))
  Logic Levels:           6  (FDRE=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  design_1_i/clock_divider_1/inst/cnt_reg[3]/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/clock_divider_1/inst/cnt_reg[3]/Q
                         net (fo=2, routed)           0.949     1.467    design_1_i/clock_divider_1/inst/cnt_reg[3]
    SLICE_X1Y0           LUT6 (Prop_lut6_I1_O)        0.124     1.591 r  design_1_i/clock_divider_1/inst/cnt[0]_i_7/O
                         net (fo=1, routed)           0.812     2.403    design_1_i/clock_divider_1/inst/cnt[0]_i_7_n_0
    SLICE_X1Y1           LUT6 (Prop_lut6_I2_O)        0.124     2.527 r  design_1_i/clock_divider_1/inst/cnt[0]_i_6/O
                         net (fo=1, routed)           0.263     2.790    design_1_i/clock_divider_1/inst/cnt[0]_i_6_n_0
    SLICE_X1Y1           LUT6 (Prop_lut6_I2_O)        0.124     2.914 r  design_1_i/clock_divider_1/inst/cnt[0]_i_5/O
                         net (fo=1, routed)           0.951     3.865    design_1_i/clock_divider_1/inst/cnt[0]_i_5_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.124     3.989 r  design_1_i/clock_divider_1/inst/cnt[0]_i_3/O
                         net (fo=1, routed)           0.263     4.252    design_1_i/clock_divider_1/inst/cnt[0]_i_3_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.124     4.376 r  design_1_i/clock_divider_1/inst/cnt[0]_i_1/O
                         net (fo=26, routed)          0.854     5.230    design_1_i/clock_divider_1/inst/cnt[0]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  design_1_i/clock_divider_1/inst/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_1/inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/clock_divider_1/inst/cnt_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.181ns  (logic 1.138ns (21.965%)  route 4.043ns (78.035%))
  Logic Levels:           6  (FDRE=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  design_1_i/clock_divider_1/inst/cnt_reg[3]/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/clock_divider_1/inst/cnt_reg[3]/Q
                         net (fo=2, routed)           0.949     1.467    design_1_i/clock_divider_1/inst/cnt_reg[3]
    SLICE_X1Y0           LUT6 (Prop_lut6_I1_O)        0.124     1.591 r  design_1_i/clock_divider_1/inst/cnt[0]_i_7/O
                         net (fo=1, routed)           0.812     2.403    design_1_i/clock_divider_1/inst/cnt[0]_i_7_n_0
    SLICE_X1Y1           LUT6 (Prop_lut6_I2_O)        0.124     2.527 r  design_1_i/clock_divider_1/inst/cnt[0]_i_6/O
                         net (fo=1, routed)           0.263     2.790    design_1_i/clock_divider_1/inst/cnt[0]_i_6_n_0
    SLICE_X1Y1           LUT6 (Prop_lut6_I2_O)        0.124     2.914 r  design_1_i/clock_divider_1/inst/cnt[0]_i_5/O
                         net (fo=1, routed)           0.951     3.865    design_1_i/clock_divider_1/inst/cnt[0]_i_5_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.124     3.989 r  design_1_i/clock_divider_1/inst/cnt[0]_i_3/O
                         net (fo=1, routed)           0.263     4.252    design_1_i/clock_divider_1/inst/cnt[0]_i_3_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.124     4.376 r  design_1_i/clock_divider_1/inst/cnt[0]_i_1/O
                         net (fo=26, routed)          0.805     5.181    design_1_i/clock_divider_1/inst/cnt[0]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  design_1_i/clock_divider_1/inst/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_1/inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/clock_divider_1/inst/cnt_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.181ns  (logic 1.138ns (21.965%)  route 4.043ns (78.035%))
  Logic Levels:           6  (FDRE=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  design_1_i/clock_divider_1/inst/cnt_reg[3]/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/clock_divider_1/inst/cnt_reg[3]/Q
                         net (fo=2, routed)           0.949     1.467    design_1_i/clock_divider_1/inst/cnt_reg[3]
    SLICE_X1Y0           LUT6 (Prop_lut6_I1_O)        0.124     1.591 r  design_1_i/clock_divider_1/inst/cnt[0]_i_7/O
                         net (fo=1, routed)           0.812     2.403    design_1_i/clock_divider_1/inst/cnt[0]_i_7_n_0
    SLICE_X1Y1           LUT6 (Prop_lut6_I2_O)        0.124     2.527 r  design_1_i/clock_divider_1/inst/cnt[0]_i_6/O
                         net (fo=1, routed)           0.263     2.790    design_1_i/clock_divider_1/inst/cnt[0]_i_6_n_0
    SLICE_X1Y1           LUT6 (Prop_lut6_I2_O)        0.124     2.914 r  design_1_i/clock_divider_1/inst/cnt[0]_i_5/O
                         net (fo=1, routed)           0.951     3.865    design_1_i/clock_divider_1/inst/cnt[0]_i_5_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.124     3.989 r  design_1_i/clock_divider_1/inst/cnt[0]_i_3/O
                         net (fo=1, routed)           0.263     4.252    design_1_i/clock_divider_1/inst/cnt[0]_i_3_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.124     4.376 r  design_1_i/clock_divider_1/inst/cnt[0]_i_1/O
                         net (fo=26, routed)          0.805     5.181    design_1_i/clock_divider_1/inst/cnt[0]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  design_1_i/clock_divider_1/inst/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_1/inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/clock_divider_1/inst/cnt_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.181ns  (logic 1.138ns (21.965%)  route 4.043ns (78.035%))
  Logic Levels:           6  (FDRE=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  design_1_i/clock_divider_1/inst/cnt_reg[3]/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/clock_divider_1/inst/cnt_reg[3]/Q
                         net (fo=2, routed)           0.949     1.467    design_1_i/clock_divider_1/inst/cnt_reg[3]
    SLICE_X1Y0           LUT6 (Prop_lut6_I1_O)        0.124     1.591 r  design_1_i/clock_divider_1/inst/cnt[0]_i_7/O
                         net (fo=1, routed)           0.812     2.403    design_1_i/clock_divider_1/inst/cnt[0]_i_7_n_0
    SLICE_X1Y1           LUT6 (Prop_lut6_I2_O)        0.124     2.527 r  design_1_i/clock_divider_1/inst/cnt[0]_i_6/O
                         net (fo=1, routed)           0.263     2.790    design_1_i/clock_divider_1/inst/cnt[0]_i_6_n_0
    SLICE_X1Y1           LUT6 (Prop_lut6_I2_O)        0.124     2.914 r  design_1_i/clock_divider_1/inst/cnt[0]_i_5/O
                         net (fo=1, routed)           0.951     3.865    design_1_i/clock_divider_1/inst/cnt[0]_i_5_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.124     3.989 r  design_1_i/clock_divider_1/inst/cnt[0]_i_3/O
                         net (fo=1, routed)           0.263     4.252    design_1_i/clock_divider_1/inst/cnt[0]_i_3_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.124     4.376 r  design_1_i/clock_divider_1/inst/cnt[0]_i_1/O
                         net (fo=26, routed)          0.805     5.181    design_1_i/clock_divider_1/inst/cnt[0]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  design_1_i/clock_divider_1/inst/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_1/inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/clock_divider_1/inst/cnt_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.181ns  (logic 1.138ns (21.965%)  route 4.043ns (78.035%))
  Logic Levels:           6  (FDRE=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  design_1_i/clock_divider_1/inst/cnt_reg[3]/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/clock_divider_1/inst/cnt_reg[3]/Q
                         net (fo=2, routed)           0.949     1.467    design_1_i/clock_divider_1/inst/cnt_reg[3]
    SLICE_X1Y0           LUT6 (Prop_lut6_I1_O)        0.124     1.591 r  design_1_i/clock_divider_1/inst/cnt[0]_i_7/O
                         net (fo=1, routed)           0.812     2.403    design_1_i/clock_divider_1/inst/cnt[0]_i_7_n_0
    SLICE_X1Y1           LUT6 (Prop_lut6_I2_O)        0.124     2.527 r  design_1_i/clock_divider_1/inst/cnt[0]_i_6/O
                         net (fo=1, routed)           0.263     2.790    design_1_i/clock_divider_1/inst/cnt[0]_i_6_n_0
    SLICE_X1Y1           LUT6 (Prop_lut6_I2_O)        0.124     2.914 r  design_1_i/clock_divider_1/inst/cnt[0]_i_5/O
                         net (fo=1, routed)           0.951     3.865    design_1_i/clock_divider_1/inst/cnt[0]_i_5_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.124     3.989 r  design_1_i/clock_divider_1/inst/cnt[0]_i_3/O
                         net (fo=1, routed)           0.263     4.252    design_1_i/clock_divider_1/inst/cnt[0]_i_3_n_0
    SLICE_X3Y4           LUT6 (Prop_lut6_I2_O)        0.124     4.376 r  design_1_i/clock_divider_1/inst/cnt[0]_i_1/O
                         net (fo=26, routed)          0.805     5.181    design_1_i/clock_divider_1/inst/cnt[0]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  design_1_i/clock_divider_1/inst/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_2/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/clock_divider_2/inst/cnt_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.050ns  (logic 0.952ns (18.850%)  route 4.098ns (81.150%))
  Logic Levels:           5  (FDRE=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE                         0.000     0.000 r  design_1_i/clock_divider_2/inst/cnt_reg[1]/C
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/clock_divider_2/inst/cnt_reg[1]/Q
                         net (fo=2, routed)           0.942     1.398    design_1_i/clock_divider_2/inst/cnt_reg[1]
    SLICE_X2Y3           LUT6 (Prop_lut6_I3_O)        0.124     1.522 f  design_1_i/clock_divider_2/inst/cnt[0]_i_8/O
                         net (fo=1, routed)           0.162     1.684    design_1_i/clock_divider_2/inst/cnt[0]_i_8_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I5_O)        0.124     1.808 f  design_1_i/clock_divider_2/inst/cnt[0]_i_7/O
                         net (fo=1, routed)           0.797     2.606    design_1_i/clock_divider_2/inst/cnt[0]_i_7_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I2_O)        0.124     2.730 r  design_1_i/clock_divider_2/inst/cnt[0]_i_3/O
                         net (fo=1, routed)           0.853     3.582    design_1_i/clock_divider_2/inst/cnt[0]_i_3_n_0
    SLICE_X3Y6           LUT6 (Prop_lut6_I2_O)        0.124     3.706 r  design_1_i/clock_divider_2/inst/cnt[0]_i_1/O
                         net (fo=25, routed)          1.344     5.050    design_1_i/clock_divider_2/inst/cnt[0]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  design_1_i/clock_divider_2/inst/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_2/inst/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/clock_divider_2/inst/cnt_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.050ns  (logic 0.952ns (18.850%)  route 4.098ns (81.150%))
  Logic Levels:           5  (FDRE=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE                         0.000     0.000 r  design_1_i/clock_divider_2/inst/cnt_reg[1]/C
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/clock_divider_2/inst/cnt_reg[1]/Q
                         net (fo=2, routed)           0.942     1.398    design_1_i/clock_divider_2/inst/cnt_reg[1]
    SLICE_X2Y3           LUT6 (Prop_lut6_I3_O)        0.124     1.522 f  design_1_i/clock_divider_2/inst/cnt[0]_i_8/O
                         net (fo=1, routed)           0.162     1.684    design_1_i/clock_divider_2/inst/cnt[0]_i_8_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I5_O)        0.124     1.808 f  design_1_i/clock_divider_2/inst/cnt[0]_i_7/O
                         net (fo=1, routed)           0.797     2.606    design_1_i/clock_divider_2/inst/cnt[0]_i_7_n_0
    SLICE_X3Y5           LUT6 (Prop_lut6_I2_O)        0.124     2.730 r  design_1_i/clock_divider_2/inst/cnt[0]_i_3/O
                         net (fo=1, routed)           0.853     3.582    design_1_i/clock_divider_2/inst/cnt[0]_i_3_n_0
    SLICE_X3Y6           LUT6 (Prop_lut6_I2_O)        0.124     3.706 r  design_1_i/clock_divider_2/inst/cnt[0]_i_1/O
                         net (fo=25, routed)          1.344     5.050    design_1_i/clock_divider_2/inst/cnt[0]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  design_1_i/clock_divider_2/inst/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clock_divider_2/inst/cnt_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/clock_divider_2/inst/CLK_O_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.669%)  route 0.137ns (42.331%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE                         0.000     0.000 r  design_1_i/clock_divider_2/inst/cnt_reg[22]/C
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  design_1_i/clock_divider_2/inst/cnt_reg[22]/Q
                         net (fo=3, routed)           0.137     0.278    design_1_i/clock_divider_2/inst/cnt_reg[22]
    SLICE_X4Y7           LUT6 (Prop_lut6_I1_O)        0.045     0.323 r  design_1_i/clock_divider_2/inst/CLK_O_i_1/O
                         net (fo=1, routed)           0.000     0.323    design_1_i/clock_divider_2/inst/CLK_O_i_1_n_0
    SLICE_X4Y7           FDRE                                         r  design_1_i/clock_divider_2/inst/CLK_O_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_0/inst/cnt_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/clock_divider_0/inst/CLK_O_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.209ns (62.555%)  route 0.125ns (37.445%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y6           FDRE                         0.000     0.000 r  design_1_i/clock_divider_0/inst/cnt_reg[26]/C
    SLICE_X4Y6           FDRE (Prop_fdre_C_Q)         0.164     0.164 f  design_1_i/clock_divider_0/inst/cnt_reg[26]/Q
                         net (fo=3, routed)           0.125     0.289    design_1_i/clock_divider_0/inst/cnt_reg[26]
    SLICE_X5Y5           LUT6 (Prop_lut6_I0_O)        0.045     0.334 r  design_1_i/clock_divider_0/inst/CLK_O_i_1/O
                         net (fo=1, routed)           0.000     0.334    design_1_i/clock_divider_0/inst/CLK_O_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  design_1_i/clock_divider_0/inst/CLK_O_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_2/inst/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/clock_divider_2/inst/cnt_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE                         0.000     0.000 r  design_1_i/clock_divider_2/inst/cnt_reg[19]/C
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/clock_divider_2/inst/cnt_reg[19]/Q
                         net (fo=3, routed)           0.118     0.259    design_1_i/clock_divider_2/inst/cnt_reg[19]
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  design_1_i/clock_divider_2/inst/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    design_1_i/clock_divider_2/inst/cnt_reg[16]_i_1_n_4
    SLICE_X1Y6           FDRE                                         r  design_1_i/clock_divider_2/inst/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_2/inst/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/clock_divider_2/inst/cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE                         0.000     0.000 r  design_1_i/clock_divider_2/inst/cnt_reg[7]/C
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/clock_divider_2/inst/cnt_reg[7]/Q
                         net (fo=3, routed)           0.118     0.259    design_1_i/clock_divider_2/inst/cnt_reg[7]
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  design_1_i/clock_divider_2/inst/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    design_1_i/clock_divider_2/inst/cnt_reg[4]_i_1_n_4
    SLICE_X1Y3           FDRE                                         r  design_1_i/clock_divider_2/inst/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_2/inst/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/clock_divider_2/inst/cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE                         0.000     0.000 r  design_1_i/clock_divider_2/inst/cnt_reg[15]/C
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/clock_divider_2/inst/cnt_reg[15]/Q
                         net (fo=3, routed)           0.120     0.261    design_1_i/clock_divider_2/inst/cnt_reg[15]
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  design_1_i/clock_divider_2/inst/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    design_1_i/clock_divider_2/inst/cnt_reg[12]_i_1_n_4
    SLICE_X1Y5           FDRE                                         r  design_1_i/clock_divider_2/inst/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_2/inst/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/clock_divider_2/inst/cnt_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE                         0.000     0.000 r  design_1_i/clock_divider_2/inst/cnt_reg[23]/C
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/clock_divider_2/inst/cnt_reg[23]/Q
                         net (fo=3, routed)           0.120     0.261    design_1_i/clock_divider_2/inst/cnt_reg[23]
    SLICE_X1Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  design_1_i/clock_divider_2/inst/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    design_1_i/clock_divider_2/inst/cnt_reg[20]_i_1_n_4
    SLICE_X1Y7           FDRE                                         r  design_1_i/clock_divider_2/inst/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_2/inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/clock_divider_2/inst/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE                         0.000     0.000 r  design_1_i/clock_divider_2/inst/cnt_reg[3]/C
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/clock_divider_2/inst/cnt_reg[3]/Q
                         net (fo=3, routed)           0.120     0.261    design_1_i/clock_divider_2/inst/cnt_reg[3]
    SLICE_X1Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  design_1_i/clock_divider_2/inst/cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.369    design_1_i/clock_divider_2/inst/cnt_reg[0]_i_2_n_4
    SLICE_X1Y2           FDRE                                         r  design_1_i/clock_divider_2/inst/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_2/inst/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/clock_divider_2/inst/cnt_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE                         0.000     0.000 r  design_1_i/clock_divider_2/inst/cnt_reg[12]/C
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/clock_divider_2/inst/cnt_reg[12]/Q
                         net (fo=3, routed)           0.115     0.256    design_1_i/clock_divider_2/inst/cnt_reg[12]
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.371 r  design_1_i/clock_divider_2/inst/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.371    design_1_i/clock_divider_2/inst/cnt_reg[12]_i_1_n_7
    SLICE_X1Y5           FDRE                                         r  design_1_i/clock_divider_2/inst/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_2/inst/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/clock_divider_2/inst/cnt_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE                         0.000     0.000 r  design_1_i/clock_divider_2/inst/cnt_reg[16]/C
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/clock_divider_2/inst/cnt_reg[16]/Q
                         net (fo=3, routed)           0.115     0.256    design_1_i/clock_divider_2/inst/cnt_reg[16]
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.371 r  design_1_i/clock_divider_2/inst/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.371    design_1_i/clock_divider_2/inst/cnt_reg[16]_i_1_n_7
    SLICE_X1Y6           FDRE                                         r  design_1_i/clock_divider_2/inst/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/clock_divider_2/inst/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/clock_divider_2/inst/cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE                         0.000     0.000 r  design_1_i/clock_divider_2/inst/cnt_reg[4]/C
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/clock_divider_2/inst/cnt_reg[4]/Q
                         net (fo=3, routed)           0.115     0.256    design_1_i/clock_divider_2/inst/cnt_reg[4]
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.371 r  design_1_i/clock_divider_2/inst/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.371    design_1_i/clock_divider_2/inst/cnt_reg[4]_i_1_n_7
    SLICE_X1Y3           FDRE                                         r  design_1_i/clock_divider_2/inst/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------





