NDS Database:  version L.33

NDS_INFO | xpla3 | 3128XL100 | XCR3128XL-10-VQ100

DEVICE | 3128XL | 3128XL100 | 

NETWORK | FPGA_Project_NRES_RTD_board_rev1 | 0 | 0 | 536887302

INPUT_INSTANCE | 0 | 0 | NULL | A0_II | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A0 | 2106 | PI | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | A0_II/UIM | 2127 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A0_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | A1_II | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A1 | 2107 | PI | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | A1_II/UIM | 2126 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A1_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | A2_II | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A2 | 2108 | PI | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | A2_II/UIM | 2125 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A2_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | A3_II | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A3 | 2109 | PI | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | A3_II/UIM | 2218 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A3_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | A4_II | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A4 | 2110 | PI | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | A4_II/UIM | 2135 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A4_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | A5_II | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | A5 | 2111 | PI | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | A5_II/UIM | 2137 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A5_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | B0_II | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | B0 | 2112 | PI | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | B0_II/UIM | 2136 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | B0_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | B1_II | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | B1 | 2113 | PI | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | B1_II/UIM | 2138 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | B1_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | NULL | DIN_MC | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DIN_FPGA_II/UIM | 2118 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | DIN_FPGA_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | DIN_MC.Q | 2120 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | DIN_MC.Q | DIN_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | DIN_MC.SI | DIN_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DIN_FPGA_II/UIM | 2118 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | DIN_FPGA_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DIN_MC.D1 | 2115 | ? | 0 | 0 | DIN_MC | NULL | NULL | DIN_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | DIN_FPGA_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DIN_MC.D2 | 2116 | ? | 0 | 0 | DIN_MC | NULL | NULL | DIN_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | DIN_MC.REG | DIN_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DIN_MC.D | 2114 | ? | 0 | 0 | DIN_MC | NULL | NULL | DIN_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DIN_MC.Q | 2119 | ? | 0 | 0 | DIN_MC | NULL | NULL | DIN_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | DIN_FPGA_II | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | DIN_FPGA | 2117 | PI | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | DIN_FPGA_II/UIM | 2118 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | DIN_FPGA_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | DIN | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | DIN_MC.Q | 2120 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | DIN_MC.Q | DIN_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | DIN | 2121 | PO | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | DIN | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | DOUT_MC | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 0 | 12 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A2_II/UIM | 2125 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A2_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A1_II/UIM | 2126 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A0_II/UIM | 2127 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U8/eq_NE | 2130 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | U8/eq_NE_MC.Q | U8/eq_NE_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DOUT_7_II/UIM | 2152 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | DOUT_7_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DOUT_6_II/UIM | 2144 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | DOUT_6_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DOUT_5_II/UIM | 2148 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | DOUT_5_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DOUT_4_II/UIM | 2140 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | DOUT_4_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DOUT_3_II/UIM | 2150 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | DOUT_3_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DOUT_2_II/UIM | 2142 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | DOUT_2_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DOUT_1_II/UIM | 2146 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | DOUT_1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DOUT_0_II/UIM | 2129 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | DOUT_0_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | DOUT_MC.Q | 2154 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | DOUT_MC.Q | DOUT_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | DOUT_MC.SI | DOUT_MC | 0 | 12 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A2_II/UIM | 2125 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A2_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A1_II/UIM | 2126 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A0_II/UIM | 2127 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U8/eq_NE | 2130 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | U8/eq_NE_MC.Q | U8/eq_NE_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DOUT_7_II/UIM | 2152 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | DOUT_7_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DOUT_6_II/UIM | 2144 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | DOUT_6_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DOUT_5_II/UIM | 2148 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | DOUT_5_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DOUT_4_II/UIM | 2140 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | DOUT_4_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DOUT_3_II/UIM | 2150 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | DOUT_3_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DOUT_2_II/UIM | 2142 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | DOUT_2_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DOUT_1_II/UIM | 2146 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | DOUT_1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | DOUT_0_II/UIM | 2129 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | DOUT_0_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | DOUT_MC.D1 | 2124 | ? | 0 | 0 | DOUT_MC | NULL | NULL | DOUT_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | DOUT_MC.D2 | 2123 | ? | 0 | 0 | DOUT_MC | NULL | NULL | DOUT_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 5 | IV_TRUE | A2_II/UIM | IV_TRUE | A1_II/UIM | IV_TRUE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_TRUE | DOUT_7_II/UIM
SPPTERM | 5 | IV_TRUE | A2_II/UIM | IV_TRUE | A1_II/UIM | IV_FALSE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_TRUE | DOUT_6_II/UIM
SPPTERM | 5 | IV_TRUE | A2_II/UIM | IV_FALSE | A1_II/UIM | IV_TRUE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_TRUE | DOUT_5_II/UIM
SPPTERM | 5 | IV_TRUE | A2_II/UIM | IV_FALSE | A1_II/UIM | IV_FALSE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_TRUE | DOUT_4_II/UIM
SPPTERM | 5 | IV_FALSE | A2_II/UIM | IV_TRUE | A1_II/UIM | IV_TRUE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_TRUE | DOUT_3_II/UIM
SPPTERM | 5 | IV_FALSE | A2_II/UIM | IV_TRUE | A1_II/UIM | IV_FALSE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_TRUE | DOUT_2_II/UIM
SPPTERM | 5 | IV_FALSE | A2_II/UIM | IV_FALSE | A1_II/UIM | IV_TRUE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_TRUE | DOUT_1_II/UIM
SPPTERM | 5 | IV_FALSE | A2_II/UIM | IV_FALSE | A1_II/UIM | IV_FALSE | A0_II/UIM | IV_TRUE | DOUT_0_II/UIM | IV_TRUE | U8/eq_NE

SRFF_INSTANCE | DOUT_MC.REG | DOUT_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | DOUT_MC.D | 2122 | ? | 0 | 0 | DOUT_MC | NULL | NULL | DOUT_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | DOUT_MC.Q | 2153 | ? | 0 | 0 | DOUT_MC | NULL | NULL | DOUT_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | DOUT_0_II | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | DOUT_0 | 2128 | PI | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | DOUT_0_II/UIM | 2129 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | DOUT_0_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | NULL | U8/eq_NE_MC | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 0 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A4_II/UIM | 2135 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A4_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | B0_II/UIM | 2136 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | B0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A5_II/UIM | 2137 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A5_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | B1_II/UIM | 2138 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | B1_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | U8/eq_NE | 2130 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | U8/eq_NE_MC.Q | U8/eq_NE_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | U8/eq_NE_MC.SI | U8/eq_NE_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A4_II/UIM | 2135 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A4_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | B0_II/UIM | 2136 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | B0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A5_II/UIM | 2137 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A5_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | B1_II/UIM | 2138 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | B1_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | U8/eq_NE_MC.D1 | 2134 | ? | 0 | 0 | U8/eq_NE_MC | NULL | NULL | U8/eq_NE_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | U8/eq_NE_MC.D2 | 2133 | ? | 0 | 0 | U8/eq_NE_MC | NULL | NULL | U8/eq_NE_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_TRUE | A4_II/UIM | IV_TRUE | B0_II/UIM | IV_TRUE | A5_II/UIM | IV_TRUE | B1_II/UIM
SPPTERM | 4 | IV_TRUE | A4_II/UIM | IV_TRUE | B0_II/UIM | IV_FALSE | A5_II/UIM | IV_FALSE | B1_II/UIM
SPPTERM | 4 | IV_FALSE | A4_II/UIM | IV_FALSE | B0_II/UIM | IV_TRUE | A5_II/UIM | IV_TRUE | B1_II/UIM
SPPTERM | 4 | IV_FALSE | A4_II/UIM | IV_FALSE | B0_II/UIM | IV_FALSE | A5_II/UIM | IV_FALSE | B1_II/UIM

SRFF_INSTANCE | U8/eq_NE_MC.REG | U8/eq_NE_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | U8/eq_NE_MC.D | 2132 | ? | 0 | 0 | U8/eq_NE_MC | NULL | NULL | U8/eq_NE_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | U8/eq_NE_MC.Q | 2131 | ? | 0 | 0 | U8/eq_NE_MC | NULL | NULL | U8/eq_NE_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | DOUT_4_II | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | DOUT_4 | 2139 | PI | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | DOUT_4_II/UIM | 2140 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | DOUT_4_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | DOUT_2_II | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | DOUT_2 | 2141 | PI | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | DOUT_2_II/UIM | 2142 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | DOUT_2_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | DOUT_6_II | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | DOUT_6 | 2143 | PI | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | DOUT_6_II/UIM | 2144 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | DOUT_6_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | DOUT_1_II | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | DOUT_1 | 2145 | PI | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | DOUT_1_II/UIM | 2146 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | DOUT_1_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | DOUT_5_II | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | DOUT_5 | 2147 | PI | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | DOUT_5_II/UIM | 2148 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | DOUT_5_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | DOUT_3_II | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | DOUT_3 | 2149 | PI | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | DOUT_3_II/UIM | 2150 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | DOUT_3_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | DOUT_7_II | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | DOUT_7 | 2151 | PI | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | DOUT_7_II/UIM | 2152 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | DOUT_7_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | DOUT | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | DOUT_MC.Q | 2154 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | DOUT_MC.Q | DOUT_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | DOUT | 2155 | PO | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | DOUT | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | SCLK_MC | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SCLK_FPGA_II/UIM | 2160 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | SCLK_FPGA_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | SCLK_MC.Q | 2162 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | SCLK_MC.Q | SCLK_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | SCLK_MC.SI | SCLK_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | SCLK_FPGA_II/UIM | 2160 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | SCLK_FPGA_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | SCLK_MC.D1 | 2157 | ? | 0 | 0 | SCLK_MC | NULL | NULL | SCLK_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | SCLK_FPGA_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | SCLK_MC.D2 | 2158 | ? | 0 | 0 | SCLK_MC | NULL | NULL | SCLK_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | SCLK_MC.REG | SCLK_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | SCLK_MC.D | 2156 | ? | 0 | 0 | SCLK_MC | NULL | NULL | SCLK_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | SCLK_MC.Q | 2161 | ? | 0 | 0 | SCLK_MC | NULL | NULL | SCLK_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | SCLK_FPGA_II | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | SCLK_FPGA | 2159 | PI | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | SCLK_FPGA_II/UIM | 2160 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | SCLK_FPGA_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | SCLK | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | SCLK_MC.Q | 2162 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | SCLK_MC.Q | SCLK_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | SCLK | 2163 | PO | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | SCLK | 0 | 6 | OI_OUT

INPUT_INSTANCE | 0 | 0 | NULL | START_II | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | START | 2164 | PI | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | START_II/UIM | 2168 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | START_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | NULL | START_0_MC | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | START_II/UIM | 2168 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | START_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | START_0_MC.Q | 2170 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | START_0_MC.Q | START_0_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | START_0_MC.SI | START_0_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | START_II/UIM | 2168 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | START_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | START_0_MC.D1 | 2166 | ? | 0 | 0 | START_0_MC | NULL | NULL | START_0_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | START_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | START_0_MC.D2 | 2167 | ? | 0 | 0 | START_0_MC | NULL | NULL | START_0_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | START_0_MC.REG | START_0_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | START_0_MC.D | 2165 | ? | 0 | 0 | START_0_MC | NULL | NULL | START_0_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | START_0_MC.Q | 2169 | ? | 0 | 0 | START_0_MC | NULL | NULL | START_0_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | START_0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | START_0_MC.Q | 2170 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | START_0_MC.Q | START_0_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | START_0 | 2171 | PO | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | START_0 | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | START_1_MC | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | START_II/UIM | 2168 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | START_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | START_1_MC.Q | 2176 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | START_1_MC.Q | START_1_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | START_1_MC.SI | START_1_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | START_II/UIM | 2168 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | START_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | START_1_MC.D1 | 2173 | ? | 0 | 0 | START_1_MC | NULL | NULL | START_1_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | START_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | START_1_MC.D2 | 2174 | ? | 0 | 0 | START_1_MC | NULL | NULL | START_1_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | START_1_MC.REG | START_1_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | START_1_MC.D | 2172 | ? | 0 | 0 | START_1_MC | NULL | NULL | START_1_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | START_1_MC.Q | 2175 | ? | 0 | 0 | START_1_MC | NULL | NULL | START_1_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | START_1 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | START_1_MC.Q | 2176 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | START_1_MC.Q | START_1_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | START_1 | 2177 | PO | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | START_1 | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | START_2_MC | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | START_II/UIM | 2168 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | START_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | START_2_MC.Q | 2182 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | START_2_MC.Q | START_2_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | START_2_MC.SI | START_2_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | START_II/UIM | 2168 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | START_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | START_2_MC.D1 | 2179 | ? | 0 | 0 | START_2_MC | NULL | NULL | START_2_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | START_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | START_2_MC.D2 | 2180 | ? | 0 | 0 | START_2_MC | NULL | NULL | START_2_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | START_2_MC.REG | START_2_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | START_2_MC.D | 2178 | ? | 0 | 0 | START_2_MC | NULL | NULL | START_2_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | START_2_MC.Q | 2181 | ? | 0 | 0 | START_2_MC | NULL | NULL | START_2_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | START_2 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | START_2_MC.Q | 2182 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | START_2_MC.Q | START_2_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | START_2 | 2183 | PO | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | START_2 | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | START_3_MC | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | START_II/UIM | 2168 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | START_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | START_3_MC.Q | 2188 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | START_3_MC.Q | START_3_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | START_3_MC.SI | START_3_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | START_II/UIM | 2168 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | START_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | START_3_MC.D1 | 2185 | ? | 0 | 0 | START_3_MC | NULL | NULL | START_3_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | START_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | START_3_MC.D2 | 2186 | ? | 0 | 0 | START_3_MC | NULL | NULL | START_3_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | START_3_MC.REG | START_3_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | START_3_MC.D | 2184 | ? | 0 | 0 | START_3_MC | NULL | NULL | START_3_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | START_3_MC.Q | 2187 | ? | 0 | 0 | START_3_MC | NULL | NULL | START_3_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | START_3 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | START_3_MC.Q | 2188 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | START_3_MC.Q | START_3_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | START_3 | 2189 | PO | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | START_3 | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | START_4_MC | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | START_II/UIM | 2168 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | START_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | START_4_MC.Q | 2194 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | START_4_MC.Q | START_4_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | START_4_MC.SI | START_4_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | START_II/UIM | 2168 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | START_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | START_4_MC.D1 | 2191 | ? | 0 | 0 | START_4_MC | NULL | NULL | START_4_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | START_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | START_4_MC.D2 | 2192 | ? | 0 | 0 | START_4_MC | NULL | NULL | START_4_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | START_4_MC.REG | START_4_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | START_4_MC.D | 2190 | ? | 0 | 0 | START_4_MC | NULL | NULL | START_4_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | START_4_MC.Q | 2193 | ? | 0 | 0 | START_4_MC | NULL | NULL | START_4_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | START_4 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | START_4_MC.Q | 2194 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | START_4_MC.Q | START_4_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | START_4 | 2195 | PO | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | START_4 | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | START_5_MC | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | START_II/UIM | 2168 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | START_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | START_5_MC.Q | 2200 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | START_5_MC.Q | START_5_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | START_5_MC.SI | START_5_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | START_II/UIM | 2168 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | START_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | START_5_MC.D1 | 2197 | ? | 0 | 0 | START_5_MC | NULL | NULL | START_5_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | START_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | START_5_MC.D2 | 2198 | ? | 0 | 0 | START_5_MC | NULL | NULL | START_5_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | START_5_MC.REG | START_5_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | START_5_MC.D | 2196 | ? | 0 | 0 | START_5_MC | NULL | NULL | START_5_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | START_5_MC.Q | 2199 | ? | 0 | 0 | START_5_MC | NULL | NULL | START_5_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | START_5 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | START_5_MC.Q | 2200 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | START_5_MC.Q | START_5_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | START_5 | 2201 | PO | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | START_5 | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | START_6_MC | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | START_II/UIM | 2168 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | START_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | START_6_MC.Q | 2206 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | START_6_MC.Q | START_6_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | START_6_MC.SI | START_6_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | START_II/UIM | 2168 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | START_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | START_6_MC.D1 | 2203 | ? | 0 | 0 | START_6_MC | NULL | NULL | START_6_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | START_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | START_6_MC.D2 | 2204 | ? | 0 | 0 | START_6_MC | NULL | NULL | START_6_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | START_6_MC.REG | START_6_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | START_6_MC.D | 2202 | ? | 0 | 0 | START_6_MC | NULL | NULL | START_6_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | START_6_MC.Q | 2205 | ? | 0 | 0 | START_6_MC | NULL | NULL | START_6_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | START_6 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | START_6_MC.Q | 2206 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | START_6_MC.Q | START_6_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | START_6 | 2207 | PO | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | START_6 | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | START_7_MC | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | START_II/UIM | 2168 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | START_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | START_7_MC.Q | 2212 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | START_7_MC.Q | START_7_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | START_7_MC.SI | START_7_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | START_II/UIM | 2168 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | START_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | START_7_MC.D1 | 2209 | ? | 0 | 0 | START_7_MC | NULL | NULL | START_7_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | START_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | START_7_MC.D2 | 2210 | ? | 0 | 0 | START_7_MC | NULL | NULL | START_7_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | START_7_MC.REG | START_7_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | START_7_MC.D | 2208 | ? | 0 | 0 | START_7_MC | NULL | NULL | START_7_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | START_7_MC.Q | 2211 | ? | 0 | 0 | START_7_MC | NULL | NULL | START_7_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | START_7 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | START_7_MC.Q | 2212 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | START_7_MC.Q | START_7_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | START_7 | 2213 | PO | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | START_7 | 0 | 6 | OI_OUT

INPUT_INSTANCE | 0 | 0 | NULL | WSTRB_II | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | WSTRB | 2214 | PI | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | WSTRB_II/UIM | 2295 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | WSTRB_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | Inv | X_CS_0_MC | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 256 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A2_II/UIM | 2125 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A2_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A1_II/UIM | 2126 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A0_II/UIM | 2127 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U8/eq_NE | 2130 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | U8/eq_NE_MC.Q | U8/eq_NE_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A3_II/UIM | 2218 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A3_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | X_CS_0_MC.Q | 2220 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | X_CS_0_MC.Q | X_CS_0_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | X_CS_0_MC.SI | X_CS_0_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A2_II/UIM | 2125 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A2_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A1_II/UIM | 2126 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A0_II/UIM | 2127 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U8/eq_NE | 2130 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | U8/eq_NE_MC.Q | U8/eq_NE_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A3_II/UIM | 2218 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A3_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | X_CS_0_MC.D1 | 2216 | ? | 0 | 0 | X_CS_0_MC | NULL | NULL | X_CS_0_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 5 | IV_FALSE | A2_II/UIM | IV_FALSE | A1_II/UIM | IV_FALSE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_FALSE | A3_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | X_CS_0_MC.D2 | 2217 | ? | 0 | 0 | X_CS_0_MC | NULL | NULL | X_CS_0_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | X_CS_0_MC.REG | X_CS_0_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | X_CS_0_MC.D | 2215 | ? | 0 | 0 | X_CS_0_MC | NULL | NULL | X_CS_0_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | X_CS_0_MC.Q | 2219 | ? | 0 | 0 | X_CS_0_MC | NULL | NULL | X_CS_0_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | X_CS_0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | X_CS_0_MC.Q | 2220 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | X_CS_0_MC.Q | X_CS_0_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | X_CS_0 | 2221 | PO | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | X_CS_0 | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | X_CS_1_MC | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 256 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A2_II/UIM | 2125 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A2_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A1_II/UIM | 2126 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A0_II/UIM | 2127 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U8/eq_NE | 2130 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | U8/eq_NE_MC.Q | U8/eq_NE_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A3_II/UIM | 2218 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A3_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | X_CS_1_MC.Q | 2226 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | X_CS_1_MC.Q | X_CS_1_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | X_CS_1_MC.SI | X_CS_1_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A2_II/UIM | 2125 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A2_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A1_II/UIM | 2126 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A0_II/UIM | 2127 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U8/eq_NE | 2130 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | U8/eq_NE_MC.Q | U8/eq_NE_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A3_II/UIM | 2218 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A3_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | X_CS_1_MC.D1 | 2223 | ? | 0 | 0 | X_CS_1_MC | NULL | NULL | X_CS_1_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 5 | IV_FALSE | A2_II/UIM | IV_FALSE | A1_II/UIM | IV_TRUE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_FALSE | A3_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | X_CS_1_MC.D2 | 2224 | ? | 0 | 0 | X_CS_1_MC | NULL | NULL | X_CS_1_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | X_CS_1_MC.REG | X_CS_1_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | X_CS_1_MC.D | 2222 | ? | 0 | 0 | X_CS_1_MC | NULL | NULL | X_CS_1_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | X_CS_1_MC.Q | 2225 | ? | 0 | 0 | X_CS_1_MC | NULL | NULL | X_CS_1_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | X_CS_1 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | X_CS_1_MC.Q | 2226 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | X_CS_1_MC.Q | X_CS_1_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | X_CS_1 | 2227 | PO | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | X_CS_1 | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | X_CS_10_MC | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 256 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A2_II/UIM | 2125 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A2_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A1_II/UIM | 2126 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A0_II/UIM | 2127 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U8/eq_NE | 2130 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | U8/eq_NE_MC.Q | U8/eq_NE_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A3_II/UIM | 2218 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A3_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | X_CS_10_MC.Q | 2232 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | X_CS_10_MC.Q | X_CS_10_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | X_CS_10_MC.SI | X_CS_10_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A2_II/UIM | 2125 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A2_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A1_II/UIM | 2126 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A0_II/UIM | 2127 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U8/eq_NE | 2130 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | U8/eq_NE_MC.Q | U8/eq_NE_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A3_II/UIM | 2218 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A3_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | X_CS_10_MC.D1 | 2229 | ? | 0 | 0 | X_CS_10_MC | NULL | NULL | X_CS_10_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 5 | IV_FALSE | A2_II/UIM | IV_TRUE | A1_II/UIM | IV_FALSE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_TRUE | A3_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | X_CS_10_MC.D2 | 2230 | ? | 0 | 0 | X_CS_10_MC | NULL | NULL | X_CS_10_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | X_CS_10_MC.REG | X_CS_10_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | X_CS_10_MC.D | 2228 | ? | 0 | 0 | X_CS_10_MC | NULL | NULL | X_CS_10_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | X_CS_10_MC.Q | 2231 | ? | 0 | 0 | X_CS_10_MC | NULL | NULL | X_CS_10_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | X_CS_10 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | X_CS_10_MC.Q | 2232 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | X_CS_10_MC.Q | X_CS_10_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | X_CS_10 | 2233 | PO | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | X_CS_10 | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | X_CS_11_MC | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 256 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A2_II/UIM | 2125 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A2_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A1_II/UIM | 2126 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A0_II/UIM | 2127 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U8/eq_NE | 2130 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | U8/eq_NE_MC.Q | U8/eq_NE_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A3_II/UIM | 2218 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A3_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | X_CS_11_MC.Q | 2238 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | X_CS_11_MC.Q | X_CS_11_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | X_CS_11_MC.SI | X_CS_11_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A2_II/UIM | 2125 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A2_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A1_II/UIM | 2126 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A0_II/UIM | 2127 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U8/eq_NE | 2130 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | U8/eq_NE_MC.Q | U8/eq_NE_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A3_II/UIM | 2218 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A3_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | X_CS_11_MC.D1 | 2235 | ? | 0 | 0 | X_CS_11_MC | NULL | NULL | X_CS_11_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 5 | IV_FALSE | A2_II/UIM | IV_TRUE | A1_II/UIM | IV_TRUE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_TRUE | A3_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | X_CS_11_MC.D2 | 2236 | ? | 0 | 0 | X_CS_11_MC | NULL | NULL | X_CS_11_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | X_CS_11_MC.REG | X_CS_11_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | X_CS_11_MC.D | 2234 | ? | 0 | 0 | X_CS_11_MC | NULL | NULL | X_CS_11_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | X_CS_11_MC.Q | 2237 | ? | 0 | 0 | X_CS_11_MC | NULL | NULL | X_CS_11_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | X_CS_11 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | X_CS_11_MC.Q | 2238 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | X_CS_11_MC.Q | X_CS_11_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | X_CS_11 | 2239 | PO | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | X_CS_11 | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | X_CS_2_MC | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 256 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A2_II/UIM | 2125 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A2_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A1_II/UIM | 2126 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A0_II/UIM | 2127 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U8/eq_NE | 2130 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | U8/eq_NE_MC.Q | U8/eq_NE_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A3_II/UIM | 2218 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A3_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | X_CS_2_MC.Q | 2244 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | X_CS_2_MC.Q | X_CS_2_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | X_CS_2_MC.SI | X_CS_2_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A2_II/UIM | 2125 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A2_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A1_II/UIM | 2126 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A0_II/UIM | 2127 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U8/eq_NE | 2130 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | U8/eq_NE_MC.Q | U8/eq_NE_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A3_II/UIM | 2218 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A3_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | X_CS_2_MC.D1 | 2241 | ? | 0 | 0 | X_CS_2_MC | NULL | NULL | X_CS_2_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 5 | IV_FALSE | A2_II/UIM | IV_TRUE | A1_II/UIM | IV_FALSE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_FALSE | A3_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | X_CS_2_MC.D2 | 2242 | ? | 0 | 0 | X_CS_2_MC | NULL | NULL | X_CS_2_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | X_CS_2_MC.REG | X_CS_2_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | X_CS_2_MC.D | 2240 | ? | 0 | 0 | X_CS_2_MC | NULL | NULL | X_CS_2_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | X_CS_2_MC.Q | 2243 | ? | 0 | 0 | X_CS_2_MC | NULL | NULL | X_CS_2_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | X_CS_2 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | X_CS_2_MC.Q | 2244 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | X_CS_2_MC.Q | X_CS_2_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | X_CS_2 | 2245 | PO | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | X_CS_2 | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | X_CS_3_MC | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 256 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A2_II/UIM | 2125 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A2_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A1_II/UIM | 2126 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A0_II/UIM | 2127 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U8/eq_NE | 2130 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | U8/eq_NE_MC.Q | U8/eq_NE_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A3_II/UIM | 2218 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A3_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | X_CS_3_MC.Q | 2250 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | X_CS_3_MC.Q | X_CS_3_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | X_CS_3_MC.SI | X_CS_3_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A2_II/UIM | 2125 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A2_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A1_II/UIM | 2126 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A0_II/UIM | 2127 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U8/eq_NE | 2130 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | U8/eq_NE_MC.Q | U8/eq_NE_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A3_II/UIM | 2218 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A3_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | X_CS_3_MC.D1 | 2247 | ? | 0 | 0 | X_CS_3_MC | NULL | NULL | X_CS_3_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 5 | IV_FALSE | A2_II/UIM | IV_TRUE | A1_II/UIM | IV_TRUE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_FALSE | A3_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | X_CS_3_MC.D2 | 2248 | ? | 0 | 0 | X_CS_3_MC | NULL | NULL | X_CS_3_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | X_CS_3_MC.REG | X_CS_3_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | X_CS_3_MC.D | 2246 | ? | 0 | 0 | X_CS_3_MC | NULL | NULL | X_CS_3_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | X_CS_3_MC.Q | 2249 | ? | 0 | 0 | X_CS_3_MC | NULL | NULL | X_CS_3_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | X_CS_3 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | X_CS_3_MC.Q | 2250 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | X_CS_3_MC.Q | X_CS_3_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | X_CS_3 | 2251 | PO | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | X_CS_3 | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | X_CS_4_MC | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 256 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A2_II/UIM | 2125 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A2_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A1_II/UIM | 2126 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A0_II/UIM | 2127 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U8/eq_NE | 2130 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | U8/eq_NE_MC.Q | U8/eq_NE_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A3_II/UIM | 2218 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A3_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | X_CS_4_MC.Q | 2256 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | X_CS_4_MC.Q | X_CS_4_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | X_CS_4_MC.SI | X_CS_4_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A2_II/UIM | 2125 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A2_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A1_II/UIM | 2126 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A0_II/UIM | 2127 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U8/eq_NE | 2130 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | U8/eq_NE_MC.Q | U8/eq_NE_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A3_II/UIM | 2218 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A3_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | X_CS_4_MC.D1 | 2253 | ? | 0 | 0 | X_CS_4_MC | NULL | NULL | X_CS_4_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 5 | IV_TRUE | A2_II/UIM | IV_FALSE | A1_II/UIM | IV_FALSE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_FALSE | A3_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | X_CS_4_MC.D2 | 2254 | ? | 0 | 0 | X_CS_4_MC | NULL | NULL | X_CS_4_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | X_CS_4_MC.REG | X_CS_4_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | X_CS_4_MC.D | 2252 | ? | 0 | 0 | X_CS_4_MC | NULL | NULL | X_CS_4_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | X_CS_4_MC.Q | 2255 | ? | 0 | 0 | X_CS_4_MC | NULL | NULL | X_CS_4_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | X_CS_4 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | X_CS_4_MC.Q | 2256 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | X_CS_4_MC.Q | X_CS_4_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | X_CS_4 | 2257 | PO | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | X_CS_4 | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | X_CS_5_MC | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 256 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A2_II/UIM | 2125 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A2_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A1_II/UIM | 2126 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A0_II/UIM | 2127 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U8/eq_NE | 2130 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | U8/eq_NE_MC.Q | U8/eq_NE_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A3_II/UIM | 2218 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A3_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | X_CS_5_MC.Q | 2262 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | X_CS_5_MC.Q | X_CS_5_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | X_CS_5_MC.SI | X_CS_5_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A2_II/UIM | 2125 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A2_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A1_II/UIM | 2126 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A0_II/UIM | 2127 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U8/eq_NE | 2130 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | U8/eq_NE_MC.Q | U8/eq_NE_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A3_II/UIM | 2218 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A3_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | X_CS_5_MC.D1 | 2259 | ? | 0 | 0 | X_CS_5_MC | NULL | NULL | X_CS_5_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 5 | IV_TRUE | A2_II/UIM | IV_FALSE | A1_II/UIM | IV_TRUE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_FALSE | A3_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | X_CS_5_MC.D2 | 2260 | ? | 0 | 0 | X_CS_5_MC | NULL | NULL | X_CS_5_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | X_CS_5_MC.REG | X_CS_5_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | X_CS_5_MC.D | 2258 | ? | 0 | 0 | X_CS_5_MC | NULL | NULL | X_CS_5_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | X_CS_5_MC.Q | 2261 | ? | 0 | 0 | X_CS_5_MC | NULL | NULL | X_CS_5_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | X_CS_5 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | X_CS_5_MC.Q | 2262 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | X_CS_5_MC.Q | X_CS_5_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | X_CS_5 | 2263 | PO | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | X_CS_5 | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | X_CS_6_MC | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 256 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A2_II/UIM | 2125 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A2_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A1_II/UIM | 2126 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A0_II/UIM | 2127 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U8/eq_NE | 2130 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | U8/eq_NE_MC.Q | U8/eq_NE_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A3_II/UIM | 2218 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A3_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | X_CS_6_MC.Q | 2268 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | X_CS_6_MC.Q | X_CS_6_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | X_CS_6_MC.SI | X_CS_6_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A2_II/UIM | 2125 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A2_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A1_II/UIM | 2126 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A0_II/UIM | 2127 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U8/eq_NE | 2130 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | U8/eq_NE_MC.Q | U8/eq_NE_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A3_II/UIM | 2218 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A3_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | X_CS_6_MC.D1 | 2265 | ? | 0 | 0 | X_CS_6_MC | NULL | NULL | X_CS_6_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 5 | IV_TRUE | A2_II/UIM | IV_TRUE | A1_II/UIM | IV_FALSE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_FALSE | A3_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | X_CS_6_MC.D2 | 2266 | ? | 0 | 0 | X_CS_6_MC | NULL | NULL | X_CS_6_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | X_CS_6_MC.REG | X_CS_6_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | X_CS_6_MC.D | 2264 | ? | 0 | 0 | X_CS_6_MC | NULL | NULL | X_CS_6_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | X_CS_6_MC.Q | 2267 | ? | 0 | 0 | X_CS_6_MC | NULL | NULL | X_CS_6_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | X_CS_6 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | X_CS_6_MC.Q | 2268 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | X_CS_6_MC.Q | X_CS_6_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | X_CS_6 | 2269 | PO | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | X_CS_6 | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | X_CS_7_MC | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 256 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A2_II/UIM | 2125 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A2_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A1_II/UIM | 2126 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A0_II/UIM | 2127 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U8/eq_NE | 2130 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | U8/eq_NE_MC.Q | U8/eq_NE_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A3_II/UIM | 2218 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A3_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | X_CS_7_MC.Q | 2274 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | X_CS_7_MC.Q | X_CS_7_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | X_CS_7_MC.SI | X_CS_7_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A2_II/UIM | 2125 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A2_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A1_II/UIM | 2126 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A0_II/UIM | 2127 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U8/eq_NE | 2130 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | U8/eq_NE_MC.Q | U8/eq_NE_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A3_II/UIM | 2218 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A3_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | X_CS_7_MC.D1 | 2271 | ? | 0 | 0 | X_CS_7_MC | NULL | NULL | X_CS_7_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 5 | IV_TRUE | A2_II/UIM | IV_TRUE | A1_II/UIM | IV_TRUE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_FALSE | A3_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | X_CS_7_MC.D2 | 2272 | ? | 0 | 0 | X_CS_7_MC | NULL | NULL | X_CS_7_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | X_CS_7_MC.REG | X_CS_7_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | X_CS_7_MC.D | 2270 | ? | 0 | 0 | X_CS_7_MC | NULL | NULL | X_CS_7_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | X_CS_7_MC.Q | 2273 | ? | 0 | 0 | X_CS_7_MC | NULL | NULL | X_CS_7_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | X_CS_7 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | X_CS_7_MC.Q | 2274 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | X_CS_7_MC.Q | X_CS_7_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | X_CS_7 | 2275 | PO | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | X_CS_7 | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | X_CS_8_MC | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 256 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A2_II/UIM | 2125 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A2_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A1_II/UIM | 2126 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A0_II/UIM | 2127 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U8/eq_NE | 2130 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | U8/eq_NE_MC.Q | U8/eq_NE_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A3_II/UIM | 2218 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A3_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | X_CS_8_MC.Q | 2280 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | X_CS_8_MC.Q | X_CS_8_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | X_CS_8_MC.SI | X_CS_8_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A2_II/UIM | 2125 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A2_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A1_II/UIM | 2126 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A0_II/UIM | 2127 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U8/eq_NE | 2130 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | U8/eq_NE_MC.Q | U8/eq_NE_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A3_II/UIM | 2218 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A3_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | X_CS_8_MC.D1 | 2277 | ? | 0 | 0 | X_CS_8_MC | NULL | NULL | X_CS_8_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 5 | IV_FALSE | A2_II/UIM | IV_FALSE | A1_II/UIM | IV_FALSE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_TRUE | A3_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | X_CS_8_MC.D2 | 2278 | ? | 0 | 0 | X_CS_8_MC | NULL | NULL | X_CS_8_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | X_CS_8_MC.REG | X_CS_8_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | X_CS_8_MC.D | 2276 | ? | 0 | 0 | X_CS_8_MC | NULL | NULL | X_CS_8_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | X_CS_8_MC.Q | 2279 | ? | 0 | 0 | X_CS_8_MC | NULL | NULL | X_CS_8_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | X_CS_8 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | X_CS_8_MC.Q | 2280 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | X_CS_8_MC.Q | X_CS_8_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | X_CS_8 | 2281 | PO | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | X_CS_8 | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | X_CS_9_MC | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 256 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A2_II/UIM | 2125 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A2_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A1_II/UIM | 2126 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A0_II/UIM | 2127 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U8/eq_NE | 2130 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | U8/eq_NE_MC.Q | U8/eq_NE_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A3_II/UIM | 2218 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A3_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | X_CS_9_MC.Q | 2286 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | X_CS_9_MC.Q | X_CS_9_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | X_CS_9_MC.SI | X_CS_9_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A2_II/UIM | 2125 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A2_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A1_II/UIM | 2126 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A0_II/UIM | 2127 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U8/eq_NE | 2130 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | U8/eq_NE_MC.Q | U8/eq_NE_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A3_II/UIM | 2218 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A3_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | X_CS_9_MC.D1 | 2283 | ? | 0 | 0 | X_CS_9_MC | NULL | NULL | X_CS_9_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 5 | IV_FALSE | A2_II/UIM | IV_FALSE | A1_II/UIM | IV_TRUE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_TRUE | A3_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | X_CS_9_MC.D2 | 2284 | ? | 0 | 0 | X_CS_9_MC | NULL | NULL | X_CS_9_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | X_CS_9_MC.REG | X_CS_9_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | X_CS_9_MC.D | 2282 | ? | 0 | 0 | X_CS_9_MC | NULL | NULL | X_CS_9_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | X_CS_9_MC.Q | 2285 | ? | 0 | 0 | X_CS_9_MC | NULL | NULL | X_CS_9_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | X_CS_9 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | X_CS_9_MC.Q | 2286 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | X_CS_9_MC.Q | X_CS_9_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | X_CS_9 | 2287 | PO | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | X_CS_9 | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | X_LVSHDN_0_MC | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 1024 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | X_SHDN_II/UIM | 2292 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | X_SHDN_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A2_II/UIM | 2125 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A2_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A1_II/UIM | 2126 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A0_II/UIM | 2127 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U8/eq_NE | 2130 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | U8/eq_NE_MC.Q | U8/eq_NE_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A3_II/UIM | 2218 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A3_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR5__ctinst/5 | 2294 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | WSTRB_II/UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR5__ctinst/0 | 2296 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 0 | 12 | CT_SI0
SPPTERM | 1 | IV_FALSE | X_RESET_FPGA_II/UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | X_LVSHDN_0_MC.Q | 2300 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | X_LVSHDN_0_MC.Q | X_LVSHDN_0_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | X_LVSHDN_0_MC.SI | X_LVSHDN_0_MC | 0 | 6 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | X_SHDN_II/UIM | 2292 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | X_SHDN_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A2_II/UIM | 2125 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A2_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A1_II/UIM | 2126 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A0_II/UIM | 2127 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U8/eq_NE | 2130 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | U8/eq_NE_MC.Q | U8/eq_NE_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A3_II/UIM | 2218 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A3_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | X_LVSHDN_0_MC.D1 | 2289 | ? | 0 | 0 | X_LVSHDN_0_MC | NULL | NULL | X_LVSHDN_0_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | X_SHDN_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | X_LVSHDN_0_MC.D2 | 2290 | ? | 0 | 0 | X_LVSHDN_0_MC | NULL | NULL | X_LVSHDN_0_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | X_LVSHDN_0_MC.CE | 2293 | ? | 0 | 0 | X_LVSHDN_0_MC | NULL | NULL | X_LVSHDN_0_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_TRUE | A2_II/UIM | IV_FALSE | A1_II/UIM | IV_FALSE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_TRUE | A3_II/UIM

SRFF_INSTANCE | X_LVSHDN_0_MC.REG | X_LVSHDN_0_MC | 0 | 4 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | X_LVSHDN_0_MC.D | 2288 | ? | 0 | 0 | X_LVSHDN_0_MC | NULL | NULL | X_LVSHDN_0_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR5__ctinst/5 | 2294 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | WSTRB_II/UIM
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR5__ctinst/0 | 2296 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 0 | 12 | CT_SI0
SPPTERM | 1 | IV_FALSE | X_RESET_FPGA_II/UIM
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | X_LVSHDN_0_MC.CE | 2293 | ? | 0 | 0 | X_LVSHDN_0_MC | NULL | NULL | X_LVSHDN_0_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_TRUE | A2_II/UIM | IV_FALSE | A1_II/UIM | IV_FALSE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_TRUE | A3_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | X_LVSHDN_0_MC.Q | 2299 | ? | 0 | 0 | X_LVSHDN_0_MC | NULL | NULL | X_LVSHDN_0_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | X_SHDN_II | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | X_SHDN | 2291 | PI | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | X_SHDN_II/UIM | 2292 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | X_SHDN_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | X_RESET_FPGA_II | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 8 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | X_RESET_FPGA | 2297 | PI | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | X_RESET_FPGA_II/UIM | 2298 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | X_RESET_FPGA_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | X_LVSHDN_0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | X_LVSHDN_0_MC.Q | 2300 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | X_LVSHDN_0_MC.Q | X_LVSHDN_0_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | X_LVSHDN_0 | 2301 | PO | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | X_LVSHDN_0 | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | X_LVSHDN_1_MC | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 1024 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | X_SHDN_II/UIM | 2292 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | X_SHDN_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A2_II/UIM | 2125 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A2_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A1_II/UIM | 2126 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A0_II/UIM | 2127 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U8/eq_NE | 2130 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | U8/eq_NE_MC.Q | U8/eq_NE_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A3_II/UIM | 2218 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A3_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR5__ctinst/5 | 2294 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | WSTRB_II/UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR5__ctinst/0 | 2296 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 0 | 12 | CT_SI0
SPPTERM | 1 | IV_FALSE | X_RESET_FPGA_II/UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | X_LVSHDN_1_MC.Q | 2307 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | X_LVSHDN_1_MC.Q | X_LVSHDN_1_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | X_LVSHDN_1_MC.SI | X_LVSHDN_1_MC | 0 | 6 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | X_SHDN_II/UIM | 2292 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | X_SHDN_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A2_II/UIM | 2125 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A2_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A1_II/UIM | 2126 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A0_II/UIM | 2127 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U8/eq_NE | 2130 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | U8/eq_NE_MC.Q | U8/eq_NE_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A3_II/UIM | 2218 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A3_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | X_LVSHDN_1_MC.D1 | 2303 | ? | 0 | 0 | X_LVSHDN_1_MC | NULL | NULL | X_LVSHDN_1_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | X_SHDN_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | X_LVSHDN_1_MC.D2 | 2304 | ? | 0 | 0 | X_LVSHDN_1_MC | NULL | NULL | X_LVSHDN_1_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | X_LVSHDN_1_MC.CE | 2305 | ? | 0 | 0 | X_LVSHDN_1_MC | NULL | NULL | X_LVSHDN_1_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_TRUE | A2_II/UIM | IV_FALSE | A1_II/UIM | IV_TRUE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_TRUE | A3_II/UIM

SRFF_INSTANCE | X_LVSHDN_1_MC.REG | X_LVSHDN_1_MC | 0 | 4 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | X_LVSHDN_1_MC.D | 2302 | ? | 0 | 0 | X_LVSHDN_1_MC | NULL | NULL | X_LVSHDN_1_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR5__ctinst/5 | 2294 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | WSTRB_II/UIM
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR5__ctinst/0 | 2296 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 0 | 12 | CT_SI0
SPPTERM | 1 | IV_FALSE | X_RESET_FPGA_II/UIM
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | X_LVSHDN_1_MC.CE | 2305 | ? | 0 | 0 | X_LVSHDN_1_MC | NULL | NULL | X_LVSHDN_1_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_TRUE | A2_II/UIM | IV_FALSE | A1_II/UIM | IV_TRUE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_TRUE | A3_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | X_LVSHDN_1_MC.Q | 2306 | ? | 0 | 0 | X_LVSHDN_1_MC | NULL | NULL | X_LVSHDN_1_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | X_LVSHDN_1 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | X_LVSHDN_1_MC.Q | 2307 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | X_LVSHDN_1_MC.Q | X_LVSHDN_1_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | X_LVSHDN_1 | 2308 | PO | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | X_LVSHDN_1 | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | X_LVSHDN_2_MC | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 1024 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | X_SHDN_II/UIM | 2292 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | X_SHDN_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A2_II/UIM | 2125 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A2_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A1_II/UIM | 2126 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A0_II/UIM | 2127 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U8/eq_NE | 2130 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | U8/eq_NE_MC.Q | U8/eq_NE_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A3_II/UIM | 2218 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A3_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR5__ctinst/5 | 2294 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | WSTRB_II/UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR5__ctinst/0 | 2296 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 0 | 12 | CT_SI0
SPPTERM | 1 | IV_FALSE | X_RESET_FPGA_II/UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | X_LVSHDN_2_MC.Q | 2314 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | X_LVSHDN_2_MC.Q | X_LVSHDN_2_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | X_LVSHDN_2_MC.SI | X_LVSHDN_2_MC | 0 | 6 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | X_SHDN_II/UIM | 2292 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | X_SHDN_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A2_II/UIM | 2125 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A2_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A1_II/UIM | 2126 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A0_II/UIM | 2127 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U8/eq_NE | 2130 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | U8/eq_NE_MC.Q | U8/eq_NE_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A3_II/UIM | 2218 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A3_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | X_LVSHDN_2_MC.D1 | 2310 | ? | 0 | 0 | X_LVSHDN_2_MC | NULL | NULL | X_LVSHDN_2_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | X_SHDN_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | X_LVSHDN_2_MC.D2 | 2311 | ? | 0 | 0 | X_LVSHDN_2_MC | NULL | NULL | X_LVSHDN_2_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 10 | 9 | MC_SI_CE
SIGNAL | NODE | X_LVSHDN_2_MC.CE | 2312 | ? | 0 | 0 | X_LVSHDN_2_MC | NULL | NULL | X_LVSHDN_2_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_TRUE | A2_II/UIM | IV_TRUE | A1_II/UIM | IV_FALSE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_TRUE | A3_II/UIM

SRFF_INSTANCE | X_LVSHDN_2_MC.REG | X_LVSHDN_2_MC | 0 | 4 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | X_LVSHDN_2_MC.D | 2309 | ? | 0 | 0 | X_LVSHDN_2_MC | NULL | NULL | X_LVSHDN_2_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR5__ctinst/5 | 2294 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | WSTRB_II/UIM
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR5__ctinst/0 | 2296 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 0 | 12 | CT_SI0
SPPTERM | 1 | IV_FALSE | X_RESET_FPGA_II/UIM
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | X_LVSHDN_2_MC.CE | 2312 | ? | 0 | 0 | X_LVSHDN_2_MC | NULL | NULL | X_LVSHDN_2_MC.SI | 10 | 9 | MC_SI_CE
SPPTERM | 5 | IV_TRUE | A2_II/UIM | IV_TRUE | A1_II/UIM | IV_FALSE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_TRUE | A3_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | X_LVSHDN_2_MC.Q | 2313 | ? | 0 | 0 | X_LVSHDN_2_MC | NULL | NULL | X_LVSHDN_2_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | X_LVSHDN_2 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | X_LVSHDN_2_MC.Q | 2314 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | X_LVSHDN_2_MC.Q | X_LVSHDN_2_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | X_LVSHDN_2 | 2315 | PO | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | X_LVSHDN_2 | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | PrldLow | X_LVSHDN_3_MC | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 1024 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | X_SHDN_II/UIM | 2292 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | X_SHDN_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR5__ctinst/4 | 2319 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 5 | IV_TRUE | A2_II/UIM | IV_TRUE | A1_II/UIM | IV_TRUE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_TRUE | A3_II/UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR5__ctinst/5 | 2294 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | WSTRB_II/UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR5__ctinst/0 | 2296 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 0 | 12 | CT_SI0
SPPTERM | 1 | IV_FALSE | X_RESET_FPGA_II/UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | X_LVSHDN_3_MC.Q | 2321 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | X_LVSHDN_3_MC.Q | X_LVSHDN_3_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | X_LVSHDN_3_MC.SI | X_LVSHDN_3_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | X_SHDN_II/UIM | 2292 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | X_SHDN_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | X_LVSHDN_3_MC.D1 | 2317 | ? | 0 | 0 | X_LVSHDN_3_MC | NULL | NULL | X_LVSHDN_3_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | X_SHDN_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | X_LVSHDN_3_MC.D2 | 2318 | ? | 0 | 0 | X_LVSHDN_3_MC | NULL | NULL | X_LVSHDN_3_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | X_LVSHDN_3_MC.REG | X_LVSHDN_3_MC | 0 | 4 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | X_LVSHDN_3_MC.D | 2316 | ? | 0 | 0 | X_LVSHDN_3_MC | NULL | NULL | X_LVSHDN_3_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR5__ctinst/5 | 2294 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | WSTRB_II/UIM
INPUT_NODE_TYPE | 3 | 8 | SRFF_R
SIGNAL | NODE | FOOBAR5__ctinst/0 | 2296 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 0 | 12 | CT_SI0
SPPTERM | 1 | IV_FALSE | X_RESET_FPGA_II/UIM
INPUT_NODE_TYPE | 4 | 8 | SRFF_CE
SIGNAL | NODE | FOOBAR5__ctinst/4 | 2319 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 5 | IV_TRUE | A2_II/UIM | IV_TRUE | A1_II/UIM | IV_TRUE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_TRUE | A3_II/UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | X_LVSHDN_3_MC.Q | 2320 | ? | 0 | 0 | X_LVSHDN_3_MC | NULL | NULL | X_LVSHDN_3_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | X_LVSHDN_3 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | X_LVSHDN_3_MC.Q | 2321 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | X_LVSHDN_3_MC.Q | X_LVSHDN_3_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | X_LVSHDN_3 | 2322 | PO | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | X_LVSHDN_3 | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | X_RESET_MC | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | X_RESET_FPGA_II/UIM | 2298 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | X_RESET_FPGA_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | X_RESET_MC.Q | 2327 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | X_RESET_MC.Q | X_RESET_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | X_RESET_MC.SI | X_RESET_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | X_RESET_FPGA_II/UIM | 2298 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | X_RESET_FPGA_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | X_RESET_MC.D1 | 2324 | ? | 0 | 0 | X_RESET_MC | NULL | NULL | X_RESET_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | X_RESET_FPGA_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | X_RESET_MC.D2 | 2325 | ? | 0 | 0 | X_RESET_MC | NULL | NULL | X_RESET_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | X_RESET_MC.REG | X_RESET_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | X_RESET_MC.D | 2323 | ? | 0 | 0 | X_RESET_MC | NULL | NULL | X_RESET_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | X_RESET_MC.Q | 2326 | ? | 0 | 0 | X_RESET_MC | NULL | NULL | X_RESET_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | X_RESET | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | X_RESET_MC.Q | 2327 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | X_RESET_MC.Q | X_RESET_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | X_RESET | 2328 | PO | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | X_RESET | 0 | 6 | OI_OUT

INPUT_INSTANCE | 0 | 0 | NULL | xPUP_0_II | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 0 | 1 | 0
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | xPUP_0 | 2329 | PI | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE

FB_INSTANCE | FOOBAR1_ | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 2 | U8/eq_NE_MC | 1 | NULL | 0 | NULL | 0 | 73 | 6
FBPIN | 3 | NULL | 0 | DOUT_4_II | 1 | NULL | 0 | 72 | 49152
FBPIN | 4 | START_4_MC | 1 | NULL | 0 | START_4 | 1 | 71 | 49152
FBPIN | 5 | X_CS_4_MC | 1 | NULL | 0 | X_CS_4 | 1 | 70 | 49152
FBPIN | 6 | NULL | 0 | DOUT_3_II | 1 | NULL | 0 | 69 | 49152
FBPIN | 7 | NULL | 0 | X_RESET_FPGA_II | 1 | NULL | 0 | 68 | 49152
FBPIN | 11 | DOUT_MC | 1 | NULL | 0 | DOUT | 1 | 67 | 49152
FBPIN | 13 | NULL | 0 | WSTRB_II | 1 | NULL | 0 | 65 | 49152
FBPIN | 14 | START_3_MC | 1 | NULL | 0 | START_3 | 1 | 64 | 49152
FBPIN | 15 | X_CS_3_MC | 1 | NULL | 0 | X_CS_3 | 1 | 63 | 49152

FB_INSTANCE | FOOBAR2_ | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | X_CS_5_MC | 1 | NULL | 0 | X_CS_5 | 1 | 75 | 49152
FBPIN | 2 | START_5_MC | 1 | NULL | 0 | START_5 | 1 | 76 | 49152
FBPIN | 3 | NULL | 0 | DOUT_5_II | 1 | NULL | 0 | 77 | 49152
FBPIN | 4 | X_CS_6_MC | 1 | NULL | 0 | X_CS_6 | 1 | 78 | 49152
FBPIN | 5 | START_6_MC | 1 | NULL | 0 | START_6 | 1 | 79 | 49152
FBPIN | 6 | NULL | 0 | DOUT_6_II | 1 | NULL | 0 | 80 | 49152
FBPIN | 7 | X_CS_7_MC | 1 | NULL | 0 | X_CS_7 | 1 | 81 | 49152
FBPIN | 11 | START_7_MC | 1 | NULL | 0 | START_7 | 1 | 83 | 49152
FBPIN | 12 | NULL | 0 | DOUT_7_II | 1 | NULL | 0 | 84 | 49152
FBPIN | 13 | X_CS_8_MC | 1 | NULL | 0 | X_CS_8 | 1 | 85 | 49152

FB_INSTANCE | FOOBAR3_ | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 3 | SCLK_MC | 1 | NULL | 0 | SCLK | 1 | 61 | 49152
FBPIN | 4 | DIN_MC | 1 | NULL | 0 | DIN | 1 | 60 | 49152
FBPIN | 6 | NULL | 0 | DOUT_2_II | 1 | NULL | 0 | 58 | 49152
FBPIN | 7 | X_RESET_MC | 1 | NULL | 0 | X_RESET | 1 | 57 | 49152
FBPIN | 11 | NULL | 0 | B1_II | 1 | NULL | 0 | 56 | 49152
FBPIN | 12 | NULL | 0 | START_II | 1 | NULL | 0 | 55 | 49152
FBPIN | 13 | NULL | 0 | X_SHDN_II | 1 | NULL | 0 | 54 | 49152
FBPIN | 14 | NULL | 0 | SCLK_FPGA_II | 1 | NULL | 0 | 53 | 49152
FBPIN | 15 | NULL | 0 | DIN_FPGA_II | 1 | NULL | 0 | 52 | 49152

FB_INSTANCE | FOOBAR4_ | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 2 | START_1_MC | 1 | NULL | 0 | START_1 | 1 | 40 | 49152
FBPIN | 3 | NULL | 0 | A5_II | 1 | NULL | 0 | 41 | 49152
FBPIN | 4 | NULL | 0 | DOUT_1_II | 1 | NULL | 0 | 42 | 49152
FBPIN | 5 | X_CS_2_MC | 1 | NULL | 0 | X_CS_2 | 1 | 44 | 49152
FBPIN | 6 | NULL | 0 | A4_II | 1 | NULL | 0 | 45 | 49152
FBPIN | 7 | START_2_MC | 1 | NULL | 0 | START_2 | 1 | 46 | 49152
FBPIN | 11 | NULL | 0 | A0_II | 1 | NULL | 0 | 47 | 49152
FBPIN | 12 | NULL | 0 | A1_II | 1 | NULL | 0 | 48 | 49152
FBPIN | 13 | NULL | 0 | A2_II | 1 | NULL | 0 | 49 | 49152
FBPIN | 14 | NULL | 0 | A3_II | 1 | NULL | 0 | 50 | 49152

FB_INSTANCE | FOOBAR5_ | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 2 | X_CS_10_MC | 1 | NULL | 0 | X_CS_10 | 1 | 1 | 49152
FBPIN | 5 | X_CS_9_MC | 1 | NULL | 0 | X_CS_9 | 1 | 98 | 49152
FBPIN | 7 | X_LVSHDN_0_MC | 1 | NULL | 0 | X_LVSHDN_0 | 1 | 96 | 49152
FBPIN | 13 | X_LVSHDN_1_MC | 1 | NULL | 0 | X_LVSHDN_1 | 1 | 94 | 49152
FBPIN | 14 | X_LVSHDN_2_MC | 1 | NULL | 0 | X_LVSHDN_2 | 1 | 93 | 49152
FBPIN | 15 | X_LVSHDN_3_MC | 1 | NULL | 0 | X_LVSHDN_3 | 1 | 92 | 49152

FB_INSTANCE | FOOBAR6_ | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 3 | NULL | 0 | B0_II | 1 | NULL | 0 | 5 | 49152

FB_INSTANCE | FOOBAR7_ | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 2 | X_CS_1_MC | 1 | NULL | 0 | X_CS_1 | 1 | 37 | 49152
FBPIN | 3 | NULL | 0 | DOUT_0_II | 1 | NULL | 0 | 36 | 49152
FBPIN | 4 | START_0_MC | 1 | NULL | 0 | START_0 | 1 | 35 | 49152
FBPIN | 5 | X_CS_0_MC | 1 | NULL | 0 | X_CS_0 | 1 | 33 | 49152

FB_INSTANCE | FOOBAR8_ | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 11 | X_CS_11_MC | 1 | NULL | 0 | X_CS_11 | 1 | 21 | 49152

FB_INSTANCE | INPUTPINS_FOOBAR9_ | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR1_ | FOOBAR1__ctinst | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR2_ | FOOBAR2__ctinst | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR3_ | FOOBAR3__ctinst | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR4_ | FOOBAR4__ctinst | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR5_ | FOOBAR5__ctinst | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 0 | 7 | 3
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | WSTRB_II/UIM | 2295 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | WSTRB_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | X_RESET_FPGA_II/UIM | 2298 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | X_RESET_FPGA_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A2_II/UIM | 2125 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A2_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A1_II/UIM | 2126 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A1_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A0_II/UIM | 2127 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | U8/eq_NE | 2130 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | U8/eq_NE_MC.Q | U8/eq_NE_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | A3_II/UIM | 2218 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | A3_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 12 | CT_SI0
SIGNAL | NODE | FOOBAR5__ctinst/0 | 2296 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 0 | 12 | CT_SI0
SPPTERM | 1 | IV_FALSE | X_RESET_FPGA_II/UIM
OUTPUT_NODE_TYPE | 4 | 12 | CT_SI4
SIGNAL | NODE | FOOBAR5__ctinst/4 | 2319 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 4 | 12 | CT_SI4
SPPTERM | 5 | IV_TRUE | A2_II/UIM | IV_TRUE | A1_II/UIM | IV_TRUE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_TRUE | A3_II/UIM
OUTPUT_NODE_TYPE | 5 | 12 | CT_SI5
SIGNAL | NODE | FOOBAR5__ctinst/5 | 2294 | ? | 0 | 0 | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | NULL | NULL | FOOBAR5__ctinst | 5 | 12 | CT_SI5
SPPTERM | 1 | IV_TRUE | WSTRB_II/UIM

CT_INSTANCE | FOOBAR6_ | FOOBAR6__ctinst | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR7_ | FOOBAR7__ctinst | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR8_ | FOOBAR8__ctinst | FPGA_Project_NRES_RTD_board_rev1_COPY_0_COPY_0 | 0 | 0 | 0

PLA | FOOBAR1_ | 16
PLA_TERM | 0 | 
SPPTERM | 5 | IV_FALSE | A2_II/UIM | IV_FALSE | A1_II/UIM | IV_FALSE | A0_II/UIM | IV_TRUE | DOUT_0_II/UIM | IV_TRUE | U8/eq_NE
PLA_TERM | 1 | 
SPPTERM | 5 | IV_TRUE | A2_II/UIM | IV_FALSE | A1_II/UIM | IV_FALSE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_TRUE | DOUT_4_II/UIM
PLA_TERM | 2 | 
SPPTERM | 5 | IV_FALSE | A2_II/UIM | IV_TRUE | A1_II/UIM | IV_FALSE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_TRUE | DOUT_2_II/UIM
PLA_TERM | 3 | 
SPPTERM | 5 | IV_TRUE | A2_II/UIM | IV_TRUE | A1_II/UIM | IV_FALSE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_TRUE | DOUT_6_II/UIM
PLA_TERM | 4 | 
SPPTERM | 5 | IV_FALSE | A2_II/UIM | IV_FALSE | A1_II/UIM | IV_TRUE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_TRUE | DOUT_1_II/UIM
PLA_TERM | 5 | 
SPPTERM | 5 | IV_TRUE | A2_II/UIM | IV_FALSE | A1_II/UIM | IV_TRUE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_TRUE | DOUT_5_II/UIM
PLA_TERM | 6 | 
SPPTERM | 5 | IV_FALSE | A2_II/UIM | IV_TRUE | A1_II/UIM | IV_TRUE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_TRUE | DOUT_3_II/UIM
PLA_TERM | 7 | 
SPPTERM | 5 | IV_TRUE | A2_II/UIM | IV_TRUE | A1_II/UIM | IV_TRUE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_TRUE | DOUT_7_II/UIM
PLA_TERM | 8 | 
SPPTERM | 4 | IV_TRUE | A4_II/UIM | IV_TRUE | B0_II/UIM | IV_TRUE | A5_II/UIM | IV_TRUE | B1_II/UIM
PLA_TERM | 9 | 
SPPTERM | 4 | IV_FALSE | A4_II/UIM | IV_FALSE | B0_II/UIM | IV_TRUE | A5_II/UIM | IV_TRUE | B1_II/UIM
PLA_TERM | 10 | 
SPPTERM | 4 | IV_TRUE | A4_II/UIM | IV_TRUE | B0_II/UIM | IV_FALSE | A5_II/UIM | IV_FALSE | B1_II/UIM
PLA_TERM | 11 | 
SPPTERM | 4 | IV_FALSE | A4_II/UIM | IV_FALSE | B0_II/UIM | IV_FALSE | A5_II/UIM | IV_FALSE | B1_II/UIM
PLA_TERM | 14 | 
SPPTERM | 1 | IV_TRUE | START_II/UIM
PLA_TERM | 16 | 
SPPTERM | 5 | IV_TRUE | A2_II/UIM | IV_FALSE | A1_II/UIM | IV_FALSE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_FALSE | A3_II/UIM
PLA_TERM | 34 | 
SPPTERM | 1 | IV_TRUE | START_II/UIM
PLA_TERM | 36 | 
SPPTERM | 5 | IV_FALSE | A2_II/UIM | IV_TRUE | A1_II/UIM | IV_TRUE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_FALSE | A3_II/UIM

PLA | FOOBAR2_ | 7
PLA_TERM | 8 | 
SPPTERM | 5 | IV_TRUE | A2_II/UIM | IV_FALSE | A1_II/UIM | IV_TRUE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_FALSE | A3_II/UIM
PLA_TERM | 10 | 
SPPTERM | 1 | IV_TRUE | START_II/UIM
PLA_TERM | 14 | 
SPPTERM | 5 | IV_TRUE | A2_II/UIM | IV_TRUE | A1_II/UIM | IV_FALSE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_FALSE | A3_II/UIM
PLA_TERM | 16 | 
SPPTERM | 1 | IV_TRUE | START_II/UIM
PLA_TERM | 20 | 
SPPTERM | 5 | IV_TRUE | A2_II/UIM | IV_TRUE | A1_II/UIM | IV_TRUE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_FALSE | A3_II/UIM
PLA_TERM | 28 | 
SPPTERM | 1 | IV_TRUE | START_II/UIM
PLA_TERM | 32 | 
SPPTERM | 5 | IV_FALSE | A2_II/UIM | IV_FALSE | A1_II/UIM | IV_FALSE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_TRUE | A3_II/UIM

PLA | FOOBAR3_ | 3
PLA_TERM | 12 | 
SPPTERM | 1 | IV_TRUE | SCLK_FPGA_II/UIM
PLA_TERM | 14 | 
SPPTERM | 1 | IV_TRUE | DIN_FPGA_II/UIM
PLA_TERM | 20 | 
SPPTERM | 1 | IV_TRUE | X_RESET_FPGA_II/UIM

PLA | FOOBAR4_ | 3
PLA_TERM | 10 | 
SPPTERM | 1 | IV_TRUE | START_II/UIM
PLA_TERM | 16 | 
SPPTERM | 5 | IV_FALSE | A2_II/UIM | IV_TRUE | A1_II/UIM | IV_FALSE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_FALSE | A3_II/UIM
PLA_TERM | 20 | 
SPPTERM | 1 | IV_TRUE | START_II/UIM

PLA | FOOBAR5_ | 12
PLA_TERM | 0 | 
SPPTERM | 1 | IV_FALSE | X_RESET_FPGA_II/UIM
PLA_TERM | 4 | 
SPPTERM | 5 | IV_TRUE | A2_II/UIM | IV_TRUE | A1_II/UIM | IV_TRUE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_TRUE | A3_II/UIM
PLA_TERM | 5 | 
SPPTERM | 1 | IV_TRUE | WSTRB_II/UIM
PLA_TERM | 10 | 
SPPTERM | 5 | IV_FALSE | A2_II/UIM | IV_TRUE | A1_II/UIM | IV_FALSE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_TRUE | A3_II/UIM
PLA_TERM | 16 | 
SPPTERM | 5 | IV_FALSE | A2_II/UIM | IV_FALSE | A1_II/UIM | IV_TRUE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_TRUE | A3_II/UIM
PLA_TERM | 20 | 
SPPTERM | 1 | IV_TRUE | X_SHDN_II/UIM
PLA_TERM | 21 | 
SPPTERM | 5 | IV_TRUE | A2_II/UIM | IV_FALSE | A1_II/UIM | IV_FALSE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_TRUE | A3_II/UIM
PLA_TERM | 32 | 
SPPTERM | 1 | IV_TRUE | X_SHDN_II/UIM
PLA_TERM | 33 | 
SPPTERM | 5 | IV_TRUE | A2_II/UIM | IV_FALSE | A1_II/UIM | IV_TRUE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_TRUE | A3_II/UIM
PLA_TERM | 34 | 
SPPTERM | 1 | IV_TRUE | X_SHDN_II/UIM
PLA_TERM | 35 | 
SPPTERM | 5 | IV_TRUE | A2_II/UIM | IV_TRUE | A1_II/UIM | IV_FALSE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_TRUE | A3_II/UIM
PLA_TERM | 36 | 
SPPTERM | 1 | IV_TRUE | X_SHDN_II/UIM

PLA | FOOBAR7_ | 3
PLA_TERM | 10 | 
SPPTERM | 5 | IV_FALSE | A2_II/UIM | IV_FALSE | A1_II/UIM | IV_TRUE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_FALSE | A3_II/UIM
PLA_TERM | 14 | 
SPPTERM | 1 | IV_TRUE | START_II/UIM
PLA_TERM | 16 | 
SPPTERM | 5 | IV_FALSE | A2_II/UIM | IV_FALSE | A1_II/UIM | IV_FALSE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_FALSE | A3_II/UIM

PLA | FOOBAR8_ | 1
PLA_TERM | 28 | 
SPPTERM | 5 | IV_FALSE | A2_II/UIM | IV_TRUE | A1_II/UIM | IV_TRUE | A0_II/UIM | IV_TRUE | U8/eq_NE | IV_TRUE | A3_II/UIM

GLOBAL_FCLK_IDX | FOOBAR1_ | -1 | -1

GLOBAL_FCLK_IDX | FOOBAR2_ | -1 | -1

GLOBAL_FCLK_IDX | FOOBAR3_ | -1 | -1

GLOBAL_FCLK_IDX | FOOBAR4_ | -1 | -1

GLOBAL_FCLK_IDX | FOOBAR5_ | -1 | -1

GLOBAL_FCLK_IDX | FOOBAR6_ | -1 | -1

GLOBAL_FCLK_IDX | FOOBAR7_ | -1 | -1

GLOBAL_FCLK_IDX | FOOBAR8_ | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR1_ | 0 | DOUT_7 | 84 | 2 | DOUT_1 | 42 | 3 | A4 | 45 | 4 | U8/eq_NE | NULL | 5 | B0 | 5
FB_ORDER_OF_INPUTS | FOOBAR1_ | 6 | A3 | 50 | 8 | DOUT_6 | 80 | 9 | A2 | 49 | 10 | A0 | 47 | 11 | B1 | 56
FB_ORDER_OF_INPUTS | FOOBAR1_ | 12 | A1 | 48 | 13 | DOUT_2 | 58 | 14 | A5 | 41 | 16 | DOUT_3 | 69 | 18 | DOUT_0 | 36
FB_ORDER_OF_INPUTS | FOOBAR1_ | 22 | START | 55 | 24 | DOUT_4 | 72 | 31 | DOUT_5 | 77

FB_IMUX_INDEX | FOOBAR1_ | 21 | -1 | 42 | 44 | 105 | 67 | 49 | -1 | 18 | 48 | 46 | 33 | 47 | 31 | 41 | -1 | 5 | -1 | 80 | -1 | -1 | -1 | 34 | -1 | 2 | -1 | -1 | -1 | -1 | -1 | -1 | 15 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR2_ | 4 | U8/eq_NE | NULL | 5 | A1 | 48 | 6 | A3 | 50 | 9 | A2 | 49 | 10 | A0 | 47
FB_ORDER_OF_INPUTS | FOOBAR2_ | 14 | START | 55

FB_IMUX_INDEX | FOOBAR2_ | -1 | -1 | -1 | -1 | 105 | 47 | 49 | -1 | -1 | 48 | 46 | -1 | -1 | -1 | 34 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR3_ | 4 | SCLK_FPGA | 53 | 6 | X_RESET_FPGA | 68 | 8 | DIN_FPGA | 52

FB_IMUX_INDEX | FOOBAR3_ | -1 | -1 | -1 | -1 | 36 | -1 | 6 | -1 | 37 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR4_ | 4 | U8/eq_NE | NULL | 5 | A1 | 48 | 6 | A3 | 50 | 9 | A2 | 49 | 10 | A0 | 47
FB_ORDER_OF_INPUTS | FOOBAR4_ | 14 | START | 55

FB_IMUX_INDEX | FOOBAR4_ | -1 | -1 | -1 | -1 | 105 | 47 | 49 | -1 | -1 | 48 | 46 | -1 | -1 | -1 | 34 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR5_ | 4 | U8/eq_NE | NULL | 5 | A1 | 48 | 6 | A3 | 50 | 9 | A2 | 49 | 10 | A0 | 47
FB_ORDER_OF_INPUTS | FOOBAR5_ | 12 | X_SHDN | 54 | 17 | X_RESET_FPGA | 68 | 20 | WSTRB | 65

FB_IMUX_INDEX | FOOBAR5_ | -1 | -1 | -1 | -1 | 105 | 47 | 49 | -1 | -1 | 48 | 46 | -1 | 35 | -1 | -1 | -1 | -1 | 6 | -1 | -1 | 9 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR7_ | 4 | U8/eq_NE | NULL | 5 | A1 | 48 | 6 | A3 | 50 | 9 | A2 | 49 | 10 | A0 | 47
FB_ORDER_OF_INPUTS | FOOBAR7_ | 14 | START | 55

FB_IMUX_INDEX | FOOBAR7_ | -1 | -1 | -1 | -1 | 105 | 47 | 49 | -1 | -1 | 48 | 46 | -1 | -1 | -1 | 34 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR8_ | 4 | U8/eq_NE | NULL | 5 | A1 | 48 | 6 | A3 | 50 | 9 | A2 | 49 | 10 | A0 | 47

FB_IMUX_INDEX | FOOBAR8_ | -1 | -1 | -1 | -1 | 105 | 47 | 49 | -1 | -1 | 48 | 46 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


