
cariomart_mss_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002c70  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000530  20002c70  20002c70  0000ac70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000b0  200031a0  200031a0  0000b1a0  2**2
                  ALLOC
  3 .stack        00003000  20003250  20003250  0000b1a0  2**0
                  ALLOC
  4 .comment      000001d9  00000000  00000000  0000b1a0  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 00000640  00000000  00000000  0000b379  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00001158  00000000  00000000  0000b9b9  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000a432  00000000  00000000  0000cb11  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001115  00000000  00000000  00016f43  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000032a3  00000000  00000000  00018058  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  0000174c  00000000  00000000  0001b2fc  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00003b9c  00000000  00000000  0001ca48  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000226c  00000000  00000000  000205e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macinfo 00046ab1  00000000  00000000  00022850  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .ARM.attributes 00000025  00000000  00000000  00069301  2**0
                  CONTENTS, READONLY
 15 .debug_ranges 000005f0  00000000  00000000  00069326  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	2000131d 	.word	0x2000131d
2000006c:	20001349 	.word	0x20001349
20000070:	20000333 	.word	0x20000333
20000074:	20000335 	.word	0x20000335
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20000343 	.word	0x20000343
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	20001985 	.word	0x20001985
2000021c:	200019ad 	.word	0x200019ad
20000220:	200019d5 	.word	0x200019d5
20000224:	200019fd 	.word	0x200019fd
20000228:	20001a25 	.word	0x20001a25
2000022c:	20001a4d 	.word	0x20001a4d
20000230:	20001a75 	.word	0x20001a75
20000234:	20001a9d 	.word	0x20001a9d
20000238:	20001ac5 	.word	0x20001ac5
2000023c:	20001aed 	.word	0x20001aed
20000240:	20001b15 	.word	0x20001b15
20000244:	20001b3d 	.word	0x20001b3d
20000248:	20001b65 	.word	0x20001b65
2000024c:	20001b8d 	.word	0x20001b8d
20000250:	20001bb5 	.word	0x20001bb5
20000254:	20001bdd 	.word	0x20001bdd
20000258:	20001c05 	.word	0x20001c05
2000025c:	20001c2d 	.word	0x20001c2d
20000260:	20001c55 	.word	0x20001c55
20000264:	20001c7d 	.word	0x20001c7d
20000268:	20001ca5 	.word	0x20001ca5
2000026c:	20001ccd 	.word	0x20001ccd
20000270:	20001cf5 	.word	0x20001cf5
20000274:	20001d1d 	.word	0x20001d1d
20000278:	20001d45 	.word	0x20001d45
2000027c:	20001d6d 	.word	0x20001d6d
20000280:	20001d95 	.word	0x20001d95
20000284:	20001dbd 	.word	0x20001dbd
20000288:	20001de5 	.word	0x20001de5
2000028c:	20001e0d 	.word	0x20001e0d
20000290:	20001e35 	.word	0x20001e35
20000294:	20001e5d 	.word	0x20001e5d

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>

20000332 <SPI0_IRQHandler>:
20000332:	e7fe      	b.n	20000332 <SPI0_IRQHandler>

20000334 <SPI1_IRQHandler>:
20000334:	e7fe      	b.n	20000334 <SPI1_IRQHandler>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>

20000342 <Timer1_IRQHandler>:
20000342:	e7fe      	b.n	20000342 <Timer1_IRQHandler>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>
200003fa:	e7fe      	b.n	200003fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
200003fc:	e7fe      	b.n	200003fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
200003fe:	e7fe      	b.n	200003fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
20000400:	e7fe      	b.n	20000400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
20000402:	e7fe      	b.n	20000402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
20000404:	e7fe      	b.n	20000404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
20000406:	e7fe      	b.n	20000406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
20000408:	e7fe      	b.n	20000408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
2000040a:	e7fe      	b.n	2000040a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
2000040c:	e7fe      	b.n	2000040c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
2000040e:	e7fe      	b.n	2000040e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
20000410:	e7fe      	b.n	20000410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
20000412:	e7fe      	b.n	20000412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
20000414:	e7fe      	b.n	20000414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
20000416:	e7fe      	b.n	20000416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
20000418:	e7fe      	b.n	20000418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
2000041a:	e7fe      	b.n	2000041a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
2000041c:	e7fe      	b.n	2000041c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
2000041e:	e7fe      	b.n	2000041e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
20000420:	e7fe      	b.n	20000420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
20000422:	e7fe      	b.n	20000422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
20000424:	e7fe      	b.n	20000424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
20000426:	e7fe      	b.n	20000426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
20000428:	e7fe      	b.n	20000428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
2000042a:	e7fe      	b.n	2000042a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
2000042c:	e7fe      	b.n	2000042c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
2000042e:	e7fe      	b.n	2000042e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
20000430:	e7fe      	b.n	20000430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
20000432:	e7fe      	b.n	20000432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
20000434:	e7fe      	b.n	20000434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
20000436:	e7fe      	b.n	20000436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
20000438:	e7fe      	b.n	20000438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
2000043a:	0000      	.short	0x0000
2000043c:	20001531 	.word	0x20001531
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	20002c70 	.word	0x20002c70
20000450:	20002c70 	.word	0x20002c70
20000454:	20002c70 	.word	0x20002c70
20000458:	200031a0 	.word	0x200031a0
2000045c:	00000000 	.word	0x00000000
20000460:	200031a0 	.word	0x200031a0
20000464:	20003250 	.word	0x20003250
20000468:	20001e85 	.word	0x20001e85
2000046c:	200004b9 	.word	0x200004b9

20000470 <__do_global_dtors_aux>:
20000470:	f243 13a0 	movw	r3, #12704	; 0x31a0
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f642 4070 	movw	r0, #11376	; 0x2c70
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <MSS_GPIO_get_inputs>:
        gpio_inputs = MSS_GPIO_get_inputs();
    @endcode
 */
static __INLINE uint32_t
MSS_GPIO_get_inputs( void )
{
200004a0:	b480      	push	{r7}
200004a2:	af00      	add	r7, sp, #0
    return GPIO->GPIO_IN;
200004a4:	f243 0300 	movw	r3, #12288	; 0x3000
200004a8:	f2c4 0301 	movt	r3, #16385	; 0x4001
200004ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
}
200004b0:	4618      	mov	r0, r3
200004b2:	46bd      	mov	sp, r7
200004b4:	bc80      	pop	{r7}
200004b6:	4770      	bx	lr

200004b8 <main>:
#include "drivers/mss_ace/mss_ace.h"
#include "drivers/mss_gpio/mss_gpio.h"

ace_channel_handle_t adc_handler;

int main() {
200004b8:	b590      	push	{r4, r7, lr}
200004ba:	b08b      	sub	sp, #44	; 0x2c
200004bc:	af00      	add	r7, sp, #0
	ACE_init();
200004be:	f000 ffcb 	bl	20001458 <ACE_init>
	XBEE_init();
200004c2:	f000 fa15 	bl	200008f0 <XBEE_init>
	MSS_GPIO_init();
200004c6:	f000 ff73 	bl	200013b0 <MSS_GPIO_init>
	MSS_GPIO_config( MSS_GPIO_0 , MSS_GPIO_INPUT_MODE );
200004ca:	f04f 0000 	mov.w	r0, #0
200004ce:	f04f 0102 	mov.w	r1, #2
200004d2:	f000 ffa3 	bl	2000141c <MSS_GPIO_config>
	MSS_GPIO_config( MSS_GPIO_1 , MSS_GPIO_INPUT_MODE );
200004d6:	f04f 0001 	mov.w	r0, #1
200004da:	f04f 0102 	mov.w	r1, #2
200004de:	f000 ff9d 	bl	2000141c <MSS_GPIO_config>

	// handler for ADC channel 2
	adc_handler = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_0");
200004e2:	f642 20cc 	movw	r0, #10956	; 0x2acc
200004e6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200004ea:	f000 ffbd 	bl	20001468 <ACE_get_channel_handle>
200004ee:	4603      	mov	r3, r0
200004f0:	461a      	mov	r2, r3
200004f2:	f243 13f0 	movw	r3, #12784	; 0x31f0
200004f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004fa:	701a      	strb	r2, [r3, #0]

	// Calibrate the accelerometer 659
	uint16_t center_position = 655;
200004fc:	f240 238f 	movw	r3, #655	; 0x28f
20000500:	833b      	strh	r3, [r7, #24]
20000502:	e000      	b.n	20000506 <main+0x4e>
			free(adc_string);
			strcat(packet, "\r\n");
			XBEE_send(packet);
			delay(40);
		}
	}
20000504:	bf00      	nop
	// Calibrate the accelerometer 659
	uint16_t center_position = 655;


	while(1){
		game_enabled = 1;
20000506:	f243 13f4 	movw	r3, #12788	; 0x31f4
2000050a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000050e:	f04f 0201 	mov.w	r2, #1
20000512:	601a      	str	r2, [r3, #0]
		if (game_enabled) {
20000514:	f243 13f4 	movw	r3, #12788	; 0x31f4
20000518:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000051c:	681b      	ldr	r3, [r3, #0]
2000051e:	2b00      	cmp	r3, #0
20000520:	d0f0      	beq.n	20000504 <main+0x4c>
			uint16_t adc_data = (ACE_get_ppe_sample(adc_handler) >> 2) - center_position + 335;
20000522:	f243 13f0 	movw	r3, #12784	; 0x31f0
20000526:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000052a:	781b      	ldrb	r3, [r3, #0]
2000052c:	4618      	mov	r0, r3
2000052e:	f000 ffd5 	bl	200014dc <ACE_get_ppe_sample>
20000532:	4603      	mov	r3, r0
20000534:	ea4f 0393 	mov.w	r3, r3, lsr #2
20000538:	b29a      	uxth	r2, r3
2000053a:	8b3b      	ldrh	r3, [r7, #24]
2000053c:	ebc3 0302 	rsb	r3, r3, r2
20000540:	b29b      	uxth	r3, r3
20000542:	f503 73a6 	add.w	r3, r3, #332	; 0x14c
20000546:	f103 0303 	add.w	r3, r3, #3
2000054a:	837b      	strh	r3, [r7, #26]
			uint32_t button_state = (MSS_GPIO_get_inputs() & (MSS_GPIO_0_MASK | MSS_GPIO_1_MASK)) % 3;
2000054c:	f7ff ffa8 	bl	200004a0 <MSS_GPIO_get_inputs>
20000550:	4603      	mov	r3, r0
20000552:	f003 0203 	and.w	r2, r3, #3
20000556:	f64a 23ab 	movw	r3, #43691	; 0xaaab
2000055a:	f6ca 23aa 	movt	r3, #43690	; 0xaaaa
2000055e:	fba3 1302 	umull	r1, r3, r3, r2
20000562:	ea4f 0153 	mov.w	r1, r3, lsr #1
20000566:	460b      	mov	r3, r1
20000568:	ea4f 0343 	mov.w	r3, r3, lsl #1
2000056c:	440b      	add	r3, r1
2000056e:	ebc3 0302 	rsb	r3, r3, r2
20000572:	61fb      	str	r3, [r7, #28]
			char packet[20] = "2,";
20000574:	f642 4332 	movw	r3, #11314	; 0x2c32
20000578:	607b      	str	r3, [r7, #4]
2000057a:	f107 0308 	add.w	r3, r7, #8
2000057e:	f04f 0200 	mov.w	r2, #0
20000582:	601a      	str	r2, [r3, #0]
20000584:	f103 0304 	add.w	r3, r3, #4
20000588:	f04f 0200 	mov.w	r2, #0
2000058c:	601a      	str	r2, [r3, #0]
2000058e:	f103 0304 	add.w	r3, r3, #4
20000592:	f04f 0200 	mov.w	r2, #0
20000596:	601a      	str	r2, [r3, #0]
20000598:	f103 0304 	add.w	r3, r3, #4
2000059c:	f04f 0200 	mov.w	r2, #0
200005a0:	601a      	str	r2, [r3, #0]
200005a2:	f103 0304 	add.w	r3, r3, #4
			char* button_string = itoa(button_state);
200005a6:	69fb      	ldr	r3, [r7, #28]
200005a8:	4618      	mov	r0, r3
200005aa:	f000 f937 	bl	2000081c <itoa>
200005ae:	4603      	mov	r3, r0
200005b0:	623b      	str	r3, [r7, #32]
			if (strlen(button_string) == 0) strcat(packet,"0");
200005b2:	6a3b      	ldr	r3, [r7, #32]
200005b4:	781b      	ldrb	r3, [r3, #0]
200005b6:	2b00      	cmp	r3, #0
200005b8:	d112      	bne.n	200005e0 <main+0x128>
200005ba:	f107 0404 	add.w	r4, r7, #4
200005be:	f107 0304 	add.w	r3, r7, #4
200005c2:	4618      	mov	r0, r3
200005c4:	f002 f8ca 	bl	2000275c <strlen>
200005c8:	4603      	mov	r3, r0
200005ca:	4423      	add	r3, r4
200005cc:	4618      	mov	r0, r3
200005ce:	f642 21e0 	movw	r1, #10976	; 0x2ae0
200005d2:	f2c2 0100 	movt	r1, #8192	; 0x2000
200005d6:	f04f 0202 	mov.w	r2, #2
200005da:	f001 ff5d 	bl	20002498 <memcpy>
200005de:	e005      	b.n	200005ec <main+0x134>
			else strcat(packet, button_string);
200005e0:	f107 0304 	add.w	r3, r7, #4
200005e4:	4618      	mov	r0, r3
200005e6:	6a39      	ldr	r1, [r7, #32]
200005e8:	f002 f836 	bl	20002658 <strcat>
			free(button_string);
200005ec:	6a38      	ldr	r0, [r7, #32]
200005ee:	f001 fc71 	bl	20001ed4 <free>
			strcat(packet, ",");
200005f2:	f107 0304 	add.w	r3, r7, #4
200005f6:	4618      	mov	r0, r3
200005f8:	f642 21e4 	movw	r1, #10980	; 0x2ae4
200005fc:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000600:	f002 f82a 	bl	20002658 <strcat>
			char* adc_string = itoa(adc_data);
20000604:	8b7b      	ldrh	r3, [r7, #26]
20000606:	4618      	mov	r0, r3
20000608:	f000 f908 	bl	2000081c <itoa>
2000060c:	4603      	mov	r3, r0
2000060e:	627b      	str	r3, [r7, #36]	; 0x24
			strcat(packet, adc_string);
20000610:	f107 0304 	add.w	r3, r7, #4
20000614:	4618      	mov	r0, r3
20000616:	6a79      	ldr	r1, [r7, #36]	; 0x24
20000618:	f002 f81e 	bl	20002658 <strcat>
			free(adc_string);
2000061c:	6a78      	ldr	r0, [r7, #36]	; 0x24
2000061e:	f001 fc59 	bl	20001ed4 <free>
			strcat(packet, "\r\n");
20000622:	f107 0304 	add.w	r3, r7, #4
20000626:	4618      	mov	r0, r3
20000628:	f642 21e8 	movw	r1, #10984	; 0x2ae8
2000062c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000630:	f002 f812 	bl	20002658 <strcat>
			XBEE_send(packet);
20000634:	f107 0304 	add.w	r3, r7, #4
20000638:	4618      	mov	r0, r3
2000063a:	f000 f973 	bl	20000924 <XBEE_send>
			delay(40);
2000063e:	f04f 0028 	mov.w	r0, #40	; 0x28
20000642:	f000 f8a9 	bl	20000798 <delay>
		}
	}
20000646:	e75e      	b.n	20000506 <main+0x4e>

20000648 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20000648:	b480      	push	{r7}
2000064a:	b083      	sub	sp, #12
2000064c:	af00      	add	r7, sp, #0
2000064e:	4603      	mov	r3, r0
20000650:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20000652:	f24e 1300 	movw	r3, #57600	; 0xe100
20000656:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000065a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000065e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000662:	88f9      	ldrh	r1, [r7, #6]
20000664:	f001 011f 	and.w	r1, r1, #31
20000668:	f04f 0001 	mov.w	r0, #1
2000066c:	fa00 f101 	lsl.w	r1, r0, r1
20000670:	f102 0220 	add.w	r2, r2, #32
20000674:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000678:	f107 070c 	add.w	r7, r7, #12
2000067c:	46bd      	mov	sp, r7
2000067e:	bc80      	pop	{r7}
20000680:	4770      	bx	lr
20000682:	bf00      	nop

20000684 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20000684:	b480      	push	{r7}
20000686:	b083      	sub	sp, #12
20000688:	af00      	add	r7, sp, #0
2000068a:	4603      	mov	r3, r0
2000068c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000068e:	f24e 1300 	movw	r3, #57600	; 0xe100
20000692:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000696:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000069a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000069e:	88f9      	ldrh	r1, [r7, #6]
200006a0:	f001 011f 	and.w	r1, r1, #31
200006a4:	f04f 0001 	mov.w	r0, #1
200006a8:	fa00 f101 	lsl.w	r1, r0, r1
200006ac:	f102 0260 	add.w	r2, r2, #96	; 0x60
200006b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200006b4:	f107 070c 	add.w	r7, r7, #12
200006b8:	46bd      	mov	sp, r7
200006ba:	bc80      	pop	{r7}
200006bc:	4770      	bx	lr
200006be:	bf00      	nop

200006c0 <MSS_TIM2_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE 
 */
static __INLINE void MSS_TIM2_init( mss_timer_mode_t mode )
{
200006c0:	b580      	push	{r7, lr}
200006c2:	b082      	sub	sp, #8
200006c4:	af00      	add	r7, sp, #0
200006c6:	4603      	mov	r3, r0
200006c8:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer2_IRQn );             /* Disable timer 2 irq in the Cortex-M3 NVIC */  
200006ca:	f04f 0015 	mov.w	r0, #21
200006ce:	f7ff ffbb 	bl	20000648 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
200006d2:	f242 0300 	movw	r3, #8192	; 0x2000
200006d6:	f2ce 0304 	movt	r3, #57348	; 0xe004
200006da:	f242 0200 	movw	r2, #8192	; 0x2000
200006de:	f2ce 0204 	movt	r2, #57348	; 0xe004
200006e2:	6b12      	ldr	r2, [r2, #48]	; 0x30
200006e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
200006e8:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
200006ea:	f245 0300 	movw	r3, #20480	; 0x5000
200006ee:	f2c4 0300 	movt	r3, #16384	; 0x4000
200006f2:	f04f 0200 	mov.w	r2, #0
200006f6:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM2ENABLE = 0U;             /* disable timer */
200006f8:	f240 0300 	movw	r3, #0
200006fc:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000700:	f04f 0200 	mov.w	r2, #0
20000704:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
    TIMER_BITBAND->TIM2INTEN = 0U;              /* disable interrupt */
20000708:	f240 0300 	movw	r3, #0
2000070c:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000710:	f04f 0200 	mov.w	r2, #0
20000714:	f8c3 2488 	str.w	r2, [r3, #1160]	; 0x488
    TIMER_BITBAND->TIM2MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
20000718:	f240 0300 	movw	r3, #0
2000071c:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000720:	79fa      	ldrb	r2, [r7, #7]
20000722:	f8c3 2484 	str.w	r2, [r3, #1156]	; 0x484
    
    TIMER->TIM2_RIS = 1U;                       /* clear timer 2 interrupt */
20000726:	f245 0300 	movw	r3, #20480	; 0x5000
2000072a:	f2c4 0300 	movt	r3, #16384	; 0x4000
2000072e:	f04f 0201 	mov.w	r2, #1
20000732:	629a      	str	r2, [r3, #40]	; 0x28
    NVIC_ClearPendingIRQ( Timer2_IRQn );        /* clear timer 2 interrupt within NVIC */
20000734:	f04f 0015 	mov.w	r0, #21
20000738:	f7ff ffa4 	bl	20000684 <NVIC_ClearPendingIRQ>
}
2000073c:	f107 0708 	add.w	r7, r7, #8
20000740:	46bd      	mov	sp, r7
20000742:	bd80      	pop	{r7, pc}

20000744 <MSS_TIM2_start>:
  MSS_TIM2_load_immediate() or MSS_TIM2_load_background() functions. 
  Note: The MSS_TIM2_start() function is also used to resume the down-counter
        if previously stopped using the MSS_TIM2_stop() function.
 */
static __INLINE void MSS_TIM2_start( void )
{
20000744:	b480      	push	{r7}
20000746:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2ENABLE = 1U;    /* enable timer */
20000748:	f240 0300 	movw	r3, #0
2000074c:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000750:	f04f 0201 	mov.w	r2, #1
20000754:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
}
20000758:	46bd      	mov	sp, r7
2000075a:	bc80      	pop	{r7}
2000075c:	4770      	bx	lr
2000075e:	bf00      	nop

20000760 <MSS_TIM2_get_current_value>:
/*-------------------------------------------------------------------------*//**
  The MSS_TIM2_get_current_value() returns the current value of the Timer 2
  down-counter.
 */
static __INLINE uint32_t MSS_TIM2_get_current_value( void )
{
20000760:	b480      	push	{r7}
20000762:	af00      	add	r7, sp, #0
    return TIMER->TIM2_VAL;
20000764:	f245 0300 	movw	r3, #20480	; 0x5000
20000768:	f2c4 0300 	movt	r3, #16384	; 0x4000
2000076c:	699b      	ldr	r3, [r3, #24]
}
2000076e:	4618      	mov	r0, r3
20000770:	46bd      	mov	sp, r7
20000772:	bc80      	pop	{r7}
20000774:	4770      	bx	lr
20000776:	bf00      	nop

20000778 <MSS_TIM2_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 2
    down-counter will start decrementing. 
 */
static __INLINE void MSS_TIM2_load_immediate(uint32_t load_value)
{
20000778:	b480      	push	{r7}
2000077a:	b083      	sub	sp, #12
2000077c:	af00      	add	r7, sp, #0
2000077e:	6078      	str	r0, [r7, #4]
    TIMER->TIM2_LOADVAL = load_value;
20000780:	f245 0300 	movw	r3, #20480	; 0x5000
20000784:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000788:	687a      	ldr	r2, [r7, #4]
2000078a:	61da      	str	r2, [r3, #28]
}
2000078c:	f107 070c 	add.w	r7, r7, #12
20000790:	46bd      	mov	sp, r7
20000792:	bc80      	pop	{r7}
20000794:	4770      	bx	lr
20000796:	bf00      	nop

20000798 <delay>:
#include <stdlib.h>
#include "utility.h"
#include "drivers/mss_timer/mss_timer.h"

void delay(int ms) {
20000798:	b580      	push	{r7, lr}
2000079a:	b082      	sub	sp, #8
2000079c:	af00      	add	r7, sp, #0
2000079e:	6078      	str	r0, [r7, #4]
	MSS_TIM2_init(MSS_TIMER_ONE_SHOT_MODE);
200007a0:	f04f 0001 	mov.w	r0, #1
200007a4:	f7ff ff8c 	bl	200006c0 <MSS_TIM2_init>
	MSS_TIM2_load_immediate(ms * 100000);
200007a8:	687a      	ldr	r2, [r7, #4]
200007aa:	f248 63a0 	movw	r3, #34464	; 0x86a0
200007ae:	f2c0 0301 	movt	r3, #1
200007b2:	fb03 f302 	mul.w	r3, r3, r2
200007b6:	4618      	mov	r0, r3
200007b8:	f7ff ffde 	bl	20000778 <MSS_TIM2_load_immediate>
	MSS_TIM2_start();
200007bc:	f7ff ffc2 	bl	20000744 <MSS_TIM2_start>
	while (MSS_TIM2_get_current_value() > 0);
200007c0:	f7ff ffce 	bl	20000760 <MSS_TIM2_get_current_value>
200007c4:	4603      	mov	r3, r0
200007c6:	2b00      	cmp	r3, #0
200007c8:	d1fa      	bne.n	200007c0 <delay+0x28>
}
200007ca:	f107 0708 	add.w	r7, r7, #8
200007ce:	46bd      	mov	sp, r7
200007d0:	bd80      	pop	{r7, pc}
200007d2:	bf00      	nop

200007d4 <no_of_digits>:

int no_of_digits(int num) {
200007d4:	b480      	push	{r7}
200007d6:	b085      	sub	sp, #20
200007d8:	af00      	add	r7, sp, #0
200007da:	6078      	str	r0, [r7, #4]
    int digit_count = 0;
200007dc:	f04f 0300 	mov.w	r3, #0
200007e0:	60fb      	str	r3, [r7, #12]

    while(num > 0) {
200007e2:	e011      	b.n	20000808 <no_of_digits+0x34>
        digit_count++;
200007e4:	68fb      	ldr	r3, [r7, #12]
200007e6:	f103 0301 	add.w	r3, r3, #1
200007ea:	60fb      	str	r3, [r7, #12]
        num /= 10;
200007ec:	687a      	ldr	r2, [r7, #4]
200007ee:	f246 6367 	movw	r3, #26215	; 0x6667
200007f2:	f2c6 6366 	movt	r3, #26214	; 0x6666
200007f6:	fb83 1302 	smull	r1, r3, r3, r2
200007fa:	ea4f 01a3 	mov.w	r1, r3, asr #2
200007fe:	ea4f 73e2 	mov.w	r3, r2, asr #31
20000802:	ebc3 0301 	rsb	r3, r3, r1
20000806:	607b      	str	r3, [r7, #4]
}

int no_of_digits(int num) {
    int digit_count = 0;

    while(num > 0) {
20000808:	687b      	ldr	r3, [r7, #4]
2000080a:	2b00      	cmp	r3, #0
2000080c:	dcea      	bgt.n	200007e4 <no_of_digits+0x10>
        digit_count++;
        num /= 10;
    }

    return digit_count;
2000080e:	68fb      	ldr	r3, [r7, #12]
}
20000810:	4618      	mov	r0, r3
20000812:	f107 0714 	add.w	r7, r7, #20
20000816:	46bd      	mov	sp, r7
20000818:	bc80      	pop	{r7}
2000081a:	4770      	bx	lr

2000081c <itoa>:

char* itoa(int num)
{
2000081c:	b580      	push	{r7, lr}
2000081e:	b084      	sub	sp, #16
20000820:	af00      	add	r7, sp, #0
20000822:	6078      	str	r0, [r7, #4]
    char *str;
    int digit_count = 0;
20000824:	f04f 0300 	mov.w	r3, #0
20000828:	60fb      	str	r3, [r7, #12]

    if(num < 0)
2000082a:	687b      	ldr	r3, [r7, #4]
2000082c:	2b00      	cmp	r3, #0
2000082e:	da07      	bge.n	20000840 <itoa+0x24>
    {
        num = -1*num;
20000830:	687b      	ldr	r3, [r7, #4]
20000832:	f1c3 0300 	rsb	r3, r3, #0
20000836:	607b      	str	r3, [r7, #4]
        digit_count++;
20000838:	68fb      	ldr	r3, [r7, #12]
2000083a:	f103 0301 	add.w	r3, r3, #1
2000083e:	60fb      	str	r3, [r7, #12]
    }

    digit_count += no_of_digits(num);
20000840:	6878      	ldr	r0, [r7, #4]
20000842:	f7ff ffc7 	bl	200007d4 <no_of_digits>
20000846:	4603      	mov	r3, r0
20000848:	68fa      	ldr	r2, [r7, #12]
2000084a:	4413      	add	r3, r2
2000084c:	60fb      	str	r3, [r7, #12]
    str = malloc(sizeof(char)*(digit_count+1));
2000084e:	68fb      	ldr	r3, [r7, #12]
20000850:	f103 0301 	add.w	r3, r3, #1
20000854:	4618      	mov	r0, r3
20000856:	f001 fb45 	bl	20001ee4 <malloc>
2000085a:	4603      	mov	r3, r0
2000085c:	60bb      	str	r3, [r7, #8]

    str[digit_count] = '\0';
2000085e:	68fa      	ldr	r2, [r7, #12]
20000860:	68bb      	ldr	r3, [r7, #8]
20000862:	4413      	add	r3, r2
20000864:	f04f 0200 	mov.w	r2, #0
20000868:	701a      	strb	r2, [r3, #0]

    while(num > 0)
2000086a:	e031      	b.n	200008d0 <itoa+0xb4>
    {
        str[digit_count-1] = num%10 + '0';
2000086c:	68fb      	ldr	r3, [r7, #12]
2000086e:	f103 32ff 	add.w	r2, r3, #4294967295
20000872:	68bb      	ldr	r3, [r7, #8]
20000874:	eb02 0003 	add.w	r0, r2, r3
20000878:	6879      	ldr	r1, [r7, #4]
2000087a:	f246 6367 	movw	r3, #26215	; 0x6667
2000087e:	f2c6 6366 	movt	r3, #26214	; 0x6666
20000882:	fb83 2301 	smull	r2, r3, r3, r1
20000886:	ea4f 02a3 	mov.w	r2, r3, asr #2
2000088a:	ea4f 73e1 	mov.w	r3, r1, asr #31
2000088e:	ebc3 0202 	rsb	r2, r3, r2
20000892:	4613      	mov	r3, r2
20000894:	ea4f 0383 	mov.w	r3, r3, lsl #2
20000898:	4413      	add	r3, r2
2000089a:	ea4f 0343 	mov.w	r3, r3, lsl #1
2000089e:	ebc3 0201 	rsb	r2, r3, r1
200008a2:	b2d3      	uxtb	r3, r2
200008a4:	f103 0330 	add.w	r3, r3, #48	; 0x30
200008a8:	b2db      	uxtb	r3, r3
200008aa:	7003      	strb	r3, [r0, #0]
        num = num/10;
200008ac:	687a      	ldr	r2, [r7, #4]
200008ae:	f246 6367 	movw	r3, #26215	; 0x6667
200008b2:	f2c6 6366 	movt	r3, #26214	; 0x6666
200008b6:	fb83 1302 	smull	r1, r3, r3, r2
200008ba:	ea4f 01a3 	mov.w	r1, r3, asr #2
200008be:	ea4f 73e2 	mov.w	r3, r2, asr #31
200008c2:	ebc3 0301 	rsb	r3, r3, r1
200008c6:	607b      	str	r3, [r7, #4]
        digit_count--;
200008c8:	68fb      	ldr	r3, [r7, #12]
200008ca:	f103 33ff 	add.w	r3, r3, #4294967295
200008ce:	60fb      	str	r3, [r7, #12]
    digit_count += no_of_digits(num);
    str = malloc(sizeof(char)*(digit_count+1));

    str[digit_count] = '\0';

    while(num > 0)
200008d0:	687b      	ldr	r3, [r7, #4]
200008d2:	2b00      	cmp	r3, #0
200008d4:	dcca      	bgt.n	2000086c <itoa+0x50>
        str[digit_count-1] = num%10 + '0';
        num = num/10;
        digit_count--;
    }

    if(digit_count == 1)
200008d6:	68fb      	ldr	r3, [r7, #12]
200008d8:	2b01      	cmp	r3, #1
200008da:	d103      	bne.n	200008e4 <itoa+0xc8>
        str[0] = '-';
200008dc:	68bb      	ldr	r3, [r7, #8]
200008de:	f04f 022d 	mov.w	r2, #45	; 0x2d
200008e2:	701a      	strb	r2, [r3, #0]

    return str;
200008e4:	68bb      	ldr	r3, [r7, #8]
}
200008e6:	4618      	mov	r0, r3
200008e8:	f107 0710 	add.w	r7, r7, #16
200008ec:	46bd      	mov	sp, r7
200008ee:	bd80      	pop	{r7, pc}

200008f0 <XBEE_init>:
#include "xbee.h"
#include "drivers/mss_uart/mss_uart.h"

void XBEE_init(void) {
200008f0:	b580      	push	{r7, lr}
200008f2:	af00      	add	r7, sp, #0
	MSS_UART_init(
200008f4:	f243 10f8 	movw	r0, #12792	; 0x31f8
200008f8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200008fc:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
20000900:	f04f 0203 	mov.w	r2, #3
20000904:	f000 f95a 	bl	20000bbc <MSS_UART_init>
		&g_mss_uart1,
		MSS_UART_115200_BAUD,
		MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
	);
	MSS_UART_set_rx_handler( &g_mss_uart1, XBEE_rx_handler, MSS_UART_FIFO_SINGLE_BYTE);
20000908:	f243 10f8 	movw	r0, #12792	; 0x31f8
2000090c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000910:	f640 1145 	movw	r1, #2373	; 0x945
20000914:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000918:	f04f 0200 	mov.w	r2, #0
2000091c:	f000 fcaa 	bl	20001274 <MSS_UART_set_rx_handler>
}
20000920:	bd80      	pop	{r7, pc}
20000922:	bf00      	nop

20000924 <XBEE_send>:

void XBEE_send(char* data) {
20000924:	b580      	push	{r7, lr}
20000926:	b082      	sub	sp, #8
20000928:	af00      	add	r7, sp, #0
2000092a:	6078      	str	r0, [r7, #4]
	MSS_UART_polled_tx_string( &g_mss_uart1, (uint8_t*)data);
2000092c:	f243 10f8 	movw	r0, #12792	; 0x31f8
20000930:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000934:	6879      	ldr	r1, [r7, #4]
20000936:	f000 fab5 	bl	20000ea4 <MSS_UART_polled_tx_string>
}
2000093a:	f107 0708 	add.w	r7, r7, #8
2000093e:	46bd      	mov	sp, r7
20000940:	bd80      	pop	{r7, pc}
20000942:	bf00      	nop

20000944 <XBEE_rx_handler>:

void XBEE_rx_handler( mss_uart_instance_t * this_uart ) {
20000944:	b580      	push	{r7, lr}
20000946:	b094      	sub	sp, #80	; 0x50
20000948:	af00      	add	r7, sp, #0
2000094a:	6078      	str	r0, [r7, #4]
	char rx_buff[1];
	char recieved_data[50];
	int rx_size = MSS_UART_get_rx( this_uart, (uint8_t*)rx_buff, sizeof(rx_buff) );
2000094c:	f107 0340 	add.w	r3, r7, #64	; 0x40
20000950:	6878      	ldr	r0, [r7, #4]
20000952:	4619      	mov	r1, r3
20000954:	f04f 0201 	mov.w	r2, #1
20000958:	f000 fb0c 	bl	20000f74 <MSS_UART_get_rx>
2000095c:	4603      	mov	r3, r0
2000095e:	647b      	str	r3, [r7, #68]	; 0x44
	if (*rx_buff == '\r' || *rx_buff == '\n') rx_size = MSS_UART_get_rx( this_uart, (uint8_t*)rx_buff, sizeof(rx_buff) );
20000960:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
20000964:	2b0d      	cmp	r3, #13
20000966:	d003      	beq.n	20000970 <XBEE_rx_handler+0x2c>
20000968:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
2000096c:	2b0a      	cmp	r3, #10
2000096e:	d109      	bne.n	20000984 <XBEE_rx_handler+0x40>
20000970:	f107 0340 	add.w	r3, r7, #64	; 0x40
20000974:	6878      	ldr	r0, [r7, #4]
20000976:	4619      	mov	r1, r3
20000978:	f04f 0201 	mov.w	r2, #1
2000097c:	f000 fafa 	bl	20000f74 <MSS_UART_get_rx>
20000980:	4603      	mov	r3, r0
20000982:	647b      	str	r3, [r7, #68]	; 0x44
	if (*rx_buff == '\r' || *rx_buff == '\n') rx_size = MSS_UART_get_rx( this_uart, (uint8_t*)rx_buff, sizeof(rx_buff) );
20000984:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
20000988:	2b0d      	cmp	r3, #13
2000098a:	d003      	beq.n	20000994 <XBEE_rx_handler+0x50>
2000098c:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
20000990:	2b0a      	cmp	r3, #10
20000992:	d109      	bne.n	200009a8 <XBEE_rx_handler+0x64>
20000994:	f107 0340 	add.w	r3, r7, #64	; 0x40
20000998:	6878      	ldr	r0, [r7, #4]
2000099a:	4619      	mov	r1, r3
2000099c:	f04f 0201 	mov.w	r2, #1
200009a0:	f000 fae8 	bl	20000f74 <MSS_UART_get_rx>
200009a4:	4603      	mov	r3, r0
200009a6:	647b      	str	r3, [r7, #68]	; 0x44

	int i = 0, no_rcv = 0;
200009a8:	f04f 0300 	mov.w	r3, #0
200009ac:	64bb      	str	r3, [r7, #72]	; 0x48
200009ae:	f04f 0300 	mov.w	r3, #0
200009b2:	64fb      	str	r3, [r7, #76]	; 0x4c
	while (*rx_buff != '\n' && *rx_buff != '\r' && i < 50 && no_rcv < 500) {
200009b4:	e020      	b.n	200009f8 <XBEE_rx_handler+0xb4>
		if (rx_size > 0) {
200009b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
200009b8:	2b00      	cmp	r3, #0
200009ba:	dd0f      	ble.n	200009dc <XBEE_rx_handler+0x98>
			recieved_data[i++] = *rx_buff;
200009bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
200009be:	f897 2040 	ldrb.w	r2, [r7, #64]	; 0x40
200009c2:	f107 0150 	add.w	r1, r7, #80	; 0x50
200009c6:	440b      	add	r3, r1
200009c8:	f803 2c44 	strb.w	r2, [r3, #-68]
200009cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
200009ce:	f103 0301 	add.w	r3, r3, #1
200009d2:	64bb      	str	r3, [r7, #72]	; 0x48
			no_rcv = 0;
200009d4:	f04f 0300 	mov.w	r3, #0
200009d8:	64fb      	str	r3, [r7, #76]	; 0x4c
200009da:	e003      	b.n	200009e4 <XBEE_rx_handler+0xa0>
		}
		else no_rcv++;
200009dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
200009de:	f103 0301 	add.w	r3, r3, #1
200009e2:	64fb      	str	r3, [r7, #76]	; 0x4c
		rx_size = MSS_UART_get_rx( this_uart, (uint8_t*)rx_buff, sizeof(rx_buff) );
200009e4:	f107 0340 	add.w	r3, r7, #64	; 0x40
200009e8:	6878      	ldr	r0, [r7, #4]
200009ea:	4619      	mov	r1, r3
200009ec:	f04f 0201 	mov.w	r2, #1
200009f0:	f000 fac0 	bl	20000f74 <MSS_UART_get_rx>
200009f4:	4603      	mov	r3, r0
200009f6:	647b      	str	r3, [r7, #68]	; 0x44
	int rx_size = MSS_UART_get_rx( this_uart, (uint8_t*)rx_buff, sizeof(rx_buff) );
	if (*rx_buff == '\r' || *rx_buff == '\n') rx_size = MSS_UART_get_rx( this_uart, (uint8_t*)rx_buff, sizeof(rx_buff) );
	if (*rx_buff == '\r' || *rx_buff == '\n') rx_size = MSS_UART_get_rx( this_uart, (uint8_t*)rx_buff, sizeof(rx_buff) );

	int i = 0, no_rcv = 0;
	while (*rx_buff != '\n' && *rx_buff != '\r' && i < 50 && no_rcv < 500) {
200009f8:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
200009fc:	2b0a      	cmp	r3, #10
200009fe:	d00b      	beq.n	20000a18 <XBEE_rx_handler+0xd4>
20000a00:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
20000a04:	2b0d      	cmp	r3, #13
20000a06:	d007      	beq.n	20000a18 <XBEE_rx_handler+0xd4>
20000a08:	6cbb      	ldr	r3, [r7, #72]	; 0x48
20000a0a:	2b31      	cmp	r3, #49	; 0x31
20000a0c:	dc04      	bgt.n	20000a18 <XBEE_rx_handler+0xd4>
20000a0e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
20000a10:	f240 13f3 	movw	r3, #499	; 0x1f3
20000a14:	429a      	cmp	r2, r3
20000a16:	ddce      	ble.n	200009b6 <XBEE_rx_handler+0x72>
			no_rcv = 0;
		}
		else no_rcv++;
		rx_size = MSS_UART_get_rx( this_uart, (uint8_t*)rx_buff, sizeof(rx_buff) );
	}
	recieved_data[i] = '\0';
20000a18:	6cbb      	ldr	r3, [r7, #72]	; 0x48
20000a1a:	f107 0250 	add.w	r2, r7, #80	; 0x50
20000a1e:	4413      	add	r3, r2
20000a20:	f04f 0200 	mov.w	r2, #0
20000a24:	f803 2c44 	strb.w	r2, [r3, #-68]

	// Process the packet string recieved data, i is the length of the recieved data
	if (recieved_data[0] == '0') {
20000a28:	7b3b      	ldrb	r3, [r7, #12]
20000a2a:	2b30      	cmp	r3, #48	; 0x30
20000a2c:	d109      	bne.n	20000a42 <XBEE_rx_handler+0xfe>
		game_enabled = (recieved_data[2] == '0') ? 0 : 1;
20000a2e:	7bbb      	ldrb	r3, [r7, #14]
20000a30:	2b30      	cmp	r3, #48	; 0x30
20000a32:	bf0c      	ite	eq
20000a34:	2200      	moveq	r2, #0
20000a36:	2201      	movne	r2, #1
20000a38:	f243 13f4 	movw	r3, #12788	; 0x31f4
20000a3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a40:	601a      	str	r2, [r3, #0]
	}
}
20000a42:	f107 0750 	add.w	r7, r7, #80	; 0x50
20000a46:	46bd      	mov	sp, r7
20000a48:	bd80      	pop	{r7, pc}
20000a4a:	bf00      	nop

20000a4c <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
20000a4c:	b480      	push	{r7}
20000a4e:	b083      	sub	sp, #12
20000a50:	af00      	add	r7, sp, #0
20000a52:	6078      	str	r0, [r7, #4]
20000a54:	e7fe      	b.n	20000a54 <_exit+0x8>
20000a56:	bf00      	nop

20000a58 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
20000a58:	b580      	push	{r7, lr}
20000a5a:	b084      	sub	sp, #16
20000a5c:	af00      	add	r7, sp, #0
20000a5e:	60f8      	str	r0, [r7, #12]
20000a60:	60b9      	str	r1, [r7, #8]
20000a62:	607a      	str	r2, [r7, #4]
20000a64:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
20000a66:	f243 13a4 	movw	r3, #12708	; 0x31a4
20000a6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a6e:	681b      	ldr	r3, [r3, #0]
20000a70:	2b00      	cmp	r3, #0
20000a72:	d110      	bne.n	20000a96 <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
20000a74:	f243 2020 	movw	r0, #12832	; 0x3220
20000a78:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000a7c:	f44f 4161 	mov.w	r1, #57600	; 0xe100
20000a80:	f04f 0203 	mov.w	r2, #3
20000a84:	f000 f89a 	bl	20000bbc <MSS_UART_init>
        g_stdio_uart_init_done = 1;
20000a88:	f243 13a4 	movw	r3, #12708	; 0x31a4
20000a8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a90:	f04f 0201 	mov.w	r2, #1
20000a94:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
20000a96:	683b      	ldr	r3, [r7, #0]
20000a98:	f243 2020 	movw	r0, #12832	; 0x3220
20000a9c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000aa0:	6879      	ldr	r1, [r7, #4]
20000aa2:	461a      	mov	r2, r3
20000aa4:	f000 f98c 	bl	20000dc0 <MSS_UART_polled_tx>
    
    return len;
20000aa8:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
20000aaa:	4618      	mov	r0, r3
20000aac:	f107 0710 	add.w	r7, r7, #16
20000ab0:	46bd      	mov	sp, r7
20000ab2:	bd80      	pop	{r7, pc}

20000ab4 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
20000ab4:	b580      	push	{r7, lr}
20000ab6:	b084      	sub	sp, #16
20000ab8:	af00      	add	r7, sp, #0
20000aba:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
20000abc:	f243 13a8 	movw	r3, #12712	; 0x31a8
20000ac0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ac4:	681b      	ldr	r3, [r3, #0]
20000ac6:	2b00      	cmp	r3, #0
20000ac8:	d108      	bne.n	20000adc <_sbrk+0x28>
    {
      heap_end = &_end;
20000aca:	f243 13a8 	movw	r3, #12712	; 0x31a8
20000ace:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ad2:	f243 2250 	movw	r2, #12880	; 0x3250
20000ad6:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000ada:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
20000adc:	f243 13a8 	movw	r3, #12712	; 0x31a8
20000ae0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ae4:	681b      	ldr	r3, [r3, #0]
20000ae6:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
20000ae8:	f3ef 8308 	mrs	r3, MSP
20000aec:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
20000aee:	f243 13a8 	movw	r3, #12712	; 0x31a8
20000af2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000af6:	681a      	ldr	r2, [r3, #0]
20000af8:	687b      	ldr	r3, [r7, #4]
20000afa:	441a      	add	r2, r3
20000afc:	68fb      	ldr	r3, [r7, #12]
20000afe:	429a      	cmp	r2, r3
20000b00:	d90f      	bls.n	20000b22 <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
20000b02:	f04f 0000 	mov.w	r0, #0
20000b06:	f04f 0101 	mov.w	r1, #1
20000b0a:	f642 22ec 	movw	r2, #10988	; 0x2aec
20000b0e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000b12:	f04f 0319 	mov.w	r3, #25
20000b16:	f7ff ff9f 	bl	20000a58 <_write_r>
      _exit (1);
20000b1a:	f04f 0001 	mov.w	r0, #1
20000b1e:	f7ff ff95 	bl	20000a4c <_exit>
    }
  
    heap_end += incr;
20000b22:	f243 13a8 	movw	r3, #12712	; 0x31a8
20000b26:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b2a:	681a      	ldr	r2, [r3, #0]
20000b2c:	687b      	ldr	r3, [r7, #4]
20000b2e:	441a      	add	r2, r3
20000b30:	f243 13a8 	movw	r3, #12712	; 0x31a8
20000b34:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b38:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
20000b3a:	68bb      	ldr	r3, [r7, #8]
}
20000b3c:	4618      	mov	r0, r3
20000b3e:	f107 0710 	add.w	r7, r7, #16
20000b42:	46bd      	mov	sp, r7
20000b44:	bd80      	pop	{r7, pc}
20000b46:	bf00      	nop

20000b48 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20000b48:	b480      	push	{r7}
20000b4a:	b083      	sub	sp, #12
20000b4c:	af00      	add	r7, sp, #0
20000b4e:	4603      	mov	r3, r0
20000b50:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20000b52:	f24e 1300 	movw	r3, #57600	; 0xe100
20000b56:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000b5a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000b5e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000b62:	88f9      	ldrh	r1, [r7, #6]
20000b64:	f001 011f 	and.w	r1, r1, #31
20000b68:	f04f 0001 	mov.w	r0, #1
20000b6c:	fa00 f101 	lsl.w	r1, r0, r1
20000b70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000b74:	f107 070c 	add.w	r7, r7, #12
20000b78:	46bd      	mov	sp, r7
20000b7a:	bc80      	pop	{r7}
20000b7c:	4770      	bx	lr
20000b7e:	bf00      	nop

20000b80 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20000b80:	b480      	push	{r7}
20000b82:	b083      	sub	sp, #12
20000b84:	af00      	add	r7, sp, #0
20000b86:	4603      	mov	r3, r0
20000b88:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20000b8a:	f24e 1300 	movw	r3, #57600	; 0xe100
20000b8e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000b92:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000b96:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000b9a:	88f9      	ldrh	r1, [r7, #6]
20000b9c:	f001 011f 	and.w	r1, r1, #31
20000ba0:	f04f 0001 	mov.w	r0, #1
20000ba4:	fa00 f101 	lsl.w	r1, r0, r1
20000ba8:	f102 0260 	add.w	r2, r2, #96	; 0x60
20000bac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000bb0:	f107 070c 	add.w	r7, r7, #12
20000bb4:	46bd      	mov	sp, r7
20000bb6:	bc80      	pop	{r7}
20000bb8:	4770      	bx	lr
20000bba:	bf00      	nop

20000bbc <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20000bbc:	b580      	push	{r7, lr}
20000bbe:	b088      	sub	sp, #32
20000bc0:	af00      	add	r7, sp, #0
20000bc2:	60f8      	str	r0, [r7, #12]
20000bc4:	60b9      	str	r1, [r7, #8]
20000bc6:	4613      	mov	r3, r2
20000bc8:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
20000bca:	f04f 0301 	mov.w	r3, #1
20000bce:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
20000bd0:	f04f 0300 	mov.w	r3, #0
20000bd4:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000bd6:	68fa      	ldr	r2, [r7, #12]
20000bd8:	f243 2320 	movw	r3, #12832	; 0x3220
20000bdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000be0:	429a      	cmp	r2, r3
20000be2:	d007      	beq.n	20000bf4 <MSS_UART_init+0x38>
20000be4:	68fa      	ldr	r2, [r7, #12]
20000be6:	f243 13f8 	movw	r3, #12792	; 0x31f8
20000bea:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bee:	429a      	cmp	r2, r3
20000bf0:	d000      	beq.n	20000bf4 <MSS_UART_init+0x38>
20000bf2:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
20000bf4:	68bb      	ldr	r3, [r7, #8]
20000bf6:	2b00      	cmp	r3, #0
20000bf8:	d100      	bne.n	20000bfc <MSS_UART_init+0x40>
20000bfa:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20000bfc:	f000 fc9e 	bl	2000153c <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
20000c00:	68fa      	ldr	r2, [r7, #12]
20000c02:	f243 2320 	movw	r3, #12832	; 0x3220
20000c06:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c0a:	429a      	cmp	r2, r3
20000c0c:	d12e      	bne.n	20000c6c <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
20000c0e:	68fb      	ldr	r3, [r7, #12]
20000c10:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
20000c14:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
20000c16:	68fb      	ldr	r3, [r7, #12]
20000c18:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20000c1c:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20000c1e:	68fb      	ldr	r3, [r7, #12]
20000c20:	f04f 020a 	mov.w	r2, #10
20000c24:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
20000c26:	f642 437c 	movw	r3, #11388	; 0x2c7c
20000c2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c2e:	681b      	ldr	r3, [r3, #0]
20000c30:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
20000c32:	f242 0300 	movw	r3, #8192	; 0x2000
20000c36:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000c3a:	f242 0200 	movw	r2, #8192	; 0x2000
20000c3e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000c42:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000c44:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20000c48:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
20000c4a:	f04f 000a 	mov.w	r0, #10
20000c4e:	f7ff ff97 	bl	20000b80 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
20000c52:	f242 0300 	movw	r3, #8192	; 0x2000
20000c56:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000c5a:	f242 0200 	movw	r2, #8192	; 0x2000
20000c5e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000c62:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000c64:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20000c68:	631a      	str	r2, [r3, #48]	; 0x30
20000c6a:	e031      	b.n	20000cd0 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
20000c6c:	68fa      	ldr	r2, [r7, #12]
20000c6e:	f240 0300 	movw	r3, #0
20000c72:	f2c4 0301 	movt	r3, #16385	; 0x4001
20000c76:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
20000c78:	68fa      	ldr	r2, [r7, #12]
20000c7a:	f240 0300 	movw	r3, #0
20000c7e:	f2c4 2320 	movt	r3, #16928	; 0x4220
20000c82:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
20000c84:	68fb      	ldr	r3, [r7, #12]
20000c86:	f04f 020b 	mov.w	r2, #11
20000c8a:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
20000c8c:	f642 4380 	movw	r3, #11392	; 0x2c80
20000c90:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c94:	681b      	ldr	r3, [r3, #0]
20000c96:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20000c98:	f242 0300 	movw	r3, #8192	; 0x2000
20000c9c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000ca0:	f242 0200 	movw	r2, #8192	; 0x2000
20000ca4:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000ca8:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000caa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20000cae:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
20000cb0:	f04f 000b 	mov.w	r0, #11
20000cb4:	f7ff ff64 	bl	20000b80 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20000cb8:	f242 0300 	movw	r3, #8192	; 0x2000
20000cbc:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000cc0:	f242 0200 	movw	r2, #8192	; 0x2000
20000cc4:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000cc8:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000cca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
20000cce:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
20000cd0:	68fb      	ldr	r3, [r7, #12]
20000cd2:	681b      	ldr	r3, [r3, #0]
20000cd4:	f04f 0200 	mov.w	r2, #0
20000cd8:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20000cda:	68bb      	ldr	r3, [r7, #8]
20000cdc:	2b00      	cmp	r3, #0
20000cde:	d021      	beq.n	20000d24 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
20000ce0:	69ba      	ldr	r2, [r7, #24]
20000ce2:	68bb      	ldr	r3, [r7, #8]
20000ce4:	fbb2 f3f3 	udiv	r3, r2, r3
20000ce8:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
20000cea:	69fb      	ldr	r3, [r7, #28]
20000cec:	f003 0308 	and.w	r3, r3, #8
20000cf0:	2b00      	cmp	r3, #0
20000cf2:	d006      	beq.n	20000d02 <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20000cf4:	69fb      	ldr	r3, [r7, #28]
20000cf6:	ea4f 1313 	mov.w	r3, r3, lsr #4
20000cfa:	f103 0301 	add.w	r3, r3, #1
20000cfe:	61fb      	str	r3, [r7, #28]
20000d00:	e003      	b.n	20000d0a <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
20000d02:	69fb      	ldr	r3, [r7, #28]
20000d04:	ea4f 1313 	mov.w	r3, r3, lsr #4
20000d08:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20000d0a:	69fa      	ldr	r2, [r7, #28]
20000d0c:	f64f 73ff 	movw	r3, #65535	; 0xffff
20000d10:	429a      	cmp	r2, r3
20000d12:	d900      	bls.n	20000d16 <MSS_UART_init+0x15a>
20000d14:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
20000d16:	69fa      	ldr	r2, [r7, #28]
20000d18:	f64f 73ff 	movw	r3, #65535	; 0xffff
20000d1c:	429a      	cmp	r2, r3
20000d1e:	d801      	bhi.n	20000d24 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
20000d20:	69fb      	ldr	r3, [r7, #28]
20000d22:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
20000d24:	68fb      	ldr	r3, [r7, #12]
20000d26:	685b      	ldr	r3, [r3, #4]
20000d28:	f04f 0201 	mov.w	r2, #1
20000d2c:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20000d30:	68fb      	ldr	r3, [r7, #12]
20000d32:	681b      	ldr	r3, [r3, #0]
20000d34:	8afa      	ldrh	r2, [r7, #22]
20000d36:	ea4f 2212 	mov.w	r2, r2, lsr #8
20000d3a:	b292      	uxth	r2, r2
20000d3c:	b2d2      	uxtb	r2, r2
20000d3e:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20000d40:	68fb      	ldr	r3, [r7, #12]
20000d42:	681b      	ldr	r3, [r3, #0]
20000d44:	8afa      	ldrh	r2, [r7, #22]
20000d46:	b2d2      	uxtb	r2, r2
20000d48:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20000d4a:	68fb      	ldr	r3, [r7, #12]
20000d4c:	685b      	ldr	r3, [r3, #4]
20000d4e:	f04f 0200 	mov.w	r2, #0
20000d52:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
20000d56:	68fb      	ldr	r3, [r7, #12]
20000d58:	681b      	ldr	r3, [r3, #0]
20000d5a:	79fa      	ldrb	r2, [r7, #7]
20000d5c:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20000d5e:	68fb      	ldr	r3, [r7, #12]
20000d60:	681b      	ldr	r3, [r3, #0]
20000d62:	f04f 020e 	mov.w	r2, #14
20000d66:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20000d68:	68fb      	ldr	r3, [r7, #12]
20000d6a:	685b      	ldr	r3, [r3, #4]
20000d6c:	f04f 0200 	mov.w	r2, #0
20000d70:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
20000d74:	68fb      	ldr	r3, [r7, #12]
20000d76:	f04f 0200 	mov.w	r2, #0
20000d7a:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20000d7c:	68fb      	ldr	r3, [r7, #12]
20000d7e:	f04f 0200 	mov.w	r2, #0
20000d82:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
20000d84:	68fb      	ldr	r3, [r7, #12]
20000d86:	f04f 0200 	mov.w	r2, #0
20000d8a:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20000d8c:	68fb      	ldr	r3, [r7, #12]
20000d8e:	f04f 0200 	mov.w	r2, #0
20000d92:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
20000d94:	68fa      	ldr	r2, [r7, #12]
20000d96:	f241 136d 	movw	r3, #4461	; 0x116d
20000d9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d9e:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20000da0:	68fb      	ldr	r3, [r7, #12]
20000da2:	f04f 0200 	mov.w	r2, #0
20000da6:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20000da8:	68fb      	ldr	r3, [r7, #12]
20000daa:	f04f 0200 	mov.w	r2, #0
20000dae:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20000db0:	68fb      	ldr	r3, [r7, #12]
20000db2:	f04f 0200 	mov.w	r2, #0
20000db6:	729a      	strb	r2, [r3, #10]
}
20000db8:	f107 0720 	add.w	r7, r7, #32
20000dbc:	46bd      	mov	sp, r7
20000dbe:	bd80      	pop	{r7, pc}

20000dc0 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20000dc0:	b480      	push	{r7}
20000dc2:	b089      	sub	sp, #36	; 0x24
20000dc4:	af00      	add	r7, sp, #0
20000dc6:	60f8      	str	r0, [r7, #12]
20000dc8:	60b9      	str	r1, [r7, #8]
20000dca:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
20000dcc:	f04f 0300 	mov.w	r3, #0
20000dd0:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000dd2:	68fa      	ldr	r2, [r7, #12]
20000dd4:	f243 2320 	movw	r3, #12832	; 0x3220
20000dd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ddc:	429a      	cmp	r2, r3
20000dde:	d007      	beq.n	20000df0 <MSS_UART_polled_tx+0x30>
20000de0:	68fa      	ldr	r2, [r7, #12]
20000de2:	f243 13f8 	movw	r3, #12792	; 0x31f8
20000de6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dea:	429a      	cmp	r2, r3
20000dec:	d000      	beq.n	20000df0 <MSS_UART_polled_tx+0x30>
20000dee:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
20000df0:	68bb      	ldr	r3, [r7, #8]
20000df2:	2b00      	cmp	r3, #0
20000df4:	d100      	bne.n	20000df8 <MSS_UART_polled_tx+0x38>
20000df6:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20000df8:	687b      	ldr	r3, [r7, #4]
20000dfa:	2b00      	cmp	r3, #0
20000dfc:	d100      	bne.n	20000e00 <MSS_UART_polled_tx+0x40>
20000dfe:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000e00:	68fa      	ldr	r2, [r7, #12]
20000e02:	f243 2320 	movw	r3, #12832	; 0x3220
20000e06:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e0a:	429a      	cmp	r2, r3
20000e0c:	d006      	beq.n	20000e1c <MSS_UART_polled_tx+0x5c>
20000e0e:	68fa      	ldr	r2, [r7, #12]
20000e10:	f243 13f8 	movw	r3, #12792	; 0x31f8
20000e14:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e18:	429a      	cmp	r2, r3
20000e1a:	d13d      	bne.n	20000e98 <MSS_UART_polled_tx+0xd8>
20000e1c:	68bb      	ldr	r3, [r7, #8]
20000e1e:	2b00      	cmp	r3, #0
20000e20:	d03a      	beq.n	20000e98 <MSS_UART_polled_tx+0xd8>
20000e22:	687b      	ldr	r3, [r7, #4]
20000e24:	2b00      	cmp	r3, #0
20000e26:	d037      	beq.n	20000e98 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20000e28:	68fb      	ldr	r3, [r7, #12]
20000e2a:	681b      	ldr	r3, [r3, #0]
20000e2c:	7d1b      	ldrb	r3, [r3, #20]
20000e2e:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
20000e30:	68fb      	ldr	r3, [r7, #12]
20000e32:	7a9a      	ldrb	r2, [r3, #10]
20000e34:	7efb      	ldrb	r3, [r7, #27]
20000e36:	ea42 0303 	orr.w	r3, r2, r3
20000e3a:	b2da      	uxtb	r2, r3
20000e3c:	68fb      	ldr	r3, [r7, #12]
20000e3e:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20000e40:	7efb      	ldrb	r3, [r7, #27]
20000e42:	f003 0320 	and.w	r3, r3, #32
20000e46:	2b00      	cmp	r3, #0
20000e48:	d023      	beq.n	20000e92 <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
20000e4a:	f04f 0310 	mov.w	r3, #16
20000e4e:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20000e50:	687b      	ldr	r3, [r7, #4]
20000e52:	2b0f      	cmp	r3, #15
20000e54:	d801      	bhi.n	20000e5a <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
20000e56:	687b      	ldr	r3, [r7, #4]
20000e58:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20000e5a:	f04f 0300 	mov.w	r3, #0
20000e5e:	617b      	str	r3, [r7, #20]
20000e60:	e00e      	b.n	20000e80 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20000e62:	68fb      	ldr	r3, [r7, #12]
20000e64:	681b      	ldr	r3, [r3, #0]
20000e66:	68b9      	ldr	r1, [r7, #8]
20000e68:	693a      	ldr	r2, [r7, #16]
20000e6a:	440a      	add	r2, r1
20000e6c:	7812      	ldrb	r2, [r2, #0]
20000e6e:	701a      	strb	r2, [r3, #0]
20000e70:	693b      	ldr	r3, [r7, #16]
20000e72:	f103 0301 	add.w	r3, r3, #1
20000e76:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20000e78:	697b      	ldr	r3, [r7, #20]
20000e7a:	f103 0301 	add.w	r3, r3, #1
20000e7e:	617b      	str	r3, [r7, #20]
20000e80:	697a      	ldr	r2, [r7, #20]
20000e82:	69fb      	ldr	r3, [r7, #28]
20000e84:	429a      	cmp	r2, r3
20000e86:	d3ec      	bcc.n	20000e62 <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
20000e88:	687a      	ldr	r2, [r7, #4]
20000e8a:	697b      	ldr	r3, [r7, #20]
20000e8c:	ebc3 0302 	rsb	r3, r3, r2
20000e90:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
20000e92:	687b      	ldr	r3, [r7, #4]
20000e94:	2b00      	cmp	r3, #0
20000e96:	d1c7      	bne.n	20000e28 <MSS_UART_polled_tx+0x68>
    }
}
20000e98:	f107 0724 	add.w	r7, r7, #36	; 0x24
20000e9c:	46bd      	mov	sp, r7
20000e9e:	bc80      	pop	{r7}
20000ea0:	4770      	bx	lr
20000ea2:	bf00      	nop

20000ea4 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
20000ea4:	b480      	push	{r7}
20000ea6:	b087      	sub	sp, #28
20000ea8:	af00      	add	r7, sp, #0
20000eaa:	6078      	str	r0, [r7, #4]
20000eac:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
20000eae:	f04f 0300 	mov.w	r3, #0
20000eb2:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000eb4:	687a      	ldr	r2, [r7, #4]
20000eb6:	f243 2320 	movw	r3, #12832	; 0x3220
20000eba:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ebe:	429a      	cmp	r2, r3
20000ec0:	d007      	beq.n	20000ed2 <MSS_UART_polled_tx_string+0x2e>
20000ec2:	687a      	ldr	r2, [r7, #4]
20000ec4:	f243 13f8 	movw	r3, #12792	; 0x31f8
20000ec8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ecc:	429a      	cmp	r2, r3
20000ece:	d000      	beq.n	20000ed2 <MSS_UART_polled_tx_string+0x2e>
20000ed0:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
20000ed2:	683b      	ldr	r3, [r7, #0]
20000ed4:	2b00      	cmp	r3, #0
20000ed6:	d100      	bne.n	20000eda <MSS_UART_polled_tx_string+0x36>
20000ed8:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000eda:	687a      	ldr	r2, [r7, #4]
20000edc:	f243 2320 	movw	r3, #12832	; 0x3220
20000ee0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ee4:	429a      	cmp	r2, r3
20000ee6:	d006      	beq.n	20000ef6 <MSS_UART_polled_tx_string+0x52>
20000ee8:	687a      	ldr	r2, [r7, #4]
20000eea:	f243 13f8 	movw	r3, #12792	; 0x31f8
20000eee:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ef2:	429a      	cmp	r2, r3
20000ef4:	d138      	bne.n	20000f68 <MSS_UART_polled_tx_string+0xc4>
20000ef6:	683b      	ldr	r3, [r7, #0]
20000ef8:	2b00      	cmp	r3, #0
20000efa:	d035      	beq.n	20000f68 <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
20000efc:	683a      	ldr	r2, [r7, #0]
20000efe:	68bb      	ldr	r3, [r7, #8]
20000f00:	4413      	add	r3, r2
20000f02:	781b      	ldrb	r3, [r3, #0]
20000f04:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
20000f06:	e02c      	b.n	20000f62 <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
20000f08:	687b      	ldr	r3, [r7, #4]
20000f0a:	681b      	ldr	r3, [r3, #0]
20000f0c:	7d1b      	ldrb	r3, [r3, #20]
20000f0e:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
20000f10:	687b      	ldr	r3, [r7, #4]
20000f12:	7a9a      	ldrb	r2, [r3, #10]
20000f14:	7dfb      	ldrb	r3, [r7, #23]
20000f16:	ea42 0303 	orr.w	r3, r2, r3
20000f1a:	b2da      	uxtb	r2, r3
20000f1c:	687b      	ldr	r3, [r7, #4]
20000f1e:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
20000f20:	7dfb      	ldrb	r3, [r7, #23]
20000f22:	f003 0320 	and.w	r3, r3, #32
20000f26:	2b00      	cmp	r3, #0
20000f28:	d0ee      	beq.n	20000f08 <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
20000f2a:	f04f 0300 	mov.w	r3, #0
20000f2e:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
20000f30:	e011      	b.n	20000f56 <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
20000f32:	687b      	ldr	r3, [r7, #4]
20000f34:	681b      	ldr	r3, [r3, #0]
20000f36:	693a      	ldr	r2, [r7, #16]
20000f38:	b2d2      	uxtb	r2, r2
20000f3a:	701a      	strb	r2, [r3, #0]
                ++fill_size;
20000f3c:	68fb      	ldr	r3, [r7, #12]
20000f3e:	f103 0301 	add.w	r3, r3, #1
20000f42:	60fb      	str	r3, [r7, #12]
                char_idx++;
20000f44:	68bb      	ldr	r3, [r7, #8]
20000f46:	f103 0301 	add.w	r3, r3, #1
20000f4a:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
20000f4c:	683a      	ldr	r2, [r7, #0]
20000f4e:	68bb      	ldr	r3, [r7, #8]
20000f50:	4413      	add	r3, r2
20000f52:	781b      	ldrb	r3, [r3, #0]
20000f54:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
20000f56:	693b      	ldr	r3, [r7, #16]
20000f58:	2b00      	cmp	r3, #0
20000f5a:	d002      	beq.n	20000f62 <MSS_UART_polled_tx_string+0xbe>
20000f5c:	68fb      	ldr	r3, [r7, #12]
20000f5e:	2b0f      	cmp	r3, #15
20000f60:	d9e7      	bls.n	20000f32 <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
20000f62:	693b      	ldr	r3, [r7, #16]
20000f64:	2b00      	cmp	r3, #0
20000f66:	d1cf      	bne.n	20000f08 <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
20000f68:	f107 071c 	add.w	r7, r7, #28
20000f6c:	46bd      	mov	sp, r7
20000f6e:	bc80      	pop	{r7}
20000f70:	4770      	bx	lr
20000f72:	bf00      	nop

20000f74 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
20000f74:	b480      	push	{r7}
20000f76:	b087      	sub	sp, #28
20000f78:	af00      	add	r7, sp, #0
20000f7a:	60f8      	str	r0, [r7, #12]
20000f7c:	60b9      	str	r1, [r7, #8]
20000f7e:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0U;
20000f80:	f04f 0300 	mov.w	r3, #0
20000f84:	613b      	str	r3, [r7, #16]
    uint8_t status = 0U;
20000f86:	f04f 0300 	mov.w	r3, #0
20000f8a:	75fb      	strb	r3, [r7, #23]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000f8c:	68fa      	ldr	r2, [r7, #12]
20000f8e:	f243 2320 	movw	r3, #12832	; 0x3220
20000f92:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f96:	429a      	cmp	r2, r3
20000f98:	d007      	beq.n	20000faa <MSS_UART_get_rx+0x36>
20000f9a:	68fa      	ldr	r2, [r7, #12]
20000f9c:	f243 13f8 	movw	r3, #12792	; 0x31f8
20000fa0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fa4:	429a      	cmp	r2, r3
20000fa6:	d000      	beq.n	20000faa <MSS_UART_get_rx+0x36>
20000fa8:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
20000faa:	68bb      	ldr	r3, [r7, #8]
20000fac:	2b00      	cmp	r3, #0
20000fae:	d100      	bne.n	20000fb2 <MSS_UART_get_rx+0x3e>
20000fb0:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
20000fb2:	687b      	ldr	r3, [r7, #4]
20000fb4:	2b00      	cmp	r3, #0
20000fb6:	d100      	bne.n	20000fba <MSS_UART_get_rx+0x46>
20000fb8:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000fba:	68fa      	ldr	r2, [r7, #12]
20000fbc:	f243 2320 	movw	r3, #12832	; 0x3220
20000fc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fc4:	429a      	cmp	r2, r3
20000fc6:	d006      	beq.n	20000fd6 <MSS_UART_get_rx+0x62>
20000fc8:	68fa      	ldr	r2, [r7, #12]
20000fca:	f243 13f8 	movw	r3, #12792	; 0x31f8
20000fce:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fd2:	429a      	cmp	r2, r3
20000fd4:	d134      	bne.n	20001040 <MSS_UART_get_rx+0xcc>
20000fd6:	68bb      	ldr	r3, [r7, #8]
20000fd8:	2b00      	cmp	r3, #0
20000fda:	d031      	beq.n	20001040 <MSS_UART_get_rx+0xcc>
20000fdc:	687b      	ldr	r3, [r7, #4]
20000fde:	2b00      	cmp	r3, #0
20000fe0:	d02e      	beq.n	20001040 <MSS_UART_get_rx+0xcc>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
20000fe2:	68fb      	ldr	r3, [r7, #12]
20000fe4:	681b      	ldr	r3, [r3, #0]
20000fe6:	7d1b      	ldrb	r3, [r3, #20]
20000fe8:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
20000fea:	68fb      	ldr	r3, [r7, #12]
20000fec:	7a9a      	ldrb	r2, [r3, #10]
20000fee:	7dfb      	ldrb	r3, [r7, #23]
20000ff0:	ea42 0303 	orr.w	r3, r2, r3
20000ff4:	b2da      	uxtb	r2, r3
20000ff6:	68fb      	ldr	r3, [r7, #12]
20000ff8:	729a      	strb	r2, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20000ffa:	e017      	b.n	2000102c <MSS_UART_get_rx+0xb8>
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
20000ffc:	68ba      	ldr	r2, [r7, #8]
20000ffe:	693b      	ldr	r3, [r7, #16]
20001000:	4413      	add	r3, r2
20001002:	68fa      	ldr	r2, [r7, #12]
20001004:	6812      	ldr	r2, [r2, #0]
20001006:	7812      	ldrb	r2, [r2, #0]
20001008:	b2d2      	uxtb	r2, r2
2000100a:	701a      	strb	r2, [r3, #0]
            ++rx_size;
2000100c:	693b      	ldr	r3, [r7, #16]
2000100e:	f103 0301 	add.w	r3, r3, #1
20001012:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
20001014:	68fb      	ldr	r3, [r7, #12]
20001016:	681b      	ldr	r3, [r3, #0]
20001018:	7d1b      	ldrb	r3, [r3, #20]
2000101a:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
2000101c:	68fb      	ldr	r3, [r7, #12]
2000101e:	7a9a      	ldrb	r2, [r3, #10]
20001020:	7dfb      	ldrb	r3, [r7, #23]
20001022:	ea42 0303 	orr.w	r3, r2, r3
20001026:	b2da      	uxtb	r2, r3
20001028:	68fb      	ldr	r3, [r7, #12]
2000102a:	729a      	strb	r2, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
2000102c:	7dfb      	ldrb	r3, [r7, #23]
2000102e:	f003 0301 	and.w	r3, r3, #1
20001032:	b2db      	uxtb	r3, r3
20001034:	2b00      	cmp	r3, #0
20001036:	d003      	beq.n	20001040 <MSS_UART_get_rx+0xcc>
20001038:	693a      	ldr	r2, [r7, #16]
2000103a:	687b      	ldr	r3, [r7, #4]
2000103c:	429a      	cmp	r2, r3
2000103e:	d3dd      	bcc.n	20000ffc <MSS_UART_get_rx+0x88>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
20001040:	693b      	ldr	r3, [r7, #16]
}
20001042:	4618      	mov	r0, r3
20001044:	f107 071c 	add.w	r7, r7, #28
20001048:	46bd      	mov	sp, r7
2000104a:	bc80      	pop	{r7}
2000104c:	4770      	bx	lr
2000104e:	bf00      	nop

20001050 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20001050:	b580      	push	{r7, lr}
20001052:	b084      	sub	sp, #16
20001054:	af00      	add	r7, sp, #0
20001056:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001058:	687a      	ldr	r2, [r7, #4]
2000105a:	f243 2320 	movw	r3, #12832	; 0x3220
2000105e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001062:	429a      	cmp	r2, r3
20001064:	d007      	beq.n	20001076 <MSS_UART_isr+0x26>
20001066:	687a      	ldr	r2, [r7, #4]
20001068:	f243 13f8 	movw	r3, #12792	; 0x31f8
2000106c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001070:	429a      	cmp	r2, r3
20001072:	d000      	beq.n	20001076 <MSS_UART_isr+0x26>
20001074:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20001076:	687a      	ldr	r2, [r7, #4]
20001078:	f243 2320 	movw	r3, #12832	; 0x3220
2000107c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001080:	429a      	cmp	r2, r3
20001082:	d006      	beq.n	20001092 <MSS_UART_isr+0x42>
20001084:	687a      	ldr	r2, [r7, #4]
20001086:	f243 13f8 	movw	r3, #12792	; 0x31f8
2000108a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000108e:	429a      	cmp	r2, r3
20001090:	d167      	bne.n	20001162 <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
20001092:	687b      	ldr	r3, [r7, #4]
20001094:	681b      	ldr	r3, [r3, #0]
20001096:	7a1b      	ldrb	r3, [r3, #8]
20001098:	b2db      	uxtb	r3, r3
2000109a:	f003 030f 	and.w	r3, r3, #15
2000109e:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
200010a0:	7bfb      	ldrb	r3, [r7, #15]
200010a2:	2b0c      	cmp	r3, #12
200010a4:	d854      	bhi.n	20001150 <MSS_UART_isr+0x100>
200010a6:	a201      	add	r2, pc, #4	; (adr r2, 200010ac <MSS_UART_isr+0x5c>)
200010a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
200010ac:	200010e1 	.word	0x200010e1
200010b0:	20001151 	.word	0x20001151
200010b4:	200010fd 	.word	0x200010fd
200010b8:	20001151 	.word	0x20001151
200010bc:	20001119 	.word	0x20001119
200010c0:	20001151 	.word	0x20001151
200010c4:	20001135 	.word	0x20001135
200010c8:	20001151 	.word	0x20001151
200010cc:	20001151 	.word	0x20001151
200010d0:	20001151 	.word	0x20001151
200010d4:	20001151 	.word	0x20001151
200010d8:	20001151 	.word	0x20001151
200010dc:	20001119 	.word	0x20001119
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
200010e0:	687b      	ldr	r3, [r7, #4]
200010e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200010e4:	2b00      	cmp	r3, #0
200010e6:	d100      	bne.n	200010ea <MSS_UART_isr+0x9a>
200010e8:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
200010ea:	687b      	ldr	r3, [r7, #4]
200010ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200010ee:	2b00      	cmp	r3, #0
200010f0:	d030      	beq.n	20001154 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
200010f2:	687b      	ldr	r3, [r7, #4]
200010f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200010f6:	6878      	ldr	r0, [r7, #4]
200010f8:	4798      	blx	r3
                }
            }
            break;
200010fa:	e032      	b.n	20001162 <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
200010fc:	687b      	ldr	r3, [r7, #4]
200010fe:	6a1b      	ldr	r3, [r3, #32]
20001100:	2b00      	cmp	r3, #0
20001102:	d100      	bne.n	20001106 <MSS_UART_isr+0xb6>
20001104:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
20001106:	687b      	ldr	r3, [r7, #4]
20001108:	6a1b      	ldr	r3, [r3, #32]
2000110a:	2b00      	cmp	r3, #0
2000110c:	d024      	beq.n	20001158 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
2000110e:	687b      	ldr	r3, [r7, #4]
20001110:	6a1b      	ldr	r3, [r3, #32]
20001112:	6878      	ldr	r0, [r7, #4]
20001114:	4798      	blx	r3
                }
            }
            break;
20001116:	e024      	b.n	20001162 <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20001118:	687b      	ldr	r3, [r7, #4]
2000111a:	69db      	ldr	r3, [r3, #28]
2000111c:	2b00      	cmp	r3, #0
2000111e:	d100      	bne.n	20001122 <MSS_UART_isr+0xd2>
20001120:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
20001122:	687b      	ldr	r3, [r7, #4]
20001124:	69db      	ldr	r3, [r3, #28]
20001126:	2b00      	cmp	r3, #0
20001128:	d018      	beq.n	2000115c <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
2000112a:	687b      	ldr	r3, [r7, #4]
2000112c:	69db      	ldr	r3, [r3, #28]
2000112e:	6878      	ldr	r0, [r7, #4]
20001130:	4798      	blx	r3
                }
            }
            break;
20001132:	e016      	b.n	20001162 <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20001134:	687b      	ldr	r3, [r7, #4]
20001136:	699b      	ldr	r3, [r3, #24]
20001138:	2b00      	cmp	r3, #0
2000113a:	d100      	bne.n	2000113e <MSS_UART_isr+0xee>
2000113c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
2000113e:	687b      	ldr	r3, [r7, #4]
20001140:	699b      	ldr	r3, [r3, #24]
20001142:	2b00      	cmp	r3, #0
20001144:	d00c      	beq.n	20001160 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
20001146:	687b      	ldr	r3, [r7, #4]
20001148:	699b      	ldr	r3, [r3, #24]
2000114a:	6878      	ldr	r0, [r7, #4]
2000114c:	4798      	blx	r3
                }
            }
            break;
2000114e:	e008      	b.n	20001162 <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
20001150:	be00      	bkpt	0x0000
20001152:	e006      	b.n	20001162 <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
20001154:	bf00      	nop
20001156:	e004      	b.n	20001162 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
20001158:	bf00      	nop
2000115a:	e002      	b.n	20001162 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
2000115c:	bf00      	nop
2000115e:	e000      	b.n	20001162 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
20001160:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
20001162:	f107 0710 	add.w	r7, r7, #16
20001166:	46bd      	mov	sp, r7
20001168:	bd80      	pop	{r7, pc}
2000116a:	bf00      	nop

2000116c <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
2000116c:	b480      	push	{r7}
2000116e:	b087      	sub	sp, #28
20001170:	af00      	add	r7, sp, #0
20001172:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001174:	687a      	ldr	r2, [r7, #4]
20001176:	f243 2320 	movw	r3, #12832	; 0x3220
2000117a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000117e:	429a      	cmp	r2, r3
20001180:	d007      	beq.n	20001192 <default_tx_handler+0x26>
20001182:	687a      	ldr	r2, [r7, #4]
20001184:	f243 13f8 	movw	r3, #12792	; 0x31f8
20001188:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000118c:	429a      	cmp	r2, r3
2000118e:	d000      	beq.n	20001192 <default_tx_handler+0x26>
20001190:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
20001192:	687b      	ldr	r3, [r7, #4]
20001194:	68db      	ldr	r3, [r3, #12]
20001196:	2b00      	cmp	r3, #0
20001198:	d100      	bne.n	2000119c <default_tx_handler+0x30>
2000119a:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
2000119c:	687b      	ldr	r3, [r7, #4]
2000119e:	691b      	ldr	r3, [r3, #16]
200011a0:	2b00      	cmp	r3, #0
200011a2:	d100      	bne.n	200011a6 <default_tx_handler+0x3a>
200011a4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200011a6:	687a      	ldr	r2, [r7, #4]
200011a8:	f243 2320 	movw	r3, #12832	; 0x3220
200011ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011b0:	429a      	cmp	r2, r3
200011b2:	d006      	beq.n	200011c2 <default_tx_handler+0x56>
200011b4:	687a      	ldr	r2, [r7, #4]
200011b6:	f243 13f8 	movw	r3, #12792	; 0x31f8
200011ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011be:	429a      	cmp	r2, r3
200011c0:	d152      	bne.n	20001268 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
200011c2:	687b      	ldr	r3, [r7, #4]
200011c4:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200011c6:	2b00      	cmp	r3, #0
200011c8:	d04e      	beq.n	20001268 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
200011ca:	687b      	ldr	r3, [r7, #4]
200011cc:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200011ce:	2b00      	cmp	r3, #0
200011d0:	d04a      	beq.n	20001268 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
200011d2:	687b      	ldr	r3, [r7, #4]
200011d4:	681b      	ldr	r3, [r3, #0]
200011d6:	7d1b      	ldrb	r3, [r3, #20]
200011d8:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
200011da:	687b      	ldr	r3, [r7, #4]
200011dc:	7a9a      	ldrb	r2, [r3, #10]
200011de:	7afb      	ldrb	r3, [r7, #11]
200011e0:	ea42 0303 	orr.w	r3, r2, r3
200011e4:	b2da      	uxtb	r2, r3
200011e6:	687b      	ldr	r3, [r7, #4]
200011e8:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
200011ea:	7afb      	ldrb	r3, [r7, #11]
200011ec:	f003 0320 	and.w	r3, r3, #32
200011f0:	2b00      	cmp	r3, #0
200011f2:	d029      	beq.n	20001248 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
200011f4:	f04f 0310 	mov.w	r3, #16
200011f8:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
200011fa:	687b      	ldr	r3, [r7, #4]
200011fc:	691a      	ldr	r2, [r3, #16]
200011fe:	687b      	ldr	r3, [r7, #4]
20001200:	695b      	ldr	r3, [r3, #20]
20001202:	ebc3 0302 	rsb	r3, r3, r2
20001206:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
20001208:	697b      	ldr	r3, [r7, #20]
2000120a:	2b0f      	cmp	r3, #15
2000120c:	d801      	bhi.n	20001212 <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
2000120e:	697b      	ldr	r3, [r7, #20]
20001210:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001212:	f04f 0300 	mov.w	r3, #0
20001216:	60fb      	str	r3, [r7, #12]
20001218:	e012      	b.n	20001240 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
2000121a:	687b      	ldr	r3, [r7, #4]
2000121c:	681b      	ldr	r3, [r3, #0]
2000121e:	687a      	ldr	r2, [r7, #4]
20001220:	68d1      	ldr	r1, [r2, #12]
20001222:	687a      	ldr	r2, [r7, #4]
20001224:	6952      	ldr	r2, [r2, #20]
20001226:	440a      	add	r2, r1
20001228:	7812      	ldrb	r2, [r2, #0]
2000122a:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
2000122c:	687b      	ldr	r3, [r7, #4]
2000122e:	695b      	ldr	r3, [r3, #20]
20001230:	f103 0201 	add.w	r2, r3, #1
20001234:	687b      	ldr	r3, [r7, #4]
20001236:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001238:	68fb      	ldr	r3, [r7, #12]
2000123a:	f103 0301 	add.w	r3, r3, #1
2000123e:	60fb      	str	r3, [r7, #12]
20001240:	68fa      	ldr	r2, [r7, #12]
20001242:	693b      	ldr	r3, [r7, #16]
20001244:	429a      	cmp	r2, r3
20001246:	d3e8      	bcc.n	2000121a <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20001248:	687b      	ldr	r3, [r7, #4]
2000124a:	695a      	ldr	r2, [r3, #20]
2000124c:	687b      	ldr	r3, [r7, #4]
2000124e:	691b      	ldr	r3, [r3, #16]
20001250:	429a      	cmp	r2, r3
20001252:	d109      	bne.n	20001268 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
20001254:	687b      	ldr	r3, [r7, #4]
20001256:	f04f 0200 	mov.w	r2, #0
2000125a:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
2000125c:	687b      	ldr	r3, [r7, #4]
2000125e:	685b      	ldr	r3, [r3, #4]
20001260:	f04f 0200 	mov.w	r2, #0
20001264:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
20001268:	f107 071c 	add.w	r7, r7, #28
2000126c:	46bd      	mov	sp, r7
2000126e:	bc80      	pop	{r7}
20001270:	4770      	bx	lr
20001272:	bf00      	nop

20001274 <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
20001274:	b580      	push	{r7, lr}
20001276:	b084      	sub	sp, #16
20001278:	af00      	add	r7, sp, #0
2000127a:	60f8      	str	r0, [r7, #12]
2000127c:	60b9      	str	r1, [r7, #8]
2000127e:	4613      	mov	r3, r2
20001280:	71fb      	strb	r3, [r7, #7]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001282:	68fa      	ldr	r2, [r7, #12]
20001284:	f243 2320 	movw	r3, #12832	; 0x3220
20001288:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000128c:	429a      	cmp	r2, r3
2000128e:	d007      	beq.n	200012a0 <MSS_UART_set_rx_handler+0x2c>
20001290:	68fa      	ldr	r2, [r7, #12]
20001292:	f243 13f8 	movw	r3, #12792	; 0x31f8
20001296:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000129a:	429a      	cmp	r2, r3
2000129c:	d000      	beq.n	200012a0 <MSS_UART_set_rx_handler+0x2c>
2000129e:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
200012a0:	68bb      	ldr	r3, [r7, #8]
200012a2:	2b00      	cmp	r3, #0
200012a4:	d100      	bne.n	200012a8 <MSS_UART_set_rx_handler+0x34>
200012a6:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
200012a8:	79fb      	ldrb	r3, [r7, #7]
200012aa:	2bc0      	cmp	r3, #192	; 0xc0
200012ac:	d900      	bls.n	200012b0 <MSS_UART_set_rx_handler+0x3c>
200012ae:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200012b0:	68fa      	ldr	r2, [r7, #12]
200012b2:	f243 2320 	movw	r3, #12832	; 0x3220
200012b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012ba:	429a      	cmp	r2, r3
200012bc:	d006      	beq.n	200012cc <MSS_UART_set_rx_handler+0x58>
200012be:	68fa      	ldr	r2, [r7, #12]
200012c0:	f243 13f8 	movw	r3, #12792	; 0x31f8
200012c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012c8:	429a      	cmp	r2, r3
200012ca:	d123      	bne.n	20001314 <MSS_UART_set_rx_handler+0xa0>
200012cc:	68bb      	ldr	r3, [r7, #8]
200012ce:	2b00      	cmp	r3, #0
200012d0:	d020      	beq.n	20001314 <MSS_UART_set_rx_handler+0xa0>
200012d2:	79fb      	ldrb	r3, [r7, #7]
200012d4:	2bc0      	cmp	r3, #192	; 0xc0
200012d6:	d81d      	bhi.n	20001314 <MSS_UART_set_rx_handler+0xa0>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
200012d8:	68fb      	ldr	r3, [r7, #12]
200012da:	68ba      	ldr	r2, [r7, #8]
200012dc:	61da      	str	r2, [r3, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
200012de:	68fb      	ldr	r3, [r7, #12]
200012e0:	681a      	ldr	r2, [r3, #0]
200012e2:	79fb      	ldrb	r3, [r7, #7]
200012e4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
200012e8:	f043 030a 	orr.w	r3, r3, #10
200012ec:	b2db      	uxtb	r3, r3
200012ee:	7213      	strb	r3, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
200012f0:	68fb      	ldr	r3, [r7, #12]
200012f2:	891b      	ldrh	r3, [r3, #8]
200012f4:	b21b      	sxth	r3, r3
200012f6:	4618      	mov	r0, r3
200012f8:	f7ff fc42 	bl	20000b80 <NVIC_ClearPendingIRQ>

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
200012fc:	68fb      	ldr	r3, [r7, #12]
200012fe:	685b      	ldr	r3, [r3, #4]
20001300:	f04f 0201 	mov.w	r2, #1
20001304:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001308:	68fb      	ldr	r3, [r7, #12]
2000130a:	891b      	ldrh	r3, [r3, #8]
2000130c:	b21b      	sxth	r3, r3
2000130e:	4618      	mov	r0, r3
20001310:	f7ff fc1a 	bl	20000b48 <NVIC_EnableIRQ>
    }
}
20001314:	f107 0710 	add.w	r7, r7, #16
20001318:	46bd      	mov	sp, r7
2000131a:	bd80      	pop	{r7, pc}

2000131c <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
2000131c:	4668      	mov	r0, sp
2000131e:	f020 0107 	bic.w	r1, r0, #7
20001322:	468d      	mov	sp, r1
20001324:	b589      	push	{r0, r3, r7, lr}
20001326:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
20001328:	f243 2020 	movw	r0, #12832	; 0x3220
2000132c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001330:	f7ff fe8e 	bl	20001050 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
20001334:	f04f 000a 	mov.w	r0, #10
20001338:	f7ff fc22 	bl	20000b80 <NVIC_ClearPendingIRQ>
}
2000133c:	46bd      	mov	sp, r7
2000133e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001342:	4685      	mov	sp, r0
20001344:	4770      	bx	lr
20001346:	bf00      	nop

20001348 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
20001348:	4668      	mov	r0, sp
2000134a:	f020 0107 	bic.w	r1, r0, #7
2000134e:	468d      	mov	sp, r1
20001350:	b589      	push	{r0, r3, r7, lr}
20001352:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
20001354:	f243 10f8 	movw	r0, #12792	; 0x31f8
20001358:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000135c:	f7ff fe78 	bl	20001050 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
20001360:	f04f 000b 	mov.w	r0, #11
20001364:	f7ff fc0c 	bl	20000b80 <NVIC_ClearPendingIRQ>
}
20001368:	46bd      	mov	sp, r7
2000136a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000136e:	4685      	mov	sp, r0
20001370:	4770      	bx	lr
20001372:	bf00      	nop

20001374 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20001374:	b480      	push	{r7}
20001376:	b083      	sub	sp, #12
20001378:	af00      	add	r7, sp, #0
2000137a:	4603      	mov	r3, r0
2000137c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000137e:	f24e 1300 	movw	r3, #57600	; 0xe100
20001382:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001386:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000138a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000138e:	88f9      	ldrh	r1, [r7, #6]
20001390:	f001 011f 	and.w	r1, r1, #31
20001394:	f04f 0001 	mov.w	r0, #1
20001398:	fa00 f101 	lsl.w	r1, r0, r1
2000139c:	f102 0260 	add.w	r2, r2, #96	; 0x60
200013a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200013a4:	f107 070c 	add.w	r7, r7, #12
200013a8:	46bd      	mov	sp, r7
200013aa:	bc80      	pop	{r7}
200013ac:	4770      	bx	lr
200013ae:	bf00      	nop

200013b0 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
200013b0:	b580      	push	{r7, lr}
200013b2:	b082      	sub	sp, #8
200013b4:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
200013b6:	f242 0300 	movw	r3, #8192	; 0x2000
200013ba:	f2ce 0304 	movt	r3, #57348	; 0xe004
200013be:	f242 0200 	movw	r2, #8192	; 0x2000
200013c2:	f2ce 0204 	movt	r2, #57348	; 0xe004
200013c6:	6b12      	ldr	r2, [r2, #48]	; 0x30
200013c8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
200013cc:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
200013ce:	f04f 0300 	mov.w	r3, #0
200013d2:	607b      	str	r3, [r7, #4]
200013d4:	e00e      	b.n	200013f4 <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
200013d6:	687a      	ldr	r2, [r7, #4]
200013d8:	f642 3388 	movw	r3, #11144	; 0x2b88
200013dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013e0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
200013e4:	b21b      	sxth	r3, r3
200013e6:	4618      	mov	r0, r3
200013e8:	f7ff ffc4 	bl	20001374 <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
200013ec:	687b      	ldr	r3, [r7, #4]
200013ee:	f103 0301 	add.w	r3, r3, #1
200013f2:	607b      	str	r3, [r7, #4]
200013f4:	687b      	ldr	r3, [r7, #4]
200013f6:	2b1f      	cmp	r3, #31
200013f8:	d9ed      	bls.n	200013d6 <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
200013fa:	f242 0300 	movw	r3, #8192	; 0x2000
200013fe:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001402:	f242 0200 	movw	r2, #8192	; 0x2000
20001406:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000140a:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000140c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
20001410:	631a      	str	r2, [r3, #48]	; 0x30
}
20001412:	f107 0708 	add.w	r7, r7, #8
20001416:	46bd      	mov	sp, r7
20001418:	bd80      	pop	{r7, pc}
2000141a:	bf00      	nop

2000141c <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
2000141c:	b480      	push	{r7}
2000141e:	b085      	sub	sp, #20
20001420:	af00      	add	r7, sp, #0
20001422:	4603      	mov	r3, r0
20001424:	6039      	str	r1, [r7, #0]
20001426:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
20001428:	79fb      	ldrb	r3, [r7, #7]
2000142a:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
2000142c:	68fb      	ldr	r3, [r7, #12]
2000142e:	2b1f      	cmp	r3, #31
20001430:	d900      	bls.n	20001434 <MSS_GPIO_config+0x18>
20001432:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
20001434:	68fb      	ldr	r3, [r7, #12]
20001436:	2b1f      	cmp	r3, #31
20001438:	d808      	bhi.n	2000144c <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
2000143a:	68fa      	ldr	r2, [r7, #12]
2000143c:	f642 3308 	movw	r3, #11016	; 0x2b08
20001440:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001444:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20001448:	683a      	ldr	r2, [r7, #0]
2000144a:	601a      	str	r2, [r3, #0]
    }
}
2000144c:	f107 0714 	add.w	r7, r7, #20
20001450:	46bd      	mov	sp, r7
20001452:	bc80      	pop	{r7}
20001454:	4770      	bx	lr
20001456:	bf00      	nop

20001458 <ACE_init>:

/*-------------------------------------------------------------------------*//**
  See "mss_ace.h" for details of how to use this function.
 */
void ACE_init( void )
{
20001458:	b580      	push	{r7, lr}
2000145a:	af00      	add	r7, sp, #0
    /* Initialize driver's internal data. */
    ace_init_flags();
2000145c:	f000 fa82 	bl	20001964 <ace_init_flags>
    
    /* Initialize the data structures used by conversion functions. */
    ace_init_convert();
20001460:	f000 f988 	bl	20001774 <ace_init_convert>
}
20001464:	bd80      	pop	{r7, pc}
20001466:	bf00      	nop

20001468 <ACE_get_channel_handle>:
ace_channel_handle_t
ACE_get_channel_handle
(
    const uint8_t * p_sz_channel_name
)
{
20001468:	b580      	push	{r7, lr}
2000146a:	b084      	sub	sp, #16
2000146c:	af00      	add	r7, sp, #0
2000146e:	6078      	str	r0, [r7, #4]
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
20001470:	f04f 0301 	mov.w	r3, #1
20001474:	72fb      	strb	r3, [r7, #11]
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
20001476:	f04f 0300 	mov.w	r3, #0
2000147a:	813b      	strh	r3, [r7, #8]
2000147c:	e025      	b.n	200014ca <ACE_get_channel_handle+0x62>
    {
        if ( g_ace_channel_desc_table[channel_idx].p_sz_channel_name != 0 )
2000147e:	893a      	ldrh	r2, [r7, #8]
20001480:	f642 438c 	movw	r3, #11404	; 0x2c8c
20001484:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001488:	ea4f 1202 	mov.w	r2, r2, lsl #4
2000148c:	4413      	add	r3, r2
2000148e:	681b      	ldr	r3, [r3, #0]
20001490:	2b00      	cmp	r3, #0
20001492:	d016      	beq.n	200014c2 <ACE_get_channel_handle+0x5a>
        {
            int32_t diff;
            diff = strncmp( (const char*)p_sz_channel_name, (const char*)g_ace_channel_desc_table[channel_idx].p_sz_channel_name, (size_t)MAX_CHANNEL_NAME_LENGTH );
20001494:	893a      	ldrh	r2, [r7, #8]
20001496:	f642 438c 	movw	r3, #11404	; 0x2c8c
2000149a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000149e:	ea4f 1202 	mov.w	r2, r2, lsl #4
200014a2:	4413      	add	r3, r2
200014a4:	681b      	ldr	r3, [r3, #0]
200014a6:	6878      	ldr	r0, [r7, #4]
200014a8:	4619      	mov	r1, r3
200014aa:	f04f 0210 	mov.w	r2, #16
200014ae:	f001 f985 	bl	200027bc <strncmp>
200014b2:	4603      	mov	r3, r0
200014b4:	60fb      	str	r3, [r7, #12]
            if ( 0 == diff )
200014b6:	68fb      	ldr	r3, [r7, #12]
200014b8:	2b00      	cmp	r3, #0
200014ba:	d102      	bne.n	200014c2 <ACE_get_channel_handle+0x5a>
            {
                /* channel name found. */
                channel_handle = (ace_channel_handle_t)channel_idx;
200014bc:	893b      	ldrh	r3, [r7, #8]
200014be:	72fb      	strb	r3, [r7, #11]
                break;
200014c0:	e006      	b.n	200014d0 <ACE_get_channel_handle+0x68>
)
{
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
200014c2:	893b      	ldrh	r3, [r7, #8]
200014c4:	f103 0301 	add.w	r3, r3, #1
200014c8:	813b      	strh	r3, [r7, #8]
200014ca:	893b      	ldrh	r3, [r7, #8]
200014cc:	2b00      	cmp	r3, #0
200014ce:	d0d6      	beq.n	2000147e <ACE_get_channel_handle+0x16>
                channel_handle = (ace_channel_handle_t)channel_idx;
                break;
            }
        }
    }
    return channel_handle;
200014d0:	7afb      	ldrb	r3, [r7, #11]
}
200014d2:	4618      	mov	r0, r3
200014d4:	f107 0710 	add.w	r7, r7, #16
200014d8:	46bd      	mov	sp, r7
200014da:	bd80      	pop	{r7, pc}

200014dc <ACE_get_ppe_sample>:
uint16_t
ACE_get_ppe_sample
(
    ace_channel_handle_t channel_handle
)
{
200014dc:	b480      	push	{r7}
200014de:	b085      	sub	sp, #20
200014e0:	af00      	add	r7, sp, #0
200014e2:	4603      	mov	r3, r0
200014e4:	71fb      	strb	r3, [r7, #7]
    uint16_t sample;
    uint16_t ppe_offset;
    
    ppe_offset = g_ace_channel_desc_table[channel_handle].signal_ppe_offset;
200014e6:	79fa      	ldrb	r2, [r7, #7]
200014e8:	f642 438c 	movw	r3, #11404	; 0x2c8c
200014ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014f0:	ea4f 1202 	mov.w	r2, r2, lsl #4
200014f4:	4413      	add	r3, r2
200014f6:	88db      	ldrh	r3, [r3, #6]
200014f8:	81fb      	strh	r3, [r7, #14]
    sample = (uint16_t)(ACE->PPE_RAM_DATA[ppe_offset] >> 16u);
200014fa:	f240 0300 	movw	r3, #0
200014fe:	f2c4 0302 	movt	r3, #16386	; 0x4002
20001502:	89fa      	ldrh	r2, [r7, #14]
20001504:	f502 62c0 	add.w	r2, r2, #1536	; 0x600
20001508:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
2000150c:	ea4f 4313 	mov.w	r3, r3, lsr #16
20001510:	81bb      	strh	r3, [r7, #12]
    
    /* Check that the PPE processing did not result into a negative value.*/
    if((sample & 0x8000u) > 0u)
20001512:	89bb      	ldrh	r3, [r7, #12]
20001514:	b21b      	sxth	r3, r3
20001516:	2b00      	cmp	r3, #0
20001518:	da02      	bge.n	20001520 <ACE_get_ppe_sample+0x44>
    {
        /* Normalize negative value to zero. */
        sample = 0u;
2000151a:	f04f 0300 	mov.w	r3, #0
2000151e:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample;
20001520:	89bb      	ldrh	r3, [r7, #12]
}
20001522:	4618      	mov	r0, r3
20001524:	f107 0714 	add.w	r7, r7, #20
20001528:	46bd      	mov	sp, r7
2000152a:	bc80      	pop	{r7}
2000152c:	4770      	bx	lr
2000152e:	bf00      	nop

20001530 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
20001530:	b480      	push	{r7}
20001532:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
20001534:	46bd      	mov	sp, r7
20001536:	bc80      	pop	{r7}
20001538:	4770      	bx	lr
2000153a:	bf00      	nop

2000153c <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
2000153c:	b580      	push	{r7, lr}
2000153e:	b08a      	sub	sp, #40	; 0x28
20001540:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
20001542:	f642 33c8 	movw	r3, #11208	; 0x2bc8
20001546:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000154a:	46bc      	mov	ip, r7
2000154c:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
2000154e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
20001552:	f242 0300 	movw	r3, #8192	; 0x2000
20001556:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000155a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
2000155c:	ea4f 0393 	mov.w	r3, r3, lsr #2
20001560:	f003 0303 	and.w	r3, r3, #3
20001564:	ea4f 0383 	mov.w	r3, r3, lsl #2
20001568:	f107 0228 	add.w	r2, r7, #40	; 0x28
2000156c:	4413      	add	r3, r2
2000156e:	f853 3c28 	ldr.w	r3, [r3, #-40]
20001572:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
20001574:	f242 0300 	movw	r3, #8192	; 0x2000
20001578:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000157c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
2000157e:	ea4f 1313 	mov.w	r3, r3, lsr #4
20001582:	f003 0303 	and.w	r3, r3, #3
20001586:	ea4f 0383 	mov.w	r3, r3, lsl #2
2000158a:	f107 0228 	add.w	r2, r7, #40	; 0x28
2000158e:	4413      	add	r3, r2
20001590:	f853 3c28 	ldr.w	r3, [r3, #-40]
20001594:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
20001596:	f242 0300 	movw	r3, #8192	; 0x2000
2000159a:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000159e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
200015a0:	ea4f 1393 	mov.w	r3, r3, lsr #6
200015a4:	f003 0303 	and.w	r3, r3, #3
200015a8:	ea4f 0383 	mov.w	r3, r3, lsl #2
200015ac:	f107 0228 	add.w	r2, r7, #40	; 0x28
200015b0:	4413      	add	r3, r2
200015b2:	f853 3c28 	ldr.w	r3, [r3, #-40]
200015b6:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
200015b8:	f242 0300 	movw	r3, #8192	; 0x2000
200015bc:	f2ce 0304 	movt	r3, #57348	; 0xe004
200015c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
200015c2:	ea4f 2313 	mov.w	r3, r3, lsr #8
200015c6:	f003 031f 	and.w	r3, r3, #31
200015ca:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
200015cc:	f242 0300 	movw	r3, #8192	; 0x2000
200015d0:	f2ce 0304 	movt	r3, #57348	; 0xe004
200015d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
200015d6:	ea4f 3353 	mov.w	r3, r3, lsr #13
200015da:	f003 0301 	and.w	r3, r3, #1
200015de:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
200015e0:	6a3b      	ldr	r3, [r7, #32]
200015e2:	f103 0301 	add.w	r3, r3, #1
200015e6:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
200015e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200015ea:	2b00      	cmp	r3, #0
200015ec:	d003      	beq.n	200015f6 <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
200015ee:	69fb      	ldr	r3, [r7, #28]
200015f0:	ea4f 0343 	mov.w	r3, r3, lsl #1
200015f4:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
200015f6:	f000 f849 	bl	2000168c <GetSystemClock>
200015fa:	4602      	mov	r2, r0
200015fc:	f642 4378 	movw	r3, #11384	; 0x2c78
20001600:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001604:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
20001606:	f642 4378 	movw	r3, #11384	; 0x2c78
2000160a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000160e:	681a      	ldr	r2, [r3, #0]
20001610:	693b      	ldr	r3, [r7, #16]
20001612:	fbb2 f2f3 	udiv	r2, r2, r3
20001616:	f642 437c 	movw	r3, #11388	; 0x2c7c
2000161a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000161e:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
20001620:	f642 4378 	movw	r3, #11384	; 0x2c78
20001624:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001628:	681a      	ldr	r2, [r3, #0]
2000162a:	697b      	ldr	r3, [r7, #20]
2000162c:	fbb2 f2f3 	udiv	r2, r2, r3
20001630:	f642 4380 	movw	r3, #11392	; 0x2c80
20001634:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001638:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
2000163a:	f642 4378 	movw	r3, #11384	; 0x2c78
2000163e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001642:	681a      	ldr	r2, [r3, #0]
20001644:	69bb      	ldr	r3, [r7, #24]
20001646:	fbb2 f2f3 	udiv	r2, r2, r3
2000164a:	f642 4384 	movw	r3, #11396	; 0x2c84
2000164e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001652:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
20001654:	f642 4378 	movw	r3, #11384	; 0x2c78
20001658:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000165c:	681a      	ldr	r2, [r3, #0]
2000165e:	69fb      	ldr	r3, [r7, #28]
20001660:	fbb2 f2f3 	udiv	r2, r2, r3
20001664:	f642 4388 	movw	r3, #11400	; 0x2c88
20001668:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000166c:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
2000166e:	f642 4378 	movw	r3, #11384	; 0x2c78
20001672:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001676:	681a      	ldr	r2, [r3, #0]
20001678:	f642 4374 	movw	r3, #11380	; 0x2c74
2000167c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001680:	601a      	str	r2, [r3, #0]
}
20001682:	f107 0728 	add.w	r7, r7, #40	; 0x28
20001686:	46bd      	mov	sp, r7
20001688:	bd80      	pop	{r7, pc}
2000168a:	bf00      	nop

2000168c <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
2000168c:	b480      	push	{r7}
2000168e:	b08b      	sub	sp, #44	; 0x2c
20001690:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
20001692:	f04f 0300 	mov.w	r3, #0
20001696:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
20001698:	f640 031c 	movw	r3, #2076	; 0x81c
2000169c:	f2c6 0308 	movt	r3, #24584	; 0x6008
200016a0:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
200016a2:	f240 2330 	movw	r3, #560	; 0x230
200016a6:	f2c6 0308 	movt	r3, #24584	; 0x6008
200016aa:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
200016ac:	68fb      	ldr	r3, [r7, #12]
200016ae:	681b      	ldr	r3, [r3, #0]
200016b0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
200016b4:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
200016b6:	693a      	ldr	r2, [r7, #16]
200016b8:	f241 13cf 	movw	r3, #4559	; 0x11cf
200016bc:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
200016c0:	429a      	cmp	r2, r3
200016c2:	d108      	bne.n	200016d6 <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
200016c4:	f64e 732c 	movw	r3, #61228	; 0xef2c
200016c8:	f2c6 0301 	movt	r3, #24577	; 0x6001
200016cc:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
200016ce:	697b      	ldr	r3, [r7, #20]
200016d0:	681b      	ldr	r3, [r3, #0]
200016d2:	607b      	str	r3, [r7, #4]
200016d4:	e03d      	b.n	20001752 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
200016d6:	68bb      	ldr	r3, [r7, #8]
200016d8:	681a      	ldr	r2, [r3, #0]
200016da:	f244 3341 	movw	r3, #17217	; 0x4341
200016de:	f6c4 4354 	movt	r3, #19540	; 0x4c54
200016e2:	429a      	cmp	r2, r3
200016e4:	d135      	bne.n	20001752 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
200016e6:	f640 0340 	movw	r3, #2112	; 0x840
200016ea:	f2c6 0308 	movt	r3, #24584	; 0x6008
200016ee:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
200016f0:	69bb      	ldr	r3, [r7, #24]
200016f2:	681b      	ldr	r3, [r3, #0]
200016f4:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
200016f6:	69fb      	ldr	r3, [r7, #28]
200016f8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
200016fc:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
200016fe:	69fa      	ldr	r2, [r7, #28]
20001700:	f240 3300 	movw	r3, #768	; 0x300
20001704:	f2c0 0301 	movt	r3, #1
20001708:	429a      	cmp	r2, r3
2000170a:	d922      	bls.n	20001752 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
2000170c:	69fa      	ldr	r2, [r7, #28]
2000170e:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001712:	f2c0 0301 	movt	r3, #1
20001716:	429a      	cmp	r2, r3
20001718:	d808      	bhi.n	2000172c <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
2000171a:	f241 632c 	movw	r3, #5676	; 0x162c
2000171e:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001722:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
20001724:	6a3b      	ldr	r3, [r7, #32]
20001726:	681b      	ldr	r3, [r3, #0]
20001728:	607b      	str	r3, [r7, #4]
2000172a:	e012      	b.n	20001752 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
2000172c:	69fa      	ldr	r2, [r7, #28]
2000172e:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001732:	f2c0 0302 	movt	r3, #2
20001736:	429a      	cmp	r2, r3
20001738:	d808      	bhi.n	2000174c <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
2000173a:	f641 63ac 	movw	r3, #7852	; 0x1eac
2000173e:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001742:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
20001744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20001746:	681b      	ldr	r3, [r3, #0]
20001748:	607b      	str	r3, [r7, #4]
2000174a:	e002      	b.n	20001752 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
2000174c:	f04f 0300 	mov.w	r3, #0
20001750:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
20001752:	687b      	ldr	r3, [r7, #4]
20001754:	2b00      	cmp	r3, #0
20001756:	d105      	bne.n	20001764 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
20001758:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
2000175a:	f647 0340 	movw	r3, #30784	; 0x7840
2000175e:	f2c0 137d 	movt	r3, #381	; 0x17d
20001762:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
20001764:	687b      	ldr	r3, [r7, #4]
}
20001766:	4618      	mov	r0, r3
20001768:	f107 072c 	add.w	r7, r7, #44	; 0x2c
2000176c:	46bd      	mov	sp, r7
2000176e:	bc80      	pop	{r7}
20001770:	4770      	bx	lr
20001772:	bf00      	nop

20001774 <ace_init_convert>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ace_init_convert(void)
{
20001774:	b480      	push	{r7}
20001776:	b087      	sub	sp, #28
20001778:	af00      	add	r7, sp, #0
    uint8_t abps_idx;
    int32_t channel;
    uint32_t saved_pc2_ctrl;
    
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
2000177a:	f240 0300 	movw	r3, #0
2000177e:	f2c4 0302 	movt	r3, #16386	; 0x4002
20001782:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
20001786:	60fb      	str	r3, [r7, #12]
    ACE->PC2_CTRL = 0u;
20001788:	f240 0300 	movw	r3, #0
2000178c:	f2c4 0302 	movt	r3, #16386	; 0x4002
20001790:	f04f 0200 	mov.w	r2, #0
20001794:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
20001798:	f04f 0300 	mov.w	r3, #0
2000179c:	71fb      	strb	r3, [r7, #7]
2000179e:	e039      	b.n	20001814 <ace_init_convert+0xa0>
    {
        uint8_t quad_id;
        uint8_t acb_config_byte;
        uint8_t channel_is_abps2;
        
        quad_id = abps_idx / 2u;
200017a0:	79fb      	ldrb	r3, [r7, #7]
200017a2:	ea4f 0353 	mov.w	r3, r3, lsr #1
200017a6:	747b      	strb	r3, [r7, #17]
        acb_config_byte = ACE->ACB_DATA[quad_id].b8;
200017a8:	f240 0200 	movw	r2, #0
200017ac:	f2c4 0202 	movt	r2, #16386	; 0x4002
200017b0:	7c79      	ldrb	r1, [r7, #17]
200017b2:	460b      	mov	r3, r1
200017b4:	ea4f 0343 	mov.w	r3, r3, lsl #1
200017b8:	440b      	add	r3, r1
200017ba:	ea4f 1303 	mov.w	r3, r3, lsl #4
200017be:	4413      	add	r3, r2
200017c0:	f503 7308 	add.w	r3, r3, #544	; 0x220
200017c4:	791b      	ldrb	r3, [r3, #4]
200017c6:	74bb      	strb	r3, [r7, #18]
        channel_is_abps2 = abps_idx & 0x01u;
200017c8:	79fb      	ldrb	r3, [r7, #7]
200017ca:	f003 0301 	and.w	r3, r3, #1
200017ce:	74fb      	strb	r3, [r7, #19]
        if(channel_is_abps2)
200017d0:	7cfb      	ldrb	r3, [r7, #19]
200017d2:	2b00      	cmp	r3, #0
200017d4:	d00d      	beq.n	200017f2 <ace_init_convert+0x7e>
        {
            /* ABPS2 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 5u) & 0x03u;
200017d6:	79f9      	ldrb	r1, [r7, #7]
200017d8:	7cbb      	ldrb	r3, [r7, #18]
200017da:	ea4f 1353 	mov.w	r3, r3, lsr #5
200017de:	b2db      	uxtb	r3, r3
200017e0:	461a      	mov	r2, r3
200017e2:	f002 0203 	and.w	r2, r2, #3
200017e6:	f243 13ac 	movw	r3, #12716	; 0x31ac
200017ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017ee:	545a      	strb	r2, [r3, r1]
200017f0:	e00c      	b.n	2000180c <ace_init_convert+0x98>
        }
        else
        {
            /* ABPS1 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
200017f2:	79f9      	ldrb	r1, [r7, #7]
200017f4:	7cbb      	ldrb	r3, [r7, #18]
200017f6:	ea4f 0353 	mov.w	r3, r3, lsr #1
200017fa:	b2db      	uxtb	r3, r3
200017fc:	461a      	mov	r2, r3
200017fe:	f002 0203 	and.w	r2, r2, #3
20001802:	f243 13ac 	movw	r3, #12716	; 0x31ac
20001806:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000180a:	545a      	strb	r2, [r3, r1]
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    ACE->PC2_CTRL = 0u;
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
2000180c:	79fb      	ldrb	r3, [r7, #7]
2000180e:	f103 0301 	add.w	r3, r3, #1
20001812:	71fb      	strb	r3, [r7, #7]
20001814:	79fb      	ldrb	r3, [r7, #7]
20001816:	2b09      	cmp	r3, #9
20001818:	d9c2      	bls.n	200017a0 <ace_init_convert+0x2c>
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
2000181a:	f04f 0300 	mov.w	r3, #0
2000181e:	60bb      	str	r3, [r7, #8]
20001820:	e073      	b.n	2000190a <ace_init_convert+0x196>
        uint8_t quad_id;
        uint8_t acb_config_byte;
        adc_channel_id_t channel_id;
        channel_type_t channel_type;
    
        channel_id = g_ace_channel_desc_table[channel].signal_id;
20001822:	68ba      	ldr	r2, [r7, #8]
20001824:	f642 438c 	movw	r3, #11404	; 0x2c8c
20001828:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000182c:	ea4f 1202 	mov.w	r2, r2, lsl #4
20001830:	4413      	add	r3, r2
20001832:	791b      	ldrb	r3, [r3, #4]
20001834:	75bb      	strb	r3, [r7, #22]
        quad_id = channel_quad_lut[channel_id];
20001836:	7dba      	ldrb	r2, [r7, #22]
20001838:	f642 431c 	movw	r3, #11292	; 0x2c1c
2000183c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001840:	5c9b      	ldrb	r3, [r3, r2]
20001842:	753b      	strb	r3, [r7, #20]
        
        switch (channel_type_lut[channel_id])
20001844:	7dba      	ldrb	r2, [r7, #22]
20001846:	f642 33ec 	movw	r3, #11244	; 0x2bec
2000184a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000184e:	5c9b      	ldrb	r3, [r3, r2]
20001850:	2b01      	cmp	r3, #1
20001852:	d007      	beq.n	20001864 <ace_init_convert+0xf0>
20001854:	2b02      	cmp	r3, #2
20001856:	d027      	beq.n	200018a8 <ace_init_convert+0x134>
20001858:	2b00      	cmp	r3, #0
2000185a:	d147      	bne.n	200018ec <ace_init_convert+0x178>
        {
            case VOLTAGE_CHANNEL:
                channel_type = VOLTAGE;
2000185c:	f04f 0300 	mov.w	r3, #0
20001860:	75fb      	strb	r3, [r7, #23]
                break;
20001862:	e047      	b.n	200018f4 <ace_init_convert+0x180>
                
            case CURRENT_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
20001864:	7d3b      	ldrb	r3, [r7, #20]
20001866:	2bff      	cmp	r3, #255	; 0xff
20001868:	d100      	bne.n	2000186c <ace_init_convert+0xf8>
2000186a:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b9;
2000186c:	f240 0200 	movw	r2, #0
20001870:	f2c4 0202 	movt	r2, #16386	; 0x4002
20001874:	7d39      	ldrb	r1, [r7, #20]
20001876:	460b      	mov	r3, r1
20001878:	ea4f 0343 	mov.w	r3, r3, lsl #1
2000187c:	440b      	add	r3, r1
2000187e:	ea4f 1303 	mov.w	r3, r3, lsl #4
20001882:	4413      	add	r3, r2
20001884:	f503 7308 	add.w	r3, r3, #544	; 0x220
20001888:	7a1b      	ldrb	r3, [r3, #8]
2000188a:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
2000188c:	7d7b      	ldrb	r3, [r7, #21]
2000188e:	f003 0301 	and.w	r3, r3, #1
20001892:	b2db      	uxtb	r3, r3
20001894:	2b00      	cmp	r3, #0
20001896:	d003      	beq.n	200018a0 <ace_init_convert+0x12c>
                {
                    channel_type = VOLTAGE;
20001898:	f04f 0300 	mov.w	r3, #0
2000189c:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = CURRENT;
                }
                break;
2000189e:	e029      	b.n	200018f4 <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = CURRENT;
200018a0:	f04f 0301 	mov.w	r3, #1
200018a4:	75fb      	strb	r3, [r7, #23]
                }
                break;
200018a6:	e025      	b.n	200018f4 <ace_init_convert+0x180>
            
            case TEMPERATURE_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
200018a8:	7d3b      	ldrb	r3, [r7, #20]
200018aa:	2bff      	cmp	r3, #255	; 0xff
200018ac:	d100      	bne.n	200018b0 <ace_init_convert+0x13c>
200018ae:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b10;
200018b0:	f240 0200 	movw	r2, #0
200018b4:	f2c4 0202 	movt	r2, #16386	; 0x4002
200018b8:	7d39      	ldrb	r1, [r7, #20]
200018ba:	460b      	mov	r3, r1
200018bc:	ea4f 0343 	mov.w	r3, r3, lsl #1
200018c0:	440b      	add	r3, r1
200018c2:	ea4f 1303 	mov.w	r3, r3, lsl #4
200018c6:	4413      	add	r3, r2
200018c8:	f503 730a 	add.w	r3, r3, #552	; 0x228
200018cc:	791b      	ldrb	r3, [r3, #4]
200018ce:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
200018d0:	7d7b      	ldrb	r3, [r7, #21]
200018d2:	f003 0301 	and.w	r3, r3, #1
200018d6:	b2db      	uxtb	r3, r3
200018d8:	2b00      	cmp	r3, #0
200018da:	d003      	beq.n	200018e4 <ace_init_convert+0x170>
                {
                    channel_type = VOLTAGE;
200018dc:	f04f 0300 	mov.w	r3, #0
200018e0:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = TEMPERATURE;
                }
                break;
200018e2:	e007      	b.n	200018f4 <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = TEMPERATURE;
200018e4:	f04f 0302 	mov.w	r3, #2
200018e8:	75fb      	strb	r3, [r7, #23]
                }
                break;
200018ea:	e003      	b.n	200018f4 <ace_init_convert+0x180>
                
            default:
                ASSERT(0);
200018ec:	be00      	bkpt	0x0000
                channel_type = VOLTAGE;
200018ee:	f04f 0300 	mov.w	r3, #0
200018f2:	75fb      	strb	r3, [r7, #23]
                break;
        }
        
        channel_type_lut_h[channel] = channel_type;
200018f4:	68ba      	ldr	r2, [r7, #8]
200018f6:	f243 13b8 	movw	r3, #12728	; 0x31b8
200018fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018fe:	7df9      	ldrb	r1, [r7, #23]
20001900:	5499      	strb	r1, [r3, r2]
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
20001902:	68bb      	ldr	r3, [r7, #8]
20001904:	f103 0301 	add.w	r3, r3, #1
20001908:	60bb      	str	r3, [r7, #8]
2000190a:	68bb      	ldr	r3, [r7, #8]
2000190c:	2b00      	cmp	r3, #0
2000190e:	dd88      	ble.n	20001822 <ace_init_convert+0xae>
        
        channel_type_lut_h[channel] = channel_type;
    }
    
    /* Restore SSE PC2 operations. */
    ACE->PC2_CTRL = saved_pc2_ctrl;
20001910:	f240 0300 	movw	r3, #0
20001914:	f2c4 0302 	movt	r3, #16386	; 0x4002
20001918:	68fa      	ldr	r2, [r7, #12]
2000191a:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
}
2000191e:	f107 071c 	add.w	r7, r7, #28
20001922:	46bd      	mov	sp, r7
20001924:	bc80      	pop	{r7}
20001926:	4770      	bx	lr

20001928 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20001928:	b480      	push	{r7}
2000192a:	b083      	sub	sp, #12
2000192c:	af00      	add	r7, sp, #0
2000192e:	4603      	mov	r3, r0
20001930:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001932:	f24e 1300 	movw	r3, #57600	; 0xe100
20001936:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000193a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000193e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001942:	88f9      	ldrh	r1, [r7, #6]
20001944:	f001 011f 	and.w	r1, r1, #31
20001948:	f04f 0001 	mov.w	r0, #1
2000194c:	fa00 f101 	lsl.w	r1, r0, r1
20001950:	f102 0260 	add.w	r2, r2, #96	; 0x60
20001954:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001958:	f107 070c 	add.w	r7, r7, #12
2000195c:	46bd      	mov	sp, r7
2000195e:	bc80      	pop	{r7}
20001960:	4770      	bx	lr
20001962:	bf00      	nop

20001964 <ace_init_flags>:
/*-------------------------------------------------------------------------*//**
  Intialise the ACE driver's internal data structures used by flag control
  functions.
 */
void ace_init_flags( void )
{
20001964:	b480      	push	{r7}
20001966:	af00      	add	r7, sp, #0
        }
        
        g_ppe_global_flags_isr = 0u;
    }
#endif
}
20001968:	46bd      	mov	sp, r7
2000196a:	bc80      	pop	{r7}
2000196c:	4770      	bx	lr
2000196e:	bf00      	nop

20001970 <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
20001970:	b480      	push	{r7}
20001972:	b083      	sub	sp, #12
20001974:	af00      	add	r7, sp, #0
20001976:	4603      	mov	r3, r0
20001978:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
2000197a:	f107 070c 	add.w	r7, r7, #12
2000197e:	46bd      	mov	sp, r7
20001980:	bc80      	pop	{r7}
20001982:	4770      	bx	lr

20001984 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
20001984:	4668      	mov	r0, sp
20001986:	f020 0107 	bic.w	r1, r0, #7
2000198a:	468d      	mov	sp, r1
2000198c:	b589      	push	{r0, r3, r7, lr}
2000198e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
20001990:	f04f 0000 	mov.w	r0, #0
20001994:	f7ff ffec 	bl	20001970 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
20001998:	f04f 0076 	mov.w	r0, #118	; 0x76
2000199c:	f7ff ffc4 	bl	20001928 <NVIC_ClearPendingIRQ>
}
200019a0:	46bd      	mov	sp, r7
200019a2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200019a6:	4685      	mov	sp, r0
200019a8:	4770      	bx	lr
200019aa:	bf00      	nop

200019ac <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
200019ac:	4668      	mov	r0, sp
200019ae:	f020 0107 	bic.w	r1, r0, #7
200019b2:	468d      	mov	sp, r1
200019b4:	b589      	push	{r0, r3, r7, lr}
200019b6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
200019b8:	f04f 0001 	mov.w	r0, #1
200019bc:	f7ff ffd8 	bl	20001970 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
200019c0:	f04f 0077 	mov.w	r0, #119	; 0x77
200019c4:	f7ff ffb0 	bl	20001928 <NVIC_ClearPendingIRQ>
}
200019c8:	46bd      	mov	sp, r7
200019ca:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200019ce:	4685      	mov	sp, r0
200019d0:	4770      	bx	lr
200019d2:	bf00      	nop

200019d4 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
200019d4:	4668      	mov	r0, sp
200019d6:	f020 0107 	bic.w	r1, r0, #7
200019da:	468d      	mov	sp, r1
200019dc:	b589      	push	{r0, r3, r7, lr}
200019de:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
200019e0:	f04f 0002 	mov.w	r0, #2
200019e4:	f7ff ffc4 	bl	20001970 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
200019e8:	f04f 0078 	mov.w	r0, #120	; 0x78
200019ec:	f7ff ff9c 	bl	20001928 <NVIC_ClearPendingIRQ>
}
200019f0:	46bd      	mov	sp, r7
200019f2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200019f6:	4685      	mov	sp, r0
200019f8:	4770      	bx	lr
200019fa:	bf00      	nop

200019fc <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
200019fc:	4668      	mov	r0, sp
200019fe:	f020 0107 	bic.w	r1, r0, #7
20001a02:	468d      	mov	sp, r1
20001a04:	b589      	push	{r0, r3, r7, lr}
20001a06:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
20001a08:	f04f 0003 	mov.w	r0, #3
20001a0c:	f7ff ffb0 	bl	20001970 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
20001a10:	f04f 0079 	mov.w	r0, #121	; 0x79
20001a14:	f7ff ff88 	bl	20001928 <NVIC_ClearPendingIRQ>
}
20001a18:	46bd      	mov	sp, r7
20001a1a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001a1e:	4685      	mov	sp, r0
20001a20:	4770      	bx	lr
20001a22:	bf00      	nop

20001a24 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
20001a24:	4668      	mov	r0, sp
20001a26:	f020 0107 	bic.w	r1, r0, #7
20001a2a:	468d      	mov	sp, r1
20001a2c:	b589      	push	{r0, r3, r7, lr}
20001a2e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
20001a30:	f04f 0004 	mov.w	r0, #4
20001a34:	f7ff ff9c 	bl	20001970 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
20001a38:	f04f 007a 	mov.w	r0, #122	; 0x7a
20001a3c:	f7ff ff74 	bl	20001928 <NVIC_ClearPendingIRQ>
}
20001a40:	46bd      	mov	sp, r7
20001a42:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001a46:	4685      	mov	sp, r0
20001a48:	4770      	bx	lr
20001a4a:	bf00      	nop

20001a4c <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
20001a4c:	4668      	mov	r0, sp
20001a4e:	f020 0107 	bic.w	r1, r0, #7
20001a52:	468d      	mov	sp, r1
20001a54:	b589      	push	{r0, r3, r7, lr}
20001a56:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
20001a58:	f04f 0005 	mov.w	r0, #5
20001a5c:	f7ff ff88 	bl	20001970 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
20001a60:	f04f 007b 	mov.w	r0, #123	; 0x7b
20001a64:	f7ff ff60 	bl	20001928 <NVIC_ClearPendingIRQ>
}
20001a68:	46bd      	mov	sp, r7
20001a6a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001a6e:	4685      	mov	sp, r0
20001a70:	4770      	bx	lr
20001a72:	bf00      	nop

20001a74 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
20001a74:	4668      	mov	r0, sp
20001a76:	f020 0107 	bic.w	r1, r0, #7
20001a7a:	468d      	mov	sp, r1
20001a7c:	b589      	push	{r0, r3, r7, lr}
20001a7e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
20001a80:	f04f 0006 	mov.w	r0, #6
20001a84:	f7ff ff74 	bl	20001970 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
20001a88:	f04f 007c 	mov.w	r0, #124	; 0x7c
20001a8c:	f7ff ff4c 	bl	20001928 <NVIC_ClearPendingIRQ>
}
20001a90:	46bd      	mov	sp, r7
20001a92:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001a96:	4685      	mov	sp, r0
20001a98:	4770      	bx	lr
20001a9a:	bf00      	nop

20001a9c <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
20001a9c:	4668      	mov	r0, sp
20001a9e:	f020 0107 	bic.w	r1, r0, #7
20001aa2:	468d      	mov	sp, r1
20001aa4:	b589      	push	{r0, r3, r7, lr}
20001aa6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
20001aa8:	f04f 0007 	mov.w	r0, #7
20001aac:	f7ff ff60 	bl	20001970 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
20001ab0:	f04f 007d 	mov.w	r0, #125	; 0x7d
20001ab4:	f7ff ff38 	bl	20001928 <NVIC_ClearPendingIRQ>
}
20001ab8:	46bd      	mov	sp, r7
20001aba:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001abe:	4685      	mov	sp, r0
20001ac0:	4770      	bx	lr
20001ac2:	bf00      	nop

20001ac4 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
20001ac4:	4668      	mov	r0, sp
20001ac6:	f020 0107 	bic.w	r1, r0, #7
20001aca:	468d      	mov	sp, r1
20001acc:	b589      	push	{r0, r3, r7, lr}
20001ace:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
20001ad0:	f04f 0008 	mov.w	r0, #8
20001ad4:	f7ff ff4c 	bl	20001970 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
20001ad8:	f04f 007e 	mov.w	r0, #126	; 0x7e
20001adc:	f7ff ff24 	bl	20001928 <NVIC_ClearPendingIRQ>
}
20001ae0:	46bd      	mov	sp, r7
20001ae2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001ae6:	4685      	mov	sp, r0
20001ae8:	4770      	bx	lr
20001aea:	bf00      	nop

20001aec <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
20001aec:	4668      	mov	r0, sp
20001aee:	f020 0107 	bic.w	r1, r0, #7
20001af2:	468d      	mov	sp, r1
20001af4:	b589      	push	{r0, r3, r7, lr}
20001af6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
20001af8:	f04f 0009 	mov.w	r0, #9
20001afc:	f7ff ff38 	bl	20001970 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
20001b00:	f04f 007f 	mov.w	r0, #127	; 0x7f
20001b04:	f7ff ff10 	bl	20001928 <NVIC_ClearPendingIRQ>
}
20001b08:	46bd      	mov	sp, r7
20001b0a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001b0e:	4685      	mov	sp, r0
20001b10:	4770      	bx	lr
20001b12:	bf00      	nop

20001b14 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
20001b14:	4668      	mov	r0, sp
20001b16:	f020 0107 	bic.w	r1, r0, #7
20001b1a:	468d      	mov	sp, r1
20001b1c:	b589      	push	{r0, r3, r7, lr}
20001b1e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
20001b20:	f04f 000a 	mov.w	r0, #10
20001b24:	f7ff ff24 	bl	20001970 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
20001b28:	f04f 0080 	mov.w	r0, #128	; 0x80
20001b2c:	f7ff fefc 	bl	20001928 <NVIC_ClearPendingIRQ>
}
20001b30:	46bd      	mov	sp, r7
20001b32:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001b36:	4685      	mov	sp, r0
20001b38:	4770      	bx	lr
20001b3a:	bf00      	nop

20001b3c <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
20001b3c:	4668      	mov	r0, sp
20001b3e:	f020 0107 	bic.w	r1, r0, #7
20001b42:	468d      	mov	sp, r1
20001b44:	b589      	push	{r0, r3, r7, lr}
20001b46:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
20001b48:	f04f 000b 	mov.w	r0, #11
20001b4c:	f7ff ff10 	bl	20001970 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
20001b50:	f04f 0081 	mov.w	r0, #129	; 0x81
20001b54:	f7ff fee8 	bl	20001928 <NVIC_ClearPendingIRQ>
}
20001b58:	46bd      	mov	sp, r7
20001b5a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001b5e:	4685      	mov	sp, r0
20001b60:	4770      	bx	lr
20001b62:	bf00      	nop

20001b64 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
20001b64:	4668      	mov	r0, sp
20001b66:	f020 0107 	bic.w	r1, r0, #7
20001b6a:	468d      	mov	sp, r1
20001b6c:	b589      	push	{r0, r3, r7, lr}
20001b6e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
20001b70:	f04f 000c 	mov.w	r0, #12
20001b74:	f7ff fefc 	bl	20001970 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
20001b78:	f04f 0082 	mov.w	r0, #130	; 0x82
20001b7c:	f7ff fed4 	bl	20001928 <NVIC_ClearPendingIRQ>
}
20001b80:	46bd      	mov	sp, r7
20001b82:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001b86:	4685      	mov	sp, r0
20001b88:	4770      	bx	lr
20001b8a:	bf00      	nop

20001b8c <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
20001b8c:	4668      	mov	r0, sp
20001b8e:	f020 0107 	bic.w	r1, r0, #7
20001b92:	468d      	mov	sp, r1
20001b94:	b589      	push	{r0, r3, r7, lr}
20001b96:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
20001b98:	f04f 000d 	mov.w	r0, #13
20001b9c:	f7ff fee8 	bl	20001970 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
20001ba0:	f04f 0083 	mov.w	r0, #131	; 0x83
20001ba4:	f7ff fec0 	bl	20001928 <NVIC_ClearPendingIRQ>
}
20001ba8:	46bd      	mov	sp, r7
20001baa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001bae:	4685      	mov	sp, r0
20001bb0:	4770      	bx	lr
20001bb2:	bf00      	nop

20001bb4 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
20001bb4:	4668      	mov	r0, sp
20001bb6:	f020 0107 	bic.w	r1, r0, #7
20001bba:	468d      	mov	sp, r1
20001bbc:	b589      	push	{r0, r3, r7, lr}
20001bbe:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
20001bc0:	f04f 000e 	mov.w	r0, #14
20001bc4:	f7ff fed4 	bl	20001970 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
20001bc8:	f04f 0084 	mov.w	r0, #132	; 0x84
20001bcc:	f7ff feac 	bl	20001928 <NVIC_ClearPendingIRQ>
}
20001bd0:	46bd      	mov	sp, r7
20001bd2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001bd6:	4685      	mov	sp, r0
20001bd8:	4770      	bx	lr
20001bda:	bf00      	nop

20001bdc <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
20001bdc:	4668      	mov	r0, sp
20001bde:	f020 0107 	bic.w	r1, r0, #7
20001be2:	468d      	mov	sp, r1
20001be4:	b589      	push	{r0, r3, r7, lr}
20001be6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
20001be8:	f04f 000f 	mov.w	r0, #15
20001bec:	f7ff fec0 	bl	20001970 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
20001bf0:	f04f 0085 	mov.w	r0, #133	; 0x85
20001bf4:	f7ff fe98 	bl	20001928 <NVIC_ClearPendingIRQ>
}
20001bf8:	46bd      	mov	sp, r7
20001bfa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001bfe:	4685      	mov	sp, r0
20001c00:	4770      	bx	lr
20001c02:	bf00      	nop

20001c04 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
20001c04:	4668      	mov	r0, sp
20001c06:	f020 0107 	bic.w	r1, r0, #7
20001c0a:	468d      	mov	sp, r1
20001c0c:	b589      	push	{r0, r3, r7, lr}
20001c0e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
20001c10:	f04f 0010 	mov.w	r0, #16
20001c14:	f7ff feac 	bl	20001970 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
20001c18:	f04f 0086 	mov.w	r0, #134	; 0x86
20001c1c:	f7ff fe84 	bl	20001928 <NVIC_ClearPendingIRQ>
}
20001c20:	46bd      	mov	sp, r7
20001c22:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001c26:	4685      	mov	sp, r0
20001c28:	4770      	bx	lr
20001c2a:	bf00      	nop

20001c2c <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
20001c2c:	4668      	mov	r0, sp
20001c2e:	f020 0107 	bic.w	r1, r0, #7
20001c32:	468d      	mov	sp, r1
20001c34:	b589      	push	{r0, r3, r7, lr}
20001c36:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
20001c38:	f04f 0011 	mov.w	r0, #17
20001c3c:	f7ff fe98 	bl	20001970 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
20001c40:	f04f 0087 	mov.w	r0, #135	; 0x87
20001c44:	f7ff fe70 	bl	20001928 <NVIC_ClearPendingIRQ>
}
20001c48:	46bd      	mov	sp, r7
20001c4a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001c4e:	4685      	mov	sp, r0
20001c50:	4770      	bx	lr
20001c52:	bf00      	nop

20001c54 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
20001c54:	4668      	mov	r0, sp
20001c56:	f020 0107 	bic.w	r1, r0, #7
20001c5a:	468d      	mov	sp, r1
20001c5c:	b589      	push	{r0, r3, r7, lr}
20001c5e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
20001c60:	f04f 0012 	mov.w	r0, #18
20001c64:	f7ff fe84 	bl	20001970 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
20001c68:	f04f 0088 	mov.w	r0, #136	; 0x88
20001c6c:	f7ff fe5c 	bl	20001928 <NVIC_ClearPendingIRQ>
}
20001c70:	46bd      	mov	sp, r7
20001c72:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001c76:	4685      	mov	sp, r0
20001c78:	4770      	bx	lr
20001c7a:	bf00      	nop

20001c7c <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
20001c7c:	4668      	mov	r0, sp
20001c7e:	f020 0107 	bic.w	r1, r0, #7
20001c82:	468d      	mov	sp, r1
20001c84:	b589      	push	{r0, r3, r7, lr}
20001c86:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
20001c88:	f04f 0013 	mov.w	r0, #19
20001c8c:	f7ff fe70 	bl	20001970 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
20001c90:	f04f 0089 	mov.w	r0, #137	; 0x89
20001c94:	f7ff fe48 	bl	20001928 <NVIC_ClearPendingIRQ>
}
20001c98:	46bd      	mov	sp, r7
20001c9a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001c9e:	4685      	mov	sp, r0
20001ca0:	4770      	bx	lr
20001ca2:	bf00      	nop

20001ca4 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
20001ca4:	4668      	mov	r0, sp
20001ca6:	f020 0107 	bic.w	r1, r0, #7
20001caa:	468d      	mov	sp, r1
20001cac:	b589      	push	{r0, r3, r7, lr}
20001cae:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
20001cb0:	f04f 0014 	mov.w	r0, #20
20001cb4:	f7ff fe5c 	bl	20001970 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
20001cb8:	f04f 008a 	mov.w	r0, #138	; 0x8a
20001cbc:	f7ff fe34 	bl	20001928 <NVIC_ClearPendingIRQ>
}
20001cc0:	46bd      	mov	sp, r7
20001cc2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001cc6:	4685      	mov	sp, r0
20001cc8:	4770      	bx	lr
20001cca:	bf00      	nop

20001ccc <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
20001ccc:	4668      	mov	r0, sp
20001cce:	f020 0107 	bic.w	r1, r0, #7
20001cd2:	468d      	mov	sp, r1
20001cd4:	b589      	push	{r0, r3, r7, lr}
20001cd6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
20001cd8:	f04f 0015 	mov.w	r0, #21
20001cdc:	f7ff fe48 	bl	20001970 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
20001ce0:	f04f 008b 	mov.w	r0, #139	; 0x8b
20001ce4:	f7ff fe20 	bl	20001928 <NVIC_ClearPendingIRQ>
}
20001ce8:	46bd      	mov	sp, r7
20001cea:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001cee:	4685      	mov	sp, r0
20001cf0:	4770      	bx	lr
20001cf2:	bf00      	nop

20001cf4 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
20001cf4:	4668      	mov	r0, sp
20001cf6:	f020 0107 	bic.w	r1, r0, #7
20001cfa:	468d      	mov	sp, r1
20001cfc:	b589      	push	{r0, r3, r7, lr}
20001cfe:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
20001d00:	f04f 0016 	mov.w	r0, #22
20001d04:	f7ff fe34 	bl	20001970 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
20001d08:	f04f 008c 	mov.w	r0, #140	; 0x8c
20001d0c:	f7ff fe0c 	bl	20001928 <NVIC_ClearPendingIRQ>
}
20001d10:	46bd      	mov	sp, r7
20001d12:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001d16:	4685      	mov	sp, r0
20001d18:	4770      	bx	lr
20001d1a:	bf00      	nop

20001d1c <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
20001d1c:	4668      	mov	r0, sp
20001d1e:	f020 0107 	bic.w	r1, r0, #7
20001d22:	468d      	mov	sp, r1
20001d24:	b589      	push	{r0, r3, r7, lr}
20001d26:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
20001d28:	f04f 0017 	mov.w	r0, #23
20001d2c:	f7ff fe20 	bl	20001970 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
20001d30:	f04f 008d 	mov.w	r0, #141	; 0x8d
20001d34:	f7ff fdf8 	bl	20001928 <NVIC_ClearPendingIRQ>
}
20001d38:	46bd      	mov	sp, r7
20001d3a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001d3e:	4685      	mov	sp, r0
20001d40:	4770      	bx	lr
20001d42:	bf00      	nop

20001d44 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
20001d44:	4668      	mov	r0, sp
20001d46:	f020 0107 	bic.w	r1, r0, #7
20001d4a:	468d      	mov	sp, r1
20001d4c:	b589      	push	{r0, r3, r7, lr}
20001d4e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
20001d50:	f04f 0018 	mov.w	r0, #24
20001d54:	f7ff fe0c 	bl	20001970 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
20001d58:	f04f 008e 	mov.w	r0, #142	; 0x8e
20001d5c:	f7ff fde4 	bl	20001928 <NVIC_ClearPendingIRQ>
}
20001d60:	46bd      	mov	sp, r7
20001d62:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001d66:	4685      	mov	sp, r0
20001d68:	4770      	bx	lr
20001d6a:	bf00      	nop

20001d6c <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
20001d6c:	4668      	mov	r0, sp
20001d6e:	f020 0107 	bic.w	r1, r0, #7
20001d72:	468d      	mov	sp, r1
20001d74:	b589      	push	{r0, r3, r7, lr}
20001d76:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
20001d78:	f04f 0019 	mov.w	r0, #25
20001d7c:	f7ff fdf8 	bl	20001970 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
20001d80:	f04f 008f 	mov.w	r0, #143	; 0x8f
20001d84:	f7ff fdd0 	bl	20001928 <NVIC_ClearPendingIRQ>
}
20001d88:	46bd      	mov	sp, r7
20001d8a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001d8e:	4685      	mov	sp, r0
20001d90:	4770      	bx	lr
20001d92:	bf00      	nop

20001d94 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
20001d94:	4668      	mov	r0, sp
20001d96:	f020 0107 	bic.w	r1, r0, #7
20001d9a:	468d      	mov	sp, r1
20001d9c:	b589      	push	{r0, r3, r7, lr}
20001d9e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
20001da0:	f04f 001a 	mov.w	r0, #26
20001da4:	f7ff fde4 	bl	20001970 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
20001da8:	f04f 0090 	mov.w	r0, #144	; 0x90
20001dac:	f7ff fdbc 	bl	20001928 <NVIC_ClearPendingIRQ>
}
20001db0:	46bd      	mov	sp, r7
20001db2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001db6:	4685      	mov	sp, r0
20001db8:	4770      	bx	lr
20001dba:	bf00      	nop

20001dbc <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
20001dbc:	4668      	mov	r0, sp
20001dbe:	f020 0107 	bic.w	r1, r0, #7
20001dc2:	468d      	mov	sp, r1
20001dc4:	b589      	push	{r0, r3, r7, lr}
20001dc6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
20001dc8:	f04f 001b 	mov.w	r0, #27
20001dcc:	f7ff fdd0 	bl	20001970 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
20001dd0:	f04f 0091 	mov.w	r0, #145	; 0x91
20001dd4:	f7ff fda8 	bl	20001928 <NVIC_ClearPendingIRQ>
}
20001dd8:	46bd      	mov	sp, r7
20001dda:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001dde:	4685      	mov	sp, r0
20001de0:	4770      	bx	lr
20001de2:	bf00      	nop

20001de4 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
20001de4:	4668      	mov	r0, sp
20001de6:	f020 0107 	bic.w	r1, r0, #7
20001dea:	468d      	mov	sp, r1
20001dec:	b589      	push	{r0, r3, r7, lr}
20001dee:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
20001df0:	f04f 001c 	mov.w	r0, #28
20001df4:	f7ff fdbc 	bl	20001970 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
20001df8:	f04f 0092 	mov.w	r0, #146	; 0x92
20001dfc:	f7ff fd94 	bl	20001928 <NVIC_ClearPendingIRQ>
}
20001e00:	46bd      	mov	sp, r7
20001e02:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001e06:	4685      	mov	sp, r0
20001e08:	4770      	bx	lr
20001e0a:	bf00      	nop

20001e0c <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
20001e0c:	4668      	mov	r0, sp
20001e0e:	f020 0107 	bic.w	r1, r0, #7
20001e12:	468d      	mov	sp, r1
20001e14:	b589      	push	{r0, r3, r7, lr}
20001e16:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
20001e18:	f04f 001d 	mov.w	r0, #29
20001e1c:	f7ff fda8 	bl	20001970 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
20001e20:	f04f 0093 	mov.w	r0, #147	; 0x93
20001e24:	f7ff fd80 	bl	20001928 <NVIC_ClearPendingIRQ>
}
20001e28:	46bd      	mov	sp, r7
20001e2a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001e2e:	4685      	mov	sp, r0
20001e30:	4770      	bx	lr
20001e32:	bf00      	nop

20001e34 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
20001e34:	4668      	mov	r0, sp
20001e36:	f020 0107 	bic.w	r1, r0, #7
20001e3a:	468d      	mov	sp, r1
20001e3c:	b589      	push	{r0, r3, r7, lr}
20001e3e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
20001e40:	f04f 001e 	mov.w	r0, #30
20001e44:	f7ff fd94 	bl	20001970 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
20001e48:	f04f 0094 	mov.w	r0, #148	; 0x94
20001e4c:	f7ff fd6c 	bl	20001928 <NVIC_ClearPendingIRQ>
}
20001e50:	46bd      	mov	sp, r7
20001e52:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001e56:	4685      	mov	sp, r0
20001e58:	4770      	bx	lr
20001e5a:	bf00      	nop

20001e5c <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
20001e5c:	4668      	mov	r0, sp
20001e5e:	f020 0107 	bic.w	r1, r0, #7
20001e62:	468d      	mov	sp, r1
20001e64:	b589      	push	{r0, r3, r7, lr}
20001e66:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
20001e68:	f04f 001f 	mov.w	r0, #31
20001e6c:	f7ff fd80 	bl	20001970 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
20001e70:	f04f 0095 	mov.w	r0, #149	; 0x95
20001e74:	f7ff fd58 	bl	20001928 <NVIC_ClearPendingIRQ>
}
20001e78:	46bd      	mov	sp, r7
20001e7a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001e7e:	4685      	mov	sp, r0
20001e80:	4770      	bx	lr
20001e82:	bf00      	nop

20001e84 <__libc_init_array>:
20001e84:	b570      	push	{r4, r5, r6, lr}
20001e86:	f642 4668 	movw	r6, #11368	; 0x2c68
20001e8a:	f642 4568 	movw	r5, #11368	; 0x2c68
20001e8e:	f2c2 0600 	movt	r6, #8192	; 0x2000
20001e92:	f2c2 0500 	movt	r5, #8192	; 0x2000
20001e96:	1b76      	subs	r6, r6, r5
20001e98:	10b6      	asrs	r6, r6, #2
20001e9a:	d006      	beq.n	20001eaa <__libc_init_array+0x26>
20001e9c:	2400      	movs	r4, #0
20001e9e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20001ea2:	3401      	adds	r4, #1
20001ea4:	4798      	blx	r3
20001ea6:	42a6      	cmp	r6, r4
20001ea8:	d8f9      	bhi.n	20001e9e <__libc_init_array+0x1a>
20001eaa:	f642 4568 	movw	r5, #11368	; 0x2c68
20001eae:	f642 466c 	movw	r6, #11372	; 0x2c6c
20001eb2:	f2c2 0500 	movt	r5, #8192	; 0x2000
20001eb6:	f2c2 0600 	movt	r6, #8192	; 0x2000
20001eba:	1b76      	subs	r6, r6, r5
20001ebc:	f000 fec8 	bl	20002c50 <_init>
20001ec0:	10b6      	asrs	r6, r6, #2
20001ec2:	d006      	beq.n	20001ed2 <__libc_init_array+0x4e>
20001ec4:	2400      	movs	r4, #0
20001ec6:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20001eca:	3401      	adds	r4, #1
20001ecc:	4798      	blx	r3
20001ece:	42a6      	cmp	r6, r4
20001ed0:	d8f9      	bhi.n	20001ec6 <__libc_init_array+0x42>
20001ed2:	bd70      	pop	{r4, r5, r6, pc}

20001ed4 <free>:
20001ed4:	f642 439c 	movw	r3, #11420	; 0x2c9c
20001ed8:	4601      	mov	r1, r0
20001eda:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ede:	6818      	ldr	r0, [r3, #0]
20001ee0:	f000 bd14 	b.w	2000290c <_free_r>

20001ee4 <malloc>:
20001ee4:	f642 439c 	movw	r3, #11420	; 0x2c9c
20001ee8:	4601      	mov	r1, r0
20001eea:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001eee:	6818      	ldr	r0, [r3, #0]
20001ef0:	f000 b800 	b.w	20001ef4 <_malloc_r>

20001ef4 <_malloc_r>:
20001ef4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20001ef8:	f101 040b 	add.w	r4, r1, #11
20001efc:	2c16      	cmp	r4, #22
20001efe:	b083      	sub	sp, #12
20001f00:	4606      	mov	r6, r0
20001f02:	d82f      	bhi.n	20001f64 <_malloc_r+0x70>
20001f04:	2300      	movs	r3, #0
20001f06:	2410      	movs	r4, #16
20001f08:	428c      	cmp	r4, r1
20001f0a:	bf2c      	ite	cs
20001f0c:	4619      	movcs	r1, r3
20001f0e:	f043 0101 	orrcc.w	r1, r3, #1
20001f12:	2900      	cmp	r1, #0
20001f14:	d130      	bne.n	20001f78 <_malloc_r+0x84>
20001f16:	4630      	mov	r0, r6
20001f18:	f000 fb86 	bl	20002628 <__malloc_lock>
20001f1c:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
20001f20:	d22e      	bcs.n	20001f80 <_malloc_r+0x8c>
20001f22:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
20001f26:	f642 5590 	movw	r5, #11664	; 0x2d90
20001f2a:	f2c2 0500 	movt	r5, #8192	; 0x2000
20001f2e:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
20001f32:	68d3      	ldr	r3, [r2, #12]
20001f34:	4293      	cmp	r3, r2
20001f36:	f000 8206 	beq.w	20002346 <_malloc_r+0x452>
20001f3a:	685a      	ldr	r2, [r3, #4]
20001f3c:	f103 0508 	add.w	r5, r3, #8
20001f40:	68d9      	ldr	r1, [r3, #12]
20001f42:	4630      	mov	r0, r6
20001f44:	f022 0c03 	bic.w	ip, r2, #3
20001f48:	689a      	ldr	r2, [r3, #8]
20001f4a:	4463      	add	r3, ip
20001f4c:	685c      	ldr	r4, [r3, #4]
20001f4e:	608a      	str	r2, [r1, #8]
20001f50:	f044 0401 	orr.w	r4, r4, #1
20001f54:	60d1      	str	r1, [r2, #12]
20001f56:	605c      	str	r4, [r3, #4]
20001f58:	f000 fb68 	bl	2000262c <__malloc_unlock>
20001f5c:	4628      	mov	r0, r5
20001f5e:	b003      	add	sp, #12
20001f60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20001f64:	f024 0407 	bic.w	r4, r4, #7
20001f68:	0fe3      	lsrs	r3, r4, #31
20001f6a:	428c      	cmp	r4, r1
20001f6c:	bf2c      	ite	cs
20001f6e:	4619      	movcs	r1, r3
20001f70:	f043 0101 	orrcc.w	r1, r3, #1
20001f74:	2900      	cmp	r1, #0
20001f76:	d0ce      	beq.n	20001f16 <_malloc_r+0x22>
20001f78:	230c      	movs	r3, #12
20001f7a:	2500      	movs	r5, #0
20001f7c:	6033      	str	r3, [r6, #0]
20001f7e:	e7ed      	b.n	20001f5c <_malloc_r+0x68>
20001f80:	ea5f 2e54 	movs.w	lr, r4, lsr #9
20001f84:	bf04      	itt	eq
20001f86:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
20001f8a:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
20001f8e:	f040 8090 	bne.w	200020b2 <_malloc_r+0x1be>
20001f92:	f642 5590 	movw	r5, #11664	; 0x2d90
20001f96:	f2c2 0500 	movt	r5, #8192	; 0x2000
20001f9a:	1828      	adds	r0, r5, r0
20001f9c:	68c3      	ldr	r3, [r0, #12]
20001f9e:	4298      	cmp	r0, r3
20001fa0:	d106      	bne.n	20001fb0 <_malloc_r+0xbc>
20001fa2:	e00d      	b.n	20001fc0 <_malloc_r+0xcc>
20001fa4:	2a00      	cmp	r2, #0
20001fa6:	f280 816f 	bge.w	20002288 <_malloc_r+0x394>
20001faa:	68db      	ldr	r3, [r3, #12]
20001fac:	4298      	cmp	r0, r3
20001fae:	d007      	beq.n	20001fc0 <_malloc_r+0xcc>
20001fb0:	6859      	ldr	r1, [r3, #4]
20001fb2:	f021 0103 	bic.w	r1, r1, #3
20001fb6:	1b0a      	subs	r2, r1, r4
20001fb8:	2a0f      	cmp	r2, #15
20001fba:	ddf3      	ble.n	20001fa4 <_malloc_r+0xb0>
20001fbc:	f10e 3eff 	add.w	lr, lr, #4294967295
20001fc0:	f10e 0e01 	add.w	lr, lr, #1
20001fc4:	f642 5790 	movw	r7, #11664	; 0x2d90
20001fc8:	f2c2 0700 	movt	r7, #8192	; 0x2000
20001fcc:	f107 0108 	add.w	r1, r7, #8
20001fd0:	688b      	ldr	r3, [r1, #8]
20001fd2:	4299      	cmp	r1, r3
20001fd4:	bf08      	it	eq
20001fd6:	687a      	ldreq	r2, [r7, #4]
20001fd8:	d026      	beq.n	20002028 <_malloc_r+0x134>
20001fda:	685a      	ldr	r2, [r3, #4]
20001fdc:	f022 0c03 	bic.w	ip, r2, #3
20001fe0:	ebc4 020c 	rsb	r2, r4, ip
20001fe4:	2a0f      	cmp	r2, #15
20001fe6:	f300 8194 	bgt.w	20002312 <_malloc_r+0x41e>
20001fea:	2a00      	cmp	r2, #0
20001fec:	60c9      	str	r1, [r1, #12]
20001fee:	6089      	str	r1, [r1, #8]
20001ff0:	f280 8099 	bge.w	20002126 <_malloc_r+0x232>
20001ff4:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
20001ff8:	f080 8165 	bcs.w	200022c6 <_malloc_r+0x3d2>
20001ffc:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
20002000:	f04f 0a01 	mov.w	sl, #1
20002004:	687a      	ldr	r2, [r7, #4]
20002006:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
2000200a:	ea4f 0cac 	mov.w	ip, ip, asr #2
2000200e:	fa0a fc0c 	lsl.w	ip, sl, ip
20002012:	60d8      	str	r0, [r3, #12]
20002014:	f8d0 8008 	ldr.w	r8, [r0, #8]
20002018:	ea4c 0202 	orr.w	r2, ip, r2
2000201c:	607a      	str	r2, [r7, #4]
2000201e:	f8c3 8008 	str.w	r8, [r3, #8]
20002022:	f8c8 300c 	str.w	r3, [r8, #12]
20002026:	6083      	str	r3, [r0, #8]
20002028:	f04f 0c01 	mov.w	ip, #1
2000202c:	ea4f 03ae 	mov.w	r3, lr, asr #2
20002030:	fa0c fc03 	lsl.w	ip, ip, r3
20002034:	4594      	cmp	ip, r2
20002036:	f200 8082 	bhi.w	2000213e <_malloc_r+0x24a>
2000203a:	ea12 0f0c 	tst.w	r2, ip
2000203e:	d108      	bne.n	20002052 <_malloc_r+0x15e>
20002040:	f02e 0e03 	bic.w	lr, lr, #3
20002044:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20002048:	f10e 0e04 	add.w	lr, lr, #4
2000204c:	ea12 0f0c 	tst.w	r2, ip
20002050:	d0f8      	beq.n	20002044 <_malloc_r+0x150>
20002052:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
20002056:	46f2      	mov	sl, lr
20002058:	46c8      	mov	r8, r9
2000205a:	f8d8 300c 	ldr.w	r3, [r8, #12]
2000205e:	4598      	cmp	r8, r3
20002060:	d107      	bne.n	20002072 <_malloc_r+0x17e>
20002062:	e168      	b.n	20002336 <_malloc_r+0x442>
20002064:	2a00      	cmp	r2, #0
20002066:	f280 8178 	bge.w	2000235a <_malloc_r+0x466>
2000206a:	68db      	ldr	r3, [r3, #12]
2000206c:	4598      	cmp	r8, r3
2000206e:	f000 8162 	beq.w	20002336 <_malloc_r+0x442>
20002072:	6858      	ldr	r0, [r3, #4]
20002074:	f020 0003 	bic.w	r0, r0, #3
20002078:	1b02      	subs	r2, r0, r4
2000207a:	2a0f      	cmp	r2, #15
2000207c:	ddf2      	ble.n	20002064 <_malloc_r+0x170>
2000207e:	461d      	mov	r5, r3
20002080:	191f      	adds	r7, r3, r4
20002082:	f8d3 c00c 	ldr.w	ip, [r3, #12]
20002086:	f044 0e01 	orr.w	lr, r4, #1
2000208a:	f855 4f08 	ldr.w	r4, [r5, #8]!
2000208e:	4630      	mov	r0, r6
20002090:	50ba      	str	r2, [r7, r2]
20002092:	f042 0201 	orr.w	r2, r2, #1
20002096:	f8c3 e004 	str.w	lr, [r3, #4]
2000209a:	f8cc 4008 	str.w	r4, [ip, #8]
2000209e:	f8c4 c00c 	str.w	ip, [r4, #12]
200020a2:	608f      	str	r7, [r1, #8]
200020a4:	60cf      	str	r7, [r1, #12]
200020a6:	607a      	str	r2, [r7, #4]
200020a8:	60b9      	str	r1, [r7, #8]
200020aa:	60f9      	str	r1, [r7, #12]
200020ac:	f000 fabe 	bl	2000262c <__malloc_unlock>
200020b0:	e754      	b.n	20001f5c <_malloc_r+0x68>
200020b2:	f1be 0f04 	cmp.w	lr, #4
200020b6:	bf9e      	ittt	ls
200020b8:	ea4f 1e94 	movls.w	lr, r4, lsr #6
200020bc:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
200020c0:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200020c4:	f67f af65 	bls.w	20001f92 <_malloc_r+0x9e>
200020c8:	f1be 0f14 	cmp.w	lr, #20
200020cc:	bf9c      	itt	ls
200020ce:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
200020d2:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200020d6:	f67f af5c 	bls.w	20001f92 <_malloc_r+0x9e>
200020da:	f1be 0f54 	cmp.w	lr, #84	; 0x54
200020de:	bf9e      	ittt	ls
200020e0:	ea4f 3e14 	movls.w	lr, r4, lsr #12
200020e4:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
200020e8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200020ec:	f67f af51 	bls.w	20001f92 <_malloc_r+0x9e>
200020f0:	f5be 7faa 	cmp.w	lr, #340	; 0x154
200020f4:	bf9e      	ittt	ls
200020f6:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
200020fa:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
200020fe:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20002102:	f67f af46 	bls.w	20001f92 <_malloc_r+0x9e>
20002106:	f240 5354 	movw	r3, #1364	; 0x554
2000210a:	459e      	cmp	lr, r3
2000210c:	bf95      	itete	ls
2000210e:	ea4f 4e94 	movls.w	lr, r4, lsr #18
20002112:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
20002116:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
2000211a:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
2000211e:	bf98      	it	ls
20002120:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20002124:	e735      	b.n	20001f92 <_malloc_r+0x9e>
20002126:	eb03 020c 	add.w	r2, r3, ip
2000212a:	f103 0508 	add.w	r5, r3, #8
2000212e:	4630      	mov	r0, r6
20002130:	6853      	ldr	r3, [r2, #4]
20002132:	f043 0301 	orr.w	r3, r3, #1
20002136:	6053      	str	r3, [r2, #4]
20002138:	f000 fa78 	bl	2000262c <__malloc_unlock>
2000213c:	e70e      	b.n	20001f5c <_malloc_r+0x68>
2000213e:	f8d7 8008 	ldr.w	r8, [r7, #8]
20002142:	f8d8 3004 	ldr.w	r3, [r8, #4]
20002146:	f023 0903 	bic.w	r9, r3, #3
2000214a:	ebc4 0209 	rsb	r2, r4, r9
2000214e:	454c      	cmp	r4, r9
20002150:	bf94      	ite	ls
20002152:	2300      	movls	r3, #0
20002154:	2301      	movhi	r3, #1
20002156:	2a0f      	cmp	r2, #15
20002158:	bfd8      	it	le
2000215a:	f043 0301 	orrle.w	r3, r3, #1
2000215e:	2b00      	cmp	r3, #0
20002160:	f000 80a1 	beq.w	200022a6 <_malloc_r+0x3b2>
20002164:	f243 1bbc 	movw	fp, #12732	; 0x31bc
20002168:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
2000216c:	f2c2 0b00 	movt	fp, #8192	; 0x2000
20002170:	f8db 3000 	ldr.w	r3, [fp]
20002174:	3310      	adds	r3, #16
20002176:	191b      	adds	r3, r3, r4
20002178:	f1b2 3fff 	cmp.w	r2, #4294967295
2000217c:	d006      	beq.n	2000218c <_malloc_r+0x298>
2000217e:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
20002182:	331f      	adds	r3, #31
20002184:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
20002188:	f023 031f 	bic.w	r3, r3, #31
2000218c:	4619      	mov	r1, r3
2000218e:	4630      	mov	r0, r6
20002190:	9301      	str	r3, [sp, #4]
20002192:	f000 fa4d 	bl	20002630 <_sbrk_r>
20002196:	9b01      	ldr	r3, [sp, #4]
20002198:	f1b0 3fff 	cmp.w	r0, #4294967295
2000219c:	4682      	mov	sl, r0
2000219e:	f000 80f4 	beq.w	2000238a <_malloc_r+0x496>
200021a2:	eb08 0109 	add.w	r1, r8, r9
200021a6:	4281      	cmp	r1, r0
200021a8:	f200 80ec 	bhi.w	20002384 <_malloc_r+0x490>
200021ac:	f8db 2004 	ldr.w	r2, [fp, #4]
200021b0:	189a      	adds	r2, r3, r2
200021b2:	4551      	cmp	r1, sl
200021b4:	f8cb 2004 	str.w	r2, [fp, #4]
200021b8:	f000 8145 	beq.w	20002446 <_malloc_r+0x552>
200021bc:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
200021c0:	f642 5090 	movw	r0, #11664	; 0x2d90
200021c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200021c8:	f1b5 3fff 	cmp.w	r5, #4294967295
200021cc:	bf08      	it	eq
200021ce:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
200021d2:	d003      	beq.n	200021dc <_malloc_r+0x2e8>
200021d4:	4452      	add	r2, sl
200021d6:	1a51      	subs	r1, r2, r1
200021d8:	f8cb 1004 	str.w	r1, [fp, #4]
200021dc:	f01a 0507 	ands.w	r5, sl, #7
200021e0:	4630      	mov	r0, r6
200021e2:	bf17      	itett	ne
200021e4:	f1c5 0508 	rsbne	r5, r5, #8
200021e8:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
200021ec:	44aa      	addne	sl, r5
200021ee:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
200021f2:	4453      	add	r3, sl
200021f4:	051b      	lsls	r3, r3, #20
200021f6:	0d1b      	lsrs	r3, r3, #20
200021f8:	1aed      	subs	r5, r5, r3
200021fa:	4629      	mov	r1, r5
200021fc:	f000 fa18 	bl	20002630 <_sbrk_r>
20002200:	f1b0 3fff 	cmp.w	r0, #4294967295
20002204:	f000 812c 	beq.w	20002460 <_malloc_r+0x56c>
20002208:	ebca 0100 	rsb	r1, sl, r0
2000220c:	1949      	adds	r1, r1, r5
2000220e:	f041 0101 	orr.w	r1, r1, #1
20002212:	f8db 2004 	ldr.w	r2, [fp, #4]
20002216:	f243 13bc 	movw	r3, #12732	; 0x31bc
2000221a:	f8c7 a008 	str.w	sl, [r7, #8]
2000221e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002222:	18aa      	adds	r2, r5, r2
20002224:	45b8      	cmp	r8, r7
20002226:	f8cb 2004 	str.w	r2, [fp, #4]
2000222a:	f8ca 1004 	str.w	r1, [sl, #4]
2000222e:	d017      	beq.n	20002260 <_malloc_r+0x36c>
20002230:	f1b9 0f0f 	cmp.w	r9, #15
20002234:	f240 80df 	bls.w	200023f6 <_malloc_r+0x502>
20002238:	f1a9 010c 	sub.w	r1, r9, #12
2000223c:	2505      	movs	r5, #5
2000223e:	f021 0107 	bic.w	r1, r1, #7
20002242:	eb08 0001 	add.w	r0, r8, r1
20002246:	290f      	cmp	r1, #15
20002248:	6085      	str	r5, [r0, #8]
2000224a:	6045      	str	r5, [r0, #4]
2000224c:	f8d8 0004 	ldr.w	r0, [r8, #4]
20002250:	f000 0001 	and.w	r0, r0, #1
20002254:	ea41 0000 	orr.w	r0, r1, r0
20002258:	f8c8 0004 	str.w	r0, [r8, #4]
2000225c:	f200 80ac 	bhi.w	200023b8 <_malloc_r+0x4c4>
20002260:	46d0      	mov	r8, sl
20002262:	f243 13bc 	movw	r3, #12732	; 0x31bc
20002266:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
2000226a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000226e:	428a      	cmp	r2, r1
20002270:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
20002274:	bf88      	it	hi
20002276:	62da      	strhi	r2, [r3, #44]	; 0x2c
20002278:	f243 13bc 	movw	r3, #12732	; 0x31bc
2000227c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002280:	428a      	cmp	r2, r1
20002282:	bf88      	it	hi
20002284:	631a      	strhi	r2, [r3, #48]	; 0x30
20002286:	e082      	b.n	2000238e <_malloc_r+0x49a>
20002288:	185c      	adds	r4, r3, r1
2000228a:	689a      	ldr	r2, [r3, #8]
2000228c:	68d9      	ldr	r1, [r3, #12]
2000228e:	4630      	mov	r0, r6
20002290:	6866      	ldr	r6, [r4, #4]
20002292:	f103 0508 	add.w	r5, r3, #8
20002296:	608a      	str	r2, [r1, #8]
20002298:	f046 0301 	orr.w	r3, r6, #1
2000229c:	60d1      	str	r1, [r2, #12]
2000229e:	6063      	str	r3, [r4, #4]
200022a0:	f000 f9c4 	bl	2000262c <__malloc_unlock>
200022a4:	e65a      	b.n	20001f5c <_malloc_r+0x68>
200022a6:	eb08 0304 	add.w	r3, r8, r4
200022aa:	f042 0201 	orr.w	r2, r2, #1
200022ae:	f044 0401 	orr.w	r4, r4, #1
200022b2:	4630      	mov	r0, r6
200022b4:	f8c8 4004 	str.w	r4, [r8, #4]
200022b8:	f108 0508 	add.w	r5, r8, #8
200022bc:	605a      	str	r2, [r3, #4]
200022be:	60bb      	str	r3, [r7, #8]
200022c0:	f000 f9b4 	bl	2000262c <__malloc_unlock>
200022c4:	e64a      	b.n	20001f5c <_malloc_r+0x68>
200022c6:	ea4f 225c 	mov.w	r2, ip, lsr #9
200022ca:	2a04      	cmp	r2, #4
200022cc:	d954      	bls.n	20002378 <_malloc_r+0x484>
200022ce:	2a14      	cmp	r2, #20
200022d0:	f200 8089 	bhi.w	200023e6 <_malloc_r+0x4f2>
200022d4:	325b      	adds	r2, #91	; 0x5b
200022d6:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200022da:	44a8      	add	r8, r5
200022dc:	f642 5790 	movw	r7, #11664	; 0x2d90
200022e0:	f2c2 0700 	movt	r7, #8192	; 0x2000
200022e4:	f8d8 0008 	ldr.w	r0, [r8, #8]
200022e8:	4540      	cmp	r0, r8
200022ea:	d103      	bne.n	200022f4 <_malloc_r+0x400>
200022ec:	e06f      	b.n	200023ce <_malloc_r+0x4da>
200022ee:	6880      	ldr	r0, [r0, #8]
200022f0:	4580      	cmp	r8, r0
200022f2:	d004      	beq.n	200022fe <_malloc_r+0x40a>
200022f4:	6842      	ldr	r2, [r0, #4]
200022f6:	f022 0203 	bic.w	r2, r2, #3
200022fa:	4594      	cmp	ip, r2
200022fc:	d3f7      	bcc.n	200022ee <_malloc_r+0x3fa>
200022fe:	f8d0 c00c 	ldr.w	ip, [r0, #12]
20002302:	f8c3 c00c 	str.w	ip, [r3, #12]
20002306:	6098      	str	r0, [r3, #8]
20002308:	687a      	ldr	r2, [r7, #4]
2000230a:	60c3      	str	r3, [r0, #12]
2000230c:	f8cc 3008 	str.w	r3, [ip, #8]
20002310:	e68a      	b.n	20002028 <_malloc_r+0x134>
20002312:	191f      	adds	r7, r3, r4
20002314:	4630      	mov	r0, r6
20002316:	f044 0401 	orr.w	r4, r4, #1
2000231a:	60cf      	str	r7, [r1, #12]
2000231c:	605c      	str	r4, [r3, #4]
2000231e:	f103 0508 	add.w	r5, r3, #8
20002322:	50ba      	str	r2, [r7, r2]
20002324:	f042 0201 	orr.w	r2, r2, #1
20002328:	608f      	str	r7, [r1, #8]
2000232a:	607a      	str	r2, [r7, #4]
2000232c:	60b9      	str	r1, [r7, #8]
2000232e:	60f9      	str	r1, [r7, #12]
20002330:	f000 f97c 	bl	2000262c <__malloc_unlock>
20002334:	e612      	b.n	20001f5c <_malloc_r+0x68>
20002336:	f10a 0a01 	add.w	sl, sl, #1
2000233a:	f01a 0f03 	tst.w	sl, #3
2000233e:	d05f      	beq.n	20002400 <_malloc_r+0x50c>
20002340:	f103 0808 	add.w	r8, r3, #8
20002344:	e689      	b.n	2000205a <_malloc_r+0x166>
20002346:	f103 0208 	add.w	r2, r3, #8
2000234a:	68d3      	ldr	r3, [r2, #12]
2000234c:	429a      	cmp	r2, r3
2000234e:	bf08      	it	eq
20002350:	f10e 0e02 	addeq.w	lr, lr, #2
20002354:	f43f ae36 	beq.w	20001fc4 <_malloc_r+0xd0>
20002358:	e5ef      	b.n	20001f3a <_malloc_r+0x46>
2000235a:	461d      	mov	r5, r3
2000235c:	1819      	adds	r1, r3, r0
2000235e:	68da      	ldr	r2, [r3, #12]
20002360:	4630      	mov	r0, r6
20002362:	f855 3f08 	ldr.w	r3, [r5, #8]!
20002366:	684c      	ldr	r4, [r1, #4]
20002368:	6093      	str	r3, [r2, #8]
2000236a:	f044 0401 	orr.w	r4, r4, #1
2000236e:	60da      	str	r2, [r3, #12]
20002370:	604c      	str	r4, [r1, #4]
20002372:	f000 f95b 	bl	2000262c <__malloc_unlock>
20002376:	e5f1      	b.n	20001f5c <_malloc_r+0x68>
20002378:	ea4f 129c 	mov.w	r2, ip, lsr #6
2000237c:	3238      	adds	r2, #56	; 0x38
2000237e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20002382:	e7aa      	b.n	200022da <_malloc_r+0x3e6>
20002384:	45b8      	cmp	r8, r7
20002386:	f43f af11 	beq.w	200021ac <_malloc_r+0x2b8>
2000238a:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000238e:	f8d8 2004 	ldr.w	r2, [r8, #4]
20002392:	f022 0203 	bic.w	r2, r2, #3
20002396:	4294      	cmp	r4, r2
20002398:	bf94      	ite	ls
2000239a:	2300      	movls	r3, #0
2000239c:	2301      	movhi	r3, #1
2000239e:	1b12      	subs	r2, r2, r4
200023a0:	2a0f      	cmp	r2, #15
200023a2:	bfd8      	it	le
200023a4:	f043 0301 	orrle.w	r3, r3, #1
200023a8:	2b00      	cmp	r3, #0
200023aa:	f43f af7c 	beq.w	200022a6 <_malloc_r+0x3b2>
200023ae:	4630      	mov	r0, r6
200023b0:	2500      	movs	r5, #0
200023b2:	f000 f93b 	bl	2000262c <__malloc_unlock>
200023b6:	e5d1      	b.n	20001f5c <_malloc_r+0x68>
200023b8:	f108 0108 	add.w	r1, r8, #8
200023bc:	4630      	mov	r0, r6
200023be:	9301      	str	r3, [sp, #4]
200023c0:	f000 faa4 	bl	2000290c <_free_r>
200023c4:	9b01      	ldr	r3, [sp, #4]
200023c6:	f8d7 8008 	ldr.w	r8, [r7, #8]
200023ca:	685a      	ldr	r2, [r3, #4]
200023cc:	e749      	b.n	20002262 <_malloc_r+0x36e>
200023ce:	f04f 0a01 	mov.w	sl, #1
200023d2:	f8d7 8004 	ldr.w	r8, [r7, #4]
200023d6:	1092      	asrs	r2, r2, #2
200023d8:	4684      	mov	ip, r0
200023da:	fa0a f202 	lsl.w	r2, sl, r2
200023de:	ea48 0202 	orr.w	r2, r8, r2
200023e2:	607a      	str	r2, [r7, #4]
200023e4:	e78d      	b.n	20002302 <_malloc_r+0x40e>
200023e6:	2a54      	cmp	r2, #84	; 0x54
200023e8:	d824      	bhi.n	20002434 <_malloc_r+0x540>
200023ea:	ea4f 321c 	mov.w	r2, ip, lsr #12
200023ee:	326e      	adds	r2, #110	; 0x6e
200023f0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200023f4:	e771      	b.n	200022da <_malloc_r+0x3e6>
200023f6:	2301      	movs	r3, #1
200023f8:	46d0      	mov	r8, sl
200023fa:	f8ca 3004 	str.w	r3, [sl, #4]
200023fe:	e7c6      	b.n	2000238e <_malloc_r+0x49a>
20002400:	464a      	mov	r2, r9
20002402:	f01e 0f03 	tst.w	lr, #3
20002406:	4613      	mov	r3, r2
20002408:	f10e 3eff 	add.w	lr, lr, #4294967295
2000240c:	d033      	beq.n	20002476 <_malloc_r+0x582>
2000240e:	f853 2908 	ldr.w	r2, [r3], #-8
20002412:	429a      	cmp	r2, r3
20002414:	d0f5      	beq.n	20002402 <_malloc_r+0x50e>
20002416:	687b      	ldr	r3, [r7, #4]
20002418:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
2000241c:	459c      	cmp	ip, r3
2000241e:	f63f ae8e 	bhi.w	2000213e <_malloc_r+0x24a>
20002422:	f1bc 0f00 	cmp.w	ip, #0
20002426:	f43f ae8a 	beq.w	2000213e <_malloc_r+0x24a>
2000242a:	ea1c 0f03 	tst.w	ip, r3
2000242e:	d027      	beq.n	20002480 <_malloc_r+0x58c>
20002430:	46d6      	mov	lr, sl
20002432:	e60e      	b.n	20002052 <_malloc_r+0x15e>
20002434:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20002438:	d815      	bhi.n	20002466 <_malloc_r+0x572>
2000243a:	ea4f 32dc 	mov.w	r2, ip, lsr #15
2000243e:	3277      	adds	r2, #119	; 0x77
20002440:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20002444:	e749      	b.n	200022da <_malloc_r+0x3e6>
20002446:	0508      	lsls	r0, r1, #20
20002448:	0d00      	lsrs	r0, r0, #20
2000244a:	2800      	cmp	r0, #0
2000244c:	f47f aeb6 	bne.w	200021bc <_malloc_r+0x2c8>
20002450:	f8d7 8008 	ldr.w	r8, [r7, #8]
20002454:	444b      	add	r3, r9
20002456:	f043 0301 	orr.w	r3, r3, #1
2000245a:	f8c8 3004 	str.w	r3, [r8, #4]
2000245e:	e700      	b.n	20002262 <_malloc_r+0x36e>
20002460:	2101      	movs	r1, #1
20002462:	2500      	movs	r5, #0
20002464:	e6d5      	b.n	20002212 <_malloc_r+0x31e>
20002466:	f240 5054 	movw	r0, #1364	; 0x554
2000246a:	4282      	cmp	r2, r0
2000246c:	d90d      	bls.n	2000248a <_malloc_r+0x596>
2000246e:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
20002472:	227e      	movs	r2, #126	; 0x7e
20002474:	e731      	b.n	200022da <_malloc_r+0x3e6>
20002476:	687b      	ldr	r3, [r7, #4]
20002478:	ea23 030c 	bic.w	r3, r3, ip
2000247c:	607b      	str	r3, [r7, #4]
2000247e:	e7cb      	b.n	20002418 <_malloc_r+0x524>
20002480:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20002484:	f10a 0a04 	add.w	sl, sl, #4
20002488:	e7cf      	b.n	2000242a <_malloc_r+0x536>
2000248a:	ea4f 429c 	mov.w	r2, ip, lsr #18
2000248e:	327c      	adds	r2, #124	; 0x7c
20002490:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20002494:	e721      	b.n	200022da <_malloc_r+0x3e6>
20002496:	bf00      	nop

20002498 <memcpy>:
20002498:	2a03      	cmp	r2, #3
2000249a:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
2000249e:	d80b      	bhi.n	200024b8 <memcpy+0x20>
200024a0:	b13a      	cbz	r2, 200024b2 <memcpy+0x1a>
200024a2:	2300      	movs	r3, #0
200024a4:	f811 c003 	ldrb.w	ip, [r1, r3]
200024a8:	f800 c003 	strb.w	ip, [r0, r3]
200024ac:	3301      	adds	r3, #1
200024ae:	4293      	cmp	r3, r2
200024b0:	d1f8      	bne.n	200024a4 <memcpy+0xc>
200024b2:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
200024b6:	4770      	bx	lr
200024b8:	1882      	adds	r2, r0, r2
200024ba:	460c      	mov	r4, r1
200024bc:	4603      	mov	r3, r0
200024be:	e003      	b.n	200024c8 <memcpy+0x30>
200024c0:	f814 1c01 	ldrb.w	r1, [r4, #-1]
200024c4:	f803 1c01 	strb.w	r1, [r3, #-1]
200024c8:	f003 0603 	and.w	r6, r3, #3
200024cc:	4619      	mov	r1, r3
200024ce:	46a4      	mov	ip, r4
200024d0:	3301      	adds	r3, #1
200024d2:	3401      	adds	r4, #1
200024d4:	2e00      	cmp	r6, #0
200024d6:	d1f3      	bne.n	200024c0 <memcpy+0x28>
200024d8:	f01c 0403 	ands.w	r4, ip, #3
200024dc:	4663      	mov	r3, ip
200024de:	bf08      	it	eq
200024e0:	ebc1 0c02 	rsbeq	ip, r1, r2
200024e4:	d068      	beq.n	200025b8 <memcpy+0x120>
200024e6:	4265      	negs	r5, r4
200024e8:	f1c4 0a04 	rsb	sl, r4, #4
200024ec:	eb0c 0705 	add.w	r7, ip, r5
200024f0:	4633      	mov	r3, r6
200024f2:	ea4f 0aca 	mov.w	sl, sl, lsl #3
200024f6:	f85c 6005 	ldr.w	r6, [ip, r5]
200024fa:	ea4f 08c4 	mov.w	r8, r4, lsl #3
200024fe:	1a55      	subs	r5, r2, r1
20002500:	e008      	b.n	20002514 <memcpy+0x7c>
20002502:	f857 4f04 	ldr.w	r4, [r7, #4]!
20002506:	4626      	mov	r6, r4
20002508:	fa04 f40a 	lsl.w	r4, r4, sl
2000250c:	ea49 0404 	orr.w	r4, r9, r4
20002510:	50cc      	str	r4, [r1, r3]
20002512:	3304      	adds	r3, #4
20002514:	185c      	adds	r4, r3, r1
20002516:	2d03      	cmp	r5, #3
20002518:	fa26 f908 	lsr.w	r9, r6, r8
2000251c:	f1a5 0504 	sub.w	r5, r5, #4
20002520:	eb0c 0603 	add.w	r6, ip, r3
20002524:	dced      	bgt.n	20002502 <memcpy+0x6a>
20002526:	2300      	movs	r3, #0
20002528:	e002      	b.n	20002530 <memcpy+0x98>
2000252a:	5cf1      	ldrb	r1, [r6, r3]
2000252c:	54e1      	strb	r1, [r4, r3]
2000252e:	3301      	adds	r3, #1
20002530:	1919      	adds	r1, r3, r4
20002532:	4291      	cmp	r1, r2
20002534:	d3f9      	bcc.n	2000252a <memcpy+0x92>
20002536:	e7bc      	b.n	200024b2 <memcpy+0x1a>
20002538:	f853 4c40 	ldr.w	r4, [r3, #-64]
2000253c:	f841 4c40 	str.w	r4, [r1, #-64]
20002540:	f853 4c3c 	ldr.w	r4, [r3, #-60]
20002544:	f841 4c3c 	str.w	r4, [r1, #-60]
20002548:	f853 4c38 	ldr.w	r4, [r3, #-56]
2000254c:	f841 4c38 	str.w	r4, [r1, #-56]
20002550:	f853 4c34 	ldr.w	r4, [r3, #-52]
20002554:	f841 4c34 	str.w	r4, [r1, #-52]
20002558:	f853 4c30 	ldr.w	r4, [r3, #-48]
2000255c:	f841 4c30 	str.w	r4, [r1, #-48]
20002560:	f853 4c2c 	ldr.w	r4, [r3, #-44]
20002564:	f841 4c2c 	str.w	r4, [r1, #-44]
20002568:	f853 4c28 	ldr.w	r4, [r3, #-40]
2000256c:	f841 4c28 	str.w	r4, [r1, #-40]
20002570:	f853 4c24 	ldr.w	r4, [r3, #-36]
20002574:	f841 4c24 	str.w	r4, [r1, #-36]
20002578:	f853 4c20 	ldr.w	r4, [r3, #-32]
2000257c:	f841 4c20 	str.w	r4, [r1, #-32]
20002580:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20002584:	f841 4c1c 	str.w	r4, [r1, #-28]
20002588:	f853 4c18 	ldr.w	r4, [r3, #-24]
2000258c:	f841 4c18 	str.w	r4, [r1, #-24]
20002590:	f853 4c14 	ldr.w	r4, [r3, #-20]
20002594:	f841 4c14 	str.w	r4, [r1, #-20]
20002598:	f853 4c10 	ldr.w	r4, [r3, #-16]
2000259c:	f841 4c10 	str.w	r4, [r1, #-16]
200025a0:	f853 4c0c 	ldr.w	r4, [r3, #-12]
200025a4:	f841 4c0c 	str.w	r4, [r1, #-12]
200025a8:	f853 4c08 	ldr.w	r4, [r3, #-8]
200025ac:	f841 4c08 	str.w	r4, [r1, #-8]
200025b0:	f853 4c04 	ldr.w	r4, [r3, #-4]
200025b4:	f841 4c04 	str.w	r4, [r1, #-4]
200025b8:	461c      	mov	r4, r3
200025ba:	460d      	mov	r5, r1
200025bc:	3340      	adds	r3, #64	; 0x40
200025be:	3140      	adds	r1, #64	; 0x40
200025c0:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
200025c4:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
200025c8:	dcb6      	bgt.n	20002538 <memcpy+0xa0>
200025ca:	4621      	mov	r1, r4
200025cc:	462b      	mov	r3, r5
200025ce:	1b54      	subs	r4, r2, r5
200025d0:	e00f      	b.n	200025f2 <memcpy+0x15a>
200025d2:	f851 5c10 	ldr.w	r5, [r1, #-16]
200025d6:	f843 5c10 	str.w	r5, [r3, #-16]
200025da:	f851 5c0c 	ldr.w	r5, [r1, #-12]
200025de:	f843 5c0c 	str.w	r5, [r3, #-12]
200025e2:	f851 5c08 	ldr.w	r5, [r1, #-8]
200025e6:	f843 5c08 	str.w	r5, [r3, #-8]
200025ea:	f851 5c04 	ldr.w	r5, [r1, #-4]
200025ee:	f843 5c04 	str.w	r5, [r3, #-4]
200025f2:	2c0f      	cmp	r4, #15
200025f4:	460d      	mov	r5, r1
200025f6:	469c      	mov	ip, r3
200025f8:	f101 0110 	add.w	r1, r1, #16
200025fc:	f103 0310 	add.w	r3, r3, #16
20002600:	f1a4 0410 	sub.w	r4, r4, #16
20002604:	dce5      	bgt.n	200025d2 <memcpy+0x13a>
20002606:	ebcc 0102 	rsb	r1, ip, r2
2000260a:	2300      	movs	r3, #0
2000260c:	e003      	b.n	20002616 <memcpy+0x17e>
2000260e:	58ec      	ldr	r4, [r5, r3]
20002610:	f84c 4003 	str.w	r4, [ip, r3]
20002614:	3304      	adds	r3, #4
20002616:	195e      	adds	r6, r3, r5
20002618:	2903      	cmp	r1, #3
2000261a:	eb03 040c 	add.w	r4, r3, ip
2000261e:	f1a1 0104 	sub.w	r1, r1, #4
20002622:	dcf4      	bgt.n	2000260e <memcpy+0x176>
20002624:	e77f      	b.n	20002526 <memcpy+0x8e>
20002626:	bf00      	nop

20002628 <__malloc_lock>:
20002628:	4770      	bx	lr
2000262a:	bf00      	nop

2000262c <__malloc_unlock>:
2000262c:	4770      	bx	lr
2000262e:	bf00      	nop

20002630 <_sbrk_r>:
20002630:	b538      	push	{r3, r4, r5, lr}
20002632:	f243 2448 	movw	r4, #12872	; 0x3248
20002636:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000263a:	4605      	mov	r5, r0
2000263c:	4608      	mov	r0, r1
2000263e:	2300      	movs	r3, #0
20002640:	6023      	str	r3, [r4, #0]
20002642:	f7fe fa37 	bl	20000ab4 <_sbrk>
20002646:	f1b0 3fff 	cmp.w	r0, #4294967295
2000264a:	d000      	beq.n	2000264e <_sbrk_r+0x1e>
2000264c:	bd38      	pop	{r3, r4, r5, pc}
2000264e:	6823      	ldr	r3, [r4, #0]
20002650:	2b00      	cmp	r3, #0
20002652:	d0fb      	beq.n	2000264c <_sbrk_r+0x1c>
20002654:	602b      	str	r3, [r5, #0]
20002656:	bd38      	pop	{r3, r4, r5, pc}

20002658 <strcat>:
20002658:	f010 0f03 	tst.w	r0, #3
2000265c:	b510      	push	{r4, lr}
2000265e:	4604      	mov	r4, r0
20002660:	bf18      	it	ne
20002662:	4600      	movne	r0, r0
20002664:	d111      	bne.n	2000268a <strcat+0x32>
20002666:	6823      	ldr	r3, [r4, #0]
20002668:	4620      	mov	r0, r4
2000266a:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
2000266e:	ea22 0303 	bic.w	r3, r2, r3
20002672:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
20002676:	d108      	bne.n	2000268a <strcat+0x32>
20002678:	f850 3f04 	ldr.w	r3, [r0, #4]!
2000267c:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
20002680:	ea22 0303 	bic.w	r3, r2, r3
20002684:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
20002688:	d0f6      	beq.n	20002678 <strcat+0x20>
2000268a:	7803      	ldrb	r3, [r0, #0]
2000268c:	b11b      	cbz	r3, 20002696 <strcat+0x3e>
2000268e:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20002692:	2b00      	cmp	r3, #0
20002694:	d1fb      	bne.n	2000268e <strcat+0x36>
20002696:	f000 f803 	bl	200026a0 <strcpy>
2000269a:	4620      	mov	r0, r4
2000269c:	bd10      	pop	{r4, pc}
2000269e:	bf00      	nop

200026a0 <strcpy>:
200026a0:	ea80 0201 	eor.w	r2, r0, r1
200026a4:	4684      	mov	ip, r0
200026a6:	f012 0f03 	tst.w	r2, #3
200026aa:	d14f      	bne.n	2000274c <strcpy+0xac>
200026ac:	f011 0f03 	tst.w	r1, #3
200026b0:	d132      	bne.n	20002718 <strcpy+0x78>
200026b2:	f84d 4d04 	str.w	r4, [sp, #-4]!
200026b6:	f011 0f04 	tst.w	r1, #4
200026ba:	f851 3b04 	ldr.w	r3, [r1], #4
200026be:	d00b      	beq.n	200026d8 <strcpy+0x38>
200026c0:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
200026c4:	439a      	bics	r2, r3
200026c6:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
200026ca:	bf04      	itt	eq
200026cc:	f84c 3b04 	streq.w	r3, [ip], #4
200026d0:	f851 3b04 	ldreq.w	r3, [r1], #4
200026d4:	d116      	bne.n	20002704 <strcpy+0x64>
200026d6:	bf00      	nop
200026d8:	f851 4b04 	ldr.w	r4, [r1], #4
200026dc:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
200026e0:	439a      	bics	r2, r3
200026e2:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
200026e6:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
200026ea:	d10b      	bne.n	20002704 <strcpy+0x64>
200026ec:	f84c 3b04 	str.w	r3, [ip], #4
200026f0:	43a2      	bics	r2, r4
200026f2:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
200026f6:	bf04      	itt	eq
200026f8:	f851 3b04 	ldreq.w	r3, [r1], #4
200026fc:	f84c 4b04 	streq.w	r4, [ip], #4
20002700:	d0ea      	beq.n	200026d8 <strcpy+0x38>
20002702:	4623      	mov	r3, r4
20002704:	f80c 3b01 	strb.w	r3, [ip], #1
20002708:	f013 0fff 	tst.w	r3, #255	; 0xff
2000270c:	ea4f 2333 	mov.w	r3, r3, ror #8
20002710:	d1f8      	bne.n	20002704 <strcpy+0x64>
20002712:	f85d 4b04 	ldr.w	r4, [sp], #4
20002716:	4770      	bx	lr
20002718:	f011 0f01 	tst.w	r1, #1
2000271c:	d006      	beq.n	2000272c <strcpy+0x8c>
2000271e:	f811 2b01 	ldrb.w	r2, [r1], #1
20002722:	f80c 2b01 	strb.w	r2, [ip], #1
20002726:	2a00      	cmp	r2, #0
20002728:	bf08      	it	eq
2000272a:	4770      	bxeq	lr
2000272c:	f011 0f02 	tst.w	r1, #2
20002730:	d0bf      	beq.n	200026b2 <strcpy+0x12>
20002732:	f831 2b02 	ldrh.w	r2, [r1], #2
20002736:	f012 0fff 	tst.w	r2, #255	; 0xff
2000273a:	bf16      	itet	ne
2000273c:	f82c 2b02 	strhne.w	r2, [ip], #2
20002740:	f88c 2000 	strbeq.w	r2, [ip]
20002744:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
20002748:	d1b3      	bne.n	200026b2 <strcpy+0x12>
2000274a:	4770      	bx	lr
2000274c:	f811 2b01 	ldrb.w	r2, [r1], #1
20002750:	f80c 2b01 	strb.w	r2, [ip], #1
20002754:	2a00      	cmp	r2, #0
20002756:	d1f9      	bne.n	2000274c <strcpy+0xac>
20002758:	4770      	bx	lr
2000275a:	bf00      	nop

2000275c <strlen>:
2000275c:	f020 0103 	bic.w	r1, r0, #3
20002760:	f010 0003 	ands.w	r0, r0, #3
20002764:	f1c0 0000 	rsb	r0, r0, #0
20002768:	f851 3b04 	ldr.w	r3, [r1], #4
2000276c:	f100 0c04 	add.w	ip, r0, #4
20002770:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
20002774:	f06f 0200 	mvn.w	r2, #0
20002778:	bf1c      	itt	ne
2000277a:	fa22 f20c 	lsrne.w	r2, r2, ip
2000277e:	4313      	orrne	r3, r2
20002780:	f04f 0c01 	mov.w	ip, #1
20002784:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
20002788:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
2000278c:	eba3 020c 	sub.w	r2, r3, ip
20002790:	ea22 0203 	bic.w	r2, r2, r3
20002794:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
20002798:	bf04      	itt	eq
2000279a:	f851 3b04 	ldreq.w	r3, [r1], #4
2000279e:	3004      	addeq	r0, #4
200027a0:	d0f4      	beq.n	2000278c <strlen+0x30>
200027a2:	f013 0fff 	tst.w	r3, #255	; 0xff
200027a6:	bf1f      	itttt	ne
200027a8:	3001      	addne	r0, #1
200027aa:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
200027ae:	3001      	addne	r0, #1
200027b0:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
200027b4:	bf18      	it	ne
200027b6:	3001      	addne	r0, #1
200027b8:	4770      	bx	lr
200027ba:	bf00      	nop

200027bc <strncmp>:
200027bc:	b430      	push	{r4, r5}
200027be:	4613      	mov	r3, r2
200027c0:	2a00      	cmp	r2, #0
200027c2:	d043      	beq.n	2000284c <strncmp+0x90>
200027c4:	ea41 0200 	orr.w	r2, r1, r0
200027c8:	f012 0f03 	tst.w	r2, #3
200027cc:	d125      	bne.n	2000281a <strncmp+0x5e>
200027ce:	2b03      	cmp	r3, #3
200027d0:	4604      	mov	r4, r0
200027d2:	460d      	mov	r5, r1
200027d4:	d93d      	bls.n	20002852 <strncmp+0x96>
200027d6:	6802      	ldr	r2, [r0, #0]
200027d8:	6809      	ldr	r1, [r1, #0]
200027da:	428a      	cmp	r2, r1
200027dc:	d139      	bne.n	20002852 <strncmp+0x96>
200027de:	3b04      	subs	r3, #4
200027e0:	d034      	beq.n	2000284c <strncmp+0x90>
200027e2:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
200027e6:	ea21 0202 	bic.w	r2, r1, r2
200027ea:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
200027ee:	d00d      	beq.n	2000280c <strncmp+0x50>
200027f0:	e02c      	b.n	2000284c <strncmp+0x90>
200027f2:	6822      	ldr	r2, [r4, #0]
200027f4:	6829      	ldr	r1, [r5, #0]
200027f6:	f1a2 3001 	sub.w	r0, r2, #16843009	; 0x1010101
200027fa:	428a      	cmp	r2, r1
200027fc:	ea20 0002 	bic.w	r0, r0, r2
20002800:	d127      	bne.n	20002852 <strncmp+0x96>
20002802:	3b04      	subs	r3, #4
20002804:	d022      	beq.n	2000284c <strncmp+0x90>
20002806:	f010 3f80 	tst.w	r0, #2155905152	; 0x80808080
2000280a:	d11f      	bne.n	2000284c <strncmp+0x90>
2000280c:	3404      	adds	r4, #4
2000280e:	3504      	adds	r5, #4
20002810:	2b03      	cmp	r3, #3
20002812:	d8ee      	bhi.n	200027f2 <strncmp+0x36>
20002814:	4620      	mov	r0, r4
20002816:	4629      	mov	r1, r5
20002818:	b1f3      	cbz	r3, 20002858 <strncmp+0x9c>
2000281a:	7804      	ldrb	r4, [r0, #0]
2000281c:	3b01      	subs	r3, #1
2000281e:	f891 c000 	ldrb.w	ip, [r1]
20002822:	4564      	cmp	r4, ip
20002824:	d10f      	bne.n	20002846 <strncmp+0x8a>
20002826:	b18b      	cbz	r3, 2000284c <strncmp+0x90>
20002828:	b184      	cbz	r4, 2000284c <strncmp+0x90>
2000282a:	3b01      	subs	r3, #1
2000282c:	2200      	movs	r2, #0
2000282e:	e002      	b.n	20002836 <strncmp+0x7a>
20002830:	b163      	cbz	r3, 2000284c <strncmp+0x90>
20002832:	b15c      	cbz	r4, 2000284c <strncmp+0x90>
20002834:	3b01      	subs	r3, #1
20002836:	1884      	adds	r4, r0, r2
20002838:	188d      	adds	r5, r1, r2
2000283a:	3201      	adds	r2, #1
2000283c:	7864      	ldrb	r4, [r4, #1]
2000283e:	f895 c001 	ldrb.w	ip, [r5, #1]
20002842:	4564      	cmp	r4, ip
20002844:	d0f4      	beq.n	20002830 <strncmp+0x74>
20002846:	ebcc 0004 	rsb	r0, ip, r4
2000284a:	e000      	b.n	2000284e <strncmp+0x92>
2000284c:	2000      	movs	r0, #0
2000284e:	bc30      	pop	{r4, r5}
20002850:	4770      	bx	lr
20002852:	4620      	mov	r0, r4
20002854:	4629      	mov	r1, r5
20002856:	e7e0      	b.n	2000281a <strncmp+0x5e>
20002858:	7824      	ldrb	r4, [r4, #0]
2000285a:	f895 c000 	ldrb.w	ip, [r5]
2000285e:	ebcc 0004 	rsb	r0, ip, r4
20002862:	e7f4      	b.n	2000284e <strncmp+0x92>

20002864 <_malloc_trim_r>:
20002864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20002866:	f642 5490 	movw	r4, #11664	; 0x2d90
2000286a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000286e:	460f      	mov	r7, r1
20002870:	4605      	mov	r5, r0
20002872:	f7ff fed9 	bl	20002628 <__malloc_lock>
20002876:	68a3      	ldr	r3, [r4, #8]
20002878:	685e      	ldr	r6, [r3, #4]
2000287a:	f026 0603 	bic.w	r6, r6, #3
2000287e:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
20002882:	330f      	adds	r3, #15
20002884:	1bdf      	subs	r7, r3, r7
20002886:	0b3f      	lsrs	r7, r7, #12
20002888:	3f01      	subs	r7, #1
2000288a:	033f      	lsls	r7, r7, #12
2000288c:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
20002890:	db07      	blt.n	200028a2 <_malloc_trim_r+0x3e>
20002892:	2100      	movs	r1, #0
20002894:	4628      	mov	r0, r5
20002896:	f7ff fecb 	bl	20002630 <_sbrk_r>
2000289a:	68a3      	ldr	r3, [r4, #8]
2000289c:	18f3      	adds	r3, r6, r3
2000289e:	4283      	cmp	r3, r0
200028a0:	d004      	beq.n	200028ac <_malloc_trim_r+0x48>
200028a2:	4628      	mov	r0, r5
200028a4:	f7ff fec2 	bl	2000262c <__malloc_unlock>
200028a8:	2000      	movs	r0, #0
200028aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200028ac:	4279      	negs	r1, r7
200028ae:	4628      	mov	r0, r5
200028b0:	f7ff febe 	bl	20002630 <_sbrk_r>
200028b4:	f1b0 3fff 	cmp.w	r0, #4294967295
200028b8:	d010      	beq.n	200028dc <_malloc_trim_r+0x78>
200028ba:	68a2      	ldr	r2, [r4, #8]
200028bc:	f243 13c0 	movw	r3, #12736	; 0x31c0
200028c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200028c4:	1bf6      	subs	r6, r6, r7
200028c6:	f046 0601 	orr.w	r6, r6, #1
200028ca:	4628      	mov	r0, r5
200028cc:	6056      	str	r6, [r2, #4]
200028ce:	681a      	ldr	r2, [r3, #0]
200028d0:	1bd7      	subs	r7, r2, r7
200028d2:	601f      	str	r7, [r3, #0]
200028d4:	f7ff feaa 	bl	2000262c <__malloc_unlock>
200028d8:	2001      	movs	r0, #1
200028da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200028dc:	2100      	movs	r1, #0
200028de:	4628      	mov	r0, r5
200028e0:	f7ff fea6 	bl	20002630 <_sbrk_r>
200028e4:	68a3      	ldr	r3, [r4, #8]
200028e6:	1ac2      	subs	r2, r0, r3
200028e8:	2a0f      	cmp	r2, #15
200028ea:	ddda      	ble.n	200028a2 <_malloc_trim_r+0x3e>
200028ec:	f243 1498 	movw	r4, #12696	; 0x3198
200028f0:	f243 11c0 	movw	r1, #12736	; 0x31c0
200028f4:	f2c2 0400 	movt	r4, #8192	; 0x2000
200028f8:	f2c2 0100 	movt	r1, #8192	; 0x2000
200028fc:	f042 0201 	orr.w	r2, r2, #1
20002900:	6824      	ldr	r4, [r4, #0]
20002902:	1b00      	subs	r0, r0, r4
20002904:	6008      	str	r0, [r1, #0]
20002906:	605a      	str	r2, [r3, #4]
20002908:	e7cb      	b.n	200028a2 <_malloc_trim_r+0x3e>
2000290a:	bf00      	nop

2000290c <_free_r>:
2000290c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20002910:	4605      	mov	r5, r0
20002912:	460c      	mov	r4, r1
20002914:	2900      	cmp	r1, #0
20002916:	f000 8088 	beq.w	20002a2a <_free_r+0x11e>
2000291a:	f7ff fe85 	bl	20002628 <__malloc_lock>
2000291e:	f1a4 0208 	sub.w	r2, r4, #8
20002922:	f642 5090 	movw	r0, #11664	; 0x2d90
20002926:	6856      	ldr	r6, [r2, #4]
20002928:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000292c:	f026 0301 	bic.w	r3, r6, #1
20002930:	f8d0 c008 	ldr.w	ip, [r0, #8]
20002934:	18d1      	adds	r1, r2, r3
20002936:	458c      	cmp	ip, r1
20002938:	684f      	ldr	r7, [r1, #4]
2000293a:	f027 0703 	bic.w	r7, r7, #3
2000293e:	f000 8095 	beq.w	20002a6c <_free_r+0x160>
20002942:	f016 0601 	ands.w	r6, r6, #1
20002946:	604f      	str	r7, [r1, #4]
20002948:	d05f      	beq.n	20002a0a <_free_r+0xfe>
2000294a:	2600      	movs	r6, #0
2000294c:	19cc      	adds	r4, r1, r7
2000294e:	6864      	ldr	r4, [r4, #4]
20002950:	f014 0f01 	tst.w	r4, #1
20002954:	d106      	bne.n	20002964 <_free_r+0x58>
20002956:	19db      	adds	r3, r3, r7
20002958:	2e00      	cmp	r6, #0
2000295a:	d07a      	beq.n	20002a52 <_free_r+0x146>
2000295c:	688c      	ldr	r4, [r1, #8]
2000295e:	68c9      	ldr	r1, [r1, #12]
20002960:	608c      	str	r4, [r1, #8]
20002962:	60e1      	str	r1, [r4, #12]
20002964:	f043 0101 	orr.w	r1, r3, #1
20002968:	50d3      	str	r3, [r2, r3]
2000296a:	6051      	str	r1, [r2, #4]
2000296c:	2e00      	cmp	r6, #0
2000296e:	d147      	bne.n	20002a00 <_free_r+0xf4>
20002970:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20002974:	d35b      	bcc.n	20002a2e <_free_r+0x122>
20002976:	0a59      	lsrs	r1, r3, #9
20002978:	2904      	cmp	r1, #4
2000297a:	bf9e      	ittt	ls
2000297c:	ea4f 1c93 	movls.w	ip, r3, lsr #6
20002980:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20002984:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20002988:	d928      	bls.n	200029dc <_free_r+0xd0>
2000298a:	2914      	cmp	r1, #20
2000298c:	bf9c      	itt	ls
2000298e:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
20002992:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20002996:	d921      	bls.n	200029dc <_free_r+0xd0>
20002998:	2954      	cmp	r1, #84	; 0x54
2000299a:	bf9e      	ittt	ls
2000299c:	ea4f 3c13 	movls.w	ip, r3, lsr #12
200029a0:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
200029a4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200029a8:	d918      	bls.n	200029dc <_free_r+0xd0>
200029aa:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
200029ae:	bf9e      	ittt	ls
200029b0:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
200029b4:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
200029b8:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200029bc:	d90e      	bls.n	200029dc <_free_r+0xd0>
200029be:	f240 5c54 	movw	ip, #1364	; 0x554
200029c2:	4561      	cmp	r1, ip
200029c4:	bf95      	itete	ls
200029c6:	ea4f 4c93 	movls.w	ip, r3, lsr #18
200029ca:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
200029ce:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
200029d2:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
200029d6:	bf98      	it	ls
200029d8:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200029dc:	1904      	adds	r4, r0, r4
200029de:	68a1      	ldr	r1, [r4, #8]
200029e0:	42a1      	cmp	r1, r4
200029e2:	d103      	bne.n	200029ec <_free_r+0xe0>
200029e4:	e064      	b.n	20002ab0 <_free_r+0x1a4>
200029e6:	6889      	ldr	r1, [r1, #8]
200029e8:	428c      	cmp	r4, r1
200029ea:	d004      	beq.n	200029f6 <_free_r+0xea>
200029ec:	6848      	ldr	r0, [r1, #4]
200029ee:	f020 0003 	bic.w	r0, r0, #3
200029f2:	4283      	cmp	r3, r0
200029f4:	d3f7      	bcc.n	200029e6 <_free_r+0xda>
200029f6:	68cb      	ldr	r3, [r1, #12]
200029f8:	60d3      	str	r3, [r2, #12]
200029fa:	6091      	str	r1, [r2, #8]
200029fc:	60ca      	str	r2, [r1, #12]
200029fe:	609a      	str	r2, [r3, #8]
20002a00:	4628      	mov	r0, r5
20002a02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20002a06:	f7ff be11 	b.w	2000262c <__malloc_unlock>
20002a0a:	f854 4c08 	ldr.w	r4, [r4, #-8]
20002a0e:	f100 0c08 	add.w	ip, r0, #8
20002a12:	1b12      	subs	r2, r2, r4
20002a14:	191b      	adds	r3, r3, r4
20002a16:	6894      	ldr	r4, [r2, #8]
20002a18:	4564      	cmp	r4, ip
20002a1a:	d047      	beq.n	20002aac <_free_r+0x1a0>
20002a1c:	f8d2 c00c 	ldr.w	ip, [r2, #12]
20002a20:	f8cc 4008 	str.w	r4, [ip, #8]
20002a24:	f8c4 c00c 	str.w	ip, [r4, #12]
20002a28:	e790      	b.n	2000294c <_free_r+0x40>
20002a2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20002a2e:	08db      	lsrs	r3, r3, #3
20002a30:	f04f 0c01 	mov.w	ip, #1
20002a34:	6846      	ldr	r6, [r0, #4]
20002a36:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
20002a3a:	109b      	asrs	r3, r3, #2
20002a3c:	fa0c f303 	lsl.w	r3, ip, r3
20002a40:	60d1      	str	r1, [r2, #12]
20002a42:	688c      	ldr	r4, [r1, #8]
20002a44:	ea46 0303 	orr.w	r3, r6, r3
20002a48:	6043      	str	r3, [r0, #4]
20002a4a:	6094      	str	r4, [r2, #8]
20002a4c:	60e2      	str	r2, [r4, #12]
20002a4e:	608a      	str	r2, [r1, #8]
20002a50:	e7d6      	b.n	20002a00 <_free_r+0xf4>
20002a52:	688c      	ldr	r4, [r1, #8]
20002a54:	4f1c      	ldr	r7, [pc, #112]	; (20002ac8 <_free_r+0x1bc>)
20002a56:	42bc      	cmp	r4, r7
20002a58:	d181      	bne.n	2000295e <_free_r+0x52>
20002a5a:	50d3      	str	r3, [r2, r3]
20002a5c:	f043 0301 	orr.w	r3, r3, #1
20002a60:	60e2      	str	r2, [r4, #12]
20002a62:	60a2      	str	r2, [r4, #8]
20002a64:	6053      	str	r3, [r2, #4]
20002a66:	6094      	str	r4, [r2, #8]
20002a68:	60d4      	str	r4, [r2, #12]
20002a6a:	e7c9      	b.n	20002a00 <_free_r+0xf4>
20002a6c:	18fb      	adds	r3, r7, r3
20002a6e:	f016 0f01 	tst.w	r6, #1
20002a72:	d107      	bne.n	20002a84 <_free_r+0x178>
20002a74:	f854 1c08 	ldr.w	r1, [r4, #-8]
20002a78:	1a52      	subs	r2, r2, r1
20002a7a:	185b      	adds	r3, r3, r1
20002a7c:	68d4      	ldr	r4, [r2, #12]
20002a7e:	6891      	ldr	r1, [r2, #8]
20002a80:	60a1      	str	r1, [r4, #8]
20002a82:	60cc      	str	r4, [r1, #12]
20002a84:	f243 119c 	movw	r1, #12700	; 0x319c
20002a88:	6082      	str	r2, [r0, #8]
20002a8a:	f2c2 0100 	movt	r1, #8192	; 0x2000
20002a8e:	f043 0001 	orr.w	r0, r3, #1
20002a92:	6050      	str	r0, [r2, #4]
20002a94:	680a      	ldr	r2, [r1, #0]
20002a96:	4293      	cmp	r3, r2
20002a98:	d3b2      	bcc.n	20002a00 <_free_r+0xf4>
20002a9a:	f243 13bc 	movw	r3, #12732	; 0x31bc
20002a9e:	4628      	mov	r0, r5
20002aa0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002aa4:	6819      	ldr	r1, [r3, #0]
20002aa6:	f7ff fedd 	bl	20002864 <_malloc_trim_r>
20002aaa:	e7a9      	b.n	20002a00 <_free_r+0xf4>
20002aac:	2601      	movs	r6, #1
20002aae:	e74d      	b.n	2000294c <_free_r+0x40>
20002ab0:	2601      	movs	r6, #1
20002ab2:	6844      	ldr	r4, [r0, #4]
20002ab4:	ea4f 0cac 	mov.w	ip, ip, asr #2
20002ab8:	460b      	mov	r3, r1
20002aba:	fa06 fc0c 	lsl.w	ip, r6, ip
20002abe:	ea44 040c 	orr.w	r4, r4, ip
20002ac2:	6044      	str	r4, [r0, #4]
20002ac4:	e798      	b.n	200029f8 <_free_r+0xec>
20002ac6:	bf00      	nop
20002ac8:	20002d98 	.word	0x20002d98
20002acc:	44434441 	.word	0x44434441
20002ad0:	63657269 	.word	0x63657269
20002ad4:	706e4974 	.word	0x706e4974
20002ad8:	305f7475 	.word	0x305f7475
20002adc:	00000000 	.word	0x00000000
20002ae0:	00000030 	.word	0x00000030
20002ae4:	0000002c 	.word	0x0000002c
20002ae8:	00000a0d 	.word	0x00000a0d
20002aec:	70616548 	.word	0x70616548
20002af0:	646e6120 	.word	0x646e6120
20002af4:	61747320 	.word	0x61747320
20002af8:	63206b63 	.word	0x63206b63
20002afc:	696c6c6f 	.word	0x696c6c6f
20002b00:	6e6f6973 	.word	0x6e6f6973
20002b04:	0000000a 	.word	0x0000000a

20002b08 <g_config_reg_lut>:
20002b08:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
20002b18:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
20002b28:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
20002b38:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
20002b48:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
20002b58:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
20002b68:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
20002b78:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

20002b88 <g_gpio_irqn_lut>:
20002b88:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
20002b98:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
20002ba8:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
20002bb8:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

20002bc8 <C.18.2576>:
20002bc8:	00000001 00000002 00000004 00000001     ................

20002bd8 <g_ace_channel_0_name>:
20002bd8:	44434441 63657269 706e4974 305f7475     ADCDirectInput_0
20002be8:	00000000                                ....

20002bec <channel_type_lut>:
20002bec:	01000000 01000002 00000002 00ffff00     ................
20002bfc:	01000000 01000002 00000002 00ffff00     ................
20002c0c:	01000000 ffffff02 000000ff 00ffff00     ................

20002c1c <channel_quad_lut>:
20002c1c:	000000ff 01010100 ffffff01 ffffffff     ................
20002c2c:	020202ff 03030302 ffffff03 ffffffff     ................
20002c3c:	040404ff ffffff04 ffffffff ffffffff     ................
20002c4c:	00000043                                C...

20002c50 <_init>:
20002c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20002c52:	bf00      	nop
20002c54:	bcf8      	pop	{r3, r4, r5, r6, r7}
20002c56:	bc08      	pop	{r3}
20002c58:	469e      	mov	lr, r3
20002c5a:	4770      	bx	lr

20002c5c <_fini>:
20002c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20002c5e:	bf00      	nop
20002c60:	bcf8      	pop	{r3, r4, r5, r6, r7}
20002c62:	bc08      	pop	{r3}
20002c64:	469e      	mov	lr, r3
20002c66:	4770      	bx	lr

20002c68 <__frame_dummy_init_array_entry>:
20002c68:	0485 2000                                   ... 

20002c6c <__do_global_dtors_aux_fini_array_entry>:
20002c6c:	0471 2000                                   q.. 
