0.7
2020.2
May 22 2025
00:13:55
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sim_1/new/onedconv_tb.v,1769245300,verilog,,,,onedconv_tb,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sim_1/new/top_lvl_tb.v,1768922541,verilog,,,,top_lvl_tb,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/PE_D.V,1768707079,verilog,,D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/PE_H.v,,PE_D,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/PE_H.v,1768707079,verilog,,D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_axon_addr_inputdata.v,,PE_H,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_axon_addr_inputdata.v,1769173444,verilog,,D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_axon_addr_weight.v,,counter_axon_addr_inputdata,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_axon_addr_weight.v,1768990046,verilog,,D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_input.v,,counter_axon_addr_weight,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_input.v,1768749188,verilog,,D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_output.v,,counter_input,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_output.v,1768707079,verilog,,D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_top_lvl.v,,counter_output,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/counter_top_lvl.v,1768707079,verilog,,D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/dmux_out.v,,counter_top_lvl,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/dmux_out.v,1768747862,verilog,,D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/filter_microsequencer.v,,dmux_out,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/filter_microsequencer.v,1769242556,verilog,,D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v,,filter_microsequencer,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/input_microsequencer.v,1769229977,verilog,,D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/matrix_mult_control.v,,input_microsequencer,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/matrix_mult_control.v,1769235695,verilog,,D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/mux_between_channels.v,,matrix_mult_control,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/mux_between_channels.v,1768735144,verilog,,D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/onedconv.v,,mux_between_channels,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/onedconv.v,1769190512,verilog,,D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/onedconv_ctrl.v,,onedconv,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/onedconv_ctrl.v,1769245172,verilog,,D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/output_microsequencer.v,,onedconv_ctrl,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/output_microsequencer.v,1769222998,verilog,,D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/reg_en_rst.v,,output_microsequencer,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/reg_en_rst.v,1768793024,verilog,,D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/shift_reg_input.v,,reg_en_rst,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/shift_reg_input.v,1768749226,verilog,,D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/simple_dual_two_clocks.v,,shift_reg_input,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/simple_dual_two_clocks.v,1768974448,verilog,,D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/systolic_out_adder.v,,simple_dual_two_clocks,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/systolic_out_adder.v,1769188783,verilog,,D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v,,systolic_out_adder,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl.v,1769047887,verilog,,D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl_complete.v,,top_lvl,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sources_1/new/top_lvl_complete.v,1768934651,verilog,,D:/SEMESTER1_20252026/VLSI/WGAN-EEG-FPGA/src/AXON/project_1/project_1.srcs/sim_1/new/onedconv_tb.v,,top_lvl_io_control;top_lvl_with_mem,,,C:/Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
