$date
	Mon Mar 24 11:03:14 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_gpc16 $end
$var wire 16 ! y [15:0] $end
$var reg 1 " clk $end
$var reg 1 # increment $end
$var reg 1 $ load $end
$var reg 1 % reset $end
$var reg 16 & w [15:0] $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # increment $end
$var wire 1 $ load $end
$var wire 1 % reset $end
$var wire 16 ' w [15:0] $end
$var reg 16 ( y [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b0 '
b0 &
0%
0$
0#
0"
b0 !
$end
#1
1"
1%
#2
0"
0%
#3
b1010101010101010 !
b1010101010101010 (
1"
b1010101010101010 &
b1010101010101010 '
1$
#4
0"
0$
#5
1"
#6
0"
1#
#7
b1010101010101011 !
b1010101010101011 (
1"
#8
0"
#9
1"
0#
#10
0"
#11
b101010101010101 !
b101010101010101 (
1"
b101010101010101 &
b101010101010101 '
1$
#12
0"
0$
#13
1"
#14
0"
1%
#15
1"
0%
#16
0"
#17
b101010101010110 !
b101010101010110 (
1"
1#
#18
0"
#19
b101010101010111 !
b101010101010111 (
1"
#20
0"
#21
b101010101011000 !
b101010101011000 (
1"
#22
0"
0#
#23
1"
#24
0"
#25
1"
#26
0"
#27
1"
