{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627304443005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627304443009 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 26 16:00:42 2021 " "Processing started: Mon Jul 26 16:00:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627304443009 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627304443009 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project_4 -c Project_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project_4 -c Project_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627304443009 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1627304443299 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627304443299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number.v 1 1 " "Found 1 design units, including 1 entities, in source file number.v" { { "Info" "ISGN_ENTITY_NAME" "1 number " "Found entity 1: number" {  } { { "number.v" "" { Text "E:/Verilog/Project_4/number.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627304460521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627304460521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_4_main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project_4_main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Project_4_main " "Found entity 1: Project_4_main" {  } { { "Project_4_main.bdf" "" { Schematic "E:/Verilog/Project_4/Project_4_main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627304460522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627304460522 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "count3.v(36) " "Verilog HDL information at count3.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "count3.v" "" { Text "E:/Verilog/Project_4/count3.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1627304460524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count3.v 1 1 " "Found 1 design units, including 1 entities, in source file count3.v" { { "Info" "ISGN_ENTITY_NAME" "1 count3 " "Found entity 1: count3" {  } { { "count3.v" "" { Text "E:/Verilog/Project_4/count3.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627304460524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627304460524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_4.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_4 " "Found entity 1: ROM_4" {  } { { "ROM_4.v" "" { Text "E:/Verilog/Project_4/ROM_4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627304460526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627304460526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keep.v 1 1 " "Found 1 design units, including 1 entities, in source file keep.v" { { "Info" "ISGN_ENTITY_NAME" "1 keep " "Found entity 1: keep" {  } { { "keep.v" "" { Text "E:/Verilog/Project_4/keep.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627304460527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627304460527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.v" "" { Text "E:/Verilog/Project_4/FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627304460529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627304460529 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "control control.v(7) " "Verilog Module Declaration warning at control.v(7): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"control\"" {  } { { "control.v" "" { Text "E:/Verilog/Project_4/control.v" 7 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627304460530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "E:/Verilog/Project_4/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627304460530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627304460530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plis.v 1 1 " "Found 1 design units, including 1 entities, in source file plis.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLIS " "Found entity 1: PLIS" {  } { { "PLIS.v" "" { Text "E:/Verilog/Project_4/PLIS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627304460532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627304460532 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LED0 PLIS.v(12) " "Verilog HDL Implicit Net warning at PLIS.v(12): created implicit net for \"LED0\"" {  } { { "PLIS.v" "" { Text "E:/Verilog/Project_4/PLIS.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627304460532 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LED1 PLIS.v(12) " "Verilog HDL Implicit Net warning at PLIS.v(12): created implicit net for \"LED1\"" {  } { { "PLIS.v" "" { Text "E:/Verilog/Project_4/PLIS.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627304460532 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LED2 PLIS.v(12) " "Verilog HDL Implicit Net warning at PLIS.v(12): created implicit net for \"LED2\"" {  } { { "PLIS.v" "" { Text "E:/Verilog/Project_4/PLIS.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627304460532 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ready PLIS.v(14) " "Verilog HDL Implicit Net warning at PLIS.v(14): created implicit net for \"ready\"" {  } { { "PLIS.v" "" { Text "E:/Verilog/Project_4/PLIS.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627304460532 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rdclk PLIS.v(17) " "Verilog HDL Implicit Net warning at PLIS.v(17): created implicit net for \"rdclk\"" {  } { { "PLIS.v" "" { Text "E:/Verilog/Project_4/PLIS.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627304460532 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project_4_main " "Elaborating entity \"Project_4_main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627304460579 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "a1\[1..0\] a " "Bus \"a1\[1..0\]\" found using same base name as \"a\", which might lead to a name conflict." {  } { { "Project_4_main.bdf" "" { Schematic "E:/Verilog/Project_4/Project_4_main.bdf" { { 168 -464 -360 185 "a1\[1..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1627304460581 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "a " "Converted elements in bus name \"a\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "a\[1..0\] a1..0 " "Converted element name(s) from \"a\[1..0\]\" to \"a1..0\"" {  } { { "Project_4_main.bdf" "" { Schematic "E:/Verilog/Project_4/Project_4_main.bdf" { { 176 -640 -464 192 "a\[1..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1627304460581 ""}  } { { "Project_4_main.bdf" "" { Schematic "E:/Verilog/Project_4/Project_4_main.bdf" { { 176 -640 -464 192 "a\[1..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1627304460581 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "a1 " "Converted elements in bus name \"a1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "a1\[1..0\] a11..0 " "Converted element name(s) from \"a1\[1..0\]\" to \"a11..0\"" {  } { { "Project_4_main.bdf" "" { Schematic "E:/Verilog/Project_4/Project_4_main.bdf" { { 168 -464 -360 185 "a1\[1..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1627304460581 ""}  } { { "Project_4_main.bdf" "" { Schematic "E:/Verilog/Project_4/Project_4_main.bdf" { { 168 -464 -360 185 "a1\[1..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1627304460581 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "rdclk " "Pin \"rdclk\" not connected" {  } { { "Project_4_main.bdf" "" { Schematic "E:/Verilog/Project_4/Project_4_main.bdf" { { 400 304 480 416 "rdclk" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1627304460582 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst10 " "Primitive \"GND\" of instance \"inst10\" not used" {  } { { "Project_4_main.bdf" "" { Schematic "E:/Verilog/Project_4/Project_4_main.bdf" { { 272 -480 -448 304 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1627304460582 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst11 " "Primitive \"VCC\" of instance \"inst11\" not used" {  } { { "Project_4_main.bdf" "" { Schematic "E:/Verilog/Project_4/Project_4_main.bdf" { { 72 -528 -496 88 "inst11" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1627304460582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keep keep:inst4 " "Elaborating entity \"keep\" for hierarchy \"keep:inst4\"" {  } { { "Project_4_main.bdf" "inst4" { Schematic "E:/Verilog/Project_4/Project_4_main.bdf" { { 152 -360 -200 296 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627304460585 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a keep.v(14) " "Verilog HDL Always Construct warning at keep.v(14): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keep.v" "" { Text "E:/Verilog/Project_4/keep.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1627304460586 "|Project_4_main|keep:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LED keep.v(18) " "Verilog HDL Always Construct warning at keep.v(18): variable \"LED\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keep.v" "" { Text "E:/Verilog/Project_4/keep.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1627304460586 "|Project_4_main|keep:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LED keep.v(19) " "Verilog HDL Always Construct warning at keep.v(19): variable \"LED\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keep.v" "" { Text "E:/Verilog/Project_4/keep.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1627304460586 "|Project_4_main|keep:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LED keep.v(20) " "Verilog HDL Always Construct warning at keep.v(20): variable \"LED\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keep.v" "" { Text "E:/Verilog/Project_4/keep.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1627304460586 "|Project_4_main|keep:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LED keep.v(26) " "Verilog HDL Always Construct warning at keep.v(26): variable \"LED\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keep.v" "" { Text "E:/Verilog/Project_4/keep.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1627304460586 "|Project_4_main|keep:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LED keep.v(27) " "Verilog HDL Always Construct warning at keep.v(27): variable \"LED\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keep.v" "" { Text "E:/Verilog/Project_4/keep.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1627304460586 "|Project_4_main|keep:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LED keep.v(28) " "Verilog HDL Always Construct warning at keep.v(28): variable \"LED\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keep.v" "" { Text "E:/Verilog/Project_4/keep.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1627304460586 "|Project_4_main|keep:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LED keep.v(33) " "Verilog HDL Always Construct warning at keep.v(33): variable \"LED\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keep.v" "" { Text "E:/Verilog/Project_4/keep.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1627304460586 "|Project_4_main|keep:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LED keep.v(34) " "Verilog HDL Always Construct warning at keep.v(34): variable \"LED\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keep.v" "" { Text "E:/Verilog/Project_4/keep.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1627304460586 "|Project_4_main|keep:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LED keep.v(35) " "Verilog HDL Always Construct warning at keep.v(35): variable \"LED\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keep.v" "" { Text "E:/Verilog/Project_4/keep.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1627304460586 "|Project_4_main|keep:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LED keep.v(40) " "Verilog HDL Always Construct warning at keep.v(40): variable \"LED\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keep.v" "" { Text "E:/Verilog/Project_4/keep.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1627304460586 "|Project_4_main|keep:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LED keep.v(41) " "Verilog HDL Always Construct warning at keep.v(41): variable \"LED\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keep.v" "" { Text "E:/Verilog/Project_4/keep.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1627304460586 "|Project_4_main|keep:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LED keep.v(42) " "Verilog HDL Always Construct warning at keep.v(42): variable \"LED\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "keep.v" "" { Text "E:/Verilog/Project_4/keep.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1627304460587 "|Project_4_main|keep:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:inst1 " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:inst1\"" {  } { { "Project_4_main.bdf" "inst1" { Schematic "E:/Verilog/Project_4/Project_4_main.bdf" { { 128 720 896 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627304460595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FIFO:inst1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"FIFO:inst1\|dcfifo:dcfifo_component\"" {  } { { "FIFO.v" "dcfifo_component" { Text "E:/Verilog/Project_4/FIFO.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627304460883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO:inst1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"FIFO:inst1\|dcfifo:dcfifo_component\"" {  } { { "FIFO.v" "" { Text "E:/Verilog/Project_4/FIFO.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627304460884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO:inst1\|dcfifo:dcfifo_component " "Instantiated megafunction \"FIFO:inst1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627304460884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16384 " "Parameter \"lpm_numwords\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627304460884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627304460884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627304460884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627304460884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 14 " "Parameter \"lpm_widthu\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627304460884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627304460884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627304460884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627304460884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627304460884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627304460884 ""}  } { { "FIFO.v" "" { Text "E:/Verilog/Project_4/FIFO.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627304460884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_unf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_unf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_unf1 " "Found entity 1: dcfifo_unf1" {  } { { "db/dcfifo_unf1.tdf" "" { Text "E:/Verilog/Project_4/db/dcfifo_unf1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627304460929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627304460929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_unf1 FIFO:inst1\|dcfifo:dcfifo_component\|dcfifo_unf1:auto_generated " "Elaborating entity \"dcfifo_unf1\" for hierarchy \"FIFO:inst1\|dcfifo:dcfifo_component\|dcfifo_unf1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627304460930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_8p6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_8p6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_8p6 " "Found entity 1: a_graycounter_8p6" {  } { { "db/a_graycounter_8p6.tdf" "" { Text "E:/Verilog/Project_4/db/a_graycounter_8p6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627304460976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627304460976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_8p6 FIFO:inst1\|dcfifo:dcfifo_component\|dcfifo_unf1:auto_generated\|a_graycounter_8p6:rdptr_g1p " "Elaborating entity \"a_graycounter_8p6\" for hierarchy \"FIFO:inst1\|dcfifo:dcfifo_component\|dcfifo_unf1:auto_generated\|a_graycounter_8p6:rdptr_g1p\"" {  } { { "db/dcfifo_unf1.tdf" "rdptr_g1p" { Text "E:/Verilog/Project_4/db/dcfifo_unf1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627304460976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_47c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_47c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_47c " "Found entity 1: a_graycounter_47c" {  } { { "db/a_graycounter_47c.tdf" "" { Text "E:/Verilog/Project_4/db/a_graycounter_47c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627304461022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627304461022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_47c FIFO:inst1\|dcfifo:dcfifo_component\|dcfifo_unf1:auto_generated\|a_graycounter_47c:wrptr_g1p " "Elaborating entity \"a_graycounter_47c\" for hierarchy \"FIFO:inst1\|dcfifo:dcfifo_component\|dcfifo_unf1:auto_generated\|a_graycounter_47c:wrptr_g1p\"" {  } { { "db/dcfifo_unf1.tdf" "wrptr_g1p" { Text "E:/Verilog/Project_4/db/dcfifo_unf1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627304461022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qb41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qb41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qb41 " "Found entity 1: altsyncram_qb41" {  } { { "db/altsyncram_qb41.tdf" "" { Text "E:/Verilog/Project_4/db/altsyncram_qb41.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627304461070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627304461070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qb41 FIFO:inst1\|dcfifo:dcfifo_component\|dcfifo_unf1:auto_generated\|altsyncram_qb41:fifo_ram " "Elaborating entity \"altsyncram_qb41\" for hierarchy \"FIFO:inst1\|dcfifo:dcfifo_component\|dcfifo_unf1:auto_generated\|altsyncram_qb41:fifo_ram\"" {  } { { "db/dcfifo_unf1.tdf" "fifo_ram" { Text "E:/Verilog/Project_4/db/dcfifo_unf1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627304461070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_a87.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_a87.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_a87 " "Found entity 1: decode_a87" {  } { { "db/decode_a87.tdf" "" { Text "E:/Verilog/Project_4/db/decode_a87.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627304461117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627304461117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_a87 FIFO:inst1\|dcfifo:dcfifo_component\|dcfifo_unf1:auto_generated\|altsyncram_qb41:fifo_ram\|decode_a87:decode12 " "Elaborating entity \"decode_a87\" for hierarchy \"FIFO:inst1\|dcfifo:dcfifo_component\|dcfifo_unf1:auto_generated\|altsyncram_qb41:fifo_ram\|decode_a87:decode12\"" {  } { { "db/altsyncram_qb41.tdf" "decode12" { Text "E:/Verilog/Project_4/db/altsyncram_qb41.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627304461118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_o28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_o28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_o28 " "Found entity 1: mux_o28" {  } { { "db/mux_o28.tdf" "" { Text "E:/Verilog/Project_4/db/mux_o28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627304461164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627304461164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_o28 FIFO:inst1\|dcfifo:dcfifo_component\|dcfifo_unf1:auto_generated\|altsyncram_qb41:fifo_ram\|mux_o28:mux13 " "Elaborating entity \"mux_o28\" for hierarchy \"FIFO:inst1\|dcfifo:dcfifo_component\|dcfifo_unf1:auto_generated\|altsyncram_qb41:fifo_ram\|mux_o28:mux13\"" {  } { { "db/altsyncram_qb41.tdf" "mux13" { Text "E:/Verilog/Project_4/db/altsyncram_qb41.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627304461164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ual.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ual.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ual " "Found entity 1: alt_synch_pipe_ual" {  } { { "db/alt_synch_pipe_ual.tdf" "" { Text "E:/Verilog/Project_4/db/alt_synch_pipe_ual.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627304461174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627304461174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ual FIFO:inst1\|dcfifo:dcfifo_component\|dcfifo_unf1:auto_generated\|alt_synch_pipe_ual:rs_dgwp " "Elaborating entity \"alt_synch_pipe_ual\" for hierarchy \"FIFO:inst1\|dcfifo:dcfifo_component\|dcfifo_unf1:auto_generated\|alt_synch_pipe_ual:rs_dgwp\"" {  } { { "db/dcfifo_unf1.tdf" "rs_dgwp" { Text "E:/Verilog/Project_4/db/dcfifo_unf1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627304461174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_f09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_f09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_f09 " "Found entity 1: dffpipe_f09" {  } { { "db/dffpipe_f09.tdf" "" { Text "E:/Verilog/Project_4/db/dffpipe_f09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627304461183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627304461183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_f09 FIFO:inst1\|dcfifo:dcfifo_component\|dcfifo_unf1:auto_generated\|alt_synch_pipe_ual:rs_dgwp\|dffpipe_f09:dffpipe14 " "Elaborating entity \"dffpipe_f09\" for hierarchy \"FIFO:inst1\|dcfifo:dcfifo_component\|dcfifo_unf1:auto_generated\|alt_synch_pipe_ual:rs_dgwp\|dffpipe_f09:dffpipe14\"" {  } { { "db/alt_synch_pipe_ual.tdf" "dffpipe14" { Text "E:/Verilog/Project_4/db/alt_synch_pipe_ual.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627304461184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_val.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_val.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_val " "Found entity 1: alt_synch_pipe_val" {  } { { "db/alt_synch_pipe_val.tdf" "" { Text "E:/Verilog/Project_4/db/alt_synch_pipe_val.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627304461193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627304461193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_val FIFO:inst1\|dcfifo:dcfifo_component\|dcfifo_unf1:auto_generated\|alt_synch_pipe_val:ws_dgrp " "Elaborating entity \"alt_synch_pipe_val\" for hierarchy \"FIFO:inst1\|dcfifo:dcfifo_component\|dcfifo_unf1:auto_generated\|alt_synch_pipe_val:ws_dgrp\"" {  } { { "db/dcfifo_unf1.tdf" "ws_dgrp" { Text "E:/Verilog/Project_4/db/dcfifo_unf1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627304461194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_g09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_g09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_g09 " "Found entity 1: dffpipe_g09" {  } { { "db/dffpipe_g09.tdf" "" { Text "E:/Verilog/Project_4/db/dffpipe_g09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627304461203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627304461203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_g09 FIFO:inst1\|dcfifo:dcfifo_component\|dcfifo_unf1:auto_generated\|alt_synch_pipe_val:ws_dgrp\|dffpipe_g09:dffpipe17 " "Elaborating entity \"dffpipe_g09\" for hierarchy \"FIFO:inst1\|dcfifo:dcfifo_component\|dcfifo_unf1:auto_generated\|alt_synch_pipe_val:ws_dgrp\|dffpipe_g09:dffpipe17\"" {  } { { "db/alt_synch_pipe_val.tdf" "dffpipe17" { Text "E:/Verilog/Project_4/db/alt_synch_pipe_val.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627304461204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_s76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_s76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_s76 " "Found entity 1: cmpr_s76" {  } { { "db/cmpr_s76.tdf" "" { Text "E:/Verilog/Project_4/db/cmpr_s76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627304461249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627304461249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_s76 FIFO:inst1\|dcfifo:dcfifo_component\|dcfifo_unf1:auto_generated\|cmpr_s76:rdempty_eq_comp " "Elaborating entity \"cmpr_s76\" for hierarchy \"FIFO:inst1\|dcfifo:dcfifo_component\|dcfifo_unf1:auto_generated\|cmpr_s76:rdempty_eq_comp\"" {  } { { "db/dcfifo_unf1.tdf" "rdempty_eq_comp" { Text "E:/Verilog/Project_4/db/dcfifo_unf1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627304461250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst2 " "Elaborating entity \"control\" for hierarchy \"control:inst2\"" {  } { { "Project_4_main.bdf" "inst2" { Schematic "E:/Verilog/Project_4/Project_4_main.bdf" { { 312 -48 136 424 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627304461256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_4 ROM_4:inst6 " "Elaborating entity \"ROM_4\" for hierarchy \"ROM_4:inst6\"" {  } { { "Project_4_main.bdf" "inst6" { Schematic "E:/Verilog/Project_4/Project_4_main.bdf" { { 144 384 600 272 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627304461264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_4:inst6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_4:inst6\|altsyncram:altsyncram_component\"" {  } { { "ROM_4.v" "altsyncram_component" { Text "E:/Verilog/Project_4/ROM_4.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627304461296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_4:inst6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_4:inst6\|altsyncram:altsyncram_component\"" {  } { { "ROM_4.v" "" { Text "E:/Verilog/Project_4/ROM_4.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627304461296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_4:inst6\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_4:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627304461297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627304461297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627304461297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../cos_for_ChT.hex " "Parameter \"init_file\" = \"../cos_for_ChT.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627304461297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627304461297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627304461297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627304461297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627304461297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627304461297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627304461297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627304461297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627304461297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627304461297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627304461297 ""}  } { { "ROM_4.v" "" { Text "E:/Verilog/Project_4/ROM_4.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627304461297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mv91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mv91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mv91 " "Found entity 1: altsyncram_mv91" {  } { { "db/altsyncram_mv91.tdf" "" { Text "E:/Verilog/Project_4/db/altsyncram_mv91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627304461345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627304461345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mv91 ROM_4:inst6\|altsyncram:altsyncram_component\|altsyncram_mv91:auto_generated " "Elaborating entity \"altsyncram_mv91\" for hierarchy \"ROM_4:inst6\|altsyncram:altsyncram_component\|altsyncram_mv91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627304461345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count3 count3:inst " "Elaborating entity \"count3\" for hierarchy \"count3:inst\"" {  } { { "Project_4_main.bdf" "inst" { Schematic "E:/Verilog/Project_4/Project_4_main.bdf" { { 184 168 328 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627304461351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "number number:inst3 " "Elaborating entity \"number\" for hierarchy \"number:inst3\"" {  } { { "Project_4_main.bdf" "inst3" { Schematic "E:/Verilog/Project_4/Project_4_main.bdf" { { 200 -104 64 280 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627304461352 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "number.v(7) " "Verilog HDL Case Statement warning at number.v(7): incomplete case statement has no default case item" {  } { { "number.v" "" { Text "E:/Verilog/Project_4/number.v" 7 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1627304461353 "|Project_4_main|number:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m number.v(6) " "Verilog HDL Always Construct warning at number.v(6): inferring latch(es) for variable \"m\", which holds its previous value in one or more paths through the always construct" {  } { { "number.v" "" { Text "E:/Verilog/Project_4/number.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1627304461353 "|Project_4_main|number:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[0\] number.v(6) " "Inferred latch for \"m\[0\]\" at number.v(6)" {  } { { "number.v" "" { Text "E:/Verilog/Project_4/number.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627304461353 "|Project_4_main|number:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[1\] number.v(6) " "Inferred latch for \"m\[1\]\" at number.v(6)" {  } { { "number.v" "" { Text "E:/Verilog/Project_4/number.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627304461353 "|Project_4_main|number:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[2\] number.v(6) " "Inferred latch for \"m\[2\]\" at number.v(6)" {  } { { "number.v" "" { Text "E:/Verilog/Project_4/number.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627304461353 "|Project_4_main|number:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[3\] number.v(6) " "Inferred latch for \"m\[3\]\" at number.v(6)" {  } { { "number.v" "" { Text "E:/Verilog/Project_4/number.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627304461353 "|Project_4_main|number:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[4\] number.v(6) " "Inferred latch for \"m\[4\]\" at number.v(6)" {  } { { "number.v" "" { Text "E:/Verilog/Project_4/number.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627304461353 "|Project_4_main|number:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[5\] number.v(6) " "Inferred latch for \"m\[5\]\" at number.v(6)" {  } { { "number.v" "" { Text "E:/Verilog/Project_4/number.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627304461353 "|Project_4_main|number:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[6\] number.v(6) " "Inferred latch for \"m\[6\]\" at number.v(6)" {  } { { "number.v" "" { Text "E:/Verilog/Project_4/number.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627304461353 "|Project_4_main|number:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[7\] number.v(6) " "Inferred latch for \"m\[7\]\" at number.v(6)" {  } { { "number.v" "" { Text "E:/Verilog/Project_4/number.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627304461353 "|Project_4_main|number:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[8\] number.v(6) " "Inferred latch for \"m\[8\]\" at number.v(6)" {  } { { "number.v" "" { Text "E:/Verilog/Project_4/number.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627304461353 "|Project_4_main|number:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[9\] number.v(6) " "Inferred latch for \"m\[9\]\" at number.v(6)" {  } { { "number.v" "" { Text "E:/Verilog/Project_4/number.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627304461353 "|Project_4_main|number:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[10\] number.v(6) " "Inferred latch for \"m\[10\]\" at number.v(6)" {  } { { "number.v" "" { Text "E:/Verilog/Project_4/number.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627304461353 "|Project_4_main|number:inst3"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "number:inst3\|m\[4\] number:inst3\|m\[8\] " "Duplicate LATCH primitive \"number:inst3\|m\[4\]\" merged with LATCH primitive \"number:inst3\|m\[8\]\"" {  } { { "number.v" "" { Text "E:/Verilog/Project_4/number.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1627304462018 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "number:inst3\|m\[3\] number:inst3\|m\[7\] " "Duplicate LATCH primitive \"number:inst3\|m\[3\]\" merged with LATCH primitive \"number:inst3\|m\[7\]\"" {  } { { "number.v" "" { Text "E:/Verilog/Project_4/number.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1627304462018 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "number:inst3\|m\[0\] number:inst3\|m\[6\] " "Duplicate LATCH primitive \"number:inst3\|m\[0\]\" merged with LATCH primitive \"number:inst3\|m\[6\]\"" {  } { { "number.v" "" { Text "E:/Verilog/Project_4/number.v" 6 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1627304462018 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1627304462018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "number:inst3\|m\[8\] " "Latch number:inst3\|m\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a0 " "Ports D and ENA on the latch are fed by the same signal a0" {  } { { "Project_4_main.bdf" "" { Schematic "E:/Verilog/Project_4/Project_4_main.bdf" { { 176 -640 -464 192 "a\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627304462019 ""}  } { { "number.v" "" { Text "E:/Verilog/Project_4/number.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627304462019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "number:inst3\|m\[7\] " "Latch number:inst3\|m\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a0 " "Ports D and ENA on the latch are fed by the same signal a0" {  } { { "Project_4_main.bdf" "" { Schematic "E:/Verilog/Project_4/Project_4_main.bdf" { { 176 -640 -464 192 "a\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627304462019 ""}  } { { "number.v" "" { Text "E:/Verilog/Project_4/number.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627304462019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "number:inst3\|m\[6\] " "Latch number:inst3\|m\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a0 " "Ports D and ENA on the latch are fed by the same signal a0" {  } { { "Project_4_main.bdf" "" { Schematic "E:/Verilog/Project_4/Project_4_main.bdf" { { 176 -640 -464 192 "a\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627304462019 ""}  } { { "number.v" "" { Text "E:/Verilog/Project_4/number.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627304462019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "number:inst3\|m\[5\] " "Latch number:inst3\|m\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a0 " "Ports D and ENA on the latch are fed by the same signal a0" {  } { { "Project_4_main.bdf" "" { Schematic "E:/Verilog/Project_4/Project_4_main.bdf" { { 176 -640 -464 192 "a\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627304462019 ""}  } { { "number.v" "" { Text "E:/Verilog/Project_4/number.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627304462019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "number:inst3\|m\[2\] " "Latch number:inst3\|m\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a1 " "Ports D and ENA on the latch are fed by the same signal a1" {  } { { "Project_4_main.bdf" "" { Schematic "E:/Verilog/Project_4/Project_4_main.bdf" { { 176 -640 -464 192 "a\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627304462019 ""}  } { { "number.v" "" { Text "E:/Verilog/Project_4/number.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627304462019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "number:inst3\|m\[1\] " "Latch number:inst3\|m\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a1 " "Ports D and ENA on the latch are fed by the same signal a1" {  } { { "Project_4_main.bdf" "" { Schematic "E:/Verilog/Project_4/Project_4_main.bdf" { { 176 -640 -464 192 "a\[1..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627304462019 ""}  } { { "number.v" "" { Text "E:/Verilog/Project_4/number.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627304462019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "number:inst3\|m\[8\] " "LATCH primitive \"number:inst3\|m\[8\]\" is permanently enabled" {  } { { "number.v" "" { Text "E:/Verilog/Project_4/number.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1627304462058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "number:inst3\|m\[7\] " "LATCH primitive \"number:inst3\|m\[7\]\" is permanently enabled" {  } { { "number.v" "" { Text "E:/Verilog/Project_4/number.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1627304462058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "number:inst3\|m\[6\] " "LATCH primitive \"number:inst3\|m\[6\]\" is permanently enabled" {  } { { "number.v" "" { Text "E:/Verilog/Project_4/number.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1627304462058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "number:inst3\|m\[5\] " "LATCH primitive \"number:inst3\|m\[5\]\" is permanently enabled" {  } { { "number.v" "" { Text "E:/Verilog/Project_4/number.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1627304462058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "number:inst3\|m\[2\] " "LATCH primitive \"number:inst3\|m\[2\]\" is permanently enabled" {  } { { "number.v" "" { Text "E:/Verilog/Project_4/number.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1627304462058 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "number:inst3\|m\[1\] " "LATCH primitive \"number:inst3\|m\[1\]\" is permanently enabled" {  } { { "number.v" "" { Text "E:/Verilog/Project_4/number.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1627304462058 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1627304462158 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Verilog/Project_4/output_files/Project_4.map.smsg " "Generated suppressed messages file E:/Verilog/Project_4/output_files/Project_4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627304462584 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1627304462673 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627304462673 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rdclk " "No output dependent on input pin \"rdclk\"" {  } { { "Project_4_main.bdf" "" { Schematic "E:/Verilog/Project_4/Project_4_main.bdf" { { 400 304 480 416 "rdclk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627304462718 "|Project_4_main|rdclk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1627304462718 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "265 " "Implemented 265 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1627304462718 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1627304462718 ""} { "Info" "ICUT_CUT_TM_LCELLS" "215 " "Implemented 215 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1627304462718 ""} { "Info" "ICUT_CUT_TM_RAMS" "18 " "Implemented 18 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1627304462718 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1627304462718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "638 " "Peak virtual memory: 638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627304462732 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 26 16:01:02 2021 " "Processing ended: Mon Jul 26 16:01:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627304462732 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627304462732 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627304462732 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627304462732 ""}
