Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Feb 14 12:56:22 2024
| Host         : DESKTOP-3HR29BO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file testLoader_timing_summary_routed.rpt -pb testLoader_timing_summary_routed.pb -rpx testLoader_timing_summary_routed.rpx -warn_on_violation
| Design       : testLoader
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (67)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (123)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (67)
-------------------------
 There are 67 register/latch pins with no clock driven by root clock pin: sysclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (123)
--------------------------------------------------
 There are 123 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  124          inf        0.000                      0                  124           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           124 Endpoints
Min Delay           124 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 matrix1/bitSender/out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ar
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.942ns  (logic 4.039ns (58.188%)  route 2.903ns (41.812%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y134       FDRE                         0.000     0.000 r  matrix1/bitSender/out_reg/C
    SLICE_X111Y134       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  matrix1/bitSender/out_reg/Q
                         net (fo=1, routed)           2.903     3.359    ar_OBUF
    T14                  OBUF (Prop_obuf_I_O)         3.583     6.942 r  ar_OBUF_inst/O
                         net (fo=0)                   0.000     6.942    ar
    T14                                                               r  ar (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetCounter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            resetCounter_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.081ns  (logic 2.274ns (37.396%)  route 3.807ns (62.604%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y135       FDRE                         0.000     0.000 r  resetCounter_reg[12]/C
    SLICE_X110Y135       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  resetCounter_reg[12]/Q
                         net (fo=3, routed)           0.821     1.277    matrix1/resetCounter_reg[9]
    SLICE_X111Y134       LUT4 (Prop_lut4_I3_O)        0.124     1.401 r  matrix1/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.877     2.277    matrix1/FSM_sequential_state[1]_i_7_n_0
    SLICE_X111Y134       LUT6 (Prop_lut6_I0_O)        0.124     2.401 r  matrix1/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.571     2.973    matrix1/FSM_sequential_state[1]_i_5_n_0
    SLICE_X112Y136       LUT6 (Prop_lut6_I2_O)        0.124     3.097 f  matrix1/FSM_sequential_state[1]_i_2/O
                         net (fo=27, routed)          1.538     4.635    matrix1_n_1
    SLICE_X110Y132       LUT2 (Prop_lut2_I1_O)        0.124     4.759 r  resetCounter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.759    resetCounter[0]_i_7_n_0
    SLICE_X110Y132       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.291 r  resetCounter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.291    resetCounter_reg[0]_i_2_n_0
    SLICE_X110Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.405 r  resetCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.405    resetCounter_reg[4]_i_1_n_0
    SLICE_X110Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.519 r  resetCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.519    resetCounter_reg[8]_i_1_n_0
    SLICE_X110Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.633 r  resetCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.633    resetCounter_reg[12]_i_1_n_0
    SLICE_X110Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.747 r  resetCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.747    resetCounter_reg[16]_i_1_n_0
    SLICE_X110Y137       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.081 r  resetCounter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.081    resetCounter_reg[20]_i_1_n_6
    SLICE_X110Y137       FDRE                                         r  resetCounter_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetCounter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            resetCounter_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.060ns  (logic 2.253ns (37.179%)  route 3.807ns (62.821%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y135       FDRE                         0.000     0.000 r  resetCounter_reg[12]/C
    SLICE_X110Y135       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  resetCounter_reg[12]/Q
                         net (fo=3, routed)           0.821     1.277    matrix1/resetCounter_reg[9]
    SLICE_X111Y134       LUT4 (Prop_lut4_I3_O)        0.124     1.401 r  matrix1/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.877     2.277    matrix1/FSM_sequential_state[1]_i_7_n_0
    SLICE_X111Y134       LUT6 (Prop_lut6_I0_O)        0.124     2.401 r  matrix1/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.571     2.973    matrix1/FSM_sequential_state[1]_i_5_n_0
    SLICE_X112Y136       LUT6 (Prop_lut6_I2_O)        0.124     3.097 f  matrix1/FSM_sequential_state[1]_i_2/O
                         net (fo=27, routed)          1.538     4.635    matrix1_n_1
    SLICE_X110Y132       LUT2 (Prop_lut2_I1_O)        0.124     4.759 r  resetCounter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.759    resetCounter[0]_i_7_n_0
    SLICE_X110Y132       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.291 r  resetCounter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.291    resetCounter_reg[0]_i_2_n_0
    SLICE_X110Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.405 r  resetCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.405    resetCounter_reg[4]_i_1_n_0
    SLICE_X110Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.519 r  resetCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.519    resetCounter_reg[8]_i_1_n_0
    SLICE_X110Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.633 r  resetCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.633    resetCounter_reg[12]_i_1_n_0
    SLICE_X110Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.747 r  resetCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.747    resetCounter_reg[16]_i_1_n_0
    SLICE_X110Y137       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.060 r  resetCounter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.060    resetCounter_reg[20]_i_1_n_4
    SLICE_X110Y137       FDRE                                         r  resetCounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetCounter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            resetCounter_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.986ns  (logic 2.179ns (36.402%)  route 3.807ns (63.598%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y135       FDRE                         0.000     0.000 r  resetCounter_reg[12]/C
    SLICE_X110Y135       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  resetCounter_reg[12]/Q
                         net (fo=3, routed)           0.821     1.277    matrix1/resetCounter_reg[9]
    SLICE_X111Y134       LUT4 (Prop_lut4_I3_O)        0.124     1.401 r  matrix1/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.877     2.277    matrix1/FSM_sequential_state[1]_i_7_n_0
    SLICE_X111Y134       LUT6 (Prop_lut6_I0_O)        0.124     2.401 r  matrix1/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.571     2.973    matrix1/FSM_sequential_state[1]_i_5_n_0
    SLICE_X112Y136       LUT6 (Prop_lut6_I2_O)        0.124     3.097 f  matrix1/FSM_sequential_state[1]_i_2/O
                         net (fo=27, routed)          1.538     4.635    matrix1_n_1
    SLICE_X110Y132       LUT2 (Prop_lut2_I1_O)        0.124     4.759 r  resetCounter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.759    resetCounter[0]_i_7_n_0
    SLICE_X110Y132       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.291 r  resetCounter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.291    resetCounter_reg[0]_i_2_n_0
    SLICE_X110Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.405 r  resetCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.405    resetCounter_reg[4]_i_1_n_0
    SLICE_X110Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.519 r  resetCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.519    resetCounter_reg[8]_i_1_n_0
    SLICE_X110Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.633 r  resetCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.633    resetCounter_reg[12]_i_1_n_0
    SLICE_X110Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.747 r  resetCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.747    resetCounter_reg[16]_i_1_n_0
    SLICE_X110Y137       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.986 r  resetCounter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.986    resetCounter_reg[20]_i_1_n_5
    SLICE_X110Y137       FDRE                                         r  resetCounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetCounter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            resetCounter_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.970ns  (logic 2.163ns (36.232%)  route 3.807ns (63.768%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y135       FDRE                         0.000     0.000 r  resetCounter_reg[12]/C
    SLICE_X110Y135       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  resetCounter_reg[12]/Q
                         net (fo=3, routed)           0.821     1.277    matrix1/resetCounter_reg[9]
    SLICE_X111Y134       LUT4 (Prop_lut4_I3_O)        0.124     1.401 r  matrix1/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.877     2.277    matrix1/FSM_sequential_state[1]_i_7_n_0
    SLICE_X111Y134       LUT6 (Prop_lut6_I0_O)        0.124     2.401 r  matrix1/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.571     2.973    matrix1/FSM_sequential_state[1]_i_5_n_0
    SLICE_X112Y136       LUT6 (Prop_lut6_I2_O)        0.124     3.097 f  matrix1/FSM_sequential_state[1]_i_2/O
                         net (fo=27, routed)          1.538     4.635    matrix1_n_1
    SLICE_X110Y132       LUT2 (Prop_lut2_I1_O)        0.124     4.759 r  resetCounter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.759    resetCounter[0]_i_7_n_0
    SLICE_X110Y132       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.291 r  resetCounter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.291    resetCounter_reg[0]_i_2_n_0
    SLICE_X110Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.405 r  resetCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.405    resetCounter_reg[4]_i_1_n_0
    SLICE_X110Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.519 r  resetCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.519    resetCounter_reg[8]_i_1_n_0
    SLICE_X110Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.633 r  resetCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.633    resetCounter_reg[12]_i_1_n_0
    SLICE_X110Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.747 r  resetCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.747    resetCounter_reg[16]_i_1_n_0
    SLICE_X110Y137       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.970 r  resetCounter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.970    resetCounter_reg[20]_i_1_n_7
    SLICE_X110Y137       FDRE                                         r  resetCounter_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetCounter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            resetCounter_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.967ns  (logic 2.160ns (36.200%)  route 3.807ns (63.800%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y135       FDRE                         0.000     0.000 r  resetCounter_reg[12]/C
    SLICE_X110Y135       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  resetCounter_reg[12]/Q
                         net (fo=3, routed)           0.821     1.277    matrix1/resetCounter_reg[9]
    SLICE_X111Y134       LUT4 (Prop_lut4_I3_O)        0.124     1.401 r  matrix1/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.877     2.277    matrix1/FSM_sequential_state[1]_i_7_n_0
    SLICE_X111Y134       LUT6 (Prop_lut6_I0_O)        0.124     2.401 r  matrix1/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.571     2.973    matrix1/FSM_sequential_state[1]_i_5_n_0
    SLICE_X112Y136       LUT6 (Prop_lut6_I2_O)        0.124     3.097 f  matrix1/FSM_sequential_state[1]_i_2/O
                         net (fo=27, routed)          1.538     4.635    matrix1_n_1
    SLICE_X110Y132       LUT2 (Prop_lut2_I1_O)        0.124     4.759 r  resetCounter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.759    resetCounter[0]_i_7_n_0
    SLICE_X110Y132       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.291 r  resetCounter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.291    resetCounter_reg[0]_i_2_n_0
    SLICE_X110Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.405 r  resetCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.405    resetCounter_reg[4]_i_1_n_0
    SLICE_X110Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.519 r  resetCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.519    resetCounter_reg[8]_i_1_n_0
    SLICE_X110Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.633 r  resetCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.633    resetCounter_reg[12]_i_1_n_0
    SLICE_X110Y136       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.967 r  resetCounter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.967    resetCounter_reg[16]_i_1_n_6
    SLICE_X110Y136       FDRE                                         r  resetCounter_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetCounter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            resetCounter_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.946ns  (logic 2.139ns (35.974%)  route 3.807ns (64.026%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y135       FDRE                         0.000     0.000 r  resetCounter_reg[12]/C
    SLICE_X110Y135       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  resetCounter_reg[12]/Q
                         net (fo=3, routed)           0.821     1.277    matrix1/resetCounter_reg[9]
    SLICE_X111Y134       LUT4 (Prop_lut4_I3_O)        0.124     1.401 r  matrix1/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.877     2.277    matrix1/FSM_sequential_state[1]_i_7_n_0
    SLICE_X111Y134       LUT6 (Prop_lut6_I0_O)        0.124     2.401 r  matrix1/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.571     2.973    matrix1/FSM_sequential_state[1]_i_5_n_0
    SLICE_X112Y136       LUT6 (Prop_lut6_I2_O)        0.124     3.097 f  matrix1/FSM_sequential_state[1]_i_2/O
                         net (fo=27, routed)          1.538     4.635    matrix1_n_1
    SLICE_X110Y132       LUT2 (Prop_lut2_I1_O)        0.124     4.759 r  resetCounter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.759    resetCounter[0]_i_7_n_0
    SLICE_X110Y132       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.291 r  resetCounter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.291    resetCounter_reg[0]_i_2_n_0
    SLICE_X110Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.405 r  resetCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.405    resetCounter_reg[4]_i_1_n_0
    SLICE_X110Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.519 r  resetCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.519    resetCounter_reg[8]_i_1_n_0
    SLICE_X110Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.633 r  resetCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.633    resetCounter_reg[12]_i_1_n_0
    SLICE_X110Y136       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.946 r  resetCounter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.946    resetCounter_reg[16]_i_1_n_4
    SLICE_X110Y136       FDRE                                         r  resetCounter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetCounter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            resetCounter_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.872ns  (logic 2.065ns (35.168%)  route 3.807ns (64.832%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y135       FDRE                         0.000     0.000 r  resetCounter_reg[12]/C
    SLICE_X110Y135       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  resetCounter_reg[12]/Q
                         net (fo=3, routed)           0.821     1.277    matrix1/resetCounter_reg[9]
    SLICE_X111Y134       LUT4 (Prop_lut4_I3_O)        0.124     1.401 r  matrix1/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.877     2.277    matrix1/FSM_sequential_state[1]_i_7_n_0
    SLICE_X111Y134       LUT6 (Prop_lut6_I0_O)        0.124     2.401 r  matrix1/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.571     2.973    matrix1/FSM_sequential_state[1]_i_5_n_0
    SLICE_X112Y136       LUT6 (Prop_lut6_I2_O)        0.124     3.097 f  matrix1/FSM_sequential_state[1]_i_2/O
                         net (fo=27, routed)          1.538     4.635    matrix1_n_1
    SLICE_X110Y132       LUT2 (Prop_lut2_I1_O)        0.124     4.759 r  resetCounter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.759    resetCounter[0]_i_7_n_0
    SLICE_X110Y132       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.291 r  resetCounter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.291    resetCounter_reg[0]_i_2_n_0
    SLICE_X110Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.405 r  resetCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.405    resetCounter_reg[4]_i_1_n_0
    SLICE_X110Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.519 r  resetCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.519    resetCounter_reg[8]_i_1_n_0
    SLICE_X110Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.633 r  resetCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.633    resetCounter_reg[12]_i_1_n_0
    SLICE_X110Y136       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.872 r  resetCounter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.872    resetCounter_reg[16]_i_1_n_5
    SLICE_X110Y136       FDRE                                         r  resetCounter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetCounter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            resetCounter_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.856ns  (logic 2.049ns (34.990%)  route 3.807ns (65.010%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y135       FDRE                         0.000     0.000 r  resetCounter_reg[12]/C
    SLICE_X110Y135       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  resetCounter_reg[12]/Q
                         net (fo=3, routed)           0.821     1.277    matrix1/resetCounter_reg[9]
    SLICE_X111Y134       LUT4 (Prop_lut4_I3_O)        0.124     1.401 r  matrix1/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.877     2.277    matrix1/FSM_sequential_state[1]_i_7_n_0
    SLICE_X111Y134       LUT6 (Prop_lut6_I0_O)        0.124     2.401 r  matrix1/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.571     2.973    matrix1/FSM_sequential_state[1]_i_5_n_0
    SLICE_X112Y136       LUT6 (Prop_lut6_I2_O)        0.124     3.097 f  matrix1/FSM_sequential_state[1]_i_2/O
                         net (fo=27, routed)          1.538     4.635    matrix1_n_1
    SLICE_X110Y132       LUT2 (Prop_lut2_I1_O)        0.124     4.759 r  resetCounter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.759    resetCounter[0]_i_7_n_0
    SLICE_X110Y132       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.291 r  resetCounter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.291    resetCounter_reg[0]_i_2_n_0
    SLICE_X110Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.405 r  resetCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.405    resetCounter_reg[4]_i_1_n_0
    SLICE_X110Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.519 r  resetCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.519    resetCounter_reg[8]_i_1_n_0
    SLICE_X110Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.633 r  resetCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.633    resetCounter_reg[12]_i_1_n_0
    SLICE_X110Y136       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.856 r  resetCounter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.856    resetCounter_reg[16]_i_1_n_7
    SLICE_X110Y136       FDRE                                         r  resetCounter_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetCounter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            resetCounter_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.853ns  (logic 2.046ns (34.957%)  route 3.807ns (65.043%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y135       FDRE                         0.000     0.000 r  resetCounter_reg[12]/C
    SLICE_X110Y135       FDRE (Prop_fdre_C_Q)         0.456     0.456 f  resetCounter_reg[12]/Q
                         net (fo=3, routed)           0.821     1.277    matrix1/resetCounter_reg[9]
    SLICE_X111Y134       LUT4 (Prop_lut4_I3_O)        0.124     1.401 r  matrix1/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.877     2.277    matrix1/FSM_sequential_state[1]_i_7_n_0
    SLICE_X111Y134       LUT6 (Prop_lut6_I0_O)        0.124     2.401 r  matrix1/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.571     2.973    matrix1/FSM_sequential_state[1]_i_5_n_0
    SLICE_X112Y136       LUT6 (Prop_lut6_I2_O)        0.124     3.097 f  matrix1/FSM_sequential_state[1]_i_2/O
                         net (fo=27, routed)          1.538     4.635    matrix1_n_1
    SLICE_X110Y132       LUT2 (Prop_lut2_I1_O)        0.124     4.759 r  resetCounter[0]_i_7/O
                         net (fo=1, routed)           0.000     4.759    resetCounter[0]_i_7_n_0
    SLICE_X110Y132       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.291 r  resetCounter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.291    resetCounter_reg[0]_i_2_n_0
    SLICE_X110Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.405 r  resetCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.405    resetCounter_reg[4]_i_1_n_0
    SLICE_X110Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.519 r  resetCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.519    resetCounter_reg[8]_i_1_n_0
    SLICE_X110Y135       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.853 r  resetCounter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.853    resetCounter_reg[12]_i_1_n_6
    SLICE_X110Y135       FDRE                                         r  resetCounter_reg[13]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.044%)  route 0.134ns (41.956%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y137       FDRE                         0.000     0.000 r  FSM_sequential_state_reg[0]/C
    SLICE_X111Y137       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.134     0.275    matrix1/state__0[0]
    SLICE_X112Y137       LUT6 (Prop_lut6_I1_O)        0.045     0.320 r  matrix1/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.320    matrix1_n_0
    SLICE_X112Y137       FDRE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixelCounter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixelCounter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.227ns (70.198%)  route 0.096ns (29.802%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y135       FDRE                         0.000     0.000 r  pixelCounter_reg[3]/C
    SLICE_X109Y135       FDRE (Prop_fdre_C_Q)         0.128     0.128 r  pixelCounter_reg[3]/Q
                         net (fo=4, routed)           0.096     0.224    pixelCounter_reg_n_0_[3]
    SLICE_X109Y135       LUT6 (Prop_lut6_I0_O)        0.099     0.323 r  pixelCounter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.323    p_0_in[4]
    SLICE_X109Y135       FDRE                                         r  pixelCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixelCounter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixelCounter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y136       FDRE                         0.000     0.000 r  pixelCounter_reg[6]/C
    SLICE_X109Y136       FDRE (Prop_fdre_C_Q)         0.128     0.128 r  pixelCounter_reg[6]/Q
                         net (fo=3, routed)           0.100     0.228    pixelCounter_reg_n_0_[6]
    SLICE_X109Y136       LUT4 (Prop_lut4_I0_O)        0.098     0.326 r  pixelCounter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.326    p_0_in[7]
    SLICE_X109Y136       FDRE                                         r  pixelCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrix1/rdy_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.209ns (63.880%)  route 0.118ns (36.120%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y137       FDRE                         0.000     0.000 r  matrix1/rdy_reg/C
    SLICE_X112Y137       FDRE (Prop_fdre_C_Q)         0.164     0.164 f  matrix1/rdy_reg/Q
                         net (fo=3, routed)           0.118     0.282    matrix1/rdy
    SLICE_X111Y137       LUT6 (Prop_lut6_I0_O)        0.045     0.327 r  matrix1/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.327    matrix1_n_2
    SLICE_X111Y137       FDRE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixelCounter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixelCounter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.232ns (69.864%)  route 0.100ns (30.136%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y136       FDRE                         0.000     0.000 r  pixelCounter_reg[6]/C
    SLICE_X109Y136       FDRE (Prop_fdre_C_Q)         0.128     0.128 r  pixelCounter_reg[6]/Q
                         net (fo=3, routed)           0.100     0.228    pixelCounter_reg_n_0_[6]
    SLICE_X109Y136       LUT4 (Prop_lut4_I3_O)        0.104     0.332 r  pixelCounter[8]_i_2/O
                         net (fo=1, routed)           0.000     0.332    p_0_in[8]
    SLICE_X109Y136       FDRE                                         r  pixelCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrix1/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrix1/FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.209ns (60.290%)  route 0.138ns (39.710%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y138       FDRE                         0.000     0.000 r  matrix1/FSM_onehot_state_reg[0]/C
    SLICE_X112Y138       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  matrix1/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.138     0.302    matrix1/FSM_onehot_state_reg_n_0_[0]
    SLICE_X112Y138       LUT6 (Prop_lut6_I2_O)        0.045     0.347 r  matrix1/FSM_onehot_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.347    matrix1/FSM_onehot_state[2]_i_1__0_n_0
    SLICE_X112Y138       FDRE                                         r  matrix1/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixelCounter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixelCounter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y136       FDRE                         0.000     0.000 r  pixelCounter_reg[0]/C
    SLICE_X109Y136       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pixelCounter_reg[0]/Q
                         net (fo=7, routed)           0.168     0.309    pixelCounter_reg_n_0_[0]
    SLICE_X109Y136       LUT3 (Prop_lut3_I0_O)        0.042     0.351 r  pixelCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.351    p_0_in[1]
    SLICE_X109Y136       FDRE                                         r  pixelCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrix1/bitSender/lowCounter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrix1/bitSender/lowCounter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y138       FDRE                         0.000     0.000 r  matrix1/bitSender/lowCounter_reg[6]/C
    SLICE_X111Y138       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  matrix1/bitSender/lowCounter_reg[6]/Q
                         net (fo=3, routed)           0.168     0.309    matrix1/bitSender/lowCounter[6]
    SLICE_X111Y138       LUT4 (Prop_lut4_I1_O)        0.042     0.351 r  matrix1/bitSender/lowCounter[7]_i_2/O
                         net (fo=1, routed)           0.000     0.351    matrix1/bitSender/lowCounter[7]_i_2_n_0
    SLICE_X111Y138       FDRE                                         r  matrix1/bitSender/lowCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrix1/sentNum_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrix1/sentNum_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y138       FDRE                         0.000     0.000 r  matrix1/sentNum_reg[1]/C
    SLICE_X113Y138       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  matrix1/sentNum_reg[1]/Q
                         net (fo=4, routed)           0.168     0.309    matrix1/sentNum_reg[1]
    SLICE_X113Y138       LUT5 (Prop_lut5_I3_O)        0.042     0.351 r  matrix1/sentNum[2]_i_1/O
                         net (fo=1, routed)           0.000     0.351    matrix1/p_0_in[2]
    SLICE_X113Y138       FDRE                                         r  matrix1/sentNum_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixelCounter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixelCounter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y136       FDRE                         0.000     0.000 r  pixelCounter_reg[0]/C
    SLICE_X109Y136       FDRE (Prop_fdre_C_Q)         0.141     0.141 f  pixelCounter_reg[0]/Q
                         net (fo=7, routed)           0.168     0.309    pixelCounter_reg_n_0_[0]
    SLICE_X109Y136       LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  pixelCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    p_0_in[0]
    SLICE_X109Y136       FDRE                                         r  pixelCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------





