attach ./modelgen_0.so
attach ../vams/vsine.so

verilog

`modelgen
module test_zi_npp();
	(* desc="" *) real in;
	(* desc="" *) real ll0;
	(* desc="" *) real ll1;
	(* desc="" *) real ll2;
	(* desc="" *) real ll3;
	(* desc="" *) real ll4;
	analog begin
		@(timer(0,0)) in = 1;
		@(timer(0.5,0)) in = 0;

		ll0 = zi_nd(in, '{1.}, '{1.});
		ll1 = zi_nd(in, '{0.,1.}, '{0,1.});
		ll2 = zi_nd(in, '{1.,1.}, '{1,1.});
		ll3 = zi_nd(in, '{1.,0.,1.}, '{1., 0., 1.});
		ll4 = zi_nd(in, '{1.,2.,3.,4.,5.}, '{1., 2., 3., 4., 5.});
	end
endmodule

!make test_zi_npp.so > /dev/null
attach ./test_zi_npp.so

verilog
parameter r=1
parameter v=0
parameter a=.2

test_zi_npp #() dut();

list

print tran in(dut) ll0(dut) ll1(dut) ll2(dut) ll3(dut) ll4(dut)
tran 10 trace=n

status notime
end
parameter a=.1
tran 8 trace=n
