m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/intelFPGA/20.1
vdownStream
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1728260329
!i10b 1
!s100 nA[d7=BGK_bQa9HD;n34Z3
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I=inma5RCoIiR1AUCnWLo>1
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 dC:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/simulation
w1728254704
8C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/hdl/downStream.sv
FC:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/hdl/downStream.sv
!i122 21
L0 1 11
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1728260329.000000
!s107 C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/hdl/downStream.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/hdl/downStream.sv|
!i113 1
Z7 o-work work -sv
Z8 tCvgOpt 0
ndown@stream
vsumItUp
R0
R1
!i10b 1
!s100 C<eY=MWZ>lnkK]XC@BYJ52
R2
IZHE5=0771nUcTH^2RbSGf0
R3
S1
R4
w1728255419
8C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/hdl/sumItUp.sv
FC:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/hdl/sumItUp.sv
!i122 22
L0 1 38
R5
r1
!s85 0
31
R6
!s107 C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/hdl/sumItUp.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/hdl/sumItUp.sv|
!i113 1
R7
R8
nsum@it@up
vTBsimple
R0
!s110 1728260434
!i10b 1
!s100 _mHX0cLd1R1Gb:`C74_e61
R2
IlZ:hZnhlmkCmK@9ORl81F3
R3
S1
R4
w1728260427
8C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/simulation/TBsimple.sv
FC:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/simulation/TBsimple.sv
!i122 24
L0 1 37
R5
r1
!s85 0
31
!s108 1728260434.000000
!s107 C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/simulation/TBsimple.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/simulation/TBsimple.sv|
!i113 1
R7
R8
n@t@bsimple
vtop
R0
R1
!i10b 1
!s100 WnNRf83PRn;aKcPel2e2X1
R2
IQoK1F>fkRF7a:ihLWV8im0
R3
S1
R4
w1728254938
8C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/hdl/top.sv
FC:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/hdl/top.sv
!i122 20
L0 1 16
R5
r1
!s85 0
31
R6
!s107 C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/hdl/top.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/hdl/top.sv|
!i113 1
R7
R8
