
*** Running vivado
    with args -log design_1_blk_mem_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_blk_mem_gen_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_blk_mem_gen_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 292.074 ; gain = 82.398
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex7/Ex7.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_0_0' (9#1) [c:/Users/Utilizador/Desktop/Universidade/4_ano/2_semestre/CR/Praticas/Aula6/Ex7/Ex7.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:67]
Finished RTL Elaboration : Time (s): cpu = 00:01:11 ; elapsed = 00:01:27 . Memory (MB): peak = 491.359 ; gain = 281.684
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:11 ; elapsed = 00:01:27 . Memory (MB): peak = 491.359 ; gain = 281.684
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 570.023 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:20 ; elapsed = 00:01:37 . Memory (MB): peak = 570.023 ; gain = 360.348
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:20 ; elapsed = 00:01:37 . Memory (MB): peak = 570.023 ; gain = 360.348
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:01:37 . Memory (MB): peak = 570.023 ; gain = 360.348
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:20 ; elapsed = 00:01:37 . Memory (MB): peak = 570.023 ; gain = 360.348
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:37 . Memory (MB): peak = 570.023 ; gain = 360.348
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:01:47 . Memory (MB): peak = 585.473 ; gain = 375.797
Finished Timing Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:47 . Memory (MB): peak = 585.484 ; gain = 375.809
Finished Technology Mapping : Time (s): cpu = 00:01:30 ; elapsed = 00:01:47 . Memory (MB): peak = 595.164 ; gain = 385.488
Finished IO Insertion : Time (s): cpu = 00:01:31 ; elapsed = 00:01:48 . Memory (MB): peak = 595.164 ; gain = 385.488
Finished Renaming Generated Instances : Time (s): cpu = 00:01:31 ; elapsed = 00:01:48 . Memory (MB): peak = 595.164 ; gain = 385.488
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:31 ; elapsed = 00:01:48 . Memory (MB): peak = 595.164 ; gain = 385.488
Finished Renaming Generated Ports : Time (s): cpu = 00:01:31 ; elapsed = 00:01:48 . Memory (MB): peak = 595.164 ; gain = 385.488
Finished Handling Custom Attributes : Time (s): cpu = 00:01:31 ; elapsed = 00:01:48 . Memory (MB): peak = 595.164 ; gain = 385.488
Finished Renaming Generated Nets : Time (s): cpu = 00:01:31 ; elapsed = 00:01:48 . Memory (MB): peak = 595.164 ; gain = 385.488

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |RAMB36E1   |     1|
|2     |RAMB36E1_1 |     1|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:31 ; elapsed = 00:01:48 . Memory (MB): peak = 595.164 ; gain = 385.488
synth_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:42 . Memory (MB): peak = 624.984 ; gain = 410.820
