

================================================================
== Vitis HLS Report for 'Cipher'
================================================================
* Date:           Sun Jan 26 18:28:17 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        AES_ECB_encrypt
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.822 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      761|      761|  7.610 us|  7.610 us|  761|  761|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                                               |                                                    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                            Instance                           |                       Module                       |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2_fu_203   |Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2   |       20|       20|  0.200 us|  0.200 us|   17|   17|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2_fu_211   |Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2   |       20|       20|  0.200 us|  0.200 us|   17|   17|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_Cipher_Pipeline_VITIS_LOOP_304_1_fu_219                    |Cipher_Pipeline_VITIS_LOOP_304_1                    |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22_fu_225  |Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22  |       20|       20|  0.200 us|  0.200 us|   17|   17|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_23_fu_233  |Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_23  |       20|       20|  0.200 us|  0.200 us|   17|   17|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_24_fu_241  |Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_24  |       20|       20|  0.200 us|  0.200 us|   17|   17|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_424_1  |      684|      684|        76|          -|          -|     9|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 34 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 16 
34 --> 35 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%round = alloca i32 1" [../../tiny-AES-c-mod/aes.c:415]   --->   Operation 36 'alloca' 'round' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%storemerge = alloca i32 1"   --->   Operation 37 'alloca' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%storemerge1 = alloca i32 1"   --->   Operation 38 'alloca' 'storemerge1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%RoundKey_val_read = read i1536 @_ssdm_op_Read.ap_auto.i1536, i1536 %RoundKey_val" [../../tiny-AES-c-mod/aes.c:271->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 39 'read' 'RoundKey_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln271 = call void @Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2, i8 %buf_r, i1536 %RoundKey_val_read" [../../tiny-AES-c-mod/aes.c:271->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 40 'call' 'call_ln271' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln415 = store i4 1, i4 %round" [../../tiny-AES-c-mod/aes.c:415]   --->   Operation 41 'store' 'store_ln415' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 42 [1/2] (0.00ns)   --->   "%call_ln271 = call void @Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2, i8 %buf_r, i1536 %RoundKey_val_read" [../../tiny-AES-c-mod/aes.c:271->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 42 'call' 'call_ln271' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2, i8 %buf_r, i8 %sbox"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2, i8 %buf_r, i8 %sbox"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%buf_r_addr = getelementptr i8 %buf_r, i64 0, i64 1" [../../tiny-AES-c-mod/aes.c:271->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 45 'getelementptr' 'buf_r_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%buf_r_addr_1 = getelementptr i8 %buf_r, i64 0, i64 5" [../../tiny-AES-c-mod/aes.c:272->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 46 'getelementptr' 'buf_r_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [2/2] (2.32ns)   --->   "%temp = load i4 %buf_r_addr" [../../tiny-AES-c-mod/aes.c:271->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 47 'load' 'temp' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 48 [2/2] (2.32ns)   --->   "%buf_r_load = load i4 %buf_r_addr_1" [../../tiny-AES-c-mod/aes.c:272->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 48 'load' 'buf_r_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%buf_r_addr_2 = getelementptr i8 %buf_r, i64 0, i64 9" [../../tiny-AES-c-mod/aes.c:273->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 49 'getelementptr' 'buf_r_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%buf_r_addr_3 = getelementptr i8 %buf_r, i64 0, i64 13" [../../tiny-AES-c-mod/aes.c:274->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 50 'getelementptr' 'buf_r_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/2] (2.32ns)   --->   "%temp = load i4 %buf_r_addr" [../../tiny-AES-c-mod/aes.c:271->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 51 'load' 'temp' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 52 [1/2] (2.32ns)   --->   "%buf_r_load = load i4 %buf_r_addr_1" [../../tiny-AES-c-mod/aes.c:272->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 52 'load' 'buf_r_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 53 [2/2] (2.32ns)   --->   "%buf_r_load_1 = load i4 %buf_r_addr_2" [../../tiny-AES-c-mod/aes.c:273->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 53 'load' 'buf_r_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 54 [2/2] (2.32ns)   --->   "%buf_r_load_2 = load i4 %buf_r_addr_3" [../../tiny-AES-c-mod/aes.c:274->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 54 'load' 'buf_r_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%buf_r_addr_4 = getelementptr i8 %buf_r, i64 0, i64 2" [../../tiny-AES-c-mod/aes.c:278->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 55 'getelementptr' 'buf_r_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%buf_r_addr_5 = getelementptr i8 %buf_r, i64 0, i64 10" [../../tiny-AES-c-mod/aes.c:279->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 56 'getelementptr' 'buf_r_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/2] (2.32ns)   --->   "%buf_r_load_1 = load i4 %buf_r_addr_2" [../../tiny-AES-c-mod/aes.c:273->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 57 'load' 'buf_r_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 58 [1/2] (2.32ns)   --->   "%buf_r_load_2 = load i4 %buf_r_addr_3" [../../tiny-AES-c-mod/aes.c:274->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 58 'load' 'buf_r_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 59 [2/2] (2.32ns)   --->   "%temp_1 = load i4 %buf_r_addr_4" [../../tiny-AES-c-mod/aes.c:278->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 59 'load' 'temp_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 60 [2/2] (2.32ns)   --->   "%buf_r_load_4 = load i4 %buf_r_addr_5" [../../tiny-AES-c-mod/aes.c:279->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 60 'load' 'buf_r_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%buf_r_addr_6 = getelementptr i8 %buf_r, i64 0, i64 6" [../../tiny-AES-c-mod/aes.c:282->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 61 'getelementptr' 'buf_r_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%buf_r_addr_7 = getelementptr i8 %buf_r, i64 0, i64 14" [../../tiny-AES-c-mod/aes.c:283->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 62 'getelementptr' 'buf_r_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/2] (2.32ns)   --->   "%temp_1 = load i4 %buf_r_addr_4" [../../tiny-AES-c-mod/aes.c:278->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 63 'load' 'temp_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 64 [1/2] (2.32ns)   --->   "%buf_r_load_4 = load i4 %buf_r_addr_5" [../../tiny-AES-c-mod/aes.c:279->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 64 'load' 'buf_r_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 65 [2/2] (2.32ns)   --->   "%temp_2 = load i4 %buf_r_addr_6" [../../tiny-AES-c-mod/aes.c:282->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 65 'load' 'temp_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 66 [2/2] (2.32ns)   --->   "%buf_r_load_6 = load i4 %buf_r_addr_7" [../../tiny-AES-c-mod/aes.c:283->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 66 'load' 'buf_r_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%buf_r_addr_8 = getelementptr i8 %buf_r, i64 0, i64 3" [../../tiny-AES-c-mod/aes.c:287->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 67 'getelementptr' 'buf_r_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%buf_r_addr_9 = getelementptr i8 %buf_r, i64 0, i64 15" [../../tiny-AES-c-mod/aes.c:288->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 68 'getelementptr' 'buf_r_addr_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/2] (2.32ns)   --->   "%temp_2 = load i4 %buf_r_addr_6" [../../tiny-AES-c-mod/aes.c:282->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 69 'load' 'temp_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 70 [1/2] (2.32ns)   --->   "%buf_r_load_6 = load i4 %buf_r_addr_7" [../../tiny-AES-c-mod/aes.c:283->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 70 'load' 'buf_r_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 71 [2/2] (2.32ns)   --->   "%temp_3 = load i4 %buf_r_addr_8" [../../tiny-AES-c-mod/aes.c:287->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 71 'load' 'temp_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 72 [2/2] (2.32ns)   --->   "%buf_r_load_8 = load i4 %buf_r_addr_9" [../../tiny-AES-c-mod/aes.c:288->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 72 'load' 'buf_r_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 3.91>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%buf_r_addr_10 = getelementptr i8 %buf_r, i64 0, i64 11" [../../tiny-AES-c-mod/aes.c:289->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 73 'getelementptr' 'buf_r_addr_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%buf_r_addr_11 = getelementptr i8 %buf_r, i64 0, i64 7" [../../tiny-AES-c-mod/aes.c:290->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 74 'getelementptr' 'buf_r_addr_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/2] (2.32ns)   --->   "%temp_3 = load i4 %buf_r_addr_8" [../../tiny-AES-c-mod/aes.c:287->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 75 'load' 'temp_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 76 [1/2] (2.32ns)   --->   "%buf_r_load_8 = load i4 %buf_r_addr_9" [../../tiny-AES-c-mod/aes.c:288->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 76 'load' 'buf_r_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 77 [2/2] (2.32ns)   --->   "%buf_r_load_9 = load i4 %buf_r_addr_10" [../../tiny-AES-c-mod/aes.c:289->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 77 'load' 'buf_r_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 78 [2/2] (2.32ns)   --->   "%buf_r_load_10 = load i4 %buf_r_addr_11" [../../tiny-AES-c-mod/aes.c:290->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 78 'load' 'buf_r_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln287 = store i8 %temp_3, i8 %storemerge" [../../tiny-AES-c-mod/aes.c:287->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 79 'store' 'store_ln287' <Predicate = true> <Delay = 1.58>

State 11 <SV = 10> <Delay = 3.91>
ST_11 : Operation 80 [1/1] (2.32ns)   --->   "%store_ln272 = store i8 %buf_r_load, i4 %buf_r_addr" [../../tiny-AES-c-mod/aes.c:272->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 80 'store' 'store_ln272' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 81 [1/1] (2.32ns)   --->   "%store_ln273 = store i8 %buf_r_load_1, i4 %buf_r_addr_1" [../../tiny-AES-c-mod/aes.c:273->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 81 'store' 'store_ln273' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 82 [1/2] (2.32ns)   --->   "%buf_r_load_9 = load i4 %buf_r_addr_10" [../../tiny-AES-c-mod/aes.c:289->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 82 'load' 'buf_r_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 83 [1/2] (2.32ns)   --->   "%buf_r_load_10 = load i4 %buf_r_addr_11" [../../tiny-AES-c-mod/aes.c:290->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 83 'load' 'buf_r_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln290 = store i8 %buf_r_load_10, i8 %storemerge1" [../../tiny-AES-c-mod/aes.c:290->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 84 'store' 'store_ln290' <Predicate = true> <Delay = 1.58>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 85 [1/1] (2.32ns)   --->   "%store_ln274 = store i8 %buf_r_load_2, i4 %buf_r_addr_2" [../../tiny-AES-c-mod/aes.c:274->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 85 'store' 'store_ln274' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 86 [1/1] (2.32ns)   --->   "%store_ln275 = store i8 %temp, i4 %buf_r_addr_3" [../../tiny-AES-c-mod/aes.c:275->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 86 'store' 'store_ln275' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 87 [1/1] (2.32ns)   --->   "%store_ln279 = store i8 %buf_r_load_4, i4 %buf_r_addr_4" [../../tiny-AES-c-mod/aes.c:279->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 87 'store' 'store_ln279' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 88 [1/1] (2.32ns)   --->   "%store_ln280 = store i8 %temp_1, i4 %buf_r_addr_5" [../../tiny-AES-c-mod/aes.c:280->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 88 'store' 'store_ln280' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 89 [1/1] (2.32ns)   --->   "%store_ln283 = store i8 %buf_r_load_6, i4 %buf_r_addr_6" [../../tiny-AES-c-mod/aes.c:283->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 89 'store' 'store_ln283' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 90 [1/1] (2.32ns)   --->   "%store_ln284 = store i8 %temp_2, i4 %buf_r_addr_7" [../../tiny-AES-c-mod/aes.c:284->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 90 'store' 'store_ln284' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %buf_r, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 92 [1/1] (2.32ns)   --->   "%store_ln288 = store i8 %buf_r_load_8, i4 %buf_r_addr_8" [../../tiny-AES-c-mod/aes.c:288->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 92 'store' 'store_ln288' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 93 [1/1] (2.32ns)   --->   "%store_ln289 = store i8 %buf_r_load_9, i4 %buf_r_addr_9" [../../tiny-AES-c-mod/aes.c:289->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 93 'store' 'store_ln289' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln428 = br void %for.inc" [../../tiny-AES-c-mod/aes.c:428]   --->   Operation 94 'br' 'br_ln428' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 3.32>
ST_16 : Operation 95 [1/1] (0.00ns)   --->   "%round_1 = load i4 %round" [../../tiny-AES-c-mod/aes.c:424]   --->   Operation 95 'load' 'round_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 96 [1/1] (0.00ns)   --->   "%storemerge_load = load i8 %storemerge" [../../tiny-AES-c-mod/aes.c:291->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 96 'load' 'storemerge_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 97 [1/1] (0.00ns)   --->   "%storemerge1_load = load i8 %storemerge1" [../../tiny-AES-c-mod/aes.c:290->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 97 'load' 'storemerge1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 98 [1/1] (2.32ns)   --->   "%store_ln290 = store i8 %storemerge1_load, i4 %buf_r_addr_10" [../../tiny-AES-c-mod/aes.c:290->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 98 'store' 'store_ln290' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 99 [1/1] (2.32ns)   --->   "%store_ln291 = store i8 %storemerge_load, i4 %buf_r_addr_11" [../../tiny-AES-c-mod/aes.c:291->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 99 'store' 'store_ln291' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 100 [1/1] (1.73ns)   --->   "%icmp_ln428 = icmp_eq  i4 %round_1, i4 10" [../../tiny-AES-c-mod/aes.c:428]   --->   Operation 100 'icmp' 'icmp_ln428' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln428 = br i1 %icmp_ln428, void %for.inc.split, void %for.inc.i64.preheader" [../../tiny-AES-c-mod/aes.c:428]   --->   Operation 101 'br' 'br_ln428' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 102 [1/1] (1.73ns)   --->   "%add_ln424 = add i4 %round_1, i4 1" [../../tiny-AES-c-mod/aes.c:424]   --->   Operation 102 'add' 'add_ln424' <Predicate = (!icmp_ln428)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln415 = store i4 %add_ln424, i4 %round" [../../tiny-AES-c-mod/aes.c:415]   --->   Operation 103 'store' 'store_ln415' <Predicate = (!icmp_ln428)> <Delay = 1.58>

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 104 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Cipher_Pipeline_VITIS_LOOP_304_1, i8 %buf_r"   --->   Operation 104 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 4.82>
ST_18 : Operation 105 [1/2] (4.82ns)   --->   "%call_ln0 = call void @Cipher_Pipeline_VITIS_LOOP_304_1, i8 %buf_r"   --->   Operation 105 'call' 'call_ln0' <Predicate = true> <Delay = 4.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 106 [2/2] (0.00ns)   --->   "%call_ln424 = call void @Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22, i8 %buf_r, i4 %round_1, i1536 %RoundKey_val_read" [../../tiny-AES-c-mod/aes.c:424]   --->   Operation 106 'call' 'call_ln424' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 107 [1/2] (0.00ns)   --->   "%call_ln424 = call void @Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22, i8 %buf_r, i4 %round_1, i1536 %RoundKey_val_read" [../../tiny-AES-c-mod/aes.c:424]   --->   Operation 107 'call' 'call_ln424' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 108 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_23, i8 %buf_r, i8 %sbox"   --->   Operation 108 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 109 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_23, i8 %buf_r, i8 %sbox"   --->   Operation 109 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 2.32>
ST_23 : Operation 110 [2/2] (2.32ns)   --->   "%temp_4 = load i4 %buf_r_addr" [../../tiny-AES-c-mod/aes.c:271->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 110 'load' 'temp_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_23 : Operation 111 [2/2] (2.32ns)   --->   "%buf_r_load_13 = load i4 %buf_r_addr_1" [../../tiny-AES-c-mod/aes.c:272->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 111 'load' 'buf_r_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 24 <SV = 23> <Delay = 2.32>
ST_24 : Operation 112 [1/2] (2.32ns)   --->   "%temp_4 = load i4 %buf_r_addr" [../../tiny-AES-c-mod/aes.c:271->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 112 'load' 'temp_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 113 [1/2] (2.32ns)   --->   "%buf_r_load_13 = load i4 %buf_r_addr_1" [../../tiny-AES-c-mod/aes.c:272->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 113 'load' 'buf_r_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 114 [2/2] (2.32ns)   --->   "%buf_r_load_14 = load i4 %buf_r_addr_2" [../../tiny-AES-c-mod/aes.c:273->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 114 'load' 'buf_r_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 115 [2/2] (2.32ns)   --->   "%buf_r_load_15 = load i4 %buf_r_addr_3" [../../tiny-AES-c-mod/aes.c:274->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 115 'load' 'buf_r_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 25 <SV = 24> <Delay = 2.32>
ST_25 : Operation 116 [1/2] (2.32ns)   --->   "%buf_r_load_14 = load i4 %buf_r_addr_2" [../../tiny-AES-c-mod/aes.c:273->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 116 'load' 'buf_r_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 117 [1/2] (2.32ns)   --->   "%buf_r_load_15 = load i4 %buf_r_addr_3" [../../tiny-AES-c-mod/aes.c:274->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 117 'load' 'buf_r_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 118 [2/2] (2.32ns)   --->   "%temp_5 = load i4 %buf_r_addr_4" [../../tiny-AES-c-mod/aes.c:278->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 118 'load' 'temp_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_25 : Operation 119 [2/2] (2.32ns)   --->   "%buf_r_load_17 = load i4 %buf_r_addr_5" [../../tiny-AES-c-mod/aes.c:279->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 119 'load' 'buf_r_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 26 <SV = 25> <Delay = 2.32>
ST_26 : Operation 120 [1/2] (2.32ns)   --->   "%temp_5 = load i4 %buf_r_addr_4" [../../tiny-AES-c-mod/aes.c:278->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 120 'load' 'temp_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_26 : Operation 121 [1/2] (2.32ns)   --->   "%buf_r_load_17 = load i4 %buf_r_addr_5" [../../tiny-AES-c-mod/aes.c:279->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 121 'load' 'buf_r_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_26 : Operation 122 [2/2] (2.32ns)   --->   "%temp_6 = load i4 %buf_r_addr_6" [../../tiny-AES-c-mod/aes.c:282->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 122 'load' 'temp_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_26 : Operation 123 [2/2] (2.32ns)   --->   "%buf_r_load_19 = load i4 %buf_r_addr_7" [../../tiny-AES-c-mod/aes.c:283->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 123 'load' 'buf_r_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 27 <SV = 26> <Delay = 2.32>
ST_27 : Operation 124 [1/2] (2.32ns)   --->   "%temp_6 = load i4 %buf_r_addr_6" [../../tiny-AES-c-mod/aes.c:282->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 124 'load' 'temp_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_27 : Operation 125 [1/2] (2.32ns)   --->   "%buf_r_load_19 = load i4 %buf_r_addr_7" [../../tiny-AES-c-mod/aes.c:283->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 125 'load' 'buf_r_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_27 : Operation 126 [2/2] (2.32ns)   --->   "%temp_7 = load i4 %buf_r_addr_8" [../../tiny-AES-c-mod/aes.c:287->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 126 'load' 'temp_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_27 : Operation 127 [2/2] (2.32ns)   --->   "%buf_r_load_21 = load i4 %buf_r_addr_9" [../../tiny-AES-c-mod/aes.c:288->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 127 'load' 'buf_r_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 28 <SV = 27> <Delay = 3.91>
ST_28 : Operation 128 [1/2] (2.32ns)   --->   "%temp_7 = load i4 %buf_r_addr_8" [../../tiny-AES-c-mod/aes.c:287->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 128 'load' 'temp_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_28 : Operation 129 [1/2] (2.32ns)   --->   "%buf_r_load_21 = load i4 %buf_r_addr_9" [../../tiny-AES-c-mod/aes.c:288->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 129 'load' 'buf_r_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_28 : Operation 130 [2/2] (2.32ns)   --->   "%buf_r_load_22 = load i4 %buf_r_addr_10" [../../tiny-AES-c-mod/aes.c:289->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 130 'load' 'buf_r_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_28 : Operation 131 [2/2] (2.32ns)   --->   "%buf_r_load_23 = load i4 %buf_r_addr_11" [../../tiny-AES-c-mod/aes.c:290->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 131 'load' 'buf_r_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_28 : Operation 132 [1/1] (1.58ns)   --->   "%store_ln287 = store i8 %temp_7, i8 %storemerge" [../../tiny-AES-c-mod/aes.c:287->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 132 'store' 'store_ln287' <Predicate = true> <Delay = 1.58>

State 29 <SV = 28> <Delay = 3.91>
ST_29 : Operation 133 [1/1] (2.32ns)   --->   "%store_ln272 = store i8 %buf_r_load_13, i4 %buf_r_addr" [../../tiny-AES-c-mod/aes.c:272->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 133 'store' 'store_ln272' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_29 : Operation 134 [1/1] (2.32ns)   --->   "%store_ln273 = store i8 %buf_r_load_14, i4 %buf_r_addr_1" [../../tiny-AES-c-mod/aes.c:273->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 134 'store' 'store_ln273' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_29 : Operation 135 [1/2] (2.32ns)   --->   "%buf_r_load_22 = load i4 %buf_r_addr_10" [../../tiny-AES-c-mod/aes.c:289->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 135 'load' 'buf_r_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_29 : Operation 136 [1/2] (2.32ns)   --->   "%buf_r_load_23 = load i4 %buf_r_addr_11" [../../tiny-AES-c-mod/aes.c:290->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 136 'load' 'buf_r_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_29 : Operation 137 [1/1] (1.58ns)   --->   "%store_ln290 = store i8 %buf_r_load_23, i8 %storemerge1" [../../tiny-AES-c-mod/aes.c:290->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 137 'store' 'store_ln290' <Predicate = true> <Delay = 1.58>

State 30 <SV = 29> <Delay = 2.32>
ST_30 : Operation 138 [1/1] (2.32ns)   --->   "%store_ln274 = store i8 %buf_r_load_15, i4 %buf_r_addr_2" [../../tiny-AES-c-mod/aes.c:274->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 138 'store' 'store_ln274' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_30 : Operation 139 [1/1] (2.32ns)   --->   "%store_ln275 = store i8 %temp_4, i4 %buf_r_addr_3" [../../tiny-AES-c-mod/aes.c:275->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 139 'store' 'store_ln275' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 31 <SV = 30> <Delay = 2.32>
ST_31 : Operation 140 [1/1] (2.32ns)   --->   "%store_ln279 = store i8 %buf_r_load_17, i4 %buf_r_addr_4" [../../tiny-AES-c-mod/aes.c:279->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 140 'store' 'store_ln279' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_31 : Operation 141 [1/1] (2.32ns)   --->   "%store_ln280 = store i8 %temp_5, i4 %buf_r_addr_5" [../../tiny-AES-c-mod/aes.c:280->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 141 'store' 'store_ln280' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 32 <SV = 31> <Delay = 2.32>
ST_32 : Operation 142 [1/1] (2.32ns)   --->   "%store_ln283 = store i8 %buf_r_load_19, i4 %buf_r_addr_6" [../../tiny-AES-c-mod/aes.c:283->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 142 'store' 'store_ln283' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_32 : Operation 143 [1/1] (2.32ns)   --->   "%store_ln284 = store i8 %temp_6, i4 %buf_r_addr_7" [../../tiny-AES-c-mod/aes.c:284->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 143 'store' 'store_ln284' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 33 <SV = 32> <Delay = 2.32>
ST_33 : Operation 144 [1/1] (0.00ns)   --->   "%speclooptripcount_ln415 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [../../tiny-AES-c-mod/aes.c:415]   --->   Operation 144 'speclooptripcount' 'speclooptripcount_ln415' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 145 [1/1] (0.00ns)   --->   "%specloopname_ln424 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../../tiny-AES-c-mod/aes.c:424]   --->   Operation 145 'specloopname' 'specloopname_ln424' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 146 [1/1] (2.32ns)   --->   "%store_ln288 = store i8 %buf_r_load_21, i4 %buf_r_addr_8" [../../tiny-AES-c-mod/aes.c:288->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 146 'store' 'store_ln288' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_33 : Operation 147 [1/1] (2.32ns)   --->   "%store_ln289 = store i8 %buf_r_load_22, i4 %buf_r_addr_9" [../../tiny-AES-c-mod/aes.c:289->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 147 'store' 'store_ln289' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_33 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln428 = br void %for.inc" [../../tiny-AES-c-mod/aes.c:428]   --->   Operation 148 'br' 'br_ln428' <Predicate = true> <Delay = 0.00>

State 34 <SV = 16> <Delay = 0.00>
ST_34 : Operation 149 [2/2] (0.00ns)   --->   "%call_ln271 = call void @Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_24, i8 %buf_r, i1536 %RoundKey_val_read" [../../tiny-AES-c-mod/aes.c:271->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 149 'call' 'call_ln271' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 17> <Delay = 0.00>
ST_35 : Operation 150 [1/2] (0.00ns)   --->   "%call_ln271 = call void @Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_24, i8 %buf_r, i1536 %RoundKey_val_read" [../../tiny-AES-c-mod/aes.c:271->../../tiny-AES-c-mod/aes.c:427]   --->   Operation 150 'call' 'call_ln271' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 151 [1/1] (0.00ns)   --->   "%ret_ln436 = ret" [../../tiny-AES-c-mod/aes.c:436]   --->   Operation 151 'ret' 'ret_ln436' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ RoundKey_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sbox]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
round                   (alloca           ) [ 011111111111111111111111111111111100]
storemerge              (alloca           ) [ 001111111111111111111111111111111100]
storemerge1             (alloca           ) [ 001111111111111111111111111111111100]
RoundKey_val_read       (read             ) [ 001111111111111111111111111111111111]
store_ln415             (store            ) [ 000000000000000000000000000000000000]
call_ln271              (call             ) [ 000000000000000000000000000000000000]
call_ln0                (call             ) [ 000000000000000000000000000000000000]
buf_r_addr              (getelementptr    ) [ 000000111111111111111111111111111100]
buf_r_addr_1            (getelementptr    ) [ 000000111111111111111111111111111100]
buf_r_addr_2            (getelementptr    ) [ 000000011111111111111111111111111100]
buf_r_addr_3            (getelementptr    ) [ 000000011111111111111111111111111100]
temp                    (load             ) [ 000000011111100000000000000000000000]
buf_r_load              (load             ) [ 000000011111000000000000000000000000]
buf_r_addr_4            (getelementptr    ) [ 000000001111111111111111111111111100]
buf_r_addr_5            (getelementptr    ) [ 000000001111111111111111111111111100]
buf_r_load_1            (load             ) [ 000000001111000000000000000000000000]
buf_r_load_2            (load             ) [ 000000001111100000000000000000000000]
buf_r_addr_6            (getelementptr    ) [ 000000000111111111111111111111111100]
buf_r_addr_7            (getelementptr    ) [ 000000000111111111111111111111111100]
temp_1                  (load             ) [ 000000000111110000000000000000000000]
buf_r_load_4            (load             ) [ 000000000111110000000000000000000000]
buf_r_addr_8            (getelementptr    ) [ 000000000011111111111111111111111100]
buf_r_addr_9            (getelementptr    ) [ 000000000011111111111111111111111100]
temp_2                  (load             ) [ 000000000011111000000000000000000000]
buf_r_load_6            (load             ) [ 000000000011111000000000000000000000]
buf_r_addr_10           (getelementptr    ) [ 000000000001111111111111111111111100]
buf_r_addr_11           (getelementptr    ) [ 000000000001111111111111111111111100]
temp_3                  (load             ) [ 000000000000000000000000000000000000]
buf_r_load_8            (load             ) [ 000000000001111100000000000000000000]
store_ln287             (store            ) [ 000000000000000000000000000000000000]
store_ln272             (store            ) [ 000000000000000000000000000000000000]
store_ln273             (store            ) [ 000000000000000000000000000000000000]
buf_r_load_9            (load             ) [ 000000000000111100000000000000000000]
buf_r_load_10           (load             ) [ 000000000000000000000000000000000000]
store_ln290             (store            ) [ 000000000000000000000000000000000000]
store_ln274             (store            ) [ 000000000000000000000000000000000000]
store_ln275             (store            ) [ 000000000000000000000000000000000000]
store_ln279             (store            ) [ 000000000000000000000000000000000000]
store_ln280             (store            ) [ 000000000000000000000000000000000000]
store_ln283             (store            ) [ 000000000000000000000000000000000000]
store_ln284             (store            ) [ 000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 000000000000000000000000000000000000]
store_ln288             (store            ) [ 000000000000000000000000000000000000]
store_ln289             (store            ) [ 000000000000000000000000000000000000]
br_ln428                (br               ) [ 000000000000000000000000000000000000]
round_1                 (load             ) [ 000000000000000001111000000000000000]
storemerge_load         (load             ) [ 000000000000000000000000000000000000]
storemerge1_load        (load             ) [ 000000000000000000000000000000000000]
store_ln290             (store            ) [ 000000000000000000000000000000000000]
store_ln291             (store            ) [ 000000000000000000000000000000000000]
icmp_ln428              (icmp             ) [ 000000000000000011111111111111111100]
br_ln428                (br               ) [ 000000000000000000000000000000000000]
add_ln424               (add              ) [ 000000000000000000000000000000000000]
store_ln415             (store            ) [ 000000000000000000000000000000000000]
call_ln0                (call             ) [ 000000000000000000000000000000000000]
call_ln424              (call             ) [ 000000000000000000000000000000000000]
call_ln0                (call             ) [ 000000000000000000000000000000000000]
temp_4                  (load             ) [ 000000000000000000000000011111100000]
buf_r_load_13           (load             ) [ 000000000000000000000000011111000000]
buf_r_load_14           (load             ) [ 000000000000000000000000001111000000]
buf_r_load_15           (load             ) [ 000000000000000000000000001111100000]
temp_5                  (load             ) [ 000000000000000000000000000111110000]
buf_r_load_17           (load             ) [ 000000000000000000000000000111110000]
temp_6                  (load             ) [ 000000000000000000000000000011111000]
buf_r_load_19           (load             ) [ 000000000000000000000000000011111000]
temp_7                  (load             ) [ 000000000000000000000000000000000000]
buf_r_load_21           (load             ) [ 000000000000000000000000000001111100]
store_ln287             (store            ) [ 000000000000000000000000000000000000]
store_ln272             (store            ) [ 000000000000000000000000000000000000]
store_ln273             (store            ) [ 000000000000000000000000000000000000]
buf_r_load_22           (load             ) [ 000000000000000000000000000000111100]
buf_r_load_23           (load             ) [ 000000000000000000000000000000000000]
store_ln290             (store            ) [ 000000000000000000000000000000000000]
store_ln274             (store            ) [ 000000000000000000000000000000000000]
store_ln275             (store            ) [ 000000000000000000000000000000000000]
store_ln279             (store            ) [ 000000000000000000000000000000000000]
store_ln280             (store            ) [ 000000000000000000000000000000000000]
store_ln283             (store            ) [ 000000000000000000000000000000000000]
store_ln284             (store            ) [ 000000000000000000000000000000000000]
speclooptripcount_ln415 (speclooptripcount) [ 000000000000000000000000000000000000]
specloopname_ln424      (specloopname     ) [ 000000000000000000000000000000000000]
store_ln288             (store            ) [ 000000000000000000000000000000000000]
store_ln289             (store            ) [ 000000000000000000000000000000000000]
br_ln428                (br               ) [ 000000000000000000000000000000000000]
call_ln271              (call             ) [ 000000000000000000000000000000000000]
ret_ln436               (ret              ) [ 000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="RoundKey_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RoundKey_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sbox">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1536"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Cipher_Pipeline_VITIS_LOOP_304_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_23"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_24"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="round_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="round/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="storemerge_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="storemerge/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="storemerge1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="storemerge1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="RoundKey_val_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1536" slack="0"/>
<pin id="82" dir="0" index="1" bw="1536" slack="0"/>
<pin id="83" dir="1" index="2" bw="1536" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="RoundKey_val_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="buf_r_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="1" slack="0"/>
<pin id="90" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_r_addr/5 "/>
</bind>
</comp>

<comp id="94" class="1004" name="buf_r_addr_1_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="4" slack="0"/>
<pin id="98" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_r_addr_1/5 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="0" index="2" bw="0" slack="0"/>
<pin id="107" dir="0" index="4" bw="4" slack="0"/>
<pin id="108" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="109" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="8" slack="0"/>
<pin id="110" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="temp/5 buf_r_load/5 buf_r_load_1/6 buf_r_load_2/6 temp_1/7 buf_r_load_4/7 temp_2/8 buf_r_load_6/8 temp_3/9 buf_r_load_8/9 buf_r_load_9/10 buf_r_load_10/10 store_ln272/11 store_ln273/11 store_ln274/12 store_ln275/12 store_ln279/13 store_ln280/13 store_ln283/14 store_ln284/14 store_ln288/15 store_ln289/15 store_ln290/16 store_ln291/16 temp_4/23 buf_r_load_13/23 buf_r_load_14/24 buf_r_load_15/24 temp_5/25 buf_r_load_17/25 temp_6/26 buf_r_load_19/26 temp_7/27 buf_r_load_21/27 buf_r_load_22/28 buf_r_load_23/28 store_ln272/29 store_ln273/29 store_ln274/30 store_ln275/30 store_ln279/31 store_ln280/31 store_ln283/32 store_ln284/32 store_ln288/33 store_ln289/33 "/>
</bind>
</comp>

<comp id="113" class="1004" name="buf_r_addr_2_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="5" slack="0"/>
<pin id="117" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_r_addr_2/6 "/>
</bind>
</comp>

<comp id="121" class="1004" name="buf_r_addr_3_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="5" slack="0"/>
<pin id="125" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_r_addr_3/6 "/>
</bind>
</comp>

<comp id="131" class="1004" name="buf_r_addr_4_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="3" slack="0"/>
<pin id="135" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_r_addr_4/7 "/>
</bind>
</comp>

<comp id="139" class="1004" name="buf_r_addr_5_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="5" slack="0"/>
<pin id="143" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_r_addr_5/7 "/>
</bind>
</comp>

<comp id="149" class="1004" name="buf_r_addr_6_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="4" slack="0"/>
<pin id="153" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_r_addr_6/8 "/>
</bind>
</comp>

<comp id="157" class="1004" name="buf_r_addr_7_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="5" slack="0"/>
<pin id="161" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_r_addr_7/8 "/>
</bind>
</comp>

<comp id="167" class="1004" name="buf_r_addr_8_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="3" slack="0"/>
<pin id="171" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_r_addr_8/9 "/>
</bind>
</comp>

<comp id="175" class="1004" name="buf_r_addr_9_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="8" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="5" slack="0"/>
<pin id="179" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_r_addr_9/9 "/>
</bind>
</comp>

<comp id="185" class="1004" name="buf_r_addr_10_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="5" slack="0"/>
<pin id="189" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_r_addr_10/10 "/>
</bind>
</comp>

<comp id="193" class="1004" name="buf_r_addr_11_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="4" slack="0"/>
<pin id="197" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_r_addr_11/10 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="0" slack="0"/>
<pin id="205" dir="0" index="1" bw="8" slack="0"/>
<pin id="206" dir="0" index="2" bw="1536" slack="0"/>
<pin id="207" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln271/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="0" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="0"/>
<pin id="214" dir="0" index="2" bw="8" slack="0"/>
<pin id="215" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_Cipher_Pipeline_VITIS_LOOP_304_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="0" slack="0"/>
<pin id="221" dir="0" index="1" bw="8" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/17 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="0" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="0"/>
<pin id="228" dir="0" index="2" bw="4" slack="3"/>
<pin id="229" dir="0" index="3" bw="1536" slack="18"/>
<pin id="230" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln424/19 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_23_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="0" slack="0"/>
<pin id="235" dir="0" index="1" bw="8" slack="0"/>
<pin id="236" dir="0" index="2" bw="8" slack="0"/>
<pin id="237" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/21 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_24_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="0" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="0"/>
<pin id="244" dir="0" index="2" bw="1536" slack="16"/>
<pin id="245" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln271/34 "/>
</bind>
</comp>

<comp id="248" class="1005" name="reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="6"/>
<pin id="250" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="temp temp_4 "/>
</bind>
</comp>

<comp id="253" class="1005" name="reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="4"/>
<pin id="255" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="buf_r_load buf_r_load_9 buf_r_load_13 buf_r_load_22 "/>
</bind>
</comp>

<comp id="260" class="1005" name="reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="4"/>
<pin id="262" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="buf_r_load_1 buf_r_load_14 "/>
</bind>
</comp>

<comp id="265" class="1005" name="reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="5"/>
<pin id="267" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="buf_r_load_2 buf_r_load_15 "/>
</bind>
</comp>

<comp id="270" class="1005" name="reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="5"/>
<pin id="272" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="temp_1 temp_5 "/>
</bind>
</comp>

<comp id="275" class="1005" name="reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="5"/>
<pin id="277" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="buf_r_load_4 buf_r_load_17 "/>
</bind>
</comp>

<comp id="280" class="1005" name="reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="5"/>
<pin id="282" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="temp_2 temp_6 "/>
</bind>
</comp>

<comp id="285" class="1005" name="reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="5"/>
<pin id="287" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="buf_r_load_6 buf_r_load_19 "/>
</bind>
</comp>

<comp id="290" class="1005" name="reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="5"/>
<pin id="292" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="buf_r_load_8 buf_r_load_21 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln415_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="4" slack="0"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln415/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln287_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="9"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln287/10 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln290_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="0" index="1" bw="8" slack="10"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln290/11 "/>
</bind>
</comp>

<comp id="310" class="1004" name="round_1_load_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="15"/>
<pin id="312" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="round_1/16 "/>
</bind>
</comp>

<comp id="313" class="1004" name="storemerge_load_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="15"/>
<pin id="315" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="storemerge_load/16 "/>
</bind>
</comp>

<comp id="317" class="1004" name="storemerge1_load_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="15"/>
<pin id="319" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="storemerge1_load/16 "/>
</bind>
</comp>

<comp id="321" class="1004" name="icmp_ln428_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="0"/>
<pin id="323" dir="0" index="1" bw="4" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln428/16 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln424_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln424/16 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln415_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="0"/>
<pin id="335" dir="0" index="1" bw="4" slack="15"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln415/16 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln287_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="8" slack="27"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln287/28 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln290_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="8" slack="28"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln290/29 "/>
</bind>
</comp>

<comp id="348" class="1005" name="round_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="0"/>
<pin id="350" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="round "/>
</bind>
</comp>

<comp id="355" class="1005" name="storemerge_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="9"/>
<pin id="357" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="storemerge "/>
</bind>
</comp>

<comp id="362" class="1005" name="storemerge1_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="10"/>
<pin id="364" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="storemerge1 "/>
</bind>
</comp>

<comp id="369" class="1005" name="RoundKey_val_read_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1536" slack="1"/>
<pin id="371" dir="1" index="1" bw="1536" slack="1"/>
</pin_list>
<bind>
<opset="RoundKey_val_read "/>
</bind>
</comp>

<comp id="376" class="1005" name="buf_r_addr_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="1"/>
<pin id="378" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_r_addr "/>
</bind>
</comp>

<comp id="381" class="1005" name="buf_r_addr_1_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="4" slack="1"/>
<pin id="383" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_r_addr_1 "/>
</bind>
</comp>

<comp id="386" class="1005" name="buf_r_addr_2_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="1"/>
<pin id="388" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_r_addr_2 "/>
</bind>
</comp>

<comp id="391" class="1005" name="buf_r_addr_3_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="1"/>
<pin id="393" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_r_addr_3 "/>
</bind>
</comp>

<comp id="396" class="1005" name="buf_r_addr_4_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="1"/>
<pin id="398" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_r_addr_4 "/>
</bind>
</comp>

<comp id="401" class="1005" name="buf_r_addr_5_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="1"/>
<pin id="403" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_r_addr_5 "/>
</bind>
</comp>

<comp id="406" class="1005" name="buf_r_addr_6_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="1"/>
<pin id="408" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_r_addr_6 "/>
</bind>
</comp>

<comp id="411" class="1005" name="buf_r_addr_7_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="1"/>
<pin id="413" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_r_addr_7 "/>
</bind>
</comp>

<comp id="416" class="1005" name="buf_r_addr_8_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="4" slack="1"/>
<pin id="418" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_r_addr_8 "/>
</bind>
</comp>

<comp id="421" class="1005" name="buf_r_addr_9_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="4" slack="1"/>
<pin id="423" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_r_addr_9 "/>
</bind>
</comp>

<comp id="426" class="1005" name="buf_r_addr_10_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="1"/>
<pin id="428" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_r_addr_10 "/>
</bind>
</comp>

<comp id="431" class="1005" name="buf_r_addr_11_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="4" slack="1"/>
<pin id="433" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_r_addr_11 "/>
</bind>
</comp>

<comp id="436" class="1005" name="round_1_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="4" slack="3"/>
<pin id="438" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="round_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="111"><net_src comp="86" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="112"><net_src comp="94" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="129"><net_src comp="113" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="130"><net_src comp="121" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="144"><net_src comp="0" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="147"><net_src comp="131" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="148"><net_src comp="139" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="154"><net_src comp="0" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="30" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="162"><net_src comp="0" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="32" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="165"><net_src comp="149" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="166"><net_src comp="157" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="172"><net_src comp="0" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="34" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="180"><net_src comp="0" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="36" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="183"><net_src comp="167" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="184"><net_src comp="175" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="190"><net_src comp="0" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="38" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="198"><net_src comp="0" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="201"><net_src comp="185" pin="3"/><net_sink comp="102" pin=2"/></net>

<net id="202"><net_src comp="193" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="208"><net_src comp="10" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="0" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="80" pin="2"/><net_sink comp="203" pin=2"/></net>

<net id="216"><net_src comp="14" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="0" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="4" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="223"><net_src comp="54" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="0" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="56" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="0" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="238"><net_src comp="58" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="0" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="4" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="246"><net_src comp="66" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="0" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="102" pin="7"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="256"><net_src comp="102" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="102" pin=4"/></net>

<net id="258"><net_src comp="102" pin="7"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="253" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="263"><net_src comp="102" pin="7"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="268"><net_src comp="102" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="102" pin=4"/></net>

<net id="273"><net_src comp="102" pin="7"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="278"><net_src comp="102" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="102" pin=4"/></net>

<net id="283"><net_src comp="102" pin="7"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="288"><net_src comp="102" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="102" pin=4"/></net>

<net id="293"><net_src comp="102" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="102" pin=4"/></net>

<net id="299"><net_src comp="12" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="102" pin="7"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="102" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="316"><net_src comp="313" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="320"><net_src comp="317" pin="1"/><net_sink comp="102" pin=4"/></net>

<net id="325"><net_src comp="310" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="52" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="310" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="12" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="102" pin="7"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="102" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="68" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="354"><net_src comp="348" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="358"><net_src comp="72" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="361"><net_src comp="355" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="365"><net_src comp="76" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="368"><net_src comp="362" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="372"><net_src comp="80" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="225" pin=3"/></net>

<net id="375"><net_src comp="369" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="379"><net_src comp="86" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="384"><net_src comp="94" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="389"><net_src comp="113" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="394"><net_src comp="121" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="399"><net_src comp="131" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="404"><net_src comp="139" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="409"><net_src comp="149" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="414"><net_src comp="157" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="419"><net_src comp="167" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="424"><net_src comp="175" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="429"><net_src comp="185" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="434"><net_src comp="193" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="439"><net_src comp="310" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="225" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_r | {1 2 3 4 11 12 13 14 15 16 17 18 19 20 21 22 29 30 31 32 33 34 35 }
 - Input state : 
	Port: Cipher : buf_r | {1 2 3 4 5 6 7 8 9 10 11 17 18 19 20 21 22 23 24 25 26 27 28 29 34 35 }
	Port: Cipher : RoundKey_val | {1 }
	Port: Cipher : sbox | {3 4 21 22 }
  - Chain level:
	State 1
		store_ln415 : 1
	State 2
	State 3
	State 4
	State 5
		temp : 1
		buf_r_load : 1
	State 6
		buf_r_load_1 : 1
		buf_r_load_2 : 1
	State 7
		temp_1 : 1
		buf_r_load_4 : 1
	State 8
		temp_2 : 1
		buf_r_load_6 : 1
	State 9
		temp_3 : 1
		buf_r_load_8 : 1
	State 10
		buf_r_load_9 : 1
		buf_r_load_10 : 1
		store_ln287 : 1
	State 11
		store_ln290 : 1
	State 12
	State 13
	State 14
	State 15
	State 16
		store_ln290 : 1
		store_ln291 : 1
		icmp_ln428 : 1
		br_ln428 : 2
		add_ln424 : 1
		store_ln415 : 2
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		store_ln287 : 1
	State 29
		store_ln290 : 1
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------|---------|---------|---------|
| Operation|                        Functional Unit                        |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|          |  grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2_fu_203 |  1.588  |   1567  |   2266  |
|          |  grp_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2_fu_211 |  3.176  |    24   |    96   |
|   call   |          grp_Cipher_Pipeline_VITIS_LOOP_304_1_fu_219          |  6.8292 |    53   |   240   |
|          | grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22_fu_225 |  1.588  |   1571  |   2266  |
|          | grp_Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_23_fu_233 |  3.176  |    24   |    96   |
|          | grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_24_fu_241 |  1.588  |   1567  |   2266  |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   icmp   |                       icmp_ln428_fu_321                       |    0    |    0    |    13   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|    add   |                        add_ln424_fu_327                       |    0    |    0    |    13   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   read   |                  RoundKey_val_read_read_fu_80                 |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                               | 17.9452 |   4806  |   7256  |
|----------|---------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|RoundKey_val_read_reg_369|  1536  |
|  buf_r_addr_10_reg_426  |    4   |
|  buf_r_addr_11_reg_431  |    4   |
|   buf_r_addr_1_reg_381  |    4   |
|   buf_r_addr_2_reg_386  |    4   |
|   buf_r_addr_3_reg_391  |    4   |
|   buf_r_addr_4_reg_396  |    4   |
|   buf_r_addr_5_reg_401  |    4   |
|   buf_r_addr_6_reg_406  |    4   |
|   buf_r_addr_7_reg_411  |    4   |
|   buf_r_addr_8_reg_416  |    4   |
|   buf_r_addr_9_reg_421  |    4   |
|    buf_r_addr_reg_376   |    4   |
|         reg_248         |    8   |
|         reg_253         |    8   |
|         reg_260         |    8   |
|         reg_265         |    8   |
|         reg_270         |    8   |
|         reg_275         |    8   |
|         reg_280         |    8   |
|         reg_285         |    8   |
|         reg_290         |    8   |
|     round_1_reg_436     |    4   |
|      round_reg_348      |    4   |
|   storemerge1_reg_362   |    8   |
|    storemerge_reg_355   |    8   |
+-------------------------+--------+
|          Total          |  1680  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                             Comp                             |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|--------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                       grp_access_fu_102                      |  p0  |  12  |   4  |   48   ||    0    ||    65   |
|                       grp_access_fu_102                      |  p1  |   6  |   8  |   48   ||    0    ||    31   |
|                       grp_access_fu_102                      |  p2  |  12  |   0  |    0   ||    0    ||    65   |
|                       grp_access_fu_102                      |  p4  |   6  |   4  |   24   ||    0    ||    31   |
| grp_Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2_fu_203 |  p2  |   2  | 1536 |  3072  ||    0    ||    9    |
|                            reg_253                           |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|--------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                             Total                            |      |      |      |  3208  || 12.8684 ||    0    ||   210   |
|--------------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   17   |  4806  |  7256  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    0   |   210  |
|  Register |    -   |  1680  |    -   |
+-----------+--------+--------+--------+
|   Total   |   30   |  6486  |  7466  |
+-----------+--------+--------+--------+
