#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Jan 19 11:57:25 2025
# Process ID         : 511090
# Current directory  : /home/yousef/Desktop/UCF/Classes/Spring25/EEE3342C/Labs/experiment-3/part-1/part-1.runs/synth_1
# Command line       : vivado -log part_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source part_1.tcl
# Log file           : /home/yousef/Desktop/UCF/Classes/Spring25/EEE3342C/Labs/experiment-3/part-1/part-1.runs/synth_1/part_1.vds
# Journal file       : /home/yousef/Desktop/UCF/Classes/Spring25/EEE3342C/Labs/experiment-3/part-1/part-1.runs/synth_1/vivado.jou
# Running On         : quil
# Platform           : Arch
# Operating System   : Arch Linux
# Processor Detail   : AMD Ryzen 9 6900HS with Radeon Graphics
# CPU Frequency      : 3365.383 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 41241 MB
# Swap memory        : 52613 MB
# Total Virtual      : 93855 MB
# Available Virtual  : 77665 MB
#-----------------------------------------------------------
source part_1.tcl -notrace
Command: synth_design -top part_1 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 511134
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2083.461 ; gain = 428.738 ; free physical = 17059 ; free virtual = 72892
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'part_1' [/home/yousef/Desktop/UCF/Classes/Spring25/EEE3342C/Labs/experiment-3/part-1/part-1.srcs/sources_1/new/part-1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'part_1' (0#1) [/home/yousef/Desktop/UCF/Classes/Spring25/EEE3342C/Labs/experiment-3/part-1/part-1.srcs/sources_1/new/part-1.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2152.430 ; gain = 497.707 ; free physical = 16984 ; free virtual = 72818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2170.242 ; gain = 515.520 ; free physical = 16977 ; free virtual = 72810
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2170.242 ; gain = 515.520 ; free physical = 16977 ; free virtual = 72810
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2170.242 ; gain = 0.000 ; free physical = 16977 ; free virtual = 72810
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yousef/Desktop/UCF/Classes/Spring25/EEE3342C/Labs/experiment-3/part-1/part-1.srcs/constrs_1/new/part-1-const.xdc]
Finished Parsing XDC File [/home/yousef/Desktop/UCF/Classes/Spring25/EEE3342C/Labs/experiment-3/part-1/part-1.srcs/constrs_1/new/part-1-const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/yousef/Desktop/UCF/Classes/Spring25/EEE3342C/Labs/experiment-3/part-1/part-1.srcs/constrs_1/new/part-1-const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/part_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/part_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2249.117 ; gain = 0.000 ; free physical = 16951 ; free virtual = 72785
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2249.117 ; gain = 0.000 ; free physical = 16951 ; free virtual = 72785
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2249.117 ; gain = 594.395 ; free physical = 16970 ; free virtual = 72795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2257.121 ; gain = 602.398 ; free physical = 16970 ; free virtual = 72795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2257.121 ; gain = 602.398 ; free physical = 16970 ; free virtual = 72795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2257.121 ; gain = 602.398 ; free physical = 16970 ; free virtual = 72797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2257.121 ; gain = 602.398 ; free physical = 16983 ; free virtual = 72813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2344.121 ; gain = 689.398 ; free physical = 16888 ; free virtual = 72719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2344.121 ; gain = 689.398 ; free physical = 16889 ; free virtual = 72719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2354.137 ; gain = 699.414 ; free physical = 16880 ; free virtual = 72711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2515.949 ; gain = 861.227 ; free physical = 16732 ; free virtual = 72563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2515.949 ; gain = 861.227 ; free physical = 16732 ; free virtual = 72563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2515.949 ; gain = 861.227 ; free physical = 16732 ; free virtual = 72563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2515.949 ; gain = 861.227 ; free physical = 16732 ; free virtual = 72563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2515.949 ; gain = 861.227 ; free physical = 16732 ; free virtual = 72563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2515.949 ; gain = 861.227 ; free physical = 16732 ; free virtual = 72563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |IBUF |     2|
|3     |OBUF |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2515.949 ; gain = 861.227 ; free physical = 16732 ; free virtual = 72563
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2515.949 ; gain = 782.352 ; free physical = 16724 ; free virtual = 72555
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2515.957 ; gain = 861.227 ; free physical = 16724 ; free virtual = 72555
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2515.957 ; gain = 0.000 ; free physical = 16724 ; free virtual = 72555
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2515.957 ; gain = 0.000 ; free physical = 16883 ; free virtual = 72714
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d3a244ac
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2515.957 ; gain = 1032.492 ; free physical = 16883 ; free virtual = 72714
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1737.239; main = 1737.239; forked = 269.187
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3166.750; main = 2515.953; forked = 909.625
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2539.961 ; gain = 0.000 ; free physical = 16883 ; free virtual = 72713
INFO: [Common 17-1381] The checkpoint '/home/yousef/Desktop/UCF/Classes/Spring25/EEE3342C/Labs/experiment-3/part-1/part-1.runs/synth_1/part_1.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file part_1_utilization_synth.rpt -pb part_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 19 11:57:50 2025...
