# Design of Two Stage Miller Compensated CMOS  Opamp with Nulling Resistor

> [!Note|style:callout|label:Infor]
Initially published at 19:02 on 2025-06-15 in Beijing.

## Infor 

- Paper: [Design of Two Stage Miller Compensated CMOS  Opamp with Nulling Resistor](https://ieeexplore.ieee.org/document/10527553/), PDF [here](https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10527553)
- DOI: [10.1109/INCOS59338.2024.10527553](https://doi.org/10.1109/INCOS59338.2024.10527553)
- Author:  [P Vimala at al.](https://ieeexplore.ieee.org/author/38548489500)
- Date of Conference: 14-16 March 2024
- Published in: [2024 Third International Conference on Intelligent Techniques in Control, Optimization and Signal Processing (INCOS)](https://ieeexplore.ieee.org/xpl/conhome/10527409/proceeding)

>**Full Citation:**
P. Vimala, C. G. Gokhale, R. D. Rao and A. V. S, "Design of Two Stage Miller Compensated CMOS Opamp with Nulling Resistor in 90nm Technology," 2024 Third International Conference on Intelligent Techniques in Control, Optimization and Signal Processing (INCOS), Krishnankoil, Virudhunagar district, Tamil Nadu, India, 2024, pp. 1-6, doi: 10.1109/INCOS59338.2024.10527553.

## Abstract





<details>
<summary>Abstract</summary>


</details>
<div>





<details>
<summary>AI 全文总结 (Kimi, 2025.xx.xx)</summary>


</details>
</div>



``` txt
Abstract: 


```

``` txt
AI 全文总结 (): 


```








## Contents of Article

### section 1

### section 2

## Summary
