// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

// DATE "10/11/2025 23:29:08"

// 
// Device: Altera 5CGXFC7D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MANTISSA_top (
	i_clk,
	i_rst_n,
	i_sign_A,
	i_mantissa_A,
	i_sign_B,
	i_mantissa_B,
	i_alu_op,
	i_diff_signal,
	i_diff_value,
	o_sign_result,
	o_mantissa,
	o_overflow);
input 	i_clk;
input 	i_rst_n;
input 	i_sign_A;
input 	[27:0] i_mantissa_A;
input 	i_sign_B;
input 	[27:0] i_mantissa_B;
input 	[0:0] i_alu_op;
input 	i_diff_signal;
input 	[7:0] i_diff_value;
output 	o_sign_result;
output 	[27:0] o_mantissa;
output 	o_overflow;

// Design Ports Information
// i_alu_op[0]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_diff_value[0]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_diff_value[1]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_diff_value[2]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_diff_value[3]	=>  Location: PIN_AJ30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_diff_value[4]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_diff_value[5]	=>  Location: PIN_L11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_diff_value[6]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_diff_value[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_sign_result	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_mantissa[0]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_mantissa[1]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_mantissa[2]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_mantissa[3]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_mantissa[4]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_mantissa[5]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_mantissa[6]	=>  Location: PIN_AJ15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_mantissa[7]	=>  Location: PIN_AK15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_mantissa[8]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_mantissa[9]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_mantissa[10]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_mantissa[11]	=>  Location: PIN_AJ3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_mantissa[12]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_mantissa[13]	=>  Location: PIN_AK10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_mantissa[14]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_mantissa[15]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_mantissa[16]	=>  Location: PIN_AK17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_mantissa[17]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_mantissa[18]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_mantissa[19]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_mantissa[20]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_mantissa[21]	=>  Location: PIN_AG9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_mantissa[22]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_mantissa[23]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_mantissa[24]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_mantissa[25]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_mantissa[26]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_mantissa[27]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_overflow	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_clk	=>  Location: PIN_T24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_rst_n	=>  Location: PIN_AJ8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_sign_B	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_diff_signal	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_sign_A	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_B[0]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_A[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_B[1]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_A[1]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_B[2]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_A[2]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_B[3]	=>  Location: PIN_AK5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_A[3]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_B[4]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_A[4]	=>  Location: PIN_AD13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_B[5]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_A[5]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_B[6]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_A[6]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_B[7]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_A[7]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_B[8]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_A[8]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_B[9]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_A[9]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_B[10]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_A[10]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_B[11]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_A[11]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_B[12]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_A[12]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_B[13]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_A[13]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_B[14]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_A[14]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_B[15]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_A[15]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_B[16]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_A[16]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_B[17]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_A[17]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_B[18]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_A[18]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_B[19]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_A[19]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_B[20]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_A[20]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_B[21]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_A[21]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_B[22]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_A[22]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_B[23]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_A[23]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_B[24]	=>  Location: PIN_AJ18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_A[24]	=>  Location: PIN_AG14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_B[25]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_A[25]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_B[26]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_A[26]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_B[27]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_mantissa_A[27]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \i_alu_op[0]~input_o ;
wire \i_diff_value[0]~input_o ;
wire \i_diff_value[1]~input_o ;
wire \i_diff_value[2]~input_o ;
wire \i_diff_value[3]~input_o ;
wire \i_diff_value[4]~input_o ;
wire \i_diff_value[5]~input_o ;
wire \i_diff_value[6]~input_o ;
wire \i_diff_value[7]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \i_clk~input_o ;
wire \i_clk~inputCLKENA0_outclk ;
wire \i_sign_A~input_o ;
wire \i_rst_n~input_o ;
wire \r_sign_A~q ;
wire \i_sign_B~input_o ;
wire \r_sign_B~q ;
wire \i_diff_signal~input_o ;
wire \r_diff_signal~q ;
wire \u_MANTISSA_unit|w_mantiss_greater_0[28]~0_combout ;
wire \o_sign_result~reg0_q ;
wire \i_mantissa_A[0]~input_o ;
wire \i_mantissa_B[0]~input_o ;
wire \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|sum[0]~0_combout ;
wire \o_mantissa[0]~reg0_q ;
wire \i_mantissa_A[1]~input_o ;
wire \i_mantissa_B[1]~input_o ;
wire \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|sum[1]~1_combout ;
wire \o_mantissa[1]~reg0_q ;
wire \i_mantissa_B[2]~input_o ;
wire \i_mantissa_A[2]~input_o ;
wire \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~0_combout ;
wire \o_mantissa[2]~reg0_q ;
wire \i_mantissa_A[3]~input_o ;
wire \i_mantissa_B[3]~input_o ;
wire \o_mantissa[3]~reg0_q ;
wire \i_mantissa_A[4]~input_o ;
wire \i_mantissa_B[4]~input_o ;
wire \u_MANTISSA_unit|w_mantiss_greater_0[4]~1_combout ;
wire \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c[1]~1_combout ;
wire \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c[1]~0_combout ;
wire \o_mantissa[4]~reg0_q ;
wire \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c~0_combout ;
wire \i_mantissa_B[5]~input_o ;
wire \i_mantissa_A[5]~input_o ;
wire \u_MANTISSA_unit|w_mantiss_greater_0[5]~2_combout ;
wire \o_mantissa[5]~reg0_q ;
wire \i_mantissa_B[6]~input_o ;
wire \i_mantissa_A[6]~input_o ;
wire \u_MANTISSA_unit|w_mantiss_greater_0[6]~3_combout ;
wire \o_mantissa[6]~reg0_q ;
wire \i_mantissa_A[7]~input_o ;
wire \i_mantissa_B[7]~input_o ;
wire \u_MANTISSA_unit|w_mantiss_greater_0[7]~4_combout ;
wire \o_mantissa[7]~reg0_q ;
wire \i_mantissa_A[8]~input_o ;
wire \i_mantissa_B[8]~input_o ;
wire \u_MANTISSA_unit|w_mantiss_greater_0[8]~5_combout ;
wire \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~2_combout ;
wire \o_mantissa[8]~reg0_q ;
wire \i_mantissa_A[9]~input_o ;
wire \i_mantissa_B[9]~input_o ;
wire \u_MANTISSA_unit|w_mantiss_greater_0[9]~6_combout ;
wire \o_mantissa[9]~reg0_q ;
wire \i_mantissa_A[10]~input_o ;
wire \i_mantissa_B[10]~input_o ;
wire \u_MANTISSA_unit|w_mantiss_greater_0[10]~7_combout ;
wire \o_mantissa[10]~reg0_q ;
wire \i_mantissa_B[11]~input_o ;
wire \i_mantissa_A[11]~input_o ;
wire \u_MANTISSA_unit|w_mantiss_greater_0[11]~8_combout ;
wire \o_mantissa[11]~reg0_q ;
wire \i_mantissa_B[12]~input_o ;
wire \r_mantissa_B[12]~feeder_combout ;
wire \i_mantissa_A[12]~input_o ;
wire \u_MANTISSA_unit|w_mantiss_greater_0[12]~9_combout ;
wire \o_mantissa[12]~reg0_q ;
wire \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c~0_combout ;
wire \i_mantissa_B[13]~input_o ;
wire \i_mantissa_A[13]~input_o ;
wire \u_MANTISSA_unit|w_mantiss_greater_0[13]~10_combout ;
wire \o_mantissa[13]~reg0_q ;
wire \i_mantissa_A[14]~input_o ;
wire \i_mantissa_B[14]~input_o ;
wire \r_mantissa_B[14]~feeder_combout ;
wire \u_MANTISSA_unit|w_mantiss_greater_0[14]~11_combout ;
wire \o_mantissa[14]~reg0_q ;
wire \i_mantissa_A[15]~input_o ;
wire \i_mantissa_B[15]~input_o ;
wire \u_MANTISSA_unit|w_mantiss_greater_0[15]~12_combout ;
wire \o_mantissa[15]~reg0_q ;
wire \i_mantissa_A[16]~input_o ;
wire \i_mantissa_B[16]~input_o ;
wire \u_MANTISSA_unit|w_mantiss_greater_0[16]~13_combout ;
wire \o_mantissa[16]~reg0_q ;
wire \i_mantissa_B[17]~input_o ;
wire \i_mantissa_A[17]~input_o ;
wire \u_MANTISSA_unit|w_mantiss_greater_0[17]~14_combout ;
wire \o_mantissa[17]~reg0_q ;
wire \i_mantissa_A[18]~input_o ;
wire \i_mantissa_B[18]~input_o ;
wire \u_MANTISSA_unit|w_mantiss_greater_0[18]~15_combout ;
wire \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~3_combout ;
wire \o_mantissa[18]~reg0_q ;
wire \i_mantissa_B[19]~input_o ;
wire \i_mantissa_A[19]~input_o ;
wire \u_MANTISSA_unit|w_mantiss_greater_0[19]~16_combout ;
wire \o_mantissa[19]~reg0_q ;
wire \i_mantissa_B[20]~input_o ;
wire \r_mantissa_B[20]~feeder_combout ;
wire \i_mantissa_A[20]~input_o ;
wire \r_mantissa_A[20]~feeder_combout ;
wire \u_MANTISSA_unit|w_mantiss_greater_0[20]~17_combout ;
wire \o_mantissa[20]~reg0_q ;
wire \i_mantissa_A[21]~input_o ;
wire \i_mantissa_B[21]~input_o ;
wire \u_MANTISSA_unit|w_mantiss_greater_0[21]~18_combout ;
wire \o_mantissa[21]~reg0_q ;
wire \i_mantissa_A[22]~input_o ;
wire \r_mantissa_A[22]~feeder_combout ;
wire \i_mantissa_B[22]~input_o ;
wire \r_mantissa_B[22]~feeder_combout ;
wire \u_MANTISSA_unit|w_mantiss_greater_0[22]~19_combout ;
wire \o_mantissa[22]~reg0_q ;
wire \i_mantissa_B[23]~input_o ;
wire \r_mantissa_B[23]~feeder_combout ;
wire \i_mantissa_A[23]~input_o ;
wire \u_MANTISSA_unit|w_mantiss_greater_0[23]~20_combout ;
wire \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~4_combout ;
wire \o_mantissa[23]~reg0_q ;
wire \i_mantissa_A[24]~input_o ;
wire \r_mantissa_A[24]~feeder_combout ;
wire \i_mantissa_B[24]~input_o ;
wire \r_mantissa_B[24]~feeder_combout ;
wire \u_MANTISSA_unit|w_mantiss_greater_0[24]~21_combout ;
wire \o_mantissa[24]~reg0_q ;
wire \i_mantissa_A[25]~input_o ;
wire \i_mantissa_B[25]~input_o ;
wire \r_mantissa_B[25]~feeder_combout ;
wire \u_MANTISSA_unit|w_mantiss_greater_0[25]~22_combout ;
wire \o_mantissa[25]~reg0_q ;
wire \i_mantissa_B[26]~input_o ;
wire \r_mantissa_B[26]~feeder_combout ;
wire \i_mantissa_A[26]~input_o ;
wire \u_MANTISSA_unit|w_mantiss_greater_0[26]~23_combout ;
wire \o_mantissa[26]~reg0_q ;
wire \i_mantissa_B[27]~input_o ;
wire \i_mantissa_A[27]~input_o ;
wire \u_MANTISSA_unit|w_mantiss_greater_0[27]~24_combout ;
wire \o_mantissa[27]~reg0_q ;
wire \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~5_combout ;
wire \o_overflow~reg0_q ;
wire [3:0] \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum ;
wire [27:0] r_mantissa_A;
wire [3:0] \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|sum ;
wire [27:0] r_mantissa_B;
wire [3:0] \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum ;
wire [3:0] \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum ;
wire [3:0] \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum ;
wire [3:0] \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum ;
wire [3:0] \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum ;


// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \o_sign_result~output (
	.i(\o_sign_result~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sign_result),
	.obar());
// synopsys translate_off
defparam \o_sign_result~output .bus_hold = "false";
defparam \o_sign_result~output .open_drain_output = "false";
defparam \o_sign_result~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \o_mantissa[0]~output (
	.i(\o_mantissa[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_mantissa[0]),
	.obar());
// synopsys translate_off
defparam \o_mantissa[0]~output .bus_hold = "false";
defparam \o_mantissa[0]~output .open_drain_output = "false";
defparam \o_mantissa[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \o_mantissa[1]~output (
	.i(\o_mantissa[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_mantissa[1]),
	.obar());
// synopsys translate_off
defparam \o_mantissa[1]~output .bus_hold = "false";
defparam \o_mantissa[1]~output .open_drain_output = "false";
defparam \o_mantissa[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \o_mantissa[2]~output (
	.i(\o_mantissa[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_mantissa[2]),
	.obar());
// synopsys translate_off
defparam \o_mantissa[2]~output .bus_hold = "false";
defparam \o_mantissa[2]~output .open_drain_output = "false";
defparam \o_mantissa[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \o_mantissa[3]~output (
	.i(\o_mantissa[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_mantissa[3]),
	.obar());
// synopsys translate_off
defparam \o_mantissa[3]~output .bus_hold = "false";
defparam \o_mantissa[3]~output .open_drain_output = "false";
defparam \o_mantissa[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \o_mantissa[4]~output (
	.i(\o_mantissa[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_mantissa[4]),
	.obar());
// synopsys translate_off
defparam \o_mantissa[4]~output .bus_hold = "false";
defparam \o_mantissa[4]~output .open_drain_output = "false";
defparam \o_mantissa[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \o_mantissa[5]~output (
	.i(\o_mantissa[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_mantissa[5]),
	.obar());
// synopsys translate_off
defparam \o_mantissa[5]~output .bus_hold = "false";
defparam \o_mantissa[5]~output .open_drain_output = "false";
defparam \o_mantissa[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \o_mantissa[6]~output (
	.i(\o_mantissa[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_mantissa[6]),
	.obar());
// synopsys translate_off
defparam \o_mantissa[6]~output .bus_hold = "false";
defparam \o_mantissa[6]~output .open_drain_output = "false";
defparam \o_mantissa[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \o_mantissa[7]~output (
	.i(\o_mantissa[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_mantissa[7]),
	.obar());
// synopsys translate_off
defparam \o_mantissa[7]~output .bus_hold = "false";
defparam \o_mantissa[7]~output .open_drain_output = "false";
defparam \o_mantissa[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \o_mantissa[8]~output (
	.i(\o_mantissa[8]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_mantissa[8]),
	.obar());
// synopsys translate_off
defparam \o_mantissa[8]~output .bus_hold = "false";
defparam \o_mantissa[8]~output .open_drain_output = "false";
defparam \o_mantissa[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \o_mantissa[9]~output (
	.i(\o_mantissa[9]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_mantissa[9]),
	.obar());
// synopsys translate_off
defparam \o_mantissa[9]~output .bus_hold = "false";
defparam \o_mantissa[9]~output .open_drain_output = "false";
defparam \o_mantissa[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \o_mantissa[10]~output (
	.i(\o_mantissa[10]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_mantissa[10]),
	.obar());
// synopsys translate_off
defparam \o_mantissa[10]~output .bus_hold = "false";
defparam \o_mantissa[10]~output .open_drain_output = "false";
defparam \o_mantissa[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \o_mantissa[11]~output (
	.i(\o_mantissa[11]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_mantissa[11]),
	.obar());
// synopsys translate_off
defparam \o_mantissa[11]~output .bus_hold = "false";
defparam \o_mantissa[11]~output .open_drain_output = "false";
defparam \o_mantissa[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \o_mantissa[12]~output (
	.i(\o_mantissa[12]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_mantissa[12]),
	.obar());
// synopsys translate_off
defparam \o_mantissa[12]~output .bus_hold = "false";
defparam \o_mantissa[12]~output .open_drain_output = "false";
defparam \o_mantissa[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \o_mantissa[13]~output (
	.i(\o_mantissa[13]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_mantissa[13]),
	.obar());
// synopsys translate_off
defparam \o_mantissa[13]~output .bus_hold = "false";
defparam \o_mantissa[13]~output .open_drain_output = "false";
defparam \o_mantissa[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \o_mantissa[14]~output (
	.i(\o_mantissa[14]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_mantissa[14]),
	.obar());
// synopsys translate_off
defparam \o_mantissa[14]~output .bus_hold = "false";
defparam \o_mantissa[14]~output .open_drain_output = "false";
defparam \o_mantissa[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \o_mantissa[15]~output (
	.i(\o_mantissa[15]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_mantissa[15]),
	.obar());
// synopsys translate_off
defparam \o_mantissa[15]~output .bus_hold = "false";
defparam \o_mantissa[15]~output .open_drain_output = "false";
defparam \o_mantissa[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \o_mantissa[16]~output (
	.i(\o_mantissa[16]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_mantissa[16]),
	.obar());
// synopsys translate_off
defparam \o_mantissa[16]~output .bus_hold = "false";
defparam \o_mantissa[16]~output .open_drain_output = "false";
defparam \o_mantissa[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \o_mantissa[17]~output (
	.i(\o_mantissa[17]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_mantissa[17]),
	.obar());
// synopsys translate_off
defparam \o_mantissa[17]~output .bus_hold = "false";
defparam \o_mantissa[17]~output .open_drain_output = "false";
defparam \o_mantissa[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N36
cyclonev_io_obuf \o_mantissa[18]~output (
	.i(\o_mantissa[18]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_mantissa[18]),
	.obar());
// synopsys translate_off
defparam \o_mantissa[18]~output .bus_hold = "false";
defparam \o_mantissa[18]~output .open_drain_output = "false";
defparam \o_mantissa[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \o_mantissa[19]~output (
	.i(\o_mantissa[19]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_mantissa[19]),
	.obar());
// synopsys translate_off
defparam \o_mantissa[19]~output .bus_hold = "false";
defparam \o_mantissa[19]~output .open_drain_output = "false";
defparam \o_mantissa[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \o_mantissa[20]~output (
	.i(\o_mantissa[20]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_mantissa[20]),
	.obar());
// synopsys translate_off
defparam \o_mantissa[20]~output .bus_hold = "false";
defparam \o_mantissa[20]~output .open_drain_output = "false";
defparam \o_mantissa[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \o_mantissa[21]~output (
	.i(\o_mantissa[21]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_mantissa[21]),
	.obar());
// synopsys translate_off
defparam \o_mantissa[21]~output .bus_hold = "false";
defparam \o_mantissa[21]~output .open_drain_output = "false";
defparam \o_mantissa[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \o_mantissa[22]~output (
	.i(\o_mantissa[22]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_mantissa[22]),
	.obar());
// synopsys translate_off
defparam \o_mantissa[22]~output .bus_hold = "false";
defparam \o_mantissa[22]~output .open_drain_output = "false";
defparam \o_mantissa[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \o_mantissa[23]~output (
	.i(\o_mantissa[23]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_mantissa[23]),
	.obar());
// synopsys translate_off
defparam \o_mantissa[23]~output .bus_hold = "false";
defparam \o_mantissa[23]~output .open_drain_output = "false";
defparam \o_mantissa[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \o_mantissa[24]~output (
	.i(\o_mantissa[24]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_mantissa[24]),
	.obar());
// synopsys translate_off
defparam \o_mantissa[24]~output .bus_hold = "false";
defparam \o_mantissa[24]~output .open_drain_output = "false";
defparam \o_mantissa[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \o_mantissa[25]~output (
	.i(\o_mantissa[25]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_mantissa[25]),
	.obar());
// synopsys translate_off
defparam \o_mantissa[25]~output .bus_hold = "false";
defparam \o_mantissa[25]~output .open_drain_output = "false";
defparam \o_mantissa[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \o_mantissa[26]~output (
	.i(\o_mantissa[26]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_mantissa[26]),
	.obar());
// synopsys translate_off
defparam \o_mantissa[26]~output .bus_hold = "false";
defparam \o_mantissa[26]~output .open_drain_output = "false";
defparam \o_mantissa[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \o_mantissa[27]~output (
	.i(\o_mantissa[27]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_mantissa[27]),
	.obar());
// synopsys translate_off
defparam \o_mantissa[27]~output .bus_hold = "false";
defparam \o_mantissa[27]~output .open_drain_output = "false";
defparam \o_mantissa[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \o_overflow~output (
	.i(\o_overflow~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_overflow),
	.obar());
// synopsys translate_off
defparam \o_overflow~output .bus_hold = "false";
defparam \o_overflow~output .open_drain_output = "false";
defparam \o_overflow~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \i_clk~input (
	.i(i_clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_clk~input_o ));
// synopsys translate_off
defparam \i_clk~input .bus_hold = "false";
defparam \i_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclonev_clkena \i_clk~inputCLKENA0 (
	.inclk(\i_clk~input_o ),
	.ena(vcc),
	.outclk(\i_clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \i_clk~inputCLKENA0 .clock_type = "global clock";
defparam \i_clk~inputCLKENA0 .disable_mode = "low";
defparam \i_clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \i_clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \i_clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \i_sign_A~input (
	.i(i_sign_A),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_sign_A~input_o ));
// synopsys translate_off
defparam \i_sign_A~input .bus_hold = "false";
defparam \i_sign_A~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \i_rst_n~input (
	.i(i_rst_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_rst_n~input_o ));
// synopsys translate_off
defparam \i_rst_n~input .bus_hold = "false";
defparam \i_rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y3_N2
dffeas r_sign_A(
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_sign_A~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_sign_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam r_sign_A.is_wysiwyg = "true";
defparam r_sign_A.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \i_sign_B~input (
	.i(i_sign_B),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_sign_B~input_o ));
// synopsys translate_off
defparam \i_sign_B~input .bus_hold = "false";
defparam \i_sign_B~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y3_N32
dffeas r_sign_B(
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_sign_B~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_sign_B~q ),
	.prn(vcc));
// synopsys translate_off
defparam r_sign_B.is_wysiwyg = "true";
defparam r_sign_B.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \i_diff_signal~input (
	.i(i_diff_signal),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_diff_signal~input_o ));
// synopsys translate_off
defparam \i_diff_signal~input .bus_hold = "false";
defparam \i_diff_signal~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y3_N11
dffeas r_diff_signal(
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_diff_signal~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_diff_signal~q ),
	.prn(vcc));
// synopsys translate_off
defparam r_diff_signal.is_wysiwyg = "true";
defparam r_diff_signal.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N0
cyclonev_lcell_comb \u_MANTISSA_unit|w_mantiss_greater_0[28]~0 (
// Equation(s):
// \u_MANTISSA_unit|w_mantiss_greater_0[28]~0_combout  = ( \r_sign_B~q  & ( \r_diff_signal~q  ) ) # ( \r_sign_B~q  & ( !\r_diff_signal~q  & ( \r_sign_A~q  ) ) ) # ( !\r_sign_B~q  & ( !\r_diff_signal~q  & ( \r_sign_A~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r_sign_A~q ),
	.datad(gnd),
	.datae(!\r_sign_B~q ),
	.dataf(!\r_diff_signal~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|w_mantiss_greater_0[28]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|w_mantiss_greater_0[28]~0 .extended_lut = "off";
defparam \u_MANTISSA_unit|w_mantiss_greater_0[28]~0 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \u_MANTISSA_unit|w_mantiss_greater_0[28]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N1
dffeas \o_sign_result~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\u_MANTISSA_unit|w_mantiss_greater_0[28]~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_sign_result~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_sign_result~reg0 .is_wysiwyg = "true";
defparam \o_sign_result~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
cyclonev_io_ibuf \i_mantissa_A[0]~input (
	.i(i_mantissa_A[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_A[0]~input_o ));
// synopsys translate_off
defparam \i_mantissa_A[0]~input .bus_hold = "false";
defparam \i_mantissa_A[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y2_N56
dffeas \r_mantissa_A[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_A[0]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_A[0] .is_wysiwyg = "true";
defparam \r_mantissa_A[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \i_mantissa_B[0]~input (
	.i(i_mantissa_B[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_B[0]~input_o ));
// synopsys translate_off
defparam \i_mantissa_B[0]~input .bus_hold = "false";
defparam \i_mantissa_B[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y2_N14
dffeas \r_mantissa_B[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_B[0]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_B[0]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_B[0] .is_wysiwyg = "true";
defparam \r_mantissa_B[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N15
cyclonev_lcell_comb \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|sum[0]~0 (
// Equation(s):
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|sum[0]~0_combout  = ( r_mantissa_B[0] & ( (r_mantissa_A[0]) # (\r_diff_signal~q ) ) ) # ( !r_mantissa_B[0] & ( (!\r_diff_signal~q  & r_mantissa_A[0]) ) )

	.dataa(!\r_diff_signal~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!r_mantissa_A[0]),
	.datae(gnd),
	.dataf(!r_mantissa_B[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|sum[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|sum[0]~0 .extended_lut = "off";
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|sum[0]~0 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|sum[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N16
dffeas \o_mantissa[0]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|sum[0]~0_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_mantissa[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_mantissa[0]~reg0 .is_wysiwyg = "true";
defparam \o_mantissa[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \i_mantissa_A[1]~input (
	.i(i_mantissa_A[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_A[1]~input_o ));
// synopsys translate_off
defparam \i_mantissa_A[1]~input .bus_hold = "false";
defparam \i_mantissa_A[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y3_N41
dffeas \r_mantissa_A[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_A[1]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_A[1] .is_wysiwyg = "true";
defparam \r_mantissa_A[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \i_mantissa_B[1]~input (
	.i(i_mantissa_B[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_B[1]~input_o ));
// synopsys translate_off
defparam \i_mantissa_B[1]~input .bus_hold = "false";
defparam \i_mantissa_B[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y3_N32
dffeas \r_mantissa_B[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_B[1]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_B[1]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_B[1] .is_wysiwyg = "true";
defparam \r_mantissa_B[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N18
cyclonev_lcell_comb \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|sum[1]~1 (
// Equation(s):
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|sum[1]~1_combout  = ( \r_sign_A~q  & ( !\r_sign_B~q  $ (((!\r_diff_signal~q  & (!r_mantissa_A[1])) # (\r_diff_signal~q  & ((!r_mantissa_B[1]))))) ) ) # ( !\r_sign_A~q  & ( !\r_sign_B~q 
//  $ (((!\r_diff_signal~q  & (r_mantissa_A[1])) # (\r_diff_signal~q  & ((r_mantissa_B[1]))))) ) )

	.dataa(!r_mantissa_A[1]),
	.datab(!\r_diff_signal~q ),
	.datac(!r_mantissa_B[1]),
	.datad(!\r_sign_B~q ),
	.datae(gnd),
	.dataf(!\r_sign_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|sum[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|sum[1]~1 .extended_lut = "off";
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|sum[1]~1 .lut_mask = 64'hB847B84747B847B8;
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|sum[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N19
dffeas \o_mantissa[1]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|sum[1]~1_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_mantissa[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_mantissa[1]~reg0 .is_wysiwyg = "true";
defparam \o_mantissa[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N52
cyclonev_io_ibuf \i_mantissa_B[2]~input (
	.i(i_mantissa_B[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_B[2]~input_o ));
// synopsys translate_off
defparam \i_mantissa_B[2]~input .bus_hold = "false";
defparam \i_mantissa_B[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y3_N14
dffeas \r_mantissa_B[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_B[2]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_B[2]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_B[2] .is_wysiwyg = "true";
defparam \r_mantissa_B[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \i_mantissa_A[2]~input (
	.i(i_mantissa_A[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_A[2]~input_o ));
// synopsys translate_off
defparam \i_mantissa_A[2]~input .bus_hold = "false";
defparam \i_mantissa_A[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y3_N8
dffeas \r_mantissa_A[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_A[2]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_A[2] .is_wysiwyg = "true";
defparam \r_mantissa_A[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N15
cyclonev_lcell_comb \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~0 (
// Equation(s):
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~0_combout  = ( \r_sign_A~q  & ( r_mantissa_B[1] & ( (\r_sign_B~q  & ((\r_diff_signal~q ) # (r_mantissa_A[1]))) ) ) ) # ( !\r_sign_A~q  & ( r_mantissa_B[1] & ( (!\r_sign_B~q  & 
// ((\r_diff_signal~q ) # (r_mantissa_A[1]))) ) ) ) # ( \r_sign_A~q  & ( !r_mantissa_B[1] & ( (r_mantissa_A[1] & (!\r_diff_signal~q  & \r_sign_B~q )) ) ) ) # ( !\r_sign_A~q  & ( !r_mantissa_B[1] & ( (r_mantissa_A[1] & (!\r_diff_signal~q  & !\r_sign_B~q )) ) 
// ) )

	.dataa(!r_mantissa_A[1]),
	.datab(!\r_diff_signal~q ),
	.datac(!\r_sign_B~q ),
	.datad(gnd),
	.datae(!\r_sign_A~q ),
	.dataf(!r_mantissa_B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~0 .extended_lut = "off";
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~0 .lut_mask = 64'h4040040470700707;
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N21
cyclonev_lcell_comb \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|sum[2] (
// Equation(s):
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|sum [2] = ( \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~0_combout  & ( (!\r_diff_signal~q  & ((!r_mantissa_A[2]))) # (\r_diff_signal~q  & 
// (!r_mantissa_B[2])) ) ) # ( !\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~0_combout  & ( (!\r_diff_signal~q  & ((r_mantissa_A[2]))) # (\r_diff_signal~q  & (r_mantissa_B[2])) ) )

	.dataa(gnd),
	.datab(!\r_diff_signal~q ),
	.datac(!r_mantissa_B[2]),
	.datad(!r_mantissa_A[2]),
	.datae(gnd),
	.dataf(!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|sum[2] .extended_lut = "off";
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|sum[2] .lut_mask = 64'h03CF03CFFC30FC30;
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|sum[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N22
dffeas \o_mantissa[2]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_mantissa[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_mantissa[2]~reg0 .is_wysiwyg = "true";
defparam \o_mantissa[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \i_mantissa_A[3]~input (
	.i(i_mantissa_A[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_A[3]~input_o ));
// synopsys translate_off
defparam \i_mantissa_A[3]~input .bus_hold = "false";
defparam \i_mantissa_A[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y3_N38
dffeas \r_mantissa_A[3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_A[3]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_A[3] .is_wysiwyg = "true";
defparam \r_mantissa_A[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \i_mantissa_B[3]~input (
	.i(i_mantissa_B[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_B[3]~input_o ));
// synopsys translate_off
defparam \i_mantissa_B[3]~input .bus_hold = "false";
defparam \i_mantissa_B[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y3_N53
dffeas \r_mantissa_B[3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_B[3]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_B[3]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_B[3] .is_wysiwyg = "true";
defparam \r_mantissa_B[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N48
cyclonev_lcell_comb \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|sum[3] (
// Equation(s):
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|sum [3] = ( r_mantissa_A[2] & ( \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~0_combout  & ( (!\r_diff_signal~q  & (!r_mantissa_A[3])) # 
// (\r_diff_signal~q  & ((!r_mantissa_B[3] $ (!r_mantissa_B[2])))) ) ) ) # ( !r_mantissa_A[2] & ( \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~0_combout  & ( (!\r_diff_signal~q  & (r_mantissa_A[3])) # (\r_diff_signal~q  & 
// ((!r_mantissa_B[3] $ (!r_mantissa_B[2])))) ) ) ) # ( r_mantissa_A[2] & ( !\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~0_combout  & ( (!\r_diff_signal~q  & (r_mantissa_A[3])) # (\r_diff_signal~q  & ((r_mantissa_B[3]))) ) ) 
// ) # ( !r_mantissa_A[2] & ( !\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~0_combout  & ( (!\r_diff_signal~q  & (r_mantissa_A[3])) # (\r_diff_signal~q  & ((r_mantissa_B[3]))) ) ) )

	.dataa(!r_mantissa_A[3]),
	.datab(!\r_diff_signal~q ),
	.datac(!r_mantissa_B[3]),
	.datad(!r_mantissa_B[2]),
	.datae(!r_mantissa_A[2]),
	.dataf(!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|w_c[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|sum [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|sum[3] .extended_lut = "off";
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|sum[3] .lut_mask = 64'h4747474747748BB8;
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|sum[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N49
dffeas \o_mantissa[3]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_4BIT_UNIT_0|sum [3]),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_mantissa[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_mantissa[3]~reg0 .is_wysiwyg = "true";
defparam \o_mantissa[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N58
cyclonev_io_ibuf \i_mantissa_A[4]~input (
	.i(i_mantissa_A[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_A[4]~input_o ));
// synopsys translate_off
defparam \i_mantissa_A[4]~input .bus_hold = "false";
defparam \i_mantissa_A[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y3_N50
dffeas \r_mantissa_A[4] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_A[4]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_A[4] .is_wysiwyg = "true";
defparam \r_mantissa_A[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N18
cyclonev_io_ibuf \i_mantissa_B[4]~input (
	.i(i_mantissa_B[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_B[4]~input_o ));
// synopsys translate_off
defparam \i_mantissa_B[4]~input .bus_hold = "false";
defparam \i_mantissa_B[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y3_N23
dffeas \r_mantissa_B[4] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_B[4]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_B[4]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_B[4] .is_wysiwyg = "true";
defparam \r_mantissa_B[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N0
cyclonev_lcell_comb \u_MANTISSA_unit|w_mantiss_greater_0[4]~1 (
// Equation(s):
// \u_MANTISSA_unit|w_mantiss_greater_0[4]~1_combout  = ( \r_diff_signal~q  & ( r_mantissa_B[4] ) ) # ( !\r_diff_signal~q  & ( r_mantissa_A[4] ) )

	.dataa(!r_mantissa_A[4]),
	.datab(gnd),
	.datac(!r_mantissa_B[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_diff_signal~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|w_mantiss_greater_0[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|w_mantiss_greater_0[4]~1 .extended_lut = "off";
defparam \u_MANTISSA_unit|w_mantiss_greater_0[4]~1 .lut_mask = 64'h555555550F0F0F0F;
defparam \u_MANTISSA_unit|w_mantiss_greater_0[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N36
cyclonev_lcell_comb \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c[1]~1 (
// Equation(s):
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c[1]~1_combout  = ( \r_diff_signal~q  & ( (r_mantissa_B[3] & (!\r_sign_A~q  $ (\r_sign_B~q ))) ) ) # ( !\r_diff_signal~q  & ( (r_mantissa_A[3] & (!\r_sign_A~q  $ (\r_sign_B~q ))) ) )

	.dataa(!\r_sign_A~q ),
	.datab(!\r_sign_B~q ),
	.datac(!r_mantissa_B[3]),
	.datad(!r_mantissa_A[3]),
	.datae(gnd),
	.dataf(!\r_diff_signal~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c[1]~1 .extended_lut = "off";
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c[1]~1 .lut_mask = 64'h0099009909090909;
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N30
cyclonev_lcell_comb \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c[1]~0 (
// Equation(s):
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c[1]~0_combout  = ( r_mantissa_B[1] & ( \r_diff_signal~q  & ( r_mantissa_B[2] ) ) ) # ( r_mantissa_B[1] & ( !\r_diff_signal~q  & ( (r_mantissa_A[2] & r_mantissa_A[1]) ) ) ) # ( !r_mantissa_B[1] & ( 
// !\r_diff_signal~q  & ( (r_mantissa_A[2] & r_mantissa_A[1]) ) ) )

	.dataa(gnd),
	.datab(!r_mantissa_A[2]),
	.datac(!r_mantissa_A[1]),
	.datad(!r_mantissa_B[2]),
	.datae(!r_mantissa_B[1]),
	.dataf(!\r_diff_signal~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c[1]~0 .extended_lut = "off";
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c[1]~0 .lut_mask = 64'h03030303000000FF;
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N6
cyclonev_lcell_comb \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum[0] (
// Equation(s):
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [0] = ( \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c[1]~0_combout  & ( !\u_MANTISSA_unit|w_mantiss_greater_0[4]~1_combout  $ 
// (!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c[1]~1_combout ) ) ) # ( !\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c[1]~0_combout  & ( \u_MANTISSA_unit|w_mantiss_greater_0[4]~1_combout  ) )

	.dataa(gnd),
	.datab(!\u_MANTISSA_unit|w_mantiss_greater_0[4]~1_combout ),
	.datac(!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c[1]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum[0] .extended_lut = "off";
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum[0] .lut_mask = 64'h333333333C3C3C3C;
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N7
dffeas \o_mantissa[4]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [0]),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_mantissa[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_mantissa[4]~reg0 .is_wysiwyg = "true";
defparam \o_mantissa[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N0
cyclonev_lcell_comb \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c~0 (
// Equation(s):
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c~0_combout  = ( \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c[1]~1_combout  & ( 
// (\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c[1]~0_combout  & \u_MANTISSA_unit|w_mantiss_greater_0[4]~1_combout ) ) )

	.dataa(gnd),
	.datab(!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c[1]~0_combout ),
	.datac(!\u_MANTISSA_unit|w_mantiss_greater_0[4]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c~0 .extended_lut = "off";
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c~0 .lut_mask = 64'h0000000003030303;
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \i_mantissa_B[5]~input (
	.i(i_mantissa_B[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_B[5]~input_o ));
// synopsys translate_off
defparam \i_mantissa_B[5]~input .bus_hold = "false";
defparam \i_mantissa_B[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y3_N2
dffeas \r_mantissa_B[5] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_B[5]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_B[5]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_B[5] .is_wysiwyg = "true";
defparam \r_mantissa_B[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N18
cyclonev_io_ibuf \i_mantissa_A[5]~input (
	.i(i_mantissa_A[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_A[5]~input_o ));
// synopsys translate_off
defparam \i_mantissa_A[5]~input .bus_hold = "false";
defparam \i_mantissa_A[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y3_N10
dffeas \r_mantissa_A[5] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_A[5]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_A[5] .is_wysiwyg = "true";
defparam \r_mantissa_A[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N36
cyclonev_lcell_comb \u_MANTISSA_unit|w_mantiss_greater_0[5]~2 (
// Equation(s):
// \u_MANTISSA_unit|w_mantiss_greater_0[5]~2_combout  = ( \r_diff_signal~q  & ( r_mantissa_B[5] ) ) # ( !\r_diff_signal~q  & ( r_mantissa_A[5] ) )

	.dataa(!r_mantissa_B[5]),
	.datab(gnd),
	.datac(!r_mantissa_A[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_diff_signal~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|w_mantiss_greater_0[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|w_mantiss_greater_0[5]~2 .extended_lut = "off";
defparam \u_MANTISSA_unit|w_mantiss_greater_0[5]~2 .lut_mask = 64'h0F0F0F0F55555555;
defparam \u_MANTISSA_unit|w_mantiss_greater_0[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N27
cyclonev_lcell_comb \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum[1] (
// Equation(s):
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [1] = ( \u_MANTISSA_unit|w_mantiss_greater_0[5]~2_combout  & ( 
// !\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c~0_combout  ) ) # ( !\u_MANTISSA_unit|w_mantiss_greater_0[5]~2_combout  & ( 
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_MANTISSA_unit|w_mantiss_greater_0[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum[1] .extended_lut = "off";
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum[1] .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N28
dffeas \o_mantissa[5]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [1]),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_mantissa[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_mantissa[5]~reg0 .is_wysiwyg = "true";
defparam \o_mantissa[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \i_mantissa_B[6]~input (
	.i(i_mantissa_B[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_B[6]~input_o ));
// synopsys translate_off
defparam \i_mantissa_B[6]~input .bus_hold = "false";
defparam \i_mantissa_B[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y3_N59
dffeas \r_mantissa_B[6] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_B[6]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_B[6]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_B[6] .is_wysiwyg = "true";
defparam \r_mantissa_B[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \i_mantissa_A[6]~input (
	.i(i_mantissa_A[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_A[6]~input_o ));
// synopsys translate_off
defparam \i_mantissa_A[6]~input .bus_hold = "false";
defparam \i_mantissa_A[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y3_N35
dffeas \r_mantissa_A[6] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_A[6]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_A[6] .is_wysiwyg = "true";
defparam \r_mantissa_A[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N9
cyclonev_lcell_comb \u_MANTISSA_unit|w_mantiss_greater_0[6]~3 (
// Equation(s):
// \u_MANTISSA_unit|w_mantiss_greater_0[6]~3_combout  = ( r_mantissa_A[6] & ( (!\r_diff_signal~q ) # (r_mantissa_B[6]) ) ) # ( !r_mantissa_A[6] & ( (r_mantissa_B[6] & \r_diff_signal~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!r_mantissa_B[6]),
	.datad(!\r_diff_signal~q ),
	.datae(gnd),
	.dataf(!r_mantissa_A[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|w_mantiss_greater_0[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|w_mantiss_greater_0[6]~3 .extended_lut = "off";
defparam \u_MANTISSA_unit|w_mantiss_greater_0[6]~3 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \u_MANTISSA_unit|w_mantiss_greater_0[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N9
cyclonev_lcell_comb \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum[2] (
// Equation(s):
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [2] = ( \u_MANTISSA_unit|w_mantiss_greater_0[5]~2_combout  & ( 
// !\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c~0_combout  $ (!\u_MANTISSA_unit|w_mantiss_greater_0[6]~3_combout ) ) ) # ( !\u_MANTISSA_unit|w_mantiss_greater_0[5]~2_combout  & ( 
// \u_MANTISSA_unit|w_mantiss_greater_0[6]~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c~0_combout ),
	.datad(!\u_MANTISSA_unit|w_mantiss_greater_0[6]~3_combout ),
	.datae(gnd),
	.dataf(!\u_MANTISSA_unit|w_mantiss_greater_0[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum[2] .extended_lut = "off";
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum[2] .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N10
dffeas \o_mantissa[6]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [2]),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_mantissa[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_mantissa[6]~reg0 .is_wysiwyg = "true";
defparam \o_mantissa[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N52
cyclonev_io_ibuf \i_mantissa_A[7]~input (
	.i(i_mantissa_A[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_A[7]~input_o ));
// synopsys translate_off
defparam \i_mantissa_A[7]~input .bus_hold = "false";
defparam \i_mantissa_A[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y3_N14
dffeas \r_mantissa_A[7] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_A[7]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_A[7] .is_wysiwyg = "true";
defparam \r_mantissa_A[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N41
cyclonev_io_ibuf \i_mantissa_B[7]~input (
	.i(i_mantissa_B[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_B[7]~input_o ));
// synopsys translate_off
defparam \i_mantissa_B[7]~input .bus_hold = "false";
defparam \i_mantissa_B[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y3_N47
dffeas \r_mantissa_B[7] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_B[7]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_B[7]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_B[7] .is_wysiwyg = "true";
defparam \r_mantissa_B[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N27
cyclonev_lcell_comb \u_MANTISSA_unit|w_mantiss_greater_0[7]~4 (
// Equation(s):
// \u_MANTISSA_unit|w_mantiss_greater_0[7]~4_combout  = ( \r_diff_signal~q  & ( r_mantissa_B[7] ) ) # ( !\r_diff_signal~q  & ( r_mantissa_A[7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!r_mantissa_A[7]),
	.datad(!r_mantissa_B[7]),
	.datae(gnd),
	.dataf(!\r_diff_signal~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|w_mantiss_greater_0[7]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|w_mantiss_greater_0[7]~4 .extended_lut = "off";
defparam \u_MANTISSA_unit|w_mantiss_greater_0[7]~4 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \u_MANTISSA_unit|w_mantiss_greater_0[7]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N42
cyclonev_lcell_comb \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum[3] (
// Equation(s):
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [3] = ( \u_MANTISSA_unit|w_mantiss_greater_0[6]~3_combout  & ( \u_MANTISSA_unit|w_mantiss_greater_0[5]~2_combout  & ( 
// !\u_MANTISSA_unit|w_mantiss_greater_0[7]~4_combout  $ (!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c~0_combout ) ) ) ) # ( !\u_MANTISSA_unit|w_mantiss_greater_0[6]~3_combout  & ( 
// \u_MANTISSA_unit|w_mantiss_greater_0[5]~2_combout  & ( \u_MANTISSA_unit|w_mantiss_greater_0[7]~4_combout  ) ) ) # ( \u_MANTISSA_unit|w_mantiss_greater_0[6]~3_combout  & ( !\u_MANTISSA_unit|w_mantiss_greater_0[5]~2_combout  & ( 
// \u_MANTISSA_unit|w_mantiss_greater_0[7]~4_combout  ) ) ) # ( !\u_MANTISSA_unit|w_mantiss_greater_0[6]~3_combout  & ( !\u_MANTISSA_unit|w_mantiss_greater_0[5]~2_combout  & ( \u_MANTISSA_unit|w_mantiss_greater_0[7]~4_combout  ) ) )

	.dataa(gnd),
	.datab(!\u_MANTISSA_unit|w_mantiss_greater_0[7]~4_combout ),
	.datac(gnd),
	.datad(!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|w_c~0_combout ),
	.datae(!\u_MANTISSA_unit|w_mantiss_greater_0[6]~3_combout ),
	.dataf(!\u_MANTISSA_unit|w_mantiss_greater_0[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum[3] .extended_lut = "off";
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum[3] .lut_mask = 64'h33333333333333CC;
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N43
dffeas \o_mantissa[7]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[1].CLA_4BIT_UNIT_1|sum [3]),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_mantissa[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_mantissa[7]~reg0 .is_wysiwyg = "true";
defparam \o_mantissa[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \i_mantissa_A[8]~input (
	.i(i_mantissa_A[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_A[8]~input_o ));
// synopsys translate_off
defparam \i_mantissa_A[8]~input .bus_hold = "false";
defparam \i_mantissa_A[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y3_N56
dffeas \r_mantissa_A[8] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_A[8]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_A[8] .is_wysiwyg = "true";
defparam \r_mantissa_A[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \i_mantissa_B[8]~input (
	.i(i_mantissa_B[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_B[8]~input_o ));
// synopsys translate_off
defparam \i_mantissa_B[8]~input .bus_hold = "false";
defparam \i_mantissa_B[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y3_N17
dffeas \r_mantissa_B[8] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_B[8]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_B[8]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_B[8] .is_wysiwyg = "true";
defparam \r_mantissa_B[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N27
cyclonev_lcell_comb \u_MANTISSA_unit|w_mantiss_greater_0[8]~5 (
// Equation(s):
// \u_MANTISSA_unit|w_mantiss_greater_0[8]~5_combout  = ( \r_diff_signal~q  & ( r_mantissa_B[8] ) ) # ( !\r_diff_signal~q  & ( r_mantissa_A[8] ) )

	.dataa(!r_mantissa_A[8]),
	.datab(gnd),
	.datac(!r_mantissa_B[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_diff_signal~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|w_mantiss_greater_0[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|w_mantiss_greater_0[8]~5 .extended_lut = "off";
defparam \u_MANTISSA_unit|w_mantiss_greater_0[8]~5 .lut_mask = 64'h555555550F0F0F0F;
defparam \u_MANTISSA_unit|w_mantiss_greater_0[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N30
cyclonev_lcell_comb \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~2 (
// Equation(s):
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~2_combout  = ( \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c[1]~1_combout  & ( \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c[1]~0_combout  & ( 
// (\u_MANTISSA_unit|w_mantiss_greater_0[6]~3_combout  & (\u_MANTISSA_unit|w_mantiss_greater_0[7]~4_combout  & (\u_MANTISSA_unit|w_mantiss_greater_0[4]~1_combout  & \u_MANTISSA_unit|w_mantiss_greater_0[5]~2_combout ))) ) ) )

	.dataa(!\u_MANTISSA_unit|w_mantiss_greater_0[6]~3_combout ),
	.datab(!\u_MANTISSA_unit|w_mantiss_greater_0[7]~4_combout ),
	.datac(!\u_MANTISSA_unit|w_mantiss_greater_0[4]~1_combout ),
	.datad(!\u_MANTISSA_unit|w_mantiss_greater_0[5]~2_combout ),
	.datae(!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c[1]~1_combout ),
	.dataf(!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~2 .extended_lut = "off";
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~2 .lut_mask = 64'h0000000000000001;
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N39
cyclonev_lcell_comb \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum[0] (
// Equation(s):
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [0] = ( \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~2_combout  & ( !\u_MANTISSA_unit|w_mantiss_greater_0[8]~5_combout  ) ) # ( 
// !\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~2_combout  & ( \u_MANTISSA_unit|w_mantiss_greater_0[8]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_MANTISSA_unit|w_mantiss_greater_0[8]~5_combout ),
	.datae(gnd),
	.dataf(!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum[0] .extended_lut = "off";
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum[0] .lut_mask = 64'h00FF00FFFF00FF00;
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N40
dffeas \o_mantissa[8]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [0]),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_mantissa[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_mantissa[8]~reg0 .is_wysiwyg = "true";
defparam \o_mantissa[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \i_mantissa_A[9]~input (
	.i(i_mantissa_A[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_A[9]~input_o ));
// synopsys translate_off
defparam \i_mantissa_A[9]~input .bus_hold = "false";
defparam \i_mantissa_A[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y3_N35
dffeas \r_mantissa_A[9] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_A[9]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_A[9] .is_wysiwyg = "true";
defparam \r_mantissa_A[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \i_mantissa_B[9]~input (
	.i(i_mantissa_B[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_B[9]~input_o ));
// synopsys translate_off
defparam \i_mantissa_B[9]~input .bus_hold = "false";
defparam \i_mantissa_B[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y3_N28
dffeas \r_mantissa_B[9] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_B[9]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_B[9]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_B[9] .is_wysiwyg = "true";
defparam \r_mantissa_B[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N51
cyclonev_lcell_comb \u_MANTISSA_unit|w_mantiss_greater_0[9]~6 (
// Equation(s):
// \u_MANTISSA_unit|w_mantiss_greater_0[9]~6_combout  = ( \r_diff_signal~q  & ( r_mantissa_B[9] ) ) # ( !\r_diff_signal~q  & ( r_mantissa_A[9] ) )

	.dataa(!r_mantissa_A[9]),
	.datab(gnd),
	.datac(!r_mantissa_B[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_diff_signal~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|w_mantiss_greater_0[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|w_mantiss_greater_0[9]~6 .extended_lut = "off";
defparam \u_MANTISSA_unit|w_mantiss_greater_0[9]~6 .lut_mask = 64'h555555550F0F0F0F;
defparam \u_MANTISSA_unit|w_mantiss_greater_0[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N57
cyclonev_lcell_comb \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum[1] (
// Equation(s):
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [1] = ( \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~2_combout  & ( !\u_MANTISSA_unit|w_mantiss_greater_0[8]~5_combout  $ 
// (!\u_MANTISSA_unit|w_mantiss_greater_0[9]~6_combout ) ) ) # ( !\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~2_combout  & ( \u_MANTISSA_unit|w_mantiss_greater_0[9]~6_combout  ) )

	.dataa(!\u_MANTISSA_unit|w_mantiss_greater_0[8]~5_combout ),
	.datab(!\u_MANTISSA_unit|w_mantiss_greater_0[9]~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum[1] .extended_lut = "off";
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum[1] .lut_mask = 64'h3333333366666666;
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N58
dffeas \o_mantissa[9]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [1]),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_mantissa[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_mantissa[9]~reg0 .is_wysiwyg = "true";
defparam \o_mantissa[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \i_mantissa_A[10]~input (
	.i(i_mantissa_A[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_A[10]~input_o ));
// synopsys translate_off
defparam \i_mantissa_A[10]~input .bus_hold = "false";
defparam \i_mantissa_A[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y3_N47
dffeas \r_mantissa_A[10] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_A[10]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_A[10] .is_wysiwyg = "true";
defparam \r_mantissa_A[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \i_mantissa_B[10]~input (
	.i(i_mantissa_B[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_B[10]~input_o ));
// synopsys translate_off
defparam \i_mantissa_B[10]~input .bus_hold = "false";
defparam \i_mantissa_B[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y3_N20
dffeas \r_mantissa_B[10] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_B[10]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_B[10]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_B[10] .is_wysiwyg = "true";
defparam \r_mantissa_B[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N57
cyclonev_lcell_comb \u_MANTISSA_unit|w_mantiss_greater_0[10]~7 (
// Equation(s):
// \u_MANTISSA_unit|w_mantiss_greater_0[10]~7_combout  = ( \r_diff_signal~q  & ( r_mantissa_B[10] ) ) # ( !\r_diff_signal~q  & ( r_mantissa_A[10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!r_mantissa_A[10]),
	.datad(!r_mantissa_B[10]),
	.datae(gnd),
	.dataf(!\r_diff_signal~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|w_mantiss_greater_0[10]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|w_mantiss_greater_0[10]~7 .extended_lut = "off";
defparam \u_MANTISSA_unit|w_mantiss_greater_0[10]~7 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \u_MANTISSA_unit|w_mantiss_greater_0[10]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N0
cyclonev_lcell_comb \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum[2] (
// Equation(s):
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [2] = ( \u_MANTISSA_unit|w_mantiss_greater_0[9]~6_combout  & ( \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~2_combout  & ( 
// !\u_MANTISSA_unit|w_mantiss_greater_0[8]~5_combout  $ (!\u_MANTISSA_unit|w_mantiss_greater_0[10]~7_combout ) ) ) ) # ( !\u_MANTISSA_unit|w_mantiss_greater_0[9]~6_combout  & ( \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~2_combout  & ( 
// \u_MANTISSA_unit|w_mantiss_greater_0[10]~7_combout  ) ) ) # ( \u_MANTISSA_unit|w_mantiss_greater_0[9]~6_combout  & ( !\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~2_combout  & ( \u_MANTISSA_unit|w_mantiss_greater_0[10]~7_combout  ) ) ) # ( 
// !\u_MANTISSA_unit|w_mantiss_greater_0[9]~6_combout  & ( !\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~2_combout  & ( \u_MANTISSA_unit|w_mantiss_greater_0[10]~7_combout  ) ) )

	.dataa(gnd),
	.datab(!\u_MANTISSA_unit|w_mantiss_greater_0[8]~5_combout ),
	.datac(!\u_MANTISSA_unit|w_mantiss_greater_0[10]~7_combout ),
	.datad(gnd),
	.datae(!\u_MANTISSA_unit|w_mantiss_greater_0[9]~6_combout ),
	.dataf(!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum[2] .extended_lut = "off";
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum[2] .lut_mask = 64'h0F0F0F0F0F0F3C3C;
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N2
dffeas \o_mantissa[10]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [2]),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_mantissa[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_mantissa[10]~reg0 .is_wysiwyg = "true";
defparam \o_mantissa[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N58
cyclonev_io_ibuf \i_mantissa_B[11]~input (
	.i(i_mantissa_B[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_B[11]~input_o ));
// synopsys translate_off
defparam \i_mantissa_B[11]~input .bus_hold = "false";
defparam \i_mantissa_B[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y3_N29
dffeas \r_mantissa_B[11] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_B[11]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_B[11]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_B[11] .is_wysiwyg = "true";
defparam \r_mantissa_B[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N52
cyclonev_io_ibuf \i_mantissa_A[11]~input (
	.i(i_mantissa_A[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_A[11]~input_o ));
// synopsys translate_off
defparam \i_mantissa_A[11]~input .bus_hold = "false";
defparam \i_mantissa_A[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y3_N8
dffeas \r_mantissa_A[11] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_A[11]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_A[11] .is_wysiwyg = "true";
defparam \r_mantissa_A[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N51
cyclonev_lcell_comb \u_MANTISSA_unit|w_mantiss_greater_0[11]~8 (
// Equation(s):
// \u_MANTISSA_unit|w_mantiss_greater_0[11]~8_combout  = ( \r_diff_signal~q  & ( r_mantissa_B[11] ) ) # ( !\r_diff_signal~q  & ( r_mantissa_A[11] ) )

	.dataa(!r_mantissa_B[11]),
	.datab(gnd),
	.datac(!r_mantissa_A[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_diff_signal~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|w_mantiss_greater_0[11]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|w_mantiss_greater_0[11]~8 .extended_lut = "off";
defparam \u_MANTISSA_unit|w_mantiss_greater_0[11]~8 .lut_mask = 64'h0F0F0F0F55555555;
defparam \u_MANTISSA_unit|w_mantiss_greater_0[11]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N54
cyclonev_lcell_comb \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum[3] (
// Equation(s):
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [3] = ( \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~2_combout  & ( !\u_MANTISSA_unit|w_mantiss_greater_0[11]~8_combout  $ 
// (((!\u_MANTISSA_unit|w_mantiss_greater_0[8]~5_combout ) # ((!\u_MANTISSA_unit|w_mantiss_greater_0[9]~6_combout ) # (!\u_MANTISSA_unit|w_mantiss_greater_0[10]~7_combout )))) ) ) # ( !\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~2_combout  & ( 
// \u_MANTISSA_unit|w_mantiss_greater_0[11]~8_combout  ) )

	.dataa(!\u_MANTISSA_unit|w_mantiss_greater_0[8]~5_combout ),
	.datab(!\u_MANTISSA_unit|w_mantiss_greater_0[9]~6_combout ),
	.datac(!\u_MANTISSA_unit|w_mantiss_greater_0[10]~7_combout ),
	.datad(!\u_MANTISSA_unit|w_mantiss_greater_0[11]~8_combout ),
	.datae(gnd),
	.dataf(!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum[3] .extended_lut = "off";
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum[3] .lut_mask = 64'h00FF00FF01FE01FE;
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N55
dffeas \o_mantissa[11]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[2].CLA_4BIT_UNIT_1|sum [3]),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_mantissa[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_mantissa[11]~reg0 .is_wysiwyg = "true";
defparam \o_mantissa[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \i_mantissa_B[12]~input (
	.i(i_mantissa_B[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_B[12]~input_o ));
// synopsys translate_off
defparam \i_mantissa_B[12]~input .bus_hold = "false";
defparam \i_mantissa_B[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N30
cyclonev_lcell_comb \r_mantissa_B[12]~feeder (
// Equation(s):
// \r_mantissa_B[12]~feeder_combout  = ( \i_mantissa_B[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_mantissa_B[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_mantissa_B[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_mantissa_B[12]~feeder .extended_lut = "off";
defparam \r_mantissa_B[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_mantissa_B[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N32
dffeas \r_mantissa_B[12] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\r_mantissa_B[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_B[12]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_B[12] .is_wysiwyg = "true";
defparam \r_mantissa_B[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \i_mantissa_A[12]~input (
	.i(i_mantissa_A[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_A[12]~input_o ));
// synopsys translate_off
defparam \i_mantissa_A[12]~input .bus_hold = "false";
defparam \i_mantissa_A[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y3_N5
dffeas \r_mantissa_A[12] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_A[12]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_A[12] .is_wysiwyg = "true";
defparam \r_mantissa_A[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N18
cyclonev_lcell_comb \u_MANTISSA_unit|w_mantiss_greater_0[12]~9 (
// Equation(s):
// \u_MANTISSA_unit|w_mantiss_greater_0[12]~9_combout  = ( \r_diff_signal~q  & ( r_mantissa_B[12] ) ) # ( !\r_diff_signal~q  & ( r_mantissa_A[12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!r_mantissa_B[12]),
	.datad(!r_mantissa_A[12]),
	.datae(gnd),
	.dataf(!\r_diff_signal~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|w_mantiss_greater_0[12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|w_mantiss_greater_0[12]~9 .extended_lut = "off";
defparam \u_MANTISSA_unit|w_mantiss_greater_0[12]~9 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \u_MANTISSA_unit|w_mantiss_greater_0[12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N30
cyclonev_lcell_comb \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum[0] (
// Equation(s):
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [0] = ( \u_MANTISSA_unit|w_mantiss_greater_0[11]~8_combout  & ( \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~2_combout  & ( 
// !\u_MANTISSA_unit|w_mantiss_greater_0[12]~9_combout  $ (((!\u_MANTISSA_unit|w_mantiss_greater_0[9]~6_combout ) # ((!\u_MANTISSA_unit|w_mantiss_greater_0[10]~7_combout ) # (!\u_MANTISSA_unit|w_mantiss_greater_0[8]~5_combout )))) ) ) ) # ( 
// !\u_MANTISSA_unit|w_mantiss_greater_0[11]~8_combout  & ( \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~2_combout  & ( \u_MANTISSA_unit|w_mantiss_greater_0[12]~9_combout  ) ) ) # ( \u_MANTISSA_unit|w_mantiss_greater_0[11]~8_combout  & ( 
// !\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~2_combout  & ( \u_MANTISSA_unit|w_mantiss_greater_0[12]~9_combout  ) ) ) # ( !\u_MANTISSA_unit|w_mantiss_greater_0[11]~8_combout  & ( 
// !\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~2_combout  & ( \u_MANTISSA_unit|w_mantiss_greater_0[12]~9_combout  ) ) )

	.dataa(!\u_MANTISSA_unit|w_mantiss_greater_0[12]~9_combout ),
	.datab(!\u_MANTISSA_unit|w_mantiss_greater_0[9]~6_combout ),
	.datac(!\u_MANTISSA_unit|w_mantiss_greater_0[10]~7_combout ),
	.datad(!\u_MANTISSA_unit|w_mantiss_greater_0[8]~5_combout ),
	.datae(!\u_MANTISSA_unit|w_mantiss_greater_0[11]~8_combout ),
	.dataf(!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum[0] .extended_lut = "off";
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum[0] .lut_mask = 64'h5555555555555556;
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N31
dffeas \o_mantissa[12]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [0]),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_mantissa[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_mantissa[12]~reg0 .is_wysiwyg = "true";
defparam \o_mantissa[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N42
cyclonev_lcell_comb \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c~0 (
// Equation(s):
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c~0_combout  = ( \u_MANTISSA_unit|w_mantiss_greater_0[8]~5_combout  & ( \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~2_combout  & ( 
// (\u_MANTISSA_unit|w_mantiss_greater_0[9]~6_combout  & (\u_MANTISSA_unit|w_mantiss_greater_0[10]~7_combout  & (\u_MANTISSA_unit|w_mantiss_greater_0[11]~8_combout  & \u_MANTISSA_unit|w_mantiss_greater_0[12]~9_combout ))) ) ) )

	.dataa(!\u_MANTISSA_unit|w_mantiss_greater_0[9]~6_combout ),
	.datab(!\u_MANTISSA_unit|w_mantiss_greater_0[10]~7_combout ),
	.datac(!\u_MANTISSA_unit|w_mantiss_greater_0[11]~8_combout ),
	.datad(!\u_MANTISSA_unit|w_mantiss_greater_0[12]~9_combout ),
	.datae(!\u_MANTISSA_unit|w_mantiss_greater_0[8]~5_combout ),
	.dataf(!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c~0 .extended_lut = "off";
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c~0 .lut_mask = 64'h0000000000000001;
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N18
cyclonev_io_ibuf \i_mantissa_B[13]~input (
	.i(i_mantissa_B[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_B[13]~input_o ));
// synopsys translate_off
defparam \i_mantissa_B[13]~input .bus_hold = "false";
defparam \i_mantissa_B[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y3_N38
dffeas \r_mantissa_B[13] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_B[13]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_B[13]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_B[13] .is_wysiwyg = "true";
defparam \r_mantissa_B[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \i_mantissa_A[13]~input (
	.i(i_mantissa_A[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_A[13]~input_o ));
// synopsys translate_off
defparam \i_mantissa_A[13]~input .bus_hold = "false";
defparam \i_mantissa_A[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y3_N26
dffeas \r_mantissa_A[13] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_A[13]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_A[13] .is_wysiwyg = "true";
defparam \r_mantissa_A[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N21
cyclonev_lcell_comb \u_MANTISSA_unit|w_mantiss_greater_0[13]~10 (
// Equation(s):
// \u_MANTISSA_unit|w_mantiss_greater_0[13]~10_combout  = (!\r_diff_signal~q  & ((r_mantissa_A[13]))) # (\r_diff_signal~q  & (r_mantissa_B[13]))

	.dataa(!r_mantissa_B[13]),
	.datab(!\r_diff_signal~q ),
	.datac(!r_mantissa_A[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|w_mantiss_greater_0[13]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|w_mantiss_greater_0[13]~10 .extended_lut = "off";
defparam \u_MANTISSA_unit|w_mantiss_greater_0[13]~10 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \u_MANTISSA_unit|w_mantiss_greater_0[13]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N24
cyclonev_lcell_comb \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum[1] (
// Equation(s):
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [1] = ( \u_MANTISSA_unit|w_mantiss_greater_0[13]~10_combout  & ( 
// !\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c~0_combout  ) ) # ( !\u_MANTISSA_unit|w_mantiss_greater_0[13]~10_combout  & ( 
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c~0_combout ),
	.datae(gnd),
	.dataf(!\u_MANTISSA_unit|w_mantiss_greater_0[13]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum[1] .extended_lut = "off";
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum[1] .lut_mask = 64'h00FF00FFFF00FF00;
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N25
dffeas \o_mantissa[13]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [1]),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_mantissa[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_mantissa[13]~reg0 .is_wysiwyg = "true";
defparam \o_mantissa[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \i_mantissa_A[14]~input (
	.i(i_mantissa_A[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_A[14]~input_o ));
// synopsys translate_off
defparam \i_mantissa_A[14]~input .bus_hold = "false";
defparam \i_mantissa_A[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y3_N23
dffeas \r_mantissa_A[14] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_A[14]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_A[14] .is_wysiwyg = "true";
defparam \r_mantissa_A[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \i_mantissa_B[14]~input (
	.i(i_mantissa_B[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_B[14]~input_o ));
// synopsys translate_off
defparam \i_mantissa_B[14]~input .bus_hold = "false";
defparam \i_mantissa_B[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N39
cyclonev_lcell_comb \r_mantissa_B[14]~feeder (
// Equation(s):
// \r_mantissa_B[14]~feeder_combout  = ( \i_mantissa_B[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_mantissa_B[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_mantissa_B[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_mantissa_B[14]~feeder .extended_lut = "off";
defparam \r_mantissa_B[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_mantissa_B[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N41
dffeas \r_mantissa_B[14] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\r_mantissa_B[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_B[14]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_B[14] .is_wysiwyg = "true";
defparam \r_mantissa_B[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N39
cyclonev_lcell_comb \u_MANTISSA_unit|w_mantiss_greater_0[14]~11 (
// Equation(s):
// \u_MANTISSA_unit|w_mantiss_greater_0[14]~11_combout  = ( r_mantissa_B[14] & ( (r_mantissa_A[14]) # (\r_diff_signal~q ) ) ) # ( !r_mantissa_B[14] & ( (!\r_diff_signal~q  & r_mantissa_A[14]) ) )

	.dataa(gnd),
	.datab(!\r_diff_signal~q ),
	.datac(!r_mantissa_A[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!r_mantissa_B[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|w_mantiss_greater_0[14]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|w_mantiss_greater_0[14]~11 .extended_lut = "off";
defparam \u_MANTISSA_unit|w_mantiss_greater_0[14]~11 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \u_MANTISSA_unit|w_mantiss_greater_0[14]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N48
cyclonev_lcell_comb \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum[2] (
// Equation(s):
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [2] = ( \u_MANTISSA_unit|w_mantiss_greater_0[14]~11_combout  & ( 
// (!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c~0_combout ) # (!\u_MANTISSA_unit|w_mantiss_greater_0[13]~10_combout ) ) ) # ( !\u_MANTISSA_unit|w_mantiss_greater_0[14]~11_combout  & ( 
// (\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c~0_combout  & \u_MANTISSA_unit|w_mantiss_greater_0[13]~10_combout ) ) )

	.dataa(gnd),
	.datab(!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c~0_combout ),
	.datac(gnd),
	.datad(!\u_MANTISSA_unit|w_mantiss_greater_0[13]~10_combout ),
	.datae(gnd),
	.dataf(!\u_MANTISSA_unit|w_mantiss_greater_0[14]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum[2] .extended_lut = "off";
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum[2] .lut_mask = 64'h00330033FFCCFFCC;
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N50
dffeas \o_mantissa[14]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [2]),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_mantissa[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_mantissa[14]~reg0 .is_wysiwyg = "true";
defparam \o_mantissa[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \i_mantissa_A[15]~input (
	.i(i_mantissa_A[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_A[15]~input_o ));
// synopsys translate_off
defparam \i_mantissa_A[15]~input .bus_hold = "false";
defparam \i_mantissa_A[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y3_N5
dffeas \r_mantissa_A[15] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_A[15]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_A[15] .is_wysiwyg = "true";
defparam \r_mantissa_A[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \i_mantissa_B[15]~input (
	.i(i_mantissa_B[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_B[15]~input_o ));
// synopsys translate_off
defparam \i_mantissa_B[15]~input .bus_hold = "false";
defparam \i_mantissa_B[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y3_N35
dffeas \r_mantissa_B[15] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_B[15]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_B[15]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_B[15] .is_wysiwyg = "true";
defparam \r_mantissa_B[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N36
cyclonev_lcell_comb \u_MANTISSA_unit|w_mantiss_greater_0[15]~12 (
// Equation(s):
// \u_MANTISSA_unit|w_mantiss_greater_0[15]~12_combout  = ( r_mantissa_B[15] & ( (\r_diff_signal~q ) # (r_mantissa_A[15]) ) ) # ( !r_mantissa_B[15] & ( (r_mantissa_A[15] & !\r_diff_signal~q ) ) )

	.dataa(!r_mantissa_A[15]),
	.datab(gnd),
	.datac(!\r_diff_signal~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!r_mantissa_B[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|w_mantiss_greater_0[15]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|w_mantiss_greater_0[15]~12 .extended_lut = "off";
defparam \u_MANTISSA_unit|w_mantiss_greater_0[15]~12 .lut_mask = 64'h505050505F5F5F5F;
defparam \u_MANTISSA_unit|w_mantiss_greater_0[15]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N15
cyclonev_lcell_comb \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum[3] (
// Equation(s):
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [3] = !\u_MANTISSA_unit|w_mantiss_greater_0[15]~12_combout  $ (((!\u_MANTISSA_unit|w_mantiss_greater_0[14]~11_combout ) # 
// ((!\u_MANTISSA_unit|w_mantiss_greater_0[13]~10_combout ) # (!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c~0_combout ))))

	.dataa(!\u_MANTISSA_unit|w_mantiss_greater_0[14]~11_combout ),
	.datab(!\u_MANTISSA_unit|w_mantiss_greater_0[15]~12_combout ),
	.datac(!\u_MANTISSA_unit|w_mantiss_greater_0[13]~10_combout ),
	.datad(!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum[3] .extended_lut = "off";
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum[3] .lut_mask = 64'h3336333633363336;
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N17
dffeas \o_mantissa[15]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|sum [3]),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_mantissa[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_mantissa[15]~reg0 .is_wysiwyg = "true";
defparam \o_mantissa[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cyclonev_io_ibuf \i_mantissa_A[16]~input (
	.i(i_mantissa_A[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_A[16]~input_o ));
// synopsys translate_off
defparam \i_mantissa_A[16]~input .bus_hold = "false";
defparam \i_mantissa_A[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y3_N53
dffeas \r_mantissa_A[16] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_A[16]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_A[16] .is_wysiwyg = "true";
defparam \r_mantissa_A[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \i_mantissa_B[16]~input (
	.i(i_mantissa_B[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_B[16]~input_o ));
// synopsys translate_off
defparam \i_mantissa_B[16]~input .bus_hold = "false";
defparam \i_mantissa_B[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y3_N47
dffeas \r_mantissa_B[16] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_B[16]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_B[16]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_B[16] .is_wysiwyg = "true";
defparam \r_mantissa_B[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N3
cyclonev_lcell_comb \u_MANTISSA_unit|w_mantiss_greater_0[16]~13 (
// Equation(s):
// \u_MANTISSA_unit|w_mantiss_greater_0[16]~13_combout  = ( r_mantissa_B[16] & ( (\r_diff_signal~q ) # (r_mantissa_A[16]) ) ) # ( !r_mantissa_B[16] & ( (r_mantissa_A[16] & !\r_diff_signal~q ) ) )

	.dataa(!r_mantissa_A[16]),
	.datab(gnd),
	.datac(!\r_diff_signal~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!r_mantissa_B[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|w_mantiss_greater_0[16]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|w_mantiss_greater_0[16]~13 .extended_lut = "off";
defparam \u_MANTISSA_unit|w_mantiss_greater_0[16]~13 .lut_mask = 64'h505050505F5F5F5F;
defparam \u_MANTISSA_unit|w_mantiss_greater_0[16]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N12
cyclonev_lcell_comb \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum[0] (
// Equation(s):
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [0] = ( \u_MANTISSA_unit|w_mantiss_greater_0[13]~10_combout  & ( \u_MANTISSA_unit|w_mantiss_greater_0[14]~11_combout  & ( 
// !\u_MANTISSA_unit|w_mantiss_greater_0[16]~13_combout  $ (((!\u_MANTISSA_unit|w_mantiss_greater_0[15]~12_combout ) # (!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c~0_combout ))) ) ) ) # ( 
// !\u_MANTISSA_unit|w_mantiss_greater_0[13]~10_combout  & ( \u_MANTISSA_unit|w_mantiss_greater_0[14]~11_combout  & ( \u_MANTISSA_unit|w_mantiss_greater_0[16]~13_combout  ) ) ) # ( \u_MANTISSA_unit|w_mantiss_greater_0[13]~10_combout  & ( 
// !\u_MANTISSA_unit|w_mantiss_greater_0[14]~11_combout  & ( \u_MANTISSA_unit|w_mantiss_greater_0[16]~13_combout  ) ) ) # ( !\u_MANTISSA_unit|w_mantiss_greater_0[13]~10_combout  & ( !\u_MANTISSA_unit|w_mantiss_greater_0[14]~11_combout  & ( 
// \u_MANTISSA_unit|w_mantiss_greater_0[16]~13_combout  ) ) )

	.dataa(!\u_MANTISSA_unit|w_mantiss_greater_0[16]~13_combout ),
	.datab(gnd),
	.datac(!\u_MANTISSA_unit|w_mantiss_greater_0[15]~12_combout ),
	.datad(!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c~0_combout ),
	.datae(!\u_MANTISSA_unit|w_mantiss_greater_0[13]~10_combout ),
	.dataf(!\u_MANTISSA_unit|w_mantiss_greater_0[14]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum[0] .extended_lut = "off";
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum[0] .lut_mask = 64'h555555555555555A;
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N13
dffeas \o_mantissa[16]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [0]),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_mantissa[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_mantissa[16]~reg0 .is_wysiwyg = "true";
defparam \o_mantissa[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \i_mantissa_B[17]~input (
	.i(i_mantissa_B[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_B[17]~input_o ));
// synopsys translate_off
defparam \i_mantissa_B[17]~input .bus_hold = "false";
defparam \i_mantissa_B[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y3_N59
dffeas \r_mantissa_B[17] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_B[17]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_B[17]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_B[17] .is_wysiwyg = "true";
defparam \r_mantissa_B[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N35
cyclonev_io_ibuf \i_mantissa_A[17]~input (
	.i(i_mantissa_A[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_A[17]~input_o ));
// synopsys translate_off
defparam \i_mantissa_A[17]~input .bus_hold = "false";
defparam \i_mantissa_A[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y3_N4
dffeas \r_mantissa_A[17] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_A[17]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_A[17] .is_wysiwyg = "true";
defparam \r_mantissa_A[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N6
cyclonev_lcell_comb \u_MANTISSA_unit|w_mantiss_greater_0[17]~14 (
// Equation(s):
// \u_MANTISSA_unit|w_mantiss_greater_0[17]~14_combout  = ( r_mantissa_A[17] & ( (!\r_diff_signal~q ) # (r_mantissa_B[17]) ) ) # ( !r_mantissa_A[17] & ( (\r_diff_signal~q  & r_mantissa_B[17]) ) )

	.dataa(gnd),
	.datab(!\r_diff_signal~q ),
	.datac(gnd),
	.datad(!r_mantissa_B[17]),
	.datae(gnd),
	.dataf(!r_mantissa_A[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|w_mantiss_greater_0[17]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|w_mantiss_greater_0[17]~14 .extended_lut = "off";
defparam \u_MANTISSA_unit|w_mantiss_greater_0[17]~14 .lut_mask = 64'h00330033CCFFCCFF;
defparam \u_MANTISSA_unit|w_mantiss_greater_0[17]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N42
cyclonev_lcell_comb \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum[1] (
// Equation(s):
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [1] = ( \u_MANTISSA_unit|w_mantiss_greater_0[13]~10_combout  & ( \u_MANTISSA_unit|w_mantiss_greater_0[14]~11_combout  & ( 
// !\u_MANTISSA_unit|w_mantiss_greater_0[17]~14_combout  $ (((!\u_MANTISSA_unit|w_mantiss_greater_0[15]~12_combout ) # ((!\u_MANTISSA_unit|w_mantiss_greater_0[16]~13_combout ) # 
// (!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c~0_combout )))) ) ) ) # ( !\u_MANTISSA_unit|w_mantiss_greater_0[13]~10_combout  & ( \u_MANTISSA_unit|w_mantiss_greater_0[14]~11_combout  & ( 
// \u_MANTISSA_unit|w_mantiss_greater_0[17]~14_combout  ) ) ) # ( \u_MANTISSA_unit|w_mantiss_greater_0[13]~10_combout  & ( !\u_MANTISSA_unit|w_mantiss_greater_0[14]~11_combout  & ( \u_MANTISSA_unit|w_mantiss_greater_0[17]~14_combout  ) ) ) # ( 
// !\u_MANTISSA_unit|w_mantiss_greater_0[13]~10_combout  & ( !\u_MANTISSA_unit|w_mantiss_greater_0[14]~11_combout  & ( \u_MANTISSA_unit|w_mantiss_greater_0[17]~14_combout  ) ) )

	.dataa(!\u_MANTISSA_unit|w_mantiss_greater_0[15]~12_combout ),
	.datab(!\u_MANTISSA_unit|w_mantiss_greater_0[17]~14_combout ),
	.datac(!\u_MANTISSA_unit|w_mantiss_greater_0[16]~13_combout ),
	.datad(!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c~0_combout ),
	.datae(!\u_MANTISSA_unit|w_mantiss_greater_0[13]~10_combout ),
	.dataf(!\u_MANTISSA_unit|w_mantiss_greater_0[14]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum[1] .extended_lut = "off";
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum[1] .lut_mask = 64'h3333333333333336;
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N43
dffeas \o_mantissa[17]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [1]),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_mantissa[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_mantissa[17]~reg0 .is_wysiwyg = "true";
defparam \o_mantissa[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N35
cyclonev_io_ibuf \i_mantissa_A[18]~input (
	.i(i_mantissa_A[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_A[18]~input_o ));
// synopsys translate_off
defparam \i_mantissa_A[18]~input .bus_hold = "false";
defparam \i_mantissa_A[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y3_N44
dffeas \r_mantissa_A[18] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_A[18]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_A[18] .is_wysiwyg = "true";
defparam \r_mantissa_A[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N18
cyclonev_io_ibuf \i_mantissa_B[18]~input (
	.i(i_mantissa_B[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_B[18]~input_o ));
// synopsys translate_off
defparam \i_mantissa_B[18]~input .bus_hold = "false";
defparam \i_mantissa_B[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y3_N14
dffeas \r_mantissa_B[18] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_B[18]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_B[18]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_B[18] .is_wysiwyg = "true";
defparam \r_mantissa_B[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N42
cyclonev_lcell_comb \u_MANTISSA_unit|w_mantiss_greater_0[18]~15 (
// Equation(s):
// \u_MANTISSA_unit|w_mantiss_greater_0[18]~15_combout  = ( r_mantissa_B[18] & ( (r_mantissa_A[18]) # (\r_diff_signal~q ) ) ) # ( !r_mantissa_B[18] & ( (!\r_diff_signal~q  & r_mantissa_A[18]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r_diff_signal~q ),
	.datad(!r_mantissa_A[18]),
	.datae(gnd),
	.dataf(!r_mantissa_B[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|w_mantiss_greater_0[18]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|w_mantiss_greater_0[18]~15 .extended_lut = "off";
defparam \u_MANTISSA_unit|w_mantiss_greater_0[18]~15 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \u_MANTISSA_unit|w_mantiss_greater_0[18]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N15
cyclonev_lcell_comb \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~3 (
// Equation(s):
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~3_combout  = ( \u_MANTISSA_unit|w_mantiss_greater_0[13]~10_combout  & ( \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c~0_combout  & ( 
// (\u_MANTISSA_unit|w_mantiss_greater_0[15]~12_combout  & (\u_MANTISSA_unit|w_mantiss_greater_0[16]~13_combout  & (\u_MANTISSA_unit|w_mantiss_greater_0[17]~14_combout  & \u_MANTISSA_unit|w_mantiss_greater_0[14]~11_combout ))) ) ) )

	.dataa(!\u_MANTISSA_unit|w_mantiss_greater_0[15]~12_combout ),
	.datab(!\u_MANTISSA_unit|w_mantiss_greater_0[16]~13_combout ),
	.datac(!\u_MANTISSA_unit|w_mantiss_greater_0[17]~14_combout ),
	.datad(!\u_MANTISSA_unit|w_mantiss_greater_0[14]~11_combout ),
	.datae(!\u_MANTISSA_unit|w_mantiss_greater_0[13]~10_combout ),
	.dataf(!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[3].CLA_4BIT_UNIT_1|w_c~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~3 .extended_lut = "off";
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~3 .lut_mask = 64'h0000000000000001;
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N45
cyclonev_lcell_comb \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum[2] (
// Equation(s):
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2] = ( \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~3_combout  & ( !\u_MANTISSA_unit|w_mantiss_greater_0[18]~15_combout  ) ) # ( 
// !\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~3_combout  & ( \u_MANTISSA_unit|w_mantiss_greater_0[18]~15_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_MANTISSA_unit|w_mantiss_greater_0[18]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum[2] .extended_lut = "off";
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum[2] .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N46
dffeas \o_mantissa[18]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [2]),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_mantissa[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_mantissa[18]~reg0 .is_wysiwyg = "true";
defparam \o_mantissa[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \i_mantissa_B[19]~input (
	.i(i_mantissa_B[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_B[19]~input_o ));
// synopsys translate_off
defparam \i_mantissa_B[19]~input .bus_hold = "false";
defparam \i_mantissa_B[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y3_N38
dffeas \r_mantissa_B[19] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_B[19]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_B[19]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_B[19] .is_wysiwyg = "true";
defparam \r_mantissa_B[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N18
cyclonev_io_ibuf \i_mantissa_A[19]~input (
	.i(i_mantissa_A[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_A[19]~input_o ));
// synopsys translate_off
defparam \i_mantissa_A[19]~input .bus_hold = "false";
defparam \i_mantissa_A[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y3_N53
dffeas \r_mantissa_A[19] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_A[19]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_A[19] .is_wysiwyg = "true";
defparam \r_mantissa_A[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N12
cyclonev_lcell_comb \u_MANTISSA_unit|w_mantiss_greater_0[19]~16 (
// Equation(s):
// \u_MANTISSA_unit|w_mantiss_greater_0[19]~16_combout  = ( r_mantissa_A[19] & ( (!\r_diff_signal~q ) # (r_mantissa_B[19]) ) ) # ( !r_mantissa_A[19] & ( (\r_diff_signal~q  & r_mantissa_B[19]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\r_diff_signal~q ),
	.datad(!r_mantissa_B[19]),
	.datae(gnd),
	.dataf(!r_mantissa_A[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|w_mantiss_greater_0[19]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|w_mantiss_greater_0[19]~16 .extended_lut = "off";
defparam \u_MANTISSA_unit|w_mantiss_greater_0[19]~16 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \u_MANTISSA_unit|w_mantiss_greater_0[19]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N48
cyclonev_lcell_comb \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum[3] (
// Equation(s):
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [3] = ( \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~3_combout  & ( !\u_MANTISSA_unit|w_mantiss_greater_0[18]~15_combout  $ 
// (!\u_MANTISSA_unit|w_mantiss_greater_0[19]~16_combout ) ) ) # ( !\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~3_combout  & ( \u_MANTISSA_unit|w_mantiss_greater_0[19]~16_combout  ) )

	.dataa(gnd),
	.datab(!\u_MANTISSA_unit|w_mantiss_greater_0[18]~15_combout ),
	.datac(!\u_MANTISSA_unit|w_mantiss_greater_0[19]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum[3] .extended_lut = "off";
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum[3] .lut_mask = 64'h0F0F0F0F3C3C3C3C;
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N49
dffeas \o_mantissa[19]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[4].CLA_4BIT_UNIT_1|sum [3]),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_mantissa[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_mantissa[19]~reg0 .is_wysiwyg = "true";
defparam \o_mantissa[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \i_mantissa_B[20]~input (
	.i(i_mantissa_B[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_B[20]~input_o ));
// synopsys translate_off
defparam \i_mantissa_B[20]~input .bus_hold = "false";
defparam \i_mantissa_B[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N24
cyclonev_lcell_comb \r_mantissa_B[20]~feeder (
// Equation(s):
// \r_mantissa_B[20]~feeder_combout  = ( \i_mantissa_B[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_mantissa_B[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_mantissa_B[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_mantissa_B[20]~feeder .extended_lut = "off";
defparam \r_mantissa_B[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_mantissa_B[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N26
dffeas \r_mantissa_B[20] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\r_mantissa_B[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_B[20]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_B[20] .is_wysiwyg = "true";
defparam \r_mantissa_B[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \i_mantissa_A[20]~input (
	.i(i_mantissa_A[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_A[20]~input_o ));
// synopsys translate_off
defparam \i_mantissa_A[20]~input .bus_hold = "false";
defparam \i_mantissa_A[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N18
cyclonev_lcell_comb \r_mantissa_A[20]~feeder (
// Equation(s):
// \r_mantissa_A[20]~feeder_combout  = ( \i_mantissa_A[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_mantissa_A[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_mantissa_A[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_mantissa_A[20]~feeder .extended_lut = "off";
defparam \r_mantissa_A[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_mantissa_A[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N20
dffeas \r_mantissa_A[20] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\r_mantissa_A[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_A[20] .is_wysiwyg = "true";
defparam \r_mantissa_A[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N36
cyclonev_lcell_comb \u_MANTISSA_unit|w_mantiss_greater_0[20]~17 (
// Equation(s):
// \u_MANTISSA_unit|w_mantiss_greater_0[20]~17_combout  = ( \r_diff_signal~q  & ( r_mantissa_B[20] ) ) # ( !\r_diff_signal~q  & ( r_mantissa_A[20] ) )

	.dataa(!r_mantissa_B[20]),
	.datab(gnd),
	.datac(!r_mantissa_A[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_diff_signal~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|w_mantiss_greater_0[20]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|w_mantiss_greater_0[20]~17 .extended_lut = "off";
defparam \u_MANTISSA_unit|w_mantiss_greater_0[20]~17 .lut_mask = 64'h0F0F0F0F55555555;
defparam \u_MANTISSA_unit|w_mantiss_greater_0[20]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N18
cyclonev_lcell_comb \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum[0] (
// Equation(s):
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [0] = ( \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~3_combout  & ( !\u_MANTISSA_unit|w_mantiss_greater_0[20]~17_combout  $ 
// (((!\u_MANTISSA_unit|w_mantiss_greater_0[18]~15_combout ) # (!\u_MANTISSA_unit|w_mantiss_greater_0[19]~16_combout ))) ) ) # ( !\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~3_combout  & ( \u_MANTISSA_unit|w_mantiss_greater_0[20]~17_combout  ) 
// )

	.dataa(gnd),
	.datab(!\u_MANTISSA_unit|w_mantiss_greater_0[18]~15_combout ),
	.datac(!\u_MANTISSA_unit|w_mantiss_greater_0[20]~17_combout ),
	.datad(!\u_MANTISSA_unit|w_mantiss_greater_0[19]~16_combout ),
	.datae(gnd),
	.dataf(!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum[0] .extended_lut = "off";
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum[0] .lut_mask = 64'h0F0F0F0F0F3C0F3C;
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N19
dffeas \o_mantissa[20]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [0]),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_mantissa[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_mantissa[20]~reg0 .is_wysiwyg = "true";
defparam \o_mantissa[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N41
cyclonev_io_ibuf \i_mantissa_A[21]~input (
	.i(i_mantissa_A[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_A[21]~input_o ));
// synopsys translate_off
defparam \i_mantissa_A[21]~input .bus_hold = "false";
defparam \i_mantissa_A[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y3_N23
dffeas \r_mantissa_A[21] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_A[21]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_A[21] .is_wysiwyg = "true";
defparam \r_mantissa_A[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N35
cyclonev_io_ibuf \i_mantissa_B[21]~input (
	.i(i_mantissa_B[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_B[21]~input_o ));
// synopsys translate_off
defparam \i_mantissa_B[21]~input .bus_hold = "false";
defparam \i_mantissa_B[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y2_N35
dffeas \r_mantissa_B[21] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_B[21]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_B[21]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_B[21] .is_wysiwyg = "true";
defparam \r_mantissa_B[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N21
cyclonev_lcell_comb \u_MANTISSA_unit|w_mantiss_greater_0[21]~18 (
// Equation(s):
// \u_MANTISSA_unit|w_mantiss_greater_0[21]~18_combout  = ( r_mantissa_B[21] & ( (r_mantissa_A[21]) # (\r_diff_signal~q ) ) ) # ( !r_mantissa_B[21] & ( (!\r_diff_signal~q  & r_mantissa_A[21]) ) )

	.dataa(!\r_diff_signal~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!r_mantissa_A[21]),
	.datae(gnd),
	.dataf(!r_mantissa_B[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|w_mantiss_greater_0[21]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|w_mantiss_greater_0[21]~18 .extended_lut = "off";
defparam \u_MANTISSA_unit|w_mantiss_greater_0[21]~18 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \u_MANTISSA_unit|w_mantiss_greater_0[21]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N24
cyclonev_lcell_comb \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum[1] (
// Equation(s):
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [1] = ( \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~3_combout  & ( \u_MANTISSA_unit|w_mantiss_greater_0[18]~15_combout  & ( 
// !\u_MANTISSA_unit|w_mantiss_greater_0[21]~18_combout  $ (((!\u_MANTISSA_unit|w_mantiss_greater_0[20]~17_combout ) # (!\u_MANTISSA_unit|w_mantiss_greater_0[19]~16_combout ))) ) ) ) # ( !\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~3_combout  
// & ( \u_MANTISSA_unit|w_mantiss_greater_0[18]~15_combout  & ( \u_MANTISSA_unit|w_mantiss_greater_0[21]~18_combout  ) ) ) # ( \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~3_combout  & ( !\u_MANTISSA_unit|w_mantiss_greater_0[18]~15_combout  & ( 
// \u_MANTISSA_unit|w_mantiss_greater_0[21]~18_combout  ) ) ) # ( !\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~3_combout  & ( !\u_MANTISSA_unit|w_mantiss_greater_0[18]~15_combout  & ( \u_MANTISSA_unit|w_mantiss_greater_0[21]~18_combout  ) ) )

	.dataa(!\u_MANTISSA_unit|w_mantiss_greater_0[20]~17_combout ),
	.datab(!\u_MANTISSA_unit|w_mantiss_greater_0[19]~16_combout ),
	.datac(!\u_MANTISSA_unit|w_mantiss_greater_0[21]~18_combout ),
	.datad(gnd),
	.datae(!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~3_combout ),
	.dataf(!\u_MANTISSA_unit|w_mantiss_greater_0[18]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum[1] .extended_lut = "off";
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum[1] .lut_mask = 64'h0F0F0F0F0F0F1E1E;
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N25
dffeas \o_mantissa[21]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [1]),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_mantissa[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_mantissa[21]~reg0 .is_wysiwyg = "true";
defparam \o_mantissa[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \i_mantissa_A[22]~input (
	.i(i_mantissa_A[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_A[22]~input_o ));
// synopsys translate_off
defparam \i_mantissa_A[22]~input .bus_hold = "false";
defparam \i_mantissa_A[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N21
cyclonev_lcell_comb \r_mantissa_A[22]~feeder (
// Equation(s):
// \r_mantissa_A[22]~feeder_combout  = ( \i_mantissa_A[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_mantissa_A[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_mantissa_A[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_mantissa_A[22]~feeder .extended_lut = "off";
defparam \r_mantissa_A[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_mantissa_A[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N23
dffeas \r_mantissa_A[22] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\r_mantissa_A[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_A[22] .is_wysiwyg = "true";
defparam \r_mantissa_A[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \i_mantissa_B[22]~input (
	.i(i_mantissa_B[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_B[22]~input_o ));
// synopsys translate_off
defparam \i_mantissa_B[22]~input .bus_hold = "false";
defparam \i_mantissa_B[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N0
cyclonev_lcell_comb \r_mantissa_B[22]~feeder (
// Equation(s):
// \r_mantissa_B[22]~feeder_combout  = ( \i_mantissa_B[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_mantissa_B[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_mantissa_B[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_mantissa_B[22]~feeder .extended_lut = "off";
defparam \r_mantissa_B[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_mantissa_B[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N2
dffeas \r_mantissa_B[22] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\r_mantissa_B[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_B[22]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_B[22] .is_wysiwyg = "true";
defparam \r_mantissa_B[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N54
cyclonev_lcell_comb \u_MANTISSA_unit|w_mantiss_greater_0[22]~19 (
// Equation(s):
// \u_MANTISSA_unit|w_mantiss_greater_0[22]~19_combout  = ( \r_diff_signal~q  & ( r_mantissa_B[22] ) ) # ( !\r_diff_signal~q  & ( r_mantissa_A[22] ) )

	.dataa(!r_mantissa_A[22]),
	.datab(gnd),
	.datac(!r_mantissa_B[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_diff_signal~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|w_mantiss_greater_0[22]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|w_mantiss_greater_0[22]~19 .extended_lut = "off";
defparam \u_MANTISSA_unit|w_mantiss_greater_0[22]~19 .lut_mask = 64'h555555550F0F0F0F;
defparam \u_MANTISSA_unit|w_mantiss_greater_0[22]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N9
cyclonev_lcell_comb \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum[2] (
// Equation(s):
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [2] = ( \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~3_combout  & ( \u_MANTISSA_unit|w_mantiss_greater_0[18]~15_combout  & ( 
// !\u_MANTISSA_unit|w_mantiss_greater_0[22]~19_combout  $ (((!\u_MANTISSA_unit|w_mantiss_greater_0[21]~18_combout ) # ((!\u_MANTISSA_unit|w_mantiss_greater_0[19]~16_combout ) # (!\u_MANTISSA_unit|w_mantiss_greater_0[20]~17_combout )))) ) ) ) # ( 
// !\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~3_combout  & ( \u_MANTISSA_unit|w_mantiss_greater_0[18]~15_combout  & ( \u_MANTISSA_unit|w_mantiss_greater_0[22]~19_combout  ) ) ) # ( 
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~3_combout  & ( !\u_MANTISSA_unit|w_mantiss_greater_0[18]~15_combout  & ( \u_MANTISSA_unit|w_mantiss_greater_0[22]~19_combout  ) ) ) # ( 
// !\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~3_combout  & ( !\u_MANTISSA_unit|w_mantiss_greater_0[18]~15_combout  & ( \u_MANTISSA_unit|w_mantiss_greater_0[22]~19_combout  ) ) )

	.dataa(!\u_MANTISSA_unit|w_mantiss_greater_0[21]~18_combout ),
	.datab(!\u_MANTISSA_unit|w_mantiss_greater_0[22]~19_combout ),
	.datac(!\u_MANTISSA_unit|w_mantiss_greater_0[19]~16_combout ),
	.datad(!\u_MANTISSA_unit|w_mantiss_greater_0[20]~17_combout ),
	.datae(!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~3_combout ),
	.dataf(!\u_MANTISSA_unit|w_mantiss_greater_0[18]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum[2] .extended_lut = "off";
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum[2] .lut_mask = 64'h3333333333333336;
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N10
dffeas \o_mantissa[22]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [2]),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_mantissa[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_mantissa[22]~reg0 .is_wysiwyg = "true";
defparam \o_mantissa[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \i_mantissa_B[23]~input (
	.i(i_mantissa_B[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_B[23]~input_o ));
// synopsys translate_off
defparam \i_mantissa_B[23]~input .bus_hold = "false";
defparam \i_mantissa_B[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N39
cyclonev_lcell_comb \r_mantissa_B[23]~feeder (
// Equation(s):
// \r_mantissa_B[23]~feeder_combout  = ( \i_mantissa_B[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_mantissa_B[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_mantissa_B[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_mantissa_B[23]~feeder .extended_lut = "off";
defparam \r_mantissa_B[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_mantissa_B[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N41
dffeas \r_mantissa_B[23] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\r_mantissa_B[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_B[23]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_B[23] .is_wysiwyg = "true";
defparam \r_mantissa_B[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \i_mantissa_A[23]~input (
	.i(i_mantissa_A[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_A[23]~input_o ));
// synopsys translate_off
defparam \i_mantissa_A[23]~input .bus_hold = "false";
defparam \i_mantissa_A[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y2_N10
dffeas \r_mantissa_A[23] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_A[23]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_A[23] .is_wysiwyg = "true";
defparam \r_mantissa_A[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N6
cyclonev_lcell_comb \u_MANTISSA_unit|w_mantiss_greater_0[23]~20 (
// Equation(s):
// \u_MANTISSA_unit|w_mantiss_greater_0[23]~20_combout  = ( r_mantissa_A[23] & ( \r_diff_signal~q  & ( r_mantissa_B[23] ) ) ) # ( !r_mantissa_A[23] & ( \r_diff_signal~q  & ( r_mantissa_B[23] ) ) ) # ( r_mantissa_A[23] & ( !\r_diff_signal~q  ) )

	.dataa(gnd),
	.datab(!r_mantissa_B[23]),
	.datac(gnd),
	.datad(gnd),
	.datae(!r_mantissa_A[23]),
	.dataf(!\r_diff_signal~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|w_mantiss_greater_0[23]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|w_mantiss_greater_0[23]~20 .extended_lut = "off";
defparam \u_MANTISSA_unit|w_mantiss_greater_0[23]~20 .lut_mask = 64'h0000FFFF33333333;
defparam \u_MANTISSA_unit|w_mantiss_greater_0[23]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N51
cyclonev_lcell_comb \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~4 (
// Equation(s):
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~4_combout  = ( \u_MANTISSA_unit|w_mantiss_greater_0[18]~15_combout  & ( \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~3_combout  & ( 
// (\u_MANTISSA_unit|w_mantiss_greater_0[19]~16_combout  & (\u_MANTISSA_unit|w_mantiss_greater_0[20]~17_combout  & (\u_MANTISSA_unit|w_mantiss_greater_0[21]~18_combout  & \u_MANTISSA_unit|w_mantiss_greater_0[22]~19_combout ))) ) ) )

	.dataa(!\u_MANTISSA_unit|w_mantiss_greater_0[19]~16_combout ),
	.datab(!\u_MANTISSA_unit|w_mantiss_greater_0[20]~17_combout ),
	.datac(!\u_MANTISSA_unit|w_mantiss_greater_0[21]~18_combout ),
	.datad(!\u_MANTISSA_unit|w_mantiss_greater_0[22]~19_combout ),
	.datae(!\u_MANTISSA_unit|w_mantiss_greater_0[18]~15_combout ),
	.dataf(!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~4 .extended_lut = "off";
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~4 .lut_mask = 64'h0000000000000001;
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N39
cyclonev_lcell_comb \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum[3] (
// Equation(s):
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [3] = ( \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~4_combout  & ( !\u_MANTISSA_unit|w_mantiss_greater_0[23]~20_combout  ) ) # ( 
// !\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~4_combout  & ( \u_MANTISSA_unit|w_mantiss_greater_0[23]~20_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_MANTISSA_unit|w_mantiss_greater_0[23]~20_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum[3] .extended_lut = "off";
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum[3] .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N40
dffeas \o_mantissa[23]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[5].CLA_4BIT_UNIT_1|sum [3]),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_mantissa[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_mantissa[23]~reg0 .is_wysiwyg = "true";
defparam \o_mantissa[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf \i_mantissa_A[24]~input (
	.i(i_mantissa_A[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_A[24]~input_o ));
// synopsys translate_off
defparam \i_mantissa_A[24]~input .bus_hold = "false";
defparam \i_mantissa_A[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N57
cyclonev_lcell_comb \r_mantissa_A[24]~feeder (
// Equation(s):
// \r_mantissa_A[24]~feeder_combout  = ( \i_mantissa_A[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_mantissa_A[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_mantissa_A[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_mantissa_A[24]~feeder .extended_lut = "off";
defparam \r_mantissa_A[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_mantissa_A[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N58
dffeas \r_mantissa_A[24] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\r_mantissa_A[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_A[24] .is_wysiwyg = "true";
defparam \r_mantissa_A[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \i_mantissa_B[24]~input (
	.i(i_mantissa_B[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_B[24]~input_o ));
// synopsys translate_off
defparam \i_mantissa_B[24]~input .bus_hold = "false";
defparam \i_mantissa_B[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N36
cyclonev_lcell_comb \r_mantissa_B[24]~feeder (
// Equation(s):
// \r_mantissa_B[24]~feeder_combout  = ( \i_mantissa_B[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_mantissa_B[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_mantissa_B[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_mantissa_B[24]~feeder .extended_lut = "off";
defparam \r_mantissa_B[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_mantissa_B[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N37
dffeas \r_mantissa_B[24] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\r_mantissa_B[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_B[24]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_B[24] .is_wysiwyg = "true";
defparam \r_mantissa_B[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N9
cyclonev_lcell_comb \u_MANTISSA_unit|w_mantiss_greater_0[24]~21 (
// Equation(s):
// \u_MANTISSA_unit|w_mantiss_greater_0[24]~21_combout  = (!\r_diff_signal~q  & (r_mantissa_A[24])) # (\r_diff_signal~q  & ((r_mantissa_B[24])))

	.dataa(!r_mantissa_A[24]),
	.datab(!\r_diff_signal~q ),
	.datac(!r_mantissa_B[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|w_mantiss_greater_0[24]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|w_mantiss_greater_0[24]~21 .extended_lut = "off";
defparam \u_MANTISSA_unit|w_mantiss_greater_0[24]~21 .lut_mask = 64'h4747474747474747;
defparam \u_MANTISSA_unit|w_mantiss_greater_0[24]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N3
cyclonev_lcell_comb \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[0] (
// Equation(s):
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [0] = ( \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~4_combout  & ( !\u_MANTISSA_unit|w_mantiss_greater_0[23]~20_combout  $ 
// (!\u_MANTISSA_unit|w_mantiss_greater_0[24]~21_combout ) ) ) # ( !\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~4_combout  & ( \u_MANTISSA_unit|w_mantiss_greater_0[24]~21_combout  ) )

	.dataa(gnd),
	.datab(!\u_MANTISSA_unit|w_mantiss_greater_0[23]~20_combout ),
	.datac(gnd),
	.datad(!\u_MANTISSA_unit|w_mantiss_greater_0[24]~21_combout ),
	.datae(gnd),
	.dataf(!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[0] .extended_lut = "off";
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[0] .lut_mask = 64'h00FF00FF33CC33CC;
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N4
dffeas \o_mantissa[24]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [0]),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_mantissa[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_mantissa[24]~reg0 .is_wysiwyg = "true";
defparam \o_mantissa[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N41
cyclonev_io_ibuf \i_mantissa_A[25]~input (
	.i(i_mantissa_A[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_A[25]~input_o ));
// synopsys translate_off
defparam \i_mantissa_A[25]~input .bus_hold = "false";
defparam \i_mantissa_A[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y2_N50
dffeas \r_mantissa_A[25] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_A[25]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_A[25] .is_wysiwyg = "true";
defparam \r_mantissa_A[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N58
cyclonev_io_ibuf \i_mantissa_B[25]~input (
	.i(i_mantissa_B[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_B[25]~input_o ));
// synopsys translate_off
defparam \i_mantissa_B[25]~input .bus_hold = "false";
defparam \i_mantissa_B[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N3
cyclonev_lcell_comb \r_mantissa_B[25]~feeder (
// Equation(s):
// \r_mantissa_B[25]~feeder_combout  = ( \i_mantissa_B[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_mantissa_B[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_mantissa_B[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_mantissa_B[25]~feeder .extended_lut = "off";
defparam \r_mantissa_B[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_mantissa_B[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N5
dffeas \r_mantissa_B[25] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\r_mantissa_B[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_B[25]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_B[25] .is_wysiwyg = "true";
defparam \r_mantissa_B[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N51
cyclonev_lcell_comb \u_MANTISSA_unit|w_mantiss_greater_0[25]~22 (
// Equation(s):
// \u_MANTISSA_unit|w_mantiss_greater_0[25]~22_combout  = ( r_mantissa_B[25] & ( \r_diff_signal~q  ) ) # ( r_mantissa_B[25] & ( !\r_diff_signal~q  & ( r_mantissa_A[25] ) ) ) # ( !r_mantissa_B[25] & ( !\r_diff_signal~q  & ( r_mantissa_A[25] ) ) )

	.dataa(!r_mantissa_A[25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!r_mantissa_B[25]),
	.dataf(!\r_diff_signal~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|w_mantiss_greater_0[25]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|w_mantiss_greater_0[25]~22 .extended_lut = "off";
defparam \u_MANTISSA_unit|w_mantiss_greater_0[25]~22 .lut_mask = 64'h555555550000FFFF;
defparam \u_MANTISSA_unit|w_mantiss_greater_0[25]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N24
cyclonev_lcell_comb \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[1] (
// Equation(s):
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [1] = ( \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~4_combout  & ( !\u_MANTISSA_unit|w_mantiss_greater_0[25]~22_combout  $ 
// (((!\u_MANTISSA_unit|w_mantiss_greater_0[23]~20_combout ) # (!\u_MANTISSA_unit|w_mantiss_greater_0[24]~21_combout ))) ) ) # ( !\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~4_combout  & ( \u_MANTISSA_unit|w_mantiss_greater_0[25]~22_combout  ) 
// )

	.dataa(gnd),
	.datab(!\u_MANTISSA_unit|w_mantiss_greater_0[23]~20_combout ),
	.datac(!\u_MANTISSA_unit|w_mantiss_greater_0[24]~21_combout ),
	.datad(!\u_MANTISSA_unit|w_mantiss_greater_0[25]~22_combout ),
	.datae(gnd),
	.dataf(!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[1] .extended_lut = "off";
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[1] .lut_mask = 64'h00FF00FF03FC03FC;
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N25
dffeas \o_mantissa[25]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [1]),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_mantissa[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_mantissa[25]~reg0 .is_wysiwyg = "true";
defparam \o_mantissa[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \i_mantissa_B[26]~input (
	.i(i_mantissa_B[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_B[26]~input_o ));
// synopsys translate_off
defparam \i_mantissa_B[26]~input .bus_hold = "false";
defparam \i_mantissa_B[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N18
cyclonev_lcell_comb \r_mantissa_B[26]~feeder (
// Equation(s):
// \r_mantissa_B[26]~feeder_combout  = ( \i_mantissa_B[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_mantissa_B[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\r_mantissa_B[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \r_mantissa_B[26]~feeder .extended_lut = "off";
defparam \r_mantissa_B[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \r_mantissa_B[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N20
dffeas \r_mantissa_B[26] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\r_mantissa_B[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_B[26]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_B[26] .is_wysiwyg = "true";
defparam \r_mantissa_B[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cyclonev_io_ibuf \i_mantissa_A[26]~input (
	.i(i_mantissa_A[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_A[26]~input_o ));
// synopsys translate_off
defparam \i_mantissa_A[26]~input .bus_hold = "false";
defparam \i_mantissa_A[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y2_N53
dffeas \r_mantissa_A[26] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_A[26]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_A[26] .is_wysiwyg = "true";
defparam \r_mantissa_A[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N42
cyclonev_lcell_comb \u_MANTISSA_unit|w_mantiss_greater_0[26]~23 (
// Equation(s):
// \u_MANTISSA_unit|w_mantiss_greater_0[26]~23_combout  = ( \r_diff_signal~q  & ( r_mantissa_B[26] ) ) # ( !\r_diff_signal~q  & ( r_mantissa_A[26] ) )

	.dataa(!r_mantissa_B[26]),
	.datab(gnd),
	.datac(!r_mantissa_A[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\r_diff_signal~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|w_mantiss_greater_0[26]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|w_mantiss_greater_0[26]~23 .extended_lut = "off";
defparam \u_MANTISSA_unit|w_mantiss_greater_0[26]~23 .lut_mask = 64'h0F0F0F0F55555555;
defparam \u_MANTISSA_unit|w_mantiss_greater_0[26]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N6
cyclonev_lcell_comb \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[2] (
// Equation(s):
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [2] = ( \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~4_combout  & ( !\u_MANTISSA_unit|w_mantiss_greater_0[26]~23_combout  $ 
// (((!\u_MANTISSA_unit|w_mantiss_greater_0[25]~22_combout ) # ((!\u_MANTISSA_unit|w_mantiss_greater_0[24]~21_combout ) # (!\u_MANTISSA_unit|w_mantiss_greater_0[23]~20_combout )))) ) ) # ( !\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~4_combout 
//  & ( \u_MANTISSA_unit|w_mantiss_greater_0[26]~23_combout  ) )

	.dataa(!\u_MANTISSA_unit|w_mantiss_greater_0[25]~22_combout ),
	.datab(!\u_MANTISSA_unit|w_mantiss_greater_0[24]~21_combout ),
	.datac(!\u_MANTISSA_unit|w_mantiss_greater_0[23]~20_combout ),
	.datad(!\u_MANTISSA_unit|w_mantiss_greater_0[26]~23_combout ),
	.datae(gnd),
	.dataf(!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[2] .extended_lut = "off";
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[2] .lut_mask = 64'h00FF00FF01FE01FE;
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N7
dffeas \o_mantissa[26]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [2]),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_mantissa[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_mantissa[26]~reg0 .is_wysiwyg = "true";
defparam \o_mantissa[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \i_mantissa_B[27]~input (
	.i(i_mantissa_B[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_B[27]~input_o ));
// synopsys translate_off
defparam \i_mantissa_B[27]~input .bus_hold = "false";
defparam \i_mantissa_B[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y2_N26
dffeas \r_mantissa_B[27] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_B[27]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_B[27]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_B[27] .is_wysiwyg = "true";
defparam \r_mantissa_B[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf \i_mantissa_A[27]~input (
	.i(i_mantissa_A[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_mantissa_A[27]~input_o ));
// synopsys translate_off
defparam \i_mantissa_A[27]~input .bus_hold = "false";
defparam \i_mantissa_A[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y2_N28
dffeas \r_mantissa_A[27] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_mantissa_A[27]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_mantissa_A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \r_mantissa_A[27] .is_wysiwyg = "true";
defparam \r_mantissa_A[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N12
cyclonev_lcell_comb \u_MANTISSA_unit|w_mantiss_greater_0[27]~24 (
// Equation(s):
// \u_MANTISSA_unit|w_mantiss_greater_0[27]~24_combout  = ( r_mantissa_A[27] & ( (!\r_diff_signal~q ) # (r_mantissa_B[27]) ) ) # ( !r_mantissa_A[27] & ( (\r_diff_signal~q  & r_mantissa_B[27]) ) )

	.dataa(!\r_diff_signal~q ),
	.datab(gnd),
	.datac(!r_mantissa_B[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!r_mantissa_A[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|w_mantiss_greater_0[27]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|w_mantiss_greater_0[27]~24 .extended_lut = "off";
defparam \u_MANTISSA_unit|w_mantiss_greater_0[27]~24 .lut_mask = 64'h05050505AFAFAFAF;
defparam \u_MANTISSA_unit|w_mantiss_greater_0[27]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N18
cyclonev_lcell_comb \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3] (
// Equation(s):
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [3] = ( \u_MANTISSA_unit|w_mantiss_greater_0[26]~23_combout  & ( \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~4_combout  & ( 
// !\u_MANTISSA_unit|w_mantiss_greater_0[27]~24_combout  $ (((!\u_MANTISSA_unit|w_mantiss_greater_0[24]~21_combout ) # ((!\u_MANTISSA_unit|w_mantiss_greater_0[25]~22_combout ) # (!\u_MANTISSA_unit|w_mantiss_greater_0[23]~20_combout )))) ) ) ) # ( 
// !\u_MANTISSA_unit|w_mantiss_greater_0[26]~23_combout  & ( \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~4_combout  & ( \u_MANTISSA_unit|w_mantiss_greater_0[27]~24_combout  ) ) ) # ( \u_MANTISSA_unit|w_mantiss_greater_0[26]~23_combout  & ( 
// !\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~4_combout  & ( \u_MANTISSA_unit|w_mantiss_greater_0[27]~24_combout  ) ) ) # ( !\u_MANTISSA_unit|w_mantiss_greater_0[26]~23_combout  & ( 
// !\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~4_combout  & ( \u_MANTISSA_unit|w_mantiss_greater_0[27]~24_combout  ) ) )

	.dataa(!\u_MANTISSA_unit|w_mantiss_greater_0[24]~21_combout ),
	.datab(!\u_MANTISSA_unit|w_mantiss_greater_0[25]~22_combout ),
	.datac(!\u_MANTISSA_unit|w_mantiss_greater_0[27]~24_combout ),
	.datad(!\u_MANTISSA_unit|w_mantiss_greater_0[23]~20_combout ),
	.datae(!\u_MANTISSA_unit|w_mantiss_greater_0[26]~23_combout ),
	.dataf(!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3] .extended_lut = "off";
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3] .lut_mask = 64'h0F0F0F0F0F0F0F1E;
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N19
dffeas \o_mantissa[27]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|CLA_BLOCK_GEN[6].CLA_4BIT_UNIT_1|sum [3]),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_mantissa[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_mantissa[27]~reg0 .is_wysiwyg = "true";
defparam \o_mantissa[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N54
cyclonev_lcell_comb \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~5 (
// Equation(s):
// \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~5_combout  = ( \u_MANTISSA_unit|w_mantiss_greater_0[25]~22_combout  & ( \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~4_combout  & ( 
// (\u_MANTISSA_unit|w_mantiss_greater_0[24]~21_combout  & (\u_MANTISSA_unit|w_mantiss_greater_0[26]~23_combout  & (\u_MANTISSA_unit|w_mantiss_greater_0[27]~24_combout  & \u_MANTISSA_unit|w_mantiss_greater_0[23]~20_combout ))) ) ) )

	.dataa(!\u_MANTISSA_unit|w_mantiss_greater_0[24]~21_combout ),
	.datab(!\u_MANTISSA_unit|w_mantiss_greater_0[26]~23_combout ),
	.datac(!\u_MANTISSA_unit|w_mantiss_greater_0[27]~24_combout ),
	.datad(!\u_MANTISSA_unit|w_mantiss_greater_0[23]~20_combout ),
	.datae(!\u_MANTISSA_unit|w_mantiss_greater_0[25]~22_combout ),
	.dataf(!\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~5 .extended_lut = "off";
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~5 .lut_mask = 64'h0000000000000001;
defparam \u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N55
dffeas \o_overflow~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\u_MANTISSA_unit|ALU_UNIT|ALU_COMM_UNIT|CLA_28BIT_UNIT|w_c~5_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_overflow~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_overflow~reg0 .is_wysiwyg = "true";
defparam \o_overflow~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N52
cyclonev_io_ibuf \i_alu_op[0]~input (
	.i(i_alu_op[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_alu_op[0]~input_o ));
// synopsys translate_off
defparam \i_alu_op[0]~input .bus_hold = "false";
defparam \i_alu_op[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y29_N21
cyclonev_io_ibuf \i_diff_value[0]~input (
	.i(i_diff_value[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_diff_value[0]~input_o ));
// synopsys translate_off
defparam \i_diff_value[0]~input .bus_hold = "false";
defparam \i_diff_value[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y54_N55
cyclonev_io_ibuf \i_diff_value[1]~input (
	.i(i_diff_value[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_diff_value[1]~input_o ));
// synopsys translate_off
defparam \i_diff_value[1]~input .bus_hold = "false";
defparam \i_diff_value[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y81_N52
cyclonev_io_ibuf \i_diff_value[2]~input (
	.i(i_diff_value[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_diff_value[2]~input_o ));
// synopsys translate_off
defparam \i_diff_value[2]~input .bus_hold = "false";
defparam \i_diff_value[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N38
cyclonev_io_ibuf \i_diff_value[3]~input (
	.i(i_diff_value[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_diff_value[3]~input_o ));
// synopsys translate_off
defparam \i_diff_value[3]~input .bus_hold = "false";
defparam \i_diff_value[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \i_diff_value[4]~input (
	.i(i_diff_value[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_diff_value[4]~input_o ));
// synopsys translate_off
defparam \i_diff_value[4]~input .bus_hold = "false";
defparam \i_diff_value[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y81_N41
cyclonev_io_ibuf \i_diff_value[5]~input (
	.i(i_diff_value[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_diff_value[5]~input_o ));
// synopsys translate_off
defparam \i_diff_value[5]~input .bus_hold = "false";
defparam \i_diff_value[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y81_N41
cyclonev_io_ibuf \i_diff_value[6]~input (
	.i(i_diff_value[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_diff_value[6]~input_o ));
// synopsys translate_off
defparam \i_diff_value[6]~input .bus_hold = "false";
defparam \i_diff_value[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y81_N19
cyclonev_io_ibuf \i_diff_value[7]~input (
	.i(i_diff_value[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_diff_value[7]~input_o ));
// synopsys translate_off
defparam \i_diff_value[7]~input .bus_hold = "false";
defparam \i_diff_value[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y57_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
