{
  "module_name": "clk-s5pv210.c",
  "hash_id": "9be16ee64365c9920699dd544027ef71cf597ab4d44a140791aba8c7bbaa2fe4",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/samsung/clk-s5pv210.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/of.h>\n#include <linux/of_address.h>\n\n#include \"clk.h\"\n#include \"clk-pll.h\"\n\n#include <dt-bindings/clock/s5pv210.h>\n\n \n#define APLL_LOCK\t\t0x0000\n#define MPLL_LOCK\t\t0x0008\n#define EPLL_LOCK\t\t0x0010\n#define VPLL_LOCK\t\t0x0020\n#define APLL_CON0\t\t0x0100\n#define APLL_CON1\t\t0x0104\n#define MPLL_CON\t\t0x0108\n#define EPLL_CON0\t\t0x0110\n#define EPLL_CON1\t\t0x0114\n#define VPLL_CON\t\t0x0120\n#define CLK_SRC0\t\t0x0200\n#define CLK_SRC1\t\t0x0204\n#define CLK_SRC2\t\t0x0208\n#define CLK_SRC3\t\t0x020c\n#define CLK_SRC4\t\t0x0210\n#define CLK_SRC5\t\t0x0214\n#define CLK_SRC6\t\t0x0218\n#define CLK_SRC_MASK0\t\t0x0280\n#define CLK_SRC_MASK1\t\t0x0284\n#define CLK_DIV0\t\t0x0300\n#define CLK_DIV1\t\t0x0304\n#define CLK_DIV2\t\t0x0308\n#define CLK_DIV3\t\t0x030c\n#define CLK_DIV4\t\t0x0310\n#define CLK_DIV5\t\t0x0314\n#define CLK_DIV6\t\t0x0318\n#define CLK_DIV7\t\t0x031c\n#define CLK_GATE_MAIN0\t\t0x0400\n#define CLK_GATE_MAIN1\t\t0x0404\n#define CLK_GATE_MAIN2\t\t0x0408\n#define CLK_GATE_PERI0\t\t0x0420\n#define CLK_GATE_PERI1\t\t0x0424\n#define CLK_GATE_SCLK0\t\t0x0440\n#define CLK_GATE_SCLK1\t\t0x0444\n#define CLK_GATE_IP0\t\t0x0460\n#define CLK_GATE_IP1\t\t0x0464\n#define CLK_GATE_IP2\t\t0x0468\n#define CLK_GATE_IP3\t\t0x046c\n#define CLK_GATE_IP4\t\t0x0470\n#define CLK_GATE_BLOCK\t\t0x0480\n#define CLK_GATE_IP5\t\t0x0484\n#define CLK_OUT\t\t\t0x0500\n#define MISC\t\t\t0xe000\n#define OM_STAT\t\t\t0xe100\n\n \nenum {\n\tapll,\n\tmpll,\n\tepll,\n\tvpll,\n};\n\n \nenum {\n\txxti,\n\txusbxti,\n};\n\nstatic void __iomem *reg_base;\n\n \nstatic unsigned long s5pv210_clk_regs[] __initdata = {\n\tCLK_SRC0,\n\tCLK_SRC1,\n\tCLK_SRC2,\n\tCLK_SRC3,\n\tCLK_SRC4,\n\tCLK_SRC5,\n\tCLK_SRC6,\n\tCLK_SRC_MASK0,\n\tCLK_SRC_MASK1,\n\tCLK_DIV0,\n\tCLK_DIV1,\n\tCLK_DIV2,\n\tCLK_DIV3,\n\tCLK_DIV4,\n\tCLK_DIV5,\n\tCLK_DIV6,\n\tCLK_DIV7,\n\tCLK_GATE_MAIN0,\n\tCLK_GATE_MAIN1,\n\tCLK_GATE_MAIN2,\n\tCLK_GATE_PERI0,\n\tCLK_GATE_PERI1,\n\tCLK_GATE_SCLK0,\n\tCLK_GATE_SCLK1,\n\tCLK_GATE_IP0,\n\tCLK_GATE_IP1,\n\tCLK_GATE_IP2,\n\tCLK_GATE_IP3,\n\tCLK_GATE_IP4,\n\tCLK_GATE_IP5,\n\tCLK_GATE_BLOCK,\n\tAPLL_LOCK,\n\tMPLL_LOCK,\n\tEPLL_LOCK,\n\tVPLL_LOCK,\n\tAPLL_CON0,\n\tAPLL_CON1,\n\tMPLL_CON,\n\tEPLL_CON0,\n\tEPLL_CON1,\n\tVPLL_CON,\n\tCLK_OUT,\n};\n\n \nstatic const char *const fin_pll_p[] __initconst = {\n\t\"xxti\",\n\t\"xusbxti\"\n};\n\nstatic const char *const mout_apll_p[] __initconst = {\n\t\"fin_pll\",\n\t\"fout_apll\"\n};\n\nstatic const char *const mout_mpll_p[] __initconst = {\n\t\"fin_pll\",\n\t\"fout_mpll\"\n};\n\nstatic const char *const mout_epll_p[] __initconst = {\n\t\"fin_pll\",\n\t\"fout_epll\"\n};\n\nstatic const char *const mout_vpllsrc_p[] __initconst = {\n\t\"fin_pll\",\n\t\"sclk_hdmi27m\"\n};\n\nstatic const char *const mout_vpll_p[] __initconst = {\n\t\"mout_vpllsrc\",\n\t\"fout_vpll\"\n};\n\nstatic const char *const mout_group1_p[] __initconst = {\n\t\"dout_a2m\",\n\t\"mout_mpll\",\n\t\"mout_epll\",\n\t\"mout_vpll\"\n};\n\nstatic const char *const mout_group2_p[] __initconst = {\n\t\"xxti\",\n\t\"xusbxti\",\n\t\"sclk_hdmi27m\",\n\t\"sclk_usbphy0\",\n\t\"sclk_usbphy1\",\n\t\"sclk_hdmiphy\",\n\t\"mout_mpll\",\n\t\"mout_epll\",\n\t\"mout_vpll\",\n};\n\nstatic const char *const mout_audio0_p[] __initconst = {\n\t\"xxti\",\n\t\"pcmcdclk0\",\n\t\"sclk_hdmi27m\",\n\t\"sclk_usbphy0\",\n\t\"sclk_usbphy1\",\n\t\"sclk_hdmiphy\",\n\t\"mout_mpll\",\n\t\"mout_epll\",\n\t\"mout_vpll\",\n};\n\nstatic const char *const mout_audio1_p[] __initconst = {\n\t\"i2scdclk1\",\n\t\"pcmcdclk1\",\n\t\"sclk_hdmi27m\",\n\t\"sclk_usbphy0\",\n\t\"sclk_usbphy1\",\n\t\"sclk_hdmiphy\",\n\t\"mout_mpll\",\n\t\"mout_epll\",\n\t\"mout_vpll\",\n};\n\nstatic const char *const mout_audio2_p[] __initconst = {\n\t\"i2scdclk2\",\n\t\"pcmcdclk2\",\n\t\"sclk_hdmi27m\",\n\t\"sclk_usbphy0\",\n\t\"sclk_usbphy1\",\n\t\"sclk_hdmiphy\",\n\t\"mout_mpll\",\n\t\"mout_epll\",\n\t\"mout_vpll\",\n};\n\nstatic const char *const mout_spdif_p[] __initconst = {\n\t\"dout_audio0\",\n\t\"dout_audio1\",\n\t\"dout_audio3\",\n};\n\nstatic const char *const mout_group3_p[] __initconst = {\n\t\"mout_apll\",\n\t\"mout_mpll\"\n};\n\nstatic const char *const mout_group4_p[] __initconst = {\n\t\"mout_mpll\",\n\t\"dout_a2m\"\n};\n\nstatic const char *const mout_flash_p[] __initconst = {\n\t\"dout_hclkd\",\n\t\"dout_hclkp\"\n};\n\nstatic const char *const mout_dac_p[] __initconst = {\n\t\"mout_vpll\",\n\t\"sclk_hdmiphy\"\n};\n\nstatic const char *const mout_hdmi_p[] __initconst = {\n\t\"sclk_hdmiphy\",\n\t\"dout_tblk\"\n};\n\nstatic const char *const mout_mixer_p[] __initconst = {\n\t\"mout_dac\",\n\t\"mout_hdmi\"\n};\n\nstatic const char *const mout_vpll_6442_p[] __initconst = {\n\t\"fin_pll\",\n\t\"fout_vpll\"\n};\n\nstatic const char *const mout_mixer_6442_p[] __initconst = {\n\t\"mout_vpll\",\n\t\"dout_mixer\"\n};\n\nstatic const char *const mout_d0sync_6442_p[] __initconst = {\n\t\"mout_dsys\",\n\t\"div_apll\"\n};\n\nstatic const char *const mout_d1sync_6442_p[] __initconst = {\n\t\"mout_psys\",\n\t\"div_apll\"\n};\n\nstatic const char *const mout_group2_6442_p[] __initconst = {\n\t\"fin_pll\",\n\t\"none\",\n\t\"none\",\n\t\"sclk_usbphy0\",\n\t\"none\",\n\t\"none\",\n\t\"mout_mpll\",\n\t\"mout_epll\",\n\t\"mout_vpll\",\n};\n\nstatic const char *const mout_audio0_6442_p[] __initconst = {\n\t\"fin_pll\",\n\t\"pcmcdclk0\",\n\t\"none\",\n\t\"sclk_usbphy0\",\n\t\"none\",\n\t\"none\",\n\t\"mout_mpll\",\n\t\"mout_epll\",\n\t\"mout_vpll\",\n};\n\nstatic const char *const mout_audio1_6442_p[] __initconst = {\n\t\"i2scdclk1\",\n\t\"pcmcdclk1\",\n\t\"none\",\n\t\"sclk_usbphy0\",\n\t\"none\",\n\t\"none\",\n\t\"mout_mpll\",\n\t\"mout_epll\",\n\t\"mout_vpll\",\n\t\"fin_pll\",\n};\n\nstatic const char *const mout_clksel_p[] __initconst = {\n\t\"fout_apll_clkout\",\n\t\"fout_mpll_clkout\",\n\t\"fout_epll\",\n\t\"fout_vpll\",\n\t\"sclk_usbphy0\",\n\t\"sclk_usbphy1\",\n\t\"sclk_hdmiphy\",\n\t\"rtc\",\n\t\"rtc_tick\",\n\t\"dout_hclkm\",\n\t\"dout_pclkm\",\n\t\"dout_hclkd\",\n\t\"dout_pclkd\",\n\t\"dout_hclkp\",\n\t\"dout_pclkp\",\n\t\"dout_apll_clkout\",\n\t\"dout_hpm\",\n\t\"xxti\",\n\t\"xusbxti\",\n\t\"div_dclk\"\n};\n\nstatic const char *const mout_clksel_6442_p[] __initconst = {\n\t\"fout_apll_clkout\",\n\t\"fout_mpll_clkout\",\n\t\"fout_epll\",\n\t\"fout_vpll\",\n\t\"sclk_usbphy0\",\n\t\"none\",\n\t\"none\",\n\t\"rtc\",\n\t\"rtc_tick\",\n\t\"none\",\n\t\"none\",\n\t\"dout_hclkd\",\n\t\"dout_pclkd\",\n\t\"dout_hclkp\",\n\t\"dout_pclkp\",\n\t\"dout_apll_clkout\",\n\t\"none\",\n\t\"fin_pll\",\n\t\"none\",\n\t\"div_dclk\"\n};\n\nstatic const char *const mout_clkout_p[] __initconst = {\n\t\"dout_clkout\",\n\t\"none\",\n\t\"xxti\",\n\t\"xusbxti\"\n};\n\n \nstatic const struct samsung_fixed_factor_clock ffactor_clks[] __initconst = {\n\tFFACTOR(FOUT_APLL_CLKOUT, \"fout_apll_clkout\", \"fout_apll\", 1, 4, 0),\n\tFFACTOR(FOUT_MPLL_CLKOUT, \"fout_mpll_clkout\", \"fout_mpll\", 1, 2, 0),\n\tFFACTOR(DOUT_APLL_CLKOUT, \"dout_apll_clkout\", \"dout_apll\", 1, 4, 0),\n};\n\n \nstatic const struct samsung_mux_clock early_mux_clks[] __initconst = {\n\tMUX_F(FIN_PLL, \"fin_pll\", fin_pll_p, OM_STAT, 0, 1,\n\t\t\t\t\tCLK_MUX_READ_ONLY, 0),\n};\n\n \nstatic const struct samsung_mux_clock mux_clks[] __initconst = {\n\tMUX(MOUT_FLASH, \"mout_flash\", mout_flash_p, CLK_SRC0, 28, 1),\n\tMUX(MOUT_PSYS, \"mout_psys\", mout_group4_p, CLK_SRC0, 24, 1),\n\tMUX(MOUT_DSYS, \"mout_dsys\", mout_group4_p, CLK_SRC0, 20, 1),\n\tMUX(MOUT_MSYS, \"mout_msys\", mout_group3_p, CLK_SRC0, 16, 1),\n\tMUX(MOUT_EPLL, \"mout_epll\", mout_epll_p, CLK_SRC0, 8, 1),\n\tMUX(MOUT_MPLL, \"mout_mpll\", mout_mpll_p, CLK_SRC0, 4, 1),\n\tMUX(MOUT_APLL, \"mout_apll\", mout_apll_p, CLK_SRC0, 0, 1),\n\n\tMUX(MOUT_CLKOUT, \"mout_clkout\", mout_clkout_p, MISC, 8, 2),\n};\n\n \nstatic const struct samsung_mux_clock s5pv210_mux_clks[] __initconst = {\n\tMUX(MOUT_VPLL, \"mout_vpll\", mout_vpll_p, CLK_SRC0, 12, 1),\n\n\tMUX(MOUT_VPLLSRC, \"mout_vpllsrc\", mout_vpllsrc_p, CLK_SRC1, 28, 1),\n\tMUX(MOUT_CSIS, \"mout_csis\", mout_group2_p, CLK_SRC1, 24, 4),\n\tMUX(MOUT_FIMD, \"mout_fimd\", mout_group2_p, CLK_SRC1, 20, 4),\n\tMUX(MOUT_CAM1, \"mout_cam1\", mout_group2_p, CLK_SRC1, 16, 4),\n\tMUX(MOUT_CAM0, \"mout_cam0\", mout_group2_p, CLK_SRC1, 12, 4),\n\tMUX(MOUT_DAC, \"mout_dac\", mout_dac_p, CLK_SRC1, 8, 1),\n\tMUX(MOUT_MIXER, \"mout_mixer\", mout_mixer_p, CLK_SRC1, 4, 1),\n\tMUX(MOUT_HDMI, \"mout_hdmi\", mout_hdmi_p, CLK_SRC1, 0, 1),\n\n\tMUX(MOUT_G2D, \"mout_g2d\", mout_group1_p, CLK_SRC2, 8, 2),\n\tMUX(MOUT_MFC, \"mout_mfc\", mout_group1_p, CLK_SRC2, 4, 2),\n\tMUX(MOUT_G3D, \"mout_g3d\", mout_group1_p, CLK_SRC2, 0, 2),\n\n\tMUX(MOUT_FIMC2, \"mout_fimc2\", mout_group2_p, CLK_SRC3, 20, 4),\n\tMUX(MOUT_FIMC1, \"mout_fimc1\", mout_group2_p, CLK_SRC3, 16, 4),\n\tMUX(MOUT_FIMC0, \"mout_fimc0\", mout_group2_p, CLK_SRC3, 12, 4),\n\n\tMUX(MOUT_UART3, \"mout_uart3\", mout_group2_p, CLK_SRC4, 28, 4),\n\tMUX(MOUT_UART2, \"mout_uart2\", mout_group2_p, CLK_SRC4, 24, 4),\n\tMUX(MOUT_UART1, \"mout_uart1\", mout_group2_p, CLK_SRC4, 20, 4),\n\tMUX(MOUT_UART0, \"mout_uart0\", mout_group2_p, CLK_SRC4, 16, 4),\n\tMUX(MOUT_MMC3, \"mout_mmc3\", mout_group2_p, CLK_SRC4, 12, 4),\n\tMUX(MOUT_MMC2, \"mout_mmc2\", mout_group2_p, CLK_SRC4, 8, 4),\n\tMUX(MOUT_MMC1, \"mout_mmc1\", mout_group2_p, CLK_SRC4, 4, 4),\n\tMUX(MOUT_MMC0, \"mout_mmc0\", mout_group2_p, CLK_SRC4, 0, 4),\n\n\tMUX(MOUT_PWM, \"mout_pwm\", mout_group2_p, CLK_SRC5, 12, 4),\n\tMUX(MOUT_SPI1, \"mout_spi1\", mout_group2_p, CLK_SRC5, 4, 4),\n\tMUX(MOUT_SPI0, \"mout_spi0\", mout_group2_p, CLK_SRC5, 0, 4),\n\n\tMUX(MOUT_DMC0, \"mout_dmc0\", mout_group1_p, CLK_SRC6, 24, 2),\n\tMUX(MOUT_PWI, \"mout_pwi\", mout_group2_p, CLK_SRC6, 20, 4),\n\tMUX(MOUT_HPM, \"mout_hpm\", mout_group3_p, CLK_SRC6, 16, 1),\n\tMUX(MOUT_SPDIF, \"mout_spdif\", mout_spdif_p, CLK_SRC6, 12, 2),\n\tMUX(MOUT_AUDIO2, \"mout_audio2\", mout_audio2_p, CLK_SRC6, 8, 4),\n\tMUX(MOUT_AUDIO1, \"mout_audio1\", mout_audio1_p, CLK_SRC6, 4, 4),\n\tMUX(MOUT_AUDIO0, \"mout_audio0\", mout_audio0_p, CLK_SRC6, 0, 4),\n\n\tMUX(MOUT_CLKSEL, \"mout_clksel\", mout_clksel_p, CLK_OUT, 12, 5),\n};\n\n \nstatic const struct samsung_mux_clock s5p6442_mux_clks[] __initconst = {\n\tMUX(MOUT_VPLL, \"mout_vpll\", mout_vpll_6442_p, CLK_SRC0, 12, 1),\n\n\tMUX(MOUT_FIMD, \"mout_fimd\", mout_group2_6442_p, CLK_SRC1, 20, 4),\n\tMUX(MOUT_CAM1, \"mout_cam1\", mout_group2_6442_p, CLK_SRC1, 16, 4),\n\tMUX(MOUT_CAM0, \"mout_cam0\", mout_group2_6442_p, CLK_SRC1, 12, 4),\n\tMUX(MOUT_MIXER, \"mout_mixer\", mout_mixer_6442_p, CLK_SRC1, 4, 1),\n\n\tMUX(MOUT_D0SYNC, \"mout_d0sync\", mout_d0sync_6442_p, CLK_SRC2, 28, 1),\n\tMUX(MOUT_D1SYNC, \"mout_d1sync\", mout_d1sync_6442_p, CLK_SRC2, 24, 1),\n\n\tMUX(MOUT_FIMC2, \"mout_fimc2\", mout_group2_6442_p, CLK_SRC3, 20, 4),\n\tMUX(MOUT_FIMC1, \"mout_fimc1\", mout_group2_6442_p, CLK_SRC3, 16, 4),\n\tMUX(MOUT_FIMC0, \"mout_fimc0\", mout_group2_6442_p, CLK_SRC3, 12, 4),\n\n\tMUX(MOUT_UART2, \"mout_uart2\", mout_group2_6442_p, CLK_SRC4, 24, 4),\n\tMUX(MOUT_UART1, \"mout_uart1\", mout_group2_6442_p, CLK_SRC4, 20, 4),\n\tMUX(MOUT_UART0, \"mout_uart0\", mout_group2_6442_p, CLK_SRC4, 16, 4),\n\tMUX(MOUT_MMC2, \"mout_mmc2\", mout_group2_6442_p, CLK_SRC4, 8, 4),\n\tMUX(MOUT_MMC1, \"mout_mmc1\", mout_group2_6442_p, CLK_SRC4, 4, 4),\n\tMUX(MOUT_MMC0, \"mout_mmc0\", mout_group2_6442_p, CLK_SRC4, 0, 4),\n\n\tMUX(MOUT_PWM, \"mout_pwm\", mout_group2_6442_p, CLK_SRC5, 12, 4),\n\tMUX(MOUT_SPI0, \"mout_spi0\", mout_group2_6442_p, CLK_SRC5, 0, 4),\n\n\tMUX(MOUT_AUDIO1, \"mout_audio1\", mout_audio1_6442_p, CLK_SRC6, 4, 4),\n\tMUX(MOUT_AUDIO0, \"mout_audio0\", mout_audio0_6442_p, CLK_SRC6, 0, 4),\n\n\tMUX(MOUT_CLKSEL, \"mout_clksel\", mout_clksel_6442_p, CLK_OUT, 12, 5),\n};\n\n \nstatic const struct samsung_fixed_rate_clock s5pv210_frate_clks[] __initconst = {\n\tFRATE(SCLK_HDMI27M, \"sclk_hdmi27m\", NULL, 0, 27000000),\n\tFRATE(SCLK_HDMIPHY, \"sclk_hdmiphy\", NULL, 0, 27000000),\n\tFRATE(SCLK_USBPHY0, \"sclk_usbphy0\", NULL, 0, 48000000),\n\tFRATE(SCLK_USBPHY1, \"sclk_usbphy1\", NULL, 0, 48000000),\n};\n\n \nstatic const struct samsung_fixed_rate_clock s5p6442_frate_clks[] __initconst = {\n\tFRATE(SCLK_USBPHY0, \"sclk_usbphy0\", NULL, 0, 30000000),\n};\n\n \nstatic const struct samsung_div_clock div_clks[] __initconst = {\n\tDIV(DOUT_PCLKP, \"dout_pclkp\", \"dout_hclkp\", CLK_DIV0, 28, 3),\n\tDIV(DOUT_PCLKD, \"dout_pclkd\", \"dout_hclkd\", CLK_DIV0, 20, 3),\n\tDIV(DOUT_A2M, \"dout_a2m\", \"mout_apll\", CLK_DIV0, 4, 3),\n\tDIV(DOUT_APLL, \"dout_apll\", \"mout_msys\", CLK_DIV0, 0, 3),\n\n\tDIV(DOUT_FIMD, \"dout_fimd\", \"mout_fimd\", CLK_DIV1, 20, 4),\n\tDIV(DOUT_CAM1, \"dout_cam1\", \"mout_cam1\", CLK_DIV1, 16, 4),\n\tDIV(DOUT_CAM0, \"dout_cam0\", \"mout_cam0\", CLK_DIV1, 12, 4),\n\n\tDIV(DOUT_FIMC2, \"dout_fimc2\", \"mout_fimc2\", CLK_DIV3, 20, 4),\n\tDIV(DOUT_FIMC1, \"dout_fimc1\", \"mout_fimc1\", CLK_DIV3, 16, 4),\n\tDIV(DOUT_FIMC0, \"dout_fimc0\", \"mout_fimc0\", CLK_DIV3, 12, 4),\n\n\tDIV(DOUT_UART2, \"dout_uart2\", \"mout_uart2\", CLK_DIV4, 24, 4),\n\tDIV(DOUT_UART1, \"dout_uart1\", \"mout_uart1\", CLK_DIV4, 20, 4),\n\tDIV(DOUT_UART0, \"dout_uart0\", \"mout_uart0\", CLK_DIV4, 16, 4),\n\tDIV(DOUT_MMC2, \"dout_mmc2\", \"mout_mmc2\", CLK_DIV4, 8, 4),\n\tDIV(DOUT_MMC1, \"dout_mmc1\", \"mout_mmc1\", CLK_DIV4, 4, 4),\n\tDIV(DOUT_MMC0, \"dout_mmc0\", \"mout_mmc0\", CLK_DIV4, 0, 4),\n\n\tDIV(DOUT_PWM, \"dout_pwm\", \"mout_pwm\", CLK_DIV5, 12, 4),\n\tDIV(DOUT_SPI0, \"dout_spi0\", \"mout_spi0\", CLK_DIV5, 0, 4),\n\n\tDIV(DOUT_FLASH, \"dout_flash\", \"mout_flash\", CLK_DIV6, 12, 3),\n\tDIV(DOUT_AUDIO1, \"dout_audio1\", \"mout_audio1\", CLK_DIV6, 4, 4),\n\tDIV(DOUT_AUDIO0, \"dout_audio0\", \"mout_audio0\", CLK_DIV6, 0, 4),\n\n\tDIV(DOUT_CLKOUT, \"dout_clkout\", \"mout_clksel\", CLK_OUT, 20, 4),\n};\n\n \nstatic const struct samsung_div_clock s5pv210_div_clks[] __initconst = {\n\tDIV(DOUT_HCLKP, \"dout_hclkp\", \"mout_psys\", CLK_DIV0, 24, 4),\n\tDIV(DOUT_HCLKD, \"dout_hclkd\", \"mout_dsys\", CLK_DIV0, 16, 4),\n\tDIV(DOUT_PCLKM, \"dout_pclkm\", \"dout_hclkm\", CLK_DIV0, 12, 3),\n\tDIV(DOUT_HCLKM, \"dout_hclkm\", \"dout_apll\", CLK_DIV0, 8, 3),\n\n\tDIV(DOUT_CSIS, \"dout_csis\", \"mout_csis\", CLK_DIV1, 28, 4),\n\tDIV(DOUT_TBLK, \"dout_tblk\", \"mout_vpll\", CLK_DIV1, 0, 4),\n\n\tDIV(DOUT_G2D, \"dout_g2d\", \"mout_g2d\", CLK_DIV2, 8, 4),\n\tDIV(DOUT_MFC, \"dout_mfc\", \"mout_mfc\", CLK_DIV2, 4, 4),\n\tDIV(DOUT_G3D, \"dout_g3d\", \"mout_g3d\", CLK_DIV2, 0, 4),\n\n\tDIV(DOUT_UART3, \"dout_uart3\", \"mout_uart3\", CLK_DIV4, 28, 4),\n\tDIV(DOUT_MMC3, \"dout_mmc3\", \"mout_mmc3\", CLK_DIV4, 12, 4),\n\n\tDIV(DOUT_SPI1, \"dout_spi1\", \"mout_spi1\", CLK_DIV5, 4, 4),\n\n\tDIV(DOUT_DMC0, \"dout_dmc0\", \"mout_dmc0\", CLK_DIV6, 28, 4),\n\tDIV(DOUT_PWI, \"dout_pwi\", \"mout_pwi\", CLK_DIV6, 24, 4),\n\tDIV(DOUT_HPM, \"dout_hpm\", \"dout_copy\", CLK_DIV6, 20, 3),\n\tDIV(DOUT_COPY, \"dout_copy\", \"mout_hpm\", CLK_DIV6, 16, 3),\n\tDIV(DOUT_AUDIO2, \"dout_audio2\", \"mout_audio2\", CLK_DIV6, 8, 4),\n\n\tDIV(DOUT_DPM, \"dout_dpm\", \"dout_pclkp\", CLK_DIV7, 8, 7),\n\tDIV(DOUT_DVSEM, \"dout_dvsem\", \"dout_pclkp\", CLK_DIV7, 0, 7),\n};\n\n \nstatic const struct samsung_div_clock s5p6442_div_clks[] __initconst = {\n\tDIV(DOUT_HCLKP, \"dout_hclkp\", \"mout_d1sync\", CLK_DIV0, 24, 4),\n\tDIV(DOUT_HCLKD, \"dout_hclkd\", \"mout_d0sync\", CLK_DIV0, 16, 4),\n\n\tDIV(DOUT_MIXER, \"dout_mixer\", \"mout_vpll\", CLK_DIV1, 0, 4),\n};\n\n \nstatic const struct samsung_gate_clock gate_clks[] __initconst = {\n\tGATE(CLK_ROTATOR, \"rotator\", \"dout_hclkd\", CLK_GATE_IP0, 29, 0, 0),\n\tGATE(CLK_FIMC2, \"fimc2\", \"dout_hclkd\", CLK_GATE_IP0, 26, 0, 0),\n\tGATE(CLK_FIMC1, \"fimc1\", \"dout_hclkd\", CLK_GATE_IP0, 25, 0, 0),\n\tGATE(CLK_FIMC0, \"fimc0\", \"dout_hclkd\", CLK_GATE_IP0, 24, 0, 0),\n\tGATE(CLK_PDMA0, \"pdma0\", \"dout_hclkp\", CLK_GATE_IP0, 3, 0, 0),\n\tGATE(CLK_MDMA, \"mdma\", \"dout_hclkd\", CLK_GATE_IP0, 2, 0, 0),\n\n\tGATE(CLK_SROMC, \"sromc\", \"dout_hclkp\", CLK_GATE_IP1, 26, 0, 0),\n\tGATE(CLK_NANDXL, \"nandxl\", \"dout_hclkp\", CLK_GATE_IP1, 24, 0, 0),\n\tGATE(CLK_USB_OTG, \"usb_otg\", \"dout_hclkp\", CLK_GATE_IP1, 16, 0, 0),\n\tGATE(CLK_TVENC, \"tvenc\", \"dout_hclkd\", CLK_GATE_IP1, 10, 0, 0),\n\tGATE(CLK_MIXER, \"mixer\", \"dout_hclkd\", CLK_GATE_IP1, 9, 0, 0),\n\tGATE(CLK_VP, \"vp\", \"dout_hclkd\", CLK_GATE_IP1, 8, 0, 0),\n\tGATE(CLK_FIMD, \"fimd\", \"dout_hclkd\", CLK_GATE_IP1, 0, 0, 0),\n\n\tGATE(CLK_HSMMC2, \"hsmmc2\", \"dout_hclkp\", CLK_GATE_IP2, 18, 0, 0),\n\tGATE(CLK_HSMMC1, \"hsmmc1\", \"dout_hclkp\", CLK_GATE_IP2, 17, 0, 0),\n\tGATE(CLK_HSMMC0, \"hsmmc0\", \"dout_hclkp\", CLK_GATE_IP2, 16, 0, 0),\n\tGATE(CLK_MODEMIF, \"modemif\", \"dout_hclkp\", CLK_GATE_IP2, 9, 0, 0),\n\tGATE(CLK_SECSS, \"secss\", \"dout_hclkp\", CLK_GATE_IP2, 0, 0, 0),\n\n\tGATE(CLK_PCM1, \"pcm1\", \"dout_pclkp\", CLK_GATE_IP3, 29, 0, 0),\n\tGATE(CLK_PCM0, \"pcm0\", \"dout_pclkp\", CLK_GATE_IP3, 28, 0, 0),\n\tGATE(CLK_TSADC, \"tsadc\", \"dout_pclkp\", CLK_GATE_IP3, 24, 0, 0),\n\tGATE(CLK_PWM, \"pwm\", \"dout_pclkp\", CLK_GATE_IP3, 23, 0, 0),\n\tGATE(CLK_WDT, \"watchdog\", \"dout_pclkp\", CLK_GATE_IP3, 22, 0, 0),\n\tGATE(CLK_KEYIF, \"keyif\", \"dout_pclkp\", CLK_GATE_IP3, 21, 0, 0),\n\tGATE(CLK_UART2, \"uart2\", \"dout_pclkp\", CLK_GATE_IP3, 19, 0, 0),\n\tGATE(CLK_UART1, \"uart1\", \"dout_pclkp\", CLK_GATE_IP3, 18, 0, 0),\n\tGATE(CLK_UART0, \"uart0\", \"dout_pclkp\", CLK_GATE_IP3, 17, 0, 0),\n\tGATE(CLK_SYSTIMER, \"systimer\", \"dout_pclkp\", CLK_GATE_IP3, 16, 0, 0),\n\tGATE(CLK_RTC, \"rtc\", \"dout_pclkp\", CLK_GATE_IP3, 15, 0, 0),\n\tGATE(CLK_SPI0, \"spi0\", \"dout_pclkp\", CLK_GATE_IP3, 12, 0, 0),\n\tGATE(CLK_I2C2, \"i2c2\", \"dout_pclkp\", CLK_GATE_IP3, 9, 0, 0),\n\tGATE(CLK_I2C0, \"i2c0\", \"dout_pclkp\", CLK_GATE_IP3, 7, 0, 0),\n\tGATE(CLK_I2S1, \"i2s1\", \"dout_pclkp\", CLK_GATE_IP3, 5, 0, 0),\n\tGATE(CLK_I2S0, \"i2s0\", \"dout_pclkp\", CLK_GATE_IP3, 4, 0, 0),\n\n\tGATE(CLK_SECKEY, \"seckey\", \"dout_pclkp\", CLK_GATE_IP4, 3, 0, 0),\n\tGATE(CLK_CHIPID, \"chipid\", \"dout_pclkp\", CLK_GATE_IP4, 0, 0, 0),\n\n\tGATE(SCLK_AUDIO1, \"sclk_audio1\", \"dout_audio1\", CLK_SRC_MASK0, 25,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(SCLK_AUDIO0, \"sclk_audio0\", \"dout_audio0\", CLK_SRC_MASK0, 24,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(SCLK_PWM, \"sclk_pwm\", \"dout_pwm\", CLK_SRC_MASK0, 19,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(SCLK_SPI0, \"sclk_spi0\", \"dout_spi0\", CLK_SRC_MASK0, 16,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(SCLK_UART2, \"sclk_uart2\", \"dout_uart2\", CLK_SRC_MASK0, 14,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(SCLK_UART1, \"sclk_uart1\", \"dout_uart1\", CLK_SRC_MASK0, 13,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(SCLK_UART0, \"sclk_uart0\", \"dout_uart0\", CLK_SRC_MASK0, 12,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(SCLK_MMC2, \"sclk_mmc2\", \"dout_mmc2\", CLK_SRC_MASK0, 10,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(SCLK_MMC1, \"sclk_mmc1\", \"dout_mmc1\", CLK_SRC_MASK0, 9,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(SCLK_MMC0, \"sclk_mmc0\", \"dout_mmc0\", CLK_SRC_MASK0, 8,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(SCLK_FIMD, \"sclk_fimd\", \"dout_fimd\", CLK_SRC_MASK0, 5,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(SCLK_CAM1, \"sclk_cam1\", \"dout_cam1\", CLK_SRC_MASK0, 4,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(SCLK_CAM0, \"sclk_cam0\", \"dout_cam0\", CLK_SRC_MASK0, 3,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(SCLK_MIXER, \"sclk_mixer\", \"mout_mixer\", CLK_SRC_MASK0, 1,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\n\tGATE(SCLK_FIMC2, \"sclk_fimc2\", \"dout_fimc2\", CLK_SRC_MASK1, 4,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(SCLK_FIMC1, \"sclk_fimc1\", \"dout_fimc1\", CLK_SRC_MASK1, 3,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(SCLK_FIMC0, \"sclk_fimc0\", \"dout_fimc0\", CLK_SRC_MASK1, 2,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n};\n\n \nstatic const struct samsung_gate_clock s5pv210_gate_clks[] __initconst = {\n\tGATE(CLK_CSIS, \"clk_csis\", \"dout_hclkd\", CLK_GATE_IP0, 31, 0, 0),\n\tGATE(CLK_MFC, \"mfc\", \"dout_hclkm\", CLK_GATE_IP0, 16, 0, 0),\n\tGATE(CLK_G2D, \"g2d\", \"dout_hclkd\", CLK_GATE_IP0, 12, 0, 0),\n\tGATE(CLK_G3D, \"g3d\", \"dout_hclkm\", CLK_GATE_IP0, 8, 0, 0),\n\tGATE(CLK_IMEM, \"imem\", \"dout_hclkm\", CLK_GATE_IP0, 5, 0, 0),\n\tGATE(CLK_PDMA1, \"pdma1\", \"dout_hclkp\", CLK_GATE_IP0, 4, 0, 0),\n\n\tGATE(CLK_NFCON, \"nfcon\", \"dout_hclkp\", CLK_GATE_IP1, 28, 0, 0),\n\tGATE(CLK_CFCON, \"cfcon\", \"dout_hclkp\", CLK_GATE_IP1, 25, 0, 0),\n\tGATE(CLK_USB_HOST, \"usb_host\", \"dout_hclkp\", CLK_GATE_IP1, 17, 0, 0),\n\tGATE(CLK_HDMI, \"hdmi\", \"dout_hclkd\", CLK_GATE_IP1, 11, 0, 0),\n\tGATE(CLK_DSIM, \"dsim\", \"dout_pclkd\", CLK_GATE_IP1, 2, 0, 0),\n\n\tGATE(CLK_TZIC3, \"tzic3\", \"dout_hclkm\", CLK_GATE_IP2, 31, 0, 0),\n\tGATE(CLK_TZIC2, \"tzic2\", \"dout_hclkm\", CLK_GATE_IP2, 30, 0, 0),\n\tGATE(CLK_TZIC1, \"tzic1\", \"dout_hclkm\", CLK_GATE_IP2, 29, 0, 0),\n\tGATE(CLK_TZIC0, \"tzic0\", \"dout_hclkm\", CLK_GATE_IP2, 28, 0, 0),\n\tGATE(CLK_TSI, \"tsi\", \"dout_hclkd\", CLK_GATE_IP2, 20, 0, 0),\n\tGATE(CLK_HSMMC3, \"hsmmc3\", \"dout_hclkp\", CLK_GATE_IP2, 19, 0, 0),\n\tGATE(CLK_JTAG, \"jtag\", \"dout_hclkp\", CLK_GATE_IP2, 11, 0, 0),\n\tGATE(CLK_CORESIGHT, \"coresight\", \"dout_pclkp\", CLK_GATE_IP2, 8, 0, 0),\n\tGATE(CLK_SDM, \"sdm\", \"dout_pclkm\", CLK_GATE_IP2, 1, 0, 0),\n\n\tGATE(CLK_PCM2, \"pcm2\", \"dout_pclkp\", CLK_GATE_IP3, 30, 0, 0),\n\tGATE(CLK_UART3, \"uart3\", \"dout_pclkp\", CLK_GATE_IP3, 20, 0, 0),\n\tGATE(CLK_SPI1, \"spi1\", \"dout_pclkp\", CLK_GATE_IP3, 13, 0, 0),\n\tGATE(CLK_I2C_HDMI_PHY, \"i2c_hdmi_phy\", \"dout_pclkd\",\n\t\t\tCLK_GATE_IP3, 11, 0, 0),\n\tGATE(CLK_I2C1, \"i2c1\", \"dout_pclkd\", CLK_GATE_IP3, 10, 0, 0),\n\tGATE(CLK_I2S2, \"i2s2\", \"dout_pclkp\", CLK_GATE_IP3, 6, 0, 0),\n\tGATE(CLK_AC97, \"ac97\", \"dout_pclkp\", CLK_GATE_IP3, 1, 0, 0),\n\tGATE(CLK_SPDIF, \"spdif\", \"dout_pclkp\", CLK_GATE_IP3, 0, 0, 0),\n\n\tGATE(CLK_TZPC3, \"tzpc.3\", \"dout_pclkd\", CLK_GATE_IP4, 8, 0, 0),\n\tGATE(CLK_TZPC2, \"tzpc.2\", \"dout_pclkd\", CLK_GATE_IP4, 7, 0, 0),\n\tGATE(CLK_TZPC1, \"tzpc.1\", \"dout_pclkp\", CLK_GATE_IP4, 6, 0, 0),\n\tGATE(CLK_TZPC0, \"tzpc.0\", \"dout_pclkm\", CLK_GATE_IP4, 5, 0, 0),\n\tGATE(CLK_IEM_APC, \"iem_apc\", \"dout_pclkp\", CLK_GATE_IP4, 2, 0, 0),\n\tGATE(CLK_IEM_IEC, \"iem_iec\", \"dout_pclkp\", CLK_GATE_IP4, 1, 0, 0),\n\n\tGATE(CLK_JPEG, \"jpeg\", \"dout_hclkd\", CLK_GATE_IP5, 29, 0, 0),\n\n\tGATE(SCLK_SPDIF, \"sclk_spdif\", \"mout_spdif\", CLK_SRC_MASK0, 27,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(SCLK_AUDIO2, \"sclk_audio2\", \"dout_audio2\", CLK_SRC_MASK0, 26,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(SCLK_SPI1, \"sclk_spi1\", \"dout_spi1\", CLK_SRC_MASK0, 17,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(SCLK_UART3, \"sclk_uart3\", \"dout_uart3\", CLK_SRC_MASK0, 15,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(SCLK_MMC3, \"sclk_mmc3\", \"dout_mmc3\", CLK_SRC_MASK0, 11,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(SCLK_CSIS, \"sclk_csis\", \"dout_csis\", CLK_SRC_MASK0, 6,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(SCLK_DAC, \"sclk_dac\", \"mout_dac\", CLK_SRC_MASK0, 2,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n\tGATE(SCLK_HDMI, \"sclk_hdmi\", \"mout_hdmi\", CLK_SRC_MASK0, 0,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n};\n\n \nstatic const struct samsung_gate_clock s5p6442_gate_clks[] __initconst = {\n\tGATE(CLK_JPEG, \"jpeg\", \"dout_hclkd\", CLK_GATE_IP0, 28, 0, 0),\n\tGATE(CLK_MFC, \"mfc\", \"dout_hclkd\", CLK_GATE_IP0, 16, 0, 0),\n\tGATE(CLK_G2D, \"g2d\", \"dout_hclkd\", CLK_GATE_IP0, 12, 0, 0),\n\tGATE(CLK_G3D, \"g3d\", \"dout_hclkd\", CLK_GATE_IP0, 8, 0, 0),\n\tGATE(CLK_IMEM, \"imem\", \"dout_hclkd\", CLK_GATE_IP0, 5, 0, 0),\n\n\tGATE(CLK_ETB, \"etb\", \"dout_hclkd\", CLK_GATE_IP1, 31, 0, 0),\n\tGATE(CLK_ETM, \"etm\", \"dout_hclkd\", CLK_GATE_IP1, 30, 0, 0),\n\n\tGATE(CLK_I2C1, \"i2c1\", \"dout_pclkp\", CLK_GATE_IP3, 8, 0, 0),\n\n\tGATE(SCLK_DAC, \"sclk_dac\", \"mout_vpll\", CLK_SRC_MASK0, 2,\n\t\t\tCLK_SET_RATE_PARENT, 0),\n};\n\n \nstatic const struct samsung_clock_alias s5pv210_aliases[] __initconst = {\n\tALIAS(DOUT_APLL, NULL, \"armclk\"),\n\tALIAS(DOUT_HCLKM, NULL, \"hclk_msys\"),\n\tALIAS(MOUT_DMC0, NULL, \"sclk_dmc0\"),\n};\n\n \nstatic const struct samsung_pll_clock s5pv210_pll_clks[] __initconst = {\n\t[apll] = PLL(pll_4508, FOUT_APLL, \"fout_apll\", \"fin_pll\",\n\t\t\t\t\t\tAPLL_LOCK, APLL_CON0, NULL),\n\t[mpll] = PLL(pll_4502, FOUT_MPLL, \"fout_mpll\", \"fin_pll\",\n\t\t\t\t\t\tMPLL_LOCK, MPLL_CON, NULL),\n\t[epll] = PLL(pll_4600, FOUT_EPLL, \"fout_epll\", \"fin_pll\",\n\t\t\t\t\t\tEPLL_LOCK, EPLL_CON0, NULL),\n\t[vpll] = PLL(pll_4502, FOUT_VPLL, \"fout_vpll\", \"mout_vpllsrc\",\n\t\t\t\t\t\tVPLL_LOCK, VPLL_CON, NULL),\n};\n\n \nstatic const struct samsung_pll_clock s5p6442_pll_clks[] __initconst = {\n\t[apll] = PLL(pll_4502, FOUT_APLL, \"fout_apll\", \"fin_pll\",\n\t\t\t\t\t\tAPLL_LOCK, APLL_CON0, NULL),\n\t[mpll] = PLL(pll_4502, FOUT_MPLL, \"fout_mpll\", \"fin_pll\",\n\t\t\t\t\t\tMPLL_LOCK, MPLL_CON, NULL),\n\t[epll] = PLL(pll_4500, FOUT_EPLL, \"fout_epll\", \"fin_pll\",\n\t\t\t\t\t\tEPLL_LOCK, EPLL_CON0, NULL),\n\t[vpll] = PLL(pll_4500, FOUT_VPLL, \"fout_vpll\", \"fin_pll\",\n\t\t\t\t\t\tVPLL_LOCK, VPLL_CON, NULL),\n};\n\nstatic void __init __s5pv210_clk_init(struct device_node *np,\n\t\t\t\t      unsigned long xxti_f,\n\t\t\t\t      unsigned long xusbxti_f,\n\t\t\t\t      bool is_s5p6442)\n{\n\tstruct samsung_clk_provider *ctx;\n\tstruct clk_hw **hws;\n\n\tctx = samsung_clk_init(NULL, reg_base, NR_CLKS);\n\thws = ctx->clk_data.hws;\n\n\tsamsung_clk_register_mux(ctx, early_mux_clks,\n\t\t\t\t\tARRAY_SIZE(early_mux_clks));\n\n\tif (is_s5p6442) {\n\t\tsamsung_clk_register_fixed_rate(ctx, s5p6442_frate_clks,\n\t\t\tARRAY_SIZE(s5p6442_frate_clks));\n\t\tsamsung_clk_register_pll(ctx, s5p6442_pll_clks,\n\t\t\tARRAY_SIZE(s5p6442_pll_clks));\n\t\tsamsung_clk_register_mux(ctx, s5p6442_mux_clks,\n\t\t\t\tARRAY_SIZE(s5p6442_mux_clks));\n\t\tsamsung_clk_register_div(ctx, s5p6442_div_clks,\n\t\t\t\tARRAY_SIZE(s5p6442_div_clks));\n\t\tsamsung_clk_register_gate(ctx, s5p6442_gate_clks,\n\t\t\t\tARRAY_SIZE(s5p6442_gate_clks));\n\t} else {\n\t\tsamsung_clk_register_fixed_rate(ctx, s5pv210_frate_clks,\n\t\t\tARRAY_SIZE(s5pv210_frate_clks));\n\t\tsamsung_clk_register_pll(ctx, s5pv210_pll_clks,\n\t\t\tARRAY_SIZE(s5pv210_pll_clks));\n\t\tsamsung_clk_register_mux(ctx, s5pv210_mux_clks,\n\t\t\t\tARRAY_SIZE(s5pv210_mux_clks));\n\t\tsamsung_clk_register_div(ctx, s5pv210_div_clks,\n\t\t\t\tARRAY_SIZE(s5pv210_div_clks));\n\t\tsamsung_clk_register_gate(ctx, s5pv210_gate_clks,\n\t\t\t\tARRAY_SIZE(s5pv210_gate_clks));\n\t}\n\n\tsamsung_clk_register_mux(ctx, mux_clks, ARRAY_SIZE(mux_clks));\n\tsamsung_clk_register_div(ctx, div_clks, ARRAY_SIZE(div_clks));\n\tsamsung_clk_register_gate(ctx, gate_clks, ARRAY_SIZE(gate_clks));\n\n\tsamsung_clk_register_fixed_factor(ctx, ffactor_clks,\n\t\t\t\t\t\tARRAY_SIZE(ffactor_clks));\n\n\tsamsung_clk_register_alias(ctx, s5pv210_aliases,\n\t\t\t\t\t\tARRAY_SIZE(s5pv210_aliases));\n\n\tsamsung_clk_sleep_init(reg_base, s5pv210_clk_regs,\n\t\t\t       ARRAY_SIZE(s5pv210_clk_regs));\n\n\tsamsung_clk_of_add_provider(np, ctx);\n\n\tpr_info(\"%s clocks: mout_apll = %ld, mout_mpll = %ld\\n\"\n\t\t\"\\tmout_epll = %ld, mout_vpll = %ld\\n\",\n\t\tis_s5p6442 ? \"S5P6442\" : \"S5PV210\",\n\t\tclk_hw_get_rate(hws[MOUT_APLL]),\n\t\tclk_hw_get_rate(hws[MOUT_MPLL]),\n\t\tclk_hw_get_rate(hws[MOUT_EPLL]),\n\t\tclk_hw_get_rate(hws[MOUT_VPLL]));\n}\n\nstatic void __init s5pv210_clk_dt_init(struct device_node *np)\n{\n\treg_base = of_iomap(np, 0);\n\tif (!reg_base)\n\t\tpanic(\"%s: failed to map registers\\n\", __func__);\n\n\t__s5pv210_clk_init(np, 0, 0, false);\n}\nCLK_OF_DECLARE(s5pv210_clk, \"samsung,s5pv210-clock\", s5pv210_clk_dt_init);\n\nstatic void __init s5p6442_clk_dt_init(struct device_node *np)\n{\n\treg_base = of_iomap(np, 0);\n\tif (!reg_base)\n\t\tpanic(\"%s: failed to map registers\\n\", __func__);\n\n\t__s5pv210_clk_init(np, 0, 0, true);\n}\nCLK_OF_DECLARE(s5p6442_clk, \"samsung,s5p6442-clock\", s5p6442_clk_dt_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}