

================================================================
== Vitis HLS Report for 'PE_wrapper_4_4_x0'
================================================================
* Date:           Sun Sep 18 20:03:05 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.900 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  129122849|  129122849|  0.430 sec|  0.430 sec|  129122849|  129122849|     none|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |                                     |    Latency (cycles)   | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- PE_wrapper_4_4_x0_loop_1           |  129122848|  129122848|   8070178|          -|          -|    16|        no|
        | + PE_wrapper_4_4_x0_loop_2          |    8070176|    8070176|    504386|          -|          -|    16|        no|
        |  ++ PE_wrapper_4_4_x0_loop_3        |     504384|     504384|     15762|          -|          -|    32|        no|
        |   +++ PE_wrapper_4_4_x0_loop_4      |      15760|      15760|      1970|          -|          -|     8|        no|
        |    ++++ PE_wrapper_4_4_x0_loop_5    |       1968|       1968|       246|          -|          -|     8|        no|
        |     +++++ PE_wrapper_4_4_x0_loop_6  |         32|         32|         1|          -|          -|    32|        no|
        |     +++++ PE_wrapper_4_4_x0_loop_7  |         32|         32|         1|          -|          -|    32|        no|
        |     +++++ PE_wrapper_4_4_x0_loop_8  |        160|        160|         5|          -|          -|    32|        no|
        +-------------------------------------+-----------+-----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 7 8 
8 --> 8 9 
9 --> 10 
10 --> 11 
11 --> 12 16 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 11 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_4_4_x0200, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_5_4_x0133, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_PE_4_4_x0132, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_5_x061, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_PE_4_4_x060, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_4_4_x0200, void @empty_2013, i32 0, i32 0, void @empty_1979, i32 0, i32 0, void @empty_1979, void @empty_1979, void @empty_1979, i32 0, i32 0, i32 0, i32 0, void @empty_1979, void @empty_1979"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_5_4_x0133, void @empty_2013, i32 0, i32 0, void @empty_1979, i32 0, i32 0, void @empty_1979, void @empty_1979, void @empty_1979, i32 0, i32 0, i32 0, i32 0, void @empty_1979, void @empty_1979"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_PE_4_4_x0132, void @empty_2013, i32 0, i32 0, void @empty_1979, i32 0, i32 0, void @empty_1979, void @empty_1979, void @empty_1979, i32 0, i32 0, i32 0, i32 0, void @empty_1979, void @empty_1979"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_5_x061, void @empty_2013, i32 0, i32 0, void @empty_1979, i32 0, i32 0, void @empty_1979, void @empty_1979, void @empty_1979, i32 0, i32 0, i32 0, i32 0, void @empty_1979, void @empty_1979"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_PE_4_4_x060, void @empty_2013, i32 0, i32 0, void @empty_1979, i32 0, i32 0, void @empty_1979, void @empty_1979, void @empty_1979, i32 0, i32 0, i32 0, i32 0, void @empty_1979, void @empty_1979"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%local_A_0 = alloca i64 1" [./dut.cpp:8034]   --->   Operation 42 'alloca' 'local_A_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%local_B_0 = alloca i64 1" [./dut.cpp:8036]   --->   Operation 43 'alloca' 'local_B_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%local_C = alloca i64 1" [./dut.cpp:8038]   --->   Operation 44 'alloca' 'local_C' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%local_B_0_addr = getelementptr i16 %local_B_0, i64 0, i64 31"   --->   Operation 45 'getelementptr' 'local_B_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%local_B_0_addr_1816 = getelementptr i16 %local_B_0, i64 0, i64 30"   --->   Operation 46 'getelementptr' 'local_B_0_addr_1816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%local_B_0_addr_1817 = getelementptr i16 %local_B_0, i64 0, i64 29"   --->   Operation 47 'getelementptr' 'local_B_0_addr_1817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%local_B_0_addr_1818 = getelementptr i16 %local_B_0, i64 0, i64 28"   --->   Operation 48 'getelementptr' 'local_B_0_addr_1818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%local_B_0_addr_1819 = getelementptr i16 %local_B_0, i64 0, i64 27"   --->   Operation 49 'getelementptr' 'local_B_0_addr_1819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%local_B_0_addr_1820 = getelementptr i16 %local_B_0, i64 0, i64 26"   --->   Operation 50 'getelementptr' 'local_B_0_addr_1820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%local_B_0_addr_1821 = getelementptr i16 %local_B_0, i64 0, i64 25"   --->   Operation 51 'getelementptr' 'local_B_0_addr_1821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%local_B_0_addr_1822 = getelementptr i16 %local_B_0, i64 0, i64 24"   --->   Operation 52 'getelementptr' 'local_B_0_addr_1822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%local_B_0_addr_1823 = getelementptr i16 %local_B_0, i64 0, i64 23"   --->   Operation 53 'getelementptr' 'local_B_0_addr_1823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%local_B_0_addr_1824 = getelementptr i16 %local_B_0, i64 0, i64 22"   --->   Operation 54 'getelementptr' 'local_B_0_addr_1824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%local_B_0_addr_1825 = getelementptr i16 %local_B_0, i64 0, i64 21"   --->   Operation 55 'getelementptr' 'local_B_0_addr_1825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%local_B_0_addr_1826 = getelementptr i16 %local_B_0, i64 0, i64 20"   --->   Operation 56 'getelementptr' 'local_B_0_addr_1826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%local_B_0_addr_1827 = getelementptr i16 %local_B_0, i64 0, i64 19"   --->   Operation 57 'getelementptr' 'local_B_0_addr_1827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%local_B_0_addr_1828 = getelementptr i16 %local_B_0, i64 0, i64 18"   --->   Operation 58 'getelementptr' 'local_B_0_addr_1828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%local_B_0_addr_1829 = getelementptr i16 %local_B_0, i64 0, i64 17"   --->   Operation 59 'getelementptr' 'local_B_0_addr_1829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%local_B_0_addr_1830 = getelementptr i16 %local_B_0, i64 0, i64 16"   --->   Operation 60 'getelementptr' 'local_B_0_addr_1830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%local_B_0_addr_1831 = getelementptr i16 %local_B_0, i64 0, i64 15"   --->   Operation 61 'getelementptr' 'local_B_0_addr_1831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%local_B_0_addr_1832 = getelementptr i16 %local_B_0, i64 0, i64 14"   --->   Operation 62 'getelementptr' 'local_B_0_addr_1832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%local_B_0_addr_1833 = getelementptr i16 %local_B_0, i64 0, i64 13"   --->   Operation 63 'getelementptr' 'local_B_0_addr_1833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%local_B_0_addr_1834 = getelementptr i16 %local_B_0, i64 0, i64 12"   --->   Operation 64 'getelementptr' 'local_B_0_addr_1834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%local_B_0_addr_1835 = getelementptr i16 %local_B_0, i64 0, i64 11"   --->   Operation 65 'getelementptr' 'local_B_0_addr_1835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%local_B_0_addr_1836 = getelementptr i16 %local_B_0, i64 0, i64 10"   --->   Operation 66 'getelementptr' 'local_B_0_addr_1836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%local_B_0_addr_1837 = getelementptr i16 %local_B_0, i64 0, i64 9"   --->   Operation 67 'getelementptr' 'local_B_0_addr_1837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%local_B_0_addr_1838 = getelementptr i16 %local_B_0, i64 0, i64 8"   --->   Operation 68 'getelementptr' 'local_B_0_addr_1838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%local_B_0_addr_1839 = getelementptr i16 %local_B_0, i64 0, i64 7"   --->   Operation 69 'getelementptr' 'local_B_0_addr_1839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%local_B_0_addr_1840 = getelementptr i16 %local_B_0, i64 0, i64 6"   --->   Operation 70 'getelementptr' 'local_B_0_addr_1840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%local_B_0_addr_1841 = getelementptr i16 %local_B_0, i64 0, i64 5"   --->   Operation 71 'getelementptr' 'local_B_0_addr_1841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%local_B_0_addr_1842 = getelementptr i16 %local_B_0, i64 0, i64 4"   --->   Operation 72 'getelementptr' 'local_B_0_addr_1842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%local_B_0_addr_1843 = getelementptr i16 %local_B_0, i64 0, i64 3"   --->   Operation 73 'getelementptr' 'local_B_0_addr_1843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%local_B_0_addr_1844 = getelementptr i16 %local_B_0, i64 0, i64 2"   --->   Operation 74 'getelementptr' 'local_B_0_addr_1844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%local_B_0_addr_1845 = getelementptr i16 %local_B_0, i64 0, i64 1"   --->   Operation 75 'getelementptr' 'local_B_0_addr_1845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%local_B_0_addr_1846 = getelementptr i16 %local_B_0, i64 0, i64 0"   --->   Operation 76 'getelementptr' 'local_B_0_addr_1846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%local_A_0_addr = getelementptr i16 %local_A_0, i64 0, i64 31"   --->   Operation 77 'getelementptr' 'local_A_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%local_A_0_addr_1816 = getelementptr i16 %local_A_0, i64 0, i64 30"   --->   Operation 78 'getelementptr' 'local_A_0_addr_1816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%local_A_0_addr_1817 = getelementptr i16 %local_A_0, i64 0, i64 29"   --->   Operation 79 'getelementptr' 'local_A_0_addr_1817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%local_A_0_addr_1818 = getelementptr i16 %local_A_0, i64 0, i64 28"   --->   Operation 80 'getelementptr' 'local_A_0_addr_1818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%local_A_0_addr_1819 = getelementptr i16 %local_A_0, i64 0, i64 27"   --->   Operation 81 'getelementptr' 'local_A_0_addr_1819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%local_A_0_addr_1820 = getelementptr i16 %local_A_0, i64 0, i64 26"   --->   Operation 82 'getelementptr' 'local_A_0_addr_1820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%local_A_0_addr_1821 = getelementptr i16 %local_A_0, i64 0, i64 25"   --->   Operation 83 'getelementptr' 'local_A_0_addr_1821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%local_A_0_addr_1822 = getelementptr i16 %local_A_0, i64 0, i64 24"   --->   Operation 84 'getelementptr' 'local_A_0_addr_1822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%local_A_0_addr_1823 = getelementptr i16 %local_A_0, i64 0, i64 23"   --->   Operation 85 'getelementptr' 'local_A_0_addr_1823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%local_A_0_addr_1824 = getelementptr i16 %local_A_0, i64 0, i64 22"   --->   Operation 86 'getelementptr' 'local_A_0_addr_1824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%local_A_0_addr_1825 = getelementptr i16 %local_A_0, i64 0, i64 21"   --->   Operation 87 'getelementptr' 'local_A_0_addr_1825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%local_A_0_addr_1826 = getelementptr i16 %local_A_0, i64 0, i64 20"   --->   Operation 88 'getelementptr' 'local_A_0_addr_1826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%local_A_0_addr_1827 = getelementptr i16 %local_A_0, i64 0, i64 19"   --->   Operation 89 'getelementptr' 'local_A_0_addr_1827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%local_A_0_addr_1828 = getelementptr i16 %local_A_0, i64 0, i64 18"   --->   Operation 90 'getelementptr' 'local_A_0_addr_1828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%local_A_0_addr_1829 = getelementptr i16 %local_A_0, i64 0, i64 17"   --->   Operation 91 'getelementptr' 'local_A_0_addr_1829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%local_A_0_addr_1830 = getelementptr i16 %local_A_0, i64 0, i64 16"   --->   Operation 92 'getelementptr' 'local_A_0_addr_1830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%local_A_0_addr_1831 = getelementptr i16 %local_A_0, i64 0, i64 15"   --->   Operation 93 'getelementptr' 'local_A_0_addr_1831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%local_A_0_addr_1832 = getelementptr i16 %local_A_0, i64 0, i64 14"   --->   Operation 94 'getelementptr' 'local_A_0_addr_1832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%local_A_0_addr_1833 = getelementptr i16 %local_A_0, i64 0, i64 13"   --->   Operation 95 'getelementptr' 'local_A_0_addr_1833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%local_A_0_addr_1834 = getelementptr i16 %local_A_0, i64 0, i64 12"   --->   Operation 96 'getelementptr' 'local_A_0_addr_1834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%local_A_0_addr_1835 = getelementptr i16 %local_A_0, i64 0, i64 11"   --->   Operation 97 'getelementptr' 'local_A_0_addr_1835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%local_A_0_addr_1836 = getelementptr i16 %local_A_0, i64 0, i64 10"   --->   Operation 98 'getelementptr' 'local_A_0_addr_1836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%local_A_0_addr_1837 = getelementptr i16 %local_A_0, i64 0, i64 9"   --->   Operation 99 'getelementptr' 'local_A_0_addr_1837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%local_A_0_addr_1838 = getelementptr i16 %local_A_0, i64 0, i64 8"   --->   Operation 100 'getelementptr' 'local_A_0_addr_1838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%local_A_0_addr_1839 = getelementptr i16 %local_A_0, i64 0, i64 7"   --->   Operation 101 'getelementptr' 'local_A_0_addr_1839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%local_A_0_addr_1840 = getelementptr i16 %local_A_0, i64 0, i64 6"   --->   Operation 102 'getelementptr' 'local_A_0_addr_1840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%local_A_0_addr_1841 = getelementptr i16 %local_A_0, i64 0, i64 5"   --->   Operation 103 'getelementptr' 'local_A_0_addr_1841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%local_A_0_addr_1842 = getelementptr i16 %local_A_0, i64 0, i64 4"   --->   Operation 104 'getelementptr' 'local_A_0_addr_1842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%local_A_0_addr_1843 = getelementptr i16 %local_A_0, i64 0, i64 3"   --->   Operation 105 'getelementptr' 'local_A_0_addr_1843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%local_A_0_addr_1844 = getelementptr i16 %local_A_0, i64 0, i64 2"   --->   Operation 106 'getelementptr' 'local_A_0_addr_1844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%local_A_0_addr_1845 = getelementptr i16 %local_A_0, i64 0, i64 1"   --->   Operation 107 'getelementptr' 'local_A_0_addr_1845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%local_A_0_addr_1846 = getelementptr i16 %local_A_0, i64 0, i64 0"   --->   Operation 108 'getelementptr' 'local_A_0_addr_1846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.38ns)   --->   "%br_ln8042 = br void" [./dut.cpp:8042]   --->   Operation 109 'br' 'br_ln8042' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%c0_V = phi i5 0, void, i5 %add_ln691, void"   --->   Operation 110 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.70ns)   --->   "%add_ln691 = add i5 %c0_V, i5 1"   --->   Operation 111 'add' 'add_ln691' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %c0_V, i5 16"   --->   Operation 112 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 113 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln8042 = br i1 %icmp_ln890, void %.split201, void" [./dut.cpp:8042]   --->   Operation 114 'br' 'br_ln8042' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln8095 = specloopname void @_ssdm_op_SpecLoopName, void @empty_661" [./dut.cpp:8095]   --->   Operation 115 'specloopname' 'specloopname_ln8095' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.38ns)   --->   "%br_ln8043 = br void" [./dut.cpp:8043]   --->   Operation 116 'br' 'br_ln8043' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%ret_ln8176 = ret" [./dut.cpp:8176]   --->   Operation 117 'ret' 'ret_ln8176' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%c1_V = phi i5 0, void %.split201, i5 %add_ln691_386, void"   --->   Operation 118 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.70ns)   --->   "%add_ln691_386 = add i5 %c1_V, i5 1"   --->   Operation 119 'add' 'add_ln691_386' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.63ns)   --->   "%icmp_ln890_276 = icmp_eq  i5 %c1_V, i5 16"   --->   Operation 120 'icmp' 'icmp_ln890_276' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 121 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln8043 = br i1 %icmp_ln890_276, void %.split199, void" [./dut.cpp:8043]   --->   Operation 122 'br' 'br_ln8043' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln8095 = specloopname void @_ssdm_op_SpecLoopName, void @empty_148" [./dut.cpp:8095]   --->   Operation 123 'specloopname' 'specloopname_ln8095' <Predicate = (!icmp_ln890_276)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.38ns)   --->   "%br_ln8044 = br void" [./dut.cpp:8044]   --->   Operation 124 'br' 'br_ln8044' <Predicate = (!icmp_ln890_276)> <Delay = 0.38>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 125 'br' 'br_ln0' <Predicate = (icmp_ln890_276)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%c2_V = phi i6 0, void %.split199, i6 %add_ln691_387, void"   --->   Operation 126 'phi' 'c2_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.70ns)   --->   "%add_ln691_387 = add i6 %c2_V, i6 1"   --->   Operation 127 'add' 'add_ln691_387' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.61ns)   --->   "%icmp_ln890_277 = icmp_eq  i6 %c2_V, i6 32"   --->   Operation 128 'icmp' 'icmp_ln890_277' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 129 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln8044 = br i1 %icmp_ln890_277, void %.split197, void" [./dut.cpp:8044]   --->   Operation 130 'br' 'br_ln8044' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%specloopname_ln8095 = specloopname void @_ssdm_op_SpecLoopName, void @empty_663" [./dut.cpp:8095]   --->   Operation 131 'specloopname' 'specloopname_ln8095' <Predicate = (!icmp_ln890_277)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.61ns)   --->   "%cmp_i_i1359 = icmp_eq  i6 %c2_V, i6 0"   --->   Operation 132 'icmp' 'cmp_i_i1359' <Predicate = (!icmp_ln890_277)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.61ns)   --->   "%cmp_i_i = icmp_eq  i6 %c2_V, i6 31"   --->   Operation 133 'icmp' 'cmp_i_i' <Predicate = (!icmp_ln890_277)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.38ns)   --->   "%br_ln8048 = br void" [./dut.cpp:8048]   --->   Operation 134 'br' 'br_ln8048' <Predicate = (!icmp_ln890_277)> <Delay = 0.38>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 135 'br' 'br_ln0' <Predicate = (icmp_ln890_277)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.70>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%c6_V = phi i4 0, void %.split197, i4 %add_ln691_388, void"   --->   Operation 136 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.70ns)   --->   "%add_ln691_388 = add i4 %c6_V, i4 1"   --->   Operation 137 'add' 'add_ln691_388' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i4 %c6_V"   --->   Operation 138 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.65ns)   --->   "%icmp_ln890_278 = icmp_eq  i4 %c6_V, i4 8"   --->   Operation 139 'icmp' 'icmp_ln890_278' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 140 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln8048 = br i1 %icmp_ln890_278, void %.split195, void" [./dut.cpp:8048]   --->   Operation 141 'br' 'br_ln8048' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln8095 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1203" [./dut.cpp:8095]   --->   Operation 142 'specloopname' 'specloopname_ln8095' <Predicate = (!icmp_ln890_278)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.38ns)   --->   "%br_ln8050 = br void" [./dut.cpp:8050]   --->   Operation 143 'br' 'br_ln8050' <Predicate = (!icmp_ln890_278)> <Delay = 0.38>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 144 'br' 'br_ln0' <Predicate = (icmp_ln890_278)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.87>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%c7_V = phi i4 0, void %.split195, i4 %add_ln691_392, void %._crit_edge1"   --->   Operation 145 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.70ns)   --->   "%add_ln691_392 = add i4 %c7_V, i4 1"   --->   Operation 146 'add' 'add_ln691_392' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%empty = trunc i4 %c7_V"   --->   Operation 147 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_149_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty, i3 0"   --->   Operation 148 'bitconcatenate' 'tmp_149_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.70ns)   --->   "%empty_3293 = add i6 %tmp_149_cast, i6 %zext_ln890"   --->   Operation 149 'add' 'empty_3293' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%p_cast = zext i6 %empty_3293"   --->   Operation 150 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%local_C_addr = getelementptr i16 %local_C, i64 0, i64 %p_cast"   --->   Operation 151 'getelementptr' 'local_C_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.65ns)   --->   "%icmp_ln890_279 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 152 'icmp' 'icmp_ln890_279' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 153 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln8050 = br i1 %icmp_ln890_279, void %.split193, void" [./dut.cpp:8050]   --->   Operation 154 'br' 'br_ln8050' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%specloopname_ln8095 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2096" [./dut.cpp:8095]   --->   Operation 155 'specloopname' 'specloopname_ln8095' <Predicate = (!icmp_ln890_279)> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (1.21ns)   --->   "%tmp = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_4_4_x060" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 156 'read' 'tmp' <Predicate = (!icmp_ln890_279)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_6 : Operation 157 [1/1] (0.38ns)   --->   "%br_ln8055 = br void" [./dut.cpp:8055]   --->   Operation 157 'br' 'br_ln8055' <Predicate = (!icmp_ln890_279)> <Delay = 0.38>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 158 'br' 'br_ln0' <Predicate = (icmp_ln890_279)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.83>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%n_V = phi i6 %add_ln691_389, void %.split, i6 0, void %.split193"   --->   Operation 159 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i512 %zext_ln1497, void %.split, i512 %tmp, void %.split193"   --->   Operation 160 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.70ns)   --->   "%add_ln691_389 = add i6 %n_V, i6 1"   --->   Operation 161 'add' 'add_ln691_389' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i6 %n_V"   --->   Operation 162 'zext' 'zext_ln878' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.61ns)   --->   "%icmp_ln878 = icmp_eq  i6 %n_V, i6 32"   --->   Operation 163 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 164 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln8055 = br i1 %icmp_ln878, void %.split, void" [./dut.cpp:8055]   --->   Operation 165 'br' 'br_ln8055' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%specloopname_ln708 = specloopname void @_ssdm_op_SpecLoopName, void @empty_518"   --->   Operation 166 'specloopname' 'specloopname_ln708' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln708 = trunc i512 %p_Val2_s"   --->   Operation 167 'trunc' 'trunc_ln708' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%local_A_0_addr_1847 = getelementptr i16 %local_A_0, i64 0, i64 %zext_ln878" [./dut.cpp:8061]   --->   Operation 168 'getelementptr' 'local_A_0_addr_1847' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.68ns)   --->   "%store_ln8061 = store i16 %trunc_ln708, i5 %local_A_0_addr_1847" [./dut.cpp:8061]   --->   Operation 169 'store' 'store_ln8061' <Predicate = (!icmp_ln878)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%r = partselect i496 @_ssdm_op_PartSelect.i496.i512.i32.i32, i512 %p_Val2_s, i32 16, i32 511"   --->   Operation 170 'partselect' 'r' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i496 %r"   --->   Operation 171 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 172 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (1.21ns)   --->   "%tmp_62 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_4_4_x0132" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 173 'read' 'tmp_62' <Predicate = (icmp_ln878)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_7 : Operation 174 [1/1] (0.38ns)   --->   "%br_ln8068 = br void" [./dut.cpp:8068]   --->   Operation 174 'br' 'br_ln8068' <Predicate = (icmp_ln878)> <Delay = 0.38>

State 8 <SV = 7> <Delay = 1.30>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%n_V_56 = phi i6 %add_ln691_390, void %.split189, i6 0, void"   --->   Operation 175 'phi' 'n_V_56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%p_Val2_56 = phi i512 %zext_ln1497_56, void %.split189, i512 %tmp_62, void"   --->   Operation 176 'phi' 'p_Val2_56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.70ns)   --->   "%add_ln691_390 = add i6 %n_V_56, i6 1"   --->   Operation 177 'add' 'add_ln691_390' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln878_56 = zext i6 %n_V_56"   --->   Operation 178 'zext' 'zext_ln878_56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.61ns)   --->   "%icmp_ln878_56 = icmp_eq  i6 %n_V_56, i6 32"   --->   Operation 179 'icmp' 'icmp_ln878_56' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 180 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln8068 = br i1 %icmp_ln878_56, void %.split189, void" [./dut.cpp:8068]   --->   Operation 181 'br' 'br_ln8068' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%specloopname_ln708 = specloopname void @_ssdm_op_SpecLoopName, void @empty_399"   --->   Operation 182 'specloopname' 'specloopname_ln708' <Predicate = (!icmp_ln878_56)> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln708_56 = trunc i512 %p_Val2_56"   --->   Operation 183 'trunc' 'trunc_ln708_56' <Predicate = (!icmp_ln878_56)> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%local_B_0_addr_1847 = getelementptr i16 %local_B_0, i64 0, i64 %zext_ln878_56" [./dut.cpp:8074]   --->   Operation 184 'getelementptr' 'local_B_0_addr_1847' <Predicate = (!icmp_ln878_56)> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.68ns)   --->   "%store_ln8074 = store i16 %trunc_ln708_56, i5 %local_B_0_addr_1847" [./dut.cpp:8074]   --->   Operation 185 'store' 'store_ln8074' <Predicate = (!icmp_ln878_56)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%r_56 = partselect i496 @_ssdm_op_PartSelect.i496.i512.i32.i32, i512 %p_Val2_56, i32 16, i32 511"   --->   Operation 186 'partselect' 'r_56' <Predicate = (!icmp_ln878_56)> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln1497_56 = zext i496 %r_56"   --->   Operation 187 'zext' 'zext_ln1497_56' <Predicate = (!icmp_ln878_56)> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 188 'br' 'br_ln0' <Predicate = (!icmp_ln878_56)> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln8080 = br i1 %cmp_i_i1359, void %._crit_edge, void" [./dut.cpp:8080]   --->   Operation 189 'br' 'br_ln8080' <Predicate = (icmp_ln878_56)> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.68ns)   --->   "%store_ln8082 = store i16 0, i6 %local_C_addr" [./dut.cpp:8082]   --->   Operation 190 'store' 'store_ln8082' <Predicate = (icmp_ln878_56 & cmp_i_i1359)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln8083 = br void %._crit_edge" [./dut.cpp:8083]   --->   Operation 191 'br' 'br_ln8083' <Predicate = (icmp_ln878_56 & cmp_i_i1359)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.68>
ST_9 : Operation 192 [2/2] (0.68ns)   --->   "%local_C_load = load i6 %local_C_addr" [./dut.cpp:8085]   --->   Operation 192 'load' 'local_C_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 10 <SV = 9> <Delay = 0.68>
ST_10 : Operation 193 [1/2] (0.68ns)   --->   "%local_C_load = load i6 %local_C_addr" [./dut.cpp:8085]   --->   Operation 193 'load' 'local_C_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_10 : Operation 194 [1/1] (0.38ns)   --->   "%br_ln8084 = br void" [./dut.cpp:8084]   --->   Operation 194 'br' 'br_ln8084' <Predicate = true> <Delay = 0.38>

State 11 <SV = 10> <Delay = 1.83>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%c8_V = phi i6 %add_ln691_391, void %.split191, i6 0, void %._crit_edge"   --->   Operation 195 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%empty_3294 = phi i16 %add_ln8085, void %.split191, i16 %local_C_load, void %._crit_edge" [./dut.cpp:8085]   --->   Operation 196 'phi' 'empty_3294' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.70ns)   --->   "%add_ln691_391 = add i6 %c8_V, i6 1"   --->   Operation 197 'add' 'add_ln691_391' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln890_56 = zext i6 %c8_V"   --->   Operation 198 'zext' 'zext_ln890_56' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (0.61ns)   --->   "%icmp_ln890_280 = icmp_eq  i6 %c8_V, i6 32"   --->   Operation 199 'icmp' 'icmp_ln890_280' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 200 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln8084 = br i1 %icmp_ln890_280, void %.split191, void" [./dut.cpp:8084]   --->   Operation 201 'br' 'br_ln8084' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "%local_A_0_addr_1848 = getelementptr i16 %local_A_0, i64 0, i64 %zext_ln890_56" [./dut.cpp:8085]   --->   Operation 202 'getelementptr' 'local_A_0_addr_1848' <Predicate = (!icmp_ln890_280)> <Delay = 0.00>
ST_11 : Operation 203 [2/2] (0.68ns)   --->   "%local_A_0_load = load i5 %local_A_0_addr_1848" [./dut.cpp:8085]   --->   Operation 203 'load' 'local_A_0_load' <Predicate = (!icmp_ln890_280)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%local_B_0_addr_1848 = getelementptr i16 %local_B_0, i64 0, i64 %zext_ln890_56" [./dut.cpp:8085]   --->   Operation 204 'getelementptr' 'local_B_0_addr_1848' <Predicate = (!icmp_ln890_280)> <Delay = 0.00>
ST_11 : Operation 205 [2/2] (0.68ns)   --->   "%local_B_0_load = load i5 %local_B_0_addr_1848" [./dut.cpp:8085]   --->   Operation 205 'load' 'local_B_0_load' <Predicate = (!icmp_ln890_280)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_11 : Operation 206 [1/1] (0.68ns)   --->   "%store_ln8085 = store i16 %empty_3294, i6 %local_C_addr" [./dut.cpp:8085]   --->   Operation 206 'store' 'store_ln8085' <Predicate = (icmp_ln890_280)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln8088 = br i1 %cmp_i_i, void %._crit_edge1, void" [./dut.cpp:8088]   --->   Operation 207 'br' 'br_ln8088' <Predicate = (icmp_ln890_280)> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %fifo_C_drain_PE_4_4_x0200, i16 %empty_3294" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 208 'write' 'write_ln174' <Predicate = (icmp_ln890_280 & cmp_i_i)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln8089 = br void %._crit_edge1" [./dut.cpp:8089]   --->   Operation 209 'br' 'br_ln8089' <Predicate = (icmp_ln890_280 & cmp_i_i)> <Delay = 0.00>
ST_11 : Operation 210 [2/2] (0.68ns)   --->   "%v1_V = load i5 %local_B_0_addr" [./dut.cpp:8096]   --->   Operation 210 'load' 'v1_V' <Predicate = (icmp_ln890_280)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_11 : Operation 211 [2/2] (0.68ns)   --->   "%v2_V_6745 = load i5 %local_B_0_addr_1816" [./dut.cpp:8097]   --->   Operation 211 'load' 'v2_V_6745' <Predicate = (icmp_ln890_280)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_11 : Operation 212 [2/2] (0.68ns)   --->   "%v1_V_56 = load i5 %local_A_0_addr" [./dut.cpp:8137]   --->   Operation 212 'load' 'v1_V_56' <Predicate = (icmp_ln890_280)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_11 : Operation 213 [2/2] (0.68ns)   --->   "%v2_V_6776 = load i5 %local_A_0_addr_1816" [./dut.cpp:8138]   --->   Operation 213 'load' 'v2_V_6776' <Predicate = (icmp_ln890_280)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 12 <SV = 11> <Delay = 1.67>
ST_12 : Operation 214 [1/2] (0.68ns)   --->   "%local_A_0_load = load i5 %local_A_0_addr_1848" [./dut.cpp:8085]   --->   Operation 214 'load' 'local_A_0_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_12 : Operation 215 [1/2] (0.68ns)   --->   "%local_B_0_load = load i5 %local_B_0_addr_1848" [./dut.cpp:8085]   --->   Operation 215 'load' 'local_B_0_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_12 : Operation 216 [3/3] (0.99ns) (grouped into DSP with root node add_ln8085)   --->   "%mul_ln8085 = mul i16 %local_B_0_load, i16 %local_A_0_load" [./dut.cpp:8085]   --->   Operation 216 'mul' 'mul_ln8085' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 0.99>
ST_13 : Operation 217 [2/3] (0.99ns) (grouped into DSP with root node add_ln8085)   --->   "%mul_ln8085 = mul i16 %local_B_0_load, i16 %local_A_0_load" [./dut.cpp:8085]   --->   Operation 217 'mul' 'mul_ln8085' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 0.64>
ST_14 : Operation 218 [1/3] (0.00ns) (grouped into DSP with root node add_ln8085)   --->   "%mul_ln8085 = mul i16 %local_B_0_load, i16 %local_A_0_load" [./dut.cpp:8085]   --->   Operation 218 'mul' 'mul_ln8085' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 219 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln8085 = add i16 %mul_ln8085, i16 %empty_3294" [./dut.cpp:8085]   --->   Operation 219 'add' 'add_ln8085' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 0.64>
ST_15 : Operation 220 [1/1] (0.00ns)   --->   "%specloopname_ln8084 = specloopname void @_ssdm_op_SpecLoopName, void @empty_657" [./dut.cpp:8084]   --->   Operation 220 'specloopname' 'specloopname_ln8084' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 221 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln8085 = add i16 %mul_ln8085, i16 %empty_3294" [./dut.cpp:8085]   --->   Operation 221 'add' 'add_ln8085' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 222 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 11> <Delay = 0.68>
ST_16 : Operation 223 [1/2] (0.68ns)   --->   "%v1_V = load i5 %local_B_0_addr" [./dut.cpp:8096]   --->   Operation 223 'load' 'v1_V' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_16 : Operation 224 [1/2] (0.68ns)   --->   "%v2_V_6745 = load i5 %local_B_0_addr_1816" [./dut.cpp:8097]   --->   Operation 224 'load' 'v2_V_6745' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_16 : Operation 225 [2/2] (0.68ns)   --->   "%v2_V_6744 = load i5 %local_B_0_addr_1817" [./dut.cpp:8098]   --->   Operation 225 'load' 'v2_V_6744' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_16 : Operation 226 [2/2] (0.68ns)   --->   "%v2_V_6743 = load i5 %local_B_0_addr_1818" [./dut.cpp:8099]   --->   Operation 226 'load' 'v2_V_6743' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_16 : Operation 227 [1/2] (0.68ns)   --->   "%v1_V_56 = load i5 %local_A_0_addr" [./dut.cpp:8137]   --->   Operation 227 'load' 'v1_V_56' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_16 : Operation 228 [1/2] (0.68ns)   --->   "%v2_V_6776 = load i5 %local_A_0_addr_1816" [./dut.cpp:8138]   --->   Operation 228 'load' 'v2_V_6776' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_16 : Operation 229 [2/2] (0.68ns)   --->   "%v2_V_6775 = load i5 %local_A_0_addr_1817" [./dut.cpp:8139]   --->   Operation 229 'load' 'v2_V_6775' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_16 : Operation 230 [2/2] (0.68ns)   --->   "%v2_V_6774 = load i5 %local_A_0_addr_1818" [./dut.cpp:8140]   --->   Operation 230 'load' 'v2_V_6774' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 17 <SV = 12> <Delay = 0.68>
ST_17 : Operation 231 [1/2] (0.68ns)   --->   "%v2_V_6744 = load i5 %local_B_0_addr_1817" [./dut.cpp:8098]   --->   Operation 231 'load' 'v2_V_6744' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 232 [1/2] (0.68ns)   --->   "%v2_V_6743 = load i5 %local_B_0_addr_1818" [./dut.cpp:8099]   --->   Operation 232 'load' 'v2_V_6743' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 233 [2/2] (0.68ns)   --->   "%v2_V_6742 = load i5 %local_B_0_addr_1819" [./dut.cpp:8100]   --->   Operation 233 'load' 'v2_V_6742' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 234 [2/2] (0.68ns)   --->   "%v2_V_6741 = load i5 %local_B_0_addr_1820" [./dut.cpp:8101]   --->   Operation 234 'load' 'v2_V_6741' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 235 [1/2] (0.68ns)   --->   "%v2_V_6775 = load i5 %local_A_0_addr_1817" [./dut.cpp:8139]   --->   Operation 235 'load' 'v2_V_6775' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 236 [1/2] (0.68ns)   --->   "%v2_V_6774 = load i5 %local_A_0_addr_1818" [./dut.cpp:8140]   --->   Operation 236 'load' 'v2_V_6774' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 237 [2/2] (0.68ns)   --->   "%v2_V_6773 = load i5 %local_A_0_addr_1819" [./dut.cpp:8141]   --->   Operation 237 'load' 'v2_V_6773' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 238 [2/2] (0.68ns)   --->   "%v2_V_6772 = load i5 %local_A_0_addr_1820" [./dut.cpp:8142]   --->   Operation 238 'load' 'v2_V_6772' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 18 <SV = 13> <Delay = 0.68>
ST_18 : Operation 239 [1/2] (0.68ns)   --->   "%v2_V_6742 = load i5 %local_B_0_addr_1819" [./dut.cpp:8100]   --->   Operation 239 'load' 'v2_V_6742' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_18 : Operation 240 [1/2] (0.68ns)   --->   "%v2_V_6741 = load i5 %local_B_0_addr_1820" [./dut.cpp:8101]   --->   Operation 240 'load' 'v2_V_6741' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_18 : Operation 241 [2/2] (0.68ns)   --->   "%v2_V_6740 = load i5 %local_B_0_addr_1821" [./dut.cpp:8102]   --->   Operation 241 'load' 'v2_V_6740' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_18 : Operation 242 [2/2] (0.68ns)   --->   "%v2_V_6739 = load i5 %local_B_0_addr_1822" [./dut.cpp:8103]   --->   Operation 242 'load' 'v2_V_6739' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_18 : Operation 243 [1/2] (0.68ns)   --->   "%v2_V_6773 = load i5 %local_A_0_addr_1819" [./dut.cpp:8141]   --->   Operation 243 'load' 'v2_V_6773' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_18 : Operation 244 [1/2] (0.68ns)   --->   "%v2_V_6772 = load i5 %local_A_0_addr_1820" [./dut.cpp:8142]   --->   Operation 244 'load' 'v2_V_6772' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_18 : Operation 245 [2/2] (0.68ns)   --->   "%v2_V_6771 = load i5 %local_A_0_addr_1821" [./dut.cpp:8143]   --->   Operation 245 'load' 'v2_V_6771' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_18 : Operation 246 [2/2] (0.68ns)   --->   "%v2_V_6770 = load i5 %local_A_0_addr_1822" [./dut.cpp:8144]   --->   Operation 246 'load' 'v2_V_6770' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 19 <SV = 14> <Delay = 0.68>
ST_19 : Operation 247 [1/2] (0.68ns)   --->   "%v2_V_6740 = load i5 %local_B_0_addr_1821" [./dut.cpp:8102]   --->   Operation 247 'load' 'v2_V_6740' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_19 : Operation 248 [1/2] (0.68ns)   --->   "%v2_V_6739 = load i5 %local_B_0_addr_1822" [./dut.cpp:8103]   --->   Operation 248 'load' 'v2_V_6739' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_19 : Operation 249 [2/2] (0.68ns)   --->   "%v2_V_6738 = load i5 %local_B_0_addr_1823" [./dut.cpp:8104]   --->   Operation 249 'load' 'v2_V_6738' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_19 : Operation 250 [2/2] (0.68ns)   --->   "%v2_V_6737 = load i5 %local_B_0_addr_1824" [./dut.cpp:8105]   --->   Operation 250 'load' 'v2_V_6737' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_19 : Operation 251 [1/2] (0.68ns)   --->   "%v2_V_6771 = load i5 %local_A_0_addr_1821" [./dut.cpp:8143]   --->   Operation 251 'load' 'v2_V_6771' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_19 : Operation 252 [1/2] (0.68ns)   --->   "%v2_V_6770 = load i5 %local_A_0_addr_1822" [./dut.cpp:8144]   --->   Operation 252 'load' 'v2_V_6770' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_19 : Operation 253 [2/2] (0.68ns)   --->   "%v2_V_6769 = load i5 %local_A_0_addr_1823" [./dut.cpp:8145]   --->   Operation 253 'load' 'v2_V_6769' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_19 : Operation 254 [2/2] (0.68ns)   --->   "%v2_V_6768 = load i5 %local_A_0_addr_1824" [./dut.cpp:8146]   --->   Operation 254 'load' 'v2_V_6768' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 20 <SV = 15> <Delay = 0.68>
ST_20 : Operation 255 [1/2] (0.68ns)   --->   "%v2_V_6738 = load i5 %local_B_0_addr_1823" [./dut.cpp:8104]   --->   Operation 255 'load' 'v2_V_6738' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 256 [1/2] (0.68ns)   --->   "%v2_V_6737 = load i5 %local_B_0_addr_1824" [./dut.cpp:8105]   --->   Operation 256 'load' 'v2_V_6737' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 257 [2/2] (0.68ns)   --->   "%v2_V_6736 = load i5 %local_B_0_addr_1825" [./dut.cpp:8106]   --->   Operation 257 'load' 'v2_V_6736' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 258 [2/2] (0.68ns)   --->   "%v2_V_6735 = load i5 %local_B_0_addr_1826" [./dut.cpp:8107]   --->   Operation 258 'load' 'v2_V_6735' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 259 [1/2] (0.68ns)   --->   "%v2_V_6769 = load i5 %local_A_0_addr_1823" [./dut.cpp:8145]   --->   Operation 259 'load' 'v2_V_6769' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 260 [1/2] (0.68ns)   --->   "%v2_V_6768 = load i5 %local_A_0_addr_1824" [./dut.cpp:8146]   --->   Operation 260 'load' 'v2_V_6768' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 261 [2/2] (0.68ns)   --->   "%v2_V_6767 = load i5 %local_A_0_addr_1825" [./dut.cpp:8147]   --->   Operation 261 'load' 'v2_V_6767' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 262 [2/2] (0.68ns)   --->   "%v2_V_6766 = load i5 %local_A_0_addr_1826" [./dut.cpp:8148]   --->   Operation 262 'load' 'v2_V_6766' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 21 <SV = 16> <Delay = 0.68>
ST_21 : Operation 263 [1/2] (0.68ns)   --->   "%v2_V_6736 = load i5 %local_B_0_addr_1825" [./dut.cpp:8106]   --->   Operation 263 'load' 'v2_V_6736' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 264 [1/2] (0.68ns)   --->   "%v2_V_6735 = load i5 %local_B_0_addr_1826" [./dut.cpp:8107]   --->   Operation 264 'load' 'v2_V_6735' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 265 [2/2] (0.68ns)   --->   "%v2_V_6734 = load i5 %local_B_0_addr_1827" [./dut.cpp:8108]   --->   Operation 265 'load' 'v2_V_6734' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 266 [2/2] (0.68ns)   --->   "%v2_V_6733 = load i5 %local_B_0_addr_1828" [./dut.cpp:8109]   --->   Operation 266 'load' 'v2_V_6733' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 267 [1/2] (0.68ns)   --->   "%v2_V_6767 = load i5 %local_A_0_addr_1825" [./dut.cpp:8147]   --->   Operation 267 'load' 'v2_V_6767' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 268 [1/2] (0.68ns)   --->   "%v2_V_6766 = load i5 %local_A_0_addr_1826" [./dut.cpp:8148]   --->   Operation 268 'load' 'v2_V_6766' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 269 [2/2] (0.68ns)   --->   "%v2_V_6765 = load i5 %local_A_0_addr_1827" [./dut.cpp:8149]   --->   Operation 269 'load' 'v2_V_6765' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 270 [2/2] (0.68ns)   --->   "%v2_V_6764 = load i5 %local_A_0_addr_1828" [./dut.cpp:8150]   --->   Operation 270 'load' 'v2_V_6764' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 22 <SV = 17> <Delay = 0.68>
ST_22 : Operation 271 [1/2] (0.68ns)   --->   "%v2_V_6734 = load i5 %local_B_0_addr_1827" [./dut.cpp:8108]   --->   Operation 271 'load' 'v2_V_6734' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_22 : Operation 272 [1/2] (0.68ns)   --->   "%v2_V_6733 = load i5 %local_B_0_addr_1828" [./dut.cpp:8109]   --->   Operation 272 'load' 'v2_V_6733' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_22 : Operation 273 [2/2] (0.68ns)   --->   "%v2_V_6732 = load i5 %local_B_0_addr_1829" [./dut.cpp:8110]   --->   Operation 273 'load' 'v2_V_6732' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_22 : Operation 274 [2/2] (0.68ns)   --->   "%v2_V_6731 = load i5 %local_B_0_addr_1830" [./dut.cpp:8111]   --->   Operation 274 'load' 'v2_V_6731' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_22 : Operation 275 [1/2] (0.68ns)   --->   "%v2_V_6765 = load i5 %local_A_0_addr_1827" [./dut.cpp:8149]   --->   Operation 275 'load' 'v2_V_6765' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_22 : Operation 276 [1/2] (0.68ns)   --->   "%v2_V_6764 = load i5 %local_A_0_addr_1828" [./dut.cpp:8150]   --->   Operation 276 'load' 'v2_V_6764' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_22 : Operation 277 [2/2] (0.68ns)   --->   "%v2_V_6763 = load i5 %local_A_0_addr_1829" [./dut.cpp:8151]   --->   Operation 277 'load' 'v2_V_6763' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_22 : Operation 278 [2/2] (0.68ns)   --->   "%v2_V_6762 = load i5 %local_A_0_addr_1830" [./dut.cpp:8152]   --->   Operation 278 'load' 'v2_V_6762' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 23 <SV = 18> <Delay = 0.68>
ST_23 : Operation 279 [1/2] (0.68ns)   --->   "%v2_V_6732 = load i5 %local_B_0_addr_1829" [./dut.cpp:8110]   --->   Operation 279 'load' 'v2_V_6732' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_23 : Operation 280 [1/2] (0.68ns)   --->   "%v2_V_6731 = load i5 %local_B_0_addr_1830" [./dut.cpp:8111]   --->   Operation 280 'load' 'v2_V_6731' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_23 : Operation 281 [2/2] (0.68ns)   --->   "%v2_V_6730 = load i5 %local_B_0_addr_1831" [./dut.cpp:8112]   --->   Operation 281 'load' 'v2_V_6730' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_23 : Operation 282 [2/2] (0.68ns)   --->   "%v2_V_6729 = load i5 %local_B_0_addr_1832" [./dut.cpp:8113]   --->   Operation 282 'load' 'v2_V_6729' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_23 : Operation 283 [1/2] (0.68ns)   --->   "%v2_V_6763 = load i5 %local_A_0_addr_1829" [./dut.cpp:8151]   --->   Operation 283 'load' 'v2_V_6763' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_23 : Operation 284 [1/2] (0.68ns)   --->   "%v2_V_6762 = load i5 %local_A_0_addr_1830" [./dut.cpp:8152]   --->   Operation 284 'load' 'v2_V_6762' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_23 : Operation 285 [2/2] (0.68ns)   --->   "%v2_V_6761 = load i5 %local_A_0_addr_1831" [./dut.cpp:8153]   --->   Operation 285 'load' 'v2_V_6761' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_23 : Operation 286 [2/2] (0.68ns)   --->   "%v2_V_6760 = load i5 %local_A_0_addr_1832" [./dut.cpp:8154]   --->   Operation 286 'load' 'v2_V_6760' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 24 <SV = 19> <Delay = 0.68>
ST_24 : Operation 287 [1/2] (0.68ns)   --->   "%v2_V_6730 = load i5 %local_B_0_addr_1831" [./dut.cpp:8112]   --->   Operation 287 'load' 'v2_V_6730' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_24 : Operation 288 [1/2] (0.68ns)   --->   "%v2_V_6729 = load i5 %local_B_0_addr_1832" [./dut.cpp:8113]   --->   Operation 288 'load' 'v2_V_6729' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_24 : Operation 289 [2/2] (0.68ns)   --->   "%v2_V_6728 = load i5 %local_B_0_addr_1833" [./dut.cpp:8114]   --->   Operation 289 'load' 'v2_V_6728' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_24 : Operation 290 [2/2] (0.68ns)   --->   "%v2_V_6727 = load i5 %local_B_0_addr_1834" [./dut.cpp:8115]   --->   Operation 290 'load' 'v2_V_6727' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_24 : Operation 291 [1/2] (0.68ns)   --->   "%v2_V_6761 = load i5 %local_A_0_addr_1831" [./dut.cpp:8153]   --->   Operation 291 'load' 'v2_V_6761' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_24 : Operation 292 [1/2] (0.68ns)   --->   "%v2_V_6760 = load i5 %local_A_0_addr_1832" [./dut.cpp:8154]   --->   Operation 292 'load' 'v2_V_6760' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_24 : Operation 293 [2/2] (0.68ns)   --->   "%v2_V_6759 = load i5 %local_A_0_addr_1833" [./dut.cpp:8155]   --->   Operation 293 'load' 'v2_V_6759' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_24 : Operation 294 [2/2] (0.68ns)   --->   "%v2_V_6758 = load i5 %local_A_0_addr_1834" [./dut.cpp:8156]   --->   Operation 294 'load' 'v2_V_6758' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 25 <SV = 20> <Delay = 0.68>
ST_25 : Operation 295 [1/2] (0.68ns)   --->   "%v2_V_6728 = load i5 %local_B_0_addr_1833" [./dut.cpp:8114]   --->   Operation 295 'load' 'v2_V_6728' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_25 : Operation 296 [1/2] (0.68ns)   --->   "%v2_V_6727 = load i5 %local_B_0_addr_1834" [./dut.cpp:8115]   --->   Operation 296 'load' 'v2_V_6727' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_25 : Operation 297 [2/2] (0.68ns)   --->   "%v2_V_6726 = load i5 %local_B_0_addr_1835" [./dut.cpp:8116]   --->   Operation 297 'load' 'v2_V_6726' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_25 : Operation 298 [2/2] (0.68ns)   --->   "%v2_V_6725 = load i5 %local_B_0_addr_1836" [./dut.cpp:8117]   --->   Operation 298 'load' 'v2_V_6725' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_25 : Operation 299 [1/2] (0.68ns)   --->   "%v2_V_6759 = load i5 %local_A_0_addr_1833" [./dut.cpp:8155]   --->   Operation 299 'load' 'v2_V_6759' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_25 : Operation 300 [1/2] (0.68ns)   --->   "%v2_V_6758 = load i5 %local_A_0_addr_1834" [./dut.cpp:8156]   --->   Operation 300 'load' 'v2_V_6758' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_25 : Operation 301 [2/2] (0.68ns)   --->   "%v2_V_6757 = load i5 %local_A_0_addr_1835" [./dut.cpp:8157]   --->   Operation 301 'load' 'v2_V_6757' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_25 : Operation 302 [2/2] (0.68ns)   --->   "%v2_V_6756 = load i5 %local_A_0_addr_1836" [./dut.cpp:8158]   --->   Operation 302 'load' 'v2_V_6756' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 26 <SV = 21> <Delay = 0.68>
ST_26 : Operation 303 [1/2] (0.68ns)   --->   "%v2_V_6726 = load i5 %local_B_0_addr_1835" [./dut.cpp:8116]   --->   Operation 303 'load' 'v2_V_6726' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 304 [1/2] (0.68ns)   --->   "%v2_V_6725 = load i5 %local_B_0_addr_1836" [./dut.cpp:8117]   --->   Operation 304 'load' 'v2_V_6725' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 305 [2/2] (0.68ns)   --->   "%v2_V_6724 = load i5 %local_B_0_addr_1837" [./dut.cpp:8118]   --->   Operation 305 'load' 'v2_V_6724' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 306 [2/2] (0.68ns)   --->   "%v2_V_6723 = load i5 %local_B_0_addr_1838" [./dut.cpp:8119]   --->   Operation 306 'load' 'v2_V_6723' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 307 [1/2] (0.68ns)   --->   "%v2_V_6757 = load i5 %local_A_0_addr_1835" [./dut.cpp:8157]   --->   Operation 307 'load' 'v2_V_6757' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 308 [1/2] (0.68ns)   --->   "%v2_V_6756 = load i5 %local_A_0_addr_1836" [./dut.cpp:8158]   --->   Operation 308 'load' 'v2_V_6756' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 309 [2/2] (0.68ns)   --->   "%v2_V_6755 = load i5 %local_A_0_addr_1837" [./dut.cpp:8159]   --->   Operation 309 'load' 'v2_V_6755' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_26 : Operation 310 [2/2] (0.68ns)   --->   "%v2_V_6754 = load i5 %local_A_0_addr_1838" [./dut.cpp:8160]   --->   Operation 310 'load' 'v2_V_6754' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 27 <SV = 22> <Delay = 0.68>
ST_27 : Operation 311 [1/2] (0.68ns)   --->   "%v2_V_6724 = load i5 %local_B_0_addr_1837" [./dut.cpp:8118]   --->   Operation 311 'load' 'v2_V_6724' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_27 : Operation 312 [1/2] (0.68ns)   --->   "%v2_V_6723 = load i5 %local_B_0_addr_1838" [./dut.cpp:8119]   --->   Operation 312 'load' 'v2_V_6723' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_27 : Operation 313 [2/2] (0.68ns)   --->   "%v2_V_6722 = load i5 %local_B_0_addr_1839" [./dut.cpp:8120]   --->   Operation 313 'load' 'v2_V_6722' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_27 : Operation 314 [2/2] (0.68ns)   --->   "%v2_V_6721 = load i5 %local_B_0_addr_1840" [./dut.cpp:8121]   --->   Operation 314 'load' 'v2_V_6721' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_27 : Operation 315 [1/2] (0.68ns)   --->   "%v2_V_6755 = load i5 %local_A_0_addr_1837" [./dut.cpp:8159]   --->   Operation 315 'load' 'v2_V_6755' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_27 : Operation 316 [1/2] (0.68ns)   --->   "%v2_V_6754 = load i5 %local_A_0_addr_1838" [./dut.cpp:8160]   --->   Operation 316 'load' 'v2_V_6754' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_27 : Operation 317 [2/2] (0.68ns)   --->   "%v2_V_6753 = load i5 %local_A_0_addr_1839" [./dut.cpp:8161]   --->   Operation 317 'load' 'v2_V_6753' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_27 : Operation 318 [2/2] (0.68ns)   --->   "%v2_V_6752 = load i5 %local_A_0_addr_1840" [./dut.cpp:8162]   --->   Operation 318 'load' 'v2_V_6752' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 28 <SV = 23> <Delay = 0.68>
ST_28 : Operation 319 [1/2] (0.68ns)   --->   "%v2_V_6722 = load i5 %local_B_0_addr_1839" [./dut.cpp:8120]   --->   Operation 319 'load' 'v2_V_6722' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_28 : Operation 320 [1/2] (0.68ns)   --->   "%v2_V_6721 = load i5 %local_B_0_addr_1840" [./dut.cpp:8121]   --->   Operation 320 'load' 'v2_V_6721' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_28 : Operation 321 [2/2] (0.68ns)   --->   "%v2_V_6720 = load i5 %local_B_0_addr_1841" [./dut.cpp:8122]   --->   Operation 321 'load' 'v2_V_6720' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_28 : Operation 322 [2/2] (0.68ns)   --->   "%v2_V_6719 = load i5 %local_B_0_addr_1842" [./dut.cpp:8123]   --->   Operation 322 'load' 'v2_V_6719' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_28 : Operation 323 [1/2] (0.68ns)   --->   "%v2_V_6753 = load i5 %local_A_0_addr_1839" [./dut.cpp:8161]   --->   Operation 323 'load' 'v2_V_6753' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_28 : Operation 324 [1/2] (0.68ns)   --->   "%v2_V_6752 = load i5 %local_A_0_addr_1840" [./dut.cpp:8162]   --->   Operation 324 'load' 'v2_V_6752' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_28 : Operation 325 [2/2] (0.68ns)   --->   "%v2_V_6751 = load i5 %local_A_0_addr_1841" [./dut.cpp:8163]   --->   Operation 325 'load' 'v2_V_6751' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_28 : Operation 326 [2/2] (0.68ns)   --->   "%v2_V_6750 = load i5 %local_A_0_addr_1842" [./dut.cpp:8164]   --->   Operation 326 'load' 'v2_V_6750' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 29 <SV = 24> <Delay = 0.68>
ST_29 : Operation 327 [1/2] (0.68ns)   --->   "%v2_V_6720 = load i5 %local_B_0_addr_1841" [./dut.cpp:8122]   --->   Operation 327 'load' 'v2_V_6720' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_29 : Operation 328 [1/2] (0.68ns)   --->   "%v2_V_6719 = load i5 %local_B_0_addr_1842" [./dut.cpp:8123]   --->   Operation 328 'load' 'v2_V_6719' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_29 : Operation 329 [2/2] (0.68ns)   --->   "%v2_V_6718 = load i5 %local_B_0_addr_1843" [./dut.cpp:8124]   --->   Operation 329 'load' 'v2_V_6718' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_29 : Operation 330 [2/2] (0.68ns)   --->   "%v2_V_6717 = load i5 %local_B_0_addr_1844" [./dut.cpp:8125]   --->   Operation 330 'load' 'v2_V_6717' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_29 : Operation 331 [1/2] (0.68ns)   --->   "%v2_V_6751 = load i5 %local_A_0_addr_1841" [./dut.cpp:8163]   --->   Operation 331 'load' 'v2_V_6751' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_29 : Operation 332 [1/2] (0.68ns)   --->   "%v2_V_6750 = load i5 %local_A_0_addr_1842" [./dut.cpp:8164]   --->   Operation 332 'load' 'v2_V_6750' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_29 : Operation 333 [2/2] (0.68ns)   --->   "%v2_V_6749 = load i5 %local_A_0_addr_1843" [./dut.cpp:8165]   --->   Operation 333 'load' 'v2_V_6749' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_29 : Operation 334 [2/2] (0.68ns)   --->   "%v2_V_6748 = load i5 %local_A_0_addr_1844" [./dut.cpp:8166]   --->   Operation 334 'load' 'v2_V_6748' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 30 <SV = 25> <Delay = 0.68>
ST_30 : Operation 335 [1/2] (0.68ns)   --->   "%v2_V_6718 = load i5 %local_B_0_addr_1843" [./dut.cpp:8124]   --->   Operation 335 'load' 'v2_V_6718' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_30 : Operation 336 [1/2] (0.68ns)   --->   "%v2_V_6717 = load i5 %local_B_0_addr_1844" [./dut.cpp:8125]   --->   Operation 336 'load' 'v2_V_6717' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_30 : Operation 337 [2/2] (0.68ns)   --->   "%v2_V_6716 = load i5 %local_B_0_addr_1845" [./dut.cpp:8126]   --->   Operation 337 'load' 'v2_V_6716' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_30 : Operation 338 [2/2] (0.68ns)   --->   "%v2_V = load i5 %local_B_0_addr_1846" [./dut.cpp:8127]   --->   Operation 338 'load' 'v2_V' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_30 : Operation 339 [1/2] (0.68ns)   --->   "%v2_V_6749 = load i5 %local_A_0_addr_1843" [./dut.cpp:8165]   --->   Operation 339 'load' 'v2_V_6749' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_30 : Operation 340 [1/2] (0.68ns)   --->   "%v2_V_6748 = load i5 %local_A_0_addr_1844" [./dut.cpp:8166]   --->   Operation 340 'load' 'v2_V_6748' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_30 : Operation 341 [2/2] (0.68ns)   --->   "%v2_V_6747 = load i5 %local_A_0_addr_1845" [./dut.cpp:8167]   --->   Operation 341 'load' 'v2_V_6747' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_30 : Operation 342 [2/2] (0.68ns)   --->   "%v2_V_6746 = load i5 %local_A_0_addr_1846" [./dut.cpp:8168]   --->   Operation 342 'load' 'v2_V_6746' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 31 <SV = 26> <Delay = 1.89>
ST_31 : Operation 343 [1/2] (0.68ns)   --->   "%v2_V_6716 = load i5 %local_B_0_addr_1845" [./dut.cpp:8126]   --->   Operation 343 'load' 'v2_V_6716' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_31 : Operation 344 [1/2] (0.68ns)   --->   "%v2_V = load i5 %local_B_0_addr_1846" [./dut.cpp:8127]   --->   Operation 344 'load' 'v2_V' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_31 : Operation 345 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %v1_V, i16 %v2_V_6745, i16 %v2_V_6744, i16 %v2_V_6743, i16 %v2_V_6742, i16 %v2_V_6741, i16 %v2_V_6740, i16 %v2_V_6739, i16 %v2_V_6738, i16 %v2_V_6737, i16 %v2_V_6736, i16 %v2_V_6735, i16 %v2_V_6734, i16 %v2_V_6733, i16 %v2_V_6732, i16 %v2_V_6731, i16 %v2_V_6730, i16 %v2_V_6729, i16 %v2_V_6728, i16 %v2_V_6727, i16 %v2_V_6726, i16 %v2_V_6725, i16 %v2_V_6724, i16 %v2_V_6723, i16 %v2_V_6722, i16 %v2_V_6721, i16 %v2_V_6720, i16 %v2_V_6719, i16 %v2_V_6718, i16 %v2_V_6717, i16 %v2_V_6716, i16 %v2_V"   --->   Operation 345 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 346 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_B_PE_5_4_x0133, i512 %p_Result_s" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 346 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_31 : Operation 347 [1/2] (0.68ns)   --->   "%v2_V_6747 = load i5 %local_A_0_addr_1845" [./dut.cpp:8167]   --->   Operation 347 'load' 'v2_V_6747' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_31 : Operation 348 [1/2] (0.68ns)   --->   "%v2_V_6746 = load i5 %local_A_0_addr_1846" [./dut.cpp:8168]   --->   Operation 348 'load' 'v2_V_6746' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_31 : Operation 349 [1/1] (0.00ns)   --->   "%p_Result_56 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %v1_V_56, i16 %v2_V_6776, i16 %v2_V_6775, i16 %v2_V_6774, i16 %v2_V_6773, i16 %v2_V_6772, i16 %v2_V_6771, i16 %v2_V_6770, i16 %v2_V_6769, i16 %v2_V_6768, i16 %v2_V_6767, i16 %v2_V_6766, i16 %v2_V_6765, i16 %v2_V_6764, i16 %v2_V_6763, i16 %v2_V_6762, i16 %v2_V_6761, i16 %v2_V_6760, i16 %v2_V_6759, i16 %v2_V_6758, i16 %v2_V_6757, i16 %v2_V_6756, i16 %v2_V_6755, i16 %v2_V_6754, i16 %v2_V_6753, i16 %v2_V_6752, i16 %v2_V_6751, i16 %v2_V_6750, i16 %v2_V_6749, i16 %v2_V_6748, i16 %v2_V_6747, i16 %v2_V_6746"   --->   Operation 349 'bitconcatenate' 'p_Result_56' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 350 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_PE_4_5_x061, i512 %p_Result_56" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 350 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_31 : Operation 351 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 351 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c0.V') with incoming values : ('add_ln691') [85]  (0.387 ns)

 <State 2>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c0.V') with incoming values : ('add_ln691') [85]  (0 ns)
	'add' operation ('add_ln691') [86]  (0.707 ns)

 <State 3>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c1.V') with incoming values : ('add_ln691_386') [94]  (0 ns)
	'add' operation ('add_ln691_386') [95]  (0.707 ns)

 <State 4>: 0.706ns
The critical path consists of the following:
	'phi' operation ('c2.V') with incoming values : ('add_ln691_387') [103]  (0 ns)
	'add' operation ('add_ln691_387') [104]  (0.706 ns)

 <State 5>: 0.708ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('add_ln691_388') [114]  (0 ns)
	'add' operation ('add_ln691_388') [115]  (0.708 ns)

 <State 6>: 1.87ns
The critical path consists of the following:
	fifo read on port 'fifo_A_PE_4_4_x060' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [136]  (1.22 ns)
	blocking operation 0.656 ns on control path)

 <State 7>: 1.84ns
The critical path consists of the following:
	fifo read on port 'fifo_B_PE_4_4_x0132' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [155]  (1.22 ns)
	blocking operation 0.619 ns on control path)

 <State 8>: 1.3ns
The critical path consists of the following:
	'phi' operation ('n.V') with incoming values : ('add_ln691_390') [158]  (0 ns)
	'add' operation ('add_ln691_390') [160]  (0.706 ns)
	blocking operation 0.595 ns on control path)

 <State 9>: 0.683ns
The critical path consists of the following:
	'load' operation ('local_C_load', ./dut.cpp:8085) on array 'local_C', ./dut.cpp:8038 [179]  (0.683 ns)

 <State 10>: 0.683ns
The critical path consists of the following:
	'load' operation ('local_C_load', ./dut.cpp:8085) on array 'local_C', ./dut.cpp:8038 [179]  (0.683 ns)

 <State 11>: 1.84ns
The critical path consists of the following:
	'phi' operation ('empty_3294', ./dut.cpp:8085) with incoming values : ('local_C_load', ./dut.cpp:8085) ('add_ln8085', ./dut.cpp:8085) [183]  (0 ns)
	fifo write on port 'fifo_C_drain_PE_4_4_x0200' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [202]  (1.22 ns)
	blocking operation 0.619 ns on control path)

 <State 12>: 1.68ns
The critical path consists of the following:
	'load' operation ('local_A_0_load', ./dut.cpp:8085) on array 'local_A[0]', ./dut.cpp:8034 [192]  (0.683 ns)
	'mul' operation of DSP[196] ('mul_ln8085', ./dut.cpp:8085) [195]  (0.996 ns)

 <State 13>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[196] ('mul_ln8085', ./dut.cpp:8085) [195]  (0.996 ns)

 <State 14>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[196] ('mul_ln8085', ./dut.cpp:8085) [195]  (0 ns)
	'add' operation of DSP[196] ('add_ln8085', ./dut.cpp:8085) [196]  (0.645 ns)

 <State 15>: 0.645ns
The critical path consists of the following:
	'add' operation of DSP[196] ('add_ln8085', ./dut.cpp:8085) [196]  (0.645 ns)

 <State 16>: 0.683ns
The critical path consists of the following:
	'load' operation ('v1.V', ./dut.cpp:8096) on array 'local_B[0]', ./dut.cpp:8036 [205]  (0.683 ns)

 <State 17>: 0.683ns
The critical path consists of the following:
	'load' operation ('v2.V', ./dut.cpp:8098) on array 'local_B[0]', ./dut.cpp:8036 [207]  (0.683 ns)

 <State 18>: 0.683ns
The critical path consists of the following:
	'load' operation ('v2.V', ./dut.cpp:8100) on array 'local_B[0]', ./dut.cpp:8036 [209]  (0.683 ns)

 <State 19>: 0.683ns
The critical path consists of the following:
	'load' operation ('v2.V', ./dut.cpp:8102) on array 'local_B[0]', ./dut.cpp:8036 [211]  (0.683 ns)

 <State 20>: 0.683ns
The critical path consists of the following:
	'load' operation ('v2.V', ./dut.cpp:8104) on array 'local_B[0]', ./dut.cpp:8036 [213]  (0.683 ns)

 <State 21>: 0.683ns
The critical path consists of the following:
	'load' operation ('v2.V', ./dut.cpp:8106) on array 'local_B[0]', ./dut.cpp:8036 [215]  (0.683 ns)

 <State 22>: 0.683ns
The critical path consists of the following:
	'load' operation ('v2.V', ./dut.cpp:8108) on array 'local_B[0]', ./dut.cpp:8036 [217]  (0.683 ns)

 <State 23>: 0.683ns
The critical path consists of the following:
	'load' operation ('v2.V', ./dut.cpp:8110) on array 'local_B[0]', ./dut.cpp:8036 [219]  (0.683 ns)

 <State 24>: 0.683ns
The critical path consists of the following:
	'load' operation ('v2.V', ./dut.cpp:8112) on array 'local_B[0]', ./dut.cpp:8036 [221]  (0.683 ns)

 <State 25>: 0.683ns
The critical path consists of the following:
	'load' operation ('v2.V', ./dut.cpp:8114) on array 'local_B[0]', ./dut.cpp:8036 [223]  (0.683 ns)

 <State 26>: 0.683ns
The critical path consists of the following:
	'load' operation ('v2.V', ./dut.cpp:8116) on array 'local_B[0]', ./dut.cpp:8036 [225]  (0.683 ns)

 <State 27>: 0.683ns
The critical path consists of the following:
	'load' operation ('v2.V', ./dut.cpp:8118) on array 'local_B[0]', ./dut.cpp:8036 [227]  (0.683 ns)

 <State 28>: 0.683ns
The critical path consists of the following:
	'load' operation ('v2.V', ./dut.cpp:8120) on array 'local_B[0]', ./dut.cpp:8036 [229]  (0.683 ns)

 <State 29>: 0.683ns
The critical path consists of the following:
	'load' operation ('v2.V', ./dut.cpp:8122) on array 'local_B[0]', ./dut.cpp:8036 [231]  (0.683 ns)

 <State 30>: 0.683ns
The critical path consists of the following:
	'load' operation ('v2.V', ./dut.cpp:8124) on array 'local_B[0]', ./dut.cpp:8036 [233]  (0.683 ns)

 <State 31>: 1.9ns
The critical path consists of the following:
	'load' operation ('v2.V', ./dut.cpp:8126) on array 'local_B[0]', ./dut.cpp:8036 [235]  (0.683 ns)
	fifo write on port 'fifo_B_PE_5_4_x0133' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [238]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
