[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PortPackage/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[WRN:PA0205] ${SURELOG_DIR}/tests/PortPackage/dut.sv:1:1: No timescale set for "dm".
[WRN:PA0205] ${SURELOG_DIR}/tests/PortPackage/dut.sv:10:1: No timescale set for "dm_top".
[INF:CP0300] Compilation...
[INF:CP0301] ${SURELOG_DIR}/tests/PortPackage/dut.sv:1:1: Compile package "dm".
[INF:CP0303] ${SURELOG_DIR}/tests/PortPackage/dut.sv:10:1: Compile module "work@dm_top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               3
Design                                                 1
Identifier                                             3
IntTypespec                                            1
LogicTypespec                                          2
Module                                                 1
ModuleTypespec                                         1
Net                                                    1
Package                                                1
ParamAssign                                            1
Parameter                                              1
Port                                                   1
Range                                                  1
RefTypespec                                            6
SourceFile                                             1
StructTypespec                                         1
TypedefTypespec                                        1
TypespecMember                                         2
------------------------------------------------------------
Total:                                                29
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PortPackage/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/PortPackage/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllPackages:
\_Package: dm (dm), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:1:1, endln:8:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (dm)
    |vpiParent:
    \_Package: dm (dm), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:1:1, endln:8:11
    |vpiName:dm
  |vpiTypedef:
  \_TypedefTypespec: (dm::hartinfo_t), line:6:7, endln:6:17
    |vpiParent:
    \_Package: dm (dm), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:1:1, endln:8:11
    |vpiName:
    \_Identifier: (dm::hartinfo_t)
      |vpiParent:
      \_TypedefTypespec: (dm::hartinfo_t), line:6:7, endln:6:17
      |vpiName:dm::hartinfo_t
    |vpiTypedefAlias:
    \_RefTypespec: (dm::hartinfo_t), line:3:10, endln:6:6
      |vpiParent:
      \_TypedefTypespec: (dm::hartinfo_t), line:6:7, endln:6:17
      |vpiFullName:dm::hartinfo_t
      |vpiActual:
      \_StructTypespec: , line:3:10, endln:6:6
  |vpiTypedef:
  \_StructTypespec: , line:3:10, endln:6:6
    |vpiParent:
    \_Package: dm (dm), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:1:1, endln:8:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (zero1), line:4:23, endln:4:28
      |vpiParent:
      \_StructTypespec: , line:3:10, endln:6:6
      |vpiName:zero1
      |vpiTypespec:
      \_RefTypespec: (dm::zero1), line:4:9, endln:4:22
        |vpiParent:
        \_TypespecMember: (zero1), line:4:23, endln:4:28
        |vpiFullName:dm::zero1
        |vpiActual:
        \_LogicTypespec: , line:4:9, endln:4:14
    |vpiTypespecMember:
    \_TypespecMember: (dataaccess), line:5:23, endln:5:33
      |vpiParent:
      \_StructTypespec: , line:3:10, endln:6:6
      |vpiName:dataaccess
      |vpiTypespec:
      \_RefTypespec: (dm::dataaccess), line:5:9, endln:5:14
        |vpiParent:
        \_TypespecMember: (dataaccess), line:5:23, endln:5:33
        |vpiFullName:dm::dataaccess
        |vpiActual:
        \_LogicTypespec: , line:5:9, endln:5:14
  |vpiTypedef:
  \_LogicTypespec: , line:4:9, endln:4:14
    |vpiParent:
    \_Package: dm (dm), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:1:1, endln:8:11
    |vpiRange:
    \_Range: , line:4:15, endln:4:22
      |vpiParent:
      \_LogicTypespec: , line:4:9, endln:4:14
      |vpiLeftRange:
      \_Constant: , line:4:16, endln:4:18
        |vpiParent:
        \_Range: , line:4:15, endln:4:22
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:19, endln:4:21
        |vpiParent:
        \_Range: , line:4:15, endln:4:22
        |vpiDecompile:24
        |vpiSize:64
        |UINT:24
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:5:9, endln:5:14
    |vpiParent:
    \_Package: dm (dm), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:1:1, endln:8:11
  |vpiImportTypespec:
  \_TypedefTypespec: (dm::hartinfo_t), line:6:7, endln:6:17
  |vpiImportTypespec:
  \_StructTypespec: , line:3:10, endln:6:6
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:9, endln:4:14
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:9, endln:5:14
  |vpiDefName:dm
|vpiAllModules:
\_Module: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dm_top)
    |vpiParent:
    \_Module: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
    |vpiName:work@dm_top
  |vpiParameter:
  \_Parameter: (work@dm_top.NrHarts), line:11:35, endln:11:55
    |vpiParent:
    \_Module: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
    |UINT:1
    |vpiTypespec:
    \_RefTypespec: (work@dm_top.NrHarts), line:11:15, endln:11:18
      |vpiParent:
      \_Parameter: (work@dm_top.NrHarts), line:11:35, endln:11:55
      |vpiFullName:work@dm_top.NrHarts
      |vpiActual:
      \_IntTypespec: , line:11:15, endln:11:18
    |vpiSigned:1
    |vpiName:NrHarts
    |vpiFullName:work@dm_top.NrHarts
  |vpiParamAssign:
  \_ParamAssign: , line:11:35, endln:11:55
    |vpiParent:
    \_Module: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
    |vpiRhs:
    \_Constant: , line:11:54, endln:11:55
      |vpiParent:
      \_ParamAssign: , line:11:35, endln:11:55
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@dm_top.NrHarts), line:11:35, endln:11:55
  |vpiTypedef:
  \_IntTypespec: , line:11:15, endln:11:18
    |vpiParent:
    \_Module: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_IntTypespec: , line:11:15, endln:11:18
  |vpiImportTypespec:
  \_Net: (work@dm_top.hartinfo_i), line:13:35, endln:13:45
    |vpiParent:
    \_Module: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
    |vpiTypespec:
    \_RefTypespec: (work@dm_top.hartinfo_i.dm::hartinfo_t), line:13:5, endln:13:9
      |vpiParent:
      \_Net: (work@dm_top.hartinfo_i), line:13:35, endln:13:45
      |vpiName:dm::hartinfo_t
      |vpiFullName:work@dm_top.hartinfo_i.dm::hartinfo_t
      |vpiActual:
      \_TypedefTypespec: (dm::hartinfo_t), line:6:7, endln:6:17
    |vpiName:hartinfo_i
    |vpiFullName:work@dm_top.hartinfo_i
  |vpiDefName:work@dm_top
  |vpiNet:
  \_Net: (work@dm_top.hartinfo_i), line:13:35, endln:13:45
  |vpiPort:
  \_Port: (hartinfo_i), line:13:35, endln:13:45
    |vpiParent:
    \_Module: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
    |vpiName:hartinfo_i
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@dm_top.hartinfo_i.dm::hartinfo_t), line:13:5, endln:13:9
      |vpiParent:
      \_Port: (hartinfo_i), line:13:35, endln:13:45
      |vpiName:dm::hartinfo_t
      |vpiFullName:work@dm_top.hartinfo_i.dm::hartinfo_t
      |vpiActual:
      \_TypedefTypespec: (dm::hartinfo_t), line:6:7, endln:6:17
|vpiTypedef:
\_ModuleTypespec: (dm_top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dm_top
  |vpiModule:
  \_Module: work@dm_top (work@dm_top), file:${SURELOG_DIR}/tests/PortPackage/dut.sv, line:10:1, endln:17:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
