---
layout: page
permalink: /publications/index.html
title: Publications
---


---
## Approved Patent
- **Pei, Luo**, Ellen Liao, Lu Lu, Kathiravetpillai Sivanesan, and JoonBeom Kim. ["Method for physical layer security protection using public keys."](https://patents.google.com/patent/US10425810B2/en) U.S. Patent 10,425,810, issued September 24, 2019.

<br>

---

## Journal Paper

- **Pei Luo**, Konstantinos Athanasiou, Yunsi Fei, Thomas Wahl, ["Algebraic Fault Analysis of SHA-3 under Relaxed Fault Models"](https://ieeexplore.ieee.org/abstract/document/8249851), IEEE Transactions on Information Forensics & Security, 2018

- Luo, Chao, Yunsi Fei, Liwei Zhang, A. Adam Ding, **Pei Luo**, Saoni Mukherjee, and David Kaeli. ["Power Analysis Attack of an AES GPU Implementation."](https://link.springer.com/article/10.1007/s41635-018-0032-7) Journal of Hardware and Systems Security (2018): 1-14.

- **Pei Luo**, Yunsi Fei, Liwei Zhang and A. Adam Ding, ["Differential fault analysis of SHA-3 under relaxed fault models"](https://link.springer.com/article/10.1007/s41635-017-0011-4), Journal of Hardware and Systems Security, Springer, (2017): 1-17. 

- Zhang, Liwei, A. Adam Ding, Yunsi Fei, and **Pei Luo**. [“Efficient Nonprofiling 2nd-Order Power Analysis on Masked Devices Utilizing Multiple Leakage Points.”](https://ieeexplore.ieee.org/abstract/document/7947137) in IEEE Transactions on Dependable and Secure Computing , vol.PP, no.99

- **骆培**, 薛国凤. "基于USB2.0总线的航天设备地面检测系统." 现代电子技术 34.10 (2011): 123-126.

<br>

---

## Conference Paper

- **Pei Luo**, Konstantinos Athanasiou, Liwei Zhang, Zhen Hang Jiang, Yunsi Fei, A. Adam Ding, Thomas Wahl, "[Compiler-Assisted Threshold Implementation Against Power Analysis Attacks](https://ieeexplore.ieee.org/abstract/document/8119267)", The 35th IEEE Inter. Conference on Computer Design

- **Pei Luo**, Konstantinos Athanasiou, Y. Fei and T. Wahl, "[Algebraic fault analysis of SHA-3](https://ieeexplore.ieee.org/abstract/document/7926974)," Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 151-156. 

- **Pei Luo**, Yunsi Fei, Liwei Zhang and A. Adam Ding, "[Differential fault analysis of SHA3-224 and SHA3-256](https://ieeexplore.ieee.org/abstract/document/7774477)", FDTC 2016 - Thirteenth Workshop on Fault Diagnosis and Tolerance in Cryptography, Aug., 2016

- **Pei Luo**, Cheng Li and Yunsi Fei, "[Concurrent error detection for reliable SHA-3 design](https://dl.acm.org/doi/abs/10.1145/2902961.2902985)", In Proceedings of the 26th ACM Great Lakes Symposium on VLSI, May, 2016

- Chao Luo, Yunsi Fei, **Pei Luo**, Saoni Mukherjee and David Kaeli, "[Side-channel power analysis of a GPU AES implementation](https://ieeexplore.ieee.org/abstract/document/7357115)", IEEE International Conference on Computer Design (ICCD), pp.281-288, Oct., 2015

- Xin Fang, **Pei Luo**, Yunsi Fei, and Miriam Leeser. "[Leakage evaluation on power balance countermeasure against side-channel attack on FPGAs](https://ieeexplore.ieee.org/abstract/document/7322469)." In High Performance Extreme Computing Conference (HPEC), 2015 IEEE

- Liwei Zhang, A. Adam Ding, Yunsi Fei, and **Pei Luo**, “[A unified metric for quantifying information leakage of cryptographic devices under power analysis attacks](https://link.springer.com/chapter/10.1007/978-3-662-48800-3_14)”, Asiacrypt 2015 

- **Pei Luo**, Yunsi Fei, Liwei Zhang, A. Adam Ding, “[Towards secure cryptographic software implementation against side-channel power analysis attacks](https://ieeexplore.ieee.org/abstract/document/7245722)”, in Application-specific Systems, Architectures and Processors (ASAP), IEEE 26th International Conference on , pp.144-148, July 2015

- Xin Fang, **Pei Luo**, Yunsi Fei and Miriam Leeser, "[Balance power leakage to fight against side-channel analysis at gate level in FPGAs](https://ieeexplore.ieee.org/abstract/document/7245724)," 2015 IEEE 26th International Conference on Application-specific Systems, Architectures and Processors (ASAP), Toronto, ON, 2015, pp. 154-155.

- Liwei Zhang, A. Adam Ding, Yunsi Fei, **Pei Luo**, “[Efficient 2nd-order power analysis on masked devices utilizing multiple leakage](https://ieeexplore.ieee.org/abstract/document/7140249)”,  in 2015 IEEE International Symposium on Hardware Oriented Security and Trust

- **Pei Luo**, Yunsi Fei, Xin Fang, A. Adam Ding, Miriam Leeser, and David R. Kaeli, “[Side-channel analysis of MAC-Keccak hardware implementations](https://dl.acm.org/doi/10.1145/2768566.2768567)”, in Hardware and Architectural Support for Security and Privacy, 2015

- Ding, A. Adam, Liwei Zhang, Yunsi Fei, and **Pei Luo**. “[A statistical model for higher order DPA on masked devices](https://link.springer.com/chapter/10.1007/978-3-662-44709-3_9).” In Cryptographic Hardware and Embedded Systems–CHES 2014, pp. 147-169

- Tushar Swamy, Neel Shah, **Pei Luo**, Yunsi Fei, and David Kaeli. “[Scalable and efficient implementation of correlation power analysis using graphics processing units (GPUs)](https://dl.acm.org/doi/abs/10.1145/2611765.2611775).” In Hardware and Architectural Support for Security and Privacy, June, 2014

- **Pei Luo**, Yunsi Fei, Liwei Zhang, A. Adam Ding, "[Side-channel power analysis of different protection schemes against fault attacks on AES](https://ieeexplore.ieee.org/abstract/document/7032555)," International Conference on ReConFigurable Computing and FPGAs, Cancun, 2014

- **Pei Luo**, Yunsi Fei, Xin Fang, A. Adam Ding, Miriam Leeser, and David R. Kaeli, “[Power analysis attack on hardware implementation of MAC-Keccak on FPGAs](https://ieeexplore.ieee.org/abstract/document/7032549/)”, 2014 Int. Conf. on Reconfigurable Computing and FPGAs.

- **Pei Luo**; Lin, AY.-L.; Zhen Wang; Karpovsky, M., "[Hardware implementation of secure Shamir's secret sharing scheme](https://ieeexplore.ieee.org/abstract/document/6754605)," IEEE 15th International Symposium on High-Assurance Systems Engineering, Jan. 2014

- **Pei Luo**, Zhen Wang and Mark Karpovsky, "Secure Nand flash memories resilient to strong fault-injection attacks using Algebraic Manipulation Detection codes", Proc. Int. Conference on Security and Management, 2013

- Shizun Ge, Zhen Wang, **Pei Luo**, Mark Karpovsky, "Secure memories resistant to both random errors and fault injection attacks using nonlinear error correction codes", in Hardware and Architectural Support for Security and Privacy, June, 2013

- Shizun Ge, Zhen Wang, Mark Karpovsky, and **Pei Luo**. "Reliable and secure memories based on algebraic manipulation detection codes and robust error correction." in Proceedings of the Sixth International Conference on Dependability (DEPEND). 2013	

- **Pei Luo**, Jian Zhang, “SEU mitigation strategies for SRAM-based FPGA”, the 4th International Symposium on Photoelectronic Detection and Imaging, May 2011

- **Pei Luo**, Guofeng Xue, Jian Zhang, Xunfeng Zhao, “A kind of high reliability on-board computer”, 2011 2nd International Congress on Computer Applications and Computational Science, November 2011

- **Pei Luo**, Jian Zhang, “A high reliable SOC on-board computer based on Leon3”, 2012 IEEE International Conference on Computer Science and Automation Engineering, May 2012

<br>

## Online Documents

- **Pei Luo**, Chao Luo, and Yunsi Fei. ["System Clock and Power Supply Cross-Checking for Glitch Detection."](https://eprint.iacr.org/2016/968) IACR Cryptology ePrint Archive 2016 (2016 ): 968

- **Pei Luo**, Liwei Zhang, Yunsi Fei, and A. Adam Ding. ["An Improvement of Both Security and Reliability for Keccak Implementations on Smart Card."](https://eprint.iacr.org/2016/214) IACR Cryptology ePrint Archive 2016 (2016 ): 214

- **Pei Luo** and Yunsi Fei. ["Faulty clock detection for crypto circuits against differential fault analysis attack."](https://eprint.iacr.org/2016/967) IACR Cryptology ePrint Archive 2014 (2014): 883.
