#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Mar 16 09:57:15 2022
# Process ID: 7324
# Current directory: D:/Documents/xkonda01/flip_flops
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11644 D:\Documents\xkonda01\flip_flops\flip_flops.xpr
# Log file: D:/Documents/xkonda01/flip_flops/vivado.log
# Journal file: D:/Documents/xkonda01/flip_flops\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Documents/xkonda01/flip_flops/flip_flops.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/APPZ/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1022.531 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Wed Mar 16 10:02:16 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xkonda01/flip_flops/flip_flops.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Mar 16 10:02:48 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xkonda01/flip_flops/flip_flops.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 16 10:03:47 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xkonda01/flip_flops/flip_flops.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: t_ff_rst
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1332.363 ; gain = 241.043
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 't_ff_rst' [D:/Documents/xkonda01/flip_flops/flip_flops.srcs/sources_1/new/t_ff_rst.vhd:42]
INFO: [Synth 8-256] done synthesizing module 't_ff_rst' (1#1) [D:/Documents/xkonda01/flip_flops/flip_flops.srcs/sources_1/new/t_ff_rst.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1382.121 ; gain = 290.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1382.121 ; gain = 290.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1382.121 ; gain = 290.801
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1382.121 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1429.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1467.180 ; gain = 375.859
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1467.180 ; gain = 444.648
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 16 10:06:33 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xkonda01/flip_flops/flip_flops.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 16 10:06:58 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xkonda01/flip_flops/flip_flops.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Documents/xkonda01/flip_flops/flip_flops.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Mar 16 10:07:12 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xkonda01/flip_flops/flip_flops.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Mar 16 10:08:47 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xkonda01/flip_flops/flip_flops.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Mar 16 10:09:19 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xkonda01/flip_flops/flip_flops.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 16 10:10:17 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xkonda01/flip_flops/flip_flops.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Mar 16 10:18:01 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xkonda01/flip_flops/flip_flops.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Mar 16 10:19:24 2022] Launched synth_1...
Run output will be captured here: D:/Documents/xkonda01/flip_flops/flip_flops.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Mar 16 10:20:07 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xkonda01/flip_flops/flip_flops.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 16 10:21:01 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xkonda01/flip_flops/flip_flops.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1553.605 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1584.000 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1584.000 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1584.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run impl_1
launch_runs impl_1 -jobs 4
[Wed Mar 16 10:22:32 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xkonda01/flip_flops/flip_flops.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 16 10:23:28 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xkonda01/flip_flops/flip_flops.runs/impl_1/runme.log
close_design
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2639.848 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 't_ff_rst' [D:/Documents/xkonda01/flip_flops/flip_flops.srcs/sources_1/new/t_ff_rst.vhd:42]
INFO: [Synth 8-256] done synthesizing module 't_ff_rst' (1#1) [D:/Documents/xkonda01/flip_flops/flip_flops.srcs/sources_1/new/t_ff_rst.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2639.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2639.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2639.848 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2639.848 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2639.848 ; gain = 0.000
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Mar 16 10:29:01 2022] Launched impl_1...
Run output will be captured here: D:/Documents/xkonda01/flip_flops/flip_flops.runs/impl_1/runme.log
exit
