INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/create_pulse_from_step.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module create_pulse_from_step
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/digit_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digit_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/int_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/integrator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module integrator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/segment_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/sseg_x4_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_x4_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/paulmcb/Desktop/Final Project/vivado_integrator/integrator.srcs/sim_1/new/int_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_top_tb
