// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See VVentus.h for the primary calling header

#include "verilated.h"

#include "VVentus_SM_wrapper.h"

VL_ATTR_COLD void VVentus_SM_wrapper___ctor_var_reset(VVentus_SM_wrapper* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    VVentus__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        VVentus_SM_wrapper___ctor_var_reset\n"); );
    // Body
    vlSelf->clock = VL_RAND_RESET_I(1);
    vlSelf->reset = VL_RAND_RESET_I(1);
    vlSelf->io_CTAreq_ready = VL_RAND_RESET_I(1);
    vlSelf->io_CTAreq_valid = VL_RAND_RESET_I(1);
    vlSelf->io_CTAreq_bits_dispatch2cu_wg_wf_count = VL_RAND_RESET_I(3);
    vlSelf->io_CTAreq_bits_dispatch2cu_wf_size_dispatch = VL_RAND_RESET_I(10);
    vlSelf->io_CTAreq_bits_dispatch2cu_sgpr_base_dispatch = VL_RAND_RESET_I(13);
    vlSelf->io_CTAreq_bits_dispatch2cu_vgpr_base_dispatch = VL_RAND_RESET_I(13);
    vlSelf->io_CTAreq_bits_dispatch2cu_wf_tag_dispatch = VL_RAND_RESET_I(5);
    vlSelf->io_CTAreq_bits_dispatch2cu_lds_base_dispatch = VL_RAND_RESET_I(13);
    vlSelf->io_CTAreq_bits_dispatch2cu_start_pc_dispatch = VL_RAND_RESET_I(32);
    vlSelf->io_CTAreq_bits_dispatch2cu_gds_base_dispatch = VL_RAND_RESET_I(32);
    vlSelf->io_CTArsp_valid = VL_RAND_RESET_I(1);
    vlSelf->io_CTArsp_bits_cu2dispatch_wf_tag_done = VL_RAND_RESET_I(5);
    vlSelf->io_memRsp_ready = VL_RAND_RESET_I(1);
    vlSelf->io_memRsp_valid = VL_RAND_RESET_I(1);
    vlSelf->io_memRsp_bits_d_addr = VL_RAND_RESET_I(32);
    vlSelf->io_memRsp_bits_d_data_0 = VL_RAND_RESET_I(32);
    vlSelf->io_memRsp_bits_d_data_1 = VL_RAND_RESET_I(32);
    vlSelf->io_memRsp_bits_d_data_2 = VL_RAND_RESET_I(32);
    vlSelf->io_memRsp_bits_d_data_3 = VL_RAND_RESET_I(32);
    vlSelf->io_memRsp_bits_d_source = VL_RAND_RESET_I(3);
    vlSelf->io_memReq_ready = VL_RAND_RESET_I(1);
    vlSelf->io_memReq_valid = VL_RAND_RESET_I(1);
    vlSelf->io_memReq_bits_a_opcode = VL_RAND_RESET_I(3);
    vlSelf->io_memReq_bits_a_addr = VL_RAND_RESET_I(32);
    vlSelf->io_memReq_bits_a_data_0 = VL_RAND_RESET_I(32);
    vlSelf->io_memReq_bits_a_data_1 = VL_RAND_RESET_I(32);
    vlSelf->io_memReq_bits_a_data_2 = VL_RAND_RESET_I(32);
    vlSelf->io_memReq_bits_a_data_3 = VL_RAND_RESET_I(32);
    vlSelf->io_memReq_bits_a_mask_0 = VL_RAND_RESET_I(1);
    vlSelf->io_memReq_bits_a_mask_1 = VL_RAND_RESET_I(1);
    vlSelf->io_memReq_bits_a_mask_2 = VL_RAND_RESET_I(1);
    vlSelf->io_memReq_bits_a_mask_3 = VL_RAND_RESET_I(1);
    vlSelf->io_memReq_bits_a_source = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe_io_externalFlushPipe_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe_io_externalFlushPipe_bits = VL_RAND_RESET_I(2);
    vlSelf->__PVT__value = VL_RAND_RESET_I(4);
    vlSelf->__PVT__wrap = VL_RAND_RESET_I(1);
    vlSelf->__PVT___value_T_1 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__cta2warp__DOT__idx_using = VL_RAND_RESET_I(4);
    vlSelf->__PVT__cta2warp__DOT__data_0 = VL_RAND_RESET_I(5);
    vlSelf->__PVT__cta2warp__DOT__data_1 = VL_RAND_RESET_I(5);
    vlSelf->__PVT__cta2warp__DOT__data_2 = VL_RAND_RESET_I(5);
    vlSelf->__PVT__cta2warp__DOT__data_3 = VL_RAND_RESET_I(5);
    vlSelf->__PVT__cta2warp__DOT__idx_next_allocate = VL_RAND_RESET_I(2);
    vlSelf->__PVT__cta2warp__DOT___idx_using_T_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__cta2warp__DOT___idx_using_T_12 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche_io_wg_id_lookup = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__warp_sche_io_wg_id_tag = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__warp_sche_io_pc_req_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__warp_sche_io_pc_req_bits_addr = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__warp_sche_io_pc_rsp_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__warp_sche_io_warp_control_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__warp_sche_io_warp_control_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__warp_sche_io_flush_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__warp_sche_io_flush_bits = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__issue_io_in_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__issue_io_out_sALU_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__issue_io_out_sALU_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__issue_io_out_vALU_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__issue_io_out_vALU_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__issue_io_out_LSU_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__issue_io_out_LSU_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__issue_io_out_CSR_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_io_if_fire = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_io_br_ctrl = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_io_op_col_in_fire = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_io_op_col_out_fire = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_1_io_if_fire = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_1_io_br_ctrl = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_1_io_op_col_in_fire = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_1_io_op_col_out_fire = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_2_io_if_fire = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_2_io_br_ctrl = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_3_io_if_fire = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_3_io_br_ctrl = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__ibuffer_io_in_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack_io_out_mask = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__simt_stack_io_complete_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT___ibuffer_ready_1_T_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT___ibuffer_ready_0_T_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT___ibuffer_ready_3_T_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT___ibuffer_ready_2_T_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT___warp_sche_io_exe_busy_T = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__PCcontrol_io_PC_src = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__PCcontrol_1_io_PC_src = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__PCcontrol_2_io_PC_src = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__PCcontrol_3_io_PC_src = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___warp_end_T = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___io_warp_control_ready_T = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___io_flush_valid_T_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___io_flushCache_valid_T_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__current_warp = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__warp_active = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__pc_ready_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__pc_ready_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__pc_ready_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__pc_ready_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_102 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__next_warp = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__warp_bar_cur_0 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__warp_bar_cur_1 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__warp_bar_cur_2 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__warp_bar_cur_3 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__warp_bar_exp_0 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__warp_bar_exp_1 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__warp_bar_exp_2 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__warp_bar_exp_3 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__warp_bar_lock_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__warp_bar_lock_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__warp_bar_lock_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__warp_bar_lock_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__warp_bar_data = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__warp_bar_belong_0 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__warp_bar_belong_1 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__warp_bar_belong_2 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__warp_bar_belong_3 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_44 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_45 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_46 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_47 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_48 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_49 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_50 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_51 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_52 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_53 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_54 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_55 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_59 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___warp_bar_exp_T_6 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___warp_bar_belong_T_4 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___warp_bar_cur_T_1 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_84 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_85 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_86 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_87 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___warp_bar_data_T_1 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___warp_bar_data_T_3 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___warp_active_T_11 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___warp_ready_T = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___warp_ready_T_3 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_122 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_123 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_124 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_125 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_126 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_127 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_128 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_129 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_130 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_131 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_132 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_133 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_147 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_148 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_149 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_150 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_155 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_156 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_157 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT___GEN_158 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__PCcontrol__DOT__pout = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__PCcontrol__DOT___pout_T_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__PCcontrol__DOT___GEN_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__PCcontrol_1__DOT__pout = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__PCcontrol_1__DOT___pout_T_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__PCcontrol_1__DOT___GEN_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__PCcontrol_2__DOT__pout = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__PCcontrol_2__DOT___pout_T_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__PCcontrol_2__DOT___GEN_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__PCcontrol_3__DOT__pout = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__PCcontrol_3__DOT___pout_T_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__warp_sche__DOT__PCcontrol_3__DOT___GEN_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_577 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_637 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_688 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_788 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_827 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_905 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_1989 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_2019 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_2064 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_2245 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_2286 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_2346 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_2622 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_2715 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_2745 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_2790 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_2954 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_2984 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_3029 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_3195 = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_3225 = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_3270 = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_3676 = VL_RAND_RESET_I(6);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_3706 = VL_RAND_RESET_I(6);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_3751 = VL_RAND_RESET_I(6);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_3967 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_4001 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_4069 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_4309 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_4919 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_4953 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_5023 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_5187 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_5231 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_5299 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_5423 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_5457 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_5508 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_5664 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_5698 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_5749 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_5839 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_5873 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__control__DOT___ctrlsignals_T_5924 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_control_bits_inst = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_control_bits_wid = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_control_bits_fp = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_control_bits_branch = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_control_bits_simt_stack = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_control_bits_simt_stack_op = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_control_bits_barrier = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_control_bits_csr = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_control_bits_reverse = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_control_bits_sel_alu2 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_control_bits_sel_alu1 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_control_bits_isvec = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_control_bits_sel_alu3 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_control_bits_mask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_control_bits_sel_imm = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_control_bits_mem_unsigned = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_control_bits_alu_fn = VL_RAND_RESET_I(6);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_control_bits_mem = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_control_bits_mul = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_control_bits_mem_cmd = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_control_bits_mop = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_control_bits_reg_idx1 = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_control_bits_reg_idx2 = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_control_bits_reg_idx3 = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_control_bits_reg_idxw = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_control_bits_wfd = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_control_bits_sfu = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_control_bits_readmask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_control_bits_writemask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_control_bits_wxd = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_control_bits_pc = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_control_bits_spike_info_pc = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_control_bits_spike_info_inst = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_bankIn_0_bits_regOrder = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_bankIn_0_bits_data_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_bankIn_0_bits_data_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_bankIn_0_bits_data_2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_bankIn_0_bits_data_3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_bankIn_0_bits_v0_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_bankIn_1_bits_regOrder = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_bankIn_1_bits_data_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_bankIn_1_bits_data_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_bankIn_1_bits_data_2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_bankIn_1_bits_data_3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_bankIn_1_bits_v0_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_bankIn_2_bits_regOrder = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_bankIn_2_bits_data_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_bankIn_2_bits_data_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_bankIn_2_bits_data_2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_bankIn_2_bits_data_3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_bankIn_2_bits_v0_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_bankIn_3_bits_regOrder = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_bankIn_3_bits_data_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_bankIn_3_bits_data_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_bankIn_3_bits_data_2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_bankIn_3_bits_data_3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_bankIn_3_bits_v0_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_io_issue_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_1_io_bankIn_0_bits_regOrder = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_1_io_bankIn_0_bits_data_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_1_io_bankIn_0_bits_data_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_1_io_bankIn_0_bits_data_2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_1_io_bankIn_0_bits_data_3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_1_io_bankIn_0_bits_v0_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_1_io_bankIn_1_bits_regOrder = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_1_io_bankIn_1_bits_data_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_1_io_bankIn_1_bits_data_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_1_io_bankIn_1_bits_data_2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_1_io_bankIn_1_bits_data_3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_1_io_bankIn_1_bits_v0_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_1_io_bankIn_2_bits_regOrder = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_1_io_bankIn_2_bits_data_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_1_io_bankIn_2_bits_data_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_1_io_bankIn_2_bits_data_2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_1_io_bankIn_2_bits_data_3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_1_io_bankIn_2_bits_v0_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_1_io_bankIn_3_bits_regOrder = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_1_io_bankIn_3_bits_data_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_1_io_bankIn_3_bits_data_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_1_io_bankIn_3_bits_data_2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_1_io_bankIn_3_bits_data_3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_1_io_bankIn_3_bits_v0_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_2_io_bankIn_0_bits_regOrder = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_2_io_bankIn_0_bits_data_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_2_io_bankIn_0_bits_data_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_2_io_bankIn_0_bits_data_2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_2_io_bankIn_0_bits_data_3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_2_io_bankIn_0_bits_v0_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_2_io_bankIn_1_bits_regOrder = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_2_io_bankIn_1_bits_data_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_2_io_bankIn_1_bits_data_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_2_io_bankIn_1_bits_data_2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_2_io_bankIn_1_bits_data_3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_2_io_bankIn_1_bits_v0_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_2_io_bankIn_2_bits_regOrder = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_2_io_bankIn_2_bits_data_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_2_io_bankIn_2_bits_data_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_2_io_bankIn_2_bits_data_2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_2_io_bankIn_2_bits_data_3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_2_io_bankIn_2_bits_v0_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_2_io_bankIn_3_bits_regOrder = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_2_io_bankIn_3_bits_data_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_2_io_bankIn_3_bits_data_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_2_io_bankIn_3_bits_data_2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_2_io_bankIn_3_bits_data_3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_2_io_bankIn_3_bits_v0_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_3_io_bankIn_0_bits_regOrder = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_3_io_bankIn_0_bits_data_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_3_io_bankIn_0_bits_data_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_3_io_bankIn_0_bits_data_2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_3_io_bankIn_0_bits_data_3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_3_io_bankIn_0_bits_v0_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_3_io_bankIn_1_bits_regOrder = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_3_io_bankIn_1_bits_data_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_3_io_bankIn_1_bits_data_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_3_io_bankIn_1_bits_data_2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_3_io_bankIn_1_bits_data_3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_3_io_bankIn_1_bits_v0_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_3_io_bankIn_2_bits_regOrder = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_3_io_bankIn_2_bits_data_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_3_io_bankIn_2_bits_data_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_3_io_bankIn_2_bits_data_2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_3_io_bankIn_2_bits_data_3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_3_io_bankIn_2_bits_v0_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_3_io_bankIn_3_bits_regOrder = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_3_io_bankIn_3_bits_data_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_3_io_bankIn_3_bits_data_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_3_io_bankIn_3_bits_data_2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_3_io_bankIn_3_bits_data_3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__collectorUnit_3_io_bankIn_3_bits_v0_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__RegFileBank_io_rs = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__RegFileBank_io_rdwen = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__RegFileBank_1_io_rs = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__RegFileBank_1_io_rdwen = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__RegFileBank_2_io_rs = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__RegFileBank_2_io_rdwen = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__RegFileBank_3_io_rs = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__RegFileBank_3_io_rdwen = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__crossBar_io_dataIn_rs_0_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__crossBar_io_dataIn_rs_0_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__crossBar_io_dataIn_rs_0_2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__crossBar_io_dataIn_rs_0_3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__crossBar_io_dataIn_rs_1_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__crossBar_io_dataIn_rs_1_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__crossBar_io_dataIn_rs_1_2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__crossBar_io_dataIn_rs_1_3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__crossBar_io_dataIn_rs_2_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__crossBar_io_dataIn_rs_2_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__crossBar_io_dataIn_rs_2_2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__crossBar_io_dataIn_rs_2_3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__crossBar_io_dataIn_rs_3_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__crossBar_io_dataIn_rs_3_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__crossBar_io_dataIn_rs_3_2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__crossBar_io_dataIn_rs_3_3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__crossBar_io_dataIn_v0_0_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__crossBar_io_dataIn_v0_1_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__crossBar_io_dataIn_v0_2_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__crossBar_io_dataIn_v0_3_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Demux_io_in_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__issueArbiter_io_out_bits_control_wid = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__REG___05F0 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__REG___05F1 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__REG___05F2 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__REG___05F3 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__REG_1_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__REG_1_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__REG_1_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__REG_1_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__REG_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__REG_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__REG_4 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__REG_5 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__REG_6 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__REG_7 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__REG_8 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__REG_9 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT___wbVecBankId_T_1 = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT___wbVecBankId_T_43 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT___wbVecBankId_T_63 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT___wbVecBankAddr_T_64 = VL_RAND_RESET_I(6);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT___wbScaBankId_T_1 = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT___wbScaBankId_T_43 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT___wbScaBankId_T_63 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT___wbScaBankAddr_T_64 = VL_RAND_RESET_I(6);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_0_io_in_0_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_0_io_in_1_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_0_io_in_2_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_0_io_in_3_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_0_io_in_4_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_0_io_in_5_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_0_io_in_6_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_0_io_in_7_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_0_io_in_8_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_0_io_in_9_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_0_io_in_10_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_0_io_in_11_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_0_io_in_12_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_0_io_in_13_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_0_io_in_14_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_0_io_in_15_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_0_io_out_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_0_io_out_bits_rsAddr = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_0_io_out_bits_rsType = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_0_io_chosen = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_1_io_in_0_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_1_io_in_1_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_1_io_in_2_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_1_io_in_3_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_1_io_in_4_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_1_io_in_5_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_1_io_in_6_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_1_io_in_7_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_1_io_in_8_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_1_io_in_9_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_1_io_in_10_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_1_io_in_11_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_1_io_in_12_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_1_io_in_13_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_1_io_in_14_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_1_io_in_15_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_1_io_out_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_1_io_out_bits_rsAddr = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_1_io_out_bits_rsType = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_1_io_chosen = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_2_io_in_0_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_2_io_in_1_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_2_io_in_2_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_2_io_in_3_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_2_io_in_4_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_2_io_in_5_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_2_io_in_6_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_2_io_in_7_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_2_io_in_8_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_2_io_in_9_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_2_io_in_10_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_2_io_in_11_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_2_io_in_12_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_2_io_in_13_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_2_io_in_14_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_2_io_in_15_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_2_io_out_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_2_io_out_bits_rsAddr = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_2_io_out_bits_rsType = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_2_io_chosen = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_3_io_in_0_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_3_io_in_1_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_3_io_in_2_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_3_io_in_3_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_3_io_in_4_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_3_io_in_5_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_3_io_in_6_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_3_io_in_7_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_3_io_in_8_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_3_io_in_9_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_3_io_in_10_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_3_io_in_11_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_3_io_in_12_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_3_io_in_13_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_3_io_in_14_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_3_io_in_15_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_3_io_out_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_3_io_out_bits_rsAddr = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_3_io_out_bits_rsType = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_3_io_chosen = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_0__DOT__lastGrant = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_1__DOT__lastGrant = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_2__DOT__lastGrant = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Arbiter__DOT__bankArbiterScalar_3__DOT__lastGrant = VL_RAND_RESET_I(4);
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank__DOT__regs_0[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank__DOT__regs_0_MPORT_2_en = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank__DOT__regs_0_MPORT_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank__DOT__regs_0_MPORT_addr_pipe_0 = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank__DOT__regs_0_MPORT_1_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank__DOT__regs_0_MPORT_1_addr_pipe_0 = VL_RAND_RESET_I(5);
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank__DOT__regs_1[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank__DOT__regs_1_MPORT_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank__DOT__regs_1_MPORT_addr_pipe_0 = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank__DOT__regs_1_MPORT_1_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank__DOT__regs_1_MPORT_1_addr_pipe_0 = VL_RAND_RESET_I(5);
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank__DOT__regs_2[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank__DOT__regs_2_MPORT_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank__DOT__regs_2_MPORT_addr_pipe_0 = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank__DOT__regs_2_MPORT_1_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank__DOT__regs_2_MPORT_1_addr_pipe_0 = VL_RAND_RESET_I(5);
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank__DOT__regs_3[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank__DOT__regs_3_MPORT_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank__DOT__regs_3_MPORT_addr_pipe_0 = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank__DOT__regs_3_MPORT_1_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank__DOT__regs_3_MPORT_1_addr_pipe_0 = VL_RAND_RESET_I(5);
    vlSelf->pipe__DOT__operand_collector__DOT__FloatRegFileBank__DOT____VdfgTmp_hb2521e6a__0 = 0;
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_0[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_0_MPORT_2_data = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_0_MPORT_2_mask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_0_MPORT_2_en = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_0_MPORT_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_0_MPORT_addr_pipe_0 = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_0_MPORT_1_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_0_MPORT_1_addr_pipe_0 = VL_RAND_RESET_I(5);
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_1[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_1_MPORT_2_data = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_1_MPORT_2_mask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_1_MPORT_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_1_MPORT_addr_pipe_0 = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_1_MPORT_1_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_1_MPORT_1_addr_pipe_0 = VL_RAND_RESET_I(5);
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_2[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_2_MPORT_2_data = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_2_MPORT_2_mask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_2_MPORT_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_2_MPORT_addr_pipe_0 = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_2_MPORT_1_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_2_MPORT_1_addr_pipe_0 = VL_RAND_RESET_I(5);
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_3[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_3_MPORT_2_data = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_3_MPORT_2_mask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_3_MPORT_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_3_MPORT_addr_pipe_0 = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_3_MPORT_1_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_3_MPORT_1_addr_pipe_0 = VL_RAND_RESET_I(5);
    vlSelf->pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT____VdfgTmp_hb2521e6a__0 = 0;
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_2__DOT__regs_0[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_2__DOT__regs_0_MPORT_2_en = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_2__DOT__regs_0_MPORT_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_2__DOT__regs_0_MPORT_addr_pipe_0 = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_2__DOT__regs_0_MPORT_1_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_2__DOT__regs_0_MPORT_1_addr_pipe_0 = VL_RAND_RESET_I(5);
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_2__DOT__regs_1[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_2__DOT__regs_1_MPORT_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_2__DOT__regs_1_MPORT_addr_pipe_0 = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_2__DOT__regs_1_MPORT_1_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_2__DOT__regs_1_MPORT_1_addr_pipe_0 = VL_RAND_RESET_I(5);
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_2__DOT__regs_2[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_2__DOT__regs_2_MPORT_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_2__DOT__regs_2_MPORT_addr_pipe_0 = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_2__DOT__regs_2_MPORT_1_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_2__DOT__regs_2_MPORT_1_addr_pipe_0 = VL_RAND_RESET_I(5);
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_2__DOT__regs_3[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_2__DOT__regs_3_MPORT_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_2__DOT__regs_3_MPORT_addr_pipe_0 = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_2__DOT__regs_3_MPORT_1_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_2__DOT__regs_3_MPORT_1_addr_pipe_0 = VL_RAND_RESET_I(5);
    vlSelf->pipe__DOT__operand_collector__DOT__FloatRegFileBank_2__DOT____VdfgTmp_hb2521e6a__0 = 0;
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_3__DOT__regs_0[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_3__DOT__regs_0_MPORT_2_en = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_3__DOT__regs_0_MPORT_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_3__DOT__regs_0_MPORT_addr_pipe_0 = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_3__DOT__regs_0_MPORT_1_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_3__DOT__regs_0_MPORT_1_addr_pipe_0 = VL_RAND_RESET_I(5);
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_3__DOT__regs_1[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_3__DOT__regs_1_MPORT_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_3__DOT__regs_1_MPORT_addr_pipe_0 = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_3__DOT__regs_1_MPORT_1_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_3__DOT__regs_1_MPORT_1_addr_pipe_0 = VL_RAND_RESET_I(5);
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_3__DOT__regs_2[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_3__DOT__regs_2_MPORT_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_3__DOT__regs_2_MPORT_addr_pipe_0 = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_3__DOT__regs_2_MPORT_1_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_3__DOT__regs_2_MPORT_1_addr_pipe_0 = VL_RAND_RESET_I(5);
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_3__DOT__regs_3[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_3__DOT__regs_3_MPORT_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_3__DOT__regs_3_MPORT_addr_pipe_0 = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_3__DOT__regs_3_MPORT_1_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__FloatRegFileBank_3__DOT__regs_3_MPORT_1_addr_pipe_0 = VL_RAND_RESET_I(5);
    vlSelf->pipe__DOT__operand_collector__DOT__FloatRegFileBank_3__DOT____VdfgTmp_hb2521e6a__0 = 0;
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__operand_collector__DOT__RegFileBank__DOT__regs[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__RegFileBank__DOT__regs_io_rs_MPORT_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__RegFileBank__DOT__regs_io_rs_MPORT_addr_pipe_0 = VL_RAND_RESET_I(5);
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__operand_collector__DOT__RegFileBank_1__DOT__regs[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__RegFileBank_1__DOT__regs_MPORT_data = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__RegFileBank_1__DOT__regs_io_rs_MPORT_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__RegFileBank_1__DOT__regs_io_rs_MPORT_addr_pipe_0 = VL_RAND_RESET_I(5);
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__operand_collector__DOT__RegFileBank_2__DOT__regs[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__RegFileBank_2__DOT__regs_io_rs_MPORT_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__RegFileBank_2__DOT__regs_io_rs_MPORT_addr_pipe_0 = VL_RAND_RESET_I(5);
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__operand_collector__DOT__RegFileBank_3__DOT__regs[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__RegFileBank_3__DOT__regs_io_rs_MPORT_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__RegFileBank_3__DOT__regs_io_rs_MPORT_addr_pipe_0 = VL_RAND_RESET_I(5);
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h4e1c0c70__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h5f276887__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_hea550bb6__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_hbd563191__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h4eb65e70__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h5f02e639__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_hea31b5b0__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_hbdb3622b__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h4eba5105__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h5f0e16cc__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_hea4da745__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_hbdbe9504__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h440786a2__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h4652ad51__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h908086e0__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h874598fb__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_hdde29fab__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_hbb70f8d5__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h599ccf53__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h67a2b066__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_hdd8961ab__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_hc4956fa7__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h59a05ca9__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h67f95e2c__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_hda7d7350__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_hc4895f6a__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h59b42386__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h67cd2cd1__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_hd3d91af5__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_hb242a68f__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h23714279__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h59b6297c__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h32d468ce__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_hd1f4b00d__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h1f115c72__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h91824993__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h3372bece__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_hd117269f__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h1f35ca4c__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h91d91fd5__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h337e4c23__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_hd1e316c2__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h1f09b9a1__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h9125ec06__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h2d22f79c__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_heaa6ffa7__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h0446d71c__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h878ef6a5__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h028cbbd6__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h82a6032f__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h4ce9b56a__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h2742a345__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h02e2e9d6__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h82c195dd__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h4c8c3b6c__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h2725150f__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h02f698bb__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h82dd656a__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h4cf0285f__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h27290432__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h0c933018__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h8991ccf5__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_h753d4ebc__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__crossBar__DOT____VdfgTmp_hd1563a5f__0 = 0;
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Demux__DOT___io_out_0_valid_T_2 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__operand_collector__DOT__Demux__DOT___io_in_ready_T_4 = VL_RAND_RESET_I(4);
    vlSelf->pipe__DOT__operand_collector__DOT__issueArbiter__DOT____VdfgTmp_h5724d08f__0 = 0;
    vlSelf->pipe__DOT__operand_collector__DOT__issueArbiter__DOT____VdfgTmp_h245e14da__0 = 0;
    vlSelf->__PVT__pipe__DOT__issue__DOT__io_out_SIMT_bits_mask_init_lo = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__issue__DOT___T = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__issue__DOT__beqv_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__issue__DOT___io_out_vALU_valid_T = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__alu__DOT__result_io_enq_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__alu__DOT__result_br_io_enq_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__alu__DOT__alu__DOT___in2_inv_T_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__alu__DOT__alu__DOT__in2_inv = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__alu__DOT__alu__DOT__adder_out = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__alu__DOT__alu__DOT__slt = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__alu__DOT__alu__DOT___shin_T_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__alu__DOT__alu__DOT___shin_T_41 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__alu__DOT__alu__DOT__shin = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__alu__DOT__alu__DOT___shout_r_T_7 = VL_RAND_RESET_Q(33);
    vlSelf->__PVT__pipe__DOT__alu__DOT__alu__DOT___shout_l_T_38 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__alu__DOT__alu__DOT___minu_T = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__alu__DOT__alu__DOT___mins_T = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__alu__DOT__result__DOT__ram_wb_wxd_rd[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__alu__DOT__result__DOT__ram_wxd[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__alu__DOT__result__DOT__ram_reg_idxw[__Vi0] = VL_RAND_RESET_I(5);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__alu__DOT__result__DOT__ram_warp_id[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__alu__DOT__result__DOT__ram_spike_info_pc[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__alu__DOT__result__DOT__ram_spike_info_inst[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__alu__DOT__result__DOT__maybe_full = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__alu__DOT__result__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__alu__DOT__result_br__DOT__ram_wid[__Vi0] = VL_RAND_RESET_I(2);
    }
    vlSelf->__PVT__pipe__DOT__alu__DOT__result_br__DOT__ram_wid_MPORT_en = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__alu__DOT__result_br__DOT__ram_jump[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__alu__DOT__result_br__DOT__ram_new_pc[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__alu__DOT__result_br__DOT__ram_spike_info_pc[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__alu__DOT__result_br__DOT__ram_spike_info_inst[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__alu__DOT__result_br__DOT__maybe_full = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__alu__DOT__result_br__DOT__do_deq = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_io_func = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_io_in2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_io_in1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_io_out = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_1_io_in2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_1_io_in1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_1_io_out = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_2_io_in2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_2_io_in1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_2_io_out = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_3_io_in2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_3_io_in1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_3_io_out = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__valu__DOT__result_io_enq_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__valu__DOT__result2simt_io_enq_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__valu__DOT__result2simt_io_deq_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__valu__DOT___GEN_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__valu__DOT___T_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__valu__DOT___GEN_11 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__valu__DOT___GEN_22 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__valu__DOT___GEN_33 = VL_RAND_RESET_I(32);
    vlSelf->pipe__DOT__valu__DOT____VdfgTmp_ha9e2a40f__0 = 0;
    vlSelf->pipe__DOT__valu__DOT____VdfgTmp_hb46daa43__0 = 0;
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU__DOT__in2_inv = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU__DOT__adder_out = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU__DOT__slt = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU__DOT___shin_T_11 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU__DOT__shin = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU__DOT___shout_r_T_7 = VL_RAND_RESET_Q(33);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU__DOT___shout_l_T_38 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU__DOT___minu_T = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU__DOT___mins_T = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_1__DOT___in2_inv_T_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_1__DOT__in2_inv = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_1__DOT__adder_out = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_1__DOT__slt = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_1__DOT___shin_T_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_1__DOT___shin_T_11 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_1__DOT__shin = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_1__DOT___shout_r_T_7 = VL_RAND_RESET_Q(33);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_1__DOT___shout_l_T_38 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_1__DOT___shift_logic_cmp_T_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_1__DOT___minu_T = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_1__DOT___mins_T = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_2__DOT__in2_inv = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_2__DOT__adder_out = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_2__DOT__slt = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_2__DOT___shin_T_11 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_2__DOT__shin = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_2__DOT___shout_r_T_7 = VL_RAND_RESET_Q(33);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_2__DOT___shout_l_T_38 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_2__DOT___minu_T = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_2__DOT___mins_T = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_3__DOT__in2_inv = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_3__DOT__adder_out = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_3__DOT__slt = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_3__DOT___shin_T_11 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_3__DOT__shin = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_3__DOT___shout_r_T_7 = VL_RAND_RESET_Q(33);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_3__DOT___shout_l_T_38 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_3__DOT___minu_T = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__valu__DOT__ScalarALU_3__DOT___mins_T = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__valu__DOT__result__DOT__ram_wb_wvd_rd_0[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__valu__DOT__result__DOT__ram_wb_wvd_rd_1[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__valu__DOT__result__DOT__ram_wb_wvd_rd_2[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__valu__DOT__result__DOT__ram_wb_wvd_rd_3[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__valu__DOT__result__DOT__ram_wvd_mask_0[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__valu__DOT__result__DOT__ram_wvd_mask_1[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__valu__DOT__result__DOT__ram_wvd_mask_2[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__valu__DOT__result__DOT__ram_wvd_mask_3[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__valu__DOT__result__DOT__ram_wvd[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__valu__DOT__result__DOT__ram_reg_idxw[__Vi0] = VL_RAND_RESET_I(5);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__valu__DOT__result__DOT__ram_warp_id[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__valu__DOT__result__DOT__ram_spike_info_pc[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__valu__DOT__result__DOT__ram_spike_info_inst[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__valu__DOT__result__DOT__maybe_full = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__valu__DOT__result__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__valu__DOT__result2simt__DOT__ram_if_mask[__Vi0] = VL_RAND_RESET_I(4);
    }
    vlSelf->__PVT__pipe__DOT__valu__DOT__result2simt__DOT__ram_if_mask_MPORT_en = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__valu__DOT__result2simt__DOT__ram_wid[__Vi0] = VL_RAND_RESET_I(2);
    }
    vlSelf->__PVT__pipe__DOT__valu__DOT__result2simt__DOT__maybe_full = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__valu__DOT__result2simt__DOT__do_deq = VL_RAND_RESET_I(1);
    vlSelf->pipe__DOT__fpu__DOT____VdfgTmp_hd90b9525__0 = 0;
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0_io_in_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0_io_in_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0_io_in_bits_op = VL_RAND_RESET_I(6);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0_io_in_bits_a = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0_io_in_bits_b = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0_io_in_bits_rm = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0_io_in_bits_ctrl_vecMask = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_1_io_in_bits_a = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_1_io_in_bits_b = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_2_io_in_bits_a = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_2_io_in_bits_b = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_3_io_in_bits_a = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_3_io_in_bits_b = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA_io_in_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP_io_in_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP_io_out_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPMV_io_in_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPMV_io_in_bits_op = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPMV_io_in_bits_a = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPMV_io_out_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt_io_in_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt_io_out_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP_io_in_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP_io_out_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__outArbiter_io_out_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__outArbiter_io_out_bits_result = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__outArbiter_io_out_bits_ctrl_regIndex = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__outArbiter_io_out_bits_ctrl_warpID = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__outArbiter_io_out_bits_ctrl_vecMask = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__outArbiter_io_out_bits_ctrl_wvd = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__outArbiter_io_out_bits_ctrl_wxd = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__outArbiter_io_out_bits_ctrl_spike_info_pc = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__outArbiter_io_out_bits_ctrl_spike_info_inst = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT___T_66 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe_io_in_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe_io_in_bits_op = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe_io_in_bits_b = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe_io_in_bits_ctrl_regIndex = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe_io_in_bits_ctrl_warpID = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe_io_in_bits_ctrl_vecMask = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe_io_in_bits_ctrl_wvd = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe_io_in_bits_ctrl_wxd = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe_io_in_bits_ctrl_spike_info_pc = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe_io_in_bits_ctrl_spike_info_inst = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe_io_out_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe_io_in_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe_io_out_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__toAddArbiter_io_in_0_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__toAddArbiter_io_in_1_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulFIFO_io_enq_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulFIFO_io_deq_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addFIFO_io_deq_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__toOutArbiter_io_out_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__multiplier_io_regEnables_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s1_io_b = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s1_io_rm = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__REG = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__REG_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT___T_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s2_io_in_r_special_case_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s2_io_in_r_special_case_bits_nan = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s2_io_in_r_special_case_bits_inf = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s2_io_in_r_special_case_bits_hasZero = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s2_io_in_r_early_overflow = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s2_io_in_r_prod_sign = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s2_io_in_r_shift_amt = VL_RAND_RESET_I(9);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s2_io_in_r_exp_shifted = VL_RAND_RESET_I(9);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s2_io_in_r_may_be_subnormal = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s2_io_in_r_rm = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT___s3_io_in_T_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s3_io_in_r_special_case_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s3_io_in_r_special_case_bits_nan = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s3_io_in_r_special_case_bits_inf = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s3_io_in_r_special_case_bits_hasZero = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s3_io_in_r_early_overflow = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s3_io_in_r_prod = VL_RAND_RESET_Q(48);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s3_io_in_r_prod_sign = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s3_io_in_r_shift_amt = VL_RAND_RESET_I(9);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s3_io_in_r_exp_shifted = VL_RAND_RESET_I(9);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s3_io_in_r_may_be_subnormal = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s3_io_in_r_rm = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__toAdd_ctrl_r_regIndex = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__toAdd_ctrl_r_warpID = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__toAdd_ctrl_r_vecMask = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__toAdd_ctrl_r_wvd = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__toAdd_ctrl_r_wxd = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__toAdd_ctrl_r_spike_info_pc = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__toAdd_ctrl_r_spike_info_inst = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__toAdd_ctrl_r_1_regIndex = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__toAdd_ctrl_r_1_warpID = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__toAdd_ctrl_r_1_vecMask = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__toAdd_ctrl_r_1_wvd = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__toAdd_ctrl_r_1_wxd = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__toAdd_ctrl_r_1_spike_info_pc = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__toAdd_ctrl_r_1_spike_info_inst = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__toAdd_addAnother_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__toAdd_addAnother_r_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__toAdd_op_r = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__toAdd_op_r_1 = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__multiplier__DOT__io_result_r = VL_RAND_RESET_I(25);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__multiplier__DOT__io_result_r_1 = VL_RAND_RESET_I(25);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s1__DOT__fp_a_exp = VL_RAND_RESET_I(8);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s1__DOT__fp_a_sig = VL_RAND_RESET_I(23);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s1__DOT__raw_a_sig = VL_RAND_RESET_I(24);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s1__DOT__raw_b_sig = VL_RAND_RESET_I(24);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s1__DOT__exp_sum = VL_RAND_RESET_I(9);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s1__DOT__subnormal_sig = VL_RAND_RESET_I(24);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s1__DOT__exceed_lim = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s1__DOT__shift_amt = VL_RAND_RESET_I(9);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s1__DOT__hasZero = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s1__DOT__hasNaN = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s1__DOT__hasInf = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s1__DOT__lzc_clz__DOT___io_out_T_72 = VL_RAND_RESET_I(6);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s3__DOT__rounder_io_stickyIn = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s3__DOT__rounder_io_cout = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(74, vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s3__DOT__sig_shifted_raw);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s3__DOT__exp_is_subnormal = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s3__DOT__no_extra_shift = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s3__DOT___exp_pre_round_T_2 = VL_RAND_RESET_I(9);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s3__DOT__exp_pre_round = VL_RAND_RESET_I(9);
    VL_RAND_RESET_W(74, vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s3__DOT__sig_shifted);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s3__DOT__raw_in_exp = VL_RAND_RESET_I(8);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s3__DOT__common_of = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s3__DOT__rmin = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s3__DOT__tininess_rounder__DOT__rounder__DOT__inexact = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s3__DOT__rounder__DOT__inexact = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__s3__DOT__rounder__DOT__r_up = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__REG = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__REG_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT___T_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__isFMA = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__srcB = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT___s1_io_a_T_4 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__s1_io_a_r = VL_RAND_RESET_Q(56);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__s1_io_b_r = VL_RAND_RESET_Q(56);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__s1_io_b_inter_valid_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__s1_io_b_inter_flags_r_isNaN = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__s1_io_b_inter_flags_r_isInf = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__s1_io_b_inter_flags_r_overflow = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__s1_io_rm_r = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT___s2_io_in_T_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__s2_io_in_r_rm = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__s2_io_in_r_far_path_out_sign = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__s2_io_in_r_far_path_out_exp = VL_RAND_RESET_I(8);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__s2_io_in_r_far_path_out_sig = VL_RAND_RESET_I(27);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__s2_io_in_r_near_path_out_sign = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__s2_io_in_r_near_path_out_exp = VL_RAND_RESET_I(8);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__s2_io_in_r_near_path_out_sig = VL_RAND_RESET_I(27);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__s2_io_in_r_special_case_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__s2_io_in_r_special_case_bits_nan = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__s2_io_in_r_special_case_bits_inf_sign = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__s2_io_in_r_far_path_mul_of = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__s2_io_in_r_near_path_sig_is_zero = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__s2_io_in_r_sel_far_path = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__io_out_bits_ctrl_r_regIndex = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__io_out_bits_ctrl_r_warpID = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__io_out_bits_ctrl_r_vecMask = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__io_out_bits_ctrl_r_wvd = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__io_out_bits_ctrl_r_wxd = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__io_out_bits_ctrl_r_spike_info_pc = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__io_out_bits_ctrl_r_spike_info_inst = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__io_out_bits_ctrl_r_1_regIndex = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__io_out_bits_ctrl_r_1_warpID = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__io_out_bits_ctrl_r_1_vecMask = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__io_out_bits_ctrl_r_1_wvd = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__io_out_bits_ctrl_r_1_wxd = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__io_out_bits_ctrl_r_1_spike_info_pc = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__io_out_bits_ctrl_r_1_spike_info_inst = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__s2__DOT__far_path_rounder_io_cout = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__s2__DOT__near_path_is_zero = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__s2__DOT__near_path_exp_rounded = VL_RAND_RESET_I(8);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__s2__DOT__rmin = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__s2__DOT__far_path_tininess_rounder__DOT__rounder__DOT__inexact = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__s2__DOT__far_path_rounder__DOT__inexact = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__s2__DOT__far_path_rounder__DOT__r_up = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__s2__DOT__near_path_tininess_rounder__DOT__rounder__DOT__inexact = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__s2__DOT__near_path_rounder__DOT__inexact = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__s2__DOT__near_path_rounder__DOT__r_up = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulFIFO__DOT__ram_result[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulFIFO__DOT__ram_result_MPORT_en = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulFIFO__DOT__ram_ctrl_regIndex[__Vi0] = VL_RAND_RESET_I(5);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulFIFO__DOT__ram_ctrl_warpID[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulFIFO__DOT__ram_ctrl_vecMask[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulFIFO__DOT__ram_ctrl_wvd[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulFIFO__DOT__ram_ctrl_wxd[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulFIFO__DOT__ram_ctrl_spike_info_pc[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulFIFO__DOT__ram_ctrl_spike_info_inst[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulFIFO__DOT__maybe_full = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulFIFO__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addFIFO__DOT__ram_result[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addFIFO__DOT__ram_result_MPORT_en = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addFIFO__DOT__ram_ctrl_regIndex[__Vi0] = VL_RAND_RESET_I(5);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addFIFO__DOT__ram_ctrl_warpID[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addFIFO__DOT__ram_ctrl_vecMask[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addFIFO__DOT__ram_ctrl_wvd[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addFIFO__DOT__ram_ctrl_wxd[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addFIFO__DOT__ram_ctrl_spike_info_pc[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addFIFO__DOT__ram_ctrl_spike_info_inst[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addFIFO__DOT__maybe_full = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addFIFO__DOT__do_deq = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__FCMPCore_io_a = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__FCMPCore_io_b = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__REG = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__REG_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT___T_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT___eq_T_4 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__eq = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__le = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__lt = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__fflags = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__op = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__a = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__b = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__io_out_bits_ctrl_r_regIndex = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__io_out_bits_ctrl_r_warpID = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__io_out_bits_ctrl_r_vecMask = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__io_out_bits_ctrl_r_wvd = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__io_out_bits_ctrl_r_wxd = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__io_out_bits_ctrl_r_spike_info_pc = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__io_out_bits_ctrl_r_spike_info_inst = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT___io_out_bits_ctrl_T_8 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__io_out_bits_ctrl_r_1_regIndex = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__io_out_bits_ctrl_r_1_warpID = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__io_out_bits_ctrl_r_1_vecMask = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__io_out_bits_ctrl_r_1_wvd = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__io_out_bits_ctrl_r_1_wxd = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__io_out_bits_ctrl_r_1_spike_info_pc = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__io_out_bits_ctrl_r_1_spike_info_inst = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__io_out_bits_result_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__FCMPCore__DOT__fp_a_sign = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__FCMPCore__DOT__fp_a_exp = VL_RAND_RESET_I(8);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__FCMPCore__DOT__fp_a_sig = VL_RAND_RESET_I(23);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__FCMPCore__DOT__fp_b_exp = VL_RAND_RESET_I(8);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__FCMPCore__DOT__fp_b_sig = VL_RAND_RESET_I(23);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__FCMPCore__DOT__decode_a___05FisNaN = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__FCMPCore__DOT__decode_b___05FisNaN = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__FCMPCore__DOT__hasNaN = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__FCMPCore__DOT__bothZero = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__FCMPCore__DOT__same_sign = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__FCMPCore__DOT__a_minus_b = VL_RAND_RESET_Q(33);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__FCMPCore__DOT__uint_less = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPMV__DOT__REG = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPMV__DOT__REG_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPMV__DOT___T_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPMV__DOT___a_T_8 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPMV__DOT__a = VL_RAND_RESET_Q(63);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPMV__DOT__s1_op = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPMV__DOT__classifyOut_decode___05FisSubnormal = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPMV__DOT__classifyOut_decode___05FisInf = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPMV__DOT__classifyOut_decode___05FisZero = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPMV__DOT__classifyOut_decode___05FisNaN = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPMV__DOT__classifyOut_isNormal = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPMV__DOT___io_out_bits_result_T_5 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPMV__DOT__io_out_bits_result_r = VL_RAND_RESET_Q(63);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPMV__DOT__io_out_bits_ctrl_r_regIndex = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPMV__DOT__io_out_bits_ctrl_r_warpID = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPMV__DOT__io_out_bits_ctrl_r_vecMask = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPMV__DOT__io_out_bits_ctrl_r_wvd = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPMV__DOT__io_out_bits_ctrl_r_wxd = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPMV__DOT__io_out_bits_ctrl_r_spike_info_pc = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPMV__DOT__io_out_bits_ctrl_r_spike_info_inst = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPMV__DOT__io_out_bits_ctrl_r_1_regIndex = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPMV__DOT__io_out_bits_ctrl_r_1_warpID = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPMV__DOT__io_out_bits_ctrl_r_1_vecMask = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPMV__DOT__io_out_bits_ctrl_r_1_wvd = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPMV__DOT__io_out_bits_ctrl_r_1_wxd = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPMV__DOT__io_out_bits_ctrl_r_1_spike_info_pc = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPMV__DOT__io_out_bits_ctrl_r_1_spike_info_inst = VL_RAND_RESET_I(32);
    vlSelf->pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPMV__DOT____VdfgTmp_h8faae4b3__0 = 0;
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT__REG = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT__REG_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT___T_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT___isSingle_T_7 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT__isSingle = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT__coreOp = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT__src = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT__rm = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT___io_out_bits_fflags_T_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT__io_out_bits_result_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT__io_out_bits_result_r_1 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT__io_out_bits_ctrl_r_regIndex = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT__io_out_bits_ctrl_r_warpID = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT__io_out_bits_ctrl_r_vecMask = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT__io_out_bits_ctrl_r_wvd = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT__io_out_bits_ctrl_r_wxd = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT__io_out_bits_ctrl_r_spike_info_pc = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT__io_out_bits_ctrl_r_spike_info_inst = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT__io_out_bits_ctrl_r_1_regIndex = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT__io_out_bits_ctrl_r_1_warpID = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT__io_out_bits_ctrl_r_1_vecMask = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT__io_out_bits_ctrl_r_1_wvd = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT__io_out_bits_ctrl_r_1_wxd = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT__io_out_bits_ctrl_r_1_spike_info_pc = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT__io_out_bits_ctrl_r_1_spike_info_inst = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT__F2ICore__DOT__rpath_rounder_io_in = VL_RAND_RESET_I(24);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT__F2ICore__DOT__rpath_rounder_io_roundIn = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT__F2ICore__DOT__rpath_rounder_io_signIn = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT__F2ICore__DOT__fp_a_exp = VL_RAND_RESET_I(8);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT__F2ICore__DOT__fp_a_sig = VL_RAND_RESET_I(23);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT__F2ICore__DOT__raw_a_exp = VL_RAND_RESET_I(8);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT__F2ICore__DOT__raw_a_sig = VL_RAND_RESET_I(24);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT__F2ICore__DOT__lpath_iv = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT__F2ICore__DOT__lpath_may_of = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT__F2ICore__DOT__int_abs = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT__F2ICore__DOT__shiftRightJam__DOT___io_out_T = VL_RAND_RESET_I(25);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT__F2ICore__DOT__shiftRightJam__DOT___io_sticky_T = VL_RAND_RESET_I(25);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT__F2ICore__DOT__rpath_rounder__DOT__inexact = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT__F2ICore__DOT__rpath_rounder__DOT__r_up = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm_io_in_sign = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm_io_in_long = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__REG = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__REG_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT___T_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT___s2_isSingle_T_4 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__s2_isSingle_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT___s2_isSingle_T_8 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__s2_isSingle = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__r_norm_int = VL_RAND_RESET_Q(63);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__r_lzc = VL_RAND_RESET_I(6);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__r_is_zero = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__r_sign = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__r_1 = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__io_out_bits_result_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__io_out_bits_ctrl_r_regIndex = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__io_out_bits_ctrl_r_warpID = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__io_out_bits_ctrl_r_vecMask = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__io_out_bits_ctrl_r_wvd = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__io_out_bits_ctrl_r_wxd = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__io_out_bits_ctrl_r_spike_info_pc = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__io_out_bits_ctrl_r_spike_info_inst = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__io_out_bits_ctrl_r_1_regIndex = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__io_out_bits_ctrl_r_1_warpID = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__io_out_bits_ctrl_r_1_vecMask = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__io_out_bits_ctrl_r_1_wvd = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__io_out_bits_ctrl_r_1_wxd = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__io_out_bits_ctrl_r_1_spike_info_pc = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__io_out_bits_ctrl_r_1_spike_info_inst = VL_RAND_RESET_I(32);
    vlSelf->pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT____VdfgTmp_h0d28c158__0 = 0;
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__pos_lzc_clz_io_in = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__in_sign = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__in_raw = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__in_abs = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lzc = VL_RAND_RESET_I(6);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__one_mask = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lzc_error = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__in_shift_s1 = VL_RAND_RESET_Q(63);
    vlSelf->pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT____VdfgTmp_h664229ef__0 = 0;
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_4 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_5 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_6 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_7 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_8 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_9 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_10 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_11 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_12 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_13 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_14 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_15 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_16 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_17 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_18 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_19 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_20 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_21 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_22 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_23 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_24 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_25 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_26 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_27 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_28 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_29 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_30 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_31 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_32 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_33 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_34 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_35 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_36 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_37 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_38 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_39 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_40 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_41 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_42 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_43 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_44 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_45 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_46 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_47 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_48 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_49 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_50 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_51 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_52 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_53 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_54 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_55 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_56 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_57 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_58 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_59 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_60 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_61 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_62 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__f_63 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__io_f_lo_hi_lo = VL_RAND_RESET_I(8);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__io_f_hi_hi_lo = VL_RAND_RESET_I(8);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__lza__DOT__io_f_hi = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__pos_lzc_clz__DOT___io_out_T_91 = VL_RAND_RESET_I(6);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_prenorm__DOT__neg_lzc_clz__DOT___io_out_T_97 = VL_RAND_RESET_I(6);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_postnorm__DOT__rounder__DOT__inexact = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__IntToFP_postnorm__DOT__rounder__DOT__r_up = VL_RAND_RESET_I(1);
    vlSelf->pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__outArbiter__DOT____VdfgTmp_hcd3721e4__0 = 0;
    vlSelf->pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__outArbiter__DOT____VdfgTmp_h245e14da__0 = 0;
    vlSelf->pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__outArbiter__DOT____VdfgTmp_h5724d08f__0 = 0;
    vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO_io_enq_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc_io_to_dcache_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc_io_to_dcache_bits_perLaneAddr_0_activeMask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc_io_to_dcache_bits_perLaneAddr_1_activeMask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc_io_to_dcache_bits_perLaneAddr_2_activeMask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc_io_to_dcache_bits_perLaneAddr_3_activeMask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc_io_to_shared_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__rspArbiter_io_in_1_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer_io_to_pipe_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer_io_to_pipe_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer_io_to_pipe_bits_data_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__ShiftBoard_io_left = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__ShiftBoard_io_right = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__ShiftBoard_1_io_left = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__ShiftBoard_1_io_right = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__ShiftBoard_2_io_left = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__ShiftBoard_2_io_right = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__ShiftBoard_3_io_left = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__ShiftBoard_3_io_right = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT___shiftBoard_0_right_T = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT___GEN_3 = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_in1_0[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_in1_0_MPORT_en = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_in1_1[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_in1_2[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_in1_3[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_in2_0[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_in2_1[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_in2_2[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_in2_3[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_in3_0[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_in3_1[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_in3_2[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_in3_3[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_mask_0[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_mask_1[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_mask_2[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_mask_3[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_inst[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_wid[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_fp[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_branch[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_simt_stack[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_simt_stack_op[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_barrier[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_csr[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_reverse[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_isvec[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_mem_unsigned[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_alu_fn[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_mem[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_mul[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_mem_cmd[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_mop[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_reg_idx3[__Vi0] = VL_RAND_RESET_I(5);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_reg_idxw[__Vi0] = VL_RAND_RESET_I(5);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_wfd[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_sfu[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_readmask[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_writemask[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_wxd[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_pc[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_spike_info_pc[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_spike_info_inst[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__maybe_full = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__InputFIFO__DOT__do_deq = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT__state = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT__reg_save_in1_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT__reg_save_in1_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT__reg_save_in1_2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT__reg_save_in1_3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT__reg_save_in2_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT__reg_save_in2_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT__reg_save_in2_2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT__reg_save_in2_3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT__reg_save_in3_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT__reg_save_in3_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT__reg_save_in3_2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT__reg_save_in3_3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT__reg_save_mask_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT__reg_save_mask_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT__reg_save_mask_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT__reg_save_mask_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT__reg_save_ctrl_wid = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT__reg_save_ctrl_isvec = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT__reg_save_ctrl_mem_unsigned = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT__reg_save_ctrl_mem_cmd = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT__reg_save_ctrl_mop = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT__reg_save_ctrl_reg_idxw = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT__reg_save_ctrl_wfd = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT__reg_save_ctrl_wxd = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT__reg_save_ctrl_spike_info_pc = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT__reg_save_ctrl_spike_info_inst = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT__reg_entryID = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT___addr_0_T_10 = VL_RAND_RESET_Q(33);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT__is_shared_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT___addr_1_T_10 = VL_RAND_RESET_Q(33);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT___addr_2_T_10 = VL_RAND_RESET_Q(34);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT___addr_3_T_10 = VL_RAND_RESET_Q(34);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT___addr_wire_T = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT__addr_wire = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT__tag = VL_RAND_RESET_I(23);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT__setIdx = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT__mask_next_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT__mask_next_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT__mask_next_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT__mask_next_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT___T_15 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT___T_18 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT___T_20 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT___T_24 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT___GEN_18 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT___GEN_76 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT___GEN_82 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT___GEN_83 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT___GEN_84 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__AddrCalc__DOT___GEN_85 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__rspArbiter__DOT__grant_1 = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT__data_0[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT__data_0_raw_data_addr = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT__data_0_raw_data_data = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT__data_0_MPORT_addr = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT__data_0_MPORT_mask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT__data_0_MPORT_en = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT__data_0_MPORT_2_addr = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT__data_0_MPORT_2_en = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT__data_0_MPORT_4_en = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT__data_1[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT__data_1_raw_data_data = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT__data_1_MPORT_mask = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT__data_2[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT__data_2_raw_data_data = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT__data_2_MPORT_mask = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT__data_3[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT__data_3_raw_data_data = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT__data_3_MPORT_mask = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        VL_RAND_RESET_W(96, vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT__tag[__Vi0]);
    }
    VL_RAND_RESET_W(96, vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT__tag_output_tag_MPORT_data);
    VL_RAND_RESET_W(96, vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT__tag_MPORT_1_data);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT__currentMask_0 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT__currentMask_1 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT__currentMask_2 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT__currentMask_3 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT__used = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT__complete = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT__reg_req_mask_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT__reg_req_mask_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT__reg_req_mask_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT__reg_req_mask_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT__state = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT___io_from_dcache_ready_T = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT___T_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT___GEN_3 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT___currentMask_T = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT___used_T_1 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT___GEN_42 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT___GEN_43 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT___GEN_44 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT___GEN_45 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT___currentMask_T_2 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT___GEN_106 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT___output_data_0_result_T_4 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT___output_data_0_result_T_13 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT___output_data_0_result_T_59 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT___output_data_1_result_T_4 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT___output_data_1_result_T_13 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT___output_data_1_result_T_59 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT___output_data_2_result_T_4 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT___output_data_2_result_T_13 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT___output_data_2_result_T_59 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT___output_data_3_result_T_4 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT___output_data_3_result_T_13 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__Coalscer__DOT___output_data_3_result_T_59 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__ShiftBoard__DOT__taps_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__ShiftBoard__DOT__taps_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__ShiftBoard__DOT__taps_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__ShiftBoard__DOT__taps_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__ShiftBoard__DOT___taps_0_T = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__ShiftBoard__DOT___taps_0_T_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__ShiftBoard_1__DOT__taps_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__ShiftBoard_1__DOT__taps_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__ShiftBoard_1__DOT__taps_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__ShiftBoard_1__DOT__taps_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__ShiftBoard_1__DOT___taps_0_T = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__ShiftBoard_1__DOT___taps_0_T_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__ShiftBoard_2__DOT__taps_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__ShiftBoard_2__DOT__taps_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__ShiftBoard_2__DOT__taps_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__ShiftBoard_2__DOT__taps_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__ShiftBoard_2__DOT___taps_0_T = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__ShiftBoard_2__DOT___taps_0_T_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__ShiftBoard_3__DOT__taps_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__ShiftBoard_3__DOT__taps_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__ShiftBoard_3__DOT__taps_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__ShiftBoard_3__DOT__taps_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__ShiftBoard_3__DOT___taps_0_T = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__lsu__DOT__ShiftBoard_3__DOT___taps_0_T_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__result_x_io_enq_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__result_v_io_enq_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__IntDivMod_io_in_bits_a = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__IntDivMod_io_in_bits_d = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__IntDivMod_io_out_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__Arbiter_io_out_bits = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__state = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__mask = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__out_data_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__out_data_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__out_data_2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__out_data_3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__i_cnt = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__i_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__i_data1_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__i_data2_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__i_mask_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__o_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT___GEN_37 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__sfu__DOT___GEN_38 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT___GEN_39 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT___GEN_44 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__sfu__DOT___GEN_50 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__sfu__DOT___GEN_56 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__sfu__DOT___GEN_57 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__sfu__DOT___GEN_62 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__sfu__DOT___GEN_64 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__sfu__DOT___GEN_65 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__sfu__DOT___GEN_74 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__sfu__DOT___GEN_75 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__sfu__DOT___GEN_76 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__sfu__DOT___GEN_77 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__sfu__DOT___GEN_78 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__sfu__DOT___GEN_85 = VL_RAND_RESET_Q(35);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__result_x__DOT__ram_wb_wxd_rd[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__sfu__DOT__result_x__DOT__ram_wb_wxd_rd_MPORT_en = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__result_x__DOT__ram_wxd[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__result_x__DOT__ram_reg_idxw[__Vi0] = VL_RAND_RESET_I(5);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__result_x__DOT__ram_warp_id[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__result_x__DOT__ram_spike_info_pc[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__result_x__DOT__ram_spike_info_inst[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__sfu__DOT__result_x__DOT__maybe_full = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__result_x__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__result_v__DOT__ram_wb_wvd_rd_0[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__sfu__DOT__result_v__DOT__ram_wb_wvd_rd_0_MPORT_en = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__result_v__DOT__ram_wb_wvd_rd_1[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__result_v__DOT__ram_wb_wvd_rd_2[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__result_v__DOT__ram_wb_wvd_rd_3[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__result_v__DOT__ram_wvd_mask_0[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__result_v__DOT__ram_wvd_mask_1[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__result_v__DOT__ram_wvd_mask_2[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__result_v__DOT__ram_wvd_mask_3[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__result_v__DOT__ram_wvd[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__result_v__DOT__ram_reg_idxw[__Vi0] = VL_RAND_RESET_I(5);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__result_v__DOT__ram_warp_id[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__result_v__DOT__ram_spike_info_pc[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__result_v__DOT__ram_spike_info_inst[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__sfu__DOT__result_v__DOT__maybe_full = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__result_v__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_in1_0[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_in1_0_MPORT_en = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_in1_1[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_in1_2[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_in1_3[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_in2_0[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_in2_1[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_in2_2[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_in2_3[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_mask_0[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_mask_1[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_mask_2[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_mask_3[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_ctrl_wid[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_ctrl_fp[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_ctrl_reverse[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_ctrl_isvec[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_ctrl_alu_fn[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_ctrl_reg_idxw[__Vi0] = VL_RAND_RESET_I(5);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_ctrl_wfd[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_ctrl_wxd[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_ctrl_spike_info_pc[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_ctrl_spike_info_inst[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__sfu__DOT__data_buffer__DOT__maybe_full = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__data_buffer__DOT__do_deq = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__IntDivMod__DOT__state = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__IntDivMod__DOT__aSign = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__IntDivMod__DOT__dSign = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__IntDivMod__DOT___qSignReg_T_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__IntDivMod__DOT__qSignReg = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__IntDivMod__DOT__rSignReg = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__IntDivMod__DOT__overflow = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__IntDivMod__DOT__rawAReg = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__IntDivMod__DOT__unsignedAReg = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__IntDivMod__DOT__unsignedDReg = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__IntDivMod__DOT__overflowReg = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__IntDivMod__DOT__divByZeroReg = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__IntDivMod__DOT___aLez_T_48 = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__IntDivMod__DOT__aLez = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__IntDivMod__DOT__dLez = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__IntDivMod__DOT__aReg = VL_RAND_RESET_Q(34);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__IntDivMod__DOT__dReg = VL_RAND_RESET_Q(34);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__IntDivMod__DOT__dNorm = VL_RAND_RESET_Q(34);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__IntDivMod__DOT___zeroQReg_T = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__IntDivMod__DOT__zeroQReg = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__IntDivMod__DOT__cnt = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__IntDivMod__DOT__cnt_next = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__IntDivMod__DOT__Q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__IntDivMod__DOT__QN = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__IntDivMod__DOT__aNext = VL_RAND_RESET_Q(34);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__IntDivMod__DOT__commonQReg = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__IntDivMod__DOT__commonRReg = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__IntDivMod__DOT___specialR_T = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__IntDivMod__DOT___io_out_bits_q_T_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__IntDivMod__DOT___GEN_17 = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__IntDivMod__DOT___Q_T_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__IntDivMod__DOT___QN_T_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__IntDivMod__DOT___GEN_27 = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__classify_a_io_in = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__classify_a_io_isNaN = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__classify_a_io_isInf = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__classify_a_io_isSubnormal = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__classify_a_io_isZero = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__classify_b_io_in = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__classify_b_io_isNaN = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__classify_b_io_isInf = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__classify_b_io_isSubnormal = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__classify_b_io_isZero = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt_io_in_bits_a = VL_RAND_RESET_I(28);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__rounding_io_out_fracRounded = VL_RAND_RESET_I(24);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__state = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT___rmReg_T = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__rmReg = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__isDivReg = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__resSign = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__resSignReg = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__aExpReg = VL_RAND_RESET_I(10);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__aFracReg = VL_RAND_RESET_I(24);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__bExpReg = VL_RAND_RESET_I(10);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__bFracReg = VL_RAND_RESET_I(24);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__aIsSubnormalReg = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__bIsSubnormalReg = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__hasNaN = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__sqrtSpecial = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__divSpecial = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__specialCaseReg = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__specialResSel = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__specialResult = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__aFracLEZ = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__bFracLEZ = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT___fracNorm_T_1 = VL_RAND_RESET_I(29);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__expNorm = VL_RAND_RESET_I(10);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracShifted_realShiftAmt = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracShifted = VL_RAND_RESET_I(27);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__gReg = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__rReg = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__sReg = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracCout = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT___GEN_23 = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT___aExpReg_T_3 = VL_RAND_RESET_I(10);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT___bExpReg_T_3 = VL_RAND_RESET_I(10);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT___aExpReg_T_6 = VL_RAND_RESET_I(10);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT___aExpReg_T_10 = VL_RAND_RESET_I(9);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT___GEN_35 = VL_RAND_RESET_I(10);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT___GEN_37 = VL_RAND_RESET_I(10);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT___GEN_48 = VL_RAND_RESET_Q(56);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT___GEN_50 = VL_RAND_RESET_Q(56);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__table___05Fio_d = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__table___05Fio_y = VL_RAND_RESET_I(8);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__table___05Fio_q = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__conv_io_resetSqrt = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__conv_io_resetDiv = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__csa_io_in_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__csa_io_in_2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__csa_io_out_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__csa_io_out_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT___isDivReg_T = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__isDivReg = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__divisor = VL_RAND_RESET_I(28);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__state = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__cnt = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT___cnt_next_T_2 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__cnt_next = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__firstCycle = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT___GEN_6 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__ws = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__wc = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT___GEN_12 = VL_RAND_RESET_Q(34);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT___GEN_13 = VL_RAND_RESET_Q(35);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__rem = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__remSignReg = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__isZeroRemReg = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT___io_out_bits_quot_T_2 = VL_RAND_RESET_I(31);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__conv__DOT__Q = VL_RAND_RESET_I(31);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__conv__DOT__QM = VL_RAND_RESET_I(31);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__conv__DOT__mask = VL_RAND_RESET_I(31);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__conv__DOT__b_111 = VL_RAND_RESET_I(31);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__conv__DOT__b_1100 = VL_RAND_RESET_I(31);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__conv__DOT___mask_T_2 = VL_RAND_RESET_I(29);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__conv__DOT__b_01 = VL_RAND_RESET_I(28);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__conv__DOT__b_10 = VL_RAND_RESET_I(28);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__conv__DOT__b_11 = VL_RAND_RESET_I(28);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__conv__DOT___T_7 = VL_RAND_RESET_I(31);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__conv__DOT___T_8 = VL_RAND_RESET_Q(34);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__conv__DOT___T_26 = VL_RAND_RESET_Q(34);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__conv__DOT__Q_load_01 = VL_RAND_RESET_I(31);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__conv__DOT__QM_load_01 = VL_RAND_RESET_I(31);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__conv__DOT__QM_load_10 = VL_RAND_RESET_I(31);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__conv__DOT__QM_load_11 = VL_RAND_RESET_I(31);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__conv__DOT___Q_T_9 = VL_RAND_RESET_I(31);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__rounding__DOT__inexact = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__rounding__DOT__roundUp = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__mul__DOT__ArrayMultiplier_io_in_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__mul__DOT__ArrayMultiplier_io_out_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__mul__DOT__ArrayMultiplier_1_io_out_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__mul__DOT__ArrayMultiplier_2_io_out_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__mul__DOT__ArrayMultiplier_3_io_out_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__mul__DOT__result_x_io_enq_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__mul__DOT__result_v_io_enq_ready = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__mul__DOT__result_x__DOT__ram_wb_wxd_rd[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__mul__DOT__result_x__DOT__ram_wb_wxd_rd_MPORT_en = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__mul__DOT__result_x__DOT__ram_wxd[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__mul__DOT__result_x__DOT__ram_reg_idxw[__Vi0] = VL_RAND_RESET_I(5);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__mul__DOT__result_x__DOT__ram_warp_id[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__mul__DOT__result_x__DOT__ram_spike_info_pc[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__mul__DOT__result_x__DOT__ram_spike_info_inst[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__mul__DOT__result_x__DOT__maybe_full = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__mul__DOT__result_x__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__mul__DOT__result_v__DOT__ram_wb_wvd_rd_0[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__mul__DOT__result_v__DOT__ram_wb_wvd_rd_0_MPORT_en = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__mul__DOT__result_v__DOT__ram_wb_wvd_rd_1[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__mul__DOT__result_v__DOT__ram_wb_wvd_rd_2[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__mul__DOT__result_v__DOT__ram_wb_wvd_rd_3[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__mul__DOT__result_v__DOT__ram_wvd_mask_0[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__mul__DOT__result_v__DOT__ram_wvd_mask_1[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__mul__DOT__result_v__DOT__ram_wvd_mask_2[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__mul__DOT__result_v__DOT__ram_wvd_mask_3[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__mul__DOT__result_v__DOT__ram_wvd[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__mul__DOT__result_v__DOT__ram_reg_idxw[__Vi0] = VL_RAND_RESET_I(5);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__mul__DOT__result_v__DOT__ram_warp_id[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__mul__DOT__result_v__DOT__ram_spike_info_pc[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__mul__DOT__result_v__DOT__ram_spike_info_inst[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__mul__DOT__result_v__DOT__maybe_full = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__mul__DOT__result_v__DOT__do_deq = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__wb__DOT__arbiter_x_io_in_1_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__wb__DOT__arbiter_x_io_in_2_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__wb__DOT__arbiter_x_io_out_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__wb__DOT__arbiter_x_io_out_bits_wxd = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__wb__DOT__arbiter_x_io_out_bits_reg_idxw = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__wb__DOT__arbiter_x_io_out_bits_warp_id = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__wb__DOT__arbiter_v_io_in_1_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__wb__DOT__arbiter_v_io_in_2_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__wb__DOT__arbiter_v_io_out_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__wb__DOT__arbiter_v_io_out_bits_wvd = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__wb__DOT__arbiter_v_io_out_bits_reg_idxw = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__wb__DOT__arbiter_v_io_out_bits_warp_id = VL_RAND_RESET_I(2);
    vlSelf->pipe__DOT__wb__DOT__arbiter_x__DOT____VdfgTmp_h245e14da__0 = 0;
    vlSelf->pipe__DOT__wb__DOT__arbiter_x__DOT____VdfgTmp_h5724d08f__0 = 0;
    vlSelf->pipe__DOT__wb__DOT__arbiter_x__DOT____VdfgTmp_hcd3721e4__0 = 0;
    vlSelf->pipe__DOT__wb__DOT__arbiter_x__DOT____VdfgTmp_hfea8d1c3__0 = 0;
    vlSelf->pipe__DOT__wb__DOT__arbiter_v__DOT____VdfgTmp_h245e14da__0 = 0;
    vlSelf->pipe__DOT__wb__DOT__arbiter_v__DOT____VdfgTmp_h5724d08f__0 = 0;
    vlSelf->pipe__DOT__wb__DOT__arbiter_v__DOT____VdfgTmp_hcd3721e4__0 = 0;
    vlSelf->__PVT__pipe__DOT__Scoreboard__DOT___r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__Scoreboard__DOT___r_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__Scoreboard__DOT__readb = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard__DOT__read_op_col = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard__DOT___r_4 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard__DOT___T = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard__DOT___T_3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__Scoreboard__DOT___T_5 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard__DOT___T_11 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard__DOT___T_14 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__Scoreboard__DOT___T_16 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard__DOT___T_24 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard__DOT___T_27 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__Scoreboard__DOT___GEN_4 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__Scoreboard__DOT___T_36 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__Scoreboard__DOT___GEN_6 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__Scoreboard__DOT___T_43 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard__DOT___T_46 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__Scoreboard__DOT___GEN_8 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__Scoreboard__DOT___read2_T = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__Scoreboard__DOT___read3_T = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__Scoreboard_1__DOT___r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__Scoreboard_1__DOT___r_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__Scoreboard_1__DOT__readb = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_1__DOT__read_op_col = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_1__DOT___r_4 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_1__DOT___T = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_1__DOT___T_3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__Scoreboard_1__DOT___T_5 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_1__DOT___T_11 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_1__DOT___T_14 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__Scoreboard_1__DOT___T_16 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_1__DOT___T_24 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_1__DOT___T_27 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__Scoreboard_1__DOT___GEN_4 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__Scoreboard_1__DOT___T_36 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__Scoreboard_1__DOT___GEN_6 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__Scoreboard_1__DOT___T_43 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_1__DOT___T_46 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__Scoreboard_1__DOT___GEN_8 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__Scoreboard_1__DOT___read2_T = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__Scoreboard_1__DOT___read3_T = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__Scoreboard_2__DOT___r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__Scoreboard_2__DOT___r_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__Scoreboard_2__DOT__readb = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_2__DOT__read_op_col = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_2__DOT___r_4 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_2__DOT___T = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_2__DOT___T_3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__Scoreboard_2__DOT___T_5 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_2__DOT___T_11 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_2__DOT___T_14 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__Scoreboard_2__DOT___T_16 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_2__DOT___T_24 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_2__DOT___T_27 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__Scoreboard_2__DOT___GEN_4 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__Scoreboard_2__DOT___T_43 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_2__DOT___T_46 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__Scoreboard_2__DOT___GEN_8 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__Scoreboard_2__DOT___read2_T = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__Scoreboard_2__DOT___read3_T = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__Scoreboard_2__DOT___GEN_14 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__Scoreboard_3__DOT___r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__Scoreboard_3__DOT___r_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__Scoreboard_3__DOT__readb = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_3__DOT__read_op_col = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_3__DOT___r_4 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_3__DOT___T = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_3__DOT___T_3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__Scoreboard_3__DOT___T_5 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_3__DOT___T_11 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_3__DOT___T_14 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__Scoreboard_3__DOT___T_16 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_3__DOT___T_24 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_3__DOT___T_27 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__Scoreboard_3__DOT___GEN_4 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__Scoreboard_3__DOT___T_43 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__Scoreboard_3__DOT___T_46 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__Scoreboard_3__DOT___GEN_8 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__Scoreboard_3__DOT___read2_T = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__Scoreboard_3__DOT___read3_T = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__Scoreboard_3__DOT___GEN_14 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__ibuffer__DOT__fifo_0_io_enq_bits_fp = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__ibuffer__DOT__fifo_0_io_enq_bits_branch = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__ibuffer__DOT__fifo_0_io_enq_bits_simt_stack = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__ibuffer__DOT__fifo_0_io_enq_bits_simt_stack_op = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__ibuffer__DOT__fifo_0_io_enq_bits_barrier = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__ibuffer__DOT__fifo_0_io_enq_bits_csr = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__ibuffer__DOT__fifo_0_io_enq_bits_reverse = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__ibuffer__DOT__fifo_0_io_enq_bits_sel_alu2 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__ibuffer__DOT__fifo_0_io_enq_bits_sel_alu1 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__ibuffer__DOT__fifo_0_io_enq_bits_isvec = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__ibuffer__DOT__fifo_0_io_enq_bits_sel_alu3 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__ibuffer__DOT__fifo_0_io_enq_bits_mask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__ibuffer__DOT__fifo_0_io_enq_bits_sel_imm = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__ibuffer__DOT__fifo_0_io_enq_bits_mem_unsigned = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__ibuffer__DOT__fifo_0_io_enq_bits_alu_fn = VL_RAND_RESET_I(6);
    vlSelf->__PVT__pipe__DOT__ibuffer__DOT__fifo_0_io_enq_bits_mem = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__ibuffer__DOT__fifo_0_io_enq_bits_mul = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__ibuffer__DOT__fifo_0_io_enq_bits_mem_cmd = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__ibuffer__DOT__fifo_0_io_enq_bits_reg_idx3 = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__ibuffer__DOT__fifo_0_io_enq_bits_wfd = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__ibuffer__DOT__fifo_0_io_enq_bits_fence = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__ibuffer__DOT__fifo_0_io_enq_bits_sfu = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__ibuffer__DOT__fifo_0_io_enq_bits_readmask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__ibuffer__DOT__fifo_0_io_enq_bits_writemask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__ibuffer__DOT__fifo_0_io_enq_bits_wxd = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__ibuffer__DOT__fifo_0_io_flush = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__ibuffer__DOT__fifo_1_io_flush = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__ibuffer__DOT__fifo_2_io_flush = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__ibuffer__DOT__fifo_3_io_flush = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__ibuffer2issue__DOT__rrarbit_io_in_0_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__ibuffer2issue__DOT__rrarbit_io_in_1_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__ibuffer2issue__DOT__rrarbit_io_in_2_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__ibuffer2issue__DOT__rrarbit_io_in_3_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__ibuffer2issue__DOT__rrarbit_io_out_bits_fence = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__ibuffer2issue__DOT__rrarbit_io_chosen = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__ibuffer2issue__DOT__rrarbit__DOT__lastGrant = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__ibuffer2issue__DOT__rrarbit__DOT__validMask_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__ibuffer2issue__DOT__rrarbit__DOT__validMask_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__ibuffer2issue__DOT__rrarbit__DOT__validMask_3 = VL_RAND_RESET_I(1);
    vlSelf->pipe__DOT__ibuffer2issue__DOT__rrarbit__DOT____VdfgTmp_h72765326__0 = 0;
    vlSelf->pipe__DOT__ibuffer2issue__DOT__rrarbit__DOT____VdfgTmp_h25ce2aec__0 = 0;
    vlSelf->pipe__DOT__ibuffer2issue__DOT__rrarbit__DOT____VdfgTmp_hb26d187d__0 = 0;
    vlSelf->pipe__DOT__ibuffer2issue__DOT__rrarbit__DOT____VdfgTmp_h02275172__0 = 0;
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_in1_0[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_in1_0_MPORT_en = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_in1_1[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_in1_2[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_in1_3[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_in2_0[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_in2_1[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_in2_2[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_in2_3[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_in3_0[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_in3_1[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_in3_2[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_in3_3[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_mask_0[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_mask_1[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_mask_2[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_mask_3[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_ctrl_inst[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_ctrl_wid[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_ctrl_fp[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_ctrl_branch[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_ctrl_simt_stack[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_ctrl_simt_stack_op[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_ctrl_barrier[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_ctrl_csr[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_ctrl_reverse[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_ctrl_isvec[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_ctrl_mem_unsigned[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_ctrl_alu_fn[__Vi0] = VL_RAND_RESET_I(6);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_ctrl_mem[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_ctrl_mul[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_ctrl_mem_cmd[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_ctrl_mop[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_ctrl_reg_idx3[__Vi0] = VL_RAND_RESET_I(5);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_ctrl_reg_idxw[__Vi0] = VL_RAND_RESET_I(5);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_ctrl_wfd[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_ctrl_sfu[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_ctrl_readmask[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_ctrl_writemask[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_ctrl_wxd[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_ctrl_pc[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_ctrl_spike_info_pc[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__exe_data__DOT__ram_ctrl_spike_info_inst[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__exe_data__DOT__maybe_full = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__exe_data__DOT__do_deq = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__branch_ctl_buf_io_enq_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__branch_ctl_buf_io_deq_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__branch_ctl_buf_io_deq_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__branch_ctl_buf_io_deq_bits_opcode = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__branch_ctl_buf_io_deq_bits_wid = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__branch_ctl_buf_io_deq_bits_PC_branch = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__branch_ctl_buf_io_deq_bits_mask_init = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__fetch_ctl_buf_io_enq_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__fetch_ctl_buf_io_deq_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__fetch_ctl_buf_io_deq_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_io_pop = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_io_pair = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_io_branchImm = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_1_io_pop = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_2_io_pop = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_3_io_pop = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__thread_masks_0 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__thread_masks_1 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__thread_masks_2 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__thread_masks_3 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT___T_5 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__if_mask = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__else_mask = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT___GEN_6 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT___diverge_T = VL_RAND_RESET_I(4);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT___GEN_12 = VL_RAND_RESET_Q(36);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__join_index = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__join_pair = VL_RAND_RESET_I(1);
    vlSelf->pipe__DOT__simt_stack__DOT____VdfgTmp_haf514d23__0 = 0;
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__simt_stack__DOT__branch_ctl_buf__DOT__ram_opcode[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__branch_ctl_buf__DOT__ram_opcode_MPORT_en = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__simt_stack__DOT__branch_ctl_buf__DOT__ram_wid[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__simt_stack__DOT__branch_ctl_buf__DOT__ram_PC_branch[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__simt_stack__DOT__branch_ctl_buf__DOT__ram_mask_init[__Vi0] = VL_RAND_RESET_I(4);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__simt_stack__DOT__branch_ctl_buf__DOT__ram_spike_info_pc[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__simt_stack__DOT__branch_ctl_buf__DOT__ram_spike_info_inst[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__branch_ctl_buf__DOT__maybe_full = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__branch_ctl_buf__DOT__empty = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__branch_ctl_buf__DOT___do_enq_T = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__branch_ctl_buf__DOT___do_deq_T = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__branch_ctl_buf__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__simt_stack__DOT__fetch_ctl_buf__DOT__ram_wid[__Vi0] = VL_RAND_RESET_I(2);
    }
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__fetch_ctl_buf__DOT__ram_wid_MPORT_data = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__fetch_ctl_buf__DOT__ram_wid_MPORT_en = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__simt_stack__DOT__fetch_ctl_buf__DOT__ram_jump[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__fetch_ctl_buf__DOT__ram_jump_MPORT_data = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__simt_stack__DOT__fetch_ctl_buf__DOT__ram_new_pc[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__fetch_ctl_buf__DOT__ram_new_pc_MPORT_data = VL_RAND_RESET_I(32);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__simt_stack__DOT__fetch_ctl_buf__DOT__ram_spike_info_pc[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__simt_stack__DOT__fetch_ctl_buf__DOT__ram_spike_info_inst[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__fetch_ctl_buf__DOT__maybe_full = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__fetch_ctl_buf__DOT___do_enq_T = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__fetch_ctl_buf__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        VL_RAND_RESET_W(72, vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack__DOT__stack_mem[__Vi0]);
    }
    VL_RAND_RESET_W(72, vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack__DOT__stack_mem_dout_MPORT_data);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack__DOT__stack_mem_MPORT_en = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack__DOT__is_part_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack__DOT__is_part_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack__DOT__is_part_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack__DOT__is_part_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack__DOT__rd_ptr = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack__DOT__wr_ptr = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack__DOT__pair_mem_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack__DOT__pair_mem_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack__DOT__pair_mem_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack__DOT__pair_mem_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack__DOT___wr_ptr_T_1 = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack__DOT___GEN_11 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack__DOT___wr_ptr_T_4 = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack__DOT___rd_ptr_T_2 = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack__DOT___GEN_16 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack__DOT___GEN_17 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack__DOT___GEN_18 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack__DOT___GEN_19 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack__DOT___GEN_32 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack__DOT___GEN_33 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack__DOT___GEN_34 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack__DOT___GEN_35 = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        VL_RAND_RESET_W(72, vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_1__DOT__stack_mem[__Vi0]);
    }
    VL_RAND_RESET_W(72, vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_1__DOT__stack_mem_dout_MPORT_data);
    VL_RAND_RESET_W(72, vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_1__DOT__stack_mem_MPORT_data);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_1__DOT__stack_mem_MPORT_en = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_1__DOT__is_part_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_1__DOT__is_part_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_1__DOT__is_part_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_1__DOT__is_part_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_1__DOT__rd_ptr = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_1__DOT__wr_ptr = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_1__DOT__pair_mem_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_1__DOT__pair_mem_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_1__DOT__pair_mem_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_1__DOT__pair_mem_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_1__DOT__diverge = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_1__DOT___wr_ptr_T_1 = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_1__DOT___GEN_11 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_1__DOT___wr_ptr_T_4 = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_1__DOT___rd_ptr_T_2 = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_1__DOT___GEN_16 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_1__DOT___GEN_17 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_1__DOT___GEN_18 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_1__DOT___GEN_19 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_1__DOT___GEN_32 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_1__DOT___GEN_33 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_1__DOT___GEN_34 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_1__DOT___GEN_35 = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        VL_RAND_RESET_W(72, vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_2__DOT__stack_mem[__Vi0]);
    }
    VL_RAND_RESET_W(72, vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_2__DOT__stack_mem_dout_MPORT_data);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_2__DOT__stack_mem_MPORT_en = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_2__DOT__is_part_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_2__DOT__is_part_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_2__DOT__is_part_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_2__DOT__is_part_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_2__DOT__rd_ptr = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_2__DOT__wr_ptr = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_2__DOT__pair_mem_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_2__DOT__pair_mem_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_2__DOT__pair_mem_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_2__DOT__pair_mem_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_2__DOT___wr_ptr_T_1 = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_2__DOT___GEN_11 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_2__DOT___wr_ptr_T_4 = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_2__DOT___rd_ptr_T_2 = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_2__DOT___GEN_16 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_2__DOT___GEN_17 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_2__DOT___GEN_18 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_2__DOT___GEN_19 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_2__DOT___GEN_32 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_2__DOT___GEN_33 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_2__DOT___GEN_34 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_2__DOT___GEN_35 = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        VL_RAND_RESET_W(72, vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_3__DOT__stack_mem[__Vi0]);
    }
    VL_RAND_RESET_W(72, vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_3__DOT__stack_mem_dout_MPORT_data);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_3__DOT__stack_mem_MPORT_en = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_3__DOT__is_part_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_3__DOT__is_part_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_3__DOT__is_part_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_3__DOT__is_part_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_3__DOT__rd_ptr = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_3__DOT__wr_ptr = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_3__DOT__pair_mem_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_3__DOT__pair_mem_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_3__DOT__pair_mem_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_3__DOT__pair_mem_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_3__DOT___wr_ptr_T_1 = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_3__DOT___GEN_11 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_3__DOT___wr_ptr_T_4 = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_3__DOT___rd_ptr_T_2 = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_3__DOT___GEN_16 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_3__DOT___GEN_17 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_3__DOT___GEN_18 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_3__DOT___GEN_19 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_3__DOT___GEN_32 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_3__DOT___GEN_33 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_3__DOT___GEN_34 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__simt_stack__DOT__ipdom_stack_3__DOT___GEN_35 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__branch_back__DOT__arbiter_io_out_bits_wid = VL_RAND_RESET_I(2);
    vlSelf->__PVT__pipe__DOT__branch_back__DOT__arbiter_io_out_bits_new_pc = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_io_CTA2csr_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1_io_CTA2csr_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2_io_CTA2csr_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3_io_CTA2csr_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__result_io_enq_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__result_io_enq_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT___vCSR_write_T = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT__MTIP = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT__MTIE = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT__MSIP = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT__MSIE = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT__MEIP = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT__MEIE = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT__MIE = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT__MPIE = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT__mscratch = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT__mepc = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT__mcause = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT__mtval = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT__threadid = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT__gds_baseaddr = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT__wg_wf_count = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT__wf_size_dispatch = VL_RAND_RESET_I(10);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT__sgpr_base_dispatch = VL_RAND_RESET_I(13);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT__vgpr_base_dispatch = VL_RAND_RESET_I(13);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT__wf_tag_dispatch = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT__lds_base_dispatch = VL_RAND_RESET_I(13);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT__NV = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT__DZ = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT__OF = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT__UF = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT__NX = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT__fflags = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT__frm = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT__wen = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT__csr_rdata = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT__csr_wdata = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT___GEN_39 = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT___GEN_40 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT___GEN_41 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT___GEN_42 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT___GEN_43 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT___GEN_44 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT___GEN_45 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT___GEN_46 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT___GEN_47 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT___GEN_48 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT___GEN_49 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT___GEN_50 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile__DOT___GEN_51 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT__MTIP = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT__MTIE = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT__MSIP = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT__MSIE = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT__MEIP = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT__MEIE = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT__MIE = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT__MPIE = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT__mscratch = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT__mepc = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT__mcause = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT__mtval = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT__threadid = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT__gds_baseaddr = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT__wg_wf_count = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT__wf_size_dispatch = VL_RAND_RESET_I(10);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT__sgpr_base_dispatch = VL_RAND_RESET_I(13);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT__vgpr_base_dispatch = VL_RAND_RESET_I(13);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT__wf_tag_dispatch = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT__lds_base_dispatch = VL_RAND_RESET_I(13);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT__NV = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT__DZ = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT__OF = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT__UF = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT__NX = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT__fflags = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT__frm = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT__wen = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT__csr_rdata = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT__csr_wdata = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT___wdata_T_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT___GEN_39 = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT___GEN_40 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT___GEN_41 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT___GEN_42 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT___GEN_43 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT___GEN_44 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT___GEN_45 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT___GEN_46 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT___GEN_47 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT___GEN_48 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT___GEN_49 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT___GEN_50 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_1__DOT___GEN_51 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT__MTIP = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT__MTIE = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT__MSIP = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT__MSIE = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT__MEIP = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT__MEIE = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT__MIE = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT__MPIE = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT__mscratch = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT__mepc = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT__mcause = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT__mtval = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT__threadid = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT__gds_baseaddr = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT__wg_wf_count = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT__wf_size_dispatch = VL_RAND_RESET_I(10);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT__sgpr_base_dispatch = VL_RAND_RESET_I(13);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT__vgpr_base_dispatch = VL_RAND_RESET_I(13);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT__wf_tag_dispatch = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT__lds_base_dispatch = VL_RAND_RESET_I(13);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT__NV = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT__DZ = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT__OF = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT__UF = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT__NX = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT__fflags = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT__frm = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT__wen = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT__csr_rdata = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT__csr_wdata = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT___GEN_39 = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT___GEN_40 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT___GEN_41 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT___GEN_42 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT___GEN_43 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT___GEN_44 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT___GEN_45 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT___GEN_46 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT___GEN_47 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT___GEN_48 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT___GEN_49 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT___GEN_50 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_2__DOT___GEN_51 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT__MTIP = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT__MTIE = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT__MSIP = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT__MSIE = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT__MEIP = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT__MEIE = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT__MIE = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT__MPIE = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT__mscratch = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT__mepc = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT__mcause = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT__mtval = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT__threadid = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT__gds_baseaddr = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT__wg_wf_count = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT__wf_size_dispatch = VL_RAND_RESET_I(10);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT__sgpr_base_dispatch = VL_RAND_RESET_I(13);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT__vgpr_base_dispatch = VL_RAND_RESET_I(13);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT__wf_tag_dispatch = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT__lds_base_dispatch = VL_RAND_RESET_I(13);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT__NV = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT__DZ = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT__OF = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT__UF = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT__NX = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT__fflags = VL_RAND_RESET_I(5);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT__frm = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT__wen = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT__csr_rdata = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT__csr_wdata = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT___GEN_39 = VL_RAND_RESET_I(3);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT___GEN_40 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT___GEN_41 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT___GEN_42 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT___GEN_43 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT___GEN_44 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT___GEN_45 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT___GEN_46 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT___GEN_47 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT___GEN_48 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT___GEN_49 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT___GEN_50 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__CSRFile_3__DOT___GEN_51 = VL_RAND_RESET_I(32);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__csrfile__DOT__result__DOT__ram_wb_wxd_rd[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__result__DOT__ram_wb_wxd_rd_MPORT_en = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__csrfile__DOT__result__DOT__ram_wxd[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__csrfile__DOT__result__DOT__ram_reg_idxw[__Vi0] = VL_RAND_RESET_I(5);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__csrfile__DOT__result__DOT__ram_warp_id[__Vi0] = VL_RAND_RESET_I(2);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__csrfile__DOT__result__DOT__ram_spike_info_pc[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 1; ++__Vi0) {
        vlSelf->__PVT__pipe__DOT__csrfile__DOT__result__DOT__ram_spike_info_inst[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__result__DOT__maybe_full = VL_RAND_RESET_I(1);
    vlSelf->__PVT__pipe__DOT__csrfile__DOT__result__DOT__do_deq = VL_RAND_RESET_I(1);
    vlSelf->__PVT__l1Cache2L2Arb__DOT__memReqArb_io_in_0_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__l1Cache2L2Arb__DOT__memReqArb_io_in_1_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__tagAccess_io_r_req_valid = VL_RAND_RESET_I(1);
    VL_RAND_RESET_W(128, vlSelf->__PVT__icache__DOT__dataAccess_io_r_resp_data_0);
    VL_RAND_RESET_W(128, vlSelf->__PVT__icache__DOT__dataAccess_io_r_resp_data_1);
    vlSelf->__PVT__icache__DOT__mshrAccess_io_missReq_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess_io_missRspOut_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess_io_missRspOut_bits_blockAddr = VL_RAND_RESET_I(28);
    vlSelf->__PVT__icache__DOT__memRsp_Q_io_enq_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__ShouldFlushCoreRsp_st0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__coreReqFire_st1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__warpid_st1 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__icache__DOT__ShouldFlushCoreRsp_st1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__coreReqFire_st2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__warpid_st2 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__icache__DOT__addr_st1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__icache__DOT__addr_st2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__icache__DOT__pipeReqAddr_st1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__icache__DOT__data_after_blockOffset_st2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__icache__DOT__OrderViolation_st2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT___io_coreRsp_valid_T = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__Status_st1_REG = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__warpIdMatch2_st1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__cacheMiss_st2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__warpid_st3 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__icache__DOT__warpIdMatch3_st1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__cacheMiss_st3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__OrderViolation_st3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__Status_st2_REG = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__Status_st2_REG_1 = VL_RAND_RESET_I(2);
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        VL_RAND_RESET_W(128, vlSelf->__PVT__icache__DOT__dataAccess__DOT__array_0[__Vi0]);
    }
    VL_RAND_RESET_W(128, vlSelf->__PVT__icache__DOT__dataAccess__DOT__array_0_MPORT_data);
    vlSelf->__PVT__icache__DOT__dataAccess__DOT__array_0_MPORT_en = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__dataAccess__DOT__array_0_raw_rdata_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__dataAccess__DOT__array_0_raw_rdata_addr_pipe_0 = VL_RAND_RESET_I(5);
    for (int __Vi0 = 0; __Vi0 < 32; ++__Vi0) {
        VL_RAND_RESET_W(128, vlSelf->__PVT__icache__DOT__dataAccess__DOT__array_1[__Vi0]);
    }
    vlSelf->__PVT__icache__DOT__dataAccess__DOT__array_1_raw_rdata_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__dataAccess__DOT__array_1_raw_rdata_addr_pipe_0 = VL_RAND_RESET_I(5);
    vlSelf->__PVT__icache__DOT__dataAccess__DOT__bypass_wdata_lfsr = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__icache__DOT__dataAccess__DOT___bypass_wdata_lfsr_T_2 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__icache__DOT__dataAccess__DOT__bypass_wdata_lfsr_1 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__icache__DOT__dataAccess__DOT___bypass_wdata_lfsr_T_6 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__icache__DOT__dataAccess__DOT__bypass_mask_need_check = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__dataAccess__DOT__bypass_mask_waddr_reg = VL_RAND_RESET_I(5);
    vlSelf->__PVT__icache__DOT__dataAccess__DOT__bypass_mask_raddr_reg = VL_RAND_RESET_I(5);
    vlSelf->__PVT__icache__DOT__dataAccess__DOT__bypass_mask_bypass_REG = VL_RAND_RESET_I(2);
    vlSelf->__PVT__icache__DOT__dataAccess__DOT__bypass_mask_bypass = VL_RAND_RESET_I(2);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__subentryStatus_io_next = VL_RAND_RESET_I(2);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__subentryStatus_io_used = VL_RAND_RESET_I(3);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__entryStatus_io_next = VL_RAND_RESET_I(2);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__hasSendStatus_io_next = VL_RAND_RESET_I(2);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__blockAddr_Access_0 = VL_RAND_RESET_I(28);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__blockAddr_Access_1 = VL_RAND_RESET_I(28);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__blockAddr_Access_2 = VL_RAND_RESET_I(28);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__blockAddr_Access_3 = VL_RAND_RESET_I(28);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__targetInfo_Accesss_0_0 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__targetInfo_Accesss_1_0 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__targetInfo_Accesss_2_0 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__targetInfo_Accesss_3_0 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__subentry_valid_0_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__subentry_valid_0_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__subentry_valid_0_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__subentry_valid_0_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__subentry_valid_1_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__subentry_valid_1_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__subentry_valid_1_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__subentry_valid_1_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__subentry_valid_2_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__subentry_valid_2_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__subentry_valid_2_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__subentry_valid_2_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__subentry_valid_3_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__subentry_valid_3_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__subentry_valid_3_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__subentry_valid_3_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__missRsqBusy = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__missRspInHoldingbA_REG = VL_RAND_RESET_I(28);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__missRspInHoldingbA = VL_RAND_RESET_I(28);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT___entry_valid_T = VL_RAND_RESET_I(4);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT___entry_valid_T_2 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT___entry_valid_T_4 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT___entry_valid_T_6 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__entry_valid = VL_RAND_RESET_I(4);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__entryMatchMissRsp = VL_RAND_RESET_I(4);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT___subentry_selected_T_3 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT___GEN_7 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__subentry_next2cancel = VL_RAND_RESET_I(2);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__entryMatchMissReq = VL_RAND_RESET_I(4);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT___ReqConflictWithRsp_T = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT___tAEntryIdx_T_3 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__tAEntryIdx = VL_RAND_RESET_I(2);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__tASubEntryIdx = VL_RAND_RESET_I(2);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT___T_28 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT___GEN_49 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT___GEN_71 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT___T_65 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT___GEN_74 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT___GEN_78 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT___GEN_82 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT___GEN_87 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT___T_153 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT___GEN_90 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT___GEN_94 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT___GEN_98 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT___GEN_103 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT___T_241 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT___GEN_106 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT___GEN_110 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT___GEN_114 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT___GEN_119 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT___T_329 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT___GEN_122 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT___GEN_126 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT___GEN_130 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__has_send2mem_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__has_send2mem_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__has_send2mem_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__has_send2mem_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT__miss2mem_fire = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT___GEN_147 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT___GEN_149 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT___GEN_151 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__mshrAccess__DOT___GEN_153 = VL_RAND_RESET_I(1);
    vlSelf->icache__DOT__mshrAccess__DOT____VdfgTmp_hc9d570f0__0 = 0;
    vlSelf->icache__DOT__mshrAccess__DOT__subentryStatus__DOT____VdfgTmp_had6d6ead__0 = 0;
    vlSelf->icache__DOT__mshrAccess__DOT__subentryStatus__DOT____VdfgTmp_had624418__0 = 0;
    vlSelf->icache__DOT__mshrAccess__DOT__subentryStatus__DOT____VdfgTmp_had211cc7__0 = 0;
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->__PVT__icache__DOT__memRsp_Q__DOT__ram_d_addr[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__icache__DOT__memRsp_Q__DOT__ram_d_addr_io_deq_bits_MPORT_data = VL_RAND_RESET_I(32);
    vlSelf->__PVT__icache__DOT__memRsp_Q__DOT__ram_d_addr_MPORT_en = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->__PVT__icache__DOT__memRsp_Q__DOT__ram_d_data_0[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->__PVT__icache__DOT__memRsp_Q__DOT__ram_d_data_1[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->__PVT__icache__DOT__memRsp_Q__DOT__ram_d_data_2[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->__PVT__icache__DOT__memRsp_Q__DOT__ram_d_data_3[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__icache__DOT__memRsp_Q__DOT__enq_ptr_value = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__memRsp_Q__DOT__deq_ptr_value = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__memRsp_Q__DOT__maybe_full = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__memRsp_Q__DOT__ptr_match = VL_RAND_RESET_I(1);
    vlSelf->__PVT__icache__DOT__memRsp_Q__DOT__empty = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__BankConfArb_io_coreReqArb_isWrite = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__BankConfArb_io_coreReqArb_perLaneAddr_0_blockOffset = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__BankConfArb_io_coreReqArb_perLaneAddr_0_wordOffset1H = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__BankConfArb_io_coreReqArb_perLaneAddr_1_blockOffset = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__BankConfArb_io_coreReqArb_perLaneAddr_1_wordOffset1H = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__BankConfArb_io_coreReqArb_perLaneAddr_2_blockOffset = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__BankConfArb_io_coreReqArb_perLaneAddr_2_wordOffset1H = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__BankConfArb_io_coreReqArb_perLaneAddr_3_blockOffset = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__BankConfArb_io_coreReqArb_perLaneAddr_3_wordOffset1H = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__BankConfArb_io_addrCrsbarOut_0_wordOffset1H = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__BankConfArb_io_addrCrsbarOut_1_wordOffset1H = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__BankConfArb_io_addrCrsbarOut_2_wordOffset1H = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__BankConfArb_io_addrCrsbarOut_3_wordOffset1H = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__BankConfArb_io_dataArrayEn_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__BankConfArb_io_dataArrayEn_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__BankConfArb_io_dataArrayEn_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__BankConfArb_io_dataArrayEn_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess_io_missReq_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess_io_missReq_bits_blockAddr = VL_RAND_RESET_I(28);
    vlSelf->__PVT__dcache__DOT__MshrAccess_io_missReq_bits_targetInfo = VL_RAND_RESET_I(29);
    vlSelf->__PVT__dcache__DOT__MshrAccess_io_missRspIn_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess_io_missRspIn_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess_io_missRspOut_ready = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess_io_missRspOut_bits_targetInfo = VL_RAND_RESET_I(29);
    vlSelf->__PVT__dcache__DOT__MshrAccess_io_missRspOut_bits_blockAddr = VL_RAND_RESET_I(28);
    vlSelf->__PVT__dcache__DOT__MshrAccess_io_missRspOut_bits_instrId = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__MshrAccess_io_miss2mem_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__TagAccess_io_w_req_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__DataCorssBar_io_DataIn_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dcache__DOT__DataCorssBar_io_DataIn_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dcache__DOT__DataCorssBar_io_DataIn_2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dcache__DOT__DataCorssBar_io_DataIn_3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dcache__DOT__DataCorssBar_io_Select1H_0 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__DataCorssBar_io_Select1H_1 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__DataCorssBar_io_Select1H_2 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__DataCorssBar_io_Select1H_3 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf_io_inputBus_bits_mask_0 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf_io_inputBus_bits_mask_1 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf_io_inputBus_bits_mask_2 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf_io_inputBus_bits_mask_3 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf_io_inputBus_bits_data_0_0 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf_io_inputBus_bits_data_0_1 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf_io_inputBus_bits_data_0_2 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf_io_inputBus_bits_data_0_3 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf_io_inputBus_bits_data_1_0 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf_io_inputBus_bits_data_1_1 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf_io_inputBus_bits_data_1_2 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf_io_inputBus_bits_data_1_3 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf_io_inputBus_bits_data_2_0 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf_io_inputBus_bits_data_2_1 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf_io_inputBus_bits_data_2_2 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf_io_inputBus_bits_data_2_3 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf_io_inputBus_bits_data_3_0 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf_io_inputBus_bits_data_3_1 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf_io_inputBus_bits_data_3_2 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf_io_inputBus_bits_data_3_3 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf_io_inputBus_bits_subWordMissRsp = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf_io_outputBus_bits_mask_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf_io_outputBus_bits_mask_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf_io_outputBus_bits_mask_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf_io_outputBus_bits_mask_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf_io_outputBus_bits_data_1_0 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf_io_outputBus_bits_data_1_1 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf_io_outputBus_bits_data_1_2 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf_io_outputBus_bits_data_1_3 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf_io_outputBus_bits_data_2_0 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf_io_outputBus_bits_data_2_1 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf_io_outputBus_bits_data_2_2 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf_io_outputBus_bits_data_2_3 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf_io_outputBus_bits_data_3_0 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf_io_outputBus_bits_data_3_1 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf_io_outputBus_bits_data_3_2 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf_io_outputBus_bits_data_3_3 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__coreRsp_Q_io_count = VL_RAND_RESET_I(3);
    vlSelf->__PVT__dcache__DOT__memRsp_Q_io_enq_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_io_r_req_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_io_r_req_bits_setIdx = VL_RAND_RESET_I(6);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_io_r_resp_data_0 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_1_io_r_req_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_1_io_r_resp_data_0 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_2_io_r_req_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_2_io_r_resp_data_0 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_3_io_r_req_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_3_io_r_resp_data_0 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__MemReqArb_io_in_1_bits_a_data_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dcache__DOT__coreReq_st1_instrId = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__coreReq_st1_isWrite = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__coreReq_st1_tag = VL_RAND_RESET_I(23);
    vlSelf->__PVT__dcache__DOT__coreReq_st1_setIdx = VL_RAND_RESET_I(5);
    vlSelf->__PVT__dcache__DOT__coreReq_st1_perLaneAddr_0_activeMask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__coreReq_st1_perLaneAddr_0_blockOffset = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__coreReq_st1_perLaneAddr_1_activeMask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__coreReq_st1_perLaneAddr_1_blockOffset = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__coreReq_st1_perLaneAddr_2_activeMask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__coreReq_st1_perLaneAddr_2_blockOffset = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__coreReq_st1_perLaneAddr_3_activeMask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__coreReq_st1_perLaneAddr_3_blockOffset = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__coreReq_st1_data_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dcache__DOT__coreReq_st1_data_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dcache__DOT__coreReq_st1_data_2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dcache__DOT__coreReq_st1_data_3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dcache__DOT__coreReq_st2_instrId = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__coreReq_st2_isWrite = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__coreReq_st2_tag = VL_RAND_RESET_I(23);
    vlSelf->__PVT__dcache__DOT__coreReq_st2_setIdx = VL_RAND_RESET_I(5);
    vlSelf->__PVT__dcache__DOT__coreReq_st2_perLaneAddr_0_activeMask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__coreReq_st2_perLaneAddr_1_activeMask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__coreReq_st2_perLaneAddr_2_activeMask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__coreReq_st2_perLaneAddr_3_activeMask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__coreReq_st2_data_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dcache__DOT__coreReq_st2_data_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dcache__DOT__coreReq_st2_data_2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dcache__DOT__coreReq_st2_data_3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dcache__DOT__coreReqInstrId_st3 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__writeMiss_st3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__coreReqActvMask_st3_REG_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__coreReqActvMask_st3_REG_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__coreReqActvMask_st3_REG_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__coreReqActvMask_st3_REG_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__coreReqActvMask_st3_r___05F0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__coreReqActvMask_st3_r___05F1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__coreReqActvMask_st3_r___05F2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__coreReqActvMask_st3_r___05F3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__coreReqActvMask_st3_r_1_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__coreReqActvMask_st3_r_1_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__coreReqActvMask_st3_r_1_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__coreReqActvMask_st3_r_1_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__cacheHit_st1_REG = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__cacheHit_st1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__cacheMiss_st1_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__cacheMiss_st1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__wayIdxAtHit_st2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__writeFullWordBank_st1 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__writeTouchBank_st1 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__writeSubWordBank_st1 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__byteEn_st1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__readHit_st1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__writeHitSubWord_st1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__writeMiss_st2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__writeMissSubWord_st2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__cacheHit_st2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__cacheHit_st2_REG = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__readHit_st2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__readHit_st3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__writeHit_st2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__writeHit_st3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__bankConflict_st2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__arbDataCrsbarSel1H_st2_0 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__arbDataCrsbarSel1H_st2_1 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__arbDataCrsbarSel1H_st2_2 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__arbDataCrsbarSel1H_st2_3 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__arbAddrCrsbarOut_st2_0_wordOffset1H = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__arbAddrCrsbarOut_st2_1_wordOffset1H = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__arbAddrCrsbarOut_st2_2_wordOffset1H = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__arbAddrCrsbarOut_st2_3_wordOffset1H = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__arbArrayEn_st2_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__arbArrayEn_st2_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__arbArrayEn_st2_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__arbArrayEn_st2_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__arbDataCrsbarSel1H_st3_0 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__arbDataCrsbarSel1H_st3_1 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__arbDataCrsbarSel1H_st3_2 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__arbDataCrsbarSel1H_st3_3 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__memRsp_Q_io_deq_ready_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__memRsp_Q_io_deq_ready_r_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT___T_4 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__r_0_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dcache__DOT__r_0_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dcache__DOT__r_0_2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dcache__DOT__r_0_3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dcache__DOT__MshrAccess_io_missRspIn_valid_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess_io_missRspIn_valid_r_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__missRspTILaneMask_st2_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__missRspTILaneMask_st2_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__missRspTILaneMask_st2_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__missRspTILaneMask_st2_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__memRspInstrId_st2 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__readMissRspCnter = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__readMissRsp_st2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__writeMissRsp_st2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT___T_5 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__REG = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__REG_1 = VL_RAND_RESET_I(28);
    vlSelf->__PVT__dcache__DOT___T_11 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__missRspWriteEnable_REG = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__missRspWriteEnable_REG_1 = VL_RAND_RESET_I(28);
    vlSelf->__PVT__dcache__DOT___DataAccessesRRsp_T___05F0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dcache__DOT___DataAccessesRRsp_T___05F1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dcache__DOT___DataAccessesRRsp_T___05F2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dcache__DOT___DataAccessesRRsp_T___05F3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dcache__DOT__dataAccess_data_st3_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dcache__DOT__dataAccess_data_st3_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dcache__DOT__dataAccess_data_st3_2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dcache__DOT__dataAccess_data_st3_3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dcache__DOT__io_coreReq_ready_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__io_coreReq_ready_r_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf_io_inputBus_bits_addr_hi = VL_RAND_RESET_I(28);
    vlSelf->dcache__DOT____VdfgTmp_ha3bdd314__0 = 0;
    vlSelf->__PVT__dcache__DOT__BankConfArb__DOT__bankConflict_reg = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__BankConfArb__DOT__conflictReqIsW_reg = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__BankConfArb__DOT__perLaneConflictReq_reg_0_activeMask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__BankConfArb__DOT__perLaneConflictReq_reg_0_bankIdx = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__BankConfArb__DOT__perLaneConflictReq_reg_0_AddrBundle_wordOffset1H = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__BankConfArb__DOT__perLaneConflictReq_reg_1_activeMask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__BankConfArb__DOT__perLaneConflictReq_reg_1_bankIdx = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__BankConfArb__DOT__perLaneConflictReq_reg_1_AddrBundle_wordOffset1H = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__BankConfArb__DOT__perLaneConflictReq_reg_2_activeMask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__BankConfArb__DOT__perLaneConflictReq_reg_2_bankIdx = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__BankConfArb__DOT__perLaneConflictReq_reg_2_AddrBundle_wordOffset1H = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__BankConfArb__DOT__perLaneConflictReq_reg_3_activeMask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__BankConfArb__DOT__perLaneConflictReq_reg_3_bankIdx = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__BankConfArb__DOT__perLaneConflictReq_reg_3_AddrBundle_wordOffset1H = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__BankConfArb__DOT__isWrite = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__BankConfArb__DOT__perLaneConflictReq_0_activeMask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__BankConfArb__DOT__bankIdxMasked_0 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__BankConfArb__DOT__perLaneConflictReq_1_activeMask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__BankConfArb__DOT__bankIdxMasked_1 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__BankConfArb__DOT__perLaneConflictReq_2_activeMask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__BankConfArb__DOT__bankIdxMasked_2 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__BankConfArb__DOT__perLaneConflictReq_3_activeMask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__BankConfArb__DOT__bankIdxMasked_3 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__BankConfArb__DOT__bankConflict = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__BankConfArb__DOT___ActiveLaneWhenConflict1H_0_T_4 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__BankConfArb__DOT___ActiveLaneWhenConflict1H_1_T_4 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__BankConfArb__DOT___ActiveLaneWhenConflict1H_2_T_4 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__BankConfArb__DOT___ActiveLaneWhenConflict1H_3_T_4 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__BankConfArb__DOT___ReserveLaneWhenConflict1H_T_3 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__BankConfArb__DOT__perLaneConflictReq_0_AddrBundle_wordOffset1H = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__BankConfArb__DOT__perLaneConflictReq_1_AddrBundle_wordOffset1H = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__BankConfArb__DOT__perLaneConflictReq_2_AddrBundle_wordOffset1H = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__BankConfArb__DOT__perLaneConflictReq_3_AddrBundle_wordOffset1H = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__subentryStatus_io_next = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__subentryStatus_io_used = VL_RAND_RESET_I(3);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__entryStatus_io_next = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__hasSendStatus_io_next = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__blockAddr_Access_0 = VL_RAND_RESET_I(28);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__blockAddr_Access_1 = VL_RAND_RESET_I(28);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__blockAddr_Access_2 = VL_RAND_RESET_I(28);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__blockAddr_Access_3 = VL_RAND_RESET_I(28);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__instrId_Access_0_0 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__instrId_Access_0_1 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__instrId_Access_0_2 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__instrId_Access_0_3 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__instrId_Access_1_0 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__instrId_Access_1_1 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__instrId_Access_1_2 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__instrId_Access_1_3 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__instrId_Access_2_0 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__instrId_Access_2_1 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__instrId_Access_2_2 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__instrId_Access_2_3 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__instrId_Access_3_0 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__instrId_Access_3_1 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__instrId_Access_3_2 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__instrId_Access_3_3 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__targetInfo_Accesss_0_0 = VL_RAND_RESET_I(29);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__targetInfo_Accesss_0_1 = VL_RAND_RESET_I(29);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__targetInfo_Accesss_0_2 = VL_RAND_RESET_I(29);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__targetInfo_Accesss_0_3 = VL_RAND_RESET_I(29);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__targetInfo_Accesss_1_0 = VL_RAND_RESET_I(29);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__targetInfo_Accesss_1_1 = VL_RAND_RESET_I(29);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__targetInfo_Accesss_1_2 = VL_RAND_RESET_I(29);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__targetInfo_Accesss_1_3 = VL_RAND_RESET_I(29);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__targetInfo_Accesss_2_0 = VL_RAND_RESET_I(29);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__targetInfo_Accesss_2_1 = VL_RAND_RESET_I(29);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__targetInfo_Accesss_2_2 = VL_RAND_RESET_I(29);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__targetInfo_Accesss_2_3 = VL_RAND_RESET_I(29);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__targetInfo_Accesss_3_0 = VL_RAND_RESET_I(29);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__targetInfo_Accesss_3_1 = VL_RAND_RESET_I(29);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__targetInfo_Accesss_3_2 = VL_RAND_RESET_I(29);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__targetInfo_Accesss_3_3 = VL_RAND_RESET_I(29);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__subentry_valid_0_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__subentry_valid_0_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__subentry_valid_0_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__subentry_valid_0_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__subentry_valid_1_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__subentry_valid_1_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__subentry_valid_1_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__subentry_valid_1_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__subentry_valid_2_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__subentry_valid_2_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__subentry_valid_2_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__subentry_valid_2_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__subentry_valid_3_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__subentry_valid_3_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__subentry_valid_3_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__subentry_valid_3_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__missRspBusy = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__firedRspInBlockAddr = VL_RAND_RESET_I(28);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__muxedRspInBlockAddr = VL_RAND_RESET_I(28);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT___entry_valid_T = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT___entry_valid_T_2 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT___entry_valid_T_4 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT___entry_valid_T_6 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__entry_valid = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__entryMatchMissRsp = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT___subentry_selected_T_3 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT___GEN_7 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__subentry_next2cancel = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT___firedRspInBlockAddr_T = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__entryMatchMissReq = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__missReq_fire = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT___real_SRAMAddrUp_T_3 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__real_SRAMAddrUp = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__real_SRAMAddrDown = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT___GEN_50 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT___T_56 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT___GEN_74 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT___T_73 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT___GEN_75 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT___T_89 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT___GEN_79 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT___T_105 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT___GEN_83 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT___GEN_90 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT___GEN_91 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT___GEN_95 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT___GEN_99 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT___GEN_106 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT___GEN_107 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT___GEN_111 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT___GEN_115 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT___GEN_122 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT___GEN_123 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT___GEN_127 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT___GEN_131 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__has_send2mem_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__has_send2mem_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__has_send2mem_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__has_send2mem_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT__miss2mem_fire = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT___GEN_192 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT___GEN_194 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT___GEN_196 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT___GEN_198 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT___rInstrId_T = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT___rInstrId_T_5 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT___rInstrId_T_7 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__MshrAccess__DOT___GEN_213 = VL_RAND_RESET_I(2);
    vlSelf->dcache__DOT__MshrAccess__DOT____VdfgTmp_h814da630__0 = 0;
    vlSelf->dcache__DOT__MshrAccess__DOT__subentryStatus__DOT____VdfgTmp_had6d6ead__0 = 0;
    vlSelf->dcache__DOT__MshrAccess__DOT__subentryStatus__DOT____VdfgTmp_had624418__0 = 0;
    vlSelf->dcache__DOT__MshrAccess__DOT__subentryStatus__DOT____VdfgTmp_had211cc7__0 = 0;
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__enqPtr_w_Gen_io_enqPtr_ns = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__deqPtr_w_Gen_io_deqPtr_ns = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__mask_ram_0_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__mask_ram_0_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__mask_ram_0_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__mask_ram_0_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__mask_ram_1_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__mask_ram_1_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__mask_ram_1_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__mask_ram_1_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__mask_ram_2_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__mask_ram_2_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__mask_ram_2_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__mask_ram_2_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__mask_ram_3_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__mask_ram_3_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__mask_ram_3_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__mask_ram_3_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__addr_ram_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__addr_ram_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__addr_ram_2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__addr_ram_3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_0_0_0 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_0_0_1 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_0_0_2 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_0_0_3 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_0_1_0 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_0_1_1 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_0_1_2 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_0_1_3 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_0_2_0 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_0_2_1 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_0_2_2 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_0_2_3 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_0_3_0 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_0_3_1 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_0_3_2 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_0_3_3 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_1_0_0 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_1_0_1 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_1_0_2 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_1_0_3 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_1_1_0 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_1_1_1 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_1_1_2 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_1_1_3 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_1_2_0 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_1_2_1 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_1_2_2 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_1_2_3 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_1_3_0 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_1_3_1 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_1_3_2 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_1_3_3 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_2_0_0 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_2_0_1 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_2_0_2 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_2_0_3 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_2_1_0 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_2_1_1 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_2_1_2 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_2_1_3 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_2_2_0 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_2_2_1 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_2_2_2 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_2_2_3 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_2_3_0 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_2_3_1 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_2_3_2 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_2_3_3 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_3_0_0 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_3_0_1 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_3_0_2 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_3_0_3 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_3_1_0 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_3_1_1 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_3_1_2 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_3_1_3 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_3_2_0 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_3_2_1 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_3_2_2 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_3_2_3 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_3_3_0 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_3_3_1 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_3_3_2 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__data_ram_3_3_3 = VL_RAND_RESET_I(8);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__instrId_ram_0 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__instrId_ram_1 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__instrId_ram_2 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__instrId_ram_3 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__enqPtr = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__deqPtr = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__entryValid_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__entryValid_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__entryValid_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__entryValid_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__entryFrozen_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__entryFrozen_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__entryFrozen_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__entryFrozen_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__doEnq = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__doDeq = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___T_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__meltMatch_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__meltMatch_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__meltMatch_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__meltMatch_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__meltPtr_w_hi_1 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__meltPtr_w_lo_1 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__meltPtr_w = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_7 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_8 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_15 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_16 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_23 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_24 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_31 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_32 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___mask_ram_0_T = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_38 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_39 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_40 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_41 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_42 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_43 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_44 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_45 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___mask_ram_1_T = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_58 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_59 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_60 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_61 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_62 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_63 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_64 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_65 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___mask_ram_2_T = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_78 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_79 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_80 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_81 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_82 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_83 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_84 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_85 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___mask_ram_3_T = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_98 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_99 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_100 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_101 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_102 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_103 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_104 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT___GEN_105 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__unfrozenCount = VL_RAND_RESET_I(3);
    vlSelf->__PVT__dcache__DOT__WriteDataBuf__DOT__deqPtr_w_Gen__DOT__UnfrozenValidList = VL_RAND_RESET_I(4);
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->__PVT__dcache__DOT__coreRsp_Q__DOT__ram_instrId[__Vi0] = VL_RAND_RESET_I(2);
    }
    vlSelf->__PVT__dcache__DOT__coreRsp_Q__DOT__ram_instrId_MPORT_en = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->__PVT__dcache__DOT__coreRsp_Q__DOT__ram_data_0[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__dcache__DOT__coreRsp_Q__DOT__ram_data_0_MPORT_data = VL_RAND_RESET_I(32);
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->__PVT__dcache__DOT__coreRsp_Q__DOT__ram_data_1[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__dcache__DOT__coreRsp_Q__DOT__ram_data_1_MPORT_data = VL_RAND_RESET_I(32);
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->__PVT__dcache__DOT__coreRsp_Q__DOT__ram_data_2[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__dcache__DOT__coreRsp_Q__DOT__ram_data_2_MPORT_data = VL_RAND_RESET_I(32);
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->__PVT__dcache__DOT__coreRsp_Q__DOT__ram_data_3[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__dcache__DOT__coreRsp_Q__DOT__ram_data_3_MPORT_data = VL_RAND_RESET_I(32);
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->__PVT__dcache__DOT__coreRsp_Q__DOT__ram_activeMask_0[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->__PVT__dcache__DOT__coreRsp_Q__DOT__ram_activeMask_1[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->__PVT__dcache__DOT__coreRsp_Q__DOT__ram_activeMask_2[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->__PVT__dcache__DOT__coreRsp_Q__DOT__ram_activeMask_3[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->__PVT__dcache__DOT__coreRsp_Q__DOT__enq_ptr_value = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__coreRsp_Q__DOT__deq_ptr_value = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__coreRsp_Q__DOT__maybe_full = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__coreRsp_Q__DOT__ptr_match = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__coreRsp_Q__DOT__do_deq = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__coreRsp_Q__DOT___value_T_1 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__dcache__DOT__coreRsp_Q__DOT___value_T_3 = VL_RAND_RESET_I(2);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->__PVT__dcache__DOT__memRsp_Q__DOT__ram_d_addr[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__dcache__DOT__memRsp_Q__DOT__ram_d_addr_io_deq_bits_MPORT_data = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dcache__DOT__memRsp_Q__DOT__ram_d_addr_MPORT_en = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->__PVT__dcache__DOT__memRsp_Q__DOT__ram_d_data_0[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__dcache__DOT__memRsp_Q__DOT__ram_d_data_0_io_deq_bits_MPORT_data = VL_RAND_RESET_I(32);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->__PVT__dcache__DOT__memRsp_Q__DOT__ram_d_data_1[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__dcache__DOT__memRsp_Q__DOT__ram_d_data_1_io_deq_bits_MPORT_data = VL_RAND_RESET_I(32);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->__PVT__dcache__DOT__memRsp_Q__DOT__ram_d_data_2[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__dcache__DOT__memRsp_Q__DOT__ram_d_data_2_io_deq_bits_MPORT_data = VL_RAND_RESET_I(32);
    for (int __Vi0 = 0; __Vi0 < 2; ++__Vi0) {
        vlSelf->__PVT__dcache__DOT__memRsp_Q__DOT__ram_d_data_3[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__dcache__DOT__memRsp_Q__DOT__ram_d_data_3_io_deq_bits_MPORT_data = VL_RAND_RESET_I(32);
    vlSelf->__PVT__dcache__DOT__memRsp_Q__DOT__enq_ptr_value = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__memRsp_Q__DOT__deq_ptr_value = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__memRsp_Q__DOT__maybe_full = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__memRsp_Q__DOT__ptr_match = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__memRsp_Q__DOT__empty = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__memRsp_Q__DOT__full = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__memRsp_Q__DOT__do_deq = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 64; ++__Vi0) {
        vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess__DOT__array_0[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess__DOT__array_0_MPORT_en = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess__DOT__array_0_raw_rdata_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess__DOT__array_0_raw_rdata_addr_pipe_0 = VL_RAND_RESET_I(6);
    for (int __Vi0 = 0; __Vi0 < 64; ++__Vi0) {
        vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess__DOT__array_1[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess__DOT__array_1_raw_rdata_en_pipe_0 = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 64; ++__Vi0) {
        vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess__DOT__array_2[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess__DOT__array_2_raw_rdata_en_pipe_0 = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 64; ++__Vi0) {
        vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess__DOT__array_3[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess__DOT__array_3_raw_rdata_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess__DOT__bypass_wdata_lfsr = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess__DOT___bypass_wdata_lfsr_T_2 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess__DOT__bypass_wdata_lfsr_1 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess__DOT___bypass_wdata_lfsr_T_6 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess__DOT__bypass_wdata_lfsr_2 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess__DOT___bypass_wdata_lfsr_T_10 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess__DOT__bypass_wdata_lfsr_3 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess__DOT___bypass_wdata_lfsr_T_14 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess__DOT__bypass_mask_need_check = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess__DOT__bypass_mask_bypass_REG = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess__DOT__bypass_mask_bypass = VL_RAND_RESET_I(4);
    for (int __Vi0 = 0; __Vi0 < 64; ++__Vi0) {
        vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_0[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_0_MPORT_addr = VL_RAND_RESET_I(6);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_0_MPORT_en = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_0_raw_rdata_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_0_raw_rdata_addr_pipe_0 = VL_RAND_RESET_I(6);
    for (int __Vi0 = 0; __Vi0 < 64; ++__Vi0) {
        vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_1[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_1_raw_rdata_en_pipe_0 = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 64; ++__Vi0) {
        vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_2[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_2_raw_rdata_en_pipe_0 = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 64; ++__Vi0) {
        vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_3[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_3_raw_rdata_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_1__DOT__bypass_wdata_lfsr = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_1__DOT___bypass_wdata_lfsr_T_2 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_1__DOT__bypass_wdata_lfsr_1 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_1__DOT___bypass_wdata_lfsr_T_6 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_1__DOT__bypass_wdata_lfsr_2 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_1__DOT___bypass_wdata_lfsr_T_10 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_1__DOT__bypass_wdata_lfsr_3 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_1__DOT___bypass_wdata_lfsr_T_14 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_1__DOT__bypass_mask_need_check = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_1__DOT__bypass_mask_bypass_REG = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_1__DOT__bypass_mask_bypass = VL_RAND_RESET_I(4);
    for (int __Vi0 = 0; __Vi0 < 64; ++__Vi0) {
        vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_0[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_0_MPORT_en = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_0_raw_rdata_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_0_raw_rdata_addr_pipe_0 = VL_RAND_RESET_I(6);
    for (int __Vi0 = 0; __Vi0 < 64; ++__Vi0) {
        vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_1[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_1_raw_rdata_en_pipe_0 = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 64; ++__Vi0) {
        vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_2[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_2_raw_rdata_en_pipe_0 = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 64; ++__Vi0) {
        vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_3[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_3_raw_rdata_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_2__DOT__bypass_wdata_lfsr = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_2__DOT___bypass_wdata_lfsr_T_2 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_2__DOT__bypass_wdata_lfsr_1 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_2__DOT___bypass_wdata_lfsr_T_6 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_2__DOT__bypass_wdata_lfsr_2 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_2__DOT___bypass_wdata_lfsr_T_10 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_2__DOT__bypass_wdata_lfsr_3 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_2__DOT___bypass_wdata_lfsr_T_14 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_2__DOT__bypass_mask_need_check = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_2__DOT__bypass_mask_waddr_reg = VL_RAND_RESET_I(6);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_2__DOT__bypass_mask_raddr_reg = VL_RAND_RESET_I(6);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_2__DOT__bypass_mask_bypass_REG = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_2__DOT__bypass_mask_bypass = VL_RAND_RESET_I(4);
    for (int __Vi0 = 0; __Vi0 < 64; ++__Vi0) {
        vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_0[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_0_MPORT_en = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_0_raw_rdata_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_0_raw_rdata_addr_pipe_0 = VL_RAND_RESET_I(6);
    for (int __Vi0 = 0; __Vi0 < 64; ++__Vi0) {
        vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_1[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_1_raw_rdata_en_pipe_0 = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 64; ++__Vi0) {
        vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_2[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_2_raw_rdata_en_pipe_0 = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 64; ++__Vi0) {
        vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_3[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_3_raw_rdata_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_3__DOT__bypass_wdata_lfsr = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_3__DOT___bypass_wdata_lfsr_T_2 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_3__DOT__bypass_wdata_lfsr_1 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_3__DOT___bypass_wdata_lfsr_T_6 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_3__DOT__bypass_wdata_lfsr_2 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_3__DOT___bypass_wdata_lfsr_T_10 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_3__DOT__bypass_wdata_lfsr_3 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_3__DOT___bypass_wdata_lfsr_T_14 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_3__DOT__bypass_mask_need_check = VL_RAND_RESET_I(1);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_3__DOT__bypass_mask_bypass_REG = VL_RAND_RESET_I(4);
    vlSelf->__PVT__dcache__DOT__DataAccessesRRsp_DataAccess_3__DOT__bypass_mask_bypass = VL_RAND_RESET_I(4);
    vlSelf->__PVT__sharedmem__DOT__BankConfArb_io_coreReqArb_isWrite = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__DataCorssBarForWrite_io_DataOut_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__sharedmem__DOT__DataCorssBarForWrite_io_DataOut_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__sharedmem__DOT__DataCorssBarForWrite_io_DataOut_2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__sharedmem__DOT__DataCorssBarForWrite_io_DataOut_3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_io_r_req_valid = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__coreReq_st1_instrId = VL_RAND_RESET_I(2);
    vlSelf->__PVT__sharedmem__DOT__coreReq_st1_isWrite = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__coreReq_st1_setIdx = VL_RAND_RESET_I(7);
    vlSelf->__PVT__sharedmem__DOT__coreReq_st1_data_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__sharedmem__DOT__coreReq_st1_data_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__sharedmem__DOT__coreReq_st1_data_2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__sharedmem__DOT__coreReq_st1_data_3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__sharedmem__DOT__BankConfArb_io_coreReqArb_isWrite_REG = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__coreReqisValidWrite_st1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__coreReqisValidWrite_st1_REG = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__coreReqisValidRead_st1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__coreReqisValidRead_st1_REG = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__coreReqisValidRead_st2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__coreReqisValidWrite_st2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__coreReqInstrId_st2 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__sharedmem__DOT__coreReqActvMask_st2_r_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__coreReqActvMask_st2_r_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__coreReqActvMask_st2_r_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__coreReqActvMask_st2_r_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__coreReqActvMask_st2_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__coreReqActvMask_st2_1 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__coreReqActvMask_st2_2 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__coreReqActvMask_st2_3 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__arbAddrCrsbarOut_st1_0_wordOffset1H = VL_RAND_RESET_I(4);
    vlSelf->__PVT__sharedmem__DOT__arbAddrCrsbarOut_st1_1_wordOffset1H = VL_RAND_RESET_I(4);
    vlSelf->__PVT__sharedmem__DOT__arbAddrCrsbarOut_st1_2_wordOffset1H = VL_RAND_RESET_I(4);
    vlSelf->__PVT__sharedmem__DOT__arbAddrCrsbarOut_st1_3_wordOffset1H = VL_RAND_RESET_I(4);
    vlSelf->__PVT__sharedmem__DOT__arbDataCrsbarSel1H_st1_0 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__sharedmem__DOT__arbDataCrsbarSel1H_st1_1 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__sharedmem__DOT__arbDataCrsbarSel1H_st1_2 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__sharedmem__DOT__arbDataCrsbarSel1H_st1_3 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__sharedmem__DOT__arbDataCrsbarSel1H_st2_0 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__sharedmem__DOT__arbDataCrsbarSel1H_st2_1 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__sharedmem__DOT__arbDataCrsbarSel1H_st2_2 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__sharedmem__DOT__arbDataCrsbarSel1H_st2_3 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__sharedmem__DOT__dataAccess_data_st2_0 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__sharedmem__DOT__dataAccess_data_st2_1 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__sharedmem__DOT__dataAccess_data_st2_2 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__sharedmem__DOT__dataAccess_data_st2_3 = VL_RAND_RESET_I(32);
    vlSelf->__PVT__sharedmem__DOT__io_coreReq_ready_REG = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__BankConfArb__DOT__bankConflict_reg = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__BankConfArb__DOT__conflictReqIsW_reg = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__BankConfArb__DOT__perLaneConflictReq_reg_0_activeMask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__BankConfArb__DOT__perLaneConflictReq_reg_0_bankIdx = VL_RAND_RESET_I(2);
    vlSelf->__PVT__sharedmem__DOT__BankConfArb__DOT__perLaneConflictReq_reg_0_AddrBundle_wordOffset1H = VL_RAND_RESET_I(4);
    vlSelf->__PVT__sharedmem__DOT__BankConfArb__DOT__perLaneConflictReq_reg_1_activeMask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__BankConfArb__DOT__perLaneConflictReq_reg_1_bankIdx = VL_RAND_RESET_I(2);
    vlSelf->__PVT__sharedmem__DOT__BankConfArb__DOT__perLaneConflictReq_reg_1_AddrBundle_wordOffset1H = VL_RAND_RESET_I(4);
    vlSelf->__PVT__sharedmem__DOT__BankConfArb__DOT__perLaneConflictReq_reg_2_activeMask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__BankConfArb__DOT__perLaneConflictReq_reg_2_bankIdx = VL_RAND_RESET_I(2);
    vlSelf->__PVT__sharedmem__DOT__BankConfArb__DOT__perLaneConflictReq_reg_2_AddrBundle_wordOffset1H = VL_RAND_RESET_I(4);
    vlSelf->__PVT__sharedmem__DOT__BankConfArb__DOT__perLaneConflictReq_reg_3_activeMask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__BankConfArb__DOT__perLaneConflictReq_reg_3_bankIdx = VL_RAND_RESET_I(2);
    vlSelf->__PVT__sharedmem__DOT__BankConfArb__DOT__perLaneConflictReq_reg_3_AddrBundle_wordOffset1H = VL_RAND_RESET_I(4);
    vlSelf->__PVT__sharedmem__DOT__BankConfArb__DOT__isWrite = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__BankConfArb__DOT__perLaneConflictReq_0_activeMask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__BankConfArb__DOT__bankIdxMasked_0 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__sharedmem__DOT__BankConfArb__DOT__perLaneConflictReq_1_activeMask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__BankConfArb__DOT__bankIdxMasked_1 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__sharedmem__DOT__BankConfArb__DOT__perLaneConflictReq_2_activeMask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__BankConfArb__DOT__bankIdxMasked_2 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__sharedmem__DOT__BankConfArb__DOT__perLaneConflictReq_3_activeMask = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__BankConfArb__DOT__bankIdxMasked_3 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__sharedmem__DOT__BankConfArb__DOT__bankConflict = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__BankConfArb__DOT___ActiveLaneWhenConflict1H_0_T_4 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__sharedmem__DOT__BankConfArb__DOT___ActiveLaneWhenConflict1H_1_T_4 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__sharedmem__DOT__BankConfArb__DOT___ActiveLaneWhenConflict1H_2_T_4 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__sharedmem__DOT__BankConfArb__DOT___ActiveLaneWhenConflict1H_3_T_4 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__sharedmem__DOT__BankConfArb__DOT___ReserveLaneWhenConflict1H_T_3 = VL_RAND_RESET_I(4);
    vlSelf->__PVT__sharedmem__DOT__BankConfArb__DOT__perLaneConflictReq_0_AddrBundle_wordOffset1H = VL_RAND_RESET_I(4);
    vlSelf->__PVT__sharedmem__DOT__BankConfArb__DOT__perLaneConflictReq_1_AddrBundle_wordOffset1H = VL_RAND_RESET_I(4);
    vlSelf->__PVT__sharedmem__DOT__BankConfArb__DOT__perLaneConflictReq_2_AddrBundle_wordOffset1H = VL_RAND_RESET_I(4);
    vlSelf->__PVT__sharedmem__DOT__BankConfArb__DOT__perLaneConflictReq_3_AddrBundle_wordOffset1H = VL_RAND_RESET_I(4);
    vlSelf->sharedmem__DOT__BankConfArb__DOT____VdfgTmp_haaacc785__0 = 0;
    vlSelf->sharedmem__DOT__BankConfArb__DOT____VdfgTmp_h9f9ef608__0 = 0;
    vlSelf->sharedmem__DOT__BankConfArb__DOT____VdfgTmp_h0d6e25a7__0 = 0;
    vlSelf->sharedmem__DOT__BankConfArb__DOT____VdfgTmp_h0e5e998b__0 = 0;
    vlSelf->sharedmem__DOT__BankConfArb__DOT____VdfgTmp_hdb1eecf5__0 = 0;
    vlSelf->sharedmem__DOT__BankConfArb__DOT____VdfgTmp_hc207b6f6__0 = 0;
    vlSelf->sharedmem__DOT__BankConfArb__DOT____VdfgTmp_hcac8314b__0 = 0;
    vlSelf->sharedmem__DOT__BankConfArb__DOT____VdfgTmp_hc229b8f8__0 = 0;
    vlSelf->sharedmem__DOT__BankConfArb__DOT____VdfgTmp_he0cfadf6__0 = 0;
    vlSelf->sharedmem__DOT__BankConfArb__DOT____VdfgTmp_had647e44__0 = 0;
    vlSelf->sharedmem__DOT__BankConfArb__DOT____VdfgTmp_h95b2e5b3__0 = 0;
    vlSelf->sharedmem__DOT__BankConfArb__DOT____VdfgTmp_h834e0366__0 = 0;
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->__PVT__sharedmem__DOT__coreRsp_Q__DOT__ram_instrId[__Vi0] = VL_RAND_RESET_I(2);
    }
    vlSelf->__PVT__sharedmem__DOT__coreRsp_Q__DOT__ram_instrId_MPORT_en = VL_RAND_RESET_I(1);
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->__PVT__sharedmem__DOT__coreRsp_Q__DOT__ram_data_0[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->__PVT__sharedmem__DOT__coreRsp_Q__DOT__ram_data_1[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->__PVT__sharedmem__DOT__coreRsp_Q__DOT__ram_data_2[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->__PVT__sharedmem__DOT__coreRsp_Q__DOT__ram_data_3[__Vi0] = VL_RAND_RESET_I(32);
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->__PVT__sharedmem__DOT__coreRsp_Q__DOT__ram_activeMask_0[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->__PVT__sharedmem__DOT__coreRsp_Q__DOT__ram_activeMask_1[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->__PVT__sharedmem__DOT__coreRsp_Q__DOT__ram_activeMask_2[__Vi0] = VL_RAND_RESET_I(1);
    }
    for (int __Vi0 = 0; __Vi0 < 4; ++__Vi0) {
        vlSelf->__PVT__sharedmem__DOT__coreRsp_Q__DOT__ram_activeMask_3[__Vi0] = VL_RAND_RESET_I(1);
    }
    vlSelf->__PVT__sharedmem__DOT__coreRsp_Q__DOT__enq_ptr_value = VL_RAND_RESET_I(2);
    vlSelf->__PVT__sharedmem__DOT__coreRsp_Q__DOT__deq_ptr_value = VL_RAND_RESET_I(2);
    vlSelf->__PVT__sharedmem__DOT__coreRsp_Q__DOT__maybe_full = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__coreRsp_Q__DOT__ptr_match = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__coreRsp_Q__DOT__empty = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__coreRsp_Q__DOT__do_deq = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__coreRsp_Q__DOT___value_T_1 = VL_RAND_RESET_I(2);
    vlSelf->__PVT__sharedmem__DOT__coreRsp_Q__DOT___value_T_3 = VL_RAND_RESET_I(2);
    for (int __Vi0 = 0; __Vi0 < 128; ++__Vi0) {
        vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT__array_0[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT__array_0_raw_rdata_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT__array_0_raw_rdata_addr_pipe_0 = VL_RAND_RESET_I(7);
    for (int __Vi0 = 0; __Vi0 < 128; ++__Vi0) {
        vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT__array_1[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT__array_1_raw_rdata_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT__array_1_raw_rdata_addr_pipe_0 = VL_RAND_RESET_I(7);
    for (int __Vi0 = 0; __Vi0 < 128; ++__Vi0) {
        vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT__array_2[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT__array_2_raw_rdata_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT__array_2_raw_rdata_addr_pipe_0 = VL_RAND_RESET_I(7);
    for (int __Vi0 = 0; __Vi0 < 128; ++__Vi0) {
        vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT__array_3[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT__array_3_raw_rdata_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT__array_3_raw_rdata_addr_pipe_0 = VL_RAND_RESET_I(7);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT__bypass_wdata_lfsr = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT___bypass_wdata_lfsr_T_2 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT__bypass_wdata_lfsr_1 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT___bypass_wdata_lfsr_T_6 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT__bypass_wdata_lfsr_2 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT___bypass_wdata_lfsr_T_10 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT__bypass_wdata_lfsr_3 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT___bypass_wdata_lfsr_T_14 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT__bypass_mask_need_check = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT__bypass_mask_waddr_reg = VL_RAND_RESET_I(7);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT__bypass_mask_raddr_reg = VL_RAND_RESET_I(7);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT__bypass_mask_bypass_REG = VL_RAND_RESET_I(4);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT__bypass_mask_bypass = VL_RAND_RESET_I(4);
    for (int __Vi0 = 0; __Vi0 < 128; ++__Vi0) {
        vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_0[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_0_raw_rdata_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_0_raw_rdata_addr_pipe_0 = VL_RAND_RESET_I(7);
    for (int __Vi0 = 0; __Vi0 < 128; ++__Vi0) {
        vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_1[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_1_raw_rdata_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_1_raw_rdata_addr_pipe_0 = VL_RAND_RESET_I(7);
    for (int __Vi0 = 0; __Vi0 < 128; ++__Vi0) {
        vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_2[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_2_raw_rdata_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_2_raw_rdata_addr_pipe_0 = VL_RAND_RESET_I(7);
    for (int __Vi0 = 0; __Vi0 < 128; ++__Vi0) {
        vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_3[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_3_raw_rdata_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_3_raw_rdata_addr_pipe_0 = VL_RAND_RESET_I(7);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT__bypass_wdata_lfsr = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT___bypass_wdata_lfsr_T_2 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT__bypass_wdata_lfsr_1 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT___bypass_wdata_lfsr_T_6 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT__bypass_wdata_lfsr_2 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT___bypass_wdata_lfsr_T_10 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT__bypass_wdata_lfsr_3 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT___bypass_wdata_lfsr_T_14 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT__bypass_mask_need_check = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT__bypass_mask_waddr_reg = VL_RAND_RESET_I(7);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT__bypass_mask_raddr_reg = VL_RAND_RESET_I(7);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT__bypass_mask_bypass_REG = VL_RAND_RESET_I(4);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT__bypass_mask_bypass = VL_RAND_RESET_I(4);
    for (int __Vi0 = 0; __Vi0 < 128; ++__Vi0) {
        vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_0[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_0_raw_rdata_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_0_raw_rdata_addr_pipe_0 = VL_RAND_RESET_I(7);
    for (int __Vi0 = 0; __Vi0 < 128; ++__Vi0) {
        vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_1[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_1_raw_rdata_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_1_raw_rdata_addr_pipe_0 = VL_RAND_RESET_I(7);
    for (int __Vi0 = 0; __Vi0 < 128; ++__Vi0) {
        vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_2[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_2_raw_rdata_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_2_raw_rdata_addr_pipe_0 = VL_RAND_RESET_I(7);
    for (int __Vi0 = 0; __Vi0 < 128; ++__Vi0) {
        vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_3[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_3_raw_rdata_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_3_raw_rdata_addr_pipe_0 = VL_RAND_RESET_I(7);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT__bypass_wdata_lfsr = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT___bypass_wdata_lfsr_T_2 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT__bypass_wdata_lfsr_1 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT___bypass_wdata_lfsr_T_6 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT__bypass_wdata_lfsr_2 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT___bypass_wdata_lfsr_T_10 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT__bypass_wdata_lfsr_3 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT___bypass_wdata_lfsr_T_14 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT__bypass_mask_need_check = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT__bypass_mask_waddr_reg = VL_RAND_RESET_I(7);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT__bypass_mask_raddr_reg = VL_RAND_RESET_I(7);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT__bypass_mask_bypass_REG = VL_RAND_RESET_I(4);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT__bypass_mask_bypass = VL_RAND_RESET_I(4);
    for (int __Vi0 = 0; __Vi0 < 128; ++__Vi0) {
        vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_0[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_0_raw_rdata_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_0_raw_rdata_addr_pipe_0 = VL_RAND_RESET_I(7);
    for (int __Vi0 = 0; __Vi0 < 128; ++__Vi0) {
        vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_1[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_1_raw_rdata_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_1_raw_rdata_addr_pipe_0 = VL_RAND_RESET_I(7);
    for (int __Vi0 = 0; __Vi0 < 128; ++__Vi0) {
        vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_2[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_2_raw_rdata_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_2_raw_rdata_addr_pipe_0 = VL_RAND_RESET_I(7);
    for (int __Vi0 = 0; __Vi0 < 128; ++__Vi0) {
        vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_3[__Vi0] = VL_RAND_RESET_I(8);
    }
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_3_raw_rdata_en_pipe_0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_3_raw_rdata_addr_pipe_0 = VL_RAND_RESET_I(7);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT__bypass_wdata_lfsr = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT___bypass_wdata_lfsr_T_2 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT__bypass_wdata_lfsr_1 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT___bypass_wdata_lfsr_T_6 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT__bypass_wdata_lfsr_2 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT___bypass_wdata_lfsr_T_10 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT__bypass_wdata_lfsr_3 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT___bypass_wdata_lfsr_T_14 = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT__bypass_mask_need_check = VL_RAND_RESET_I(1);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT__bypass_mask_waddr_reg = VL_RAND_RESET_I(7);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT__bypass_mask_raddr_reg = VL_RAND_RESET_I(7);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT__bypass_mask_bypass_REG = VL_RAND_RESET_I(4);
    vlSelf->__PVT__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT__bypass_mask_bypass = VL_RAND_RESET_I(4);
    vlSelf->__VdfgTmp_h451ce5d4__0 = 0;
    vlSelf->__VdfgTmp_hb234e56f__0 = 0;
    vlSelf->__VdfgTmp_h35200ed2__0 = 0;
    vlSelf->__Vdly__value = VL_RAND_RESET_I(4);
    vlSelf->__Vdlyvdim0__pipe__DOT__operand_collector__DOT__FloatRegFileBank__DOT__regs_3__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__operand_collector__DOT__FloatRegFileBank__DOT__regs_3__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__operand_collector__DOT__FloatRegFileBank__DOT__regs_3__v0 = 0;
    vlSelf->__Vdlyvdim0__pipe__DOT__operand_collector__DOT__FloatRegFileBank__DOT__regs_1__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__operand_collector__DOT__FloatRegFileBank__DOT__regs_1__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__operand_collector__DOT__FloatRegFileBank__DOT__regs_1__v0 = 0;
    vlSelf->__Vdlyvdim0__pipe__DOT__operand_collector__DOT__FloatRegFileBank__DOT__regs_0__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__operand_collector__DOT__FloatRegFileBank__DOT__regs_0__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__operand_collector__DOT__FloatRegFileBank__DOT__regs_0__v0 = 0;
    vlSelf->__Vdlyvdim0__pipe__DOT__operand_collector__DOT__FloatRegFileBank__DOT__regs_2__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__operand_collector__DOT__FloatRegFileBank__DOT__regs_2__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__operand_collector__DOT__FloatRegFileBank__DOT__regs_2__v0 = 0;
    vlSelf->__Vdlyvdim0__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_3__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_3__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_3__v0 = 0;
    vlSelf->__Vdlyvdim0__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_1__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_1__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_1__v0 = 0;
    vlSelf->__Vdlyvdim0__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_0__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_0__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_0__v0 = 0;
    vlSelf->__Vdlyvdim0__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_2__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_2__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__operand_collector__DOT__FloatRegFileBank_1__DOT__regs_2__v0 = 0;
    vlSelf->__Vdlyvdim0__pipe__DOT__operand_collector__DOT__FloatRegFileBank_2__DOT__regs_3__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__operand_collector__DOT__FloatRegFileBank_2__DOT__regs_3__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__operand_collector__DOT__FloatRegFileBank_2__DOT__regs_3__v0 = 0;
    vlSelf->__Vdlyvdim0__pipe__DOT__operand_collector__DOT__FloatRegFileBank_2__DOT__regs_1__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__operand_collector__DOT__FloatRegFileBank_2__DOT__regs_1__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__operand_collector__DOT__FloatRegFileBank_2__DOT__regs_1__v0 = 0;
    vlSelf->__Vdlyvdim0__pipe__DOT__operand_collector__DOT__FloatRegFileBank_2__DOT__regs_0__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__operand_collector__DOT__FloatRegFileBank_2__DOT__regs_0__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__operand_collector__DOT__FloatRegFileBank_2__DOT__regs_0__v0 = 0;
    vlSelf->__Vdlyvdim0__pipe__DOT__operand_collector__DOT__FloatRegFileBank_2__DOT__regs_2__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__operand_collector__DOT__FloatRegFileBank_2__DOT__regs_2__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__operand_collector__DOT__FloatRegFileBank_2__DOT__regs_2__v0 = 0;
    vlSelf->__Vdlyvdim0__pipe__DOT__operand_collector__DOT__FloatRegFileBank_3__DOT__regs_3__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__operand_collector__DOT__FloatRegFileBank_3__DOT__regs_3__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__operand_collector__DOT__FloatRegFileBank_3__DOT__regs_3__v0 = 0;
    vlSelf->__Vdlyvdim0__pipe__DOT__operand_collector__DOT__FloatRegFileBank_3__DOT__regs_1__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__operand_collector__DOT__FloatRegFileBank_3__DOT__regs_1__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__operand_collector__DOT__FloatRegFileBank_3__DOT__regs_1__v0 = 0;
    vlSelf->__Vdlyvdim0__pipe__DOT__operand_collector__DOT__FloatRegFileBank_3__DOT__regs_0__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__operand_collector__DOT__FloatRegFileBank_3__DOT__regs_0__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__operand_collector__DOT__FloatRegFileBank_3__DOT__regs_0__v0 = 0;
    vlSelf->__Vdlyvdim0__pipe__DOT__operand_collector__DOT__FloatRegFileBank_3__DOT__regs_2__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__operand_collector__DOT__FloatRegFileBank_3__DOT__regs_2__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__operand_collector__DOT__FloatRegFileBank_3__DOT__regs_2__v0 = 0;
    vlSelf->__Vdlyvdim0__pipe__DOT__operand_collector__DOT__RegFileBank__DOT__regs__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__operand_collector__DOT__RegFileBank__DOT__regs__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__operand_collector__DOT__RegFileBank__DOT__regs__v0 = 0;
    vlSelf->__Vdlyvdim0__pipe__DOT__operand_collector__DOT__RegFileBank_1__DOT__regs__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__operand_collector__DOT__RegFileBank_1__DOT__regs__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__operand_collector__DOT__RegFileBank_1__DOT__regs__v0 = 0;
    vlSelf->__Vdlyvdim0__pipe__DOT__operand_collector__DOT__RegFileBank_2__DOT__regs__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__operand_collector__DOT__RegFileBank_2__DOT__regs__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__operand_collector__DOT__RegFileBank_2__DOT__regs__v0 = 0;
    vlSelf->__Vdlyvdim0__pipe__DOT__operand_collector__DOT__RegFileBank_3__DOT__regs__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__operand_collector__DOT__RegFileBank_3__DOT__regs__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__operand_collector__DOT__RegFileBank_3__DOT__regs__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__alu__DOT__result__DOT__ram_wb_wxd_rd__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__alu__DOT__result__DOT__ram_wb_wxd_rd__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__alu__DOT__result__DOT__ram_spike_info_inst__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__alu__DOT__result__DOT__ram_spike_info_inst__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__alu__DOT__result__DOT__ram_spike_info_pc__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__alu__DOT__result__DOT__ram_spike_info_pc__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__alu__DOT__result__DOT__ram_warp_id__v0 = VL_RAND_RESET_I(2);
    vlSelf->__Vdlyvset__pipe__DOT__alu__DOT__result__DOT__ram_warp_id__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__alu__DOT__result__DOT__ram_reg_idxw__v0 = VL_RAND_RESET_I(5);
    vlSelf->__Vdlyvset__pipe__DOT__alu__DOT__result__DOT__ram_reg_idxw__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__alu__DOT__result__DOT__ram_wxd__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__alu__DOT__result__DOT__ram_wxd__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__alu__DOT__result_br__DOT__ram_wid__v0 = VL_RAND_RESET_I(2);
    vlSelf->__Vdlyvset__pipe__DOT__alu__DOT__result_br__DOT__ram_wid__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__alu__DOT__result_br__DOT__ram_jump__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__alu__DOT__result_br__DOT__ram_jump__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__alu__DOT__result_br__DOT__ram_new_pc__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__alu__DOT__result_br__DOT__ram_new_pc__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__alu__DOT__result_br__DOT__ram_spike_info_pc__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__alu__DOT__result_br__DOT__ram_spike_info_pc__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__alu__DOT__result_br__DOT__ram_spike_info_inst__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__alu__DOT__result_br__DOT__ram_spike_info_inst__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__valu__DOT__result__DOT__ram_wb_wvd_rd_0__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__valu__DOT__result__DOT__ram_wb_wvd_rd_0__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__valu__DOT__result__DOT__ram_wvd_mask_1__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__valu__DOT__result__DOT__ram_wvd_mask_1__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__valu__DOT__result__DOT__ram_wvd_mask_0__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__valu__DOT__result__DOT__ram_wvd_mask_0__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__valu__DOT__result__DOT__ram_wb_wvd_rd_3__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__valu__DOT__result__DOT__ram_wb_wvd_rd_3__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__valu__DOT__result__DOT__ram_wb_wvd_rd_2__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__valu__DOT__result__DOT__ram_wb_wvd_rd_2__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__valu__DOT__result__DOT__ram_wb_wvd_rd_1__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__valu__DOT__result__DOT__ram_wb_wvd_rd_1__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__valu__DOT__result__DOT__ram_wvd_mask_2__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__valu__DOT__result__DOT__ram_wvd_mask_2__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__valu__DOT__result__DOT__ram_wvd_mask_3__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__valu__DOT__result__DOT__ram_wvd_mask_3__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__valu__DOT__result__DOT__ram_wvd__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__valu__DOT__result__DOT__ram_wvd__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__valu__DOT__result__DOT__ram_reg_idxw__v0 = VL_RAND_RESET_I(5);
    vlSelf->__Vdlyvset__pipe__DOT__valu__DOT__result__DOT__ram_reg_idxw__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__valu__DOT__result__DOT__ram_warp_id__v0 = VL_RAND_RESET_I(2);
    vlSelf->__Vdlyvset__pipe__DOT__valu__DOT__result__DOT__ram_warp_id__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__valu__DOT__result__DOT__ram_spike_info_pc__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__valu__DOT__result__DOT__ram_spike_info_pc__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__valu__DOT__result__DOT__ram_spike_info_inst__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__valu__DOT__result__DOT__ram_spike_info_inst__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__valu__DOT__result2simt__DOT__ram_if_mask__v0 = VL_RAND_RESET_I(4);
    vlSelf->__Vdlyvset__pipe__DOT__valu__DOT__result2simt__DOT__ram_if_mask__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__valu__DOT__result2simt__DOT__ram_wid__v0 = VL_RAND_RESET_I(2);
    vlSelf->__Vdlyvset__pipe__DOT__valu__DOT__result2simt__DOT__ram_wid__v0 = 0;
    vlSelf->__Vdly__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__REG = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulPipe__DOT__REG_1 = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__REG = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addPipe__DOT__REG_1 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvval__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulFIFO__DOT__ram_result__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulFIFO__DOT__ram_result__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulFIFO__DOT__ram_ctrl_wxd__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulFIFO__DOT__ram_ctrl_wxd__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulFIFO__DOT__ram_ctrl_wvd__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulFIFO__DOT__ram_ctrl_wvd__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulFIFO__DOT__ram_ctrl_vecMask__v0 = VL_RAND_RESET_I(4);
    vlSelf->__Vdlyvset__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulFIFO__DOT__ram_ctrl_vecMask__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulFIFO__DOT__ram_ctrl_warpID__v0 = VL_RAND_RESET_I(2);
    vlSelf->__Vdlyvset__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulFIFO__DOT__ram_ctrl_warpID__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulFIFO__DOT__ram_ctrl_regIndex__v0 = VL_RAND_RESET_I(5);
    vlSelf->__Vdlyvset__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulFIFO__DOT__ram_ctrl_regIndex__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulFIFO__DOT__ram_ctrl_spike_info_pc__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulFIFO__DOT__ram_ctrl_spike_info_pc__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulFIFO__DOT__ram_ctrl_spike_info_inst__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__mulFIFO__DOT__ram_ctrl_spike_info_inst__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addFIFO__DOT__ram_result__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addFIFO__DOT__ram_result__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addFIFO__DOT__ram_ctrl_wxd__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addFIFO__DOT__ram_ctrl_wxd__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addFIFO__DOT__ram_ctrl_wvd__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addFIFO__DOT__ram_ctrl_wvd__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addFIFO__DOT__ram_ctrl_vecMask__v0 = VL_RAND_RESET_I(4);
    vlSelf->__Vdlyvset__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addFIFO__DOT__ram_ctrl_vecMask__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addFIFO__DOT__ram_ctrl_warpID__v0 = VL_RAND_RESET_I(2);
    vlSelf->__Vdlyvset__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addFIFO__DOT__ram_ctrl_warpID__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addFIFO__DOT__ram_ctrl_regIndex__v0 = VL_RAND_RESET_I(5);
    vlSelf->__Vdlyvset__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addFIFO__DOT__ram_ctrl_regIndex__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addFIFO__DOT__ram_ctrl_spike_info_pc__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addFIFO__DOT__ram_ctrl_spike_info_pc__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addFIFO__DOT__ram_ctrl_spike_info_inst__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FMA__DOT__addFIFO__DOT__ram_ctrl_spike_info_inst__v0 = 0;
    vlSelf->__Vdly__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__REG = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FCMP__DOT__REG_1 = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPMV__DOT__REG = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPMV__DOT__REG_1 = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT__REG = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__FPToInt__DOT__REG_1 = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__REG = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__pipe__DOT__fpu__DOT__fpu__DOT__FPUArray_0__DOT__IntToFP__DOT__REG_1 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_mem__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_mem__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_alu_fn__v0 = VL_RAND_RESET_I(6);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_alu_fn__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_mem_unsigned__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_mem_unsigned__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_isvec__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_isvec__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_reverse__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_reverse__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_csr__v0 = VL_RAND_RESET_I(2);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_csr__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_barrier__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_barrier__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_simt_stack_op__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_simt_stack_op__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_simt_stack__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_simt_stack__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_branch__v0 = VL_RAND_RESET_I(2);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_branch__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_fp__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_fp__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_wid__v0 = VL_RAND_RESET_I(2);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_wid__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_inst__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_inst__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_mask_3__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_mask_3__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_mask_2__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_mask_2__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_in2_1__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_in2_1__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_in2_0__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_in2_0__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_in1_3__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_in1_3__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_in2_2__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_in2_2__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_in1_0__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_in1_0__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_in2_3__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_in2_3__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_in1_1__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_in1_1__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_in3_0__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_in3_0__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_in1_2__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_in1_2__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_in3_1__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_in3_1__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_in3_2__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_in3_2__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_in3_3__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_in3_3__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_mask_0__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_mask_0__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_mask_1__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_mask_1__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_mul__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_mul__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_mem_cmd__v0 = VL_RAND_RESET_I(2);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_mem_cmd__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_mop__v0 = VL_RAND_RESET_I(2);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_mop__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_reg_idx3__v0 = VL_RAND_RESET_I(5);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_reg_idx3__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_reg_idxw__v0 = VL_RAND_RESET_I(5);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_reg_idxw__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_wfd__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_wfd__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_sfu__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_sfu__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_readmask__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_readmask__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_writemask__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_writemask__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_wxd__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_wxd__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_pc__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_pc__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_spike_info_pc__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_spike_info_pc__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_spike_info_inst__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__InputFIFO__DOT__ram_ctrl_spike_info_inst__v0 = 0;
    vlSelf->__Vdly__pipe__DOT__lsu__DOT__AddrCalc__DOT__state = VL_RAND_RESET_I(2);
    vlSelf->__Vdlyvdim0__pipe__DOT__lsu__DOT__Coalscer__DOT__data_0__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__Coalscer__DOT__data_0__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__Coalscer__DOT__data_0__v0 = 0;
    vlSelf->__Vdlyvdim0__pipe__DOT__lsu__DOT__Coalscer__DOT__data_0__v1 = 0;
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__Coalscer__DOT__data_0__v1 = 0;
    vlSelf->__Vdlyvdim0__pipe__DOT__lsu__DOT__Coalscer__DOT__data_0__v2 = 0;
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__Coalscer__DOT__data_0__v2 = 0;
    vlSelf->__Vdlyvdim0__pipe__DOT__lsu__DOT__Coalscer__DOT__data_3__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__Coalscer__DOT__data_3__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__Coalscer__DOT__data_3__v0 = 0;
    vlSelf->__Vdlyvdim0__pipe__DOT__lsu__DOT__Coalscer__DOT__data_3__v1 = 0;
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__Coalscer__DOT__data_3__v1 = 0;
    vlSelf->__Vdlyvdim0__pipe__DOT__lsu__DOT__Coalscer__DOT__data_3__v2 = 0;
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__Coalscer__DOT__data_3__v2 = 0;
    vlSelf->__Vdlyvdim0__pipe__DOT__lsu__DOT__Coalscer__DOT__tag__v0 = 0;
    VL_RAND_RESET_W(96, vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__Coalscer__DOT__tag__v0);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__Coalscer__DOT__tag__v0 = 0;
    vlSelf->__Vdlyvdim0__pipe__DOT__lsu__DOT__Coalscer__DOT__tag__v1 = 0;
    VL_RAND_RESET_W(96, vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__Coalscer__DOT__tag__v1);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__Coalscer__DOT__tag__v1 = 0;
    vlSelf->__Vdlyvdim0__pipe__DOT__lsu__DOT__Coalscer__DOT__data_1__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__Coalscer__DOT__data_1__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__Coalscer__DOT__data_1__v0 = 0;
    vlSelf->__Vdlyvdim0__pipe__DOT__lsu__DOT__Coalscer__DOT__data_1__v1 = 0;
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__Coalscer__DOT__data_1__v1 = 0;
    vlSelf->__Vdlyvdim0__pipe__DOT__lsu__DOT__Coalscer__DOT__data_1__v2 = 0;
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__Coalscer__DOT__data_1__v2 = 0;
    vlSelf->__Vdlyvdim0__pipe__DOT__lsu__DOT__Coalscer__DOT__data_2__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__lsu__DOT__Coalscer__DOT__data_2__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__Coalscer__DOT__data_2__v0 = 0;
    vlSelf->__Vdlyvdim0__pipe__DOT__lsu__DOT__Coalscer__DOT__data_2__v1 = 0;
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__Coalscer__DOT__data_2__v1 = 0;
    vlSelf->__Vdlyvdim0__pipe__DOT__lsu__DOT__Coalscer__DOT__data_2__v2 = 0;
    vlSelf->__Vdlyvset__pipe__DOT__lsu__DOT__Coalscer__DOT__data_2__v2 = 0;
    vlSelf->__Vdly__pipe__DOT__lsu__DOT__ShiftBoard__DOT__taps_1 = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__pipe__DOT__lsu__DOT__ShiftBoard__DOT__taps_3 = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__pipe__DOT__lsu__DOT__ShiftBoard_1__DOT__taps_1 = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__pipe__DOT__lsu__DOT__ShiftBoard_1__DOT__taps_3 = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__pipe__DOT__lsu__DOT__ShiftBoard_2__DOT__taps_1 = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__pipe__DOT__lsu__DOT__ShiftBoard_2__DOT__taps_3 = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__pipe__DOT__lsu__DOT__ShiftBoard_3__DOT__taps_1 = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__pipe__DOT__lsu__DOT__ShiftBoard_3__DOT__taps_3 = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__pipe__DOT__sfu__DOT__state = VL_RAND_RESET_I(2);
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__result_x__DOT__ram_wb_wxd_rd__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__result_x__DOT__ram_wb_wxd_rd__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__result_x__DOT__ram_spike_info_inst__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__result_x__DOT__ram_spike_info_inst__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__result_x__DOT__ram_spike_info_pc__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__result_x__DOT__ram_spike_info_pc__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__result_x__DOT__ram_warp_id__v0 = VL_RAND_RESET_I(2);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__result_x__DOT__ram_warp_id__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__result_x__DOT__ram_reg_idxw__v0 = VL_RAND_RESET_I(5);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__result_x__DOT__ram_reg_idxw__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__result_x__DOT__ram_wxd__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__result_x__DOT__ram_wxd__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__result_v__DOT__ram_wb_wvd_rd_0__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__result_v__DOT__ram_wb_wvd_rd_0__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__result_v__DOT__ram_wvd_mask_1__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__result_v__DOT__ram_wvd_mask_1__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__result_v__DOT__ram_wvd_mask_0__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__result_v__DOT__ram_wvd_mask_0__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__result_v__DOT__ram_wb_wvd_rd_3__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__result_v__DOT__ram_wb_wvd_rd_3__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__result_v__DOT__ram_wb_wvd_rd_2__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__result_v__DOT__ram_wb_wvd_rd_2__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__result_v__DOT__ram_wb_wvd_rd_1__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__result_v__DOT__ram_wb_wvd_rd_1__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__result_v__DOT__ram_wvd_mask_2__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__result_v__DOT__ram_wvd_mask_2__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__result_v__DOT__ram_wvd_mask_3__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__result_v__DOT__ram_wvd_mask_3__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__result_v__DOT__ram_wvd__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__result_v__DOT__ram_wvd__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__result_v__DOT__ram_reg_idxw__v0 = VL_RAND_RESET_I(5);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__result_v__DOT__ram_reg_idxw__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__result_v__DOT__ram_warp_id__v0 = VL_RAND_RESET_I(2);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__result_v__DOT__ram_warp_id__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__result_v__DOT__ram_spike_info_pc__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__result_v__DOT__ram_spike_info_pc__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__result_v__DOT__ram_spike_info_inst__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__result_v__DOT__ram_spike_info_inst__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_ctrl_fp__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_ctrl_fp__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_ctrl_wid__v0 = VL_RAND_RESET_I(2);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_ctrl_wid__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_mask_3__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_mask_3__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_mask_2__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_mask_2__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_mask_1__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_mask_1__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_in1_2__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_in1_2__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_mask_0__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_mask_0__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_in1_1__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_in1_1__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_in2_3__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_in2_3__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_in1_0__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_in1_0__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_in2_2__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_in2_2__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_in1_3__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_in1_3__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_in2_0__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_in2_0__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_in2_1__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_in2_1__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_ctrl_reverse__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_ctrl_reverse__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_ctrl_isvec__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_ctrl_isvec__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_ctrl_alu_fn__v0 = VL_RAND_RESET_I(6);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_ctrl_alu_fn__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_ctrl_reg_idxw__v0 = VL_RAND_RESET_I(5);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_ctrl_reg_idxw__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_ctrl_wfd__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_ctrl_wfd__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_ctrl_wxd__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_ctrl_wxd__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_ctrl_spike_info_pc__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_ctrl_spike_info_pc__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_ctrl_spike_info_inst__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__sfu__DOT__data_buffer__DOT__ram_ctrl_spike_info_inst__v0 = 0;
    vlSelf->__Vdly__pipe__DOT__sfu__DOT__IntDivMod__DOT__state = VL_RAND_RESET_I(3);
    vlSelf->__Vdly__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__state = VL_RAND_RESET_I(3);
    vlSelf->__Vdly__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__state = VL_RAND_RESET_I(2);
    vlSelf->__Vdly__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__conv__DOT__b_111 = VL_RAND_RESET_I(31);
    vlSelf->__Vdly__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__conv__DOT__b_01 = VL_RAND_RESET_I(28);
    vlSelf->__Vdly__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__conv__DOT__b_1100 = VL_RAND_RESET_I(31);
    vlSelf->__Vdly__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__conv__DOT__b_10 = VL_RAND_RESET_I(28);
    vlSelf->__Vdly__pipe__DOT__sfu__DOT__FloatDivSqrt__DOT__fracDivSqrt__DOT__conv__DOT__b_11 = VL_RAND_RESET_I(28);
    vlSelf->__Vdlyvval__pipe__DOT__mul__DOT__result_x__DOT__ram_wb_wxd_rd__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__mul__DOT__result_x__DOT__ram_wb_wxd_rd__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__mul__DOT__result_x__DOT__ram_spike_info_inst__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__mul__DOT__result_x__DOT__ram_spike_info_inst__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__mul__DOT__result_x__DOT__ram_spike_info_pc__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__mul__DOT__result_x__DOT__ram_spike_info_pc__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__mul__DOT__result_x__DOT__ram_warp_id__v0 = VL_RAND_RESET_I(2);
    vlSelf->__Vdlyvset__pipe__DOT__mul__DOT__result_x__DOT__ram_warp_id__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__mul__DOT__result_x__DOT__ram_reg_idxw__v0 = VL_RAND_RESET_I(5);
    vlSelf->__Vdlyvset__pipe__DOT__mul__DOT__result_x__DOT__ram_reg_idxw__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__mul__DOT__result_x__DOT__ram_wxd__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__mul__DOT__result_x__DOT__ram_wxd__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__mul__DOT__result_v__DOT__ram_wb_wvd_rd_0__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__mul__DOT__result_v__DOT__ram_wb_wvd_rd_0__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__mul__DOT__result_v__DOT__ram_wvd_mask_1__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__mul__DOT__result_v__DOT__ram_wvd_mask_1__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__mul__DOT__result_v__DOT__ram_wvd_mask_0__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__mul__DOT__result_v__DOT__ram_wvd_mask_0__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__mul__DOT__result_v__DOT__ram_wb_wvd_rd_3__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__mul__DOT__result_v__DOT__ram_wb_wvd_rd_3__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__mul__DOT__result_v__DOT__ram_wb_wvd_rd_2__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__mul__DOT__result_v__DOT__ram_wb_wvd_rd_2__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__mul__DOT__result_v__DOT__ram_wb_wvd_rd_1__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__mul__DOT__result_v__DOT__ram_wb_wvd_rd_1__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__mul__DOT__result_v__DOT__ram_wvd_mask_2__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__mul__DOT__result_v__DOT__ram_wvd_mask_2__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__mul__DOT__result_v__DOT__ram_wvd_mask_3__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__mul__DOT__result_v__DOT__ram_wvd_mask_3__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__mul__DOT__result_v__DOT__ram_wvd__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__mul__DOT__result_v__DOT__ram_wvd__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__mul__DOT__result_v__DOT__ram_reg_idxw__v0 = VL_RAND_RESET_I(5);
    vlSelf->__Vdlyvset__pipe__DOT__mul__DOT__result_v__DOT__ram_reg_idxw__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__mul__DOT__result_v__DOT__ram_warp_id__v0 = VL_RAND_RESET_I(2);
    vlSelf->__Vdlyvset__pipe__DOT__mul__DOT__result_v__DOT__ram_warp_id__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__mul__DOT__result_v__DOT__ram_spike_info_pc__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__mul__DOT__result_v__DOT__ram_spike_info_pc__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__mul__DOT__result_v__DOT__ram_spike_info_inst__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__mul__DOT__result_v__DOT__ram_spike_info_inst__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_ctrl_mem__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_ctrl_mem__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_ctrl_alu_fn__v0 = VL_RAND_RESET_I(6);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_ctrl_alu_fn__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_ctrl_mem_unsigned__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_ctrl_mem_unsigned__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_ctrl_isvec__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_ctrl_isvec__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_ctrl_reverse__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_ctrl_reverse__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_ctrl_csr__v0 = VL_RAND_RESET_I(2);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_ctrl_csr__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_ctrl_barrier__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_ctrl_barrier__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_ctrl_simt_stack_op__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_ctrl_simt_stack_op__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_ctrl_simt_stack__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_ctrl_simt_stack__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_ctrl_branch__v0 = VL_RAND_RESET_I(2);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_ctrl_branch__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_ctrl_fp__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_ctrl_fp__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_ctrl_wid__v0 = VL_RAND_RESET_I(2);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_ctrl_wid__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_ctrl_inst__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_ctrl_inst__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_mask_3__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_mask_3__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_mask_2__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_mask_2__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_in2_1__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_in2_1__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_in2_0__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_in2_0__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_in1_3__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_in1_3__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_in2_2__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_in2_2__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_in1_0__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_in1_0__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_in2_3__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_in2_3__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_in1_1__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_in1_1__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_in3_0__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_in3_0__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_in1_2__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_in1_2__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_in3_1__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_in3_1__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_in3_2__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_in3_2__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_in3_3__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_in3_3__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_mask_0__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_mask_0__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_mask_1__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_mask_1__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_ctrl_mul__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_ctrl_mul__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_ctrl_mem_cmd__v0 = VL_RAND_RESET_I(2);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_ctrl_mem_cmd__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_ctrl_mop__v0 = VL_RAND_RESET_I(2);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_ctrl_mop__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_ctrl_reg_idx3__v0 = VL_RAND_RESET_I(5);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_ctrl_reg_idx3__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_ctrl_reg_idxw__v0 = VL_RAND_RESET_I(5);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_ctrl_reg_idxw__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_ctrl_wfd__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_ctrl_wfd__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_ctrl_sfu__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_ctrl_sfu__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_ctrl_readmask__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_ctrl_readmask__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_ctrl_writemask__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_ctrl_writemask__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_ctrl_wxd__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_ctrl_wxd__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_ctrl_pc__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_ctrl_pc__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_ctrl_spike_info_pc__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_ctrl_spike_info_pc__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__exe_data__DOT__ram_ctrl_spike_info_inst__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__exe_data__DOT__ram_ctrl_spike_info_inst__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__simt_stack__DOT__branch_ctl_buf__DOT__ram_opcode__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__simt_stack__DOT__branch_ctl_buf__DOT__ram_opcode__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__simt_stack__DOT__branch_ctl_buf__DOT__ram_spike_info_inst__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__simt_stack__DOT__branch_ctl_buf__DOT__ram_spike_info_inst__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__simt_stack__DOT__branch_ctl_buf__DOT__ram_spike_info_pc__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__simt_stack__DOT__branch_ctl_buf__DOT__ram_spike_info_pc__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__simt_stack__DOT__branch_ctl_buf__DOT__ram_mask_init__v0 = VL_RAND_RESET_I(4);
    vlSelf->__Vdlyvset__pipe__DOT__simt_stack__DOT__branch_ctl_buf__DOT__ram_mask_init__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__simt_stack__DOT__branch_ctl_buf__DOT__ram_PC_branch__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__simt_stack__DOT__branch_ctl_buf__DOT__ram_PC_branch__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__simt_stack__DOT__branch_ctl_buf__DOT__ram_wid__v0 = VL_RAND_RESET_I(2);
    vlSelf->__Vdlyvset__pipe__DOT__simt_stack__DOT__branch_ctl_buf__DOT__ram_wid__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__simt_stack__DOT__fetch_ctl_buf__DOT__ram_wid__v0 = VL_RAND_RESET_I(2);
    vlSelf->__Vdlyvset__pipe__DOT__simt_stack__DOT__fetch_ctl_buf__DOT__ram_wid__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__simt_stack__DOT__fetch_ctl_buf__DOT__ram_jump__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__simt_stack__DOT__fetch_ctl_buf__DOT__ram_jump__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__simt_stack__DOT__fetch_ctl_buf__DOT__ram_new_pc__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__simt_stack__DOT__fetch_ctl_buf__DOT__ram_new_pc__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__simt_stack__DOT__fetch_ctl_buf__DOT__ram_spike_info_pc__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__simt_stack__DOT__fetch_ctl_buf__DOT__ram_spike_info_pc__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__simt_stack__DOT__fetch_ctl_buf__DOT__ram_spike_info_inst__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__simt_stack__DOT__fetch_ctl_buf__DOT__ram_spike_info_inst__v0 = 0;
    vlSelf->__Vdlyvdim0__pipe__DOT__simt_stack__DOT__ipdom_stack__DOT__stack_mem__v0 = 0;
    VL_RAND_RESET_W(72, vlSelf->__Vdlyvval__pipe__DOT__simt_stack__DOT__ipdom_stack__DOT__stack_mem__v0);
    vlSelf->__Vdlyvset__pipe__DOT__simt_stack__DOT__ipdom_stack__DOT__stack_mem__v0 = 0;
    vlSelf->__Vdlyvdim0__pipe__DOT__simt_stack__DOT__ipdom_stack_1__DOT__stack_mem__v0 = 0;
    VL_RAND_RESET_W(72, vlSelf->__Vdlyvval__pipe__DOT__simt_stack__DOT__ipdom_stack_1__DOT__stack_mem__v0);
    vlSelf->__Vdlyvset__pipe__DOT__simt_stack__DOT__ipdom_stack_1__DOT__stack_mem__v0 = 0;
    vlSelf->__Vdlyvdim0__pipe__DOT__simt_stack__DOT__ipdom_stack_2__DOT__stack_mem__v0 = 0;
    VL_RAND_RESET_W(72, vlSelf->__Vdlyvval__pipe__DOT__simt_stack__DOT__ipdom_stack_2__DOT__stack_mem__v0);
    vlSelf->__Vdlyvset__pipe__DOT__simt_stack__DOT__ipdom_stack_2__DOT__stack_mem__v0 = 0;
    vlSelf->__Vdlyvdim0__pipe__DOT__simt_stack__DOT__ipdom_stack_3__DOT__stack_mem__v0 = 0;
    VL_RAND_RESET_W(72, vlSelf->__Vdlyvval__pipe__DOT__simt_stack__DOT__ipdom_stack_3__DOT__stack_mem__v0);
    vlSelf->__Vdlyvset__pipe__DOT__simt_stack__DOT__ipdom_stack_3__DOT__stack_mem__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__csrfile__DOT__result__DOT__ram_wb_wxd_rd__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__csrfile__DOT__result__DOT__ram_wb_wxd_rd__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__csrfile__DOT__result__DOT__ram_spike_info_inst__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__csrfile__DOT__result__DOT__ram_spike_info_inst__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__csrfile__DOT__result__DOT__ram_spike_info_pc__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__pipe__DOT__csrfile__DOT__result__DOT__ram_spike_info_pc__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__csrfile__DOT__result__DOT__ram_warp_id__v0 = VL_RAND_RESET_I(2);
    vlSelf->__Vdlyvset__pipe__DOT__csrfile__DOT__result__DOT__ram_warp_id__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__csrfile__DOT__result__DOT__ram_reg_idxw__v0 = VL_RAND_RESET_I(5);
    vlSelf->__Vdlyvset__pipe__DOT__csrfile__DOT__result__DOT__ram_reg_idxw__v0 = 0;
    vlSelf->__Vdlyvval__pipe__DOT__csrfile__DOT__result__DOT__ram_wxd__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__pipe__DOT__csrfile__DOT__result__DOT__ram_wxd__v0 = 0;
    vlSelf->__Vdly__icache__DOT__OrderViolation_st2 = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__icache__DOT__cacheMiss_st3 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvdim0__icache__DOT__dataAccess__DOT__array_1__v0 = 0;
    VL_RAND_RESET_W(128, vlSelf->__Vdlyvval__icache__DOT__dataAccess__DOT__array_1__v0);
    vlSelf->__Vdlyvset__icache__DOT__dataAccess__DOT__array_1__v0 = 0;
    vlSelf->__Vdlyvdim0__icache__DOT__dataAccess__DOT__array_0__v0 = 0;
    VL_RAND_RESET_W(128, vlSelf->__Vdlyvval__icache__DOT__dataAccess__DOT__array_0__v0);
    vlSelf->__Vdlyvset__icache__DOT__dataAccess__DOT__array_0__v0 = 0;
    vlSelf->__Vdly__icache__DOT__memRsp_Q__DOT__enq_ptr_value = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvdim0__icache__DOT__memRsp_Q__DOT__ram_d_data_3__v0 = 0;
    vlSelf->__Vdlyvval__icache__DOT__memRsp_Q__DOT__ram_d_data_3__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__icache__DOT__memRsp_Q__DOT__ram_d_data_3__v0 = 0;
    vlSelf->__Vdlyvdim0__icache__DOT__memRsp_Q__DOT__ram_d_data_2__v0 = 0;
    vlSelf->__Vdlyvval__icache__DOT__memRsp_Q__DOT__ram_d_data_2__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__icache__DOT__memRsp_Q__DOT__ram_d_data_2__v0 = 0;
    vlSelf->__Vdlyvdim0__icache__DOT__memRsp_Q__DOT__ram_d_data_0__v0 = 0;
    vlSelf->__Vdlyvval__icache__DOT__memRsp_Q__DOT__ram_d_data_0__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__icache__DOT__memRsp_Q__DOT__ram_d_data_0__v0 = 0;
    vlSelf->__Vdlyvdim0__icache__DOT__memRsp_Q__DOT__ram_d_addr__v0 = 0;
    vlSelf->__Vdlyvval__icache__DOT__memRsp_Q__DOT__ram_d_addr__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__icache__DOT__memRsp_Q__DOT__ram_d_addr__v0 = 0;
    vlSelf->__Vdlyvdim0__icache__DOT__memRsp_Q__DOT__ram_d_data_1__v0 = 0;
    vlSelf->__Vdlyvval__icache__DOT__memRsp_Q__DOT__ram_d_data_1__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__icache__DOT__memRsp_Q__DOT__ram_d_data_1__v0 = 0;
    vlSelf->__Vdly__icache__DOT__memRsp_Q__DOT__deq_ptr_value = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__dcache__DOT__readMissRspCnter = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__dcache__DOT__cacheHit_st2 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvdim0__dcache__DOT__coreRsp_Q__DOT__ram_data_3__v0 = 0;
    vlSelf->__Vdlyvval__dcache__DOT__coreRsp_Q__DOT__ram_data_3__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__dcache__DOT__coreRsp_Q__DOT__ram_data_3__v0 = 0;
    vlSelf->__Vdlyvdim0__dcache__DOT__coreRsp_Q__DOT__ram_data_2__v0 = 0;
    vlSelf->__Vdlyvval__dcache__DOT__coreRsp_Q__DOT__ram_data_2__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__dcache__DOT__coreRsp_Q__DOT__ram_data_2__v0 = 0;
    vlSelf->__Vdlyvdim0__dcache__DOT__coreRsp_Q__DOT__ram_data_0__v0 = 0;
    vlSelf->__Vdlyvval__dcache__DOT__coreRsp_Q__DOT__ram_data_0__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__dcache__DOT__coreRsp_Q__DOT__ram_data_0__v0 = 0;
    vlSelf->__Vdlyvdim0__dcache__DOT__coreRsp_Q__DOT__ram_activeMask_0__v0 = 0;
    vlSelf->__Vdlyvval__dcache__DOT__coreRsp_Q__DOT__ram_activeMask_0__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__dcache__DOT__coreRsp_Q__DOT__ram_activeMask_0__v0 = 0;
    vlSelf->__Vdlyvdim0__dcache__DOT__coreRsp_Q__DOT__ram_instrId__v0 = 0;
    vlSelf->__Vdlyvval__dcache__DOT__coreRsp_Q__DOT__ram_instrId__v0 = VL_RAND_RESET_I(2);
    vlSelf->__Vdlyvset__dcache__DOT__coreRsp_Q__DOT__ram_instrId__v0 = 0;
    vlSelf->__Vdlyvdim0__dcache__DOT__coreRsp_Q__DOT__ram_data_1__v0 = 0;
    vlSelf->__Vdlyvval__dcache__DOT__coreRsp_Q__DOT__ram_data_1__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__dcache__DOT__coreRsp_Q__DOT__ram_data_1__v0 = 0;
    vlSelf->__Vdlyvdim0__dcache__DOT__coreRsp_Q__DOT__ram_activeMask_1__v0 = 0;
    vlSelf->__Vdlyvval__dcache__DOT__coreRsp_Q__DOT__ram_activeMask_1__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__dcache__DOT__coreRsp_Q__DOT__ram_activeMask_1__v0 = 0;
    vlSelf->__Vdlyvdim0__dcache__DOT__coreRsp_Q__DOT__ram_activeMask_2__v0 = 0;
    vlSelf->__Vdlyvval__dcache__DOT__coreRsp_Q__DOT__ram_activeMask_2__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__dcache__DOT__coreRsp_Q__DOT__ram_activeMask_2__v0 = 0;
    vlSelf->__Vdlyvdim0__dcache__DOT__coreRsp_Q__DOT__ram_activeMask_3__v0 = 0;
    vlSelf->__Vdlyvval__dcache__DOT__coreRsp_Q__DOT__ram_activeMask_3__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__dcache__DOT__coreRsp_Q__DOT__ram_activeMask_3__v0 = 0;
    vlSelf->__Vdly__dcache__DOT__memRsp_Q__DOT__enq_ptr_value = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvdim0__dcache__DOT__memRsp_Q__DOT__ram_d_data_3__v0 = 0;
    vlSelf->__Vdlyvval__dcache__DOT__memRsp_Q__DOT__ram_d_data_3__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__dcache__DOT__memRsp_Q__DOT__ram_d_data_3__v0 = 0;
    vlSelf->__Vdlyvdim0__dcache__DOT__memRsp_Q__DOT__ram_d_data_2__v0 = 0;
    vlSelf->__Vdlyvval__dcache__DOT__memRsp_Q__DOT__ram_d_data_2__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__dcache__DOT__memRsp_Q__DOT__ram_d_data_2__v0 = 0;
    vlSelf->__Vdlyvdim0__dcache__DOT__memRsp_Q__DOT__ram_d_data_0__v0 = 0;
    vlSelf->__Vdlyvval__dcache__DOT__memRsp_Q__DOT__ram_d_data_0__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__dcache__DOT__memRsp_Q__DOT__ram_d_data_0__v0 = 0;
    vlSelf->__Vdlyvdim0__dcache__DOT__memRsp_Q__DOT__ram_d_addr__v0 = 0;
    vlSelf->__Vdlyvval__dcache__DOT__memRsp_Q__DOT__ram_d_addr__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__dcache__DOT__memRsp_Q__DOT__ram_d_addr__v0 = 0;
    vlSelf->__Vdlyvdim0__dcache__DOT__memRsp_Q__DOT__ram_d_data_1__v0 = 0;
    vlSelf->__Vdlyvval__dcache__DOT__memRsp_Q__DOT__ram_d_data_1__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__dcache__DOT__memRsp_Q__DOT__ram_d_data_1__v0 = 0;
    vlSelf->__Vdly__dcache__DOT__memRsp_Q__DOT__deq_ptr_value = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__dcache__DOT__DataAccessesRRsp_DataAccess__DOT__bypass_wdata_lfsr_2 = VL_RAND_RESET_Q(64);
    vlSelf->__Vdlyvdim0__dcache__DOT__DataAccessesRRsp_DataAccess__DOT__array_2__v0 = 0;
    vlSelf->__Vdlyvval__dcache__DOT__DataAccessesRRsp_DataAccess__DOT__array_2__v0 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__dcache__DOT__DataAccessesRRsp_DataAccess__DOT__array_2__v0 = 0;
    vlSelf->__Vdlyvdim0__dcache__DOT__DataAccessesRRsp_DataAccess__DOT__array_0__v0 = 0;
    vlSelf->__Vdlyvval__dcache__DOT__DataAccessesRRsp_DataAccess__DOT__array_0__v0 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__dcache__DOT__DataAccessesRRsp_DataAccess__DOT__array_0__v0 = 0;
    vlSelf->__Vdly__dcache__DOT__DataAccessesRRsp_DataAccess__DOT__bypass_wdata_lfsr_1 = VL_RAND_RESET_Q(64);
    vlSelf->__Vdlyvdim0__dcache__DOT__DataAccessesRRsp_DataAccess__DOT__array_1__v0 = 0;
    vlSelf->__Vdlyvval__dcache__DOT__DataAccessesRRsp_DataAccess__DOT__array_1__v0 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__dcache__DOT__DataAccessesRRsp_DataAccess__DOT__array_1__v0 = 0;
    vlSelf->__Vdly__dcache__DOT__DataAccessesRRsp_DataAccess__DOT__bypass_wdata_lfsr_3 = VL_RAND_RESET_Q(64);
    vlSelf->__Vdlyvdim0__dcache__DOT__DataAccessesRRsp_DataAccess__DOT__array_3__v0 = 0;
    vlSelf->__Vdlyvval__dcache__DOT__DataAccessesRRsp_DataAccess__DOT__array_3__v0 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__dcache__DOT__DataAccessesRRsp_DataAccess__DOT__array_3__v0 = 0;
    vlSelf->__Vdly__dcache__DOT__DataAccessesRRsp_DataAccess_1__DOT__bypass_wdata_lfsr_2 = VL_RAND_RESET_Q(64);
    vlSelf->__Vdlyvdim0__dcache__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_2__v0 = 0;
    vlSelf->__Vdlyvval__dcache__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_2__v0 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__dcache__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_2__v0 = 0;
    vlSelf->__Vdlyvdim0__dcache__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_0__v0 = 0;
    vlSelf->__Vdlyvval__dcache__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_0__v0 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__dcache__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_0__v0 = 0;
    vlSelf->__Vdly__dcache__DOT__DataAccessesRRsp_DataAccess_1__DOT__bypass_wdata_lfsr_1 = VL_RAND_RESET_Q(64);
    vlSelf->__Vdlyvdim0__dcache__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_1__v0 = 0;
    vlSelf->__Vdlyvval__dcache__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_1__v0 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__dcache__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_1__v0 = 0;
    vlSelf->__Vdly__dcache__DOT__DataAccessesRRsp_DataAccess_1__DOT__bypass_wdata_lfsr_3 = VL_RAND_RESET_Q(64);
    vlSelf->__Vdlyvdim0__dcache__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_3__v0 = 0;
    vlSelf->__Vdlyvval__dcache__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_3__v0 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__dcache__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_3__v0 = 0;
    vlSelf->__Vdly__dcache__DOT__DataAccessesRRsp_DataAccess_2__DOT__bypass_wdata_lfsr_2 = VL_RAND_RESET_Q(64);
    vlSelf->__Vdlyvdim0__dcache__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_2__v0 = 0;
    vlSelf->__Vdlyvval__dcache__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_2__v0 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__dcache__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_2__v0 = 0;
    vlSelf->__Vdlyvdim0__dcache__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_0__v0 = 0;
    vlSelf->__Vdlyvval__dcache__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_0__v0 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__dcache__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_0__v0 = 0;
    vlSelf->__Vdly__dcache__DOT__DataAccessesRRsp_DataAccess_2__DOT__bypass_wdata_lfsr_1 = VL_RAND_RESET_Q(64);
    vlSelf->__Vdlyvdim0__dcache__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_1__v0 = 0;
    vlSelf->__Vdlyvval__dcache__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_1__v0 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__dcache__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_1__v0 = 0;
    vlSelf->__Vdly__dcache__DOT__DataAccessesRRsp_DataAccess_2__DOT__bypass_wdata_lfsr_3 = VL_RAND_RESET_Q(64);
    vlSelf->__Vdlyvdim0__dcache__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_3__v0 = 0;
    vlSelf->__Vdlyvval__dcache__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_3__v0 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__dcache__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_3__v0 = 0;
    vlSelf->__Vdly__dcache__DOT__DataAccessesRRsp_DataAccess_3__DOT__bypass_wdata_lfsr_2 = VL_RAND_RESET_Q(64);
    vlSelf->__Vdlyvdim0__dcache__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_2__v0 = 0;
    vlSelf->__Vdlyvval__dcache__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_2__v0 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__dcache__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_2__v0 = 0;
    vlSelf->__Vdlyvdim0__dcache__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_0__v0 = 0;
    vlSelf->__Vdlyvval__dcache__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_0__v0 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__dcache__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_0__v0 = 0;
    vlSelf->__Vdly__dcache__DOT__DataAccessesRRsp_DataAccess_3__DOT__bypass_wdata_lfsr_1 = VL_RAND_RESET_Q(64);
    vlSelf->__Vdlyvdim0__dcache__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_1__v0 = 0;
    vlSelf->__Vdlyvval__dcache__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_1__v0 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__dcache__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_1__v0 = 0;
    vlSelf->__Vdly__dcache__DOT__DataAccessesRRsp_DataAccess_3__DOT__bypass_wdata_lfsr_3 = VL_RAND_RESET_Q(64);
    vlSelf->__Vdlyvdim0__dcache__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_3__v0 = 0;
    vlSelf->__Vdlyvval__dcache__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_3__v0 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__dcache__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_3__v0 = 0;
    vlSelf->__Vdly__sharedmem__DOT__coreReqisValidWrite_st1 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvdim0__sharedmem__DOT__coreRsp_Q__DOT__ram_data_3__v0 = 0;
    vlSelf->__Vdlyvval__sharedmem__DOT__coreRsp_Q__DOT__ram_data_3__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__sharedmem__DOT__coreRsp_Q__DOT__ram_data_3__v0 = 0;
    vlSelf->__Vdlyvdim0__sharedmem__DOT__coreRsp_Q__DOT__ram_data_2__v0 = 0;
    vlSelf->__Vdlyvval__sharedmem__DOT__coreRsp_Q__DOT__ram_data_2__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__sharedmem__DOT__coreRsp_Q__DOT__ram_data_2__v0 = 0;
    vlSelf->__Vdlyvdim0__sharedmem__DOT__coreRsp_Q__DOT__ram_data_0__v0 = 0;
    vlSelf->__Vdlyvval__sharedmem__DOT__coreRsp_Q__DOT__ram_data_0__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__sharedmem__DOT__coreRsp_Q__DOT__ram_data_0__v0 = 0;
    vlSelf->__Vdlyvdim0__sharedmem__DOT__coreRsp_Q__DOT__ram_activeMask_0__v0 = 0;
    vlSelf->__Vdlyvval__sharedmem__DOT__coreRsp_Q__DOT__ram_activeMask_0__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__sharedmem__DOT__coreRsp_Q__DOT__ram_activeMask_0__v0 = 0;
    vlSelf->__Vdlyvdim0__sharedmem__DOT__coreRsp_Q__DOT__ram_instrId__v0 = 0;
    vlSelf->__Vdlyvval__sharedmem__DOT__coreRsp_Q__DOT__ram_instrId__v0 = VL_RAND_RESET_I(2);
    vlSelf->__Vdlyvset__sharedmem__DOT__coreRsp_Q__DOT__ram_instrId__v0 = 0;
    vlSelf->__Vdlyvdim0__sharedmem__DOT__coreRsp_Q__DOT__ram_data_1__v0 = 0;
    vlSelf->__Vdlyvval__sharedmem__DOT__coreRsp_Q__DOT__ram_data_1__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__sharedmem__DOT__coreRsp_Q__DOT__ram_data_1__v0 = 0;
    vlSelf->__Vdlyvdim0__sharedmem__DOT__coreRsp_Q__DOT__ram_activeMask_1__v0 = 0;
    vlSelf->__Vdlyvval__sharedmem__DOT__coreRsp_Q__DOT__ram_activeMask_1__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__sharedmem__DOT__coreRsp_Q__DOT__ram_activeMask_1__v0 = 0;
    vlSelf->__Vdlyvdim0__sharedmem__DOT__coreRsp_Q__DOT__ram_activeMask_2__v0 = 0;
    vlSelf->__Vdlyvval__sharedmem__DOT__coreRsp_Q__DOT__ram_activeMask_2__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__sharedmem__DOT__coreRsp_Q__DOT__ram_activeMask_2__v0 = 0;
    vlSelf->__Vdlyvdim0__sharedmem__DOT__coreRsp_Q__DOT__ram_activeMask_3__v0 = 0;
    vlSelf->__Vdlyvval__sharedmem__DOT__coreRsp_Q__DOT__ram_activeMask_3__v0 = VL_RAND_RESET_I(1);
    vlSelf->__Vdlyvset__sharedmem__DOT__coreRsp_Q__DOT__ram_activeMask_3__v0 = 0;
    vlSelf->__Vdly__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT__bypass_wdata_lfsr = VL_RAND_RESET_Q(64);
    vlSelf->__Vdly__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT__bypass_wdata_lfsr_2 = VL_RAND_RESET_Q(64);
    vlSelf->__Vdlyvdim0__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT__array_2__v0 = 0;
    vlSelf->__Vdlyvval__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT__array_2__v0 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT__array_2__v0 = 0;
    vlSelf->__Vdlyvdim0__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT__array_0__v0 = 0;
    vlSelf->__Vdlyvval__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT__array_0__v0 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT__array_0__v0 = 0;
    vlSelf->__Vdly__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT__bypass_wdata_lfsr_1 = VL_RAND_RESET_Q(64);
    vlSelf->__Vdlyvdim0__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT__array_1__v0 = 0;
    vlSelf->__Vdlyvval__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT__array_1__v0 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT__array_1__v0 = 0;
    vlSelf->__Vdly__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT__bypass_wdata_lfsr_3 = VL_RAND_RESET_Q(64);
    vlSelf->__Vdlyvdim0__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT__array_3__v0 = 0;
    vlSelf->__Vdlyvval__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT__array_3__v0 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__sharedmem__DOT__DataAccessesRRsp_DataAccess__DOT__array_3__v0 = 0;
    vlSelf->__Vdly__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT__bypass_wdata_lfsr = VL_RAND_RESET_Q(64);
    vlSelf->__Vdly__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT__bypass_wdata_lfsr_2 = VL_RAND_RESET_Q(64);
    vlSelf->__Vdlyvdim0__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_2__v0 = 0;
    vlSelf->__Vdlyvval__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_2__v0 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_2__v0 = 0;
    vlSelf->__Vdlyvdim0__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_0__v0 = 0;
    vlSelf->__Vdlyvval__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_0__v0 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_0__v0 = 0;
    vlSelf->__Vdly__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT__bypass_wdata_lfsr_1 = VL_RAND_RESET_Q(64);
    vlSelf->__Vdlyvdim0__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_1__v0 = 0;
    vlSelf->__Vdlyvval__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_1__v0 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_1__v0 = 0;
    vlSelf->__Vdly__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT__bypass_wdata_lfsr_3 = VL_RAND_RESET_Q(64);
    vlSelf->__Vdlyvdim0__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_3__v0 = 0;
    vlSelf->__Vdlyvval__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_3__v0 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__sharedmem__DOT__DataAccessesRRsp_DataAccess_1__DOT__array_3__v0 = 0;
    vlSelf->__Vdly__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT__bypass_wdata_lfsr = VL_RAND_RESET_Q(64);
    vlSelf->__Vdly__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT__bypass_wdata_lfsr_2 = VL_RAND_RESET_Q(64);
    vlSelf->__Vdlyvdim0__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_2__v0 = 0;
    vlSelf->__Vdlyvval__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_2__v0 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_2__v0 = 0;
    vlSelf->__Vdlyvdim0__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_0__v0 = 0;
    vlSelf->__Vdlyvval__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_0__v0 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_0__v0 = 0;
    vlSelf->__Vdly__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT__bypass_wdata_lfsr_1 = VL_RAND_RESET_Q(64);
    vlSelf->__Vdlyvdim0__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_1__v0 = 0;
    vlSelf->__Vdlyvval__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_1__v0 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_1__v0 = 0;
    vlSelf->__Vdly__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT__bypass_wdata_lfsr_3 = VL_RAND_RESET_Q(64);
    vlSelf->__Vdlyvdim0__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_3__v0 = 0;
    vlSelf->__Vdlyvval__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_3__v0 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__sharedmem__DOT__DataAccessesRRsp_DataAccess_2__DOT__array_3__v0 = 0;
    vlSelf->__Vdly__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT__bypass_wdata_lfsr = VL_RAND_RESET_Q(64);
    vlSelf->__Vdly__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT__bypass_wdata_lfsr_2 = VL_RAND_RESET_Q(64);
    vlSelf->__Vdlyvdim0__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_2__v0 = 0;
    vlSelf->__Vdlyvval__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_2__v0 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_2__v0 = 0;
    vlSelf->__Vdlyvdim0__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_0__v0 = 0;
    vlSelf->__Vdlyvval__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_0__v0 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_0__v0 = 0;
    vlSelf->__Vdly__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT__bypass_wdata_lfsr_1 = VL_RAND_RESET_Q(64);
    vlSelf->__Vdlyvdim0__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_1__v0 = 0;
    vlSelf->__Vdlyvval__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_1__v0 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_1__v0 = 0;
    vlSelf->__Vdly__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT__bypass_wdata_lfsr_3 = VL_RAND_RESET_Q(64);
    vlSelf->__Vdlyvdim0__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_3__v0 = 0;
    vlSelf->__Vdlyvval__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_3__v0 = VL_RAND_RESET_I(8);
    vlSelf->__Vdlyvset__sharedmem__DOT__DataAccessesRRsp_DataAccess_3__DOT__array_3__v0 = 0;
}
