// Seed: 1592105518
module module_0 (
    id_1
);
  output wire id_1;
  always @(posedge 1 or posedge 1 - id_2)
    if (id_2 | 1 && id_2) begin : LABEL_0
      id_2 <= id_2;
    end else id_2 <= 1'b0;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input wand id_2
);
  wire id_4;
  wire id_5;
  specify
    (id_6 => id_7) = 0;
    (id_8 => id_9) = 1;
    (id_10 => id_11) = (1  : id_8  : 1, id_5  : 1  : 1);
  endspecify
  module_0 modCall_1 (id_11);
endmodule
