** uart

[Baud Rate generator](http://www.6502.org/users/dieter/uart/uart_3.htm)

[The Asynchronous Serial Interface](http://alanclements.org/serialio.html)


[6800 computer system](http://www.swtpc.com/mholley/Notebook/Notebook_Index.htm)

[DMA 6800](https://etd.ohiolink.edu/rws_etd/document/get/ohiou1182535952/inline)

[uart model](https://www.doulos.com/knowhow/verilog_designers_guide/models/)

** uart fpga
[Design and Implementation of UART Receiver in Verilog HDL and FPGA](http://electrotech99.blogspot.com.ar/2011/05/design-and-implementation-of-uart.html)


[Capturing a UART Design in MyHDL & Testing It in an FPGA](https://www.eetimes.com/author.asp?doc_id=1323837&page_number=2)

[ICEZERO FPGA BOARD FOR RASPPI](https://blackmesalabs.wordpress.com/2017/02/07/icezero-fpga-board-for-rasppi/)

[Static Ram](http://www-inst.eecs.berkeley.edu/~cs150/fa05/Lectures/11-SDRAMx6.pdf)

** fpga serial async comm bit rate

[Asynchronous serial transmitter unit](https://github.com/FPGAwars/FPGA-peripherals/wiki/Asynchronous-serial-transmitter-unit)

[High-Speed Serial AER on FPGA](http://heim.ifi.uio.no/~hafliger/publications/ISCAS2007/serial_aer.pdf)	

[Asynchronous Serial](https://embeddedmicro.com/blogs/tutorials/asynchronous-serial)

[Efficient 8X Oversampling Asynchronous Serial Data Recovery Using IDELAY](https://www.xilinx.com/support/documentation/application_notes/xapp861.pdf)

** verilog examples

[Synthesizable Verilog Code Examples](http://www.ee.bgu.ac.il/~digivlsi/slides/VerilogCodingStyle_3_2.pdf)

[Synthesizable Coding of Verilog](http://www.ee.ncu.edu.tw/~jfli/vlsidi/lecture/Verilog-2012.pdf)

[For Loop - VHDL and Verilog Example](https://www.nandland.com/vhdl/examples/example-for-loop.html)


**iverilog testbench signal generation
[Lattice Testbench Primer](https://people.ece.cornell.edu/land/courses/ece5760/Verilog/LatticeTestbenchPrimer.pdf)

** Linux on FPGA space
[Create Hardware with FPGAs, Linux and Python](https://linux.conf.au/programme/miniconfs/fpga/)

[Digital filter implementation over FPGA platform with LINUX OS](https://ac.els-cdn.com/S187770581201819X/1-s2.0-S187770581201819X-main.pdf?_tid=78911f82-d1c4-412f-9209-1fa67b0c4bb7&acdnat=1527735926_a9a61a494794f850cd72f11662ac9e6e)

[xillybus](http://xillybus.com/tutorials/vivado-hls-c-fpga-howto-1)

[Migen](https://m-labs.hk/migen/index.html)


** MyHdl examples

[HDMI-Source-Sink-Modules](https://github.com/srivatsan-ramesh/HDMI-Source-Sink-Modules)

[Py RTL](http://ucsbarchlab.github.io/PyRTL/)

[Rapid FPGA Design in Python Using MyHDL](http://mirror.thelifeofkenneth.com/lib/electronics_archive/RapidFpgaDesignInPythonUsingMyhdl.pdf)
