module Absolute(A, B, CLK, Datapath, Output);
	input [3:0] A, B;
	input [1:0] Datapath;
	input CLK;
	Output reg [3:0] Output;

always @(posedge CLK) begin
	case(Datapath):
		2'b00: Datapath<=2'b01;
		2'b01: begin 
			if(A>B) begin 
				Datapath<=2'b10;
			else 
				Datapath<=2'b11;
			end
		end 
		2'b10: Output<=(A+(~B)+1), Datapath<=2'b00;
		2'b11: Output<=((~A)+B+1), Datapath<=2'b00;
end	
		