<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F100xE HAL User Manual: PLL SOURCE</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F100xE HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">PLL SOURCE</div>  </div>
<div class="ingroups"><a class="el" href="group__RCC__LL__Exported__Constants.html">RCC Exported Constants</a></div></div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga4197a0ffe2c720dbfbf0df28e333007c">LL_RCC_PLLSOURCE_HSI_DIV_2</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga1016d09eeee6f436b77fc117a9c67ffb">LL_RCC_PLLSOURCE_HSE</a>&#160;&#160;&#160;RCC_CFGR_PLLSRC</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga81d3c6f264537c30a2a2829d553ff92a">LL_RCC_PLLSOURCE_HSE_DIV_1</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV1)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga820c5ac096b5e94ebb5fb7f53a2a440a">LL_RCC_PLLSOURCE_HSE_DIV_2</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV2)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#gaa5b0f597c85b1141174d8e2f96718648">LL_RCC_PLLSOURCE_HSE_DIV_3</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV3)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#gae906a1e2a943098f684646807c296504">LL_RCC_PLLSOURCE_HSE_DIV_4</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV4)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga972632a4f9f6842d3ce69c21ef4c04ea">LL_RCC_PLLSOURCE_HSE_DIV_5</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV5)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga6a9118eda256192b63cfa9da3a663ef4">LL_RCC_PLLSOURCE_HSE_DIV_6</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV6)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga67b4d612ada86b950343c920e75d3297">LL_RCC_PLLSOURCE_HSE_DIV_7</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV7)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#gac5ad84e3d0fae1eca7fb5b0a0c040f36">LL_RCC_PLLSOURCE_HSE_DIV_8</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV8)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#gab5f63819f9df3b4657ce0134055371e2">LL_RCC_PLLSOURCE_HSE_DIV_9</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV9)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#gab8cccd7d7b61e46fc2103bc267079c28">LL_RCC_PLLSOURCE_HSE_DIV_10</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV10)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga0d46669540893a3ecaa6dd0d6d427a0b">LL_RCC_PLLSOURCE_HSE_DIV_11</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV11)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga00ec3c5ac8341d64e89dc36ea73014eb">LL_RCC_PLLSOURCE_HSE_DIV_12</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV12)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#gaae8baac23e25da737401145e0a423fbc">LL_RCC_PLLSOURCE_HSE_DIV_13</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV13)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga913c7129bb5a03b963970bac3eefcb8e">LL_RCC_PLLSOURCE_HSE_DIV_14</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV14)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga3869afd028281989a960407d02a5f9d5">LL_RCC_PLLSOURCE_HSE_DIV_15</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV15)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga226ea173ef5e737b7a28114ec1eae17e">LL_RCC_PLLSOURCE_HSE_DIV_16</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV16)</td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="ga1016d09eeee6f436b77fc117a9c67ffb"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_PLLSOURCE_HSE" ref="ga1016d09eeee6f436b77fc117a9c67ffb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga1016d09eeee6f436b77fc117a9c67ffb">LL_RCC_PLLSOURCE_HSE</a>&#160;&#160;&#160;RCC_CFGR_PLLSRC</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSE/PREDIV1 clock selected as PLL entry clock source </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00404">404</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

<p>Referenced by <a class="el" href="stm32f1xx__ll__rcc_8c_source.html#l00404">RCC_PLL_GetFreqDomain_SYS()</a>.</p>

</div>
</div>
<a class="anchor" id="ga81d3c6f264537c30a2a2829d553ff92a"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_PLLSOURCE_HSE_DIV_1" ref="ga81d3c6f264537c30a2a2829d553ff92a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga81d3c6f264537c30a2a2829d553ff92a">LL_RCC_PLLSOURCE_HSE_DIV_1</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSE/1 clock selected as PLL entry clock source </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00410">410</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab8cccd7d7b61e46fc2103bc267079c28"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_PLLSOURCE_HSE_DIV_10" ref="gab8cccd7d7b61e46fc2103bc267079c28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#gab8cccd7d7b61e46fc2103bc267079c28">LL_RCC_PLLSOURCE_HSE_DIV_10</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV10)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSE/10 clock selected as PLL entry clock source </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00419">419</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0d46669540893a3ecaa6dd0d6d427a0b"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_PLLSOURCE_HSE_DIV_11" ref="ga0d46669540893a3ecaa6dd0d6d427a0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga0d46669540893a3ecaa6dd0d6d427a0b">LL_RCC_PLLSOURCE_HSE_DIV_11</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV11)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSE/11 clock selected as PLL entry clock source </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00420">420</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga00ec3c5ac8341d64e89dc36ea73014eb"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_PLLSOURCE_HSE_DIV_12" ref="ga00ec3c5ac8341d64e89dc36ea73014eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga00ec3c5ac8341d64e89dc36ea73014eb">LL_RCC_PLLSOURCE_HSE_DIV_12</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV12)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSE/12 clock selected as PLL entry clock source </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00421">421</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae8baac23e25da737401145e0a423fbc"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_PLLSOURCE_HSE_DIV_13" ref="gaae8baac23e25da737401145e0a423fbc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#gaae8baac23e25da737401145e0a423fbc">LL_RCC_PLLSOURCE_HSE_DIV_13</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV13)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSE/13 clock selected as PLL entry clock source </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00422">422</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga913c7129bb5a03b963970bac3eefcb8e"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_PLLSOURCE_HSE_DIV_14" ref="ga913c7129bb5a03b963970bac3eefcb8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga913c7129bb5a03b963970bac3eefcb8e">LL_RCC_PLLSOURCE_HSE_DIV_14</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV14)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSE/14 clock selected as PLL entry clock source </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00423">423</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3869afd028281989a960407d02a5f9d5"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_PLLSOURCE_HSE_DIV_15" ref="ga3869afd028281989a960407d02a5f9d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga3869afd028281989a960407d02a5f9d5">LL_RCC_PLLSOURCE_HSE_DIV_15</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV15)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSE/15 clock selected as PLL entry clock source </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00424">424</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga226ea173ef5e737b7a28114ec1eae17e"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_PLLSOURCE_HSE_DIV_16" ref="ga226ea173ef5e737b7a28114ec1eae17e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga226ea173ef5e737b7a28114ec1eae17e">LL_RCC_PLLSOURCE_HSE_DIV_16</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV16)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSE/16 clock selected as PLL entry clock source </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00425">425</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga820c5ac096b5e94ebb5fb7f53a2a440a"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_PLLSOURCE_HSE_DIV_2" ref="ga820c5ac096b5e94ebb5fb7f53a2a440a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga820c5ac096b5e94ebb5fb7f53a2a440a">LL_RCC_PLLSOURCE_HSE_DIV_2</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV2)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSE/2 clock selected as PLL entry clock source </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00411">411</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa5b0f597c85b1141174d8e2f96718648"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_PLLSOURCE_HSE_DIV_3" ref="gaa5b0f597c85b1141174d8e2f96718648" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#gaa5b0f597c85b1141174d8e2f96718648">LL_RCC_PLLSOURCE_HSE_DIV_3</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV3)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSE/3 clock selected as PLL entry clock source </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00412">412</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae906a1e2a943098f684646807c296504"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_PLLSOURCE_HSE_DIV_4" ref="gae906a1e2a943098f684646807c296504" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#gae906a1e2a943098f684646807c296504">LL_RCC_PLLSOURCE_HSE_DIV_4</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV4)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSE/4 clock selected as PLL entry clock source </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00413">413</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga972632a4f9f6842d3ce69c21ef4c04ea"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_PLLSOURCE_HSE_DIV_5" ref="ga972632a4f9f6842d3ce69c21ef4c04ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga972632a4f9f6842d3ce69c21ef4c04ea">LL_RCC_PLLSOURCE_HSE_DIV_5</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV5)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSE/5 clock selected as PLL entry clock source </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00414">414</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a9118eda256192b63cfa9da3a663ef4"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_PLLSOURCE_HSE_DIV_6" ref="ga6a9118eda256192b63cfa9da3a663ef4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga6a9118eda256192b63cfa9da3a663ef4">LL_RCC_PLLSOURCE_HSE_DIV_6</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV6)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSE/6 clock selected as PLL entry clock source </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00415">415</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga67b4d612ada86b950343c920e75d3297"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_PLLSOURCE_HSE_DIV_7" ref="ga67b4d612ada86b950343c920e75d3297" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga67b4d612ada86b950343c920e75d3297">LL_RCC_PLLSOURCE_HSE_DIV_7</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV7)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSE/7 clock selected as PLL entry clock source </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00416">416</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac5ad84e3d0fae1eca7fb5b0a0c040f36"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_PLLSOURCE_HSE_DIV_8" ref="gac5ad84e3d0fae1eca7fb5b0a0c040f36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#gac5ad84e3d0fae1eca7fb5b0a0c040f36">LL_RCC_PLLSOURCE_HSE_DIV_8</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV8)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSE/8 clock selected as PLL entry clock source </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00417">417</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab5f63819f9df3b4657ce0134055371e2"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_PLLSOURCE_HSE_DIV_9" ref="gab5f63819f9df3b4657ce0134055371e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#gab5f63819f9df3b4657ce0134055371e2">LL_RCC_PLLSOURCE_HSE_DIV_9</a>&#160;&#160;&#160;(RCC_CFGR_PLLSRC | RCC_CFGR2_PREDIV1_DIV9)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSE/9 clock selected as PLL entry clock source </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00418">418</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4197a0ffe2c720dbfbf0df28e333007c"></a><!-- doxytag: member="stm32f1xx_ll_rcc.h::LL_RCC_PLLSOURCE_HSI_DIV_2" ref="ga4197a0ffe2c720dbfbf0df28e333007c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group__RCC__LL__EC__PLLSOURCE.html#ga4197a0ffe2c720dbfbf0df28e333007c">LL_RCC_PLLSOURCE_HSI_DIV_2</a>&#160;&#160;&#160;0x00000000U</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>HSI clock divided by 2 selected as PLL entry clock source </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__rcc_8h_source.html#l00403">403</a> of file <a class="el" href="stm32f1xx__ll__rcc_8h_source.html">stm32f1xx_ll_rcc.h</a>.</p>

<p>Referenced by <a class="el" href="stm32f1xx__ll__utils_8c_source.html#l00266">LL_PLL_ConfigSystemClock_HSI()</a>, and <a class="el" href="stm32f1xx__ll__rcc_8c_source.html#l00404">RCC_PLL_GetFreqDomain_SYS()</a>.</p>

</div>
</div>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:53:55 for STM32F100xE HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
