module top
#(parameter param61 = (((^~(~^(&(8'ha9)))) ? ((8'hbb) & (((8'hbd) ? (8'hac) : (8'ha6)) ? (~^(8'hbd)) : (~|(8'hae)))) : ((|((8'hac) ? (8'hbb) : (8'ha5))) >>> (((8'hb6) != (8'ha5)) ^~ ((8'ha2) < (8'hbd))))) - ({(-(|(8'hb4))), (+{(8'hb4), (8'hb0)})} ? (-(!(~|(8'haa)))) : ({(+(8'ha5)), (~|(8'hb8))} ? ({(8'hbb)} ? ((8'hb5) ? (8'hb3) : (8'hbd)) : ((8'hb2) ? (8'haa) : (7'h44))) : ((!(8'ha6)) ? {(8'hb3), (7'h41)} : ((8'h9c) ? (8'h9f) : (8'hb4)))))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h2d3):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'ha):(1'h0)] wire3;
  input wire signed [(4'hf):(1'h0)] wire2;
  input wire signed [(5'h12):(1'h0)] wire1;
  input wire [(5'h15):(1'h0)] wire0;
  wire signed [(5'h11):(1'h0)] wire56;
  wire signed [(5'h15):(1'h0)] wire54;
  wire [(3'h5):(1'h0)] wire53;
  wire signed [(3'h4):(1'h0)] wire52;
  wire signed [(3'h4):(1'h0)] wire26;
  wire [(3'h6):(1'h0)] wire25;
  wire signed [(3'h4):(1'h0)] wire24;
  wire [(4'h8):(1'h0)] wire23;
  wire signed [(5'h11):(1'h0)] wire8;
  wire signed [(5'h12):(1'h0)] wire7;
  wire [(5'h14):(1'h0)] wire6;
  wire signed [(5'h14):(1'h0)] wire5;
  wire [(4'hb):(1'h0)] wire4;
  reg signed [(4'hd):(1'h0)] reg60 = (1'h0);
  reg [(4'h9):(1'h0)] reg59 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg58 = (1'h0);
  reg [(5'h10):(1'h0)] reg57 = (1'h0);
  reg [(3'h5):(1'h0)] reg55 = (1'h0);
  reg [(4'hf):(1'h0)] reg51 = (1'h0);
  reg [(5'h14):(1'h0)] reg50 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg49 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg48 = (1'h0);
  reg [(3'h5):(1'h0)] reg47 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg46 = (1'h0);
  reg [(5'h13):(1'h0)] reg45 = (1'h0);
  reg [(5'h13):(1'h0)] reg44 = (1'h0);
  reg [(5'h11):(1'h0)] reg43 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg42 = (1'h0);
  reg [(4'hd):(1'h0)] reg41 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg40 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg39 = (1'h0);
  reg [(2'h2):(1'h0)] reg38 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg37 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg36 = (1'h0);
  reg [(5'h11):(1'h0)] reg35 = (1'h0);
  reg [(5'h10):(1'h0)] reg34 = (1'h0);
  reg [(3'h4):(1'h0)] reg33 = (1'h0);
  reg [(5'h14):(1'h0)] reg32 = (1'h0);
  reg [(4'h9):(1'h0)] reg31 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg30 = (1'h0);
  reg [(5'h15):(1'h0)] reg29 = (1'h0);
  reg [(4'h9):(1'h0)] reg28 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg27 = (1'h0);
  reg [(5'h11):(1'h0)] reg22 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg21 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg20 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg19 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg18 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg17 = (1'h0);
  reg [(4'h9):(1'h0)] reg16 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg15 = (1'h0);
  reg [(3'h6):(1'h0)] reg14 = (1'h0);
  reg [(5'h15):(1'h0)] reg13 = (1'h0);
  reg [(5'h12):(1'h0)] reg12 = (1'h0);
  reg [(5'h12):(1'h0)] reg11 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg10 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg9 = (1'h0);
  assign y = {wire56,
                 wire54,
                 wire53,
                 wire52,
                 wire26,
                 wire25,
                 wire24,
                 wire23,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 reg60,
                 reg59,
                 reg58,
                 reg57,
                 reg55,
                 reg51,
                 reg50,
                 reg49,
                 reg48,
                 reg47,
                 reg46,
                 reg45,
                 reg44,
                 reg43,
                 reg42,
                 reg41,
                 reg40,
                 reg39,
                 reg38,
                 reg37,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 (1'h0)};
  assign wire4 = (wire2 ^~ wire1);
  assign wire5 = $unsigned(wire0);
  assign wire6 = wire0;
  assign wire7 = $unsigned($unsigned($signed((|(8'hb4)))));
  assign wire8 = wire7[(3'h7):(3'h6)];
  always
    @(posedge clk) begin
      reg9 <= (~|(^~$signed($signed(wire3[(1'h0):(1'h0)]))));
      reg10 <= (((($unsigned(wire0) ?
                  wire1[(1'h0):(1'h0)] : wire3[(2'h3):(2'h2)]) ?
              wire2[(3'h7):(2'h3)] : $signed($signed((8'hab)))) != wire2) ?
          wire6 : ($signed({(~wire7)}) ?
              (wire7[(4'ha):(1'h1)] ?
                  wire3[(2'h2):(1'h0)] : ($unsigned(wire8) < (wire8 - wire6))) : $signed($signed(wire5))));
      reg11 <= $unsigned($unsigned((+(-(^~(8'h9f))))));
      if ((+($unsigned($unsigned((&wire7))) ^ wire8)))
        begin
          reg12 <= wire7[(1'h0):(1'h0)];
          reg13 <= $signed((+reg9[(2'h3):(2'h3)]));
          if (wire7[(1'h1):(1'h0)])
            begin
              reg14 <= wire1;
            end
          else
            begin
              reg14 <= $unsigned($signed($unsigned($unsigned($signed(reg14)))));
              reg15 <= wire6[(3'h5):(2'h3)];
              reg16 <= reg9;
            end
          if ((((wire5 ?
                  ($unsigned(reg12) ?
                      wire2[(4'he):(3'h4)] : (|reg13)) : reg14) ~^ (wire3[(3'h5):(1'h0)] - wire4[(3'h6):(3'h4)])) ?
              reg15[(2'h3):(1'h0)] : ($unsigned($signed(wire0)) || $signed({$signed(reg14)}))))
            begin
              reg17 <= (7'h42);
              reg18 <= (~|$unsigned($unsigned((~&reg9[(3'h4):(2'h3)]))));
              reg19 <= $signed($unsigned(wire5));
              reg20 <= $unsigned(reg13[(5'h14):(4'h8)]);
              reg21 <= wire2[(2'h3):(1'h0)];
            end
          else
            begin
              reg17 <= {reg11[(1'h0):(1'h0)], ($signed(reg17) ? reg20 : wire6)};
            end
          reg22 <= reg17;
        end
      else
        begin
          reg12 <= reg12;
          reg13 <= (reg17 ^~ {{reg18[(4'ha):(3'h6)], wire6},
              reg22[(4'hc):(2'h2)]});
          reg14 <= reg10;
        end
    end
  assign wire23 = $signed($signed($unsigned((|(!wire0)))));
  assign wire24 = (^$signed($signed($signed(reg18))));
  assign wire25 = ((-($unsigned($signed(wire4)) <= reg12[(4'h8):(3'h4)])) >> $unsigned(({(reg10 ?
                              reg14 : wire5),
                          $unsigned(wire6)} ?
                      ((!wire24) - reg21) : $signed((reg22 ?
                          wire23 : reg15)))));
  assign wire26 = (8'h9d);
  always
    @(posedge clk) begin
      reg27 <= (~wire8);
      reg28 <= (+{(reg27[(3'h5):(3'h5)] - $unsigned(wire4[(4'hb):(4'h8)])),
          reg20[(3'h5):(2'h2)]});
      if (($signed(reg28) ?
          (wire2 ?
              $signed(reg14) : wire23[(3'h7):(2'h3)]) : (reg22 < ((~&reg28) ?
              (reg27 ? (wire6 * (8'hbd)) : $unsigned(reg16)) : reg27))))
        begin
          if (wire25)
            begin
              reg29 <= reg10;
              reg30 <= {($unsigned(reg14[(2'h3):(1'h0)]) ~^ ($unsigned((reg18 - reg28)) ?
                      wire2[(2'h2):(1'h0)] : $signed(reg20[(1'h1):(1'h1)])))};
              reg31 <= (&({reg18[(4'hb):(1'h0)], reg13} ?
                  (~^reg20) : $signed(reg19[(4'h9):(3'h4)])));
              reg32 <= (!reg28);
            end
          else
            begin
              reg29 <= (|(+({(reg21 <= reg13)} << {{reg20}})));
              reg30 <= $signed(reg27);
              reg31 <= ((~(($signed(reg9) ^~ (7'h41)) ?
                  ({reg22} < {reg15,
                      wire26}) : ($unsigned((8'hb0)) ^ wire6[(1'h0):(1'h0)]))) == reg21[(2'h2):(2'h2)]);
            end
          reg33 <= (8'ha8);
          reg34 <= $signed(($unsigned(wire3) ?
              ({reg20[(2'h3):(1'h1)]} ?
                  ($signed(wire23) >= (reg10 == reg11)) : ((reg13 ?
                          reg19 : reg15) ?
                      (~|reg21) : (~^(8'hb2)))) : wire8[(4'he):(3'h4)]));
          if (reg33[(1'h1):(1'h0)])
            begin
              reg35 <= $signed(wire0[(5'h12):(4'hf)]);
            end
          else
            begin
              reg35 <= reg10[(1'h1):(1'h1)];
              reg36 <= ((((8'hb0) ?
                  $unsigned((wire26 * (8'h9d))) : ($unsigned(wire0) ?
                      (~|reg27) : $signed(wire4))) < $unsigned(($signed((8'hb2)) ?
                  (reg20 ? reg35 : (8'hbe)) : $unsigned(reg35)))) * (~(8'ha3)));
              reg37 <= (-$signed(wire7[(4'ha):(3'h5)]));
            end
          if ($signed($signed((+(((7'h44) >= reg12) && $unsigned(reg15))))))
            begin
              reg38 <= $unsigned(reg17);
              reg39 <= $unsigned((-reg29[(5'h12):(5'h11)]));
              reg40 <= reg17[(3'h6):(3'h4)];
            end
          else
            begin
              reg38 <= (~|({(^$unsigned(reg9)), (|$unsigned(reg38))} ?
                  (+$signed($signed(reg21))) : $unsigned(reg34[(3'h5):(1'h1)])));
              reg39 <= ($signed(({reg31,
                  (7'h44)} ~^ ({wire7} | wire2))) && reg10[(2'h2):(1'h1)]);
              reg40 <= wire3[(3'h5):(3'h5)];
              reg41 <= {$unsigned((^$signed(reg35[(3'h5):(3'h5)])))};
            end
        end
      else
        begin
          reg29 <= ($signed($signed($unsigned((reg9 >>> reg27)))) ~^ ($signed(reg32[(4'h9):(2'h3)]) << $signed(({(7'h44)} ~^ reg39[(4'h8):(3'h7)]))));
          if (((({wire8} & (8'hab)) ^~ wire8) ?
              ($unsigned(reg36) ?
                  (!$signed(reg19)) : (reg27 ?
                      reg28 : wire5[(4'h9):(2'h2)])) : reg32))
            begin
              reg30 <= {$unsigned(reg15[(2'h3):(2'h2)])};
              reg31 <= $unsigned($signed(wire26));
              reg32 <= {$signed(({reg10, reg39} ?
                      wire23 : ($unsigned(reg34) ~^ (-reg14)))),
                  ({$unsigned((reg22 && reg34)),
                      ($signed(wire25) + wire3)} <<< ((^~(wire0 ~^ (8'hb7))) ?
                      $signed(wire7) : (~&$signed(reg20))))};
              reg33 <= ((reg20 ?
                      (reg13 ^~ {{wire5, reg31}}) : reg18[(3'h6):(3'h5)]) ?
                  {$unsigned(reg9[(3'h6):(1'h0)])} : ((&reg22[(4'h9):(3'h5)]) ?
                      ($unsigned(wire0[(5'h10):(2'h3)]) >= $signed((wire2 && wire7))) : wire25[(1'h0):(1'h0)]));
            end
          else
            begin
              reg30 <= (|{$unsigned(reg10)});
              reg31 <= {(+{$unsigned((wire24 | reg30)), reg39})};
            end
          reg34 <= (~|(^~$signed(reg21)));
          reg35 <= reg39[(3'h6):(1'h1)];
          if ($unsigned(($unsigned($unsigned((wire5 * wire2))) ^ $signed($unsigned((reg22 ?
              reg11 : reg39))))))
            begin
              reg36 <= {$signed((^~((~^reg19) ?
                      (reg27 ? (8'ha9) : reg29) : (8'h9d)))),
                  reg9[(3'h4):(2'h3)]};
            end
          else
            begin
              reg36 <= $signed($unsigned((|(reg36[(3'h4):(1'h1)] ?
                  reg11 : (&reg21)))));
              reg37 <= (reg10 || $unsigned((~$unsigned((reg41 * wire23)))));
            end
        end
      if (reg12[(3'h5):(3'h4)])
        begin
          reg42 <= (!reg22[(4'hb):(4'hb)]);
          reg43 <= (reg36 > $unsigned(wire25));
          reg44 <= {$unsigned(reg41)};
          if (reg36)
            begin
              reg45 <= $unsigned((~&((8'h9d) > (8'hba))));
              reg46 <= (&(({(8'ha6),
                  (~|reg44)} | wire2[(3'h4):(2'h2)]) <= (^~wire8[(4'he):(4'hb)])));
              reg47 <= $signed((wire0 << (reg15 > $signed((~|wire26)))));
              reg48 <= $unsigned({({(wire23 ^~ reg35),
                      $signed((8'haf))} + (~&$signed(reg29))),
                  (~&reg33[(1'h1):(1'h0)])});
              reg49 <= (^$unsigned(wire3));
            end
          else
            begin
              reg45 <= (!reg40[(4'h9):(1'h1)]);
            end
          reg50 <= $signed(((reg32[(4'he):(4'he)] <= $unsigned(reg36)) == (^~{$unsigned(reg29)})));
        end
      else
        begin
          reg42 <= {(+((7'h40) ?
                  (reg39 & (wire3 ^ reg45)) : reg39[(3'h4):(2'h3)]))};
          if ($signed($signed({$unsigned((|wire3)), (^wire23)})))
            begin
              reg43 <= (wire4 ?
                  (&($signed((reg17 ~^ reg49)) ?
                      $signed({reg9}) : ({reg14} ~^ (^reg37)))) : wire23);
            end
          else
            begin
              reg43 <= (~^reg37[(4'hf):(3'h5)]);
            end
          if ($unsigned($signed(wire23)))
            begin
              reg44 <= (8'ha2);
            end
          else
            begin
              reg44 <= $unsigned($signed((($signed((8'ha4)) ^~ $unsigned(reg42)) <= {{reg27,
                      reg36},
                  $signed(reg31)})));
              reg45 <= $unsigned(reg15[(3'h4):(2'h3)]);
            end
          reg46 <= (reg36 ? reg12 : reg31);
        end
      reg51 <= {(reg48[(3'h4):(2'h2)] ? {$signed((!reg45))} : wire4),
          $signed({$unsigned((~reg21)), reg18[(1'h1):(1'h0)]})};
    end
  assign wire52 = $signed(reg49);
  assign wire53 = $signed(reg15);
  assign wire54 = $unsigned($unsigned(wire23[(2'h2):(1'h0)]));
  always
    @(posedge clk) begin
      reg55 <= $signed(reg46);
    end
  assign wire56 = $unsigned((((^~reg18) ?
                          ({reg19} < reg40[(4'ha):(4'h8)]) : {(~|(8'hab)),
                              reg28}) ?
                      wire2[(4'hc):(1'h0)] : wire23[(3'h5):(3'h5)]));
  always
    @(posedge clk) begin
      reg57 <= (~&(+$signed(((wire24 ? (8'ha7) : reg33) ?
          $signed((8'ha0)) : (&reg49)))));
      reg58 <= $signed(reg38);
      reg59 <= ($unsigned($signed({$unsigned(reg15),
          (reg27 ?
              reg28 : reg31)})) ~^ ($unsigned(({reg17} == wire56[(4'hf):(2'h2)])) * ((8'ha5) >>> (!(reg34 >> reg29)))));
      reg60 <= reg43;
    end
endmodule
