$comment
	File created using the following command:
		vcd file MIPS.msim.vcd -direction
$end
$date
	Thu May 06 23:59:06 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module mips_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " countPC [31] $end
$var wire 1 # countPC [30] $end
$var wire 1 $ countPC [29] $end
$var wire 1 % countPC [28] $end
$var wire 1 & countPC [27] $end
$var wire 1 ' countPC [26] $end
$var wire 1 ( countPC [25] $end
$var wire 1 ) countPC [24] $end
$var wire 1 * countPC [23] $end
$var wire 1 + countPC [22] $end
$var wire 1 , countPC [21] $end
$var wire 1 - countPC [20] $end
$var wire 1 . countPC [19] $end
$var wire 1 / countPC [18] $end
$var wire 1 0 countPC [17] $end
$var wire 1 1 countPC [16] $end
$var wire 1 2 countPC [15] $end
$var wire 1 3 countPC [14] $end
$var wire 1 4 countPC [13] $end
$var wire 1 5 countPC [12] $end
$var wire 1 6 countPC [11] $end
$var wire 1 7 countPC [10] $end
$var wire 1 8 countPC [9] $end
$var wire 1 9 countPC [8] $end
$var wire 1 : countPC [7] $end
$var wire 1 ; countPC [6] $end
$var wire 1 < countPC [5] $end
$var wire 1 = countPC [4] $end
$var wire 1 > countPC [3] $end
$var wire 1 ? countPC [2] $end
$var wire 1 @ countPC [1] $end
$var wire 1 A countPC [0] $end
$var wire 1 B dataOUT [31] $end
$var wire 1 C dataOUT [30] $end
$var wire 1 D dataOUT [29] $end
$var wire 1 E dataOUT [28] $end
$var wire 1 F dataOUT [27] $end
$var wire 1 G dataOUT [26] $end
$var wire 1 H dataOUT [25] $end
$var wire 1 I dataOUT [24] $end
$var wire 1 J dataOUT [23] $end
$var wire 1 K dataOUT [22] $end
$var wire 1 L dataOUT [21] $end
$var wire 1 M dataOUT [20] $end
$var wire 1 N dataOUT [19] $end
$var wire 1 O dataOUT [18] $end
$var wire 1 P dataOUT [17] $end
$var wire 1 Q dataOUT [16] $end
$var wire 1 R dataOUT [15] $end
$var wire 1 S dataOUT [14] $end
$var wire 1 T dataOUT [13] $end
$var wire 1 U dataOUT [12] $end
$var wire 1 V dataOUT [11] $end
$var wire 1 W dataOUT [10] $end
$var wire 1 X dataOUT [9] $end
$var wire 1 Y dataOUT [8] $end
$var wire 1 Z dataOUT [7] $end
$var wire 1 [ dataOUT [6] $end
$var wire 1 \ dataOUT [5] $end
$var wire 1 ] dataOUT [4] $end
$var wire 1 ^ dataOUT [3] $end
$var wire 1 _ dataOUT [2] $end
$var wire 1 ` dataOUT [1] $end
$var wire 1 a dataOUT [0] $end

$scope module i1 $end
$var wire 1 b gnd $end
$var wire 1 c vcc $end
$var wire 1 d unknown $end
$var wire 1 e devoe $end
$var wire 1 f devclrn $end
$var wire 1 g devpor $end
$var wire 1 h ww_devoe $end
$var wire 1 i ww_devclrn $end
$var wire 1 j ww_devpor $end
$var wire 1 k ww_clk $end
$var wire 1 l ww_dataOUT [31] $end
$var wire 1 m ww_dataOUT [30] $end
$var wire 1 n ww_dataOUT [29] $end
$var wire 1 o ww_dataOUT [28] $end
$var wire 1 p ww_dataOUT [27] $end
$var wire 1 q ww_dataOUT [26] $end
$var wire 1 r ww_dataOUT [25] $end
$var wire 1 s ww_dataOUT [24] $end
$var wire 1 t ww_dataOUT [23] $end
$var wire 1 u ww_dataOUT [22] $end
$var wire 1 v ww_dataOUT [21] $end
$var wire 1 w ww_dataOUT [20] $end
$var wire 1 x ww_dataOUT [19] $end
$var wire 1 y ww_dataOUT [18] $end
$var wire 1 z ww_dataOUT [17] $end
$var wire 1 { ww_dataOUT [16] $end
$var wire 1 | ww_dataOUT [15] $end
$var wire 1 } ww_dataOUT [14] $end
$var wire 1 ~ ww_dataOUT [13] $end
$var wire 1 !! ww_dataOUT [12] $end
$var wire 1 "! ww_dataOUT [11] $end
$var wire 1 #! ww_dataOUT [10] $end
$var wire 1 $! ww_dataOUT [9] $end
$var wire 1 %! ww_dataOUT [8] $end
$var wire 1 &! ww_dataOUT [7] $end
$var wire 1 '! ww_dataOUT [6] $end
$var wire 1 (! ww_dataOUT [5] $end
$var wire 1 )! ww_dataOUT [4] $end
$var wire 1 *! ww_dataOUT [3] $end
$var wire 1 +! ww_dataOUT [2] $end
$var wire 1 ,! ww_dataOUT [1] $end
$var wire 1 -! ww_dataOUT [0] $end
$var wire 1 .! ww_countPC [31] $end
$var wire 1 /! ww_countPC [30] $end
$var wire 1 0! ww_countPC [29] $end
$var wire 1 1! ww_countPC [28] $end
$var wire 1 2! ww_countPC [27] $end
$var wire 1 3! ww_countPC [26] $end
$var wire 1 4! ww_countPC [25] $end
$var wire 1 5! ww_countPC [24] $end
$var wire 1 6! ww_countPC [23] $end
$var wire 1 7! ww_countPC [22] $end
$var wire 1 8! ww_countPC [21] $end
$var wire 1 9! ww_countPC [20] $end
$var wire 1 :! ww_countPC [19] $end
$var wire 1 ;! ww_countPC [18] $end
$var wire 1 <! ww_countPC [17] $end
$var wire 1 =! ww_countPC [16] $end
$var wire 1 >! ww_countPC [15] $end
$var wire 1 ?! ww_countPC [14] $end
$var wire 1 @! ww_countPC [13] $end
$var wire 1 A! ww_countPC [12] $end
$var wire 1 B! ww_countPC [11] $end
$var wire 1 C! ww_countPC [10] $end
$var wire 1 D! ww_countPC [9] $end
$var wire 1 E! ww_countPC [8] $end
$var wire 1 F! ww_countPC [7] $end
$var wire 1 G! ww_countPC [6] $end
$var wire 1 H! ww_countPC [5] $end
$var wire 1 I! ww_countPC [4] $end
$var wire 1 J! ww_countPC [3] $end
$var wire 1 K! ww_countPC [2] $end
$var wire 1 L! ww_countPC [1] $end
$var wire 1 M! ww_countPC [0] $end
$var wire 1 N! \dataOUT[0]~output_o\ $end
$var wire 1 O! \dataOUT[1]~output_o\ $end
$var wire 1 P! \dataOUT[2]~output_o\ $end
$var wire 1 Q! \dataOUT[3]~output_o\ $end
$var wire 1 R! \dataOUT[4]~output_o\ $end
$var wire 1 S! \dataOUT[5]~output_o\ $end
$var wire 1 T! \dataOUT[6]~output_o\ $end
$var wire 1 U! \dataOUT[7]~output_o\ $end
$var wire 1 V! \dataOUT[8]~output_o\ $end
$var wire 1 W! \dataOUT[9]~output_o\ $end
$var wire 1 X! \dataOUT[10]~output_o\ $end
$var wire 1 Y! \dataOUT[11]~output_o\ $end
$var wire 1 Z! \dataOUT[12]~output_o\ $end
$var wire 1 [! \dataOUT[13]~output_o\ $end
$var wire 1 \! \dataOUT[14]~output_o\ $end
$var wire 1 ]! \dataOUT[15]~output_o\ $end
$var wire 1 ^! \dataOUT[16]~output_o\ $end
$var wire 1 _! \dataOUT[17]~output_o\ $end
$var wire 1 `! \dataOUT[18]~output_o\ $end
$var wire 1 a! \dataOUT[19]~output_o\ $end
$var wire 1 b! \dataOUT[20]~output_o\ $end
$var wire 1 c! \dataOUT[21]~output_o\ $end
$var wire 1 d! \dataOUT[22]~output_o\ $end
$var wire 1 e! \dataOUT[23]~output_o\ $end
$var wire 1 f! \dataOUT[24]~output_o\ $end
$var wire 1 g! \dataOUT[25]~output_o\ $end
$var wire 1 h! \dataOUT[26]~output_o\ $end
$var wire 1 i! \dataOUT[27]~output_o\ $end
$var wire 1 j! \dataOUT[28]~output_o\ $end
$var wire 1 k! \dataOUT[29]~output_o\ $end
$var wire 1 l! \dataOUT[30]~output_o\ $end
$var wire 1 m! \dataOUT[31]~output_o\ $end
$var wire 1 n! \countPC[0]~output_o\ $end
$var wire 1 o! \countPC[1]~output_o\ $end
$var wire 1 p! \countPC[2]~output_o\ $end
$var wire 1 q! \countPC[3]~output_o\ $end
$var wire 1 r! \countPC[4]~output_o\ $end
$var wire 1 s! \countPC[5]~output_o\ $end
$var wire 1 t! \countPC[6]~output_o\ $end
$var wire 1 u! \countPC[7]~output_o\ $end
$var wire 1 v! \countPC[8]~output_o\ $end
$var wire 1 w! \countPC[9]~output_o\ $end
$var wire 1 x! \countPC[10]~output_o\ $end
$var wire 1 y! \countPC[11]~output_o\ $end
$var wire 1 z! \countPC[12]~output_o\ $end
$var wire 1 {! \countPC[13]~output_o\ $end
$var wire 1 |! \countPC[14]~output_o\ $end
$var wire 1 }! \countPC[15]~output_o\ $end
$var wire 1 ~! \countPC[16]~output_o\ $end
$var wire 1 !" \countPC[17]~output_o\ $end
$var wire 1 "" \countPC[18]~output_o\ $end
$var wire 1 #" \countPC[19]~output_o\ $end
$var wire 1 $" \countPC[20]~output_o\ $end
$var wire 1 %" \countPC[21]~output_o\ $end
$var wire 1 &" \countPC[22]~output_o\ $end
$var wire 1 '" \countPC[23]~output_o\ $end
$var wire 1 (" \countPC[24]~output_o\ $end
$var wire 1 )" \countPC[25]~output_o\ $end
$var wire 1 *" \countPC[26]~output_o\ $end
$var wire 1 +" \countPC[27]~output_o\ $end
$var wire 1 ," \countPC[28]~output_o\ $end
$var wire 1 -" \countPC[29]~output_o\ $end
$var wire 1 ." \countPC[30]~output_o\ $end
$var wire 1 /" \countPC[31]~output_o\ $end
$var wire 1 0" \clk~input_o\ $end
$var wire 1 1" \PC|DOUT[0]~0_combout\ $end
$var wire 1 2" \somador|Add0~1_sumout\ $end
$var wire 1 3" \somador|Add0~2\ $end
$var wire 1 4" \somador|Add0~5_sumout\ $end
$var wire 1 5" \somador|Add0~6\ $end
$var wire 1 6" \somador|Add0~9_sumout\ $end
$var wire 1 7" \somador|Add0~10\ $end
$var wire 1 8" \somador|Add0~13_sumout\ $end
$var wire 1 9" \somador|Add0~14\ $end
$var wire 1 :" \somador|Add0~17_sumout\ $end
$var wire 1 ;" \somador|Add0~18\ $end
$var wire 1 <" \somador|Add0~21_sumout\ $end
$var wire 1 =" \somador|Add0~22\ $end
$var wire 1 >" \somador|Add0~25_sumout\ $end
$var wire 1 ?" \rom|memROM~0_combout\ $end
$var wire 1 @" \bRegistradores|registrador~1128_combout\ $end
$var wire 1 A" \rom|memROM~3_combout\ $end
$var wire 1 B" \rom|memROM~4_combout\ $end
$var wire 1 C" \bRegistradores|registrador~1126_combout\ $end
$var wire 1 D" \bRegistradores|registrador~294_q\ $end
$var wire 1 E" \rom|memROM~2_combout\ $end
$var wire 1 F" \bRegistradores|saidaB[0]~0_combout\ $end
$var wire 1 G" \rom|memROM~1_combout\ $end
$var wire 1 H" \bRegistradores|Equal1~0_combout\ $end
$var wire 1 I" \bRegistradores|registrador~38_q\ $end
$var wire 1 J" \rom|memROM~5_combout\ $end
$var wire 1 K" \bRegistradores|registrador~1062_combout\ $end
$var wire 1 L" \bRegistradores|saidaA[0]~0_combout\ $end
$var wire 1 M" \rom|memROM~6_combout\ $end
$var wire 1 N" \ULA|Add0~130_cout\ $end
$var wire 1 O" \ULA|Add0~1_sumout\ $end
$var wire 1 P" \UC|controleULA~0_combout\ $end
$var wire 1 Q" \bRegistradores|registrador~295_q\ $end
$var wire 1 R" \bRegistradores|registrador~39_q\ $end
$var wire 1 S" \bRegistradores|registrador~1063_combout\ $end
$var wire 1 T" \bRegistradores|saidaA[1]~1_combout\ $end
$var wire 1 U" \bRegistradores|registrador~1129_combout\ $end
$var wire 1 V" \bRegistradores|registrador~1125_combout\ $end
$var wire 1 W" \bRegistradores|registrador~103_q\ $end
$var wire 1 X" \bRegistradores|registrador~1130_combout\ $end
$var wire 1 Y" \bRegistradores|registrador~1127_combout\ $end
$var wire 1 Z" \bRegistradores|registrador~359_q\ $end
$var wire 1 [" \bRegistradores|registrador~1064_combout\ $end
$var wire 1 \" \ULA|Add0~2\ $end
$var wire 1 ]" \ULA|Add0~5_sumout\ $end
$var wire 1 ^" \bRegistradores|registrador~1131_combout\ $end
$var wire 1 _" \bRegistradores|registrador~296_q\ $end
$var wire 1 `" \bRegistradores|registrador~40_q\ $end
$var wire 1 a" \bRegistradores|registrador~1065_combout\ $end
$var wire 1 b" \bRegistradores|saidaA[2]~2_combout\ $end
$var wire 1 c" \bRegistradores|registrador~104_q\ $end
$var wire 1 d" \bRegistradores|registrador~360_q\ $end
$var wire 1 e" \bRegistradores|registrador~1066_combout\ $end
$var wire 1 f" \ULA|Add0~6\ $end
$var wire 1 g" \ULA|Add0~9_sumout\ $end
$var wire 1 h" \bRegistradores|registrador~297_q\ $end
$var wire 1 i" \bRegistradores|registrador~41_q\ $end
$var wire 1 j" \bRegistradores|registrador~1067_combout\ $end
$var wire 1 k" \bRegistradores|saidaA[3]~3_combout\ $end
$var wire 1 l" \bRegistradores|registrador~105_q\ $end
$var wire 1 m" \bRegistradores|registrador~361_q\ $end
$var wire 1 n" \bRegistradores|registrador~1068_combout\ $end
$var wire 1 o" \ULA|Add0~10\ $end
$var wire 1 p" \ULA|Add0~13_sumout\ $end
$var wire 1 q" \bRegistradores|registrador~298_q\ $end
$var wire 1 r" \bRegistradores|registrador~42_q\ $end
$var wire 1 s" \bRegistradores|registrador~1069_combout\ $end
$var wire 1 t" \bRegistradores|saidaA[4]~4_combout\ $end
$var wire 1 u" \bRegistradores|registrador~106_q\ $end
$var wire 1 v" \bRegistradores|registrador~362_q\ $end
$var wire 1 w" \bRegistradores|registrador~1070_combout\ $end
$var wire 1 x" \ULA|Add0~14\ $end
$var wire 1 y" \ULA|Add0~17_sumout\ $end
$var wire 1 z" \bRegistradores|registrador~299_q\ $end
$var wire 1 {" \bRegistradores|registrador~43_q\ $end
$var wire 1 |" \bRegistradores|registrador~1071_combout\ $end
$var wire 1 }" \bRegistradores|saidaA[5]~5_combout\ $end
$var wire 1 ~" \bRegistradores|registrador~107_q\ $end
$var wire 1 !# \bRegistradores|registrador~363_q\ $end
$var wire 1 "# \bRegistradores|registrador~1072_combout\ $end
$var wire 1 ## \ULA|Add0~18\ $end
$var wire 1 $# \ULA|Add0~21_sumout\ $end
$var wire 1 %# \bRegistradores|registrador~300_q\ $end
$var wire 1 &# \bRegistradores|registrador~44_q\ $end
$var wire 1 '# \bRegistradores|registrador~1073_combout\ $end
$var wire 1 (# \bRegistradores|saidaA[6]~6_combout\ $end
$var wire 1 )# \bRegistradores|registrador~108_q\ $end
$var wire 1 *# \bRegistradores|registrador~364_q\ $end
$var wire 1 +# \bRegistradores|registrador~1074_combout\ $end
$var wire 1 ,# \ULA|Add0~22\ $end
$var wire 1 -# \ULA|Add0~25_sumout\ $end
$var wire 1 .# \bRegistradores|registrador~301_q\ $end
$var wire 1 /# \bRegistradores|registrador~45_q\ $end
$var wire 1 0# \bRegistradores|registrador~1075_combout\ $end
$var wire 1 1# \bRegistradores|saidaA[7]~7_combout\ $end
$var wire 1 2# \bRegistradores|registrador~109_q\ $end
$var wire 1 3# \bRegistradores|registrador~365_q\ $end
$var wire 1 4# \bRegistradores|registrador~1076_combout\ $end
$var wire 1 5# \ULA|Add0~26\ $end
$var wire 1 6# \ULA|Add0~29_sumout\ $end
$var wire 1 7# \bRegistradores|registrador~302_q\ $end
$var wire 1 8# \bRegistradores|registrador~46_q\ $end
$var wire 1 9# \bRegistradores|registrador~1077_combout\ $end
$var wire 1 :# \bRegistradores|saidaA[8]~8_combout\ $end
$var wire 1 ;# \bRegistradores|registrador~110_q\ $end
$var wire 1 <# \bRegistradores|registrador~366_q\ $end
$var wire 1 =# \bRegistradores|registrador~1078_combout\ $end
$var wire 1 ># \ULA|Add0~30\ $end
$var wire 1 ?# \ULA|Add0~33_sumout\ $end
$var wire 1 @# \bRegistradores|registrador~303_q\ $end
$var wire 1 A# \bRegistradores|registrador~47_q\ $end
$var wire 1 B# \bRegistradores|registrador~1079_combout\ $end
$var wire 1 C# \bRegistradores|saidaA[9]~9_combout\ $end
$var wire 1 D# \bRegistradores|registrador~111_q\ $end
$var wire 1 E# \bRegistradores|registrador~367_q\ $end
$var wire 1 F# \bRegistradores|registrador~1080_combout\ $end
$var wire 1 G# \ULA|Add0~34\ $end
$var wire 1 H# \ULA|Add0~37_sumout\ $end
$var wire 1 I# \bRegistradores|registrador~304_q\ $end
$var wire 1 J# \bRegistradores|registrador~48_q\ $end
$var wire 1 K# \bRegistradores|registrador~1081_combout\ $end
$var wire 1 L# \bRegistradores|saidaA[10]~10_combout\ $end
$var wire 1 M# \bRegistradores|registrador~112_q\ $end
$var wire 1 N# \bRegistradores|registrador~368_q\ $end
$var wire 1 O# \bRegistradores|registrador~1082_combout\ $end
$var wire 1 P# \ULA|Add0~38\ $end
$var wire 1 Q# \ULA|Add0~41_sumout\ $end
$var wire 1 R# \bRegistradores|registrador~305_q\ $end
$var wire 1 S# \bRegistradores|registrador~49_q\ $end
$var wire 1 T# \bRegistradores|registrador~1083_combout\ $end
$var wire 1 U# \bRegistradores|saidaA[11]~11_combout\ $end
$var wire 1 V# \bRegistradores|registrador~113_q\ $end
$var wire 1 W# \bRegistradores|registrador~369_q\ $end
$var wire 1 X# \bRegistradores|registrador~1084_combout\ $end
$var wire 1 Y# \ULA|Add0~42\ $end
$var wire 1 Z# \ULA|Add0~45_sumout\ $end
$var wire 1 [# \bRegistradores|registrador~306_q\ $end
$var wire 1 \# \bRegistradores|registrador~50_q\ $end
$var wire 1 ]# \bRegistradores|registrador~1085_combout\ $end
$var wire 1 ^# \bRegistradores|saidaA[12]~12_combout\ $end
$var wire 1 _# \bRegistradores|registrador~114_q\ $end
$var wire 1 `# \bRegistradores|registrador~370_q\ $end
$var wire 1 a# \bRegistradores|registrador~1086_combout\ $end
$var wire 1 b# \ULA|Add0~46\ $end
$var wire 1 c# \ULA|Add0~49_sumout\ $end
$var wire 1 d# \bRegistradores|registrador~307_q\ $end
$var wire 1 e# \bRegistradores|registrador~51_q\ $end
$var wire 1 f# \bRegistradores|registrador~1087_combout\ $end
$var wire 1 g# \bRegistradores|saidaA[13]~13_combout\ $end
$var wire 1 h# \bRegistradores|registrador~115_q\ $end
$var wire 1 i# \bRegistradores|registrador~371_q\ $end
$var wire 1 j# \bRegistradores|registrador~1088_combout\ $end
$var wire 1 k# \ULA|Add0~50\ $end
$var wire 1 l# \ULA|Add0~53_sumout\ $end
$var wire 1 m# \bRegistradores|registrador~308_q\ $end
$var wire 1 n# \bRegistradores|registrador~52_q\ $end
$var wire 1 o# \bRegistradores|registrador~1089_combout\ $end
$var wire 1 p# \bRegistradores|saidaA[14]~14_combout\ $end
$var wire 1 q# \bRegistradores|registrador~116_q\ $end
$var wire 1 r# \bRegistradores|registrador~372_q\ $end
$var wire 1 s# \bRegistradores|registrador~1090_combout\ $end
$var wire 1 t# \ULA|Add0~54\ $end
$var wire 1 u# \ULA|Add0~57_sumout\ $end
$var wire 1 v# \bRegistradores|registrador~309_q\ $end
$var wire 1 w# \bRegistradores|registrador~53_q\ $end
$var wire 1 x# \bRegistradores|registrador~1091_combout\ $end
$var wire 1 y# \bRegistradores|saidaA[15]~15_combout\ $end
$var wire 1 z# \bRegistradores|registrador~117_q\ $end
$var wire 1 {# \bRegistradores|registrador~373_q\ $end
$var wire 1 |# \bRegistradores|registrador~1092_combout\ $end
$var wire 1 }# \ULA|Add0~58\ $end
$var wire 1 ~# \ULA|Add0~61_sumout\ $end
$var wire 1 !$ \bRegistradores|registrador~310_q\ $end
$var wire 1 "$ \bRegistradores|registrador~54_q\ $end
$var wire 1 #$ \bRegistradores|registrador~1093_combout\ $end
$var wire 1 $$ \bRegistradores|saidaA[16]~16_combout\ $end
$var wire 1 %$ \bRegistradores|registrador~118_q\ $end
$var wire 1 &$ \bRegistradores|registrador~374_q\ $end
$var wire 1 '$ \bRegistradores|registrador~1094_combout\ $end
$var wire 1 ($ \ULA|Add0~62\ $end
$var wire 1 )$ \ULA|Add0~65_sumout\ $end
$var wire 1 *$ \bRegistradores|registrador~311_q\ $end
$var wire 1 +$ \bRegistradores|registrador~55_q\ $end
$var wire 1 ,$ \bRegistradores|registrador~1095_combout\ $end
$var wire 1 -$ \bRegistradores|saidaA[17]~17_combout\ $end
$var wire 1 .$ \bRegistradores|registrador~119_q\ $end
$var wire 1 /$ \bRegistradores|registrador~375_q\ $end
$var wire 1 0$ \bRegistradores|registrador~1096_combout\ $end
$var wire 1 1$ \ULA|Add0~66\ $end
$var wire 1 2$ \ULA|Add0~69_sumout\ $end
$var wire 1 3$ \bRegistradores|registrador~312_q\ $end
$var wire 1 4$ \bRegistradores|registrador~56_q\ $end
$var wire 1 5$ \bRegistradores|registrador~1097_combout\ $end
$var wire 1 6$ \bRegistradores|saidaA[18]~18_combout\ $end
$var wire 1 7$ \bRegistradores|registrador~120_q\ $end
$var wire 1 8$ \bRegistradores|registrador~376_q\ $end
$var wire 1 9$ \bRegistradores|registrador~1098_combout\ $end
$var wire 1 :$ \ULA|Add0~70\ $end
$var wire 1 ;$ \ULA|Add0~73_sumout\ $end
$var wire 1 <$ \bRegistradores|registrador~313_q\ $end
$var wire 1 =$ \bRegistradores|registrador~57_q\ $end
$var wire 1 >$ \bRegistradores|registrador~1099_combout\ $end
$var wire 1 ?$ \bRegistradores|saidaA[19]~19_combout\ $end
$var wire 1 @$ \bRegistradores|registrador~121_q\ $end
$var wire 1 A$ \bRegistradores|registrador~377_q\ $end
$var wire 1 B$ \bRegistradores|registrador~1100_combout\ $end
$var wire 1 C$ \ULA|Add0~74\ $end
$var wire 1 D$ \ULA|Add0~77_sumout\ $end
$var wire 1 E$ \bRegistradores|registrador~314_q\ $end
$var wire 1 F$ \bRegistradores|registrador~58_q\ $end
$var wire 1 G$ \bRegistradores|registrador~1101_combout\ $end
$var wire 1 H$ \bRegistradores|saidaA[20]~20_combout\ $end
$var wire 1 I$ \bRegistradores|registrador~122_q\ $end
$var wire 1 J$ \bRegistradores|registrador~378_q\ $end
$var wire 1 K$ \bRegistradores|registrador~1102_combout\ $end
$var wire 1 L$ \ULA|Add0~78\ $end
$var wire 1 M$ \ULA|Add0~81_sumout\ $end
$var wire 1 N$ \bRegistradores|registrador~315_q\ $end
$var wire 1 O$ \bRegistradores|registrador~59_q\ $end
$var wire 1 P$ \bRegistradores|registrador~1103_combout\ $end
$var wire 1 Q$ \bRegistradores|saidaA[21]~21_combout\ $end
$var wire 1 R$ \bRegistradores|registrador~123_q\ $end
$var wire 1 S$ \bRegistradores|registrador~379_q\ $end
$var wire 1 T$ \bRegistradores|registrador~1104_combout\ $end
$var wire 1 U$ \ULA|Add0~82\ $end
$var wire 1 V$ \ULA|Add0~85_sumout\ $end
$var wire 1 W$ \bRegistradores|registrador~316_q\ $end
$var wire 1 X$ \bRegistradores|registrador~60_q\ $end
$var wire 1 Y$ \bRegistradores|registrador~1105_combout\ $end
$var wire 1 Z$ \bRegistradores|saidaA[22]~22_combout\ $end
$var wire 1 [$ \bRegistradores|registrador~124_q\ $end
$var wire 1 \$ \bRegistradores|registrador~380_q\ $end
$var wire 1 ]$ \bRegistradores|registrador~1106_combout\ $end
$var wire 1 ^$ \ULA|Add0~86\ $end
$var wire 1 _$ \ULA|Add0~89_sumout\ $end
$var wire 1 `$ \bRegistradores|registrador~317_q\ $end
$var wire 1 a$ \bRegistradores|registrador~61_q\ $end
$var wire 1 b$ \bRegistradores|registrador~1107_combout\ $end
$var wire 1 c$ \bRegistradores|saidaA[23]~23_combout\ $end
$var wire 1 d$ \bRegistradores|registrador~125_q\ $end
$var wire 1 e$ \bRegistradores|registrador~381_q\ $end
$var wire 1 f$ \bRegistradores|registrador~1108_combout\ $end
$var wire 1 g$ \ULA|Add0~90\ $end
$var wire 1 h$ \ULA|Add0~93_sumout\ $end
$var wire 1 i$ \bRegistradores|registrador~318_q\ $end
$var wire 1 j$ \bRegistradores|registrador~62_q\ $end
$var wire 1 k$ \bRegistradores|registrador~1109_combout\ $end
$var wire 1 l$ \bRegistradores|saidaA[24]~24_combout\ $end
$var wire 1 m$ \bRegistradores|registrador~126_q\ $end
$var wire 1 n$ \bRegistradores|registrador~382_q\ $end
$var wire 1 o$ \bRegistradores|registrador~1110_combout\ $end
$var wire 1 p$ \ULA|Add0~94\ $end
$var wire 1 q$ \ULA|Add0~97_sumout\ $end
$var wire 1 r$ \bRegistradores|registrador~319_q\ $end
$var wire 1 s$ \bRegistradores|registrador~63_q\ $end
$var wire 1 t$ \bRegistradores|registrador~1111_combout\ $end
$var wire 1 u$ \bRegistradores|saidaA[25]~25_combout\ $end
$var wire 1 v$ \bRegistradores|registrador~127_q\ $end
$var wire 1 w$ \bRegistradores|registrador~383_q\ $end
$var wire 1 x$ \bRegistradores|registrador~1112_combout\ $end
$var wire 1 y$ \ULA|Add0~98\ $end
$var wire 1 z$ \ULA|Add0~101_sumout\ $end
$var wire 1 {$ \bRegistradores|registrador~320_q\ $end
$var wire 1 |$ \bRegistradores|registrador~64_q\ $end
$var wire 1 }$ \bRegistradores|registrador~1113_combout\ $end
$var wire 1 ~$ \bRegistradores|saidaA[26]~26_combout\ $end
$var wire 1 !% \bRegistradores|registrador~128_q\ $end
$var wire 1 "% \bRegistradores|registrador~384_q\ $end
$var wire 1 #% \bRegistradores|registrador~1114_combout\ $end
$var wire 1 $% \ULA|Add0~102\ $end
$var wire 1 %% \ULA|Add0~105_sumout\ $end
$var wire 1 &% \bRegistradores|registrador~321_q\ $end
$var wire 1 '% \bRegistradores|registrador~65_q\ $end
$var wire 1 (% \bRegistradores|registrador~1115_combout\ $end
$var wire 1 )% \bRegistradores|saidaA[27]~27_combout\ $end
$var wire 1 *% \bRegistradores|registrador~129_q\ $end
$var wire 1 +% \bRegistradores|registrador~385_q\ $end
$var wire 1 ,% \bRegistradores|registrador~1116_combout\ $end
$var wire 1 -% \ULA|Add0~106\ $end
$var wire 1 .% \ULA|Add0~109_sumout\ $end
$var wire 1 /% \bRegistradores|registrador~322_q\ $end
$var wire 1 0% \bRegistradores|registrador~66_q\ $end
$var wire 1 1% \bRegistradores|registrador~1117_combout\ $end
$var wire 1 2% \bRegistradores|saidaA[28]~28_combout\ $end
$var wire 1 3% \bRegistradores|registrador~130_q\ $end
$var wire 1 4% \bRegistradores|registrador~386_q\ $end
$var wire 1 5% \bRegistradores|registrador~1118_combout\ $end
$var wire 1 6% \ULA|Add0~110\ $end
$var wire 1 7% \ULA|Add0~113_sumout\ $end
$var wire 1 8% \bRegistradores|registrador~323_q\ $end
$var wire 1 9% \bRegistradores|registrador~67_q\ $end
$var wire 1 :% \bRegistradores|registrador~1119_combout\ $end
$var wire 1 ;% \bRegistradores|saidaA[29]~29_combout\ $end
$var wire 1 <% \bRegistradores|registrador~131_q\ $end
$var wire 1 =% \bRegistradores|registrador~387_q\ $end
$var wire 1 >% \bRegistradores|registrador~1120_combout\ $end
$var wire 1 ?% \ULA|Add0~114\ $end
$var wire 1 @% \ULA|Add0~117_sumout\ $end
$var wire 1 A% \bRegistradores|registrador~324_q\ $end
$var wire 1 B% \bRegistradores|registrador~68_q\ $end
$var wire 1 C% \bRegistradores|registrador~1121_combout\ $end
$var wire 1 D% \bRegistradores|saidaA[30]~30_combout\ $end
$var wire 1 E% \bRegistradores|registrador~132_q\ $end
$var wire 1 F% \bRegistradores|registrador~388_q\ $end
$var wire 1 G% \bRegistradores|registrador~1122_combout\ $end
$var wire 1 H% \ULA|Add0~118\ $end
$var wire 1 I% \ULA|Add0~121_sumout\ $end
$var wire 1 J% \bRegistradores|registrador~325_q\ $end
$var wire 1 K% \bRegistradores|registrador~69_q\ $end
$var wire 1 L% \bRegistradores|registrador~1123_combout\ $end
$var wire 1 M% \bRegistradores|saidaA[31]~31_combout\ $end
$var wire 1 N% \bRegistradores|registrador~133_q\ $end
$var wire 1 O% \bRegistradores|registrador~389_q\ $end
$var wire 1 P% \bRegistradores|registrador~1124_combout\ $end
$var wire 1 Q% \ULA|Add0~122\ $end
$var wire 1 R% \ULA|Add0~125_sumout\ $end
$var wire 1 S% \somador|Add0~26\ $end
$var wire 1 T% \somador|Add0~29_sumout\ $end
$var wire 1 U% \somador|Add0~30\ $end
$var wire 1 V% \somador|Add0~33_sumout\ $end
$var wire 1 W% \somador|Add0~34\ $end
$var wire 1 X% \somador|Add0~37_sumout\ $end
$var wire 1 Y% \somador|Add0~38\ $end
$var wire 1 Z% \somador|Add0~41_sumout\ $end
$var wire 1 [% \somador|Add0~42\ $end
$var wire 1 \% \somador|Add0~45_sumout\ $end
$var wire 1 ]% \somador|Add0~46\ $end
$var wire 1 ^% \somador|Add0~49_sumout\ $end
$var wire 1 _% \somador|Add0~50\ $end
$var wire 1 `% \somador|Add0~53_sumout\ $end
$var wire 1 a% \somador|Add0~54\ $end
$var wire 1 b% \somador|Add0~57_sumout\ $end
$var wire 1 c% \somador|Add0~58\ $end
$var wire 1 d% \somador|Add0~61_sumout\ $end
$var wire 1 e% \somador|Add0~62\ $end
$var wire 1 f% \somador|Add0~65_sumout\ $end
$var wire 1 g% \somador|Add0~66\ $end
$var wire 1 h% \somador|Add0~69_sumout\ $end
$var wire 1 i% \somador|Add0~70\ $end
$var wire 1 j% \somador|Add0~73_sumout\ $end
$var wire 1 k% \somador|Add0~74\ $end
$var wire 1 l% \somador|Add0~77_sumout\ $end
$var wire 1 m% \somador|Add0~78\ $end
$var wire 1 n% \somador|Add0~81_sumout\ $end
$var wire 1 o% \somador|Add0~82\ $end
$var wire 1 p% \somador|Add0~85_sumout\ $end
$var wire 1 q% \somador|Add0~86\ $end
$var wire 1 r% \somador|Add0~89_sumout\ $end
$var wire 1 s% \somador|Add0~90\ $end
$var wire 1 t% \somador|Add0~93_sumout\ $end
$var wire 1 u% \somador|Add0~94\ $end
$var wire 1 v% \somador|Add0~97_sumout\ $end
$var wire 1 w% \somador|Add0~98\ $end
$var wire 1 x% \somador|Add0~101_sumout\ $end
$var wire 1 y% \somador|Add0~102\ $end
$var wire 1 z% \somador|Add0~105_sumout\ $end
$var wire 1 {% \somador|Add0~106\ $end
$var wire 1 |% \somador|Add0~109_sumout\ $end
$var wire 1 }% \somador|Add0~110\ $end
$var wire 1 ~% \somador|Add0~113_sumout\ $end
$var wire 1 !& \somador|Add0~114\ $end
$var wire 1 "& \somador|Add0~117_sumout\ $end
$var wire 1 #& \somador|Add0~118\ $end
$var wire 1 $& \somador|Add0~121_sumout\ $end
$var wire 1 %& \PC|DOUT\ [31] $end
$var wire 1 && \PC|DOUT\ [30] $end
$var wire 1 '& \PC|DOUT\ [29] $end
$var wire 1 (& \PC|DOUT\ [28] $end
$var wire 1 )& \PC|DOUT\ [27] $end
$var wire 1 *& \PC|DOUT\ [26] $end
$var wire 1 +& \PC|DOUT\ [25] $end
$var wire 1 ,& \PC|DOUT\ [24] $end
$var wire 1 -& \PC|DOUT\ [23] $end
$var wire 1 .& \PC|DOUT\ [22] $end
$var wire 1 /& \PC|DOUT\ [21] $end
$var wire 1 0& \PC|DOUT\ [20] $end
$var wire 1 1& \PC|DOUT\ [19] $end
$var wire 1 2& \PC|DOUT\ [18] $end
$var wire 1 3& \PC|DOUT\ [17] $end
$var wire 1 4& \PC|DOUT\ [16] $end
$var wire 1 5& \PC|DOUT\ [15] $end
$var wire 1 6& \PC|DOUT\ [14] $end
$var wire 1 7& \PC|DOUT\ [13] $end
$var wire 1 8& \PC|DOUT\ [12] $end
$var wire 1 9& \PC|DOUT\ [11] $end
$var wire 1 :& \PC|DOUT\ [10] $end
$var wire 1 ;& \PC|DOUT\ [9] $end
$var wire 1 <& \PC|DOUT\ [8] $end
$var wire 1 =& \PC|DOUT\ [7] $end
$var wire 1 >& \PC|DOUT\ [6] $end
$var wire 1 ?& \PC|DOUT\ [5] $end
$var wire 1 @& \PC|DOUT\ [4] $end
$var wire 1 A& \PC|DOUT\ [3] $end
$var wire 1 B& \PC|DOUT\ [2] $end
$var wire 1 C& \PC|DOUT\ [1] $end
$var wire 1 D& \PC|DOUT\ [0] $end
$var wire 1 E& \ULA|ALT_INV_Add0~9_sumout\ $end
$var wire 1 F& \ULA|ALT_INV_Add0~5_sumout\ $end
$var wire 1 G& \ULA|ALT_INV_Add0~1_sumout\ $end
$var wire 1 H& \bRegistradores|ALT_INV_registrador~69_q\ $end
$var wire 1 I& \bRegistradores|ALT_INV_registrador~68_q\ $end
$var wire 1 J& \bRegistradores|ALT_INV_registrador~67_q\ $end
$var wire 1 K& \bRegistradores|ALT_INV_registrador~66_q\ $end
$var wire 1 L& \bRegistradores|ALT_INV_registrador~65_q\ $end
$var wire 1 M& \bRegistradores|ALT_INV_registrador~64_q\ $end
$var wire 1 N& \bRegistradores|ALT_INV_registrador~63_q\ $end
$var wire 1 O& \bRegistradores|ALT_INV_registrador~62_q\ $end
$var wire 1 P& \bRegistradores|ALT_INV_registrador~61_q\ $end
$var wire 1 Q& \bRegistradores|ALT_INV_registrador~60_q\ $end
$var wire 1 R& \bRegistradores|ALT_INV_registrador~59_q\ $end
$var wire 1 S& \bRegistradores|ALT_INV_registrador~58_q\ $end
$var wire 1 T& \bRegistradores|ALT_INV_registrador~57_q\ $end
$var wire 1 U& \bRegistradores|ALT_INV_registrador~56_q\ $end
$var wire 1 V& \bRegistradores|ALT_INV_registrador~55_q\ $end
$var wire 1 W& \bRegistradores|ALT_INV_registrador~54_q\ $end
$var wire 1 X& \bRegistradores|ALT_INV_registrador~53_q\ $end
$var wire 1 Y& \bRegistradores|ALT_INV_registrador~52_q\ $end
$var wire 1 Z& \bRegistradores|ALT_INV_registrador~51_q\ $end
$var wire 1 [& \bRegistradores|ALT_INV_registrador~50_q\ $end
$var wire 1 \& \bRegistradores|ALT_INV_registrador~49_q\ $end
$var wire 1 ]& \bRegistradores|ALT_INV_registrador~48_q\ $end
$var wire 1 ^& \bRegistradores|ALT_INV_registrador~47_q\ $end
$var wire 1 _& \bRegistradores|ALT_INV_registrador~46_q\ $end
$var wire 1 `& \bRegistradores|ALT_INV_registrador~45_q\ $end
$var wire 1 a& \bRegistradores|ALT_INV_registrador~44_q\ $end
$var wire 1 b& \bRegistradores|ALT_INV_registrador~43_q\ $end
$var wire 1 c& \bRegistradores|ALT_INV_registrador~42_q\ $end
$var wire 1 d& \bRegistradores|ALT_INV_registrador~41_q\ $end
$var wire 1 e& \bRegistradores|ALT_INV_registrador~40_q\ $end
$var wire 1 f& \bRegistradores|ALT_INV_registrador~39_q\ $end
$var wire 1 g& \bRegistradores|ALT_INV_registrador~38_q\ $end
$var wire 1 h& \bRegistradores|ALT_INV_saidaA[12]~12_combout\ $end
$var wire 1 i& \bRegistradores|ALT_INV_registrador~1085_combout\ $end
$var wire 1 j& \bRegistradores|ALT_INV_registrador~306_q\ $end
$var wire 1 k& \bRegistradores|ALT_INV_registrador~1084_combout\ $end
$var wire 1 l& \bRegistradores|ALT_INV_registrador~369_q\ $end
$var wire 1 m& \bRegistradores|ALT_INV_registrador~113_q\ $end
$var wire 1 n& \bRegistradores|ALT_INV_saidaA[11]~11_combout\ $end
$var wire 1 o& \bRegistradores|ALT_INV_registrador~1083_combout\ $end
$var wire 1 p& \bRegistradores|ALT_INV_registrador~305_q\ $end
$var wire 1 q& \bRegistradores|ALT_INV_registrador~1082_combout\ $end
$var wire 1 r& \bRegistradores|ALT_INV_registrador~368_q\ $end
$var wire 1 s& \bRegistradores|ALT_INV_registrador~112_q\ $end
$var wire 1 t& \bRegistradores|ALT_INV_saidaA[10]~10_combout\ $end
$var wire 1 u& \bRegistradores|ALT_INV_registrador~1081_combout\ $end
$var wire 1 v& \bRegistradores|ALT_INV_registrador~304_q\ $end
$var wire 1 w& \bRegistradores|ALT_INV_registrador~1080_combout\ $end
$var wire 1 x& \bRegistradores|ALT_INV_registrador~367_q\ $end
$var wire 1 y& \bRegistradores|ALT_INV_registrador~111_q\ $end
$var wire 1 z& \bRegistradores|ALT_INV_saidaA[9]~9_combout\ $end
$var wire 1 {& \bRegistradores|ALT_INV_registrador~1079_combout\ $end
$var wire 1 |& \bRegistradores|ALT_INV_registrador~303_q\ $end
$var wire 1 }& \bRegistradores|ALT_INV_registrador~1078_combout\ $end
$var wire 1 ~& \bRegistradores|ALT_INV_registrador~366_q\ $end
$var wire 1 !' \bRegistradores|ALT_INV_registrador~110_q\ $end
$var wire 1 "' \bRegistradores|ALT_INV_saidaA[8]~8_combout\ $end
$var wire 1 #' \bRegistradores|ALT_INV_registrador~1077_combout\ $end
$var wire 1 $' \bRegistradores|ALT_INV_registrador~302_q\ $end
$var wire 1 %' \bRegistradores|ALT_INV_registrador~1076_combout\ $end
$var wire 1 &' \bRegistradores|ALT_INV_registrador~365_q\ $end
$var wire 1 '' \bRegistradores|ALT_INV_registrador~109_q\ $end
$var wire 1 (' \bRegistradores|ALT_INV_saidaA[7]~7_combout\ $end
$var wire 1 )' \bRegistradores|ALT_INV_registrador~1075_combout\ $end
$var wire 1 *' \bRegistradores|ALT_INV_registrador~301_q\ $end
$var wire 1 +' \bRegistradores|ALT_INV_registrador~1074_combout\ $end
$var wire 1 ,' \bRegistradores|ALT_INV_registrador~364_q\ $end
$var wire 1 -' \bRegistradores|ALT_INV_registrador~108_q\ $end
$var wire 1 .' \bRegistradores|ALT_INV_saidaA[6]~6_combout\ $end
$var wire 1 /' \bRegistradores|ALT_INV_registrador~1073_combout\ $end
$var wire 1 0' \bRegistradores|ALT_INV_registrador~300_q\ $end
$var wire 1 1' \bRegistradores|ALT_INV_registrador~1072_combout\ $end
$var wire 1 2' \bRegistradores|ALT_INV_registrador~363_q\ $end
$var wire 1 3' \bRegistradores|ALT_INV_registrador~107_q\ $end
$var wire 1 4' \bRegistradores|ALT_INV_saidaA[5]~5_combout\ $end
$var wire 1 5' \bRegistradores|ALT_INV_registrador~1071_combout\ $end
$var wire 1 6' \bRegistradores|ALT_INV_registrador~299_q\ $end
$var wire 1 7' \bRegistradores|ALT_INV_registrador~1070_combout\ $end
$var wire 1 8' \bRegistradores|ALT_INV_registrador~362_q\ $end
$var wire 1 9' \bRegistradores|ALT_INV_registrador~106_q\ $end
$var wire 1 :' \bRegistradores|ALT_INV_saidaA[4]~4_combout\ $end
$var wire 1 ;' \bRegistradores|ALT_INV_registrador~1069_combout\ $end
$var wire 1 <' \bRegistradores|ALT_INV_registrador~298_q\ $end
$var wire 1 =' \bRegistradores|ALT_INV_registrador~1068_combout\ $end
$var wire 1 >' \bRegistradores|ALT_INV_registrador~361_q\ $end
$var wire 1 ?' \bRegistradores|ALT_INV_registrador~105_q\ $end
$var wire 1 @' \bRegistradores|ALT_INV_saidaA[3]~3_combout\ $end
$var wire 1 A' \bRegistradores|ALT_INV_registrador~1067_combout\ $end
$var wire 1 B' \bRegistradores|ALT_INV_registrador~297_q\ $end
$var wire 1 C' \bRegistradores|ALT_INV_registrador~1066_combout\ $end
$var wire 1 D' \bRegistradores|ALT_INV_registrador~360_q\ $end
$var wire 1 E' \bRegistradores|ALT_INV_registrador~104_q\ $end
$var wire 1 F' \bRegistradores|ALT_INV_saidaA[2]~2_combout\ $end
$var wire 1 G' \bRegistradores|ALT_INV_registrador~1065_combout\ $end
$var wire 1 H' \bRegistradores|ALT_INV_registrador~296_q\ $end
$var wire 1 I' \bRegistradores|ALT_INV_registrador~1064_combout\ $end
$var wire 1 J' \bRegistradores|ALT_INV_registrador~359_q\ $end
$var wire 1 K' \bRegistradores|ALT_INV_registrador~103_q\ $end
$var wire 1 L' \bRegistradores|ALT_INV_saidaA[1]~1_combout\ $end
$var wire 1 M' \bRegistradores|ALT_INV_registrador~1063_combout\ $end
$var wire 1 N' \bRegistradores|ALT_INV_registrador~295_q\ $end
$var wire 1 O' \UC|ALT_INV_controleULA~0_combout\ $end
$var wire 1 P' \rom|ALT_INV_memROM~6_combout\ $end
$var wire 1 Q' \bRegistradores|ALT_INV_saidaA[0]~0_combout\ $end
$var wire 1 R' \bRegistradores|ALT_INV_registrador~1062_combout\ $end
$var wire 1 S' \rom|ALT_INV_memROM~5_combout\ $end
$var wire 1 T' \bRegistradores|ALT_INV_Equal1~0_combout\ $end
$var wire 1 U' \rom|ALT_INV_memROM~4_combout\ $end
$var wire 1 V' \bRegistradores|ALT_INV_saidaB[0]~0_combout\ $end
$var wire 1 W' \bRegistradores|ALT_INV_registrador~294_q\ $end
$var wire 1 X' \rom|ALT_INV_memROM~3_combout\ $end
$var wire 1 Y' \rom|ALT_INV_memROM~2_combout\ $end
$var wire 1 Z' \rom|ALT_INV_memROM~1_combout\ $end
$var wire 1 [' \rom|ALT_INV_memROM~0_combout\ $end
$var wire 1 \' \PC|ALT_INV_DOUT\ [31] $end
$var wire 1 ]' \PC|ALT_INV_DOUT\ [30] $end
$var wire 1 ^' \PC|ALT_INV_DOUT\ [29] $end
$var wire 1 _' \PC|ALT_INV_DOUT\ [28] $end
$var wire 1 `' \PC|ALT_INV_DOUT\ [27] $end
$var wire 1 a' \PC|ALT_INV_DOUT\ [26] $end
$var wire 1 b' \PC|ALT_INV_DOUT\ [25] $end
$var wire 1 c' \PC|ALT_INV_DOUT\ [24] $end
$var wire 1 d' \PC|ALT_INV_DOUT\ [23] $end
$var wire 1 e' \PC|ALT_INV_DOUT\ [22] $end
$var wire 1 f' \PC|ALT_INV_DOUT\ [21] $end
$var wire 1 g' \PC|ALT_INV_DOUT\ [20] $end
$var wire 1 h' \PC|ALT_INV_DOUT\ [19] $end
$var wire 1 i' \PC|ALT_INV_DOUT\ [18] $end
$var wire 1 j' \PC|ALT_INV_DOUT\ [17] $end
$var wire 1 k' \PC|ALT_INV_DOUT\ [16] $end
$var wire 1 l' \PC|ALT_INV_DOUT\ [15] $end
$var wire 1 m' \PC|ALT_INV_DOUT\ [14] $end
$var wire 1 n' \PC|ALT_INV_DOUT\ [13] $end
$var wire 1 o' \PC|ALT_INV_DOUT\ [12] $end
$var wire 1 p' \PC|ALT_INV_DOUT\ [11] $end
$var wire 1 q' \PC|ALT_INV_DOUT\ [10] $end
$var wire 1 r' \PC|ALT_INV_DOUT\ [9] $end
$var wire 1 s' \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 t' \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 u' \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 v' \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 w' \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 x' \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 y' \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 z' \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 {' \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 |' \bRegistradores|ALT_INV_registrador~1124_combout\ $end
$var wire 1 }' \bRegistradores|ALT_INV_registrador~389_q\ $end
$var wire 1 ~' \bRegistradores|ALT_INV_registrador~133_q\ $end
$var wire 1 !( \bRegistradores|ALT_INV_saidaA[31]~31_combout\ $end
$var wire 1 "( \bRegistradores|ALT_INV_registrador~1123_combout\ $end
$var wire 1 #( \bRegistradores|ALT_INV_registrador~325_q\ $end
$var wire 1 $( \bRegistradores|ALT_INV_registrador~1122_combout\ $end
$var wire 1 %( \bRegistradores|ALT_INV_registrador~388_q\ $end
$var wire 1 &( \bRegistradores|ALT_INV_registrador~132_q\ $end
$var wire 1 '( \bRegistradores|ALT_INV_saidaA[30]~30_combout\ $end
$var wire 1 (( \bRegistradores|ALT_INV_registrador~1121_combout\ $end
$var wire 1 )( \bRegistradores|ALT_INV_registrador~324_q\ $end
$var wire 1 *( \bRegistradores|ALT_INV_registrador~1120_combout\ $end
$var wire 1 +( \bRegistradores|ALT_INV_registrador~387_q\ $end
$var wire 1 ,( \bRegistradores|ALT_INV_registrador~131_q\ $end
$var wire 1 -( \bRegistradores|ALT_INV_saidaA[29]~29_combout\ $end
$var wire 1 .( \bRegistradores|ALT_INV_registrador~1119_combout\ $end
$var wire 1 /( \bRegistradores|ALT_INV_registrador~323_q\ $end
$var wire 1 0( \bRegistradores|ALT_INV_registrador~1118_combout\ $end
$var wire 1 1( \bRegistradores|ALT_INV_registrador~386_q\ $end
$var wire 1 2( \bRegistradores|ALT_INV_registrador~130_q\ $end
$var wire 1 3( \bRegistradores|ALT_INV_saidaA[28]~28_combout\ $end
$var wire 1 4( \bRegistradores|ALT_INV_registrador~1117_combout\ $end
$var wire 1 5( \bRegistradores|ALT_INV_registrador~322_q\ $end
$var wire 1 6( \bRegistradores|ALT_INV_registrador~1116_combout\ $end
$var wire 1 7( \bRegistradores|ALT_INV_registrador~385_q\ $end
$var wire 1 8( \bRegistradores|ALT_INV_registrador~129_q\ $end
$var wire 1 9( \bRegistradores|ALT_INV_saidaA[27]~27_combout\ $end
$var wire 1 :( \bRegistradores|ALT_INV_registrador~1115_combout\ $end
$var wire 1 ;( \bRegistradores|ALT_INV_registrador~321_q\ $end
$var wire 1 <( \bRegistradores|ALT_INV_registrador~1114_combout\ $end
$var wire 1 =( \bRegistradores|ALT_INV_registrador~384_q\ $end
$var wire 1 >( \bRegistradores|ALT_INV_registrador~128_q\ $end
$var wire 1 ?( \bRegistradores|ALT_INV_saidaA[26]~26_combout\ $end
$var wire 1 @( \bRegistradores|ALT_INV_registrador~1113_combout\ $end
$var wire 1 A( \bRegistradores|ALT_INV_registrador~320_q\ $end
$var wire 1 B( \bRegistradores|ALT_INV_registrador~1112_combout\ $end
$var wire 1 C( \bRegistradores|ALT_INV_registrador~383_q\ $end
$var wire 1 D( \bRegistradores|ALT_INV_registrador~127_q\ $end
$var wire 1 E( \bRegistradores|ALT_INV_saidaA[25]~25_combout\ $end
$var wire 1 F( \bRegistradores|ALT_INV_registrador~1111_combout\ $end
$var wire 1 G( \bRegistradores|ALT_INV_registrador~319_q\ $end
$var wire 1 H( \bRegistradores|ALT_INV_registrador~1110_combout\ $end
$var wire 1 I( \bRegistradores|ALT_INV_registrador~382_q\ $end
$var wire 1 J( \bRegistradores|ALT_INV_registrador~126_q\ $end
$var wire 1 K( \bRegistradores|ALT_INV_saidaA[24]~24_combout\ $end
$var wire 1 L( \bRegistradores|ALT_INV_registrador~1109_combout\ $end
$var wire 1 M( \bRegistradores|ALT_INV_registrador~318_q\ $end
$var wire 1 N( \bRegistradores|ALT_INV_registrador~1108_combout\ $end
$var wire 1 O( \bRegistradores|ALT_INV_registrador~381_q\ $end
$var wire 1 P( \bRegistradores|ALT_INV_registrador~125_q\ $end
$var wire 1 Q( \bRegistradores|ALT_INV_saidaA[23]~23_combout\ $end
$var wire 1 R( \bRegistradores|ALT_INV_registrador~1107_combout\ $end
$var wire 1 S( \bRegistradores|ALT_INV_registrador~317_q\ $end
$var wire 1 T( \bRegistradores|ALT_INV_registrador~1106_combout\ $end
$var wire 1 U( \bRegistradores|ALT_INV_registrador~380_q\ $end
$var wire 1 V( \bRegistradores|ALT_INV_registrador~124_q\ $end
$var wire 1 W( \bRegistradores|ALT_INV_saidaA[22]~22_combout\ $end
$var wire 1 X( \bRegistradores|ALT_INV_registrador~1105_combout\ $end
$var wire 1 Y( \bRegistradores|ALT_INV_registrador~316_q\ $end
$var wire 1 Z( \bRegistradores|ALT_INV_registrador~1104_combout\ $end
$var wire 1 [( \bRegistradores|ALT_INV_registrador~379_q\ $end
$var wire 1 \( \bRegistradores|ALT_INV_registrador~123_q\ $end
$var wire 1 ]( \bRegistradores|ALT_INV_saidaA[21]~21_combout\ $end
$var wire 1 ^( \bRegistradores|ALT_INV_registrador~1103_combout\ $end
$var wire 1 _( \bRegistradores|ALT_INV_registrador~315_q\ $end
$var wire 1 `( \bRegistradores|ALT_INV_registrador~1102_combout\ $end
$var wire 1 a( \bRegistradores|ALT_INV_registrador~378_q\ $end
$var wire 1 b( \bRegistradores|ALT_INV_registrador~122_q\ $end
$var wire 1 c( \bRegistradores|ALT_INV_saidaA[20]~20_combout\ $end
$var wire 1 d( \bRegistradores|ALT_INV_registrador~1101_combout\ $end
$var wire 1 e( \bRegistradores|ALT_INV_registrador~314_q\ $end
$var wire 1 f( \bRegistradores|ALT_INV_registrador~1100_combout\ $end
$var wire 1 g( \bRegistradores|ALT_INV_registrador~377_q\ $end
$var wire 1 h( \bRegistradores|ALT_INV_registrador~121_q\ $end
$var wire 1 i( \bRegistradores|ALT_INV_saidaA[19]~19_combout\ $end
$var wire 1 j( \bRegistradores|ALT_INV_registrador~1099_combout\ $end
$var wire 1 k( \bRegistradores|ALT_INV_registrador~313_q\ $end
$var wire 1 l( \bRegistradores|ALT_INV_registrador~1098_combout\ $end
$var wire 1 m( \bRegistradores|ALT_INV_registrador~376_q\ $end
$var wire 1 n( \bRegistradores|ALT_INV_registrador~120_q\ $end
$var wire 1 o( \bRegistradores|ALT_INV_saidaA[18]~18_combout\ $end
$var wire 1 p( \bRegistradores|ALT_INV_registrador~1097_combout\ $end
$var wire 1 q( \bRegistradores|ALT_INV_registrador~312_q\ $end
$var wire 1 r( \bRegistradores|ALT_INV_registrador~1096_combout\ $end
$var wire 1 s( \bRegistradores|ALT_INV_registrador~375_q\ $end
$var wire 1 t( \bRegistradores|ALT_INV_registrador~119_q\ $end
$var wire 1 u( \bRegistradores|ALT_INV_saidaA[17]~17_combout\ $end
$var wire 1 v( \bRegistradores|ALT_INV_registrador~1095_combout\ $end
$var wire 1 w( \bRegistradores|ALT_INV_registrador~311_q\ $end
$var wire 1 x( \bRegistradores|ALT_INV_registrador~1094_combout\ $end
$var wire 1 y( \bRegistradores|ALT_INV_registrador~374_q\ $end
$var wire 1 z( \bRegistradores|ALT_INV_registrador~118_q\ $end
$var wire 1 {( \bRegistradores|ALT_INV_saidaA[16]~16_combout\ $end
$var wire 1 |( \bRegistradores|ALT_INV_registrador~1093_combout\ $end
$var wire 1 }( \bRegistradores|ALT_INV_registrador~310_q\ $end
$var wire 1 ~( \bRegistradores|ALT_INV_registrador~1092_combout\ $end
$var wire 1 !) \bRegistradores|ALT_INV_registrador~373_q\ $end
$var wire 1 ") \bRegistradores|ALT_INV_registrador~117_q\ $end
$var wire 1 #) \bRegistradores|ALT_INV_saidaA[15]~15_combout\ $end
$var wire 1 $) \bRegistradores|ALT_INV_registrador~1091_combout\ $end
$var wire 1 %) \bRegistradores|ALT_INV_registrador~309_q\ $end
$var wire 1 &) \bRegistradores|ALT_INV_registrador~1090_combout\ $end
$var wire 1 ') \bRegistradores|ALT_INV_registrador~372_q\ $end
$var wire 1 () \bRegistradores|ALT_INV_registrador~116_q\ $end
$var wire 1 )) \bRegistradores|ALT_INV_saidaA[14]~14_combout\ $end
$var wire 1 *) \bRegistradores|ALT_INV_registrador~1089_combout\ $end
$var wire 1 +) \bRegistradores|ALT_INV_registrador~308_q\ $end
$var wire 1 ,) \bRegistradores|ALT_INV_registrador~1088_combout\ $end
$var wire 1 -) \bRegistradores|ALT_INV_registrador~371_q\ $end
$var wire 1 .) \bRegistradores|ALT_INV_registrador~115_q\ $end
$var wire 1 /) \bRegistradores|ALT_INV_saidaA[13]~13_combout\ $end
$var wire 1 0) \bRegistradores|ALT_INV_registrador~1087_combout\ $end
$var wire 1 1) \bRegistradores|ALT_INV_registrador~307_q\ $end
$var wire 1 2) \bRegistradores|ALT_INV_registrador~1086_combout\ $end
$var wire 1 3) \bRegistradores|ALT_INV_registrador~370_q\ $end
$var wire 1 4) \bRegistradores|ALT_INV_registrador~114_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0b
1c
xd
1e
1f
1g
1h
1i
1j
0k
0N!
1O!
1P!
1Q!
1R!
1S!
1T!
1U!
1V!
1W!
1X!
1Y!
1Z!
1[!
1\!
1]!
1^!
1_!
1`!
1a!
1b!
1c!
1d!
1e!
1f!
1g!
1h!
1i!
1j!
1k!
1l!
1m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
11"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
1?"
1@"
1A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
1J"
0K"
1L"
0M"
1N"
0O"
1P"
0Q"
0R"
1S"
1T"
0U"
0V"
0W"
0X"
1Y"
0Z"
0["
1\"
1]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
1e"
1f"
1g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
1p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
1y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
1$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
1-#
0.#
0/#
00#
01#
02#
03#
04#
05#
16#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
1?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
1H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
1Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
1Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
1c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
1l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
1u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
1~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
1)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
12$
03$
04$
05$
06$
07$
08$
09$
0:$
1;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
1D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
1M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
1V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
1_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
1h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
1q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
1z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
1%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
1.%
0/%
00%
01%
02%
03%
04%
05%
06%
17%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
1@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
1I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
1R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0E&
0F&
1G&
1H&
1I&
1J&
1K&
1L&
1M&
1N&
1O&
1P&
1Q&
1R&
1S&
1T&
1U&
1V&
1W&
1X&
1Y&
1Z&
1[&
1\&
1]&
1^&
1_&
1`&
1a&
1b&
1c&
1d&
1e&
1f&
1g&
1h&
1i&
1j&
1k&
1l&
1m&
1n&
1o&
1p&
1q&
1r&
1s&
1t&
1u&
1v&
1w&
1x&
1y&
1z&
1{&
1|&
1}&
1~&
1!'
1"'
1#'
1$'
1%'
1&'
1''
1('
1)'
1*'
1+'
1,'
1-'
1.'
1/'
10'
11'
12'
13'
14'
15'
16'
17'
18'
19'
1:'
1;'
1<'
1='
1>'
1?'
1@'
1A'
1B'
0C'
1D'
1E'
1F'
1G'
1H'
1I'
1J'
1K'
0L'
0M'
1N'
0O'
1P'
0Q'
1R'
0S'
1T'
1U'
1V'
1W'
0X'
1Y'
1Z'
0['
1|'
1}'
1~'
1!(
1"(
1#(
1$(
1%(
1&(
1'(
1((
1)(
1*(
1+(
1,(
1-(
1.(
1/(
10(
11(
12(
13(
14(
15(
16(
17(
18(
19(
1:(
1;(
1<(
1=(
1>(
1?(
1@(
1A(
1B(
1C(
1D(
1E(
1F(
1G(
1H(
1I(
1J(
1K(
1L(
1M(
1N(
1O(
1P(
1Q(
1R(
1S(
1T(
1U(
1V(
1W(
1X(
1Y(
1Z(
1[(
1\(
1](
1^(
1_(
1`(
1a(
1b(
1c(
1d(
1e(
1f(
1g(
1h(
1i(
1j(
1k(
1l(
1m(
1n(
1o(
1p(
1q(
1r(
1s(
1t(
1u(
1v(
1w(
1x(
1y(
1z(
1{(
1|(
1}(
1~(
1!)
1")
1#)
1$)
1%)
1&)
1')
1()
1))
1*)
1+)
1,)
1-)
1.)
1/)
10)
11)
12)
13)
14)
1l
1m
1n
1o
1p
1q
1r
1s
1t
1u
1v
1w
1x
1y
1z
1{
1|
1}
1~
1!!
1"!
1#!
1$!
1%!
1&!
1'!
1(!
1)!
1*!
1+!
1,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
1\'
1]'
1^'
1_'
1`'
1a'
1b'
1c'
1d'
1e'
1f'
1g'
1h'
1i'
1j'
1k'
1l'
1m'
1n'
1o'
1p'
1q'
1r'
1s'
1t'
1u'
1v'
1w'
1x'
1y'
1z'
1{'
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
1B
1C
1D
1E
1F
1G
1H
1I
1J
1K
1L
1M
1N
1O
1P
1Q
1R
1S
1T
1U
1V
1W
1X
1Y
1Z
1[
1\
1]
1^
1_
1`
0a
$end
#20000
1!
1k
10"
1D&
1d"
1m"
1v"
1!#
1*#
13#
1<#
1E#
1N#
1W#
1`#
1i#
1r#
1{#
1&$
1/$
18$
1A$
1J$
1S$
1\$
1e$
1n$
1w$
1"%
1+%
14%
1=%
1F%
1O%
0}'
0%(
0+(
01(
07(
0=(
0C(
0I(
0O(
0U(
0[(
0a(
0g(
0m(
0s(
0y(
0!)
0')
0-)
03)
0l&
0r&
0x&
0~&
0&'
0,'
02'
08'
0>'
0D'
0{'
01"
12"
1n!
1M!
1A
#40000
0!
0k
00"
#60000
1!
1k
10"
0D&
1C&
0z'
1{'
11"
1o!
0n!
1L!
0M!
0A
1@
#80000
0!
0k
00"
#100000
1!
1k
10"
1D&
0{'
01"
02"
13"
1n!
14"
1M!
1A
#120000
0!
0k
00"
#140000
1!
1k
10"
0D&
0C&
1B&
0y'
1z'
1{'
11"
03"
04"
15"
0?"
0A"
1E"
1G"
0Z'
0Y'
1X'
1['
1p!
0o!
0n!
16"
14"
05"
0N"
1O"
0P"
1C"
0Y"
1F"
1["
1a"
0e"
0g"
1o"
1j"
1s"
1|"
1'#
10#
19#
1B#
1K#
1T#
1]#
1f#
1o#
1x#
1#$
1,$
15$
1>$
1G$
1P$
1Y$
1b$
1k$
1t$
1}$
1(%
11%
1:%
1C%
1L%
0L"
0T"
1K!
0L!
0M!
06"
1L'
1Q'
0"(
0((
0.(
04(
0:(
0@(
0F(
0L(
0R(
0X(
0^(
0d(
0j(
0p(
0v(
0|(
0$)
0*)
00)
0i&
0o&
0u&
0{&
0#'
0)'
0/'
05'
0;'
0A'
1E&
1C'
0G'
0I'
0V'
1O'
0G&
0A
0@
1?
0p"
1x"
0O"
0@"
1p"
0x"
0y"
0$#
0-#
06#
0?#
0H#
0Q#
0Z#
0c#
0l#
0u#
0~#
0)$
02$
0;$
0D$
0M$
0V$
0_$
0h$
0q$
0z$
0%%
0.%
07%
0@%
0I%
0R%
1g"
0o"
1^"
0\"
0f"
1G&
1y"
0E&
0P!
1N!
1@"
0g"
0]"
0p"
0y"
0^"
1F&
1E&
0+!
1-!
0N!
0Q!
1a
0_
1P!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
1Q!
1^"
1U"
1X"
0-!
0*!
1R!
1+!
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
1*!
0a
0^
0R!
0Q!
0O!
0P!
1)!
1_
1^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0)!
0*!
0,!
0+!
1]
0`
0_
0^
0]
#160000
0!
0k
00"
#180000
1!
1k
10"
1D&
1D"
1_"
0H'
0W'
0{'
01"
12"
1n!
1M!
1A
#200000
0!
0k
00"
#220000
1!
1k
10"
0D&
1C&
0z'
1{'
11"
1o!
0n!
1L!
0M!
0A
1@
#240000
0!
0k
00"
#260000
1!
1k
10"
1D&
0{'
01"
02"
13"
1n!
04"
15"
1M!
16"
1A
#280000
0!
0k
00"
#300000
1!
1k
10"
0D&
0C&
0B&
1A&
0x'
1y'
1z'
1{'
11"
03"
14"
05"
1?"
06"
17"
0['
1q!
0p!
0o!
0n!
18"
16"
07"
04"
1N"
1O"
1P"
1J!
0K!
0L!
0M!
08"
0O'
0G&
0A
0@
0?
1>
0O"
1\"
0@"
1]"
1g"
1p"
1y"
1$#
1-#
16#
1?#
1H#
1Q#
1Z#
1c#
1l#
1u#
1~#
1)$
12$
1;$
1D$
1M$
1V$
1_$
1h$
1q$
1z$
1%%
1.%
17%
1@%
1I%
1R%
1G&
0]"
1f"
0E&
0F&
1N!
1@"
1F&
0U"
0X"
0^"
0g"
1o"
1-!
0N!
1U"
1X"
1E&
1a
1m!
1l!
1k!
1j!
1i!
1h!
1g!
1f!
1e!
1d!
1c!
1b!
1a!
1`!
1_!
1^!
1]!
1\!
1[!
1Z!
1Y!
1X!
1W!
1V!
1U!
1T!
1S!
1R!
1Q!
1P!
1O!
0p"
1x"
0-!
0O!
1^"
1l
1m
1n
1o
1p
1q
1r
1s
1t
1u
1v
1w
1x
1y
1z
1{
1|
1}
1~
1!!
1"!
1#!
1$!
1%!
1&!
1'!
1(!
1)!
1*!
1+!
1,!
0a
0y"
1##
0,!
1`
1_
1^
1]
1\
1[
1Z
1Y
1X
1W
1V
1U
1T
1S
1R
1Q
1P
1O
1N
1M
1L
1K
1J
1I
1H
1G
1F
1E
1D
1C
1B
0P!
0`
0$#
1,#
0+!
0Q!
0_
0-#
15#
0*!
0R!
0^
06#
1>#
0)!
0S!
0]
0?#
1G#
0(!
0T!
0\
0H#
1P#
0'!
0U!
0[
0Q#
1Y#
0&!
0V!
0Z
0Z#
1b#
0%!
0W!
0Y
0c#
1k#
0$!
0X!
0X
0l#
1t#
0#!
0Y!
0W
0u#
1}#
0"!
0Z!
0V
0~#
1($
0!!
0[!
0U
0)$
11$
0~
0\!
0T
02$
1:$
0}
0]!
0S
0;$
1C$
0|
0^!
0R
0D$
1L$
0{
0_!
0Q
0M$
1U$
0z
0`!
0P
0V$
1^$
0y
0a!
0O
0_$
1g$
0x
0b!
0N
0h$
1p$
0w
0c!
0M
0q$
1y$
0v
0d!
0L
0z$
1$%
0u
0e!
0K
0%%
1-%
0t
0f!
0J
0.%
16%
0s
0g!
0I
07%
1?%
0r
0h!
0H
0@%
1H%
0q
0i!
0G
0I%
1Q%
0p
0j!
0F
0R%
0o
0k!
0E
0n
0l!
0D
0m
0m!
0C
0l
0B
#320000
0!
0k
00"
#340000
1!
1k
10"
1D&
0{'
01"
12"
1n!
1M!
1A
#360000
0!
0k
00"
#380000
1!
1k
10"
0D&
1C&
0z'
1{'
11"
1o!
0n!
1L!
0M!
0A
1@
#400000
0!
0k
00"
#420000
1!
1k
10"
1D&
0{'
01"
02"
13"
1n!
14"
1M!
1A
#440000
0!
0k
00"
#460000
1!
1k
10"
0D&
0C&
1B&
0y'
1z'
1{'
11"
03"
04"
15"
0?"
1B"
0E"
0G"
1H"
0J"
1S'
0T'
1Z'
1Y'
0U'
1['
1p!
0o!
0n!
06"
17"
14"
05"
1O"
0\"
0C"
1M"
0["
1K"
0S"
0a"
0j"
0s"
0|"
0'#
00#
09#
0B#
0K#
0T#
0]#
0f#
0o#
0x#
0#$
0,$
05$
0>$
0G$
0P$
0Y$
0b$
0k$
0t$
0}$
0(%
01%
0:%
0C%
0L%
1K!
0L!
0M!
16"
07"
18"
1"(
1((
1.(
14(
1:(
1@(
1F(
1L(
1R(
1X(
1^(
1d(
1j(
1p(
1v(
1|(
1$)
1*)
10)
1i&
1o&
1u&
1{&
1#'
1)'
1/'
15'
1;'
1A'
1G'
1M'
0R'
1I'
0P'
0G&
0A
0@
1?
1]"
0f"
0@"
0O"
1\"
08"
0F&
1g"
0o"
1G&
1N!
0U"
0X"
0]"
1f"
0E&
1@"
1p"
0x"
1F&
1-!
1O!
0^"
0g"
1o"
1a
0N!
1U"
1X"
1y"
0##
1E&
1,!
1P!
0p"
1x"
0-!
1`
0O!
1^"
1$#
0,#
1+!
0a
1Q!
0y"
1##
0,!
1_
0P!
1-#
05#
1*!
0`
1R!
0$#
1,#
0+!
1^
0Q!
16#
0>#
1)!
0_
1S!
0-#
15#
0*!
1]
0R!
1?#
0G#
1(!
0^
1T!
06#
1>#
0)!
1\
0S!
1H#
0P#
1'!
0]
1U!
0?#
1G#
0(!
1[
0T!
1Q#
0Y#
1&!
0\
1V!
0H#
1P#
0'!
1Z
0U!
1Z#
0b#
1%!
0[
1W!
0Q#
1Y#
0&!
1Y
0V!
1c#
0k#
1$!
0Z
1X!
0Z#
1b#
0%!
1X
0W!
1l#
0t#
1#!
0Y
1Y!
0c#
1k#
0$!
1W
0X!
1u#
0}#
1"!
0X
1Z!
0l#
1t#
0#!
1V
0Y!
1~#
0($
1!!
0W
1[!
0u#
1}#
0"!
1U
0Z!
1)$
01$
1~
0V
1\!
0~#
1($
0!!
1T
0[!
12$
0:$
1}
0U
1]!
0)$
11$
0~
1S
0\!
1;$
0C$
1|
0T
1^!
02$
1:$
0}
1R
0]!
1D$
0L$
1{
0S
1_!
0;$
1C$
0|
1Q
0^!
1M$
0U$
1z
0R
1`!
0D$
1L$
0{
1P
0_!
1V$
0^$
1y
0Q
1a!
0M$
1U$
0z
1O
0`!
1_$
0g$
1x
0P
1b!
0V$
1^$
0y
1N
0a!
1h$
0p$
1w
0O
1c!
0_$
1g$
0x
1M
0b!
1q$
0y$
1v
0N
1d!
0h$
1p$
0w
1L
0c!
1z$
0$%
1u
0M
1e!
0q$
1y$
0v
1K
0d!
1%%
0-%
1t
0L
1f!
0z$
1$%
0u
1J
0e!
1.%
06%
1s
0K
1g!
0%%
1-%
0t
1I
0f!
17%
0?%
1r
0J
1h!
0.%
16%
0s
1H
0g!
1@%
0H%
1q
0I
1i!
07%
1?%
0r
1G
0h!
1I%
0Q%
1p
0H
1j!
0@%
1H%
0q
1F
0i!
1R%
1o
0G
1k!
0I%
1Q%
0p
1E
0j!
1n
0F
1l!
0R%
0o
1D
0k!
1m
0E
1m!
0n
1C
0l!
1l
0D
0m
1B
0m!
0C
0l
0B
#480000
0!
0k
00"
#500000
1!
1k
10"
1D&
0{'
01"
12"
1n!
1M!
1A
#520000
0!
0k
00"
#540000
1!
1k
10"
0D&
1C&
0z'
1{'
11"
1o!
0n!
1L!
0M!
0A
1@
#560000
0!
0k
00"
#580000
1!
1k
10"
1D&
0{'
01"
02"
13"
1n!
04"
15"
1M!
06"
17"
1A
18"
#600000
0!
0k
00"
#620000
1!
1k
10"
0D&
0C&
0B&
0A&
1@&
0w'
1x'
1y'
1z'
1{'
11"
03"
14"
05"
16"
07"
08"
19"
1r!
0q!
0p!
0o!
0n!
1:"
18"
09"
06"
04"
1I!
0J!
0K!
0L!
0M!
0:"
0A
0@
0?
0>
1=
#640000
0!
0k
00"
#660000
1!
1k
10"
1D&
0{'
01"
12"
1n!
1M!
1A
#680000
0!
0k
00"
#700000
1!
1k
10"
0D&
1C&
0z'
1{'
11"
1o!
0n!
1L!
0M!
0A
1@
#720000
0!
0k
00"
#740000
1!
1k
10"
1D&
0{'
01"
02"
13"
1n!
14"
1M!
1A
#760000
0!
0k
00"
#780000
1!
1k
10"
0D&
0C&
1B&
0y'
1z'
1{'
11"
03"
04"
15"
1p!
0o!
0n!
16"
14"
05"
1K!
0L!
0M!
06"
0A
0@
1?
#800000
0!
0k
00"
#820000
1!
1k
10"
1D&
0{'
01"
12"
1n!
1M!
1A
#840000
0!
0k
00"
#860000
1!
1k
10"
0D&
1C&
0z'
1{'
11"
1o!
0n!
1L!
0M!
0A
1@
#880000
0!
0k
00"
#900000
1!
1k
10"
1D&
0{'
01"
02"
13"
1n!
04"
15"
1M!
16"
1A
#920000
0!
0k
00"
#940000
1!
1k
10"
0D&
0C&
0B&
1A&
0x'
1y'
1z'
1{'
11"
03"
14"
05"
06"
17"
1q!
0p!
0o!
0n!
08"
19"
16"
07"
04"
1J!
0K!
0L!
0M!
18"
09"
1:"
0A
0@
0?
1>
0:"
#960000
0!
0k
00"
#980000
1!
1k
10"
1D&
0{'
01"
12"
1n!
1M!
1A
#1000000
