![async modulo 12 4 bit counter in systemc](schema.jpg)
