

================================================================
== Vitis HLS Report for 'convolutional_layer'
================================================================
* Date:           Mon Mar 27 10:48:21 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.241 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     4003|     4003|  40.030 us|  40.030 us|  4004|  4004|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+---------+---------+-----------+-----------+------+------+---------+
        |                          |               |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |         Instance         |     Module    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------+---------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_convolution_fu_142    |convolution    |     4003|     4003|  40.030 us|  40.030 us|  4003|  4003|       no|
        |grp_convolution_1_fu_154  |convolution_1  |     4003|     4003|  40.030 us|  40.030 us|  4003|  4003|       no|
        |grp_convolution_2_fu_166  |convolution_2  |     4003|     4003|  40.030 us|  40.030 us|  4003|  4003|       no|
        |grp_convolution_3_fu_178  |convolution_3  |     4003|     4003|  40.030 us|  40.030 us|  4003|  4003|       no|
        |grp_convolution_4_fu_190  |convolution_4  |     4003|     4003|  40.030 us|  40.030 us|  4003|  4003|       no|
        |grp_convolution_5_fu_202  |convolution_5  |     4003|     4003|  40.030 us|  40.030 us|  4003|  4003|       no|
        |grp_convolution_6_fu_214  |convolution_6  |     4003|     4003|  40.030 us|  40.030 us|  4003|  4003|       no|
        |grp_convolution_7_fu_226  |convolution_7  |     4003|     4003|  40.030 us|  40.030 us|  4003|  4003|       no|
        +--------------------------+---------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%biases_buf_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %biases_buf_7" [conv.cc:85]   --->   Operation 3 'read' 'biases_buf_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%biases_buf_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %biases_buf_6" [conv.cc:85]   --->   Operation 4 'read' 'biases_buf_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%biases_buf_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %biases_buf_5" [conv.cc:85]   --->   Operation 5 'read' 'biases_buf_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%biases_buf_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %biases_buf_4" [conv.cc:85]   --->   Operation 6 'read' 'biases_buf_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%biases_buf_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %biases_buf_3" [conv.cc:85]   --->   Operation 7 'read' 'biases_buf_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%biases_buf_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %biases_buf_2" [conv.cc:85]   --->   Operation 8 'read' 'biases_buf_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%biases_buf_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %biases_buf_1" [conv.cc:85]   --->   Operation 9 'read' 'biases_buf_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%biases_buf_0_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %biases_buf_0" [conv.cc:85]   --->   Operation 10 'read' 'biases_buf_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln85 = call void @convolution, i32 %pad_img, i32 %weight_buf_0, i32 %biases_buf_0_read, i32 %conv_to_pool_streams_0" [conv.cc:85]   --->   Operation 11 'call' 'call_ln85' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln86 = call void @convolution.1, i32 %pad_img1, i32 %weight_buf_1, i32 %biases_buf_1_read, i32 %conv_to_pool_streams_1" [conv.cc:86]   --->   Operation 12 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%call_ln87 = call void @convolution.2, i32 %pad_img2, i32 %weight_buf_2, i32 %biases_buf_2_read, i32 %conv_to_pool_streams_2" [conv.cc:87]   --->   Operation 13 'call' 'call_ln87' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln88 = call void @convolution.3, i32 %pad_img3, i32 %weight_buf_3, i32 %biases_buf_3_read, i32 %conv_to_pool_streams_3" [conv.cc:88]   --->   Operation 14 'call' 'call_ln88' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln89 = call void @convolution.4, i32 %pad_img4, i32 %weight_buf_4, i32 %biases_buf_4_read, i32 %conv_to_pool_streams_4" [conv.cc:89]   --->   Operation 15 'call' 'call_ln89' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln90 = call void @convolution.5, i32 %pad_img5, i32 %weight_buf_5, i32 %biases_buf_5_read, i32 %conv_to_pool_streams_5" [conv.cc:90]   --->   Operation 16 'call' 'call_ln90' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln91 = call void @convolution.6, i32 %pad_img6, i32 %weight_buf_6, i32 %biases_buf_6_read, i32 %conv_to_pool_streams_6" [conv.cc:91]   --->   Operation 17 'call' 'call_ln91' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln92 = call void @convolution.7, i32 %pad_img7, i32 %weight_buf_7, i32 %biases_buf_7_read, i32 %conv_to_pool_streams_7" [conv.cc:92]   --->   Operation 18 'call' 'call_ln92' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln8 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_0" [/home/ytq/codeField/undergraduate/HLS-CNN/Code/Vitis-HLS/Project/solution1/directives.tcl:8]   --->   Operation 19 'specdataflowpipeline' 'specdataflowpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln85 = call void @convolution, i32 %pad_img, i32 %weight_buf_0, i32 %biases_buf_0_read, i32 %conv_to_pool_streams_0" [conv.cc:85]   --->   Operation 28 'call' 'call_ln85' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln86 = call void @convolution.1, i32 %pad_img1, i32 %weight_buf_1, i32 %biases_buf_1_read, i32 %conv_to_pool_streams_1" [conv.cc:86]   --->   Operation 29 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln87 = call void @convolution.2, i32 %pad_img2, i32 %weight_buf_2, i32 %biases_buf_2_read, i32 %conv_to_pool_streams_2" [conv.cc:87]   --->   Operation 30 'call' 'call_ln87' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln88 = call void @convolution.3, i32 %pad_img3, i32 %weight_buf_3, i32 %biases_buf_3_read, i32 %conv_to_pool_streams_3" [conv.cc:88]   --->   Operation 31 'call' 'call_ln88' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln89 = call void @convolution.4, i32 %pad_img4, i32 %weight_buf_4, i32 %biases_buf_4_read, i32 %conv_to_pool_streams_4" [conv.cc:89]   --->   Operation 32 'call' 'call_ln89' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln90 = call void @convolution.5, i32 %pad_img5, i32 %weight_buf_5, i32 %biases_buf_5_read, i32 %conv_to_pool_streams_5" [conv.cc:90]   --->   Operation 33 'call' 'call_ln90' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln91 = call void @convolution.6, i32 %pad_img6, i32 %weight_buf_6, i32 %biases_buf_6_read, i32 %conv_to_pool_streams_6" [conv.cc:91]   --->   Operation 34 'call' 'call_ln91' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln92 = call void @convolution.7, i32 %pad_img7, i32 %weight_buf_7, i32 %biases_buf_7_read, i32 %conv_to_pool_streams_7" [conv.cc:92]   --->   Operation 35 'call' 'call_ln92' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln93 = ret" [conv.cc:93]   --->   Operation 36 'ret' 'ret_ln93' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pad_img]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ pad_img7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ weight_buf_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ weight_buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ weight_buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ weight_buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ weight_buf_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ weight_buf_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ weight_buf_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ weight_buf_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ biases_buf_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_buf_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_buf_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_buf_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_buf_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_buf_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_buf_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ biases_buf_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_to_pool_streams_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_to_pool_streams_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_to_pool_streams_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_to_pool_streams_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_to_pool_streams_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_to_pool_streams_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_to_pool_streams_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_to_pool_streams_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
biases_buf_7_read        (read                ) [ 001]
biases_buf_6_read        (read                ) [ 001]
biases_buf_5_read        (read                ) [ 001]
biases_buf_4_read        (read                ) [ 001]
biases_buf_3_read        (read                ) [ 001]
biases_buf_2_read        (read                ) [ 001]
biases_buf_1_read        (read                ) [ 001]
biases_buf_0_read        (read                ) [ 001]
specdataflowpipeline_ln8 (specdataflowpipeline) [ 000]
specinterface_ln0        (specinterface       ) [ 000]
specinterface_ln0        (specinterface       ) [ 000]
specinterface_ln0        (specinterface       ) [ 000]
specinterface_ln0        (specinterface       ) [ 000]
specinterface_ln0        (specinterface       ) [ 000]
specinterface_ln0        (specinterface       ) [ 000]
specinterface_ln0        (specinterface       ) [ 000]
specinterface_ln0        (specinterface       ) [ 000]
call_ln85                (call                ) [ 000]
call_ln86                (call                ) [ 000]
call_ln87                (call                ) [ 000]
call_ln88                (call                ) [ 000]
call_ln89                (call                ) [ 000]
call_ln90                (call                ) [ 000]
call_ln91                (call                ) [ 000]
call_ln92                (call                ) [ 000]
ret_ln93                 (ret                 ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pad_img">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pad_img1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img1"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pad_img2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img2"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pad_img3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img3"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pad_img4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img4"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pad_img5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img5"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pad_img6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img6"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pad_img7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img7"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weight_buf_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weight_buf_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weight_buf_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weight_buf_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weight_buf_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf_4"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weight_buf_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf_5"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="weight_buf_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf_6"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="weight_buf_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf_7"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="biases_buf_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_buf_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="biases_buf_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_buf_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="biases_buf_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_buf_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="biases_buf_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_buf_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="biases_buf_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_buf_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="biases_buf_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_buf_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="biases_buf_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_buf_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="biases_buf_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_buf_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="conv_to_pool_streams_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_streams_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="conv_to_pool_streams_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_streams_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="conv_to_pool_streams_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_streams_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="conv_to_pool_streams_3">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_streams_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="conv_to_pool_streams_4">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_streams_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="conv_to_pool_streams_5">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_streams_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="conv_to_pool_streams_6">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_streams_6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="conv_to_pool_streams_7">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_streams_7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution.1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution.2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution.3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution.4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution.5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution.6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution.7"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="biases_buf_7_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_buf_7_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="biases_buf_6_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_buf_6_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="biases_buf_5_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_buf_5_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="biases_buf_4_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_buf_4_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="biases_buf_3_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_buf_3_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="biases_buf_2_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_buf_2_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="biases_buf_1_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_buf_1_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="biases_buf_0_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_buf_0_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_convolution_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="32" slack="0"/>
<pin id="146" dir="0" index="3" bw="32" slack="0"/>
<pin id="147" dir="0" index="4" bw="32" slack="0"/>
<pin id="148" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln85/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_convolution_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="32" slack="0"/>
<pin id="158" dir="0" index="3" bw="32" slack="0"/>
<pin id="159" dir="0" index="4" bw="32" slack="0"/>
<pin id="160" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln86/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_convolution_2_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="32" slack="0"/>
<pin id="170" dir="0" index="3" bw="32" slack="0"/>
<pin id="171" dir="0" index="4" bw="32" slack="0"/>
<pin id="172" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln87/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_convolution_3_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="32" slack="0"/>
<pin id="182" dir="0" index="3" bw="32" slack="0"/>
<pin id="183" dir="0" index="4" bw="32" slack="0"/>
<pin id="184" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln88/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_convolution_4_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="0" index="2" bw="32" slack="0"/>
<pin id="194" dir="0" index="3" bw="32" slack="0"/>
<pin id="195" dir="0" index="4" bw="32" slack="0"/>
<pin id="196" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln89/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_convolution_5_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="32" slack="0"/>
<pin id="206" dir="0" index="3" bw="32" slack="0"/>
<pin id="207" dir="0" index="4" bw="32" slack="0"/>
<pin id="208" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln90/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_convolution_6_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="32" slack="0"/>
<pin id="218" dir="0" index="3" bw="32" slack="0"/>
<pin id="219" dir="0" index="4" bw="32" slack="0"/>
<pin id="220" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln91/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_convolution_7_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="32" slack="0"/>
<pin id="230" dir="0" index="3" bw="32" slack="0"/>
<pin id="231" dir="0" index="4" bw="32" slack="0"/>
<pin id="232" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln92/1 "/>
</bind>
</comp>

<comp id="238" class="1005" name="biases_buf_7_read_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="biases_buf_7_read "/>
</bind>
</comp>

<comp id="243" class="1005" name="biases_buf_6_read_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="biases_buf_6_read "/>
</bind>
</comp>

<comp id="248" class="1005" name="biases_buf_5_read_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="biases_buf_5_read "/>
</bind>
</comp>

<comp id="253" class="1005" name="biases_buf_4_read_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="biases_buf_4_read "/>
</bind>
</comp>

<comp id="258" class="1005" name="biases_buf_3_read_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="biases_buf_3_read "/>
</bind>
</comp>

<comp id="263" class="1005" name="biases_buf_2_read_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="biases_buf_2_read "/>
</bind>
</comp>

<comp id="268" class="1005" name="biases_buf_1_read_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="biases_buf_1_read "/>
</bind>
</comp>

<comp id="273" class="1005" name="biases_buf_0_read_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="biases_buf_0_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="98"><net_src comp="64" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="46" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="64" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="44" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="64" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="42" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="64" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="40" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="64" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="38" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="64" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="64" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="64" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="32" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="149"><net_src comp="66" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="0" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="152"><net_src comp="136" pin="2"/><net_sink comp="142" pin=3"/></net>

<net id="153"><net_src comp="48" pin="0"/><net_sink comp="142" pin=4"/></net>

<net id="161"><net_src comp="68" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="2" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="164"><net_src comp="130" pin="2"/><net_sink comp="154" pin=3"/></net>

<net id="165"><net_src comp="50" pin="0"/><net_sink comp="154" pin=4"/></net>

<net id="173"><net_src comp="70" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="4" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="176"><net_src comp="124" pin="2"/><net_sink comp="166" pin=3"/></net>

<net id="177"><net_src comp="52" pin="0"/><net_sink comp="166" pin=4"/></net>

<net id="185"><net_src comp="72" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="6" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="22" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="188"><net_src comp="118" pin="2"/><net_sink comp="178" pin=3"/></net>

<net id="189"><net_src comp="54" pin="0"/><net_sink comp="178" pin=4"/></net>

<net id="197"><net_src comp="74" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="8" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="200"><net_src comp="112" pin="2"/><net_sink comp="190" pin=3"/></net>

<net id="201"><net_src comp="56" pin="0"/><net_sink comp="190" pin=4"/></net>

<net id="209"><net_src comp="76" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="10" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="26" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="212"><net_src comp="106" pin="2"/><net_sink comp="202" pin=3"/></net>

<net id="213"><net_src comp="58" pin="0"/><net_sink comp="202" pin=4"/></net>

<net id="221"><net_src comp="78" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="12" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="28" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="224"><net_src comp="100" pin="2"/><net_sink comp="214" pin=3"/></net>

<net id="225"><net_src comp="60" pin="0"/><net_sink comp="214" pin=4"/></net>

<net id="233"><net_src comp="80" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="14" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="30" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="236"><net_src comp="94" pin="2"/><net_sink comp="226" pin=3"/></net>

<net id="237"><net_src comp="62" pin="0"/><net_sink comp="226" pin=4"/></net>

<net id="241"><net_src comp="94" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="226" pin=3"/></net>

<net id="246"><net_src comp="100" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="214" pin=3"/></net>

<net id="251"><net_src comp="106" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="202" pin=3"/></net>

<net id="256"><net_src comp="112" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="190" pin=3"/></net>

<net id="261"><net_src comp="118" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="178" pin=3"/></net>

<net id="266"><net_src comp="124" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="166" pin=3"/></net>

<net id="271"><net_src comp="130" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="154" pin=3"/></net>

<net id="276"><net_src comp="136" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="142" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_to_pool_streams_0 | {1 2 }
	Port: conv_to_pool_streams_1 | {1 2 }
	Port: conv_to_pool_streams_2 | {1 2 }
	Port: conv_to_pool_streams_3 | {1 2 }
	Port: conv_to_pool_streams_4 | {1 2 }
	Port: conv_to_pool_streams_5 | {1 2 }
	Port: conv_to_pool_streams_6 | {1 2 }
	Port: conv_to_pool_streams_7 | {1 2 }
 - Input state : 
	Port: convolutional_layer : pad_img | {1 2 }
	Port: convolutional_layer : pad_img1 | {1 2 }
	Port: convolutional_layer : pad_img2 | {1 2 }
	Port: convolutional_layer : pad_img3 | {1 2 }
	Port: convolutional_layer : pad_img4 | {1 2 }
	Port: convolutional_layer : pad_img5 | {1 2 }
	Port: convolutional_layer : pad_img6 | {1 2 }
	Port: convolutional_layer : pad_img7 | {1 2 }
	Port: convolutional_layer : weight_buf_0 | {1 2 }
	Port: convolutional_layer : weight_buf_1 | {1 2 }
	Port: convolutional_layer : weight_buf_2 | {1 2 }
	Port: convolutional_layer : weight_buf_3 | {1 2 }
	Port: convolutional_layer : weight_buf_4 | {1 2 }
	Port: convolutional_layer : weight_buf_5 | {1 2 }
	Port: convolutional_layer : weight_buf_6 | {1 2 }
	Port: convolutional_layer : weight_buf_7 | {1 2 }
	Port: convolutional_layer : biases_buf_0 | {1 }
	Port: convolutional_layer : biases_buf_1 | {1 }
	Port: convolutional_layer : biases_buf_2 | {1 }
	Port: convolutional_layer : biases_buf_3 | {1 }
	Port: convolutional_layer : biases_buf_4 | {1 }
	Port: convolutional_layer : biases_buf_5 | {1 }
	Port: convolutional_layer : biases_buf_6 | {1 }
	Port: convolutional_layer : biases_buf_7 | {1 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |     grp_convolution_fu_142    |    10   | 24.1614 |   2741  |   1726  |
|          |    grp_convolution_1_fu_154   |    10   | 24.1614 |   2741  |   1726  |
|          |    grp_convolution_2_fu_166   |    10   | 24.1614 |   2741  |   1726  |
|   call   |    grp_convolution_3_fu_178   |    10   | 24.1614 |   2741  |   1726  |
|          |    grp_convolution_4_fu_190   |    10   | 24.1614 |   2741  |   1726  |
|          |    grp_convolution_5_fu_202   |    10   | 24.1614 |   2741  |   1726  |
|          |    grp_convolution_6_fu_214   |    10   | 24.1614 |   2741  |   1726  |
|          |    grp_convolution_7_fu_226   |    10   | 24.1614 |   2741  |   1726  |
|----------|-------------------------------|---------|---------|---------|---------|
|          |  biases_buf_7_read_read_fu_94 |    0    |    0    |    0    |    0    |
|          | biases_buf_6_read_read_fu_100 |    0    |    0    |    0    |    0    |
|          | biases_buf_5_read_read_fu_106 |    0    |    0    |    0    |    0    |
|   read   | biases_buf_4_read_read_fu_112 |    0    |    0    |    0    |    0    |
|          | biases_buf_3_read_read_fu_118 |    0    |    0    |    0    |    0    |
|          | biases_buf_2_read_read_fu_124 |    0    |    0    |    0    |    0    |
|          | biases_buf_1_read_read_fu_130 |    0    |    0    |    0    |    0    |
|          | biases_buf_0_read_read_fu_136 |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    80   | 193.291 |  21928  |  13808  |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|biases_buf_0_read_reg_273|   32   |
|biases_buf_1_read_reg_268|   32   |
|biases_buf_2_read_reg_263|   32   |
|biases_buf_3_read_reg_258|   32   |
|biases_buf_4_read_reg_253|   32   |
|biases_buf_5_read_reg_248|   32   |
|biases_buf_6_read_reg_243|   32   |
|biases_buf_7_read_reg_238|   32   |
+-------------------------+--------+
|          Total          |   256  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|  grp_convolution_fu_142  |  p3  |   2  |  32  |   64   ||    9    |
| grp_convolution_1_fu_154 |  p3  |   2  |  32  |   64   ||    9    |
| grp_convolution_2_fu_166 |  p3  |   2  |  32  |   64   ||    9    |
| grp_convolution_3_fu_178 |  p3  |   2  |  32  |   64   ||    9    |
| grp_convolution_4_fu_190 |  p3  |   2  |  32  |   64   ||    9    |
| grp_convolution_5_fu_202 |  p3  |   2  |  32  |   64   ||    9    |
| grp_convolution_6_fu_214 |  p3  |   2  |  32  |   64   ||    9    |
| grp_convolution_7_fu_226 |  p3  |   2  |  32  |   64   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   512  ||  12.88  ||    72   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   80   |   193  |  21928 |  13808 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   72   |
|  Register |    -   |    -   |   256  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   80   |   206  |  22184 |  13880 |
+-----------+--------+--------+--------+--------+
