// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module system_top_combine_and_peak_Pipeline_COMBINE (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        re_out_dout,
        re_out_empty_n,
        re_out_read,
        re_out_num_data_valid,
        re_out_fifo_cap,
        im_out_dout,
        im_out_empty_n,
        im_out_read,
        im_out_num_data_valid,
        im_out_fifo_cap,
        sum_out_dout,
        sum_out_empty_n,
        sum_out_read,
        sum_out_num_data_valid,
        sum_out_fifo_cap,
        max_pos_2_out,
        max_pos_2_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [39:0] re_out_dout;
input   re_out_empty_n;
output   re_out_read;
input  [2:0] re_out_num_data_valid;
input  [2:0] re_out_fifo_cap;
input  [39:0] im_out_dout;
input   im_out_empty_n;
output   im_out_read;
input  [2:0] im_out_num_data_valid;
input  [2:0] im_out_fifo_cap;
input  [39:0] sum_out_dout;
input   sum_out_empty_n;
output   sum_out_read;
input  [2:0] sum_out_num_data_valid;
input  [2:0] sum_out_fifo_cap;
output  [31:0] max_pos_2_out;
output   max_pos_2_out_ap_vld;

reg ap_idle;
reg re_out_read;
reg im_out_read;
reg sum_out_read;
reg max_pos_2_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0_grp1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln57_fu_179_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    re_out_blk_n;
wire    ap_block_pp0_stage0_grp1;
reg    im_out_blk_n;
reg    sum_out_blk_n;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
wire    ap_block_pp0_stage0_subdone_grp0;
reg   [9:0] i_031_load_reg_318;
reg    ap_block_pp0_stage0_11001;
reg   [9:0] i_031_load_reg_318_pp0_iter1_reg;
reg   [9:0] i_031_load_reg_318_pp0_iter2_reg;
wire   [31:0] corr_re_fu_145_p2;
reg   [31:0] corr_re_reg_324;
reg    ap_block_pp0_stage0_11001_grp1;
wire   [31:0] corr_im_fu_167_p2;
reg   [31:0] corr_im_reg_329;
reg   [0:0] icmp_ln57_reg_334;
reg   [0:0] icmp_ln57_reg_334_pp0_iter1_reg;
reg   [0:0] icmp_ln57_reg_334_pp0_iter2_reg;
wire   [71:0] mul_ln65_fu_99_p2;
reg   [71:0] mul_ln65_reg_338;
wire   [71:0] mul_ln65_1_fu_103_p2;
reg   [71:0] mul_ln65_1_reg_343;
reg   [47:0] metric_reg_348;
reg   [9:0] i_031_fu_62;
wire   [9:0] i_fu_173_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_i_031_load;
wire    ap_block_pp0_stage0;
reg   [31:0] max_pos3_fu_66;
wire   [31:0] max_pos_fu_278_p3;
wire    ap_block_pp0_stage0_grp0;
reg   [47:0] max_metric4_fu_70;
wire   [47:0] max_metric_fu_270_p3;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
wire    ap_block_pp0_stage0_01001_grp0;
wire  signed [35:0] mul_ln65_fu_99_p0;
wire  signed [71:0] sext_ln65_fu_197_p1;
wire  signed [35:0] mul_ln65_fu_99_p1;
wire  signed [35:0] mul_ln65_1_fu_103_p0;
wire  signed [71:0] sext_ln66_fu_210_p1;
wire  signed [35:0] mul_ln65_1_fu_103_p1;
wire   [31:0] trunc_ln_fu_125_p4;
wire   [31:0] trunc_ln63_1_fu_135_p4;
wire   [31:0] trunc_ln9_fu_151_p4;
wire   [31:0] add_ln64_fu_161_p2;
wire   [35:0] shl_ln_fu_190_p3;
wire   [35:0] shl_ln3_fu_203_p3;
wire   [71:0] add_ln65_fu_216_p2;
wire   [9:0] add_ln72_fu_246_p2;
wire   [0:0] icmp_ln70_fu_241_p2;
wire   [31:0] zext_ln70_fu_251_p1;
wire   [0:0] icmp_ln69_fu_236_p2;
wire   [47:0] max_metric_1_fu_255_p3;
wire   [31:0] max_pos_1_fu_262_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 i_031_fu_62 = 10'd0;
#0 max_pos3_fu_66 = 32'd0;
#0 max_metric4_fu_70 = 48'd0;
#0 ap_done_reg = 1'b0;
end

system_top_mul_36s_36s_72_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 36 ),
    .dout_WIDTH( 72 ))
mul_36s_36s_72_1_1_U164(
    .din0(mul_ln65_fu_99_p0),
    .din1(mul_ln65_fu_99_p1),
    .dout(mul_ln65_fu_99_p2)
);

system_top_mul_36s_36s_72_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 36 ),
    .din1_WIDTH( 36 ),
    .dout_WIDTH( 72 ))
mul_36s_36s_72_1_1_U165(
    .din0(mul_ln65_1_fu_103_p0),
    .din1(mul_ln65_1_fu_103_p1),
    .dout(mul_ln65_1_fu_103_p2)
);

system_top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
            ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_start_int == 1'b1)) begin
            i_031_fu_62 <= i_fu_173_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_031_fu_62 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_metric4_fu_70 <= 48'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            max_metric4_fu_70 <= max_metric_fu_270_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            max_pos3_fu_66 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            max_pos3_fu_66 <= max_pos_fu_278_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        i_031_load_reg_318 <= ap_sig_allocacmp_i_031_load;
        i_031_load_reg_318_pp0_iter1_reg <= i_031_load_reg_318;
        icmp_ln57_reg_334 <= icmp_ln57_fu_179_p2;
        icmp_ln57_reg_334_pp0_iter1_reg <= icmp_ln57_reg_334;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        corr_im_reg_329 <= corr_im_fu_167_p2;
        corr_re_reg_324 <= corr_re_fu_145_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        i_031_load_reg_318_pp0_iter2_reg <= i_031_load_reg_318_pp0_iter1_reg;
        icmp_ln57_reg_334_pp0_iter2_reg <= icmp_ln57_reg_334_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        metric_reg_348 <= {{add_ln65_fu_216_p2[71:24]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln65_1_reg_343 <= mul_ln65_1_fu_103_p2;
        mul_ln65_reg_338 <= mul_ln65_fu_99_p2;
    end
end

always @ (*) begin
    if (((icmp_ln57_fu_179_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_031_load = 10'd0;
    end else begin
        ap_sig_allocacmp_i_031_load = i_031_fu_62;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        im_out_blk_n = im_out_empty_n;
    end else begin
        im_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        im_out_read = 1'b1;
    end else begin
        im_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln57_reg_334_pp0_iter2_reg == 1'd1))) begin
        max_pos_2_out_ap_vld = 1'b1;
    end else begin
        max_pos_2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        re_out_blk_n = re_out_empty_n;
    end else begin
        re_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        re_out_read = 1'b1;
    end else begin
        re_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out_blk_n = sum_out_empty_n;
    end else begin
        sum_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_out_read = 1'b1;
    end else begin
        sum_out_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln64_fu_161_p2 = (trunc_ln63_1_fu_135_p4 + trunc_ln_fu_125_p4);

assign add_ln65_fu_216_p2 = (mul_ln65_1_reg_343 + mul_ln65_reg_338);

assign add_ln72_fu_246_p2 = ($signed(i_031_load_reg_318_pp0_iter2_reg) + $signed(10'd865));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp1));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp1));
end

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0_grp1));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_grp1 = ((sum_out_empty_n == 1'b0) | (im_out_empty_n == 1'b0) | (re_out_empty_n == 1'b0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign corr_im_fu_167_p2 = (trunc_ln9_fu_151_p4 - add_ln64_fu_161_p2);

assign corr_re_fu_145_p2 = (trunc_ln_fu_125_p4 - trunc_ln63_1_fu_135_p4);

assign i_fu_173_p2 = (ap_sig_allocacmp_i_031_load + 10'd1);

assign icmp_ln57_fu_179_p2 = ((ap_sig_allocacmp_i_031_load == 10'd639) ? 1'b1 : 1'b0);

assign icmp_ln69_fu_236_p2 = ((i_031_load_reg_318_pp0_iter2_reg > 10'd158) ? 1'b1 : 1'b0);

assign icmp_ln70_fu_241_p2 = (($signed(metric_reg_348) > $signed(max_metric4_fu_70)) ? 1'b1 : 1'b0);

assign max_metric_1_fu_255_p3 = ((icmp_ln70_fu_241_p2[0:0] == 1'b1) ? metric_reg_348 : max_metric4_fu_70);

assign max_metric_fu_270_p3 = ((icmp_ln69_fu_236_p2[0:0] == 1'b1) ? max_metric_1_fu_255_p3 : max_metric4_fu_70);

assign max_pos_1_fu_262_p3 = ((icmp_ln70_fu_241_p2[0:0] == 1'b1) ? zext_ln70_fu_251_p1 : max_pos3_fu_66);

assign max_pos_2_out = ((icmp_ln69_fu_236_p2[0:0] == 1'b1) ? max_pos_1_fu_262_p3 : max_pos3_fu_66);

assign max_pos_fu_278_p3 = ((icmp_ln69_fu_236_p2[0:0] == 1'b1) ? max_pos_1_fu_262_p3 : max_pos3_fu_66);

assign mul_ln65_1_fu_103_p0 = sext_ln66_fu_210_p1;

assign mul_ln65_1_fu_103_p1 = sext_ln66_fu_210_p1;

assign mul_ln65_fu_99_p0 = sext_ln65_fu_197_p1;

assign mul_ln65_fu_99_p1 = sext_ln65_fu_197_p1;

assign sext_ln65_fu_197_p1 = $signed(shl_ln_fu_190_p3);

assign sext_ln66_fu_210_p1 = $signed(shl_ln3_fu_203_p3);

assign shl_ln3_fu_203_p3 = {{corr_im_reg_329}, {4'd0}};

assign shl_ln_fu_190_p3 = {{corr_re_reg_324}, {4'd0}};

assign trunc_ln63_1_fu_135_p4 = {{im_out_dout[36:5]}};

assign trunc_ln9_fu_151_p4 = {{sum_out_dout[36:5]}};

assign trunc_ln_fu_125_p4 = {{re_out_dout[36:5]}};

assign zext_ln70_fu_251_p1 = add_ln72_fu_246_p2;

endmodule //system_top_combine_and_peak_Pipeline_COMBINE
