// Seed: 2703342855
module module_0 ();
  id_1(
      .id_0(id_2), .id_1(id_2), .id_2(1), .id_3(1), .id_4(id_2), .id_5(id_2), .id_6(1)
  );
  assign id_2 = 1'b0;
  assign module_1.type_13 = 0;
  tri id_4 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input supply0 id_4,
    output logic id_5,
    input supply0 id_6,
    input logic id_7
);
  initial begin : LABEL_0
    if (id_4) id_5 = 1 - 1'd0;
    id_5 <= id_7;
  end
  always_comb @(posedge 1);
  wire id_9;
  module_0 modCall_1 ();
endmodule
