// Seed: 2813100613
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output logic [7:0] id_2;
  input wire id_1;
  assign id_2[-1] = -1'd0;
  wire id_8;
  logic [1 : -1] id_9 = -1;
  localparam id_10 = -1;
  assign id_8 = id_1;
endmodule
module module_1 #(
    parameter id_17 = 32'd42
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout logic [7:0] id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_5,
      id_9,
      id_5,
      id_8,
      id_7
  );
  input wire id_2;
  output wire id_1;
  logic [7:0]
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      _id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26;
  wire id_27;
  assign id_14[id_17] = -1;
  assign id_12 = id_25;
endmodule
