---
layout: archive
title: "CV"
permalink: /cv/
author_profile: true
redirect_from:
  - /resume
---

{% include base_path %}

Education
======
* B.E. in Wuhan University, 2022
* Ph.D. in Fudan University, 2027 (expected)

Work experience
======
* Oct. 2021‑Apr. 2022: Hardware Engineer Intern
  * Zhcltech Technology Co., Ltd 
  * Duties included: Participated in the design of a CSR Ring and a small SoC of a high-performance AI training and inference chip which is tapped out in TSMC 12nm.
  * Supervisor: Hanxun Zheng

* Aug. 2023‑Jan. 2024: Research Intern
  * [Ant Research, Ant Group](https://www.antgroup.com/)
  * Duties included: Investigating circuit optimizations for the pipeline‑based Number Theoretic Transform and optimizing the design of MDC‑type NTT
from a hardware architecture perspective
  * Supervisor: [Shoumeng Yan](https://www.linkedin.com/in/shoumengyan/)

Skills
======
* (System) Verilog HDL
* Python
* C/C++
* Vivado
* VCS
* Verdi
* Keil
* Design Compiler
* English (IELTS): overall 7.5
  * Listening 8.5
  * Reading 8
  * Writing 6.5
  * Speaking 6

Publications
======
  <ul>{% for post in site.publications %}
    {% include archive-single-cv.html %}
  {% endfor %}</ul>
  
%Talks
%======
%  <ul>{% for post in site.talks %}
%    {% include archive-single-talk-cv.html %}
%  {% endfor %}</ul>
  
Teaching
======
  <ul>{% for post in site.teaching %}
    {% include archive-single-cv.html %}
  {% endfor %}</ul>
  
