----------Cycle 1----------
Int registers: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 2----------
Int registers: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
*****Decode
Decode: { op: ORI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 24, floatValue: null, RegIndex: null, RegType: null }, instruction address: 1, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: ORI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 2, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 124, floatValue: null, RegIndex: null, RegType: null }, instruction address: 2, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: ORI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 3, floatValue: null, RegIndex: null, RegType: null }, instruction address: 3, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: ORI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 24, floatValue: null, RegIndex: null, RegType: null }, instruction address: 4, memory address: 0, stNum: 0, robSlot: 0, }
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 3----------
Int registers: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
Station 0 reserved by instruction:{ op: ORI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 24, floatValue: null, RegIndex: null, RegType: null }, instruction address: 1, memory address: -1, stNum: 0, robSlot: 0, }
Station 0 status is: srcName:-1,destName:-1,targetName:-1
Station 1 reserved by instruction:{ op: ORI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 2, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 124, floatValue: null, RegIndex: null, RegType: null }, instruction address: 2, memory address: -1, stNum: 1, robSlot: 1, }
Station 1 status is: srcName:-1,destName:-1,targetName:-1
Station 2 reserved by instruction:{ op: ORI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 3, floatValue: null, RegIndex: null, RegType: null }, instruction address: 3, memory address: -1, stNum: 2, robSlot: 2, }
Station 2 status is: srcName:-1,destName:-1,targetName:-1
Station 3 reserved by instruction:{ op: ORI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 24, floatValue: null, RegIndex: null, RegType: null }, instruction address: 4, memory address: -1, stNum: 3, robSlot: 3, }
Station 3 status is: srcName:-1,destName:-1,targetName:-1
*****Decode
Decode: { op: ORI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 224, floatValue: null, RegIndex: null, RegType: null }, instruction address: 5, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 6, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: S.D, unit: Store, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 8, memory address: 0, stNum: 0, robSlot: 0, }
*****Fetch
0 1 2 3 -1
----------Cycle 4----------
Int registers: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: ORI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 24, floatValue: null, RegIndex: null, RegType: null }, instruction address: 1, memory address: -1, stNum: 0, robSlot: 0, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
Decode: { op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 9, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 10, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: BNEZ, unit: BU, dest: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 5, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 11, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 12, memory address: 0, stNum: 0, robSlot: 0, }
*****Fetch
0 1 2 3 -1
----------Cycle 5----------
Int registers: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
Staged writeback of 24 to ROB slot 0.
{ op: ORI, unit: INT, dest: { intValue: 24, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 24, floatValue: null, RegIndex: null, RegType: null }, instruction address: 1, memory address: -1, stNum: 0, robSlot: 0, }
Freed reservation station.
Staged writeback of 3 to ROB slot 2.
{ op: ORI, unit: INT, dest: { intValue: 3, floatValue: null, RegIndex: 4, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 3, floatValue: null, RegIndex: null, RegType: null }, instruction address: 3, memory address: -1, stNum: 2, robSlot: 2, }
Freed reservation station.
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: ORI, unit: INT, dest: { intValue: 24, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 24, floatValue: null, RegIndex: null, RegType: null }, instruction address: 1, memory address: -1, stNum: 0, robSlot: 0, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
0 1 2 3 -1
----------Cycle 6----------
Int registers: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: [0, 2]
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: ORI, unit: INT, dest: { intValue: 24, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 24, floatValue: null, RegIndex: null, RegType: null }, instruction address: 1, memory address: -1, stNum: 0, robSlot: 0, }
true
Flush flag is: false
Staged for commit: 
{ op: ORI, unit: INT, dest: { intValue: 24, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 24, floatValue: null, RegIndex: null, RegType: null }, instruction address: 1, memory address: -1, stNum: 0, robSlot: 0, }
*****Reservation Stations
*****Issue
Station 0 reserved by instruction:{ op: ORI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 224, floatValue: null, RegIndex: null, RegType: null }, instruction address: 5, memory address: -1, stNum: 0, robSlot: 4, }
Station 0 status is: srcName:-1,destName:-1,targetName:-1
Station 6 is waiting
Station 6 reserved by instruction:{ op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 6, memory address: -1, stNum: 6, robSlot: 5, }
Station 6 status is: srcName:4,destName:-1,targetName:-1
Station 12 is waiting
Station 12 reserved by instruction:{ op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: -1, stNum: 12, robSlot: 6, }
Station 12 status is: srcName:5,destName:-1,targetName:-1
Station 9 is waiting
Station 9 is waiting
Station 9 reserved by instruction:{ op: S.D, unit: Store, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 8, memory address: -1, stNum: 9, robSlot: 7, }
Station 9 status is: srcName:4,destName:6,targetName:-1
*****Decode
Decode: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 13, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: SUB.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 8, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 2, RegType: FLOAT }, instruction address: 15, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: S.D, unit: Store, dest: { intValue: null, floatValue: null, RegIndex: 8, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 16, memory address: 0, stNum: 0, robSlot: 0, }
*****Fetch
0 1 2 3 4
----------Cycle 7----------
Int registers: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: [0]
[0, 24, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Execution INT
Staged writeback of 124 to ROB slot 1.
{ op: ORI, unit: INT, dest: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 124, floatValue: null, RegIndex: null, RegType: null }, instruction address: 2, memory address: -1, stNum: 1, robSlot: 1, }
Freed reservation station.
Staged writeback of 24 to ROB slot 3.
{ op: ORI, unit: INT, dest: { intValue: 24, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 24, floatValue: null, RegIndex: null, RegType: null }, instruction address: 4, memory address: -1, stNum: 3, robSlot: 3, }
Freed reservation station.
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: ORI, unit: INT, dest: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 124, floatValue: null, RegIndex: null, RegType: null }, instruction address: 2, memory address: -1, stNum: 1, robSlot: 1, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
Station 2 is waiting
Station 2 reserved by instruction:{ op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 9, memory address: -1, stNum: 2, robSlot: 8, }
Station 2 status is: srcName:3,destName:-1,targetName:-1
*****Decode
Decode: { op: ADD.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 2, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 10, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 2, RegType: FLOAT }, instruction address: 17, memory address: 0, stNum: 0, robSlot: 0, }
*****Fetch
-1 1 2 8 4
----------Cycle 8----------
Int registers: [0, 24, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: [1, 3]
Stations 2 is not waiting
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: ORI, unit: INT, dest: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 124, floatValue: null, RegIndex: null, RegType: null }, instruction address: 2, memory address: -1, stNum: 1, robSlot: 1, }
true
Flush flag is: false
Staged for commit: 
{ op: ORI, unit: INT, dest: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 124, floatValue: null, RegIndex: null, RegType: null }, instruction address: 2, memory address: -1, stNum: 1, robSlot: 1, }
Staged for commit: 
{ op: ORI, unit: INT, dest: { intValue: 3, floatValue: null, RegIndex: 4, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 3, floatValue: null, RegIndex: null, RegType: null }, instruction address: 3, memory address: -1, stNum: 2, robSlot: 2, }
Staged for commit: 
{ op: ORI, unit: INT, dest: { intValue: 24, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 24, floatValue: null, RegIndex: null, RegType: null }, instruction address: 4, memory address: -1, stNum: 3, robSlot: 3, }
*****Reservation Stations
*****Issue
Station 1 is waiting
Station 1 reserved by instruction:{ op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 10, memory address: -1, stNum: 1, robSlot: 9, }
Station 1 status is: srcName:4,destName:-1,targetName:-1
Station 17 is waiting
Station 17 reserved by instruction:{ op: BNEZ, unit: BU, dest: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 5, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 11, memory address: -1, stNum: 17, robSlot: 10, }
Station 17 status is: srcName:-1,destName:8,targetName:-1
Station 7 reserved by instruction:{ op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: 24, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 12, memory address: -1, stNum: 7, robSlot: 11, }
Station 7 status is: srcName:-1,destName:-1,targetName:-1
Station 8 is waiting
Station 8 reserved by instruction:{ op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 13, memory address: -1, stNum: 8, robSlot: 12, }
Station 8 status is: srcName:1,destName:-1,targetName:-1
*****Decode
Decode: { op: S.D, unit: Store, dest: { intValue: null, floatValue: null, RegIndex: 2, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 18, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 19, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 2, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 20, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: BNEZ, unit: BU, dest: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 11, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 21, memory address: 0, stNum: 0, robSlot: 0, }
*****Fetch
-1 1 2 8 9
----------Cycle 9----------
Int registers: [0, 24, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: [1, 2, 3]
Stations 8 is not waiting
[0, 24, 124, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
[0, 24, 124, 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
[0, 24, 124, 0, 3, 24, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Execution INT
Staged writeback of 224 to ROB slot 4.
{ op: ORI, unit: INT, dest: { intValue: 224, floatValue: null, RegIndex: 6, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 224, floatValue: null, RegIndex: null, RegType: null }, instruction address: 5, memory address: -1, stNum: 0, robSlot: 4, }
Freed reservation station.
Staged writeback of 16 to ROB slot 8.
{ op: DADDI, unit: INT, dest: { intValue: 16, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 24, floatValue: null, RegIndex: 5, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 9, memory address: -1, stNum: 2, robSlot: 8, }
Freed reservation station.
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: ORI, unit: INT, dest: { intValue: 224, floatValue: null, RegIndex: 6, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 224, floatValue: null, RegIndex: null, RegType: null }, instruction address: 5, memory address: -1, stNum: 0, robSlot: 4, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
Station 13 is waiting
Station 13 reserved by instruction:{ op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 13, robSlot: 13, }
Station 13 status is: srcName:12,destName:-1,targetName:11
Station 14 is waiting
Station 14 reserved by instruction:{ op: SUB.D, unit: FPU, dest: { intValue: null, floatValue: 0.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 15, memory address: -1, stNum: 14, robSlot: 14, }
Station 14 status is: srcName:13,destName:-1,targetName:-1
Station 10 is waiting
Station 10 reserved by instruction:{ op: S.D, unit: Store, dest: { intValue: null, floatValue: null, RegIndex: 8, RegType: FLOAT }, src: { intValue: 24, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 16, memory address: -1, stNum: 10, robSlot: 15, }
Station 10 status is: srcName:-1,destName:14,targetName:-1
Station 15 reserved by instruction:{ op: ADD.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 2, RegType: FLOAT }, src: { intValue: null, floatValue: 0.0, RegIndex: 10, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 17, memory address: -1, stNum: 15, robSlot: 16, }
Station 15 status is: srcName:-1,destName:-1,targetName:-1
*****Decode
*****Fetch
-1 -1 -1 8 9
----------Cycle 10----------
Int registers: [0, 24, 124, 0, 3, 24, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: [4, 8]
Stations 1 is not waiting
Stations 6 is not waiting
Stations 17 is not waiting
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: ORI, unit: INT, dest: { intValue: 224, floatValue: null, RegIndex: 6, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 224, floatValue: null, RegIndex: null, RegType: null }, instruction address: 5, memory address: -1, stNum: 0, robSlot: 4, }
true
Flush flag is: false
Staged for commit: 
{ op: ORI, unit: INT, dest: { intValue: 224, floatValue: null, RegIndex: 6, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 0, RegType: INT }, target: { intValue: 224, floatValue: null, RegIndex: null, RegType: null }, instruction address: 5, memory address: -1, stNum: 0, robSlot: 4, }
*****Reservation Stations
*****Issue
Station 11 is waiting
Station 11 reserved by instruction:{ op: S.D, unit: Store, dest: { intValue: null, floatValue: null, RegIndex: 2, RegType: FLOAT }, src: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 18, memory address: -1, stNum: 11, robSlot: 17, }
Station 11 status is: srcName:-1,destName:16,targetName:-1
Station 0 reserved by instruction:{ op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 24, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 19, memory address: -1, stNum: 0, robSlot: 18, }
Station 0 status is: srcName:-1,destName:-1,targetName:-1
Station 2 reserved by instruction:{ op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 2, RegType: INT }, src: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 20, memory address: -1, stNum: 2, robSlot: 19, }
Station 2 status is: srcName:-1,destName:-1,targetName:-1
Station 18 is waiting
Station 18 reserved by instruction:{ op: BNEZ, unit: BU, dest: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 11, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 21, memory address: -1, stNum: 18, robSlot: 20, }
Station 18 status is: srcName:-1,destName:18,targetName:-1
*****Decode
*****Fetch
18 19 -1 8 9
----------Cycle 11----------
Int registers: [0, 24, 124, 0, 3, 24, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: [4]
[0, 24, 124, 0, 3, 24, 224, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Execution INT
Staged writeback of 216 to ROB slot 9.
{ op: DADDI, unit: INT, dest: { intValue: 216, floatValue: null, RegIndex: 6, RegType: INT }, src: { intValue: 224, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 10, memory address: -1, stNum: 1, robSlot: 9, }
Freed reservation station.
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Staged writeback of 0 to ROB slot 10.
{ op: BNEZ, unit: BU, dest: { intValue: 16, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 5, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 11, memory address: -1, stNum: 17, robSlot: 10, }
Freed reservation station.
Branch outcome is:{ op: BNEZ, unit: BU, dest: { intValue: 16, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 5, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 11, memory address: -1, stNum: 17, robSlot: 10, }
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: 224, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 6, memory address: 224, stNum: 6, robSlot: 5, }
false
Flush flag is: false
*****Branch - flush pipeline
Branch rob slot for flushing: 10
Setting flush flag to true for: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: 24, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 12, memory address: -1, stNum: 7, robSlot: 11, }
Setting flush flag to true for: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, src: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 13, memory address: -1, stNum: 8, robSlot: 12, }
Setting flush flag to true for: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 13, robSlot: 13, }
Setting flush flag to true for: { op: SUB.D, unit: FPU, dest: { intValue: null, floatValue: 0.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 15, memory address: -1, stNum: 14, robSlot: 14, }
Setting flush flag to true for: { op: S.D, unit: Store, dest: { intValue: null, floatValue: null, RegIndex: 8, RegType: FLOAT }, src: { intValue: 24, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 16, memory address: -1, stNum: 10, robSlot: 15, }
Setting flush flag to true for: { op: ADD.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 2, RegType: FLOAT }, src: { intValue: null, floatValue: 0.0, RegIndex: 10, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 17, memory address: -1, stNum: 15, robSlot: 16, }
Setting flush flag to true for: { op: S.D, unit: Store, dest: { intValue: null, floatValue: null, RegIndex: 2, RegType: FLOAT }, src: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 18, memory address: -1, stNum: 11, robSlot: 17, }
Setting flush flag to true for: { op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 24, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 19, memory address: -1, stNum: 0, robSlot: 18, }
Setting flush flag to true for: { op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 2, RegType: INT }, src: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 20, memory address: -1, stNum: 2, robSlot: 19, }
Setting flush flag to true for: { op: BNEZ, unit: BU, dest: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 11, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 21, memory address: -1, stNum: 18, robSlot: 20, }
*****Reservation Stations
*****Issue
18 19 -1 8 9
----------Cycle 12----------
Int registers: [0, 24, 124, 0, 3, 24, 224, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: [9, 10]
Float write queue: []
Commit queue: []
*****Execution INT
Staged writeback of 116 to ROB slot 19.
{ op: DADDI, unit: INT, dest: { intValue: 116, floatValue: null, RegIndex: 2, RegType: INT }, src: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 20, memory address: -1, stNum: 2, robSlot: 19, }
Freed reservation station.
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:{ op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: 224, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 6, memory address: 224, stNum: 6, robSlot: 5, }
Staged writeback of 100.0 to ROB slot 5.
{ op: L.D, unit: Load, dest: { intValue: null, floatValue: 100.0, RegIndex: 0, RegType: FLOAT }, src: { intValue: 224, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 6, memory address: 224, stNum: 6, robSlot: 5, }
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: 100.0, RegIndex: 0, RegType: FLOAT }, src: { intValue: 224, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 6, memory address: 224, stNum: 6, robSlot: 5, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 8 9
----------Cycle 13----------
Int registers: [0, 24, 124, 0, 3, 24, 224, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: [19]
Float write queue: [5]
Stations 12 is not waiting
Commit queue: []
*****Execution INT
Staged writeback of 16 to ROB slot 18.
{ op: DADDI, unit: INT, dest: { intValue: 16, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 24, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 19, memory address: -1, stNum: 0, robSlot: 18, }
Freed reservation station.
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: 100.0, RegIndex: 0, RegType: FLOAT }, src: { intValue: 224, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 6, memory address: 224, stNum: 6, robSlot: 5, }
true
Flush flag is: false
Staged for commit: 
{ op: L.D, unit: Load, dest: { intValue: null, floatValue: 100.0, RegIndex: 0, RegType: FLOAT }, src: { intValue: 224, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 6, memory address: 224, stNum: 6, robSlot: 5, }
*****Reservation Stations
*****Issue
*****Decode
Decode: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 6, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: S.D, unit: Store, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 8, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 9, memory address: 0, stNum: 0, robSlot: 0, }
*****Fetch
Fetched branch: BNEZ R5,5;11;true
18 19 -1 8 9
----------Cycle 14----------
Int registers: [0, 24, 124, 0, 3, 24, 224, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: [18]
Stations 18 is not waiting
Float write queue: []
Commit queue: [5]
[0, 24, 124, 0, 3, 24, 224, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
Freed reservation station.
*****Execution INT
*****Execution FPU
Staged writeback of 0.0 to ROB slot 16.
{ op: ADD.D, unit: FPU, dest: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, src: { intValue: null, floatValue: 0.0, RegIndex: 10, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 17, memory address: -1, stNum: 15, robSlot: 16, }
Freed reservation station.
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: 100.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: -1, stNum: 12, robSlot: 6, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
Decode: { op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 10, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: BNEZ, unit: BU, dest: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 5, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 11, memory address: 0, stNum: 0, robSlot: 0, }
*****Fetch
18 19 -1 8 9
----------Cycle 15----------
Int registers: [0, 24, 124, 0, 3, 24, 224, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: [16]
Stations 11 is not waiting
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Staged writeback of 0 to ROB slot 20.
{ op: BNEZ, unit: BU, dest: { intValue: 16, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 11, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 21, memory address: -1, stNum: 18, robSlot: 20, }
Freed reservation station.
Branch outcome is:{ op: BNEZ, unit: BU, dest: { intValue: 16, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 11, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 21, memory address: -1, stNum: 18, robSlot: 20, }
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: 100.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: -1, stNum: 12, robSlot: 6, }
false
Flush flag is: false
*****Branch - flush pipeline
*****Reservation Stations
*****Issue
18 19 -1 8 9
----------Cycle 16----------
Int registers: [0, 24, 124, 0, 3, 24, 224, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: [20]
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: 100.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: -1, stNum: 12, robSlot: 6, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
Station 6 is waiting
Station 6 reserved by instruction:{ op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 6, memory address: -1, stNum: 6, robSlot: 21, }
Station 6 status is: srcName:9,destName:-1,targetName:-1
Station 15 is waiting
Station 15 reserved by instruction:{ op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: -1, stNum: 15, robSlot: 22, }
Station 15 status is: srcName:21,destName:-1,targetName:-1
*****Decode
Decode: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 6, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: S.D, unit: Store, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 8, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 9, memory address: 0, stNum: 0, robSlot: 0, }
*****Fetch
Fetched branch: BNEZ R5,5;11;true
18 19 -1 8 9
----------Cycle 17----------
Int registers: [0, 24, 124, 0, 3, 24, 224, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
Staged writeback of 0.0 to ROB slot 6.
{ op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: 0.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: 100.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: -1, stNum: 12, robSlot: 6, }
Freed reservation station.
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: 0.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: 100.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: -1, stNum: 12, robSlot: 6, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 8 9
----------Cycle 18----------
Int registers: [0, 24, 124, 0, 3, 24, 224, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: [6]
Stations 9 is not waiting
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: 0.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: 100.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: -1, stNum: 12, robSlot: 6, }
true
Flush flag is: false
Staged for commit: 
{ op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: 0.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: 100.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: -1, stNum: 12, robSlot: 6, }
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
Fetched branch: BNEZ R5,5;11;true
18 19 -1 8 9
----------Cycle 19----------
Int registers: [0, 24, 124, 0, 3, 24, 224, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: [6]
[0, 24, 124, 0, 3, 24, 224, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
LSU instruction is:{ op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: 224, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 8, memory address: 224, stNum: 9, robSlot: 7, }
Staged writeback of 0.0 to ROB slot 7.
{ op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: 224, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 8, memory address: 224, stNum: 9, robSlot: 7, }
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: 224, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 8, memory address: 224, stNum: 9, robSlot: 7, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 8 9
----------Cycle 20----------
Int registers: [0, 24, 124, 0, 3, 24, 224, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: [7]
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: 224, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 8, memory address: 224, stNum: 9, robSlot: 7, }
true
Flush flag is: false
Staged for commit: 
{ op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: 224, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 8, memory address: 224, stNum: 9, robSlot: 7, }
Staged for commit: 
{ op: DADDI, unit: INT, dest: { intValue: 16, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 24, floatValue: null, RegIndex: 5, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 9, memory address: -1, stNum: 2, robSlot: 8, }
Staged for commit: 
{ op: DADDI, unit: INT, dest: { intValue: 216, floatValue: null, RegIndex: 6, RegType: INT }, src: { intValue: 224, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 10, memory address: -1, stNum: 1, robSlot: 9, }
Staged for commit: 
{ op: BNEZ, unit: BU, dest: { intValue: 16, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 5, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 11, memory address: -1, stNum: 17, robSlot: 10, }
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 8 9
----------Cycle 21----------
Int registers: [0, 24, 124, 0, 3, 24, 224, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: [7, 8, 9, 10]
[0, 24, 124, 0, 3, 24, 224, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
Freed reservation station.
[0, 24, 124, 0, 3, 16, 224, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
Stations 6 is not waiting
[0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
[0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: 24, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 12, memory address: 24, stNum: 7, robSlot: 11, }
false
Flush flag is: true
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 -1 -1
----------Cycle 22----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:{ op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: 24, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 12, memory address: 24, stNum: 7, robSlot: 11, }
Staged writeback of 2.0 to ROB slot 11.
{ op: L.D, unit: Load, dest: { intValue: null, floatValue: 2.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: 24, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 12, memory address: 24, stNum: 7, robSlot: 11, }
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: 2.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: 24, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 12, memory address: 24, stNum: 7, robSlot: 11, }
false
Flush flag is: true
*****Reservation Stations
*****Issue
Station 9 is waiting
Station 9 reserved by instruction:{ op: S.D, unit: Store, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: 216, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 8, memory address: -1, stNum: 9, robSlot: 23, }
Station 9 status is: srcName:-1,destName:22,targetName:-1
Station 0 reserved by instruction:{ op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 16, floatValue: null, RegIndex: 5, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 9, memory address: -1, stNum: 0, robSlot: 24, }
Station 0 status is: srcName:-1,destName:-1,targetName:-1
Station 1 reserved by instruction:{ op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, src: { intValue: 216, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 10, memory address: -1, stNum: 1, robSlot: 25, }
Station 1 status is: srcName:-1,destName:-1,targetName:-1
Station 17 is waiting
Station 17 reserved by instruction:{ op: BNEZ, unit: BU, dest: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 5, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 11, memory address: -1, stNum: 17, robSlot: 26, }
Station 17 status is: srcName:-1,destName:24,targetName:-1
*****Decode
Decode: { op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 10, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: BNEZ, unit: BU, dest: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 5, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 11, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 6, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: 0, stNum: 0, robSlot: 0, }
*****Fetch
18 19 -1 24 25
----------Cycle 23----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: [11]
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: 2.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: 24, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 12, memory address: 24, stNum: 7, robSlot: 11, }
true
Flush flag is: true
Flushing from ROB slot 11
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 24----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
Staged writeback of 8 to ROB slot 24.
{ op: DADDI, unit: INT, dest: { intValue: 8, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 16, floatValue: null, RegIndex: 5, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 9, memory address: -1, stNum: 0, robSlot: 24, }
Freed reservation station.
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:{ op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, src: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 13, memory address: 124, stNum: 8, robSlot: 12, }
Staged writeback of 10.0 to ROB slot 12.
{ op: L.D, unit: Load, dest: { intValue: null, floatValue: 10.0, RegIndex: 6, RegType: FLOAT }, src: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 13, memory address: 124, stNum: 8, robSlot: 12, }
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: 10.0, RegIndex: 6, RegType: FLOAT }, src: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 13, memory address: 124, stNum: 8, robSlot: 12, }
false
Flush flag is: true
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 25----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: [24]
Stations 17 is not waiting
Float write queue: [12]
Stations 13 is not waiting
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: 10.0, RegIndex: 6, RegType: FLOAT }, src: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 13, memory address: 124, stNum: 8, robSlot: 12, }
true
Flush flag is: true
Flushing from ROB slot 12
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 26----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
Staged writeback of 208 to ROB slot 25.
{ op: DADDI, unit: INT, dest: { intValue: 208, floatValue: null, RegIndex: 6, RegType: INT }, src: { intValue: 216, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 10, memory address: -1, stNum: 1, robSlot: 25, }
Freed reservation station.
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Staged writeback of 0 to ROB slot 26.
{ op: BNEZ, unit: BU, dest: { intValue: 8, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 5, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 11, memory address: -1, stNum: 17, robSlot: 26, }
Freed reservation station.
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: 10.0, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: 2.0, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 13, robSlot: 13, }
false
Flush flag is: true
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 27----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: [25, 26]
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: 10.0, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: 2.0, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 13, robSlot: 13, }
false
Flush flag is: true
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 28----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: 10.0, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: 2.0, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 13, robSlot: 13, }
false
Flush flag is: true
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 29----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
Staged writeback of 20.0 to ROB slot 13.
{ op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: 20.0, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: 10.0, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: 2.0, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 13, robSlot: 13, }
Freed reservation station.
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: 20.0, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: 10.0, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: 2.0, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 13, robSlot: 13, }
false
Flush flag is: true
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 30----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: [13]
Stations 14 is not waiting
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: 20.0, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: 10.0, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: 2.0, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 13, robSlot: 13, }
true
Flush flag is: true
Flushing from ROB slot 13
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 31----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: SUB.D, unit: FPU, dest: { intValue: null, floatValue: 0.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: null, floatValue: 20.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 15, memory address: -1, stNum: 14, robSlot: 14, }
false
Flush flag is: true
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 32----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: SUB.D, unit: FPU, dest: { intValue: null, floatValue: 0.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: null, floatValue: 20.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 15, memory address: -1, stNum: 14, robSlot: 14, }
false
Flush flag is: true
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 33----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: SUB.D, unit: FPU, dest: { intValue: null, floatValue: 0.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: null, floatValue: 20.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 15, memory address: -1, stNum: 14, robSlot: 14, }
false
Flush flag is: true
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 34----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
Staged writeback of 20.0 to ROB slot 14.
{ op: SUB.D, unit: FPU, dest: { intValue: null, floatValue: 20.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: null, floatValue: 20.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 15, memory address: -1, stNum: 14, robSlot: 14, }
Freed reservation station.
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: SUB.D, unit: FPU, dest: { intValue: null, floatValue: 20.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: null, floatValue: 20.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 15, memory address: -1, stNum: 14, robSlot: 14, }
false
Flush flag is: true
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 35----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: [14]
Stations 10 is not waiting
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: SUB.D, unit: FPU, dest: { intValue: null, floatValue: 20.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: null, floatValue: 20.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 15, memory address: -1, stNum: 14, robSlot: 14, }
true
Flush flag is: true
Flushing from ROB slot 14
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 36----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
LSU instruction is:{ op: S.D, unit: Store, dest: { intValue: null, floatValue: 20.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: 24, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 16, memory address: 24, stNum: 10, robSlot: 15, }
Staged writeback of 20.0 to ROB slot 15.
{ op: S.D, unit: Store, dest: { intValue: null, floatValue: 20.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: 24, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 16, memory address: 24, stNum: 10, robSlot: 15, }
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: S.D, unit: Store, dest: { intValue: null, floatValue: 20.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: 24, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 16, memory address: 24, stNum: 10, robSlot: 15, }
false
Flush flag is: true
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 37----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: [15]
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: S.D, unit: Store, dest: { intValue: null, floatValue: 20.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: 24, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 16, memory address: 24, stNum: 10, robSlot: 15, }
true
Flush flag is: true
Flushing from ROB slot 15
Flushing from ROB slot 16
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 38----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
LSU instruction is:{ op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, src: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 18, memory address: 124, stNum: 11, robSlot: 17, }
Staged writeback of 0.0 to ROB slot 17.
{ op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, src: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 18, memory address: 124, stNum: 11, robSlot: 17, }
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, src: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 18, memory address: 124, stNum: 11, robSlot: 17, }
false
Flush flag is: true
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
18 19 -1 24 25
----------Cycle 39----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: [17]
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, src: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 18, memory address: 124, stNum: 11, robSlot: 17, }
true
Flush flag is: true
Flushing from ROB slot 17
Flushing from ROB slot 18
Flushing from ROB slot 19
Flushing from ROB slot 20
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 24 25
----------Cycle 40----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: 216, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 6, memory address: 216, stNum: 6, robSlot: 21, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 24 25
----------Cycle 41----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:{ op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: 216, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 6, memory address: 216, stNum: 6, robSlot: 21, }
Staged writeback of 200.0 to ROB slot 21.
{ op: L.D, unit: Load, dest: { intValue: null, floatValue: 200.0, RegIndex: 0, RegType: FLOAT }, src: { intValue: 216, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 6, memory address: 216, stNum: 6, robSlot: 21, }
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: 200.0, RegIndex: 0, RegType: FLOAT }, src: { intValue: 216, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 6, memory address: 216, stNum: 6, robSlot: 21, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 24 25
----------Cycle 42----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: [21]
Stations 15 is not waiting
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: 200.0, RegIndex: 0, RegType: FLOAT }, src: { intValue: 216, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 6, memory address: 216, stNum: 6, robSlot: 21, }
true
Flush flag is: false
Staged for commit: 
{ op: L.D, unit: Load, dest: { intValue: null, floatValue: 200.0, RegIndex: 0, RegType: FLOAT }, src: { intValue: 216, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 6, memory address: 216, stNum: 6, robSlot: 21, }
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 24 25
----------Cycle 43----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [100.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: [21]
[0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[200.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
Freed reservation station.
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: 200.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: -1, stNum: 15, robSlot: 22, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 24 25
----------Cycle 44----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [200.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: 200.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: -1, stNum: 15, robSlot: 22, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
Station 6 is waiting
Station 6 reserved by instruction:{ op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 6, memory address: -1, stNum: 6, robSlot: 27, }
Station 6 status is: srcName:25,destName:-1,targetName:-1
Station 12 is waiting
Station 12 reserved by instruction:{ op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: -1, stNum: 12, robSlot: 28, }
Station 12 status is: srcName:27,destName:-1,targetName:-1
*****Decode
Decode: { op: S.D, unit: Store, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 8, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 9, memory address: 0, stNum: 0, robSlot: 0, }
*****Fetch
Fetched branch: BNEZ R5,5;11;true
-1 -1 -1 24 25
----------Cycle 45----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [200.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: 200.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: -1, stNum: 15, robSlot: 22, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 24 25
----------Cycle 46----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [200.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
Staged writeback of 0.0 to ROB slot 22.
{ op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: 0.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: 200.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: -1, stNum: 15, robSlot: 22, }
Freed reservation station.
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: 0.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: 200.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: -1, stNum: 15, robSlot: 22, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 24 25
----------Cycle 47----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [200.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: [22]
Stations 9 is not waiting
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: 0.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: 200.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: -1, stNum: 15, robSlot: 22, }
true
Flush flag is: false
Staged for commit: 
{ op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: 0.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: 200.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: -1, stNum: 15, robSlot: 22, }
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 24 25
----------Cycle 48----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [200.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: [22]
[0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[200.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
LSU instruction is:{ op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: 216, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 8, memory address: 216, stNum: 9, robSlot: 23, }
Staged writeback of 0.0 to ROB slot 23.
{ op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: 216, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 8, memory address: 216, stNum: 9, robSlot: 23, }
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: 216, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 8, memory address: 216, stNum: 9, robSlot: 23, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 24 25
----------Cycle 49----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [200.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: [23]
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: 216, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 8, memory address: 216, stNum: 9, robSlot: 23, }
true
Flush flag is: false
Staged for commit: 
{ op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: 216, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 8, memory address: 216, stNum: 9, robSlot: 23, }
Staged for commit: 
{ op: DADDI, unit: INT, dest: { intValue: 8, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 16, floatValue: null, RegIndex: 5, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 9, memory address: -1, stNum: 0, robSlot: 24, }
Staged for commit: 
{ op: DADDI, unit: INT, dest: { intValue: 208, floatValue: null, RegIndex: 6, RegType: INT }, src: { intValue: 216, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 10, memory address: -1, stNum: 1, robSlot: 25, }
Staged for commit: 
{ op: BNEZ, unit: BU, dest: { intValue: 8, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 5, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 11, memory address: -1, stNum: 17, robSlot: 26, }
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 24 25
----------Cycle 50----------
Int registers: [0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [200.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: [23, 24, 25, 26]
[0, 24, 124, 0, 3, 16, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[200.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
Freed reservation station.
[0, 24, 124, 0, 3, 8, 216, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[200.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
Stations 6 is not waiting
[0, 24, 124, 0, 3, 8, 208, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[200.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
[0, 24, 124, 0, 3, 8, 208, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[200.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: 208, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 6, memory address: -1, stNum: 6, robSlot: 27, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 51----------
Int registers: [0, 24, 124, 0, 3, 8, 208, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [200.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: 208, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 6, memory address: 208, stNum: 6, robSlot: 27, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
Station 9 is waiting
Station 9 reserved by instruction:{ op: S.D, unit: Store, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: 208, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 8, memory address: -1, stNum: 9, robSlot: 29, }
Station 9 status is: srcName:-1,destName:28,targetName:-1
Station 0 reserved by instruction:{ op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 8, floatValue: null, RegIndex: 5, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 9, memory address: -1, stNum: 0, robSlot: 30, }
Station 0 status is: srcName:-1,destName:-1,targetName:-1
Station 1 reserved by instruction:{ op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, src: { intValue: 208, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 10, memory address: -1, stNum: 1, robSlot: 31, }
Station 1 status is: srcName:-1,destName:-1,targetName:-1
Station 17 is waiting
Station 17 reserved by instruction:{ op: BNEZ, unit: BU, dest: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 5, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 11, memory address: -1, stNum: 17, robSlot: 0, }
Station 17 status is: srcName:-1,destName:30,targetName:-1
*****Decode
Decode: { op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 10, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: BNEZ, unit: BU, dest: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 5, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 11, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 6, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: 0, stNum: 0, robSlot: 0, }
*****Fetch
-1 -1 -1 30 31
----------Cycle 52----------
Int registers: [0, 24, 124, 0, 3, 8, 208, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [200.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:{ op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: 208, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 6, memory address: 208, stNum: 6, robSlot: 27, }
Staged writeback of 300.0 to ROB slot 27.
{ op: L.D, unit: Load, dest: { intValue: null, floatValue: 300.0, RegIndex: 0, RegType: FLOAT }, src: { intValue: 208, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 6, memory address: 208, stNum: 6, robSlot: 27, }
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: 300.0, RegIndex: 0, RegType: FLOAT }, src: { intValue: 208, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 6, memory address: 208, stNum: 6, robSlot: 27, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 30 31
----------Cycle 53----------
Int registers: [0, 24, 124, 0, 3, 8, 208, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [200.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: [27]
Stations 12 is not waiting
Commit queue: []
*****Execution INT
Staged writeback of 0 to ROB slot 30.
{ op: DADDI, unit: INT, dest: { intValue: 0, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 8, floatValue: null, RegIndex: 5, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 9, memory address: -1, stNum: 0, robSlot: 30, }
Freed reservation station.
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: 300.0, RegIndex: 0, RegType: FLOAT }, src: { intValue: 208, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 6, memory address: 208, stNum: 6, robSlot: 27, }
true
Flush flag is: false
Staged for commit: 
{ op: L.D, unit: Load, dest: { intValue: null, floatValue: 300.0, RegIndex: 0, RegType: FLOAT }, src: { intValue: 208, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 6, memory address: 208, stNum: 6, robSlot: 27, }
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 30 31
----------Cycle 54----------
Int registers: [0, 24, 124, 0, 3, 8, 208, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [200.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: [30]
Stations 17 is not waiting
Float write queue: []
Commit queue: [27]
[0, 24, 124, 0, 3, 8, 208, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[300.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
Freed reservation station.
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: 300.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: -1, stNum: 12, robSlot: 28, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 30 31
----------Cycle 55----------
Int registers: [0, 24, 124, 0, 3, 8, 208, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [300.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
Staged writeback of 200 to ROB slot 31.
{ op: DADDI, unit: INT, dest: { intValue: 200, floatValue: null, RegIndex: 6, RegType: INT }, src: { intValue: 208, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 10, memory address: -1, stNum: 1, robSlot: 31, }
Freed reservation station.
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Staged writeback of 0 to ROB slot 0.
{ op: BNEZ, unit: BU, dest: { intValue: 0, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 5, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 11, memory address: -1, stNum: 17, robSlot: 0, }
Freed reservation station.
Branch outcome is:{ op: BNEZ, unit: BU, dest: { intValue: 0, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 5, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 11, memory address: -1, stNum: 17, robSlot: 0, }
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: 300.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: -1, stNum: 12, robSlot: 28, }
false
Flush flag is: false
*****Branch - flush pipeline
Branch rob slot for flushing: 0
*****Reservation Stations
*****Issue
-1 -1 -1 30 31
----------Cycle 56----------
Int registers: [0, 24, 124, 0, 3, 8, 208, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [300.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: [31, 0]
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: 300.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: -1, stNum: 12, robSlot: 28, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 30 31
----------Cycle 57----------
Int registers: [0, 24, 124, 0, 3, 8, 208, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [300.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
Staged writeback of 0.0 to ROB slot 28.
{ op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: 0.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: 300.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: -1, stNum: 12, robSlot: 28, }
Freed reservation station.
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: 0.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: 300.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: -1, stNum: 12, robSlot: 28, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
Decode: { op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 13, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: BNEZ, unit: BU, dest: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 5, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 14, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 15, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 16, memory address: 0, stNum: 0, robSlot: 0, }
*****Fetch
-1 -1 -1 30 31
----------Cycle 58----------
Int registers: [0, 24, 124, 0, 3, 8, 208, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [300.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: [28]
Stations 9 is not waiting
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: 0.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: 300.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: -1, stNum: 12, robSlot: 28, }
true
Flush flag is: false
Staged for commit: 
{ op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: 0.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: 300.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 1, RegType: FLOAT }, instruction address: 7, memory address: -1, stNum: 12, robSlot: 28, }
*****Reservation Stations
*****Issue
Station 0 is waiting
Station 0 reserved by instruction:{ op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 13, memory address: -1, stNum: 0, robSlot: 1, }
Station 0 status is: srcName:31,destName:-1,targetName:-1
Station 17 is waiting
Station 17 reserved by instruction:{ op: BNEZ, unit: BU, dest: { intValue: null, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 5, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 14, memory address: -1, stNum: 17, robSlot: 2, }
Station 17 status is: srcName:-1,destName:30,targetName:-1
Station 6 reserved by instruction:{ op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: 24, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 15, memory address: -1, stNum: 6, robSlot: 3, }
Station 6 status is: srcName:-1,destName:-1,targetName:-1
*****Decode
Decode: { op: ADD.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 2, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 10, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 2, RegType: FLOAT }, instruction address: 17, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: S.D, unit: Store, dest: { intValue: null, floatValue: null, RegIndex: 2, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 18, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 19, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 2, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 20, memory address: 0, stNum: 0, robSlot: 0, }
*****Fetch
-1 -1 -1 30 1
----------Cycle 59----------
Int registers: [0, 24, 124, 0, 3, 8, 208, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [300.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: [28]
[0, 24, 124, 0, 3, 8, 208, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[300.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
LSU instruction is:{ op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: 208, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 8, memory address: 208, stNum: 9, robSlot: 29, }
Staged writeback of 0.0 to ROB slot 29.
{ op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: 208, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 8, memory address: 208, stNum: 9, robSlot: 29, }
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: 208, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 8, memory address: 208, stNum: 9, robSlot: 29, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
Decode: { op: BNEZ, unit: BU, dest: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 11, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 21, memory address: 0, stNum: 0, robSlot: 0, }
*****Fetch
-1 -1 -1 30 1
----------Cycle 60----------
Int registers: [0, 24, 124, 0, 3, 8, 208, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [300.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: [29]
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: 208, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 8, memory address: 208, stNum: 9, robSlot: 29, }
true
Flush flag is: false
Staged for commit: 
{ op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: 208, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 8, memory address: 208, stNum: 9, robSlot: 29, }
Staged for commit: 
{ op: DADDI, unit: INT, dest: { intValue: 0, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 8, floatValue: null, RegIndex: 5, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 9, memory address: -1, stNum: 0, robSlot: 30, }
Staged for commit: 
{ op: DADDI, unit: INT, dest: { intValue: 200, floatValue: null, RegIndex: 6, RegType: INT }, src: { intValue: 208, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 10, memory address: -1, stNum: 1, robSlot: 31, }
Staged for commit: 
{ op: BNEZ, unit: BU, dest: { intValue: 0, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 5, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 11, memory address: -1, stNum: 17, robSlot: 0, }
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 30 1
----------Cycle 61----------
Int registers: [0, 24, 124, 0, 3, 8, 208, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [300.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: [29, 30, 31, 0]
[0, 24, 124, 0, 3, 8, 208, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[300.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
Freed reservation station.
Stations 17 is not waiting
[0, 24, 124, 0, 3, 0, 208, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[300.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
Stations 0 is not waiting
[0, 24, 124, 0, 3, 0, 200, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[300.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
[0, 24, 124, 0, 3, 0, 200, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[300.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: INT }, src: { intValue: 200, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 13, memory address: -1, stNum: 0, robSlot: 1, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 1
----------Cycle 62----------
Int registers: [0, 24, 124, 0, 3, 0, 200, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [300.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
Staged writeback of 192 to ROB slot 1.
{ op: DADDI, unit: INT, dest: { intValue: 192, floatValue: null, RegIndex: 6, RegType: INT }, src: { intValue: 200, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 13, memory address: -1, stNum: 0, robSlot: 1, }
Freed reservation station.
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:{ op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: 24, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 15, memory address: 24, stNum: 6, robSlot: 3, }
Staged writeback of 20.0 to ROB slot 3.
{ op: L.D, unit: Load, dest: { intValue: null, floatValue: 20.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: 24, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 15, memory address: 24, stNum: 6, robSlot: 3, }
*****Execution BRANCH
Staged writeback of 0 to ROB slot 2.
{ op: BNEZ, unit: BU, dest: { intValue: 0, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 5, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 14, memory address: -1, stNum: 17, robSlot: 2, }
Freed reservation station.
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: DADDI, unit: INT, dest: { intValue: 192, floatValue: null, RegIndex: 6, RegType: INT }, src: { intValue: 200, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 13, memory address: -1, stNum: 0, robSlot: 1, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 1
----------Cycle 63----------
Int registers: [0, 24, 124, 0, 3, 0, 200, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [300.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: [1, 2]
Float write queue: [3]
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: DADDI, unit: INT, dest: { intValue: 192, floatValue: null, RegIndex: 6, RegType: INT }, src: { intValue: 200, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 13, memory address: -1, stNum: 0, robSlot: 1, }
true
Flush flag is: false
Staged for commit: 
{ op: DADDI, unit: INT, dest: { intValue: 192, floatValue: null, RegIndex: 6, RegType: INT }, src: { intValue: 200, floatValue: null, RegIndex: 6, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 13, memory address: -1, stNum: 0, robSlot: 1, }
Staged for commit: 
{ op: BNEZ, unit: BU, dest: { intValue: 0, floatValue: null, RegIndex: 5, RegType: INT }, src: { intValue: 5, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 14, memory address: -1, stNum: 17, robSlot: 2, }
Staged for commit: 
{ op: L.D, unit: Load, dest: { intValue: null, floatValue: 20.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: 24, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 15, memory address: 24, stNum: 6, robSlot: 3, }
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 1
----------Cycle 64----------
Int registers: [0, 24, 124, 0, 3, 0, 200, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [300.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: [1, 2, 3]
[0, 24, 124, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[300.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
[0, 24, 124, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[300.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
[0, 24, 124, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[300.0, 0.0, 0.0, 0.0, 20.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
Freed reservation station.
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 65----------
Int registers: [0, 24, 124, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [300.0, 0.0, 0.0, 0.0, 20.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
Station 6 reserved by instruction:{ op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, src: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 16, memory address: -1, stNum: 6, robSlot: 4, }
Station 6 status is: srcName:-1,destName:-1,targetName:-1
Station 12 reserved by instruction:{ op: ADD.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 2, RegType: FLOAT }, src: { intValue: null, floatValue: 0.0, RegIndex: 10, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 17, memory address: -1, stNum: 12, robSlot: 5, }
Station 12 status is: srcName:-1,destName:-1,targetName:-1
Station 9 is waiting
Station 9 reserved by instruction:{ op: S.D, unit: Store, dest: { intValue: null, floatValue: null, RegIndex: 2, RegType: FLOAT }, src: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 18, memory address: -1, stNum: 9, robSlot: 6, }
Station 9 status is: srcName:-1,destName:5,targetName:-1
Station 0 reserved by instruction:{ op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 24, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 19, memory address: -1, stNum: 0, robSlot: 7, }
Station 0 status is: srcName:-1,destName:-1,targetName:-1
*****Decode
*****Fetch
7 -1 -1 -1 -1
----------Cycle 66----------
Int registers: [0, 24, 124, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [300.0, 0.0, 0.0, 0.0, 20.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, src: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 16, memory address: -1, stNum: 6, robSlot: 4, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
Station 1 reserved by instruction:{ op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 2, RegType: INT }, src: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 20, memory address: -1, stNum: 1, robSlot: 8, }
Station 1 status is: srcName:-1,destName:-1,targetName:-1
Station 17 is waiting
Station 17 reserved by instruction:{ op: BNEZ, unit: BU, dest: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 11, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 21, memory address: -1, stNum: 17, robSlot: 9, }
Station 17 status is: srcName:-1,destName:7,targetName:-1
*****Decode
*****Fetch
7 8 -1 -1 -1
----------Cycle 67----------
Int registers: [0, 24, 124, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [300.0, 0.0, 0.0, 0.0, 20.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
Staged writeback of 16 to ROB slot 7.
{ op: DADDI, unit: INT, dest: { intValue: 16, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 24, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 19, memory address: -1, stNum: 0, robSlot: 7, }
Freed reservation station.
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, src: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 16, memory address: 124, stNum: 6, robSlot: 4, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
7 8 -1 -1 -1
----------Cycle 68----------
Int registers: [0, 24, 124, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [300.0, 0.0, 0.0, 0.0, 20.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: [7]
Stations 17 is not waiting
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:{ op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, src: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 16, memory address: 124, stNum: 6, robSlot: 4, }
Staged writeback of 0.0 to ROB slot 4.
{ op: L.D, unit: Load, dest: { intValue: null, floatValue: 0.0, RegIndex: 6, RegType: FLOAT }, src: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 16, memory address: 124, stNum: 6, robSlot: 4, }
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: 0.0, RegIndex: 6, RegType: FLOAT }, src: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 16, memory address: 124, stNum: 6, robSlot: 4, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
7 8 -1 -1 -1
----------Cycle 69----------
Int registers: [0, 24, 124, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [300.0, 0.0, 0.0, 0.0, 20.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: [4]
Commit queue: []
*****Execution INT
Staged writeback of 116 to ROB slot 8.
{ op: DADDI, unit: INT, dest: { intValue: 116, floatValue: null, RegIndex: 2, RegType: INT }, src: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 20, memory address: -1, stNum: 1, robSlot: 8, }
Freed reservation station.
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Staged writeback of 0 to ROB slot 9.
{ op: BNEZ, unit: BU, dest: { intValue: 16, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 11, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 21, memory address: -1, stNum: 17, robSlot: 9, }
Freed reservation station.
Branch outcome is:{ op: BNEZ, unit: BU, dest: { intValue: 16, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 11, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 21, memory address: -1, stNum: 17, robSlot: 9, }
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: 0.0, RegIndex: 6, RegType: FLOAT }, src: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 16, memory address: 124, stNum: 6, robSlot: 4, }
true
Flush flag is: false
Staged for commit: 
{ op: L.D, unit: Load, dest: { intValue: null, floatValue: 0.0, RegIndex: 6, RegType: FLOAT }, src: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 16, memory address: 124, stNum: 6, robSlot: 4, }
*****Branch - flush pipeline
Branch rob slot for flushing: 9
*****Reservation Stations
*****Issue
7 8 -1 -1 -1
----------Cycle 70----------
Int registers: [0, 24, 124, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [300.0, 0.0, 0.0, 0.0, 20.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: [8, 9]
Float write queue: []
Commit queue: [4]
[0, 24, 124, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[300.0, 0.0, 0.0, 0.0, 20.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
Freed reservation station.
*****Execution INT
*****Execution FPU
Staged writeback of 0.0 to ROB slot 5.
{ op: ADD.D, unit: FPU, dest: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, src: { intValue: null, floatValue: 0.0, RegIndex: 10, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 17, memory address: -1, stNum: 12, robSlot: 5, }
Freed reservation station.
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: ADD.D, unit: FPU, dest: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, src: { intValue: null, floatValue: 0.0, RegIndex: 10, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 17, memory address: -1, stNum: 12, robSlot: 5, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
7 8 -1 -1 -1
----------Cycle 71----------
Int registers: [0, 24, 124, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [300.0, 0.0, 0.0, 0.0, 20.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: [5]
Stations 9 is not waiting
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: ADD.D, unit: FPU, dest: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, src: { intValue: null, floatValue: 0.0, RegIndex: 10, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 17, memory address: -1, stNum: 12, robSlot: 5, }
true
Flush flag is: false
Staged for commit: 
{ op: ADD.D, unit: FPU, dest: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, src: { intValue: null, floatValue: 0.0, RegIndex: 10, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 17, memory address: -1, stNum: 12, robSlot: 5, }
*****Reservation Stations
*****Issue
*****Decode
Decode: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 12, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 13, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: SUB.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 8, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 2, RegType: FLOAT }, instruction address: 15, memory address: 0, stNum: 0, robSlot: 0, }
*****Fetch
7 8 -1 -1 -1
----------Cycle 72----------
Int registers: [0, 24, 124, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [300.0, 0.0, 0.0, 0.0, 20.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: [5]
[0, 24, 124, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[300.0, 0.0, 0.0, 0.0, 20.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
LSU instruction is:{ op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, src: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 18, memory address: 124, stNum: 9, robSlot: 6, }
Staged writeback of 0.0 to ROB slot 6.
{ op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, src: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 18, memory address: 124, stNum: 9, robSlot: 6, }
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, src: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 18, memory address: 124, stNum: 9, robSlot: 6, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
Station 6 is waiting
Station 6 reserved by instruction:{ op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 12, memory address: -1, stNum: 6, robSlot: 10, }
Station 6 status is: srcName:7,destName:-1,targetName:-1
*****Decode
Decode: { op: S.D, unit: Store, dest: { intValue: null, floatValue: null, RegIndex: 8, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 16, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: ADD.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 2, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 10, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 2, RegType: FLOAT }, instruction address: 17, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: S.D, unit: Store, dest: { intValue: null, floatValue: null, RegIndex: 2, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 18, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 19, memory address: 0, stNum: 0, robSlot: 0, }
*****Fetch
Fetched branch: BNEZ R1,11;21;true
7 8 -1 -1 -1
----------Cycle 73----------
Int registers: [0, 24, 124, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [300.0, 0.0, 0.0, 0.0, 20.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: [6]
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, src: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 18, memory address: 124, stNum: 9, robSlot: 6, }
true
Flush flag is: false
Staged for commit: 
{ op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, src: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 18, memory address: 124, stNum: 9, robSlot: 6, }
Staged for commit: 
{ op: DADDI, unit: INT, dest: { intValue: 16, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 24, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 19, memory address: -1, stNum: 0, robSlot: 7, }
Staged for commit: 
{ op: DADDI, unit: INT, dest: { intValue: 116, floatValue: null, RegIndex: 2, RegType: INT }, src: { intValue: 124, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 20, memory address: -1, stNum: 1, robSlot: 8, }
Staged for commit: 
{ op: BNEZ, unit: BU, dest: { intValue: 16, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 11, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 21, memory address: -1, stNum: 17, robSlot: 9, }
*****Reservation Stations
*****Issue
*****Decode
Decode: { op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 2, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 20, memory address: 0, stNum: 0, robSlot: 0, }
*****Fetch
7 8 -1 -1 -1
----------Cycle 74----------
Int registers: [0, 24, 124, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [300.0, 0.0, 0.0, 0.0, 20.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: [6, 7, 8, 9]
[0, 24, 124, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[300.0, 0.0, 0.0, 0.0, 20.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
Freed reservation station.
Stations 6 is not waiting
[0, 16, 124, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[300.0, 0.0, 0.0, 0.0, 20.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
[0, 16, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[300.0, 0.0, 0.0, 0.0, 20.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
[0, 16, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[300.0, 0.0, 0.0, 0.0, 20.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: 16, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 12, memory address: -1, stNum: 6, robSlot: 10, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 75----------
Int registers: [0, 16, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [300.0, 0.0, 0.0, 0.0, 20.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: 16, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 12, memory address: 16, stNum: 6, robSlot: 10, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 76----------
Int registers: [0, 16, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [300.0, 0.0, 0.0, 0.0, 20.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:{ op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: 16, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 12, memory address: 16, stNum: 6, robSlot: 10, }
Staged writeback of 5.0 to ROB slot 10.
{ op: L.D, unit: Load, dest: { intValue: null, floatValue: 5.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: 16, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 12, memory address: 16, stNum: 6, robSlot: 10, }
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: 5.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: 16, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 12, memory address: 16, stNum: 6, robSlot: 10, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 77----------
Int registers: [0, 16, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [300.0, 0.0, 0.0, 0.0, 20.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: [10]
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: 5.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: 16, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 12, memory address: 16, stNum: 6, robSlot: 10, }
true
Flush flag is: false
Staged for commit: 
{ op: L.D, unit: Load, dest: { intValue: null, floatValue: 5.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: 16, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 12, memory address: 16, stNum: 6, robSlot: 10, }
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 78----------
Int registers: [0, 16, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [300.0, 0.0, 0.0, 0.0, 20.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: [10]
[0, 16, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[300.0, 0.0, 0.0, 0.0, 5.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
Freed reservation station.
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 79----------
Int registers: [0, 16, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [300.0, 0.0, 0.0, 0.0, 5.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
Station 6 reserved by instruction:{ op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, src: { intValue: 116, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 13, memory address: -1, stNum: 6, robSlot: 11, }
Station 6 status is: srcName:-1,destName:-1,targetName:-1
Station 12 is waiting
Station 12 reserved by instruction:{ op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: 5.0, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 12, robSlot: 12, }
Station 12 status is: srcName:11,destName:-1,targetName:-1
Station 13 is waiting
Station 13 reserved by instruction:{ op: SUB.D, unit: FPU, dest: { intValue: null, floatValue: 0.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 15, memory address: -1, stNum: 13, robSlot: 13, }
Station 13 status is: srcName:12,destName:-1,targetName:-1
Station 9 is waiting
Station 9 reserved by instruction:{ op: S.D, unit: Store, dest: { intValue: null, floatValue: null, RegIndex: 8, RegType: FLOAT }, src: { intValue: 16, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 16, memory address: -1, stNum: 9, robSlot: 14, }
Station 9 status is: srcName:-1,destName:13,targetName:-1
*****Decode
Decode: { op: BNEZ, unit: BU, dest: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 11, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 21, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 12, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 13, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: 0, stNum: 0, robSlot: 0, }
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 80----------
Int registers: [0, 16, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [300.0, 0.0, 0.0, 0.0, 5.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, src: { intValue: 116, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 13, memory address: -1, stNum: 6, robSlot: 11, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
Station 14 reserved by instruction:{ op: ADD.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 2, RegType: FLOAT }, src: { intValue: null, floatValue: 0.0, RegIndex: 10, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 17, memory address: -1, stNum: 14, robSlot: 15, }
Station 14 status is: srcName:-1,destName:-1,targetName:-1
*****Decode
Decode: { op: SUB.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 8, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 2, RegType: FLOAT }, instruction address: 15, memory address: 0, stNum: 0, robSlot: 0, }
*****Fetch
Fetched branch: BNEZ R1,11;21;true
-1 -1 -1 -1 -1
----------Cycle 81----------
Int registers: [0, 16, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [300.0, 0.0, 0.0, 0.0, 5.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, src: { intValue: 116, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 13, memory address: 116, stNum: 6, robSlot: 11, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 82----------
Int registers: [0, 16, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [300.0, 0.0, 0.0, 0.0, 5.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:{ op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, src: { intValue: 116, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 13, memory address: 116, stNum: 6, robSlot: 11, }
Staged writeback of 2.0 to ROB slot 11.
{ op: L.D, unit: Load, dest: { intValue: null, floatValue: 2.0, RegIndex: 6, RegType: FLOAT }, src: { intValue: 116, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 13, memory address: 116, stNum: 6, robSlot: 11, }
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: 2.0, RegIndex: 6, RegType: FLOAT }, src: { intValue: 116, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 13, memory address: 116, stNum: 6, robSlot: 11, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 83----------
Int registers: [0, 16, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [300.0, 0.0, 0.0, 0.0, 5.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: [11]
Stations 12 is not waiting
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: 2.0, RegIndex: 6, RegType: FLOAT }, src: { intValue: 116, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 13, memory address: 116, stNum: 6, robSlot: 11, }
true
Flush flag is: false
Staged for commit: 
{ op: L.D, unit: Load, dest: { intValue: null, floatValue: 2.0, RegIndex: 6, RegType: FLOAT }, src: { intValue: 116, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 13, memory address: 116, stNum: 6, robSlot: 11, }
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 84----------
Int registers: [0, 16, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [300.0, 0.0, 0.0, 0.0, 5.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: [11]
[0, 16, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[300.0, 0.0, 0.0, 0.0, 5.0, 0.0, 2.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
Freed reservation station.
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: 2.0, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: 5.0, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 12, robSlot: 12, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 85----------
Int registers: [0, 16, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [300.0, 0.0, 0.0, 0.0, 5.0, 0.0, 2.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
Staged writeback of 0.0 to ROB slot 15.
{ op: ADD.D, unit: FPU, dest: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, src: { intValue: null, floatValue: 0.0, RegIndex: 10, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 17, memory address: -1, stNum: 14, robSlot: 15, }
Freed reservation station.
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: 2.0, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: 5.0, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 12, robSlot: 12, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 86----------
Int registers: [0, 16, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [300.0, 0.0, 0.0, 0.0, 5.0, 0.0, 2.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: [15]
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: 2.0, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: 5.0, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 12, robSlot: 12, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 87----------
Int registers: [0, 16, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [300.0, 0.0, 0.0, 0.0, 5.0, 0.0, 2.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
Staged writeback of 10.0 to ROB slot 12.
{ op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: 10.0, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: 2.0, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: 5.0, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 12, robSlot: 12, }
Freed reservation station.
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: 10.0, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: 2.0, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: 5.0, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 12, robSlot: 12, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 88----------
Int registers: [0, 16, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [300.0, 0.0, 0.0, 0.0, 5.0, 0.0, 2.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: [12]
Stations 13 is not waiting
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: 10.0, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: 2.0, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: 5.0, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 12, robSlot: 12, }
true
Flush flag is: false
Staged for commit: 
{ op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: 10.0, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: 2.0, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: 5.0, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 12, robSlot: 12, }
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 89----------
Int registers: [0, 16, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [300.0, 0.0, 0.0, 0.0, 5.0, 0.0, 2.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: [12]
[0, 16, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[10.0, 0.0, 0.0, 0.0, 5.0, 0.0, 2.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: SUB.D, unit: FPU, dest: { intValue: null, floatValue: 0.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: null, floatValue: 10.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 15, memory address: -1, stNum: 13, robSlot: 13, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 90----------
Int registers: [0, 16, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [10.0, 0.0, 0.0, 0.0, 5.0, 0.0, 2.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: SUB.D, unit: FPU, dest: { intValue: null, floatValue: 0.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: null, floatValue: 10.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 15, memory address: -1, stNum: 13, robSlot: 13, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 91----------
Int registers: [0, 16, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [10.0, 0.0, 0.0, 0.0, 5.0, 0.0, 2.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: SUB.D, unit: FPU, dest: { intValue: null, floatValue: 0.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: null, floatValue: 10.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 15, memory address: -1, stNum: 13, robSlot: 13, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 92----------
Int registers: [0, 16, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [10.0, 0.0, 0.0, 0.0, 5.0, 0.0, 2.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
Staged writeback of 10.0 to ROB slot 13.
{ op: SUB.D, unit: FPU, dest: { intValue: null, floatValue: 10.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: null, floatValue: 10.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 15, memory address: -1, stNum: 13, robSlot: 13, }
Freed reservation station.
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: SUB.D, unit: FPU, dest: { intValue: null, floatValue: 10.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: null, floatValue: 10.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 15, memory address: -1, stNum: 13, robSlot: 13, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 93----------
Int registers: [0, 16, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [10.0, 0.0, 0.0, 0.0, 5.0, 0.0, 2.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: [13]
Stations 9 is not waiting
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: SUB.D, unit: FPU, dest: { intValue: null, floatValue: 10.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: null, floatValue: 10.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 15, memory address: -1, stNum: 13, robSlot: 13, }
true
Flush flag is: false
Staged for commit: 
{ op: SUB.D, unit: FPU, dest: { intValue: null, floatValue: 10.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: null, floatValue: 10.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 15, memory address: -1, stNum: 13, robSlot: 13, }
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 94----------
Int registers: [0, 16, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [10.0, 0.0, 0.0, 0.0, 5.0, 0.0, 2.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: [13]
[0, 16, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[10.0, 0.0, 0.0, 0.0, 5.0, 0.0, 2.0, 0.0, 10.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
LSU instruction is:{ op: S.D, unit: Store, dest: { intValue: null, floatValue: 10.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: 16, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 16, memory address: 16, stNum: 9, robSlot: 14, }
Staged writeback of 10.0 to ROB slot 14.
{ op: S.D, unit: Store, dest: { intValue: null, floatValue: 10.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: 16, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 16, memory address: 16, stNum: 9, robSlot: 14, }
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: S.D, unit: Store, dest: { intValue: null, floatValue: 10.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: 16, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 16, memory address: 16, stNum: 9, robSlot: 14, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 95----------
Int registers: [0, 16, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [10.0, 0.0, 0.0, 0.0, 5.0, 0.0, 2.0, 0.0, 10.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: [14]
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: S.D, unit: Store, dest: { intValue: null, floatValue: 10.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: 16, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 16, memory address: 16, stNum: 9, robSlot: 14, }
true
Flush flag is: false
Staged for commit: 
{ op: S.D, unit: Store, dest: { intValue: null, floatValue: 10.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: 16, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 16, memory address: 16, stNum: 9, robSlot: 14, }
Staged for commit: 
{ op: ADD.D, unit: FPU, dest: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, src: { intValue: null, floatValue: 0.0, RegIndex: 10, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 17, memory address: -1, stNum: 14, robSlot: 15, }
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 96----------
Int registers: [0, 16, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [10.0, 0.0, 0.0, 0.0, 5.0, 0.0, 2.0, 0.0, 10.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: [14, 15]
[0, 16, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[10.0, 0.0, 0.0, 0.0, 5.0, 0.0, 2.0, 0.0, 10.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
Freed reservation station.
[0, 16, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[10.0, 0.0, 0.0, 0.0, 5.0, 0.0, 2.0, 0.0, 10.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 97----------
Int registers: [0, 16, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [10.0, 0.0, 0.0, 0.0, 5.0, 0.0, 2.0, 0.0, 10.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
Station 9 reserved by instruction:{ op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, src: { intValue: 116, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 18, memory address: -1, stNum: 9, robSlot: 16, }
Station 9 status is: srcName:-1,destName:-1,targetName:-1
Station 0 reserved by instruction:{ op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 16, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 19, memory address: -1, stNum: 0, robSlot: 17, }
Station 0 status is: srcName:-1,destName:-1,targetName:-1
Station 1 reserved by instruction:{ op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 2, RegType: INT }, src: { intValue: 116, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 20, memory address: -1, stNum: 1, robSlot: 18, }
Station 1 status is: srcName:-1,destName:-1,targetName:-1
Station 17 is waiting
Station 17 reserved by instruction:{ op: BNEZ, unit: BU, dest: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 11, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 21, memory address: -1, stNum: 17, robSlot: 19, }
Station 17 status is: srcName:-1,destName:17,targetName:-1
*****Decode
Decode: { op: S.D, unit: Store, dest: { intValue: null, floatValue: null, RegIndex: 8, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 16, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: ADD.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 2, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 10, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 2, RegType: FLOAT }, instruction address: 17, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: S.D, unit: Store, dest: { intValue: null, floatValue: null, RegIndex: 2, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 18, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 19, memory address: 0, stNum: 0, robSlot: 0, }
*****Fetch
17 18 -1 -1 -1
----------Cycle 98----------
Int registers: [0, 16, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [10.0, 0.0, 0.0, 0.0, 5.0, 0.0, 2.0, 0.0, 10.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, src: { intValue: 116, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 18, memory address: -1, stNum: 9, robSlot: 16, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
Station 6 is waiting
Station 6 reserved by instruction:{ op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 12, memory address: -1, stNum: 6, robSlot: 20, }
Station 6 status is: srcName:17,destName:-1,targetName:-1
*****Decode
Decode: { op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 2, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 20, memory address: 0, stNum: 0, robSlot: 0, }
*****Fetch
17 18 -1 -1 -1
----------Cycle 99----------
Int registers: [0, 16, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [10.0, 0.0, 0.0, 0.0, 5.0, 0.0, 2.0, 0.0, 10.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
Staged writeback of 8 to ROB slot 17.
{ op: DADDI, unit: INT, dest: { intValue: 8, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 16, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 19, memory address: -1, stNum: 0, robSlot: 17, }
Freed reservation station.
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
LSU instruction is:{ op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, src: { intValue: 116, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 18, memory address: 116, stNum: 9, robSlot: 16, }
Staged writeback of 0.0 to ROB slot 16.
{ op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, src: { intValue: 116, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 18, memory address: 116, stNum: 9, robSlot: 16, }
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, src: { intValue: 116, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 18, memory address: 116, stNum: 9, robSlot: 16, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
17 18 -1 -1 -1
----------Cycle 100----------
Int registers: [0, 16, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [10.0, 0.0, 0.0, 0.0, 5.0, 0.0, 2.0, 0.0, 10.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: [17]
Stations 6 is not waiting
Stations 17 is not waiting
Float write queue: [16]
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, src: { intValue: 116, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 18, memory address: 116, stNum: 9, robSlot: 16, }
true
Flush flag is: false
Staged for commit: 
{ op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, src: { intValue: 116, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 18, memory address: 116, stNum: 9, robSlot: 16, }
Staged for commit: 
{ op: DADDI, unit: INT, dest: { intValue: 8, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 16, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 19, memory address: -1, stNum: 0, robSlot: 17, }
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
17 18 -1 -1 -1
----------Cycle 101----------
Int registers: [0, 16, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [10.0, 0.0, 0.0, 0.0, 5.0, 0.0, 2.0, 0.0, 10.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: [16, 17]
[0, 16, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[10.0, 0.0, 0.0, 0.0, 5.0, 0.0, 2.0, 0.0, 10.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
Freed reservation station.
[0, 8, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[10.0, 0.0, 0.0, 0.0, 5.0, 0.0, 2.0, 0.0, 10.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Execution INT
Staged writeback of 108 to ROB slot 18.
{ op: DADDI, unit: INT, dest: { intValue: 108, floatValue: null, RegIndex: 2, RegType: INT }, src: { intValue: 116, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 20, memory address: -1, stNum: 1, robSlot: 18, }
Freed reservation station.
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Staged writeback of 0 to ROB slot 19.
{ op: BNEZ, unit: BU, dest: { intValue: 8, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 11, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 21, memory address: -1, stNum: 17, robSlot: 19, }
Freed reservation station.
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: DADDI, unit: INT, dest: { intValue: 108, floatValue: null, RegIndex: 2, RegType: INT }, src: { intValue: 116, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 20, memory address: -1, stNum: 1, robSlot: 18, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 18 -1 -1 -1
----------Cycle 102----------
Int registers: [0, 8, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [10.0, 0.0, 0.0, 0.0, 5.0, 0.0, 2.0, 0.0, 10.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: [18, 19]
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:{ op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: 8, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 12, memory address: 8, stNum: 6, robSlot: 20, }
Staged writeback of 3.0 to ROB slot 20.
{ op: L.D, unit: Load, dest: { intValue: null, floatValue: 3.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: 8, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 12, memory address: 8, stNum: 6, robSlot: 20, }
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: DADDI, unit: INT, dest: { intValue: 108, floatValue: null, RegIndex: 2, RegType: INT }, src: { intValue: 116, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 20, memory address: -1, stNum: 1, robSlot: 18, }
true
Flush flag is: false
Staged for commit: 
{ op: DADDI, unit: INT, dest: { intValue: 108, floatValue: null, RegIndex: 2, RegType: INT }, src: { intValue: 116, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 20, memory address: -1, stNum: 1, robSlot: 18, }
Staged for commit: 
{ op: BNEZ, unit: BU, dest: { intValue: 8, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 11, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 21, memory address: -1, stNum: 17, robSlot: 19, }
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 18 -1 -1 -1
----------Cycle 103----------
Int registers: [0, 8, 116, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [10.0, 0.0, 0.0, 0.0, 5.0, 0.0, 2.0, 0.0, 10.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: [20]
Commit queue: [18, 19]
[0, 8, 108, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[10.0, 0.0, 0.0, 0.0, 5.0, 0.0, 2.0, 0.0, 10.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
[0, 8, 108, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[10.0, 0.0, 0.0, 0.0, 5.0, 0.0, 2.0, 0.0, 10.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: 3.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: 8, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 12, memory address: 8, stNum: 6, robSlot: 20, }
true
Flush flag is: false
Staged for commit: 
{ op: L.D, unit: Load, dest: { intValue: null, floatValue: 3.0, RegIndex: 4, RegType: FLOAT }, src: { intValue: 8, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 12, memory address: 8, stNum: 6, robSlot: 20, }
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 104----------
Int registers: [0, 8, 108, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [10.0, 0.0, 0.0, 0.0, 5.0, 0.0, 2.0, 0.0, 10.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: [20]
[0, 8, 108, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[10.0, 0.0, 0.0, 0.0, 3.0, 0.0, 2.0, 0.0, 10.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
Freed reservation station.
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 105----------
Int registers: [0, 8, 108, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [10.0, 0.0, 0.0, 0.0, 3.0, 0.0, 2.0, 0.0, 10.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
Station 6 reserved by instruction:{ op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, src: { intValue: 108, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 13, memory address: -1, stNum: 6, robSlot: 21, }
Station 6 status is: srcName:-1,destName:-1,targetName:-1
Station 12 is waiting
Station 12 reserved by instruction:{ op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: 3.0, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 12, robSlot: 22, }
Station 12 status is: srcName:21,destName:-1,targetName:-1
Station 13 is waiting
Station 13 reserved by instruction:{ op: SUB.D, unit: FPU, dest: { intValue: null, floatValue: 10.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 15, memory address: -1, stNum: 13, robSlot: 23, }
Station 13 status is: srcName:22,destName:-1,targetName:-1
Station 9 is waiting
Station 9 reserved by instruction:{ op: S.D, unit: Store, dest: { intValue: null, floatValue: null, RegIndex: 8, RegType: FLOAT }, src: { intValue: 8, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 16, memory address: -1, stNum: 9, robSlot: 24, }
Station 9 status is: srcName:-1,destName:23,targetName:-1
*****Decode
Decode: { op: BNEZ, unit: BU, dest: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 11, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 21, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 12, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 13, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: 0, stNum: 0, robSlot: 0, }
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 106----------
Int registers: [0, 8, 108, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [10.0, 0.0, 0.0, 0.0, 3.0, 0.0, 2.0, 0.0, 10.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, src: { intValue: 108, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 13, memory address: -1, stNum: 6, robSlot: 21, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
Station 14 reserved by instruction:{ op: ADD.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 2, RegType: FLOAT }, src: { intValue: null, floatValue: 0.0, RegIndex: 10, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 17, memory address: -1, stNum: 14, robSlot: 25, }
Station 14 status is: srcName:-1,destName:-1,targetName:-1
*****Decode
Decode: { op: SUB.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 8, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 2, RegType: FLOAT }, instruction address: 15, memory address: 0, stNum: 0, robSlot: 0, }
*****Fetch
Fetched branch: BNEZ R1,11;21;true
-1 -1 -1 -1 -1
----------Cycle 107----------
Int registers: [0, 8, 108, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [10.0, 0.0, 0.0, 0.0, 3.0, 0.0, 2.0, 0.0, 10.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, src: { intValue: 108, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 13, memory address: 108, stNum: 6, robSlot: 21, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 108----------
Int registers: [0, 8, 108, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [10.0, 0.0, 0.0, 0.0, 3.0, 0.0, 2.0, 0.0, 10.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:{ op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 6, RegType: FLOAT }, src: { intValue: 108, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 13, memory address: 108, stNum: 6, robSlot: 21, }
Staged writeback of 20.0 to ROB slot 21.
{ op: L.D, unit: Load, dest: { intValue: null, floatValue: 20.0, RegIndex: 6, RegType: FLOAT }, src: { intValue: 108, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 13, memory address: 108, stNum: 6, robSlot: 21, }
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: 20.0, RegIndex: 6, RegType: FLOAT }, src: { intValue: 108, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 13, memory address: 108, stNum: 6, robSlot: 21, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 109----------
Int registers: [0, 8, 108, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [10.0, 0.0, 0.0, 0.0, 3.0, 0.0, 2.0, 0.0, 10.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: [21]
Stations 12 is not waiting
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: 20.0, RegIndex: 6, RegType: FLOAT }, src: { intValue: 108, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 13, memory address: 108, stNum: 6, robSlot: 21, }
true
Flush flag is: false
Staged for commit: 
{ op: L.D, unit: Load, dest: { intValue: null, floatValue: 20.0, RegIndex: 6, RegType: FLOAT }, src: { intValue: 108, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 13, memory address: 108, stNum: 6, robSlot: 21, }
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 110----------
Int registers: [0, 8, 108, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [10.0, 0.0, 0.0, 0.0, 3.0, 0.0, 2.0, 0.0, 10.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: [21]
[0, 8, 108, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[10.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 10.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
Freed reservation station.
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: 20.0, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: 3.0, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 12, robSlot: 22, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 111----------
Int registers: [0, 8, 108, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [10.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 10.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
Staged writeback of 0.0 to ROB slot 25.
{ op: ADD.D, unit: FPU, dest: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, src: { intValue: null, floatValue: 0.0, RegIndex: 10, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 17, memory address: -1, stNum: 14, robSlot: 25, }
Freed reservation station.
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: 20.0, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: 3.0, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 12, robSlot: 22, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 112----------
Int registers: [0, 8, 108, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [10.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 10.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: [25]
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: 20.0, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: 3.0, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 12, robSlot: 22, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 113----------
Int registers: [0, 8, 108, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [10.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 10.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
Staged writeback of 60.0 to ROB slot 22.
{ op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: 60.0, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: 20.0, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: 3.0, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 12, robSlot: 22, }
Freed reservation station.
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: 60.0, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: 20.0, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: 3.0, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 12, robSlot: 22, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 114----------
Int registers: [0, 8, 108, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [10.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 10.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: [22]
Stations 13 is not waiting
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: 60.0, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: 20.0, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: 3.0, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 12, robSlot: 22, }
true
Flush flag is: false
Staged for commit: 
{ op: MUL.D, unit: FPU, dest: { intValue: null, floatValue: 60.0, RegIndex: 0, RegType: FLOAT }, src: { intValue: null, floatValue: 20.0, RegIndex: 6, RegType: FLOAT }, target: { intValue: null, floatValue: 3.0, RegIndex: 4, RegType: FLOAT }, instruction address: 14, memory address: -1, stNum: 12, robSlot: 22, }
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 115----------
Int registers: [0, 8, 108, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [10.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 10.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: [22]
[0, 8, 108, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 10.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: SUB.D, unit: FPU, dest: { intValue: null, floatValue: 10.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: null, floatValue: 60.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 15, memory address: -1, stNum: 13, robSlot: 23, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 116----------
Int registers: [0, 8, 108, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 10.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: SUB.D, unit: FPU, dest: { intValue: null, floatValue: 10.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: null, floatValue: 60.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 15, memory address: -1, stNum: 13, robSlot: 23, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 117----------
Int registers: [0, 8, 108, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 10.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: SUB.D, unit: FPU, dest: { intValue: null, floatValue: 10.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: null, floatValue: 60.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 15, memory address: -1, stNum: 13, robSlot: 23, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 118----------
Int registers: [0, 8, 108, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 10.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
Staged writeback of 60.0 to ROB slot 23.
{ op: SUB.D, unit: FPU, dest: { intValue: null, floatValue: 60.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: null, floatValue: 60.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 15, memory address: -1, stNum: 13, robSlot: 23, }
Freed reservation station.
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: SUB.D, unit: FPU, dest: { intValue: null, floatValue: 60.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: null, floatValue: 60.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 15, memory address: -1, stNum: 13, robSlot: 23, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 119----------
Int registers: [0, 8, 108, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 10.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: [23]
Stations 9 is not waiting
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: SUB.D, unit: FPU, dest: { intValue: null, floatValue: 60.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: null, floatValue: 60.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 15, memory address: -1, stNum: 13, robSlot: 23, }
true
Flush flag is: false
Staged for commit: 
{ op: SUB.D, unit: FPU, dest: { intValue: null, floatValue: 60.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: null, floatValue: 60.0, RegIndex: 0, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 15, memory address: -1, stNum: 13, robSlot: 23, }
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 120----------
Int registers: [0, 8, 108, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 10.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: [23]
[0, 8, 108, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
LSU instruction is:{ op: S.D, unit: Store, dest: { intValue: null, floatValue: 60.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: 8, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 16, memory address: 8, stNum: 9, robSlot: 24, }
Staged writeback of 60.0 to ROB slot 24.
{ op: S.D, unit: Store, dest: { intValue: null, floatValue: 60.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: 8, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 16, memory address: 8, stNum: 9, robSlot: 24, }
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: S.D, unit: Store, dest: { intValue: null, floatValue: 60.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: 8, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 16, memory address: 8, stNum: 9, robSlot: 24, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 121----------
Int registers: [0, 8, 108, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: [24]
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: S.D, unit: Store, dest: { intValue: null, floatValue: 60.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: 8, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 16, memory address: 8, stNum: 9, robSlot: 24, }
true
Flush flag is: false
Staged for commit: 
{ op: S.D, unit: Store, dest: { intValue: null, floatValue: 60.0, RegIndex: 8, RegType: FLOAT }, src: { intValue: 8, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 16, memory address: 8, stNum: 9, robSlot: 24, }
Staged for commit: 
{ op: ADD.D, unit: FPU, dest: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, src: { intValue: null, floatValue: 0.0, RegIndex: 10, RegType: FLOAT }, target: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, instruction address: 17, memory address: -1, stNum: 14, robSlot: 25, }
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 122----------
Int registers: [0, 8, 108, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: [24, 25]
[0, 8, 108, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
Freed reservation station.
[0, 8, 108, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 123----------
Int registers: [0, 8, 108, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
Station 9 reserved by instruction:{ op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, src: { intValue: 108, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 18, memory address: -1, stNum: 9, robSlot: 26, }
Station 9 status is: srcName:-1,destName:-1,targetName:-1
Station 0 reserved by instruction:{ op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 8, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 19, memory address: -1, stNum: 0, robSlot: 27, }
Station 0 status is: srcName:-1,destName:-1,targetName:-1
Station 1 reserved by instruction:{ op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 2, RegType: INT }, src: { intValue: 108, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 20, memory address: -1, stNum: 1, robSlot: 28, }
Station 1 status is: srcName:-1,destName:-1,targetName:-1
Station 17 is waiting
Station 17 reserved by instruction:{ op: BNEZ, unit: BU, dest: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 11, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 21, memory address: -1, stNum: 17, robSlot: 29, }
Station 17 status is: srcName:-1,destName:27,targetName:-1
*****Decode
Decode: { op: S.D, unit: Store, dest: { intValue: null, floatValue: null, RegIndex: 8, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 16, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: ADD.D, unit: FPU, dest: { intValue: null, floatValue: null, RegIndex: 2, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 10, RegType: FLOAT }, target: { intValue: null, floatValue: null, RegIndex: 2, RegType: FLOAT }, instruction address: 17, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: S.D, unit: Store, dest: { intValue: null, floatValue: null, RegIndex: 2, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 18, memory address: 0, stNum: 0, robSlot: 0, }
Decode: { op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 19, memory address: 0, stNum: 0, robSlot: 0, }
*****Fetch
27 28 -1 -1 -1
----------Cycle 124----------
Int registers: [0, 8, 108, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, src: { intValue: 108, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 18, memory address: -1, stNum: 9, robSlot: 26, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
Station 6 is waiting
Station 6 reserved by instruction:{ op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 12, memory address: -1, stNum: 6, robSlot: 30, }
Station 6 status is: srcName:27,destName:-1,targetName:-1
*****Decode
Decode: { op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 2, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 20, memory address: 0, stNum: 0, robSlot: 0, }
*****Fetch
27 28 -1 -1 -1
----------Cycle 125----------
Int registers: [0, 8, 108, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
Staged writeback of 0 to ROB slot 27.
{ op: DADDI, unit: INT, dest: { intValue: 0, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 8, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 19, memory address: -1, stNum: 0, robSlot: 27, }
Freed reservation station.
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
LSU instruction is:{ op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, src: { intValue: 108, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 18, memory address: 108, stNum: 9, robSlot: 26, }
Staged writeback of 0.0 to ROB slot 26.
{ op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, src: { intValue: 108, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 18, memory address: 108, stNum: 9, robSlot: 26, }
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, src: { intValue: 108, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 18, memory address: 108, stNum: 9, robSlot: 26, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
27 28 -1 -1 -1
----------Cycle 126----------
Int registers: [0, 8, 108, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: [27]
Stations 6 is not waiting
Stations 17 is not waiting
Float write queue: [26]
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, src: { intValue: 108, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 18, memory address: 108, stNum: 9, robSlot: 26, }
true
Flush flag is: false
Staged for commit: 
{ op: S.D, unit: Store, dest: { intValue: null, floatValue: 0.0, RegIndex: 2, RegType: FLOAT }, src: { intValue: 108, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 18, memory address: 108, stNum: 9, robSlot: 26, }
Staged for commit: 
{ op: DADDI, unit: INT, dest: { intValue: 0, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 8, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 19, memory address: -1, stNum: 0, robSlot: 27, }
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
27 28 -1 -1 -1
----------Cycle 127----------
Int registers: [0, 8, 108, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: [26, 27]
[0, 8, 108, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
Freed reservation station.
[0, 0, 108, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Execution INT
Staged writeback of 100 to ROB slot 28.
{ op: DADDI, unit: INT, dest: { intValue: 100, floatValue: null, RegIndex: 2, RegType: INT }, src: { intValue: 108, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 20, memory address: -1, stNum: 1, robSlot: 28, }
Freed reservation station.
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Staged writeback of 0 to ROB slot 29.
{ op: BNEZ, unit: BU, dest: { intValue: 0, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 11, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 21, memory address: -1, stNum: 17, robSlot: 29, }
Freed reservation station.
Branch outcome is:{ op: BNEZ, unit: BU, dest: { intValue: 0, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 11, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 21, memory address: -1, stNum: 17, robSlot: 29, }
*****Stage Commits
Oldest instruction in ROB: { op: DADDI, unit: INT, dest: { intValue: 100, floatValue: null, RegIndex: 2, RegType: INT }, src: { intValue: 108, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 20, memory address: -1, stNum: 1, robSlot: 28, }
false
Flush flag is: false
*****Branch - flush pipeline
Branch rob slot for flushing: 29
Setting flush flag to true for: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: 0, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 12, memory address: 0, stNum: 6, robSlot: 30, }
*****Reservation Stations
*****Issue
-1 28 -1 -1 -1
----------Cycle 128----------
Int registers: [0, 0, 108, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: [28, 29]
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:{ op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: 0, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 12, memory address: 0, stNum: 6, robSlot: 30, }
Staged writeback of null to ROB slot 30.
{ op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: 0, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 12, memory address: 0, stNum: 6, robSlot: 30, }
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: DADDI, unit: INT, dest: { intValue: 100, floatValue: null, RegIndex: 2, RegType: INT }, src: { intValue: 108, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 20, memory address: -1, stNum: 1, robSlot: 28, }
true
Flush flag is: false
Staged for commit: 
{ op: DADDI, unit: INT, dest: { intValue: 100, floatValue: null, RegIndex: 2, RegType: INT }, src: { intValue: 108, floatValue: null, RegIndex: 2, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 20, memory address: -1, stNum: 1, robSlot: 28, }
Staged for commit: 
{ op: BNEZ, unit: BU, dest: { intValue: 0, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 11, floatValue: null, RegIndex: null, RegType: null }, target: null, instruction address: 21, memory address: -1, stNum: 17, robSlot: 29, }
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 28 -1 -1 -1
----------Cycle 129----------
Int registers: [0, 0, 108, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: [30]
Commit queue: [28, 29]
[0, 0, 100, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
[0, 0, 100, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: L.D, unit: Load, dest: { intValue: null, floatValue: null, RegIndex: 4, RegType: FLOAT }, src: { intValue: 0, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: 0, floatValue: null, RegIndex: null, RegType: null }, instruction address: 12, memory address: 0, stNum: 6, robSlot: 30, }
true
Flush flag is: true
Flushing from ROB slot 30
*****Reservation Stations
*****Issue
*****Decode
Decode: { op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 23, memory address: 0, stNum: 0, robSlot: 0, }
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 130----------
Int registers: [0, 0, 100, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
Station 0 reserved by instruction:{ op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 23, memory address: -1, stNum: 0, robSlot: 31, }
Station 0 status is: srcName:-1,destName:-1,targetName:-1
*****Decode
*****Fetch
31 -1 -1 -1 -1
----------Cycle 131----------
Int registers: [0, 0, 100, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: DADDI, unit: INT, dest: { intValue: null, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 23, memory address: -1, stNum: 0, robSlot: 31, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
31 -1 -1 -1 -1
----------Cycle 132----------
Int registers: [0, 0, 100, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
Staged writeback of -8 to ROB slot 31.
{ op: DADDI, unit: INT, dest: { intValue: -8, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 23, memory address: -1, stNum: 0, robSlot: 31, }
Freed reservation station.
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: DADDI, unit: INT, dest: { intValue: -8, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 23, memory address: -1, stNum: 0, robSlot: 31, }
false
Flush flag is: false
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
31 -1 -1 -1 -1
----------Cycle 133----------
Int registers: [0, 0, 100, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: [31]
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
Oldest instruction in ROB: { op: DADDI, unit: INT, dest: { intValue: -8, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 23, memory address: -1, stNum: 0, robSlot: 31, }
true
Flush flag is: false
Staged for commit: 
{ op: DADDI, unit: INT, dest: { intValue: -8, floatValue: null, RegIndex: 1, RegType: INT }, src: { intValue: 0, floatValue: null, RegIndex: 1, RegType: INT }, target: { intValue: -8, floatValue: null, RegIndex: null, RegType: null }, instruction address: 23, memory address: -1, stNum: 0, robSlot: 31, }
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
31 -1 -1 -1 -1
----------Cycle 134----------
Int registers: [0, 0, 100, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: [31]
[0, -8, 100, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
[60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 135----------
Int registers: [0, -8, 100, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 136----------
Int registers: [0, -8, 100, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 137----------
Int registers: [0, -8, 100, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 138----------
Int registers: [0, -8, 100, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 139----------
Int registers: [0, -8, 100, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 140----------
Int registers: [0, -8, 100, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 141----------
Int registers: [0, -8, 100, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 142----------
Int registers: [0, -8, 100, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 143----------
Int registers: [0, -8, 100, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 144----------
Int registers: [0, -8, 100, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 145----------
Int registers: [0, -8, 100, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 146----------
Int registers: [0, -8, 100, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 147----------
Int registers: [0, -8, 100, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 148----------
Int registers: [0, -8, 100, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 149----------
Int registers: [0, -8, 100, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 150----------
Int registers: [0, -8, 100, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 151----------
Int registers: [0, -8, 100, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 152----------
Int registers: [0, -8, 100, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 153----------
Int registers: [0, -8, 100, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 154----------
Int registers: [0, -8, 100, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 155----------
Int registers: [0, -8, 100, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 156----------
Int registers: [0, -8, 100, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 157----------
Int registers: [0, -8, 100, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 158----------
Int registers: [0, -8, 100, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 159----------
Int registers: [0, -8, 100, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 160----------
Int registers: [0, -8, 100, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 161----------
Int registers: [0, -8, 100, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
----------Cycle 162----------
Int registers: [0, -8, 100, 0, 3, 0, 192, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0]
Float registers: [60.0, 0.0, 0.0, 0.0, 3.0, 0.0, 20.0, 0.0, 60.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0]
*****Writeback & Commit
Int write queue: []
Float write queue: []
Commit queue: []
*****Execution INT
*****Execution FPU
*****Execution MULT
*****Execution LOAD/STORE
Memory Instruction is:null
*****Execution BRANCH
Branch outcome is:null
*****Stage Commits
*****Reservation Stations
*****Issue
*****Decode
*****Fetch
-1 -1 -1 -1 -1
