# Reading D:/ELEC373/modelsim_ase/tcl/vsim/pref.tcl 
# do control_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\ELEC373\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\ELEC373\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/ELEC373/control {D:/ELEC373/control/control.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module control
# 
# Top level modules:
# 	control
# vlog -vlog01compat -work work +incdir+D:/ELEC373/Bcd7seg_1 {D:/ELEC373/Bcd7seg_1/Bcd7seg_1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Bcd7seg_1
# 
# Top level modules:
# 	Bcd7seg_1
# vlog -vlog01compat -work work +incdir+D:/ELEC373/Bcd7seg_0 {D:/ELEC373/Bcd7seg_0/Bcd7seg_0.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Bcd7seg_0
# 
# Top level modules:
# 	Bcd7seg_0
# vlog -vlog01compat -work work +incdir+D:/ELEC373/count {D:/ELEC373/count/count.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module count
# 
# Top level modules:
# 	count
# 
do D:/ELEC373/control/simulation/modelsim/control_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/ELEC373/control {D:/ELEC373/control/control.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module control
# 
# Top level modules:
# 	control
# vlog -vlog01compat -work work +incdir+D:/ELEC373/Bcd7seg_1 {D:/ELEC373/Bcd7seg_1/Bcd7seg_1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Bcd7seg_1
# 
# Top level modules:
# 	Bcd7seg_1
# vlog -vlog01compat -work work +incdir+D:/ELEC373/Bcd7seg_0 {D:/ELEC373/Bcd7seg_0/Bcd7seg_0.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Bcd7seg_0
# 
# Top level modules:
# 	Bcd7seg_0
# vlog -vlog01compat -work work +incdir+D:/ELEC373/count {D:/ELEC373/count/count.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module count
# 
# Top level modules:
# 	count
# 
do D:/ELEC373/control/simulation/modelsim/Waveform.vwf.do
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module control_vlg_sample_tst
# -- Compiling module control_vlg_check_tst
# -- Compiling module control_vlg_vec_tst
# 
# Top level modules:
# 	control_vlg_vec_tst
# vsim -L cycloneii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.control_vlg_vec_tst 
# Loading work.control_vlg_vec_tst
# Loading work.control
# Loading work.count
# Loading work.Bcd7seg_1
# Loading work.Bcd7seg_0
# Loading work.control_vlg_sample_tst
# Loading work.control_vlg_check_tst
# Simulation passed !
# ** Note: $finish    : D:/ELEC373/control/simulation/modelsim/Waveform.vwf.vt(395)
#    Time: 1 us  Iteration: 0  Instance: /control_vlg_vec_tst/tb_out
# 1
# Break in Module control_vlg_check_tst at D:/ELEC373/control/simulation/modelsim/Waveform.vwf.vt line 395
# Simulation Breakpoint: 1
# Break in Module control_vlg_check_tst at D:/ELEC373/control/simulation/modelsim/Waveform.vwf.vt line 395
# MACRO D:\ELEC373\control\simulation\modelsim\Waveform.vwf.do PAUSED at line 24
run 960ns
restart
run 690 ps
run 100 ns
