verilog xil_defaultlib --include "/nfs/tools/xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../linux_dma_tutorila.gen/sources_1/bd/dma_test/ipshared/ec67/hdl" --include "../../../../linux_dma_tutorila.gen/sources_1/bd/dma_test/ipshared/f805/hdl" --include "../../../../linux_dma_tutorila.gen/sources_1/bd/dma_test/ipshared/f0b6/hdl/verilog" --include "../../../../linux_dma_tutorila.gen/sources_1/bd/dma_test/ipshared/66be/hdl/verilog" \
"../../../bd/dma_test/ip/dma_test_zynq_ultra_ps_e_0_0/sim/dma_test_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/dma_test/ip/dma_test_smartconnect_0_0/bd_0/sim/bd_bdd3.v" \
"../../../bd/dma_test/ip/dma_test_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_bdd3_one_0.v" \

sv xil_defaultlib --include "/nfs/tools/xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../linux_dma_tutorila.gen/sources_1/bd/dma_test/ipshared/ec67/hdl" --include "../../../../linux_dma_tutorila.gen/sources_1/bd/dma_test/ipshared/f805/hdl" --include "../../../../linux_dma_tutorila.gen/sources_1/bd/dma_test/ipshared/f0b6/hdl/verilog" --include "../../../../linux_dma_tutorila.gen/sources_1/bd/dma_test/ipshared/66be/hdl/verilog" \
"../../../bd/dma_test/ip/dma_test_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_bdd3_arsw_0.sv" \
"../../../bd/dma_test/ip/dma_test_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_bdd3_rsw_0.sv" \
"../../../bd/dma_test/ip/dma_test_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_bdd3_awsw_0.sv" \
"../../../bd/dma_test/ip/dma_test_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_bdd3_wsw_0.sv" \
"../../../bd/dma_test/ip/dma_test_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_bdd3_bsw_0.sv" \
"../../../bd/dma_test/ip/dma_test_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_bdd3_s00mmu_0.sv" \
"../../../bd/dma_test/ip/dma_test_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_bdd3_s00tr_0.sv" \
"../../../bd/dma_test/ip/dma_test_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_bdd3_s00sic_0.sv" \
"../../../bd/dma_test/ip/dma_test_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_bdd3_s00a2s_0.sv" \
"../../../bd/dma_test/ip/dma_test_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_bdd3_sarn_0.sv" \
"../../../bd/dma_test/ip/dma_test_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_bdd3_srn_0.sv" \
"../../../bd/dma_test/ip/dma_test_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_bdd3_s01mmu_0.sv" \
"../../../bd/dma_test/ip/dma_test_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_bdd3_s01tr_0.sv" \
"../../../bd/dma_test/ip/dma_test_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_bdd3_s01sic_0.sv" \
"../../../bd/dma_test/ip/dma_test_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_bdd3_s01a2s_0.sv" \
"../../../bd/dma_test/ip/dma_test_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_bdd3_sawn_0.sv" \
"../../../bd/dma_test/ip/dma_test_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_bdd3_swn_0.sv" \
"../../../bd/dma_test/ip/dma_test_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_bdd3_sbn_0.sv" \
"../../../bd/dma_test/ip/dma_test_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_bdd3_s02mmu_0.sv" \
"../../../bd/dma_test/ip/dma_test_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_bdd3_s02tr_0.sv" \
"../../../bd/dma_test/ip/dma_test_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_bdd3_s02sic_0.sv" \
"../../../bd/dma_test/ip/dma_test_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_bdd3_s02a2s_0.sv" \
"../../../bd/dma_test/ip/dma_test_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_bdd3_sarn_1.sv" \
"../../../bd/dma_test/ip/dma_test_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_bdd3_srn_1.sv" \
"../../../bd/dma_test/ip/dma_test_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_bdd3_sawn_1.sv" \
"../../../bd/dma_test/ip/dma_test_smartconnect_0_0/bd_0/ip/ip_27/sim/bd_bdd3_swn_1.sv" \
"../../../bd/dma_test/ip/dma_test_smartconnect_0_0/bd_0/ip/ip_28/sim/bd_bdd3_sbn_1.sv" \
"../../../bd/dma_test/ip/dma_test_smartconnect_0_0/bd_0/ip/ip_29/sim/bd_bdd3_m00s2a_0.sv" \
"../../../bd/dma_test/ip/dma_test_smartconnect_0_0/bd_0/ip/ip_30/sim/bd_bdd3_m00arn_0.sv" \
"../../../bd/dma_test/ip/dma_test_smartconnect_0_0/bd_0/ip/ip_31/sim/bd_bdd3_m00rn_0.sv" \
"../../../bd/dma_test/ip/dma_test_smartconnect_0_0/bd_0/ip/ip_32/sim/bd_bdd3_m00awn_0.sv" \
"../../../bd/dma_test/ip/dma_test_smartconnect_0_0/bd_0/ip/ip_33/sim/bd_bdd3_m00wn_0.sv" \
"../../../bd/dma_test/ip/dma_test_smartconnect_0_0/bd_0/ip/ip_34/sim/bd_bdd3_m00bn_0.sv" \
"../../../bd/dma_test/ip/dma_test_smartconnect_0_0/bd_0/ip/ip_35/sim/bd_bdd3_m00e_0.sv" \

verilog xil_defaultlib --include "/nfs/tools/xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../linux_dma_tutorila.gen/sources_1/bd/dma_test/ipshared/ec67/hdl" --include "../../../../linux_dma_tutorila.gen/sources_1/bd/dma_test/ipshared/f805/hdl" --include "../../../../linux_dma_tutorila.gen/sources_1/bd/dma_test/ipshared/f0b6/hdl/verilog" --include "../../../../linux_dma_tutorila.gen/sources_1/bd/dma_test/ipshared/66be/hdl/verilog" \
"../../../bd/dma_test/ip/dma_test_smartconnect_0_0/sim/dma_test_smartconnect_0_0.v" \
"../../../bd/dma_test/ip/dma_test_xlconstant_0_0/sim/dma_test_xlconstant_0_0.v" \
"../../../bd/dma_test/ip/dma_test_xlconstant_0_1/sim/dma_test_xlconstant_0_1.v" \
"../../../bd/dma_test/ip/dma_test_xlconcat_0_0/sim/dma_test_xlconcat_0_0.v" \
"../../../bd/dma_test/sim/dma_test.v" \
"../../../bd/dma_test/ip/dma_test_auto_ds_0/sim/dma_test_auto_ds_0.v" \
"../../../bd/dma_test/ip/dma_test_auto_pc_0/sim/dma_test_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
