Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/sibgh/Desktop/Multicycle_Processor/topmodule_tb_isim_beh.exe" -prj "C:/Users/sibgh/Desktop/Multicycle_Processor/topmodule_tb_beh.prj" "work.topmodule_tb" "work.glbl" 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/sibgh/Desktop/Multicycle_Processor/RegFile.v" into library work
Analyzing Verilog file "C:/Users/sibgh/Desktop/Multicycle_Processor/PC.v" into library work
Analyzing Verilog file "C:/Users/sibgh/Desktop/Multicycle_Processor/Instruction_DataMemory.v" into library work
Analyzing Verilog file "C:/Users/sibgh/Desktop/Multicycle_Processor/Decoder.v" into library work
Analyzing Verilog file "C:/Users/sibgh/Desktop/Multicycle_Processor/ControlUnit.v" into library work
Analyzing Verilog file "C:/Users/sibgh/Desktop/Multicycle_Processor/ALU_Control.v" into library work
Analyzing Verilog file "C:/Users/sibgh/Desktop/Multicycle_Processor/ALU.v" into library work
Analyzing Verilog file "C:/Users/sibgh/Desktop/Multicycle_Processor/top_module.v" into library work
Analyzing Verilog file "C:/Users/sibgh/Desktop/Multicycle_Processor/topmodule_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/sibgh/Desktop/Multicycle_Processor/top_module.v" Line 63: Port data is not connected to this instance
Completed static elaboration
Compiling module PC
Compiling module Instruction_DataMemory
Compiling module RegFile
Compiling module Decoder
Compiling module ControlUnit
Compiling module ALU_Control
Compiling module ALU
Compiling module top_module
Compiling module topmodule_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 10 Verilog Units
Built simulation executable C:/Users/sibgh/Desktop/Multicycle_Processor/topmodule_tb_isim_beh.exe
Fuse Memory Usage: 29128 KB
Fuse CPU Usage: 500 ms
