# Chisel-Single-Cycle-RISC-V
This is the chisel generated verilog in which the instruction memory and data memory is written in verilog.
I run this core on ARTY-7 and you can watch the [video](https://www.youtube.com/watch?v=Vn5n7nC_XLc) on youtube


