{"vcs1":{"timestamp_begin":1698965940.197816311, "rt":0.35, "ut":0.16, "st":0.12}}
{"vcselab":{"timestamp_begin":1698965940.604498671, "rt":0.41, "ut":0.22, "st":0.13}}
{"link":{"timestamp_begin":1698965941.051570119, "rt":0.26, "ut":0.08, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1698965939.858937656}
{"VCS_COMP_START_TIME": 1698965939.858937656}
{"VCS_COMP_END_TIME": 1698965941.374593406}
{"VCS_USER_OPTIONS": "-q -nc -sverilog TB.sv uart.sv"}
{"vcs1": {"peak_mem": 338404}}
{"stitch_vcselab": {"peak_mem": 222596}}
