FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright (C) 2018 Renesas Electronics Corp.
/* bench 2271.6.0 1ed2d4235f14 */
/* bench 2271.6.1 1e8061999235 */
/* bench 2271.6.2 743e496e9d2d */
/* bench 2271.6.3 61a3b382a4a0 */
/* bench 2271.6.4 90ae877c6d68 */
/* bench 2271.6.5 ec482b4ab69b */
/* bench 2271.6.6 a267252d5041 */
/* bench 2271.6.7 1fb6cb65e41f */
/* bench 2271.6.8 1891c2cbaccc */
/* bench 2271.6.9 a53d3b845f7a */
/* bench 2271.6.10 d2abc56ca7b5 */
/* bench 2271.6.11 9bbf12bddab4 */
/* bench 2271.6.12 1cd79cfa4cb9 */
/* bench 2271.6.13 f8284ceb723a */
#ifndef __DT_BINDINGS_POWER_R8A774A1_SYSC_H__
#define __DT_BINDINGS_POWER_R8A774A1_SYSC_H__

/*
 * These power domain indices match the numbers of the interrupt bits
 * representing the power areas in the various Interrupt Registers
 * (e.g. SYSCISR, Interrupt Status Register)
 */
/* bench 2054.2.0 a73a4a94f8e8 */
/* bench 2054.2.1 4168074e4308 */
/* bench 2054.2.2 47dcbae1460d */
/* bench 2054.2.3 b0624615e732 */
/* bench 2054.2.4 c3813d685ca4 */
/* bench 2054.2.5 2df460e61878 */
/* bench 2054.2.6 20d617ce14f3 */
/* bench 2054.2.7 b3a7f4ce2995 */
/* bench 2054.2.8 10631c39ede2 */
#define R8A774A1_PD_CA53_CPU0		 5
#define R8A774A1_PD_CA53_CPU1		 6
#define R8A774A1_PD_CA53_CPU2		 7
#define R8A774A1_PD_CA53_CPU3		 8
#define R8A774A1_PD_CA57_SCU		12
#define R8A774A1_PD_A3VC		14
#define R8A774A1_PD_3DG_A		17
#define R8A774A1_PD_3DG_B		18
#define R8A774A1_PD_CA53_SCU		21
#define R8A774A1_PD_A2VC0		25
#define R8A774A1_PD_A2VC1		26

/* Always-on power area */
#define R8A774A1_PD_ALWAYS_ON		32

#endif /* __DT_BINDINGS_POWER_R8A774A1_SYSC_H__ */
