 
set ::env(PROJECT_NAME) rc4-prbs
set ::env(DESIGN_TOP) rc4
set ::env(DESIGN_DIR)  RTL_Benchmark/Verilog/Cores/crypto_core/rc4-prbs/trunk
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/Cores/crypto_core/rc4-prbs/trunk/rc4.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
