$date
	Mon Nov 17 22:26:44 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TestBench $end
$var reg 1 ! Clk $end
$var reg 1 " Reset $end
$var reg 1 # Start $end
$var integer 32 $ counter [31:0] $end
$var integer 32 % i [31:0] $end
$var integer 32 & outfile [31:0] $end
$scope module CPU $end
$var wire 1 ' clk_i $end
$var wire 32 ( instruction [31:0] $end
$var wire 1 ) rst_i $end
$var wire 1 * start_i $end
$scope module Control $end
$var wire 6 + Op_i [5:0] $end
$var reg 1 , ALUOp_o $end
$var reg 1 - ALUSrc_o $end
$var reg 1 . RegDst_o $end
$var reg 1 / RegWrite_o $end
$upscope $end
$scope module Add_PC $end
$var wire 32 0 data1_in [31:0] $end
$var wire 32 1 data2_in [31:0] $end
$var wire 32 2 data_o [31:0] $end
$upscope $end
$scope module PC $end
$var wire 1 ' clk_i $end
$var wire 32 3 pc_i [31:0] $end
$var wire 1 ) rst_i $end
$var wire 1 * start_i $end
$var reg 32 4 pc_o [31:0] $end
$upscope $end
$scope module Instruction_Memory $end
$var wire 32 5 addr_i [31:0] $end
$var wire 32 6 instr_o [31:0] $end
$upscope $end
$scope module Registers $end
$var wire 5 7 RDaddr_i [4:0] $end
$var wire 32 8 RDdata_i [31:0] $end
$var wire 5 9 RSaddr_i [4:0] $end
$var wire 32 : RSdata_o [31:0] $end
$var wire 5 ; RTaddr_i [4:0] $end
$var wire 32 < RTdata_o [31:0] $end
$var wire 1 = RegWrite_i $end
$var wire 1 ' clk_i $end
$upscope $end
$scope module MUX_RegDst $end
$var wire 5 > data1_i [4:0] $end
$var wire 5 ? data2_i [4:0] $end
$var wire 1 @ select_i $end
$var reg 5 A data_o [4:0] $end
$upscope $end
$scope module MUX_ALUSrc $end
$var wire 32 B data1_i [31:0] $end
$var wire 32 C data2_i [31:0] $end
$var wire 1 D select_i $end
$var reg 32 E data_o [31:0] $end
$upscope $end
$scope module Signed_Extend $end
$var wire 16 F data_i [15:0] $end
$var wire 32 G data_o [31:0] $end
$upscope $end
$scope module ALU $end
$var wire 3 H ALUCtrl_i [2:0] $end
$var wire 1 I Zero_o $end
$var wire 32 J data1_i [31:0] $end
$var wire 32 K data2_i [31:0] $end
$var reg 32 L data_o [31:0] $end
$upscope $end
$scope module ALU_Control $end
$var wire 1 M ALUOp_i $end
$var wire 6 N funct_i [5:0] $end
$var reg 3 O ALUCtrl_o [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 O
b100000 N
1M
b0 L
b0 K
b0 J
zI
b10 H
b100000000100000 G
b100000000100000 F
b0 E
0D
b100000000100000 C
b0 B
b1000 A
1@
b1000 ?
b0 >
1=
b0 <
b0 ;
b0 :
b0 9
b0 8
b1000 7
b100000000100000 6
b0 5
b0 4
b100 3
b100 2
b100 1
b0 0
1/
1.
0-
1,
b0 +
0*
0)
b100000000100000 (
0'
b11 &
b100000 %
b0 $
0#
0"
0!
$end
#12
1#
1*
1"
1)
#25
b1010 L
b1010 8
b1010 E
b1010 K
b1001 A
b1001 7
1-
1D
0,
0M
0.
0@
b1010 N
b1010 F
b1010 C
b1010 G
b0 ?
b1001 >
b1001 ;
b1000 +
b100000000010010000000000001010 (
b100000000010010000000000001010 6
b100 4
b1000 2
b1000 3
b100 0
b100 5
b1 $
1!
1'
#50
0!
0'
#75
b1101 L
b1101 8
b1010 A
b1010 7
b1101 E
b1101 K
b1101 N
b1101 F
b1101 C
b1101 G
b1010 >
b1010 ;
b100000000010100000000000001101 (
b100000000010100000000000001101 6
b0 <
b0 B
b1000 4
b1100 2
b1100 3
b1000 0
b1000 5
b10 $
1!
1'
#100
0!
0'
#125
b100 O
b100 H
b1011 A
b1011 7
b1010 E
b1010 K
b1100100 L
b1100100 8
0-
0D
1,
1M
1.
1@
b11000 N
b101100000011000 F
b101100000011000 C
b101100000011000 G
b1011 ?
b1001 >
b1001 ;
b1001 9
b1010 :
b1010 J
b0 +
b1001010010101100000011000 (
b1001010010101100000011000 6
b1010 <
b1010 B
b1100 4
b10000 2
b10000 3
b1100 0
b1100 5
b11 $
1!
1'
#150
0!
0'
#175
b1011 L
b1011 8
b1 E
b1 K
b10 O
b10 H
b1001 A
b1001 7
1-
1D
0,
0M
0.
0@
b1 N
b1 F
b1 C
b1 G
b0 ?
b1000 +
b100001001010010000000000000001 (
b100001001010010000000000000001 6
b10000 4
b10100 2
b10100 3
b10000 0
b10000 5
b100 $
1!
1'
#200
0!
0'
#225
b11 O
b11 H
b1010 A
b1010 7
b1011 E
b1011 K
0-
0D
1,
1M
1.
1@
b10 L
b10 8
b100010 N
b101000000100010 F
b101000000100010 C
b101000000100010 G
b1010 ?
b1010 9
b0 +
b1010010010101000000100010 (
b1010010010101000000100010 6
b1101 :
b1101 J
b1011 <
b1011 B
b10100 4
b11000 2
b11000 3
b10100 0
b10100 5
b101 $
1!
1'
#250
0!
0'
#275
b0 O
b0 H
b1011 A
b1011 7
b10 E
b10 K
b10 L
b10 8
b100100 N
b101100000100100 F
b101100000100100 C
b101100000100100 G
b1011 ?
b1010 >
b1010 ;
b10 <
b10 B
b1001 9
b1001010100101100000100100 (
b1001010100101100000100100 6
b1011 :
b1011 J
b11000 4
b11100 2
b11100 3
b11000 0
b11000 5
b110 $
1!
1'
#300
0!
0'
#325
b1 O
b1 H
b1100 A
b1100 7
b100101 N
b110000000100101 F
b110000000100101 C
b110000000100101 G
b1100 ?
b1011 >
b1011 ;
b1010 9
b10 :
b10 J
b1010010110110000000100101 (
b1010010110110000000100101 6
b11100 4
b100000 2
b100000 3
b11100 0
b11100 5
b111 $
1!
1'
#350
0!
0'
#375
b0 L
b0 8
b0 A
b0 7
b0 E
b0 K
b0 N
b0 F
b0 C
b0 G
b0 ?
b0 >
b0 ;
b0 <
b0 B
b0 9
b0 :
b0 J
b0 (
b0 6
b100000 4
b100100 2
b100100 3
b100000 0
b100000 5
b1000 $
1!
1'
#400
0!
0'
#425
b100100 4
b101000 2
b101000 3
b100100 0
b100100 5
b1001 $
1!
1'
#450
0!
0'
#475
b101000 4
b101100 2
b101100 3
b101000 0
b101000 5
b1010 $
1!
1'
#500
0!
0'
#525
b101100 4
b110000 2
b110000 3
b101100 0
b101100 5
b1011 $
1!
1'
#550
0!
0'
#575
b110000 4
b110100 2
b110100 3
b110000 0
b110000 5
b1100 $
1!
1'
#600
0!
0'
#625
b110100 4
b111000 2
b111000 3
b110100 0
b110100 5
b1101 $
1!
1'
#650
0!
0'
#675
b111000 4
b111100 2
b111100 3
b111000 0
b111000 5
b1110 $
1!
1'
#700
0!
0'
#725
b111100 4
b1000000 2
b1000000 3
b111100 0
b111100 5
b1111 $
1!
1'
#750
0!
0'
#775
b1000000 4
b1000100 2
b1000100 3
b1000000 0
b1000000 5
b10000 $
1!
1'
#800
0!
0'
#825
b1000100 4
b1001000 2
b1001000 3
b1000100 0
b1000100 5
b10001 $
1!
1'
#850
0!
0'
#875
b1001000 4
b1001100 2
b1001100 3
b1001000 0
b1001000 5
b10010 $
1!
1'
#900
0!
0'
#925
b1001100 4
b1010000 2
b1010000 3
b1001100 0
b1001100 5
b10011 $
1!
1'
#950
0!
0'
#975
b1010000 4
b1010100 2
b1010100 3
b1010000 0
b1010000 5
b10100 $
1!
1'
#1000
0!
0'
#1025
b1010100 4
b1011000 2
b1011000 3
b1010100 0
b1010100 5
b10101 $
1!
1'
#1050
0!
0'
#1075
b1011000 4
b1011100 2
b1011100 3
b1011000 0
b1011000 5
b10110 $
1!
1'
#1100
0!
0'
#1125
b1011100 4
b1100000 2
b1100000 3
b1011100 0
b1011100 5
b10111 $
1!
1'
#1150
0!
0'
#1175
b1100000 4
b1100100 2
b1100100 3
b1100000 0
b1100000 5
b11000 $
1!
1'
#1200
0!
0'
#1225
b1100100 4
b1101000 2
b1101000 3
b1100100 0
b1100100 5
b11001 $
1!
1'
#1250
0!
0'
#1275
b1101000 4
b1101100 2
b1101100 3
b1101000 0
b1101000 5
b11010 $
1!
1'
#1300
0!
0'
#1325
b1101100 4
b1110000 2
b1110000 3
b1101100 0
b1101100 5
b11011 $
1!
1'
#1350
0!
0'
#1375
b1110000 4
b1110100 2
b1110100 3
b1110000 0
b1110000 5
b11100 $
1!
1'
#1400
0!
0'
#1425
b1110100 4
b1111000 2
b1111000 3
b1110100 0
b1110100 5
b11101 $
1!
1'
#1450
0!
0'
#1475
b1111000 4
b1111100 2
b1111100 3
b1111000 0
b1111000 5
b11110 $
1!
1'
#1500
0!
0'
#1525
