<<<<<<< HEAD
INTSTYLE=impact
INFILE=D:\DOC\NH_2024_2025_HK_01\ICSL316764\TT_FPGA\eBOARD\impact.xsl
OUTFILE=D:\DOC\NH_2024_2025_HK_01\ICSL316764\TT_FPGA\eBOARD\impact.xsl
FAMILY=Multiple
PART=Multiple
WORKINGDIR=D:\DOC\NH_2024_2025_HK_01\ICSL316764\TT_FPGA\eBOARD
LICENSE=iMPACT
USER_INFO=iMPACT
=======
INTSTYLE=impact
INFILE=D:\DOC\NH_2024_2025_HK_01\ICSL316764\TT_FPGA\eBOARD\impact.xsl
OUTFILE=D:\DOC\NH_2024_2025_HK_01\ICSL316764\TT_FPGA\eBOARD\impact.xsl
FAMILY=Multiple
PART=Multiple
WORKINGDIR=D:\DOC\NH_2024_2025_HK_01\ICSL316764\TT_FPGA\eBOARD
LICENSE=iMPACT
USER_INFO=iMPACT
>>>>>>> 5d5427b5e3d7d0ff635a19a952f7d5c8c188b2e9
