Protel Design System Design Rule Check
PCB File : C:\Users\Candice\Documents\ELEC Year 4\ELEC491\T25ELEC491\PCBs\Altium\8x8v2.PcbDoc
Date     : 2/5/2019
Time     : 3:48:31 PM

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.163mm < 0.254mm) Between Text "LED63" (77.622mm,2.362mm) on Top Overlay And Arc (77.375mm,3.05mm) on Top Overlay Silk Text to Silk Clearance [0.163mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "IR_R21" (63.45mm,66.013mm) on Bottom Overlay And Track (55.25mm,66mm)(62.25mm,66mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "PT_R21" (60.427mm,66.003mm) on Bottom Overlay And Track (55.25mm,66mm)(62.25mm,66mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "IR_R21" (63.45mm,66.013mm) on Bottom Overlay And Track (62.25mm,59mm)(62.25mm,66mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Rin7" (24.446mm,10.255mm) on Bottom Overlay And Track (23.05mm,10.6mm)(23.45mm,10.6mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "Rin7" (24.446mm,10.255mm) on Bottom Overlay And Track (23.05mm,9.9mm)(23.45mm,9.9mm) on Bottom Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.232mm < 0.254mm) Between Text "MOSP6" (21.061mm,14.266mm) on Bottom Overlay And Track (19.55mm,13.9mm)(19.95mm,13.9mm) on Bottom Overlay Silk Text to Silk Clearance [0.232mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "MOSP6" (21.061mm,14.266mm) on Bottom Overlay And Track (19.55mm,14.6mm)(19.95mm,14.6mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.239mm < 0.254mm) Between Text "MOSP4" (13.402mm,38.023mm) on Bottom Overlay And Track (11.8mm,37.65mm)(12.2mm,37.65mm) on Bottom Overlay Silk Text to Silk Clearance [0.239mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "MOSP4" (13.402mm,38.023mm) on Bottom Overlay And Track (11.8mm,38.35mm)(12.2mm,38.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.138mm < 0.254mm) Between Text "Rin3" (13.18mm,57.261mm) on Bottom Overlay And Track (11.8mm,57.85mm)(12.2mm,57.85mm) on Bottom Overlay Silk Text to Silk Clearance [0.138mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Rin3" (13.18mm,57.261mm) on Bottom Overlay And Track (11.8mm,57.15mm)(12.2mm,57.15mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.176mm < 0.254mm) Between Text "MOSP2" (10.819mm,61.96mm) on Bottom Overlay And Track (9.3mm,61.65mm)(9.7mm,61.65mm) on Bottom Overlay Silk Text to Silk Clearance [0.176mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "MOSP2" (10.819mm,61.96mm) on Bottom Overlay And Track (9.3mm,62.35mm)(9.7mm,62.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "MOSP1" (10.561mm,73.505mm) on Bottom Overlay And Track (9.15mm,73.6mm)(9.55mm,73.6mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "MOSP0" (10.557mm,83.264mm) on Bottom Overlay And Track (9.05mm,83.35mm)(9.45mm,83.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Rvs7" (24.446mm,11.424mm) on Bottom Overlay And Track (23.05mm,11.4mm)(23.45mm,11.4mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.225mm < 0.254mm) Between Text "Rvs7" (24.446mm,11.424mm) on Bottom Overlay And Track (23.05mm,12.1mm)(23.45mm,12.1mm) on Bottom Overlay Silk Text to Silk Clearance [0.225mm]
   Violation between Silk To Silk Clearance Constraint: (0.125mm < 0.254mm) Between Text "Rvs4" (13.175mm,36.524mm) on Bottom Overlay And Track (11.8mm,37.1mm)(12.2mm,37.1mm) on Bottom Overlay Silk Text to Silk Clearance [0.125mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Rvs4" (13.175mm,36.524mm) on Bottom Overlay And Track (11.8mm,36.4mm)(12.2mm,36.4mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.138mm < 0.254mm) Between Text "Rvs0" (10.43mm,81.511mm) on Bottom Overlay And Track (9.05mm,82.1mm)(9.45mm,82.1mm) on Bottom Overlay Silk Text to Silk Clearance [0.138mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Rvs0" (10.43mm,81.511mm) on Bottom Overlay And Track (9.05mm,81.4mm)(9.45mm,81.4mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Rci7" (83.025mm,11.866mm) on Bottom Overlay And Track (83.05mm,11.9mm)(83.45mm,11.9mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Rci5" (65.536mm,12.368mm) on Bottom Overlay And Track (65.55mm,12.4mm)(65.95mm,12.4mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Rci3" (32.504mm,13.552mm) on Bottom Overlay And Track (32.516mm,13.43mm)(32.916mm,13.43mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "Rci3" (32.504mm,13.552mm) on Bottom Overlay And Track (32.516mm,14.13mm)(32.916mm,14.13mm) on Bottom Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Rci0" (10.882mm,10.866mm) on Bottom Overlay And Track (9.25mm,10.9mm)(9.65mm,10.9mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Rvs6" (20.934mm,15.409mm) on Bottom Overlay And Track (20.925mm,15.425mm)(20.925mm,16.575mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Rvs2" (10.692mm,63.179mm) on Bottom Overlay And Track (10.675mm,63.125mm)(10.675mm,64.275mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Rvs1" (10.537mm,74.423mm) on Bottom Overlay And Track (10.425mm,74.675mm)(10.425mm,75.825mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "MOSN6" (80.349mm,8.541mm) on Bottom Overlay And Track (80.3mm,8.85mm)(80.7mm,8.85mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.241mm < 0.254mm) Between Text "MOSN5" (71.349mm,9.025mm) on Bottom Overlay And Track (71.3mm,8.65mm)(71.7mm,8.65mm) on Bottom Overlay Silk Text to Silk Clearance [0.241mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "MOSN5" (71.349mm,9.025mm) on Bottom Overlay And Track (71.3mm,9.35mm)(71.7mm,9.35mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.086mm < 0.254mm) Between Text "MOSN4" (61.83mm,10.282mm) on Bottom Overlay And Track (62.05mm,10.6mm)(62.45mm,10.6mm) on Bottom Overlay Silk Text to Silk Clearance [0.086mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "MOSN3" (38.087mm,10.295mm) on Bottom Overlay And Track (38.05mm,10.6mm)(38.45mm,10.6mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED60" (38.913mm,1.905mm) on Top Overlay And Text "PT60" (39.024mm,2.056mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.196mm < 0.254mm) Between Text "Rcg1" (12.685mm,22.455mm) on Bottom Overlay And Text "Rci1" (12.736mm,21.795mm) on Bottom Overlay Silk Text to Silk Clearance [0.196mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "ROUT0" (4.738mm,6.172mm) on Bottom Overlay And Text "IR_R57" (5.183mm,6.02mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :38

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (53.875mm,3.05mm) on Top Overlay And Pad LED61-SDI(53.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (41.875mm,3.05mm) on Top Overlay And Pad LED60-SDI(41.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (17.875mm,3.05mm) on Top Overlay And Pad LED58-SDI(17.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (5.875mm,3.05mm) on Top Overlay And Pad LED57-SDI(5.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (87.125mm,17.95mm) on Top Overlay And Pad LED56-SDI(87.6mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (74.625mm,17.95mm) on Top Overlay And Pad LED55-SDI(75.1mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (63.125mm,17.95mm) on Top Overlay And Pad LED54-SDI(63.6mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (51.125mm,17.95mm) on Top Overlay And Pad LED53-SDI(51.6mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (39.125mm,17.95mm) on Top Overlay And Pad LED52-SDI(39.6mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (27.125mm,17.95mm) on Top Overlay And Pad LED51-SDI(27.6mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (15.125mm,17.95mm) on Top Overlay And Pad LED50-SDI(15.6mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (3.125mm,17.95mm) on Top Overlay And Pad LED49-SDI(3.6mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (89.875mm,27.05mm) on Top Overlay And Pad LED48-SDI(89.4mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (77.375mm,27.05mm) on Top Overlay And Pad LED47-SDI(76.9mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (65.875mm,27.05mm) on Top Overlay And Pad LED46-SDI(65.4mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (53.875mm,27.05mm) on Top Overlay And Pad LED45-SDI(53.4mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (41.875mm,27.05mm) on Top Overlay And Pad LED44-SDI(41.4mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (29.875mm,27.05mm) on Top Overlay And Pad LED43-SDI(29.4mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (17.875mm,27.05mm) on Top Overlay And Pad LED42-SDI(17.4mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (5.875mm,27.05mm) on Top Overlay And Pad LED41-SDI(5.4mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (87.125mm,41.95mm) on Top Overlay And Pad LED40-SDI(87.6mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (74.625mm,41.95mm) on Top Overlay And Pad LED39-SDI(75.1mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (63.125mm,41.95mm) on Top Overlay And Pad LED38-SDI(63.6mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (51.125mm,41.95mm) on Top Overlay And Pad LED37-SDI(51.6mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (39.125mm,41.95mm) on Top Overlay And Pad LED36-SDI(39.6mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (27.125mm,41.95mm) on Top Overlay And Pad LED35-SDI(27.6mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (15.125mm,41.95mm) on Top Overlay And Pad LED34-SDI(15.6mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (3.125mm,41.95mm) on Top Overlay And Pad LED33-SDI(3.6mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (89.875mm,51.05mm) on Top Overlay And Pad LED32-SDI(89.4mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (77.375mm,51.05mm) on Top Overlay And Pad LED31-SDI(76.9mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (65.875mm,51.05mm) on Top Overlay And Pad LED30-SDI(65.4mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (53.875mm,51.05mm) on Top Overlay And Pad LED29-SDI(53.4mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (41.875mm,51.05mm) on Top Overlay And Pad LED28-SDI(41.4mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (29.875mm,51.05mm) on Top Overlay And Pad LED27-SDI(29.4mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (17.875mm,51.05mm) on Top Overlay And Pad LED26-SDI(17.4mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (5.875mm,51.05mm) on Top Overlay And Pad LED25-SDI(5.4mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (87.125mm,65.95mm) on Top Overlay And Pad LED24-SDI(87.6mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (74.625mm,65.95mm) on Top Overlay And Pad LED23-SDI(75.1mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (63.125mm,65.95mm) on Top Overlay And Pad LED22-SDI(63.6mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (51.125mm,65.95mm) on Top Overlay And Pad LED21-SDI(51.6mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (39.125mm,65.95mm) on Top Overlay And Pad LED20-SDI(39.6mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (27.125mm,65.95mm) on Top Overlay And Pad LED19-SDI(27.6mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (15.125mm,65.95mm) on Top Overlay And Pad LED18-SDI(15.6mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (3.125mm,65.95mm) on Top Overlay And Pad LED17-SDI(3.6mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (89.875mm,75.05mm) on Top Overlay And Pad LED16-SDI(89.4mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (77.375mm,75.05mm) on Top Overlay And Pad LED15-SDI(76.9mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (65.875mm,75.05mm) on Top Overlay And Pad LED14-SDI(65.4mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (53.875mm,75.05mm) on Top Overlay And Pad LED13-SDI(53.4mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (41.875mm,75.05mm) on Top Overlay And Pad LED12-SDI(41.4mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (5.875mm,75.05mm) on Top Overlay And Pad LED9-SDI(5.4mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (87.125mm,89.95mm) on Top Overlay And Pad LED8-SDI(87.6mm,89.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (74.625mm,89.45mm) on Top Overlay And Pad LED7-SDI(75.1mm,88.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (63.125mm,89.45mm) on Top Overlay And Pad LED6-SDI(63.6mm,88.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (51.125mm,89.45mm) on Top Overlay And Pad LED5-SDI(51.6mm,88.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (39.125mm,89.45mm) on Top Overlay And Pad LED4-SDI(39.6mm,88.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (27.125mm,89.45mm) on Top Overlay And Pad LED3-SDI(27.6mm,88.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (15.125mm,89.45mm) on Top Overlay And Pad LED2-SDI(15.6mm,88.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (3.125mm,89.95mm) on Top Overlay And Pad LED1-SDI(3.6mm,89.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (17.875mm,75.05mm) on Top Overlay And Pad LED10-SDI(17.4mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (29.875mm,75.05mm) on Top Overlay And Pad LED11-SDI(29.4mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (89.875mm,3.05mm) on Top Overlay And Pad LED64-SDI(89.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (65.875mm,3.05mm) on Top Overlay And Pad LED62-SDI(65.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (77.375mm,3.05mm) on Top Overlay And Pad LED63-SDI(76.9mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Arc (29.875mm,3.05mm) on Top Overlay And Pad LED59-SDI(29.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (52.425mm,3.5mm)(52.575mm,3.5mm) on Top Overlay And Pad LED61-SDI(53.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.575mm,3.5mm)(52.575mm,5.5mm) on Top Overlay And Pad LED61-SDI(53.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.575mm,3.5mm)(52.575mm,5.5mm) on Top Overlay And Pad LED61-CKI(53.4mm,4.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (52.425mm,5.5mm)(52.575mm,5.5mm) on Top Overlay And Pad LED61-GND(53.4mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.575mm,3.5mm)(52.575mm,5.5mm) on Top Overlay And Pad LED61-GND(53.4mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (52.425mm,5.5mm)(52.575mm,5.5mm) on Top Overlay And Pad LED61-VCC(51.6mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.425mm,3.5mm)(52.425mm,5.5mm) on Top Overlay And Pad LED61-VCC(51.6mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.425mm,3.5mm)(52.425mm,5.5mm) on Top Overlay And Pad LED61-CKO(51.6mm,4.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (52.425mm,3.5mm)(52.575mm,3.5mm) on Top Overlay And Pad LED61-SDO(51.6mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.425mm,3.5mm)(52.425mm,5.5mm) on Top Overlay And Pad LED61-SDO(51.6mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (40.425mm,3.5mm)(40.575mm,3.5mm) on Top Overlay And Pad LED60-SDI(41.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.575mm,3.5mm)(40.575mm,5.5mm) on Top Overlay And Pad LED60-SDI(41.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.575mm,3.5mm)(40.575mm,5.5mm) on Top Overlay And Pad LED60-CKI(41.4mm,4.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (40.425mm,5.5mm)(40.575mm,5.5mm) on Top Overlay And Pad LED60-GND(41.4mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.575mm,3.5mm)(40.575mm,5.5mm) on Top Overlay And Pad LED60-GND(41.4mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (40.425mm,5.5mm)(40.575mm,5.5mm) on Top Overlay And Pad LED60-VCC(39.6mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.425mm,3.5mm)(40.425mm,5.5mm) on Top Overlay And Pad LED60-VCC(39.6mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.425mm,3.5mm)(40.425mm,5.5mm) on Top Overlay And Pad LED60-CKO(39.6mm,4.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (40.425mm,3.5mm)(40.575mm,3.5mm) on Top Overlay And Pad LED60-SDO(39.6mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.425mm,3.5mm)(40.425mm,5.5mm) on Top Overlay And Pad LED60-SDO(39.6mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (16.425mm,3.5mm)(16.575mm,3.5mm) on Top Overlay And Pad LED58-SDI(17.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.575mm,3.5mm)(16.575mm,5.5mm) on Top Overlay And Pad LED58-SDI(17.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.575mm,3.5mm)(16.575mm,5.5mm) on Top Overlay And Pad LED58-CKI(17.4mm,4.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (16.425mm,5.5mm)(16.575mm,5.5mm) on Top Overlay And Pad LED58-GND(17.4mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.575mm,3.5mm)(16.575mm,5.5mm) on Top Overlay And Pad LED58-GND(17.4mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (16.425mm,5.5mm)(16.575mm,5.5mm) on Top Overlay And Pad LED58-VCC(15.6mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.425mm,3.5mm)(16.425mm,5.5mm) on Top Overlay And Pad LED58-VCC(15.6mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.425mm,3.5mm)(16.425mm,5.5mm) on Top Overlay And Pad LED58-CKO(15.6mm,4.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (16.425mm,3.5mm)(16.575mm,3.5mm) on Top Overlay And Pad LED58-SDO(15.6mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.425mm,3.5mm)(16.425mm,5.5mm) on Top Overlay And Pad LED58-SDO(15.6mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (4.425mm,3.5mm)(4.575mm,3.5mm) on Top Overlay And Pad LED57-SDI(5.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.575mm,3.5mm)(4.575mm,5.5mm) on Top Overlay And Pad LED57-SDI(5.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.575mm,3.5mm)(4.575mm,5.5mm) on Top Overlay And Pad LED57-CKI(5.4mm,4.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (4.425mm,5.5mm)(4.575mm,5.5mm) on Top Overlay And Pad LED57-GND(5.4mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.575mm,3.5mm)(4.575mm,5.5mm) on Top Overlay And Pad LED57-GND(5.4mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (4.425mm,5.5mm)(4.575mm,5.5mm) on Top Overlay And Pad LED57-VCC(3.6mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.425mm,3.5mm)(4.425mm,5.5mm) on Top Overlay And Pad LED57-VCC(3.6mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.425mm,3.5mm)(4.425mm,5.5mm) on Top Overlay And Pad LED57-CKO(3.6mm,4.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (4.425mm,3.5mm)(4.575mm,3.5mm) on Top Overlay And Pad LED57-SDO(3.6mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.425mm,3.5mm)(4.425mm,5.5mm) on Top Overlay And Pad LED57-SDO(3.6mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,17.5mm)(88.575mm,17.5mm) on Top Overlay And Pad LED56-SDI(87.6mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.425mm,15.5mm)(88.425mm,17.5mm) on Top Overlay And Pad LED56-SDI(87.6mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.425mm,15.5mm)(88.425mm,17.5mm) on Top Overlay And Pad LED56-CKI(87.6mm,16.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,15.5mm)(88.575mm,15.5mm) on Top Overlay And Pad LED56-GND(87.6mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.425mm,15.5mm)(88.425mm,17.5mm) on Top Overlay And Pad LED56-GND(87.6mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.575mm,15.5mm)(88.575mm,17.5mm) on Top Overlay And Pad LED56-VCC(89.4mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,15.5mm)(88.575mm,15.5mm) on Top Overlay And Pad LED56-VCC(89.4mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.575mm,15.5mm)(88.575mm,17.5mm) on Top Overlay And Pad LED56-CKO(89.4mm,16.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.575mm,15.5mm)(88.575mm,17.5mm) on Top Overlay And Pad LED56-SDO(89.4mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,17.5mm)(88.575mm,17.5mm) on Top Overlay And Pad LED56-SDO(89.4mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,17.5mm)(76.075mm,17.5mm) on Top Overlay And Pad LED55-SDI(75.1mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (75.925mm,15.5mm)(75.925mm,17.5mm) on Top Overlay And Pad LED55-SDI(75.1mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (75.925mm,15.5mm)(75.925mm,17.5mm) on Top Overlay And Pad LED55-CKI(75.1mm,16.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,15.5mm)(76.075mm,15.5mm) on Top Overlay And Pad LED55-GND(75.1mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (75.925mm,15.5mm)(75.925mm,17.5mm) on Top Overlay And Pad LED55-GND(75.1mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,15.5mm)(76.075mm,15.5mm) on Top Overlay And Pad LED55-VCC(76.9mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (76.075mm,15.5mm)(76.075mm,17.5mm) on Top Overlay And Pad LED55-VCC(76.9mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (76.075mm,15.5mm)(76.075mm,17.5mm) on Top Overlay And Pad LED55-CKO(76.9mm,16.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,17.5mm)(76.075mm,17.5mm) on Top Overlay And Pad LED55-SDO(76.9mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (76.075mm,15.5mm)(76.075mm,17.5mm) on Top Overlay And Pad LED55-SDO(76.9mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,17.5mm)(64.575mm,17.5mm) on Top Overlay And Pad LED54-SDI(63.6mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.425mm,15.5mm)(64.425mm,17.5mm) on Top Overlay And Pad LED54-SDI(63.6mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.425mm,15.5mm)(64.425mm,17.5mm) on Top Overlay And Pad LED54-CKI(63.6mm,16.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,15.5mm)(64.575mm,15.5mm) on Top Overlay And Pad LED54-GND(63.6mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.425mm,15.5mm)(64.425mm,17.5mm) on Top Overlay And Pad LED54-GND(63.6mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,15.5mm)(64.575mm,15.5mm) on Top Overlay And Pad LED54-VCC(65.4mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.575mm,15.5mm)(64.575mm,17.5mm) on Top Overlay And Pad LED54-VCC(65.4mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.575mm,15.5mm)(64.575mm,17.5mm) on Top Overlay And Pad LED54-CKO(65.4mm,16.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,17.5mm)(64.575mm,17.5mm) on Top Overlay And Pad LED54-SDO(65.4mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.575mm,15.5mm)(64.575mm,17.5mm) on Top Overlay And Pad LED54-SDO(65.4mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (52.425mm,17.5mm)(52.575mm,17.5mm) on Top Overlay And Pad LED53-SDI(51.6mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.425mm,15.5mm)(52.425mm,17.5mm) on Top Overlay And Pad LED53-SDI(51.6mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.425mm,15.5mm)(52.425mm,17.5mm) on Top Overlay And Pad LED53-CKI(51.6mm,16.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (52.425mm,15.5mm)(52.575mm,15.5mm) on Top Overlay And Pad LED53-GND(51.6mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.425mm,15.5mm)(52.425mm,17.5mm) on Top Overlay And Pad LED53-GND(51.6mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (52.425mm,15.5mm)(52.575mm,15.5mm) on Top Overlay And Pad LED53-VCC(53.4mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.575mm,15.5mm)(52.575mm,17.5mm) on Top Overlay And Pad LED53-VCC(53.4mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.575mm,15.5mm)(52.575mm,17.5mm) on Top Overlay And Pad LED53-CKO(53.4mm,16.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (52.425mm,17.5mm)(52.575mm,17.5mm) on Top Overlay And Pad LED53-SDO(53.4mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.575mm,15.5mm)(52.575mm,17.5mm) on Top Overlay And Pad LED53-SDO(53.4mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (40.425mm,17.5mm)(40.575mm,17.5mm) on Top Overlay And Pad LED52-SDI(39.6mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.425mm,15.5mm)(40.425mm,17.5mm) on Top Overlay And Pad LED52-SDI(39.6mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.425mm,15.5mm)(40.425mm,17.5mm) on Top Overlay And Pad LED52-CKI(39.6mm,16.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (40.425mm,15.5mm)(40.575mm,15.5mm) on Top Overlay And Pad LED52-GND(39.6mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.425mm,15.5mm)(40.425mm,17.5mm) on Top Overlay And Pad LED52-GND(39.6mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (40.425mm,15.5mm)(40.575mm,15.5mm) on Top Overlay And Pad LED52-VCC(41.4mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.575mm,15.5mm)(40.575mm,17.5mm) on Top Overlay And Pad LED52-VCC(41.4mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.575mm,15.5mm)(40.575mm,17.5mm) on Top Overlay And Pad LED52-CKO(41.4mm,16.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (40.425mm,17.5mm)(40.575mm,17.5mm) on Top Overlay And Pad LED52-SDO(41.4mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.575mm,15.5mm)(40.575mm,17.5mm) on Top Overlay And Pad LED52-SDO(41.4mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (28.425mm,17.5mm)(28.575mm,17.5mm) on Top Overlay And Pad LED51-SDI(27.6mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.425mm,15.5mm)(28.425mm,17.5mm) on Top Overlay And Pad LED51-SDI(27.6mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.425mm,15.5mm)(28.425mm,17.5mm) on Top Overlay And Pad LED51-CKI(27.6mm,16.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (28.425mm,15.5mm)(28.575mm,15.5mm) on Top Overlay And Pad LED51-GND(27.6mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.425mm,15.5mm)(28.425mm,17.5mm) on Top Overlay And Pad LED51-GND(27.6mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (28.425mm,15.5mm)(28.575mm,15.5mm) on Top Overlay And Pad LED51-VCC(29.4mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.575mm,15.5mm)(28.575mm,17.5mm) on Top Overlay And Pad LED51-VCC(29.4mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.575mm,15.5mm)(28.575mm,17.5mm) on Top Overlay And Pad LED51-CKO(29.4mm,16.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (28.425mm,17.5mm)(28.575mm,17.5mm) on Top Overlay And Pad LED51-SDO(29.4mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.575mm,15.5mm)(28.575mm,17.5mm) on Top Overlay And Pad LED51-SDO(29.4mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (16.425mm,17.5mm)(16.575mm,17.5mm) on Top Overlay And Pad LED50-SDI(15.6mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.425mm,15.5mm)(16.425mm,17.5mm) on Top Overlay And Pad LED50-SDI(15.6mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.425mm,15.5mm)(16.425mm,17.5mm) on Top Overlay And Pad LED50-CKI(15.6mm,16.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (16.425mm,15.5mm)(16.575mm,15.5mm) on Top Overlay And Pad LED50-GND(15.6mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.425mm,15.5mm)(16.425mm,17.5mm) on Top Overlay And Pad LED50-GND(15.6mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (16.425mm,15.5mm)(16.575mm,15.5mm) on Top Overlay And Pad LED50-VCC(17.4mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.575mm,15.5mm)(16.575mm,17.5mm) on Top Overlay And Pad LED50-VCC(17.4mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.575mm,15.5mm)(16.575mm,17.5mm) on Top Overlay And Pad LED50-CKO(17.4mm,16.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (16.425mm,17.5mm)(16.575mm,17.5mm) on Top Overlay And Pad LED50-SDO(17.4mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.575mm,15.5mm)(16.575mm,17.5mm) on Top Overlay And Pad LED50-SDO(17.4mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (4.425mm,17.5mm)(4.575mm,17.5mm) on Top Overlay And Pad LED49-SDI(3.6mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.425mm,15.5mm)(4.425mm,17.5mm) on Top Overlay And Pad LED49-SDI(3.6mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.425mm,15.5mm)(4.425mm,17.5mm) on Top Overlay And Pad LED49-CKI(3.6mm,16.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (4.425mm,15.5mm)(4.575mm,15.5mm) on Top Overlay And Pad LED49-GND(3.6mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.425mm,15.5mm)(4.425mm,17.5mm) on Top Overlay And Pad LED49-GND(3.6mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (4.425mm,15.5mm)(4.575mm,15.5mm) on Top Overlay And Pad LED49-VCC(5.4mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.575mm,15.5mm)(4.575mm,17.5mm) on Top Overlay And Pad LED49-VCC(5.4mm,15.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.575mm,15.5mm)(4.575mm,17.5mm) on Top Overlay And Pad LED49-CKO(5.4mm,16.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (4.425mm,17.5mm)(4.575mm,17.5mm) on Top Overlay And Pad LED49-SDO(5.4mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.575mm,15.5mm)(4.575mm,17.5mm) on Top Overlay And Pad LED49-SDO(5.4mm,17.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.575mm,27.5mm)(88.575mm,29.5mm) on Top Overlay And Pad LED48-SDI(89.4mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,27.5mm)(88.575mm,27.5mm) on Top Overlay And Pad LED48-SDI(89.4mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.575mm,27.5mm)(88.575mm,29.5mm) on Top Overlay And Pad LED48-CKI(89.4mm,28.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.575mm,27.5mm)(88.575mm,29.5mm) on Top Overlay And Pad LED48-GND(89.4mm,29.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,29.5mm)(88.575mm,29.5mm) on Top Overlay And Pad LED48-GND(89.4mm,29.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,29.5mm)(88.575mm,29.5mm) on Top Overlay And Pad LED48-VCC(87.6mm,29.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.425mm,27.5mm)(88.425mm,29.5mm) on Top Overlay And Pad LED48-VCC(87.6mm,29.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.425mm,27.5mm)(88.425mm,29.5mm) on Top Overlay And Pad LED48-CKO(87.6mm,28.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,27.5mm)(88.575mm,27.5mm) on Top Overlay And Pad LED48-SDO(87.6mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.425mm,27.5mm)(88.425mm,29.5mm) on Top Overlay And Pad LED48-SDO(87.6mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,27.5mm)(76.075mm,27.5mm) on Top Overlay And Pad LED47-SDI(76.9mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (76.075mm,27.5mm)(76.075mm,29.5mm) on Top Overlay And Pad LED47-SDI(76.9mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (76.075mm,27.5mm)(76.075mm,29.5mm) on Top Overlay And Pad LED47-CKI(76.9mm,28.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,29.5mm)(76.075mm,29.5mm) on Top Overlay And Pad LED47-GND(76.9mm,29.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (76.075mm,27.5mm)(76.075mm,29.5mm) on Top Overlay And Pad LED47-GND(76.9mm,29.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,29.5mm)(76.075mm,29.5mm) on Top Overlay And Pad LED47-VCC(75.1mm,29.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (75.925mm,27.5mm)(75.925mm,29.5mm) on Top Overlay And Pad LED47-VCC(75.1mm,29.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (75.925mm,27.5mm)(75.925mm,29.5mm) on Top Overlay And Pad LED47-CKO(75.1mm,28.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,27.5mm)(76.075mm,27.5mm) on Top Overlay And Pad LED47-SDO(75.1mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (75.925mm,27.5mm)(75.925mm,29.5mm) on Top Overlay And Pad LED47-SDO(75.1mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,27.5mm)(64.575mm,27.5mm) on Top Overlay And Pad LED46-SDI(65.4mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.575mm,27.5mm)(64.575mm,29.5mm) on Top Overlay And Pad LED46-SDI(65.4mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.575mm,27.5mm)(64.575mm,29.5mm) on Top Overlay And Pad LED46-CKI(65.4mm,28.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,29.5mm)(64.575mm,29.5mm) on Top Overlay And Pad LED46-GND(65.4mm,29.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.575mm,27.5mm)(64.575mm,29.5mm) on Top Overlay And Pad LED46-GND(65.4mm,29.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,29.5mm)(64.575mm,29.5mm) on Top Overlay And Pad LED46-VCC(63.6mm,29.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.425mm,27.5mm)(64.425mm,29.5mm) on Top Overlay And Pad LED46-VCC(63.6mm,29.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.425mm,27.5mm)(64.425mm,29.5mm) on Top Overlay And Pad LED46-CKO(63.6mm,28.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,27.5mm)(64.575mm,27.5mm) on Top Overlay And Pad LED46-SDO(63.6mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.425mm,27.5mm)(64.425mm,29.5mm) on Top Overlay And Pad LED46-SDO(63.6mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (52.425mm,27.5mm)(52.575mm,27.5mm) on Top Overlay And Pad LED45-SDI(53.4mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.575mm,27.5mm)(52.575mm,29.5mm) on Top Overlay And Pad LED45-SDI(53.4mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.575mm,27.5mm)(52.575mm,29.5mm) on Top Overlay And Pad LED45-CKI(53.4mm,28.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (52.425mm,29.5mm)(52.575mm,29.5mm) on Top Overlay And Pad LED45-GND(53.4mm,29.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.575mm,27.5mm)(52.575mm,29.5mm) on Top Overlay And Pad LED45-GND(53.4mm,29.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (52.425mm,29.5mm)(52.575mm,29.5mm) on Top Overlay And Pad LED45-VCC(51.6mm,29.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.425mm,27.5mm)(52.425mm,29.5mm) on Top Overlay And Pad LED45-VCC(51.6mm,29.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.425mm,27.5mm)(52.425mm,29.5mm) on Top Overlay And Pad LED45-CKO(51.6mm,28.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (52.425mm,27.5mm)(52.575mm,27.5mm) on Top Overlay And Pad LED45-SDO(51.6mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.425mm,27.5mm)(52.425mm,29.5mm) on Top Overlay And Pad LED45-SDO(51.6mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (40.425mm,27.5mm)(40.575mm,27.5mm) on Top Overlay And Pad LED44-SDI(41.4mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.575mm,27.5mm)(40.575mm,29.5mm) on Top Overlay And Pad LED44-SDI(41.4mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.575mm,27.5mm)(40.575mm,29.5mm) on Top Overlay And Pad LED44-CKI(41.4mm,28.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (40.425mm,29.5mm)(40.575mm,29.5mm) on Top Overlay And Pad LED44-GND(41.4mm,29.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.575mm,27.5mm)(40.575mm,29.5mm) on Top Overlay And Pad LED44-GND(41.4mm,29.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (40.425mm,29.5mm)(40.575mm,29.5mm) on Top Overlay And Pad LED44-VCC(39.6mm,29.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.425mm,27.5mm)(40.425mm,29.5mm) on Top Overlay And Pad LED44-VCC(39.6mm,29.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.425mm,27.5mm)(40.425mm,29.5mm) on Top Overlay And Pad LED44-CKO(39.6mm,28.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (40.425mm,27.5mm)(40.575mm,27.5mm) on Top Overlay And Pad LED44-SDO(39.6mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.425mm,27.5mm)(40.425mm,29.5mm) on Top Overlay And Pad LED44-SDO(39.6mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (28.425mm,27.5mm)(28.575mm,27.5mm) on Top Overlay And Pad LED43-SDI(29.4mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.575mm,27.5mm)(28.575mm,29.5mm) on Top Overlay And Pad LED43-SDI(29.4mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.575mm,27.5mm)(28.575mm,29.5mm) on Top Overlay And Pad LED43-CKI(29.4mm,28.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (28.425mm,29.5mm)(28.575mm,29.5mm) on Top Overlay And Pad LED43-GND(29.4mm,29.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.575mm,27.5mm)(28.575mm,29.5mm) on Top Overlay And Pad LED43-GND(29.4mm,29.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (28.425mm,29.5mm)(28.575mm,29.5mm) on Top Overlay And Pad LED43-VCC(27.6mm,29.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.425mm,27.5mm)(28.425mm,29.5mm) on Top Overlay And Pad LED43-VCC(27.6mm,29.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.425mm,27.5mm)(28.425mm,29.5mm) on Top Overlay And Pad LED43-CKO(27.6mm,28.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (28.425mm,27.5mm)(28.575mm,27.5mm) on Top Overlay And Pad LED43-SDO(27.6mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.425mm,27.5mm)(28.425mm,29.5mm) on Top Overlay And Pad LED43-SDO(27.6mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (16.425mm,27.5mm)(16.575mm,27.5mm) on Top Overlay And Pad LED42-SDI(17.4mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.575mm,27.5mm)(16.575mm,29.5mm) on Top Overlay And Pad LED42-SDI(17.4mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.575mm,27.5mm)(16.575mm,29.5mm) on Top Overlay And Pad LED42-CKI(17.4mm,28.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (16.425mm,29.5mm)(16.575mm,29.5mm) on Top Overlay And Pad LED42-GND(17.4mm,29.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.575mm,27.5mm)(16.575mm,29.5mm) on Top Overlay And Pad LED42-GND(17.4mm,29.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (16.425mm,29.5mm)(16.575mm,29.5mm) on Top Overlay And Pad LED42-VCC(15.6mm,29.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.425mm,27.5mm)(16.425mm,29.5mm) on Top Overlay And Pad LED42-VCC(15.6mm,29.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.425mm,27.5mm)(16.425mm,29.5mm) on Top Overlay And Pad LED42-CKO(15.6mm,28.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (16.425mm,27.5mm)(16.575mm,27.5mm) on Top Overlay And Pad LED42-SDO(15.6mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.425mm,27.5mm)(16.425mm,29.5mm) on Top Overlay And Pad LED42-SDO(15.6mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (4.425mm,27.5mm)(4.575mm,27.5mm) on Top Overlay And Pad LED41-SDI(5.4mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.575mm,27.5mm)(4.575mm,29.5mm) on Top Overlay And Pad LED41-SDI(5.4mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.575mm,27.5mm)(4.575mm,29.5mm) on Top Overlay And Pad LED41-CKI(5.4mm,28.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (4.425mm,29.5mm)(4.575mm,29.5mm) on Top Overlay And Pad LED41-GND(5.4mm,29.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.575mm,27.5mm)(4.575mm,29.5mm) on Top Overlay And Pad LED41-GND(5.4mm,29.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (4.425mm,29.5mm)(4.575mm,29.5mm) on Top Overlay And Pad LED41-VCC(3.6mm,29.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.425mm,27.5mm)(4.425mm,29.5mm) on Top Overlay And Pad LED41-VCC(3.6mm,29.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.425mm,27.5mm)(4.425mm,29.5mm) on Top Overlay And Pad LED41-CKO(3.6mm,28.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (4.425mm,27.5mm)(4.575mm,27.5mm) on Top Overlay And Pad LED41-SDO(3.6mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.425mm,27.5mm)(4.425mm,29.5mm) on Top Overlay And Pad LED41-SDO(3.6mm,27.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,41.5mm)(88.575mm,41.5mm) on Top Overlay And Pad LED40-SDI(87.6mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.425mm,39.5mm)(88.425mm,41.5mm) on Top Overlay And Pad LED40-SDI(87.6mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.425mm,39.5mm)(88.425mm,41.5mm) on Top Overlay And Pad LED40-CKI(87.6mm,40.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,39.5mm)(88.575mm,39.5mm) on Top Overlay And Pad LED40-GND(87.6mm,39.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.425mm,39.5mm)(88.425mm,41.5mm) on Top Overlay And Pad LED40-GND(87.6mm,39.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.575mm,39.5mm)(88.575mm,41.5mm) on Top Overlay And Pad LED40-VCC(89.4mm,39.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,39.5mm)(88.575mm,39.5mm) on Top Overlay And Pad LED40-VCC(89.4mm,39.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.575mm,39.5mm)(88.575mm,41.5mm) on Top Overlay And Pad LED40-CKO(89.4mm,40.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.575mm,39.5mm)(88.575mm,41.5mm) on Top Overlay And Pad LED40-SDO(89.4mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,41.5mm)(88.575mm,41.5mm) on Top Overlay And Pad LED40-SDO(89.4mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,41.5mm)(76.075mm,41.5mm) on Top Overlay And Pad LED39-SDI(75.1mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (75.925mm,39.5mm)(75.925mm,41.5mm) on Top Overlay And Pad LED39-SDI(75.1mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (75.925mm,39.5mm)(75.925mm,41.5mm) on Top Overlay And Pad LED39-CKI(75.1mm,40.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,39.5mm)(76.075mm,39.5mm) on Top Overlay And Pad LED39-GND(75.1mm,39.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (75.925mm,39.5mm)(75.925mm,41.5mm) on Top Overlay And Pad LED39-GND(75.1mm,39.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,39.5mm)(76.075mm,39.5mm) on Top Overlay And Pad LED39-VCC(76.9mm,39.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (76.075mm,39.5mm)(76.075mm,41.5mm) on Top Overlay And Pad LED39-VCC(76.9mm,39.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (76.075mm,39.5mm)(76.075mm,41.5mm) on Top Overlay And Pad LED39-CKO(76.9mm,40.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,41.5mm)(76.075mm,41.5mm) on Top Overlay And Pad LED39-SDO(76.9mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (76.075mm,39.5mm)(76.075mm,41.5mm) on Top Overlay And Pad LED39-SDO(76.9mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,41.5mm)(64.575mm,41.5mm) on Top Overlay And Pad LED38-SDI(63.6mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.425mm,39.5mm)(64.425mm,41.5mm) on Top Overlay And Pad LED38-SDI(63.6mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.425mm,39.5mm)(64.425mm,41.5mm) on Top Overlay And Pad LED38-CKI(63.6mm,40.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,39.5mm)(64.575mm,39.5mm) on Top Overlay And Pad LED38-GND(63.6mm,39.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.425mm,39.5mm)(64.425mm,41.5mm) on Top Overlay And Pad LED38-GND(63.6mm,39.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,39.5mm)(64.575mm,39.5mm) on Top Overlay And Pad LED38-VCC(65.4mm,39.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.575mm,39.5mm)(64.575mm,41.5mm) on Top Overlay And Pad LED38-VCC(65.4mm,39.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.575mm,39.5mm)(64.575mm,41.5mm) on Top Overlay And Pad LED38-CKO(65.4mm,40.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,41.5mm)(64.575mm,41.5mm) on Top Overlay And Pad LED38-SDO(65.4mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.575mm,39.5mm)(64.575mm,41.5mm) on Top Overlay And Pad LED38-SDO(65.4mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (52.425mm,41.5mm)(52.575mm,41.5mm) on Top Overlay And Pad LED37-SDI(51.6mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.425mm,39.5mm)(52.425mm,41.5mm) on Top Overlay And Pad LED37-SDI(51.6mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.425mm,39.5mm)(52.425mm,41.5mm) on Top Overlay And Pad LED37-CKI(51.6mm,40.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (52.425mm,39.5mm)(52.575mm,39.5mm) on Top Overlay And Pad LED37-GND(51.6mm,39.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.425mm,39.5mm)(52.425mm,41.5mm) on Top Overlay And Pad LED37-GND(51.6mm,39.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (52.425mm,39.5mm)(52.575mm,39.5mm) on Top Overlay And Pad LED37-VCC(53.4mm,39.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.575mm,39.5mm)(52.575mm,41.5mm) on Top Overlay And Pad LED37-VCC(53.4mm,39.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.575mm,39.5mm)(52.575mm,41.5mm) on Top Overlay And Pad LED37-CKO(53.4mm,40.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (52.425mm,41.5mm)(52.575mm,41.5mm) on Top Overlay And Pad LED37-SDO(53.4mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.575mm,39.5mm)(52.575mm,41.5mm) on Top Overlay And Pad LED37-SDO(53.4mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (40.425mm,41.5mm)(40.575mm,41.5mm) on Top Overlay And Pad LED36-SDI(39.6mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.425mm,39.5mm)(40.425mm,41.5mm) on Top Overlay And Pad LED36-SDI(39.6mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.425mm,39.5mm)(40.425mm,41.5mm) on Top Overlay And Pad LED36-CKI(39.6mm,40.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (40.425mm,39.5mm)(40.575mm,39.5mm) on Top Overlay And Pad LED36-GND(39.6mm,39.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.425mm,39.5mm)(40.425mm,41.5mm) on Top Overlay And Pad LED36-GND(39.6mm,39.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (40.425mm,39.5mm)(40.575mm,39.5mm) on Top Overlay And Pad LED36-VCC(41.4mm,39.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.575mm,39.5mm)(40.575mm,41.5mm) on Top Overlay And Pad LED36-VCC(41.4mm,39.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.575mm,39.5mm)(40.575mm,41.5mm) on Top Overlay And Pad LED36-CKO(41.4mm,40.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (40.425mm,41.5mm)(40.575mm,41.5mm) on Top Overlay And Pad LED36-SDO(41.4mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.575mm,39.5mm)(40.575mm,41.5mm) on Top Overlay And Pad LED36-SDO(41.4mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (28.425mm,41.5mm)(28.575mm,41.5mm) on Top Overlay And Pad LED35-SDI(27.6mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.425mm,39.5mm)(28.425mm,41.5mm) on Top Overlay And Pad LED35-SDI(27.6mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.425mm,39.5mm)(28.425mm,41.5mm) on Top Overlay And Pad LED35-CKI(27.6mm,40.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (28.425mm,39.5mm)(28.575mm,39.5mm) on Top Overlay And Pad LED35-GND(27.6mm,39.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.425mm,39.5mm)(28.425mm,41.5mm) on Top Overlay And Pad LED35-GND(27.6mm,39.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (28.425mm,39.5mm)(28.575mm,39.5mm) on Top Overlay And Pad LED35-VCC(29.4mm,39.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.575mm,39.5mm)(28.575mm,41.5mm) on Top Overlay And Pad LED35-VCC(29.4mm,39.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.575mm,39.5mm)(28.575mm,41.5mm) on Top Overlay And Pad LED35-CKO(29.4mm,40.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (28.425mm,41.5mm)(28.575mm,41.5mm) on Top Overlay And Pad LED35-SDO(29.4mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.575mm,39.5mm)(28.575mm,41.5mm) on Top Overlay And Pad LED35-SDO(29.4mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (16.425mm,41.5mm)(16.575mm,41.5mm) on Top Overlay And Pad LED34-SDI(15.6mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.425mm,39.5mm)(16.425mm,41.5mm) on Top Overlay And Pad LED34-SDI(15.6mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.425mm,39.5mm)(16.425mm,41.5mm) on Top Overlay And Pad LED34-CKI(15.6mm,40.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (16.425mm,39.5mm)(16.575mm,39.5mm) on Top Overlay And Pad LED34-GND(15.6mm,39.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.425mm,39.5mm)(16.425mm,41.5mm) on Top Overlay And Pad LED34-GND(15.6mm,39.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (16.425mm,39.5mm)(16.575mm,39.5mm) on Top Overlay And Pad LED34-VCC(17.4mm,39.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.575mm,39.5mm)(16.575mm,41.5mm) on Top Overlay And Pad LED34-VCC(17.4mm,39.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.575mm,39.5mm)(16.575mm,41.5mm) on Top Overlay And Pad LED34-CKO(17.4mm,40.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (16.425mm,41.5mm)(16.575mm,41.5mm) on Top Overlay And Pad LED34-SDO(17.4mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.575mm,39.5mm)(16.575mm,41.5mm) on Top Overlay And Pad LED34-SDO(17.4mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (4.425mm,41.5mm)(4.575mm,41.5mm) on Top Overlay And Pad LED33-SDI(3.6mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.425mm,39.5mm)(4.425mm,41.5mm) on Top Overlay And Pad LED33-SDI(3.6mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.425mm,39.5mm)(4.425mm,41.5mm) on Top Overlay And Pad LED33-CKI(3.6mm,40.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (4.425mm,39.5mm)(4.575mm,39.5mm) on Top Overlay And Pad LED33-GND(3.6mm,39.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.425mm,39.5mm)(4.425mm,41.5mm) on Top Overlay And Pad LED33-GND(3.6mm,39.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (4.425mm,39.5mm)(4.575mm,39.5mm) on Top Overlay And Pad LED33-VCC(5.4mm,39.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.575mm,39.5mm)(4.575mm,41.5mm) on Top Overlay And Pad LED33-VCC(5.4mm,39.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.575mm,39.5mm)(4.575mm,41.5mm) on Top Overlay And Pad LED33-CKO(5.4mm,40.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (4.425mm,41.5mm)(4.575mm,41.5mm) on Top Overlay And Pad LED33-SDO(5.4mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.575mm,39.5mm)(4.575mm,41.5mm) on Top Overlay And Pad LED33-SDO(5.4mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.575mm,51.5mm)(88.575mm,53.5mm) on Top Overlay And Pad LED32-SDI(89.4mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,51.5mm)(88.575mm,51.5mm) on Top Overlay And Pad LED32-SDI(89.4mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.575mm,51.5mm)(88.575mm,53.5mm) on Top Overlay And Pad LED32-CKI(89.4mm,52.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.575mm,51.5mm)(88.575mm,53.5mm) on Top Overlay And Pad LED32-GND(89.4mm,53.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,53.5mm)(88.575mm,53.5mm) on Top Overlay And Pad LED32-GND(89.4mm,53.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,53.5mm)(88.575mm,53.5mm) on Top Overlay And Pad LED32-VCC(87.6mm,53.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.425mm,51.5mm)(88.425mm,53.5mm) on Top Overlay And Pad LED32-VCC(87.6mm,53.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.425mm,51.5mm)(88.425mm,53.5mm) on Top Overlay And Pad LED32-CKO(87.6mm,52.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,51.5mm)(88.575mm,51.5mm) on Top Overlay And Pad LED32-SDO(87.6mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.425mm,51.5mm)(88.425mm,53.5mm) on Top Overlay And Pad LED32-SDO(87.6mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,51.5mm)(76.075mm,51.5mm) on Top Overlay And Pad LED31-SDI(76.9mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (76.075mm,51.5mm)(76.075mm,53.5mm) on Top Overlay And Pad LED31-SDI(76.9mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (76.075mm,51.5mm)(76.075mm,53.5mm) on Top Overlay And Pad LED31-CKI(76.9mm,52.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,53.5mm)(76.075mm,53.5mm) on Top Overlay And Pad LED31-GND(76.9mm,53.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (76.075mm,51.5mm)(76.075mm,53.5mm) on Top Overlay And Pad LED31-GND(76.9mm,53.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,53.5mm)(76.075mm,53.5mm) on Top Overlay And Pad LED31-VCC(75.1mm,53.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (75.925mm,51.5mm)(75.925mm,53.5mm) on Top Overlay And Pad LED31-VCC(75.1mm,53.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (75.925mm,51.5mm)(75.925mm,53.5mm) on Top Overlay And Pad LED31-CKO(75.1mm,52.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,51.5mm)(76.075mm,51.5mm) on Top Overlay And Pad LED31-SDO(75.1mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (75.925mm,51.5mm)(75.925mm,53.5mm) on Top Overlay And Pad LED31-SDO(75.1mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,51.5mm)(64.575mm,51.5mm) on Top Overlay And Pad LED30-SDI(65.4mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.575mm,51.5mm)(64.575mm,53.5mm) on Top Overlay And Pad LED30-SDI(65.4mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.575mm,51.5mm)(64.575mm,53.5mm) on Top Overlay And Pad LED30-CKI(65.4mm,52.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,53.5mm)(64.575mm,53.5mm) on Top Overlay And Pad LED30-GND(65.4mm,53.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.575mm,51.5mm)(64.575mm,53.5mm) on Top Overlay And Pad LED30-GND(65.4mm,53.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,53.5mm)(64.575mm,53.5mm) on Top Overlay And Pad LED30-VCC(63.6mm,53.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.425mm,51.5mm)(64.425mm,53.5mm) on Top Overlay And Pad LED30-VCC(63.6mm,53.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.425mm,51.5mm)(64.425mm,53.5mm) on Top Overlay And Pad LED30-CKO(63.6mm,52.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,51.5mm)(64.575mm,51.5mm) on Top Overlay And Pad LED30-SDO(63.6mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.425mm,51.5mm)(64.425mm,53.5mm) on Top Overlay And Pad LED30-SDO(63.6mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (52.425mm,51.5mm)(52.575mm,51.5mm) on Top Overlay And Pad LED29-SDI(53.4mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.575mm,51.5mm)(52.575mm,53.5mm) on Top Overlay And Pad LED29-SDI(53.4mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.575mm,51.5mm)(52.575mm,53.5mm) on Top Overlay And Pad LED29-CKI(53.4mm,52.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (52.425mm,53.5mm)(52.575mm,53.5mm) on Top Overlay And Pad LED29-GND(53.4mm,53.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.575mm,51.5mm)(52.575mm,53.5mm) on Top Overlay And Pad LED29-GND(53.4mm,53.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (52.425mm,53.5mm)(52.575mm,53.5mm) on Top Overlay And Pad LED29-VCC(51.6mm,53.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.425mm,51.5mm)(52.425mm,53.5mm) on Top Overlay And Pad LED29-VCC(51.6mm,53.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.425mm,51.5mm)(52.425mm,53.5mm) on Top Overlay And Pad LED29-CKO(51.6mm,52.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (52.425mm,51.5mm)(52.575mm,51.5mm) on Top Overlay And Pad LED29-SDO(51.6mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.425mm,51.5mm)(52.425mm,53.5mm) on Top Overlay And Pad LED29-SDO(51.6mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (40.425mm,51.5mm)(40.575mm,51.5mm) on Top Overlay And Pad LED28-SDI(41.4mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.575mm,51.5mm)(40.575mm,53.5mm) on Top Overlay And Pad LED28-SDI(41.4mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.575mm,51.5mm)(40.575mm,53.5mm) on Top Overlay And Pad LED28-CKI(41.4mm,52.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (40.425mm,53.5mm)(40.575mm,53.5mm) on Top Overlay And Pad LED28-GND(41.4mm,53.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.575mm,51.5mm)(40.575mm,53.5mm) on Top Overlay And Pad LED28-GND(41.4mm,53.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (40.425mm,53.5mm)(40.575mm,53.5mm) on Top Overlay And Pad LED28-VCC(39.6mm,53.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.425mm,51.5mm)(40.425mm,53.5mm) on Top Overlay And Pad LED28-VCC(39.6mm,53.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.425mm,51.5mm)(40.425mm,53.5mm) on Top Overlay And Pad LED28-CKO(39.6mm,52.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (40.425mm,51.5mm)(40.575mm,51.5mm) on Top Overlay And Pad LED28-SDO(39.6mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.425mm,51.5mm)(40.425mm,53.5mm) on Top Overlay And Pad LED28-SDO(39.6mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (28.425mm,51.5mm)(28.575mm,51.5mm) on Top Overlay And Pad LED27-SDI(29.4mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.575mm,51.5mm)(28.575mm,53.5mm) on Top Overlay And Pad LED27-SDI(29.4mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.575mm,51.5mm)(28.575mm,53.5mm) on Top Overlay And Pad LED27-CKI(29.4mm,52.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (28.425mm,53.5mm)(28.575mm,53.5mm) on Top Overlay And Pad LED27-GND(29.4mm,53.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.575mm,51.5mm)(28.575mm,53.5mm) on Top Overlay And Pad LED27-GND(29.4mm,53.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (28.425mm,53.5mm)(28.575mm,53.5mm) on Top Overlay And Pad LED27-VCC(27.6mm,53.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.425mm,51.5mm)(28.425mm,53.5mm) on Top Overlay And Pad LED27-VCC(27.6mm,53.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.425mm,51.5mm)(28.425mm,53.5mm) on Top Overlay And Pad LED27-CKO(27.6mm,52.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (28.425mm,51.5mm)(28.575mm,51.5mm) on Top Overlay And Pad LED27-SDO(27.6mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.425mm,51.5mm)(28.425mm,53.5mm) on Top Overlay And Pad LED27-SDO(27.6mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (16.425mm,51.5mm)(16.575mm,51.5mm) on Top Overlay And Pad LED26-SDI(17.4mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.575mm,51.5mm)(16.575mm,53.5mm) on Top Overlay And Pad LED26-SDI(17.4mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.575mm,51.5mm)(16.575mm,53.5mm) on Top Overlay And Pad LED26-CKI(17.4mm,52.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (16.425mm,53.5mm)(16.575mm,53.5mm) on Top Overlay And Pad LED26-GND(17.4mm,53.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.575mm,51.5mm)(16.575mm,53.5mm) on Top Overlay And Pad LED26-GND(17.4mm,53.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (16.425mm,53.5mm)(16.575mm,53.5mm) on Top Overlay And Pad LED26-VCC(15.6mm,53.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.425mm,51.5mm)(16.425mm,53.5mm) on Top Overlay And Pad LED26-VCC(15.6mm,53.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.425mm,51.5mm)(16.425mm,53.5mm) on Top Overlay And Pad LED26-CKO(15.6mm,52.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (16.425mm,51.5mm)(16.575mm,51.5mm) on Top Overlay And Pad LED26-SDO(15.6mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.425mm,51.5mm)(16.425mm,53.5mm) on Top Overlay And Pad LED26-SDO(15.6mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (4.425mm,51.5mm)(4.575mm,51.5mm) on Top Overlay And Pad LED25-SDI(5.4mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.575mm,51.5mm)(4.575mm,53.5mm) on Top Overlay And Pad LED25-SDI(5.4mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.575mm,51.5mm)(4.575mm,53.5mm) on Top Overlay And Pad LED25-CKI(5.4mm,52.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (4.425mm,53.5mm)(4.575mm,53.5mm) on Top Overlay And Pad LED25-GND(5.4mm,53.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.575mm,51.5mm)(4.575mm,53.5mm) on Top Overlay And Pad LED25-GND(5.4mm,53.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (4.425mm,53.5mm)(4.575mm,53.5mm) on Top Overlay And Pad LED25-VCC(3.6mm,53.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.425mm,51.5mm)(4.425mm,53.5mm) on Top Overlay And Pad LED25-VCC(3.6mm,53.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.425mm,51.5mm)(4.425mm,53.5mm) on Top Overlay And Pad LED25-CKO(3.6mm,52.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (4.425mm,51.5mm)(4.575mm,51.5mm) on Top Overlay And Pad LED25-SDO(3.6mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.425mm,51.5mm)(4.425mm,53.5mm) on Top Overlay And Pad LED25-SDO(3.6mm,51.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,65.5mm)(88.575mm,65.5mm) on Top Overlay And Pad LED24-SDI(87.6mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.425mm,63.5mm)(88.425mm,65.5mm) on Top Overlay And Pad LED24-SDI(87.6mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.425mm,63.5mm)(88.425mm,65.5mm) on Top Overlay And Pad LED24-CKI(87.6mm,64.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,63.5mm)(88.575mm,63.5mm) on Top Overlay And Pad LED24-GND(87.6mm,63.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.425mm,63.5mm)(88.425mm,65.5mm) on Top Overlay And Pad LED24-GND(87.6mm,63.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.575mm,63.5mm)(88.575mm,65.5mm) on Top Overlay And Pad LED24-VCC(89.4mm,63.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,63.5mm)(88.575mm,63.5mm) on Top Overlay And Pad LED24-VCC(89.4mm,63.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.575mm,63.5mm)(88.575mm,65.5mm) on Top Overlay And Pad LED24-CKO(89.4mm,64.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.575mm,63.5mm)(88.575mm,65.5mm) on Top Overlay And Pad LED24-SDO(89.4mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,65.5mm)(88.575mm,65.5mm) on Top Overlay And Pad LED24-SDO(89.4mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,65.5mm)(76.075mm,65.5mm) on Top Overlay And Pad LED23-SDI(75.1mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (75.925mm,63.5mm)(75.925mm,65.5mm) on Top Overlay And Pad LED23-SDI(75.1mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (75.925mm,63.5mm)(75.925mm,65.5mm) on Top Overlay And Pad LED23-CKI(75.1mm,64.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,63.5mm)(76.075mm,63.5mm) on Top Overlay And Pad LED23-GND(75.1mm,63.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (75.925mm,63.5mm)(75.925mm,65.5mm) on Top Overlay And Pad LED23-GND(75.1mm,63.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,63.5mm)(76.075mm,63.5mm) on Top Overlay And Pad LED23-VCC(76.9mm,63.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (76.075mm,63.5mm)(76.075mm,65.5mm) on Top Overlay And Pad LED23-VCC(76.9mm,63.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (76.075mm,63.5mm)(76.075mm,65.5mm) on Top Overlay And Pad LED23-CKO(76.9mm,64.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,65.5mm)(76.075mm,65.5mm) on Top Overlay And Pad LED23-SDO(76.9mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (76.075mm,63.5mm)(76.075mm,65.5mm) on Top Overlay And Pad LED23-SDO(76.9mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,65.5mm)(64.575mm,65.5mm) on Top Overlay And Pad LED22-SDI(63.6mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.425mm,63.5mm)(64.425mm,65.5mm) on Top Overlay And Pad LED22-SDI(63.6mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.425mm,63.5mm)(64.425mm,65.5mm) on Top Overlay And Pad LED22-CKI(63.6mm,64.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,63.5mm)(64.575mm,63.5mm) on Top Overlay And Pad LED22-GND(63.6mm,63.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.425mm,63.5mm)(64.425mm,65.5mm) on Top Overlay And Pad LED22-GND(63.6mm,63.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,63.5mm)(64.575mm,63.5mm) on Top Overlay And Pad LED22-VCC(65.4mm,63.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.575mm,63.5mm)(64.575mm,65.5mm) on Top Overlay And Pad LED22-VCC(65.4mm,63.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.575mm,63.5mm)(64.575mm,65.5mm) on Top Overlay And Pad LED22-CKO(65.4mm,64.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,65.5mm)(64.575mm,65.5mm) on Top Overlay And Pad LED22-SDO(65.4mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.575mm,63.5mm)(64.575mm,65.5mm) on Top Overlay And Pad LED22-SDO(65.4mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (52.425mm,65.5mm)(52.575mm,65.5mm) on Top Overlay And Pad LED21-SDI(51.6mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.425mm,63.5mm)(52.425mm,65.5mm) on Top Overlay And Pad LED21-SDI(51.6mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.425mm,63.5mm)(52.425mm,65.5mm) on Top Overlay And Pad LED21-CKI(51.6mm,64.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (52.425mm,63.5mm)(52.575mm,63.5mm) on Top Overlay And Pad LED21-GND(51.6mm,63.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.425mm,63.5mm)(52.425mm,65.5mm) on Top Overlay And Pad LED21-GND(51.6mm,63.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (52.425mm,63.5mm)(52.575mm,63.5mm) on Top Overlay And Pad LED21-VCC(53.4mm,63.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.575mm,63.5mm)(52.575mm,65.5mm) on Top Overlay And Pad LED21-VCC(53.4mm,63.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.575mm,63.5mm)(52.575mm,65.5mm) on Top Overlay And Pad LED21-CKO(53.4mm,64.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (52.425mm,65.5mm)(52.575mm,65.5mm) on Top Overlay And Pad LED21-SDO(53.4mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.575mm,63.5mm)(52.575mm,65.5mm) on Top Overlay And Pad LED21-SDO(53.4mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (40.425mm,65.5mm)(40.575mm,65.5mm) on Top Overlay And Pad LED20-SDI(39.6mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.425mm,63.5mm)(40.425mm,65.5mm) on Top Overlay And Pad LED20-SDI(39.6mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.425mm,63.5mm)(40.425mm,65.5mm) on Top Overlay And Pad LED20-CKI(39.6mm,64.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (40.425mm,63.5mm)(40.575mm,63.5mm) on Top Overlay And Pad LED20-GND(39.6mm,63.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.425mm,63.5mm)(40.425mm,65.5mm) on Top Overlay And Pad LED20-GND(39.6mm,63.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (40.425mm,63.5mm)(40.575mm,63.5mm) on Top Overlay And Pad LED20-VCC(41.4mm,63.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.575mm,63.5mm)(40.575mm,65.5mm) on Top Overlay And Pad LED20-VCC(41.4mm,63.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.575mm,63.5mm)(40.575mm,65.5mm) on Top Overlay And Pad LED20-CKO(41.4mm,64.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (40.425mm,65.5mm)(40.575mm,65.5mm) on Top Overlay And Pad LED20-SDO(41.4mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.575mm,63.5mm)(40.575mm,65.5mm) on Top Overlay And Pad LED20-SDO(41.4mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (28.425mm,65.5mm)(28.575mm,65.5mm) on Top Overlay And Pad LED19-SDI(27.6mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.425mm,63.5mm)(28.425mm,65.5mm) on Top Overlay And Pad LED19-SDI(27.6mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.425mm,63.5mm)(28.425mm,65.5mm) on Top Overlay And Pad LED19-CKI(27.6mm,64.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (28.425mm,63.5mm)(28.575mm,63.5mm) on Top Overlay And Pad LED19-GND(27.6mm,63.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.425mm,63.5mm)(28.425mm,65.5mm) on Top Overlay And Pad LED19-GND(27.6mm,63.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (28.425mm,63.5mm)(28.575mm,63.5mm) on Top Overlay And Pad LED19-VCC(29.4mm,63.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.575mm,63.5mm)(28.575mm,65.5mm) on Top Overlay And Pad LED19-VCC(29.4mm,63.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.575mm,63.5mm)(28.575mm,65.5mm) on Top Overlay And Pad LED19-CKO(29.4mm,64.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (28.425mm,65.5mm)(28.575mm,65.5mm) on Top Overlay And Pad LED19-SDO(29.4mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.575mm,63.5mm)(28.575mm,65.5mm) on Top Overlay And Pad LED19-SDO(29.4mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (16.425mm,65.5mm)(16.575mm,65.5mm) on Top Overlay And Pad LED18-SDI(15.6mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.425mm,63.5mm)(16.425mm,65.5mm) on Top Overlay And Pad LED18-SDI(15.6mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.425mm,63.5mm)(16.425mm,65.5mm) on Top Overlay And Pad LED18-CKI(15.6mm,64.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (16.425mm,63.5mm)(16.575mm,63.5mm) on Top Overlay And Pad LED18-GND(15.6mm,63.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.425mm,63.5mm)(16.425mm,65.5mm) on Top Overlay And Pad LED18-GND(15.6mm,63.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (16.425mm,63.5mm)(16.575mm,63.5mm) on Top Overlay And Pad LED18-VCC(17.4mm,63.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.575mm,63.5mm)(16.575mm,65.5mm) on Top Overlay And Pad LED18-VCC(17.4mm,63.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.575mm,63.5mm)(16.575mm,65.5mm) on Top Overlay And Pad LED18-CKO(17.4mm,64.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (16.425mm,65.5mm)(16.575mm,65.5mm) on Top Overlay And Pad LED18-SDO(17.4mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.575mm,63.5mm)(16.575mm,65.5mm) on Top Overlay And Pad LED18-SDO(17.4mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (4.425mm,65.5mm)(4.575mm,65.5mm) on Top Overlay And Pad LED17-SDI(3.6mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.425mm,63.5mm)(4.425mm,65.5mm) on Top Overlay And Pad LED17-SDI(3.6mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.425mm,63.5mm)(4.425mm,65.5mm) on Top Overlay And Pad LED17-CKI(3.6mm,64.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (4.425mm,63.5mm)(4.575mm,63.5mm) on Top Overlay And Pad LED17-GND(3.6mm,63.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.425mm,63.5mm)(4.425mm,65.5mm) on Top Overlay And Pad LED17-GND(3.6mm,63.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (4.425mm,63.5mm)(4.575mm,63.5mm) on Top Overlay And Pad LED17-VCC(5.4mm,63.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.575mm,63.5mm)(4.575mm,65.5mm) on Top Overlay And Pad LED17-VCC(5.4mm,63.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.575mm,63.5mm)(4.575mm,65.5mm) on Top Overlay And Pad LED17-CKO(5.4mm,64.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (4.425mm,65.5mm)(4.575mm,65.5mm) on Top Overlay And Pad LED17-SDO(5.4mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.575mm,63.5mm)(4.575mm,65.5mm) on Top Overlay And Pad LED17-SDO(5.4mm,65.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.575mm,75.5mm)(88.575mm,77.5mm) on Top Overlay And Pad LED16-SDI(89.4mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,75.5mm)(88.575mm,75.5mm) on Top Overlay And Pad LED16-SDI(89.4mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.575mm,75.5mm)(88.575mm,77.5mm) on Top Overlay And Pad LED16-CKI(89.4mm,76.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.575mm,75.5mm)(88.575mm,77.5mm) on Top Overlay And Pad LED16-GND(89.4mm,77.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,77.5mm)(88.575mm,77.5mm) on Top Overlay And Pad LED16-GND(89.4mm,77.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,77.5mm)(88.575mm,77.5mm) on Top Overlay And Pad LED16-VCC(87.6mm,77.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.425mm,75.5mm)(88.425mm,77.5mm) on Top Overlay And Pad LED16-VCC(87.6mm,77.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.425mm,75.5mm)(88.425mm,77.5mm) on Top Overlay And Pad LED16-CKO(87.6mm,76.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,75.5mm)(88.575mm,75.5mm) on Top Overlay And Pad LED16-SDO(87.6mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.425mm,75.5mm)(88.425mm,77.5mm) on Top Overlay And Pad LED16-SDO(87.6mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,75.5mm)(76.075mm,75.5mm) on Top Overlay And Pad LED15-SDI(76.9mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (76.075mm,75.5mm)(76.075mm,77.5mm) on Top Overlay And Pad LED15-SDI(76.9mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (76.075mm,75.5mm)(76.075mm,77.5mm) on Top Overlay And Pad LED15-CKI(76.9mm,76.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,77.5mm)(76.075mm,77.5mm) on Top Overlay And Pad LED15-GND(76.9mm,77.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (76.075mm,75.5mm)(76.075mm,77.5mm) on Top Overlay And Pad LED15-GND(76.9mm,77.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,77.5mm)(76.075mm,77.5mm) on Top Overlay And Pad LED15-VCC(75.1mm,77.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (75.925mm,75.5mm)(75.925mm,77.5mm) on Top Overlay And Pad LED15-VCC(75.1mm,77.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (75.925mm,75.5mm)(75.925mm,77.5mm) on Top Overlay And Pad LED15-CKO(75.1mm,76.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,75.5mm)(76.075mm,75.5mm) on Top Overlay And Pad LED15-SDO(75.1mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (75.925mm,75.5mm)(75.925mm,77.5mm) on Top Overlay And Pad LED15-SDO(75.1mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,75.5mm)(64.575mm,75.5mm) on Top Overlay And Pad LED14-SDI(65.4mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.575mm,75.5mm)(64.575mm,77.5mm) on Top Overlay And Pad LED14-SDI(65.4mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.575mm,75.5mm)(64.575mm,77.5mm) on Top Overlay And Pad LED14-CKI(65.4mm,76.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,77.5mm)(64.575mm,77.5mm) on Top Overlay And Pad LED14-GND(65.4mm,77.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.575mm,75.5mm)(64.575mm,77.5mm) on Top Overlay And Pad LED14-GND(65.4mm,77.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,77.5mm)(64.575mm,77.5mm) on Top Overlay And Pad LED14-VCC(63.6mm,77.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.425mm,75.5mm)(64.425mm,77.5mm) on Top Overlay And Pad LED14-VCC(63.6mm,77.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.425mm,75.5mm)(64.425mm,77.5mm) on Top Overlay And Pad LED14-CKO(63.6mm,76.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,75.5mm)(64.575mm,75.5mm) on Top Overlay And Pad LED14-SDO(63.6mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.425mm,75.5mm)(64.425mm,77.5mm) on Top Overlay And Pad LED14-SDO(63.6mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (52.425mm,75.5mm)(52.575mm,75.5mm) on Top Overlay And Pad LED13-SDI(53.4mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.575mm,75.5mm)(52.575mm,77.5mm) on Top Overlay And Pad LED13-SDI(53.4mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.575mm,75.5mm)(52.575mm,77.5mm) on Top Overlay And Pad LED13-CKI(53.4mm,76.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (52.425mm,77.5mm)(52.575mm,77.5mm) on Top Overlay And Pad LED13-GND(53.4mm,77.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.575mm,75.5mm)(52.575mm,77.5mm) on Top Overlay And Pad LED13-GND(53.4mm,77.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (52.425mm,77.5mm)(52.575mm,77.5mm) on Top Overlay And Pad LED13-VCC(51.6mm,77.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.425mm,75.5mm)(52.425mm,77.5mm) on Top Overlay And Pad LED13-VCC(51.6mm,77.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.425mm,75.5mm)(52.425mm,77.5mm) on Top Overlay And Pad LED13-CKO(51.6mm,76.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (52.425mm,75.5mm)(52.575mm,75.5mm) on Top Overlay And Pad LED13-SDO(51.6mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.425mm,75.5mm)(52.425mm,77.5mm) on Top Overlay And Pad LED13-SDO(51.6mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (40.425mm,75.5mm)(40.575mm,75.5mm) on Top Overlay And Pad LED12-SDI(41.4mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.575mm,75.5mm)(40.575mm,77.5mm) on Top Overlay And Pad LED12-SDI(41.4mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.575mm,75.5mm)(40.575mm,77.5mm) on Top Overlay And Pad LED12-CKI(41.4mm,76.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (40.425mm,77.5mm)(40.575mm,77.5mm) on Top Overlay And Pad LED12-GND(41.4mm,77.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.575mm,75.5mm)(40.575mm,77.5mm) on Top Overlay And Pad LED12-GND(41.4mm,77.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (40.425mm,77.5mm)(40.575mm,77.5mm) on Top Overlay And Pad LED12-VCC(39.6mm,77.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.425mm,75.5mm)(40.425mm,77.5mm) on Top Overlay And Pad LED12-VCC(39.6mm,77.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.425mm,75.5mm)(40.425mm,77.5mm) on Top Overlay And Pad LED12-CKO(39.6mm,76.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (40.425mm,75.5mm)(40.575mm,75.5mm) on Top Overlay And Pad LED12-SDO(39.6mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.425mm,75.5mm)(40.425mm,77.5mm) on Top Overlay And Pad LED12-SDO(39.6mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (4.425mm,75.5mm)(4.575mm,75.5mm) on Top Overlay And Pad LED9-SDI(5.4mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.575mm,75.5mm)(4.575mm,77.5mm) on Top Overlay And Pad LED9-SDI(5.4mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.575mm,75.5mm)(4.575mm,77.5mm) on Top Overlay And Pad LED9-CKI(5.4mm,76.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (4.425mm,77.5mm)(4.575mm,77.5mm) on Top Overlay And Pad LED9-GND(5.4mm,77.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.575mm,75.5mm)(4.575mm,77.5mm) on Top Overlay And Pad LED9-GND(5.4mm,77.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (4.425mm,77.5mm)(4.575mm,77.5mm) on Top Overlay And Pad LED9-VCC(3.6mm,77.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.425mm,75.5mm)(4.425mm,77.5mm) on Top Overlay And Pad LED9-VCC(3.6mm,77.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.425mm,75.5mm)(4.425mm,77.5mm) on Top Overlay And Pad LED9-CKO(3.6mm,76.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (4.425mm,75.5mm)(4.575mm,75.5mm) on Top Overlay And Pad LED9-SDO(3.6mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.425mm,75.5mm)(4.425mm,77.5mm) on Top Overlay And Pad LED9-SDO(3.6mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,89.5mm)(88.575mm,89.5mm) on Top Overlay And Pad LED8-SDI(87.6mm,89.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.425mm,87.5mm)(88.425mm,89.5mm) on Top Overlay And Pad LED8-SDI(87.6mm,89.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.425mm,87.5mm)(88.425mm,89.5mm) on Top Overlay And Pad LED8-CKI(87.6mm,88.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,87.5mm)(88.575mm,87.5mm) on Top Overlay And Pad LED8-GND(87.6mm,87.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.425mm,87.5mm)(88.425mm,89.5mm) on Top Overlay And Pad LED8-GND(87.6mm,87.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.575mm,87.5mm)(88.575mm,89.5mm) on Top Overlay And Pad LED8-VCC(89.4mm,87.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,87.5mm)(88.575mm,87.5mm) on Top Overlay And Pad LED8-VCC(89.4mm,87.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.575mm,87.5mm)(88.575mm,89.5mm) on Top Overlay And Pad LED8-CKO(89.4mm,88.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.575mm,87.5mm)(88.575mm,89.5mm) on Top Overlay And Pad LED8-SDO(89.4mm,89.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,89.5mm)(88.575mm,89.5mm) on Top Overlay And Pad LED8-SDO(89.4mm,89.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,89mm)(76.075mm,89mm) on Top Overlay And Pad LED7-SDI(75.1mm,88.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (75.925mm,87mm)(75.925mm,89mm) on Top Overlay And Pad LED7-SDI(75.1mm,88.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (75.925mm,87mm)(75.925mm,89mm) on Top Overlay And Pad LED7-CKI(75.1mm,88mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,87mm)(76.075mm,87mm) on Top Overlay And Pad LED7-GND(75.1mm,87.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (75.925mm,87mm)(75.925mm,89mm) on Top Overlay And Pad LED7-GND(75.1mm,87.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,87mm)(76.075mm,87mm) on Top Overlay And Pad LED7-VCC(76.9mm,87.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (76.075mm,87mm)(76.075mm,89mm) on Top Overlay And Pad LED7-VCC(76.9mm,87.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (76.075mm,87mm)(76.075mm,89mm) on Top Overlay And Pad LED7-CKO(76.9mm,88mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,89mm)(76.075mm,89mm) on Top Overlay And Pad LED7-SDO(76.9mm,88.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (76.075mm,87mm)(76.075mm,89mm) on Top Overlay And Pad LED7-SDO(76.9mm,88.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,89mm)(64.575mm,89mm) on Top Overlay And Pad LED6-SDI(63.6mm,88.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.425mm,87mm)(64.425mm,89mm) on Top Overlay And Pad LED6-SDI(63.6mm,88.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.425mm,87mm)(64.425mm,89mm) on Top Overlay And Pad LED6-CKI(63.6mm,88mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,87mm)(64.575mm,87mm) on Top Overlay And Pad LED6-GND(63.6mm,87.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.425mm,87mm)(64.425mm,89mm) on Top Overlay And Pad LED6-GND(63.6mm,87.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,87mm)(64.575mm,87mm) on Top Overlay And Pad LED6-VCC(65.4mm,87.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.575mm,87mm)(64.575mm,89mm) on Top Overlay And Pad LED6-VCC(65.4mm,87.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.575mm,87mm)(64.575mm,89mm) on Top Overlay And Pad LED6-CKO(65.4mm,88mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,89mm)(64.575mm,89mm) on Top Overlay And Pad LED6-SDO(65.4mm,88.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.575mm,87mm)(64.575mm,89mm) on Top Overlay And Pad LED6-SDO(65.4mm,88.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (52.425mm,89mm)(52.575mm,89mm) on Top Overlay And Pad LED5-SDI(51.6mm,88.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.425mm,87mm)(52.425mm,89mm) on Top Overlay And Pad LED5-SDI(51.6mm,88.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.425mm,87mm)(52.425mm,89mm) on Top Overlay And Pad LED5-CKI(51.6mm,88mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (52.425mm,87mm)(52.575mm,87mm) on Top Overlay And Pad LED5-GND(51.6mm,87.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.425mm,87mm)(52.425mm,89mm) on Top Overlay And Pad LED5-GND(51.6mm,87.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (52.425mm,87mm)(52.575mm,87mm) on Top Overlay And Pad LED5-VCC(53.4mm,87.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.575mm,87mm)(52.575mm,89mm) on Top Overlay And Pad LED5-VCC(53.4mm,87.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.575mm,87mm)(52.575mm,89mm) on Top Overlay And Pad LED5-CKO(53.4mm,88mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (52.425mm,89mm)(52.575mm,89mm) on Top Overlay And Pad LED5-SDO(53.4mm,88.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (52.575mm,87mm)(52.575mm,89mm) on Top Overlay And Pad LED5-SDO(53.4mm,88.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (40.425mm,89mm)(40.575mm,89mm) on Top Overlay And Pad LED4-SDI(39.6mm,88.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.425mm,87mm)(40.425mm,89mm) on Top Overlay And Pad LED4-SDI(39.6mm,88.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.425mm,87mm)(40.425mm,89mm) on Top Overlay And Pad LED4-CKI(39.6mm,88mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (40.425mm,87mm)(40.575mm,87mm) on Top Overlay And Pad LED4-GND(39.6mm,87.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.425mm,87mm)(40.425mm,89mm) on Top Overlay And Pad LED4-GND(39.6mm,87.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (40.425mm,87mm)(40.575mm,87mm) on Top Overlay And Pad LED4-VCC(41.4mm,87.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.575mm,87mm)(40.575mm,89mm) on Top Overlay And Pad LED4-VCC(41.4mm,87.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.575mm,87mm)(40.575mm,89mm) on Top Overlay And Pad LED4-CKO(41.4mm,88mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (40.425mm,89mm)(40.575mm,89mm) on Top Overlay And Pad LED4-SDO(41.4mm,88.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (40.575mm,87mm)(40.575mm,89mm) on Top Overlay And Pad LED4-SDO(41.4mm,88.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (28.425mm,89mm)(28.575mm,89mm) on Top Overlay And Pad LED3-SDI(27.6mm,88.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.425mm,87mm)(28.425mm,89mm) on Top Overlay And Pad LED3-SDI(27.6mm,88.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.425mm,87mm)(28.425mm,89mm) on Top Overlay And Pad LED3-CKI(27.6mm,88mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (28.425mm,87mm)(28.575mm,87mm) on Top Overlay And Pad LED3-GND(27.6mm,87.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.425mm,87mm)(28.425mm,89mm) on Top Overlay And Pad LED3-GND(27.6mm,87.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (28.425mm,87mm)(28.575mm,87mm) on Top Overlay And Pad LED3-VCC(29.4mm,87.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.575mm,87mm)(28.575mm,89mm) on Top Overlay And Pad LED3-VCC(29.4mm,87.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.575mm,87mm)(28.575mm,89mm) on Top Overlay And Pad LED3-CKO(29.4mm,88mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (28.425mm,89mm)(28.575mm,89mm) on Top Overlay And Pad LED3-SDO(29.4mm,88.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.575mm,87mm)(28.575mm,89mm) on Top Overlay And Pad LED3-SDO(29.4mm,88.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (16.425mm,89mm)(16.575mm,89mm) on Top Overlay And Pad LED2-SDI(15.6mm,88.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.425mm,87mm)(16.425mm,89mm) on Top Overlay And Pad LED2-SDI(15.6mm,88.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.425mm,87mm)(16.425mm,89mm) on Top Overlay And Pad LED2-CKI(15.6mm,88mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (16.425mm,87mm)(16.575mm,87mm) on Top Overlay And Pad LED2-GND(15.6mm,87.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.425mm,87mm)(16.425mm,89mm) on Top Overlay And Pad LED2-GND(15.6mm,87.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (16.425mm,87mm)(16.575mm,87mm) on Top Overlay And Pad LED2-VCC(17.4mm,87.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.575mm,87mm)(16.575mm,89mm) on Top Overlay And Pad LED2-VCC(17.4mm,87.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.575mm,87mm)(16.575mm,89mm) on Top Overlay And Pad LED2-CKO(17.4mm,88mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (16.425mm,89mm)(16.575mm,89mm) on Top Overlay And Pad LED2-SDO(17.4mm,88.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.575mm,87mm)(16.575mm,89mm) on Top Overlay And Pad LED2-SDO(17.4mm,88.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (4.425mm,89.5mm)(4.575mm,89.5mm) on Top Overlay And Pad LED1-SDI(3.6mm,89.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.425mm,87.5mm)(4.425mm,89.5mm) on Top Overlay And Pad LED1-SDI(3.6mm,89.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.425mm,87.5mm)(4.425mm,89.5mm) on Top Overlay And Pad LED1-CKI(3.6mm,88.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (4.425mm,87.5mm)(4.575mm,87.5mm) on Top Overlay And Pad LED1-GND(3.6mm,87.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.425mm,87.5mm)(4.425mm,89.5mm) on Top Overlay And Pad LED1-GND(3.6mm,87.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (4.425mm,87.5mm)(4.575mm,87.5mm) on Top Overlay And Pad LED1-VCC(5.4mm,87.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.575mm,87.5mm)(4.575mm,89.5mm) on Top Overlay And Pad LED1-VCC(5.4mm,87.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.575mm,87.5mm)(4.575mm,89.5mm) on Top Overlay And Pad LED1-CKO(5.4mm,88.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (4.425mm,89.5mm)(4.575mm,89.5mm) on Top Overlay And Pad LED1-SDO(5.4mm,89.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (4.575mm,87.5mm)(4.575mm,89.5mm) on Top Overlay And Pad LED1-SDO(5.4mm,89.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.046mm < 0.254mm) Between Text "PT18" (14.807mm,67.634mm) on Top Overlay And Pad IR18-1(15.35mm,68.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.046mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (16.425mm,75.5mm)(16.575mm,75.5mm) on Top Overlay And Pad LED10-SDI(17.4mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.575mm,75.5mm)(16.575mm,77.5mm) on Top Overlay And Pad LED10-SDI(17.4mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.575mm,75.5mm)(16.575mm,77.5mm) on Top Overlay And Pad LED10-CKI(17.4mm,76.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (16.425mm,77.5mm)(16.575mm,77.5mm) on Top Overlay And Pad LED10-GND(17.4mm,77.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.575mm,75.5mm)(16.575mm,77.5mm) on Top Overlay And Pad LED10-GND(17.4mm,77.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (16.425mm,77.5mm)(16.575mm,77.5mm) on Top Overlay And Pad LED10-VCC(15.6mm,77.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.425mm,75.5mm)(16.425mm,77.5mm) on Top Overlay And Pad LED10-VCC(15.6mm,77.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.425mm,75.5mm)(16.425mm,77.5mm) on Top Overlay And Pad LED10-CKO(15.6mm,76.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (16.425mm,75.5mm)(16.575mm,75.5mm) on Top Overlay And Pad LED10-SDO(15.6mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (16.425mm,75.5mm)(16.425mm,77.5mm) on Top Overlay And Pad LED10-SDO(15.6mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (28.425mm,75.5mm)(28.575mm,75.5mm) on Top Overlay And Pad LED11-SDI(29.4mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.575mm,75.5mm)(28.575mm,77.5mm) on Top Overlay And Pad LED11-SDI(29.4mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.575mm,75.5mm)(28.575mm,77.5mm) on Top Overlay And Pad LED11-CKI(29.4mm,76.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (28.425mm,77.5mm)(28.575mm,77.5mm) on Top Overlay And Pad LED11-GND(29.4mm,77.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.575mm,75.5mm)(28.575mm,77.5mm) on Top Overlay And Pad LED11-GND(29.4mm,77.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (28.425mm,77.5mm)(28.575mm,77.5mm) on Top Overlay And Pad LED11-VCC(27.6mm,77.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.425mm,75.5mm)(28.425mm,77.5mm) on Top Overlay And Pad LED11-VCC(27.6mm,77.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.425mm,75.5mm)(28.425mm,77.5mm) on Top Overlay And Pad LED11-CKO(27.6mm,76.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (28.425mm,75.5mm)(28.575mm,75.5mm) on Top Overlay And Pad LED11-SDO(27.6mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.425mm,75.5mm)(28.425mm,77.5mm) on Top Overlay And Pad LED11-SDO(27.6mm,75.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Text "PT25" (9.167mm,55.156mm) on Top Overlay And Pad PT25-1(8mm,53.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Text "PT27" (25.641mm,55.156mm) on Top Overlay And Pad PT27-1(25mm,53.9mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.575mm,3.5mm)(88.575mm,5.5mm) on Top Overlay And Pad LED64-SDI(89.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,3.5mm)(88.575mm,3.5mm) on Top Overlay And Pad LED64-SDI(89.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.575mm,3.5mm)(88.575mm,5.5mm) on Top Overlay And Pad LED64-CKI(89.4mm,4.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.575mm,3.5mm)(88.575mm,5.5mm) on Top Overlay And Pad LED64-GND(89.4mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,5.5mm)(88.575mm,5.5mm) on Top Overlay And Pad LED64-GND(89.4mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,5.5mm)(88.575mm,5.5mm) on Top Overlay And Pad LED64-VCC(87.6mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.425mm,3.5mm)(88.425mm,5.5mm) on Top Overlay And Pad LED64-VCC(87.6mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.425mm,3.5mm)(88.425mm,5.5mm) on Top Overlay And Pad LED64-CKO(87.6mm,4.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (88.425mm,3.5mm)(88.575mm,3.5mm) on Top Overlay And Pad LED64-SDO(87.6mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (88.425mm,3.5mm)(88.425mm,5.5mm) on Top Overlay And Pad LED64-SDO(87.6mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,3.5mm)(64.575mm,3.5mm) on Top Overlay And Pad LED62-SDI(65.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.575mm,3.5mm)(64.575mm,5.5mm) on Top Overlay And Pad LED62-SDI(65.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.575mm,3.5mm)(64.575mm,5.5mm) on Top Overlay And Pad LED62-CKI(65.4mm,4.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,5.5mm)(64.575mm,5.5mm) on Top Overlay And Pad LED62-GND(65.4mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.575mm,3.5mm)(64.575mm,5.5mm) on Top Overlay And Pad LED62-GND(65.4mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,5.5mm)(64.575mm,5.5mm) on Top Overlay And Pad LED62-VCC(63.6mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.425mm,3.5mm)(64.425mm,5.5mm) on Top Overlay And Pad LED62-VCC(63.6mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.425mm,3.5mm)(64.425mm,5.5mm) on Top Overlay And Pad LED62-CKO(63.6mm,4.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (64.425mm,3.5mm)(64.575mm,3.5mm) on Top Overlay And Pad LED62-SDO(63.6mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (64.425mm,3.5mm)(64.425mm,5.5mm) on Top Overlay And Pad LED62-SDO(63.6mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,3.5mm)(76.075mm,3.5mm) on Top Overlay And Pad LED63-SDI(76.9mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (76.075mm,3.5mm)(76.075mm,5.5mm) on Top Overlay And Pad LED63-SDI(76.9mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (76.075mm,3.5mm)(76.075mm,5.5mm) on Top Overlay And Pad LED63-CKI(76.9mm,4.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,5.5mm)(76.075mm,5.5mm) on Top Overlay And Pad LED63-GND(76.9mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (76.075mm,3.5mm)(76.075mm,5.5mm) on Top Overlay And Pad LED63-GND(76.9mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,5.5mm)(76.075mm,5.5mm) on Top Overlay And Pad LED63-VCC(75.1mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (75.925mm,3.5mm)(75.925mm,5.5mm) on Top Overlay And Pad LED63-VCC(75.1mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (75.925mm,3.5mm)(75.925mm,5.5mm) on Top Overlay And Pad LED63-CKO(75.1mm,4.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (75.925mm,3.5mm)(76.075mm,3.5mm) on Top Overlay And Pad LED63-SDO(75.1mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (75.925mm,3.5mm)(75.925mm,5.5mm) on Top Overlay And Pad LED63-SDO(75.1mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (28.425mm,3.5mm)(28.575mm,3.5mm) on Top Overlay And Pad LED59-SDI(29.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.575mm,3.5mm)(28.575mm,5.5mm) on Top Overlay And Pad LED59-SDI(29.4mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.575mm,3.5mm)(28.575mm,5.5mm) on Top Overlay And Pad LED59-CKI(29.4mm,4.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (28.425mm,5.5mm)(28.575mm,5.5mm) on Top Overlay And Pad LED59-GND(29.4mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.575mm,3.5mm)(28.575mm,5.5mm) on Top Overlay And Pad LED59-GND(29.4mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (28.425mm,5.5mm)(28.575mm,5.5mm) on Top Overlay And Pad LED59-VCC(27.6mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.425mm,3.5mm)(28.425mm,5.5mm) on Top Overlay And Pad LED59-VCC(27.6mm,5.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.425mm,3.5mm)(28.425mm,5.5mm) on Top Overlay And Pad LED59-CKO(27.6mm,4.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Track (28.425mm,3.5mm)(28.575mm,3.5mm) on Top Overlay And Pad LED59-SDO(27.6mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28.425mm,3.5mm)(28.425mm,5.5mm) on Top Overlay And Pad LED59-SDO(27.6mm,3.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Track (79.202mm,39.44mm)(79.812mm,39.44mm) on Bottom Overlay And Pad H1-20(78.44mm,39.77mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Track (76.662mm,36.85mm)(78.44mm,36.85mm) on Bottom Overlay And Pad H1-19(75.9mm,36.52mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Track (28.808mm,36.875mm)(29.418mm,36.875mm) on Bottom Overlay And Pad H1-1(30.18mm,36.595mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.05mm,31.15mm)(59.45mm,31.15mm) on Bottom Overlay And Pad PT_R45-1(58.5mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.05mm,31.85mm)(59.45mm,31.85mm) on Bottom Overlay And Pad PT_R45-1(58.5mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.05mm,31.15mm)(59.45mm,31.15mm) on Bottom Overlay And Pad PT_R45-2(60mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.05mm,31.85mm)(59.45mm,31.85mm) on Bottom Overlay And Pad PT_R45-2(60mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (23.05mm,9.9mm)(23.45mm,9.9mm) on Bottom Overlay And Pad Rvs7-1(24mm,10.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (23.05mm,10.6mm)(23.45mm,10.6mm) on Bottom Overlay And Pad Rvs7-1(24mm,10.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "Rin7" (24.446mm,10.255mm) on Bottom Overlay And Pad Rvs7-1(24mm,10.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (23.05mm,9.9mm)(23.45mm,9.9mm) on Bottom Overlay And Pad Rvs7-2(22.5mm,10.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (23.05mm,10.6mm)(23.45mm,10.6mm) on Bottom Overlay And Pad Rvs7-2(22.5mm,10.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (19.55mm,14.6mm)(19.95mm,14.6mm) on Bottom Overlay And Pad Rvs6-1(19mm,14.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (19.55mm,13.9mm)(19.95mm,13.9mm) on Bottom Overlay And Pad Rvs6-1(19mm,14.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Text "MOSP6" (21.061mm,14.266mm) on Bottom Overlay And Pad Rvs6-1(19mm,14.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (19.55mm,14.6mm)(19.95mm,14.6mm) on Bottom Overlay And Pad Rvs6-2(20.5mm,14.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (19.55mm,13.9mm)(19.95mm,13.9mm) on Bottom Overlay And Pad Rvs6-2(20.5mm,14.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "MOSP6" (21.061mm,14.266mm) on Bottom Overlay And Pad Rvs6-2(20.5mm,14.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (11.55mm,32.9mm)(11.95mm,32.9mm) on Bottom Overlay And Pad Rvs5-1(12.5mm,33.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (11.55mm,33.6mm)(11.95mm,33.6mm) on Bottom Overlay And Pad Rvs5-1(12.5mm,33.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (11.55mm,32.9mm)(11.95mm,32.9mm) on Bottom Overlay And Pad Rvs5-2(11mm,33.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (11.55mm,33.6mm)(11.95mm,33.6mm) on Bottom Overlay And Pad Rvs5-2(11mm,33.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (11.8mm,38.35mm)(12.2mm,38.35mm) on Bottom Overlay And Pad Rvs4-1(11.25mm,38mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (11.8mm,37.65mm)(12.2mm,37.65mm) on Bottom Overlay And Pad Rvs4-1(11.25mm,38mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (11.8mm,38.35mm)(12.2mm,38.35mm) on Bottom Overlay And Pad Rvs4-2(12.75mm,38mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (11.8mm,37.65mm)(12.2mm,37.65mm) on Bottom Overlay And Pad Rvs4-2(12.75mm,38mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "MOSP4" (13.402mm,38.023mm) on Bottom Overlay And Pad Rvs4-2(12.75mm,38mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (11.8mm,57.15mm)(12.2mm,57.15mm) on Bottom Overlay And Pad Rvs3-1(12.75mm,57.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (11.8mm,57.85mm)(12.2mm,57.85mm) on Bottom Overlay And Pad Rvs3-1(12.75mm,57.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "Rin3" (13.18mm,57.261mm) on Bottom Overlay And Pad Rvs3-1(12.75mm,57.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (11.8mm,57.15mm)(12.2mm,57.15mm) on Bottom Overlay And Pad Rvs3-2(11.25mm,57.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (11.8mm,57.85mm)(12.2mm,57.85mm) on Bottom Overlay And Pad Rvs3-2(11.25mm,57.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.3mm,61.65mm)(9.7mm,61.65mm) on Bottom Overlay And Pad Rvs2-1(8.75mm,62mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.3mm,62.35mm)(9.7mm,62.35mm) on Bottom Overlay And Pad Rvs2-1(8.75mm,62mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Text "MOSP2" (10.819mm,61.96mm) on Bottom Overlay And Pad Rvs2-1(8.75mm,62mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.3mm,61.65mm)(9.7mm,61.65mm) on Bottom Overlay And Pad Rvs2-2(10.25mm,62mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.3mm,62.35mm)(9.7mm,62.35mm) on Bottom Overlay And Pad Rvs2-2(10.25mm,62mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "MOSP2" (10.819mm,61.96mm) on Bottom Overlay And Pad Rvs2-2(10.25mm,62mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.15mm,73.6mm)(9.55mm,73.6mm) on Bottom Overlay And Pad Rvs1-1(8.6mm,73.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.15mm,72.9mm)(9.55mm,72.9mm) on Bottom Overlay And Pad Rvs1-1(8.6mm,73.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Text "MOSP1" (10.561mm,73.505mm) on Bottom Overlay And Pad Rvs1-1(8.6mm,73.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.15mm,73.6mm)(9.55mm,73.6mm) on Bottom Overlay And Pad Rvs1-2(10.1mm,73.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.15mm,72.9mm)(9.55mm,72.9mm) on Bottom Overlay And Pad Rvs1-2(10.1mm,73.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "MOSP1" (10.561mm,73.505mm) on Bottom Overlay And Pad Rvs1-2(10.1mm,73.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Text "PT_R1" (7.933mm,83.502mm) on Bottom Overlay And Pad Rvs0-1(8.5mm,83mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.05mm,83.35mm)(9.45mm,83.35mm) on Bottom Overlay And Pad Rvs0-1(8.5mm,83mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.05mm,82.65mm)(9.45mm,82.65mm) on Bottom Overlay And Pad Rvs0-1(8.5mm,83mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Text "MOSP0" (10.557mm,83.264mm) on Bottom Overlay And Pad Rvs0-1(8.5mm,83mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.05mm,83.35mm)(9.45mm,83.35mm) on Bottom Overlay And Pad Rvs0-2(10mm,83mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.05mm,82.65mm)(9.45mm,82.65mm) on Bottom Overlay And Pad Rvs0-2(10mm,83mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "MOSP0" (10.557mm,83.264mm) on Bottom Overlay And Pad Rvs0-2(10mm,83mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,3.4mm)(4.2mm,3.4mm) on Bottom Overlay And Pad ROUT1-1(4.75mm,3.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,4.1mm)(4.2mm,4.1mm) on Bottom Overlay And Pad ROUT1-1(4.75mm,3.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,3.4mm)(4.2mm,3.4mm) on Bottom Overlay And Pad ROUT1-2(3.25mm,3.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,4.1mm)(4.2mm,4.1mm) on Bottom Overlay And Pad ROUT1-2(3.25mm,3.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,4.65mm)(4.2mm,4.65mm) on Bottom Overlay And Pad ROUT0-1(4.75mm,5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,5.35mm)(4.2mm,5.35mm) on Bottom Overlay And Pad ROUT0-1(4.75mm,5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,4.65mm)(4.2mm,4.65mm) on Bottom Overlay And Pad ROUT0-2(3.25mm,5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,5.35mm)(4.2mm,5.35mm) on Bottom Overlay And Pad ROUT0-2(3.25mm,5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (23.05mm,12.1mm)(23.45mm,12.1mm) on Bottom Overlay And Pad Rin7-1(22.5mm,11.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (23.05mm,11.4mm)(23.45mm,11.4mm) on Bottom Overlay And Pad Rin7-1(22.5mm,11.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (23.05mm,12.1mm)(23.45mm,12.1mm) on Bottom Overlay And Pad Rin7-2(24mm,11.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (23.05mm,11.4mm)(23.45mm,11.4mm) on Bottom Overlay And Pad Rin7-2(24mm,11.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "Rvs7" (24.446mm,11.424mm) on Bottom Overlay And Pad Rin7-2(24mm,11.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (19.55mm,12.4mm)(19.95mm,12.4mm) on Bottom Overlay And Pad Rin6-1(20.5mm,12.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (19.55mm,13.1mm)(19.95mm,13.1mm) on Bottom Overlay And Pad Rin6-1(20.5mm,12.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (19.55mm,12.4mm)(19.95mm,12.4mm) on Bottom Overlay And Pad Rin6-2(19mm,12.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (19.55mm,13.1mm)(19.95mm,13.1mm) on Bottom Overlay And Pad Rin6-2(19mm,12.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.85mm,32.3mm)(9.85mm,32.7mm) on Bottom Overlay And Pad Rin5-1(9.5mm,33.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.15mm,32.3mm)(9.15mm,32.7mm) on Bottom Overlay And Pad Rin5-1(9.5mm,33.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.85mm,32.3mm)(9.85mm,32.7mm) on Bottom Overlay And Pad Rin5-2(9.5mm,31.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.15mm,32.3mm)(9.15mm,32.7mm) on Bottom Overlay And Pad Rin5-2(9.5mm,31.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (11.8mm,36.4mm)(12.2mm,36.4mm) on Bottom Overlay And Pad Rin4-1(12.75mm,36.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (11.8mm,37.1mm)(12.2mm,37.1mm) on Bottom Overlay And Pad Rin4-1(12.75mm,36.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "Rvs4" (13.175mm,36.524mm) on Bottom Overlay And Pad Rin4-1(12.75mm,36.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (11.8mm,36.4mm)(12.2mm,36.4mm) on Bottom Overlay And Pad Rin4-2(11.25mm,36.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (11.8mm,37.1mm)(12.2mm,37.1mm) on Bottom Overlay And Pad Rin4-2(11.25mm,36.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Text "Rin2" (10.692mm,59.115mm) on Bottom Overlay And Pad Rin3-1(11.25mm,58.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (11.8mm,59.1mm)(12.2mm,59.1mm) on Bottom Overlay And Pad Rin3-1(11.25mm,58.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (11.8mm,58.4mm)(12.2mm,58.4mm) on Bottom Overlay And Pad Rin3-1(11.25mm,58.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (11.8mm,59.1mm)(12.2mm,59.1mm) on Bottom Overlay And Pad Rin3-2(12.75mm,58.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (11.8mm,58.4mm)(12.2mm,58.4mm) on Bottom Overlay And Pad Rin3-2(12.75mm,58.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.3mm,60.25mm)(9.7mm,60.25mm) on Bottom Overlay And Pad Rin2-1(10.25mm,60.6mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.3mm,60.95mm)(9.7mm,60.95mm) on Bottom Overlay And Pad Rin2-1(10.25mm,60.6mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.3mm,60.25mm)(9.7mm,60.25mm) on Bottom Overlay And Pad Rin2-2(8.75mm,60.6mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.3mm,60.95mm)(9.7mm,60.95mm) on Bottom Overlay And Pad Rin2-2(8.75mm,60.6mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.15mm,71.65mm)(9.55mm,71.65mm) on Bottom Overlay And Pad Rin1-1(10.1mm,72mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.15mm,72.35mm)(9.55mm,72.35mm) on Bottom Overlay And Pad Rin1-1(10.1mm,72mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.15mm,71.65mm)(9.55mm,71.65mm) on Bottom Overlay And Pad Rin1-2(8.6mm,72mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.15mm,72.35mm)(9.55mm,72.35mm) on Bottom Overlay And Pad Rin1-2(8.6mm,72mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "Rvs0" (10.43mm,81.511mm) on Bottom Overlay And Pad Rin0-1(10mm,81.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.05mm,81.4mm)(9.45mm,81.4mm) on Bottom Overlay And Pad Rin0-1(10mm,81.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.05mm,82.1mm)(9.45mm,82.1mm) on Bottom Overlay And Pad Rin0-1(10mm,81.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.05mm,81.4mm)(9.45mm,81.4mm) on Bottom Overlay And Pad Rin0-2(8.5mm,81.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.05mm,82.1mm)(9.45mm,82.1mm) on Bottom Overlay And Pad Rin0-2(8.5mm,81.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (82.15mm,13.8mm)(82.15mm,14.2mm) on Bottom Overlay And Pad Rci7-1(82.5mm,14.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (82.85mm,13.8mm)(82.85mm,14.2mm) on Bottom Overlay And Pad Rci7-1(82.5mm,14.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (82.15mm,13.8mm)(82.15mm,14.2mm) on Bottom Overlay And Pad Rci7-2(82.5mm,13.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (83.05mm,12.6mm)(83.45mm,12.6mm) on Bottom Overlay And Pad Rci7-2(82.5mm,13.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (82.85mm,13.8mm)(82.85mm,14.2mm) on Bottom Overlay And Pad Rci7-2(82.5mm,13.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (73.65mm,13.8mm)(73.65mm,14.2mm) on Bottom Overlay And Pad Rci6-1(74mm,14.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (74.35mm,13.8mm)(74.35mm,14.2mm) on Bottom Overlay And Pad Rci6-1(74mm,14.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (73.65mm,13.8mm)(73.65mm,14.2mm) on Bottom Overlay And Pad Rci6-2(74mm,13.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (74.55mm,12.6mm)(74.95mm,12.6mm) on Bottom Overlay And Pad Rci6-2(74mm,13.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (74.35mm,13.8mm)(74.35mm,14.2mm) on Bottom Overlay And Pad Rci6-2(74mm,13.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (65.35mm,14.3mm)(65.35mm,14.7mm) on Bottom Overlay And Pad Rci5-1(65mm,15.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (64.65mm,14.3mm)(64.65mm,14.7mm) on Bottom Overlay And Pad Rci5-1(65mm,15.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (65.35mm,14.3mm)(65.35mm,14.7mm) on Bottom Overlay And Pad Rci5-2(65mm,13.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (64.65mm,14.3mm)(64.65mm,14.7mm) on Bottom Overlay And Pad Rci5-2(65mm,13.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Track (65.55mm,13.1mm)(65.95mm,13.1mm) on Bottom Overlay And Pad Rci5-2(65mm,13.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (55.15mm,15.55mm)(55.15mm,15.95mm) on Bottom Overlay And Pad Rci4-1(55.5mm,16.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (55.85mm,15.55mm)(55.85mm,15.95mm) on Bottom Overlay And Pad Rci4-1(55.5mm,16.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (55.15mm,15.55mm)(55.15mm,15.95mm) on Bottom Overlay And Pad Rci4-2(55.5mm,15mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (55.85mm,15.55mm)(55.85mm,15.95mm) on Bottom Overlay And Pad Rci4-2(55.5mm,15mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (32.316mm,15.48mm)(32.316mm,15.88mm) on Bottom Overlay And Pad Rci3-1(31.966mm,16.43mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (31.616mm,15.48mm)(31.616mm,15.88mm) on Bottom Overlay And Pad Rci3-1(31.966mm,16.43mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (32.316mm,15.48mm)(32.316mm,15.88mm) on Bottom Overlay And Pad Rci3-2(31.966mm,14.93mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (31.616mm,15.48mm)(31.616mm,15.88mm) on Bottom Overlay And Pad Rci3-2(31.966mm,14.93mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (22.65mm,22.4mm)(23.05mm,22.4mm) on Bottom Overlay And Pad Rci2-1(22.1mm,22.05mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (22.65mm,21.7mm)(23.05mm,21.7mm) on Bottom Overlay And Pad Rci2-1(22.1mm,22.05mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (22.65mm,22.4mm)(23.05mm,22.4mm) on Bottom Overlay And Pad Rci2-2(23.6mm,22.05mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (22.65mm,21.7mm)(23.05mm,21.7mm) on Bottom Overlay And Pad Rci2-2(23.6mm,22.05mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.7mm,22.3mm)(10.1mm,22.3mm) on Bottom Overlay And Pad Rci1-1(9.15mm,21.95mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.7mm,21.6mm)(10.1mm,21.6mm) on Bottom Overlay And Pad Rci1-1(9.15mm,21.95mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.7mm,22.3mm)(10.1mm,22.3mm) on Bottom Overlay And Pad Rci1-2(10.65mm,21.95mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.7mm,21.6mm)(10.1mm,21.6mm) on Bottom Overlay And Pad Rci1-2(10.65mm,21.95mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (10.75mm,12mm)(11.15mm,12mm) on Bottom Overlay And Pad Rci0-1(11.7mm,12.35mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (10.75mm,12.7mm)(11.15mm,12.7mm) on Bottom Overlay And Pad Rci0-1(11.7mm,12.35mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (10.75mm,12mm)(11.15mm,12mm) on Bottom Overlay And Pad Rci0-2(10.2mm,12.35mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (10.75mm,12.7mm)(11.15mm,12.7mm) on Bottom Overlay And Pad Rci0-2(10.2mm,12.35mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (83.05mm,12.6mm)(83.45mm,12.6mm) on Bottom Overlay And Pad Rcg7-1(82.5mm,12.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (83.05mm,11.9mm)(83.45mm,11.9mm) on Bottom Overlay And Pad Rcg7-1(82.5mm,12.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "Rci7" (83.025mm,11.866mm) on Bottom Overlay And Pad Rcg7-1(82.5mm,12.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (83.05mm,12.6mm)(83.45mm,12.6mm) on Bottom Overlay And Pad Rcg7-2(84mm,12.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (83.05mm,11.9mm)(83.45mm,11.9mm) on Bottom Overlay And Pad Rcg7-2(84mm,12.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (74.55mm,12.6mm)(74.95mm,12.6mm) on Bottom Overlay And Pad Rcg6-1(74mm,12.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (74.55mm,11.9mm)(74.95mm,11.9mm) on Bottom Overlay And Pad Rcg6-1(74mm,12.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (74.55mm,12.6mm)(74.95mm,12.6mm) on Bottom Overlay And Pad Rcg6-2(75.5mm,12.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (74.55mm,11.9mm)(74.95mm,11.9mm) on Bottom Overlay And Pad Rcg6-2(75.5mm,12.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "Rci5" (65.536mm,12.368mm) on Bottom Overlay And Pad Rcg5-1(65mm,12.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (65.55mm,13.1mm)(65.95mm,13.1mm) on Bottom Overlay And Pad Rcg5-1(65mm,12.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (65.55mm,12.4mm)(65.95mm,12.4mm) on Bottom Overlay And Pad Rcg5-1(65mm,12.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (65.55mm,13.1mm)(65.95mm,13.1mm) on Bottom Overlay And Pad Rcg5-2(66.5mm,12.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (65.55mm,12.4mm)(65.95mm,12.4mm) on Bottom Overlay And Pad Rcg5-2(66.5mm,12.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (56.05mm,14.15mm)(56.45mm,14.15mm) on Bottom Overlay And Pad Rcg4-1(55.5mm,13.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (56.05mm,13.45mm)(56.45mm,13.45mm) on Bottom Overlay And Pad Rcg4-1(55.5mm,13.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (56.05mm,14.15mm)(56.45mm,14.15mm) on Bottom Overlay And Pad Rcg4-2(57mm,13.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (56.05mm,13.45mm)(56.45mm,13.45mm) on Bottom Overlay And Pad Rcg4-2(57mm,13.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (32.516mm,14.13mm)(32.916mm,14.13mm) on Bottom Overlay And Pad Rcg3-1(31.966mm,13.78mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (32.516mm,13.43mm)(32.916mm,13.43mm) on Bottom Overlay And Pad Rcg3-1(31.966mm,13.78mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "Rci3" (32.504mm,13.552mm) on Bottom Overlay And Pad Rcg3-1(31.966mm,13.78mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (32.516mm,14.13mm)(32.916mm,14.13mm) on Bottom Overlay And Pad Rcg3-2(33.466mm,13.78mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (32.516mm,13.43mm)(32.916mm,13.43mm) on Bottom Overlay And Pad Rcg3-2(33.466mm,13.78mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (24.15mm,24.2mm)(24.55mm,24.2mm) on Bottom Overlay And Pad Rcg2-1(23.6mm,23.85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (24.15mm,23.5mm)(24.55mm,23.5mm) on Bottom Overlay And Pad Rcg2-1(23.6mm,23.85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (24.15mm,24.2mm)(24.55mm,24.2mm) on Bottom Overlay And Pad Rcg2-2(25.1mm,23.85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (24.15mm,23.5mm)(24.55mm,23.5mm) on Bottom Overlay And Pad Rcg2-2(25.1mm,23.85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (11.3mm,24.3mm)(11.7mm,24.3mm) on Bottom Overlay And Pad Rcg1-1(10.75mm,23.95mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (11.3mm,23.6mm)(11.7mm,23.6mm) on Bottom Overlay And Pad Rcg1-1(10.75mm,23.95mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (11.3mm,24.3mm)(11.7mm,24.3mm) on Bottom Overlay And Pad Rcg1-2(12.25mm,23.95mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (11.3mm,23.6mm)(11.7mm,23.6mm) on Bottom Overlay And Pad Rcg1-2(12.25mm,23.95mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.25mm,10.2mm)(9.65mm,10.2mm) on Bottom Overlay And Pad Rcg0-1(10.2mm,10.55mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.25mm,10.9mm)(9.65mm,10.9mm) on Bottom Overlay And Pad Rcg0-1(10.2mm,10.55mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "Rci0" (10.882mm,10.866mm) on Bottom Overlay And Pad Rcg0-1(10.2mm,10.55mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.25mm,10.2mm)(9.65mm,10.2mm) on Bottom Overlay And Pad Rcg0-2(8.7mm,10.55mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (9.25mm,10.9mm)(9.65mm,10.9mm) on Bottom Overlay And Pad Rcg0-2(8.7mm,10.55mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (46.3mm,12.1mm)(46.7mm,12.1mm) on Bottom Overlay And Pad R201-1(45.75mm,11.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (46.3mm,11.4mm)(46.7mm,11.4mm) on Bottom Overlay And Pad R201-1(45.75mm,11.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (46.3mm,12.1mm)(46.7mm,12.1mm) on Bottom Overlay And Pad R201-2(47.25mm,11.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (46.3mm,11.4mm)(46.7mm,11.4mm) on Bottom Overlay And Pad R201-2(47.25mm,11.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (46.3mm,8.9mm)(46.7mm,8.9mm) on Bottom Overlay And Pad R200-1(45.75mm,9.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (46.3mm,9.6mm)(46.7mm,9.6mm) on Bottom Overlay And Pad R200-1(45.75mm,9.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (46.3mm,8.9mm)(46.7mm,8.9mm) on Bottom Overlay And Pad R200-2(47.25mm,9.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (46.3mm,9.6mm)(46.7mm,9.6mm) on Bottom Overlay And Pad R200-2(47.25mm,9.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (85.8mm,7.85mm)(86.2mm,7.85mm) on Bottom Overlay And Pad PT_R64-1(85.25mm,7.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (85.8mm,7.15mm)(86.2mm,7.15mm) on Bottom Overlay And Pad PT_R64-1(85.25mm,7.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (85.8mm,7.85mm)(86.2mm,7.85mm) on Bottom Overlay And Pad PT_R64-2(86.75mm,7.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (85.8mm,7.15mm)(86.2mm,7.15mm) on Bottom Overlay And Pad PT_R64-2(86.75mm,7.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (77.3mm,7.85mm)(77.7mm,7.85mm) on Bottom Overlay And Pad PT_R63-1(76.75mm,7.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (77.3mm,7.15mm)(77.7mm,7.15mm) on Bottom Overlay And Pad PT_R63-1(76.75mm,7.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (77.3mm,7.85mm)(77.7mm,7.85mm) on Bottom Overlay And Pad PT_R63-2(78.25mm,7.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (77.3mm,7.15mm)(77.7mm,7.15mm) on Bottom Overlay And Pad PT_R63-2(78.25mm,7.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (68.3mm,8.35mm)(68.7mm,8.35mm) on Bottom Overlay And Pad PT_R62-1(67.75mm,8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (68.3mm,7.65mm)(68.7mm,7.65mm) on Bottom Overlay And Pad PT_R62-1(67.75mm,8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (68.3mm,8.35mm)(68.7mm,8.35mm) on Bottom Overlay And Pad PT_R62-2(69.25mm,8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (68.3mm,7.65mm)(68.7mm,7.65mm) on Bottom Overlay And Pad PT_R62-2(69.25mm,8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.05mm,10.6mm)(59.45mm,10.6mm) on Bottom Overlay And Pad PT_R61-1(58.5mm,10.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.05mm,9.9mm)(59.45mm,9.9mm) on Bottom Overlay And Pad PT_R61-1(58.5mm,10.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.05mm,10.6mm)(59.45mm,10.6mm) on Bottom Overlay And Pad PT_R61-2(60mm,10.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.05mm,9.9mm)(59.45mm,9.9mm) on Bottom Overlay And Pad PT_R61-2(60mm,10.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "MOSN4" (61.83mm,10.282mm) on Bottom Overlay And Pad PT_R61-2(60mm,10.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.3mm,10.6mm)(35.7mm,10.6mm) on Bottom Overlay And Pad PT_R60-1(34.75mm,10.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.3mm,9.9mm)(35.7mm,9.9mm) on Bottom Overlay And Pad PT_R60-1(34.75mm,10.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.3mm,10.6mm)(35.7mm,10.6mm) on Bottom Overlay And Pad PT_R60-2(36.25mm,10.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.3mm,9.9mm)(35.7mm,9.9mm) on Bottom Overlay And Pad PT_R60-2(36.25mm,10.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "MOSN3" (38.087mm,10.295mm) on Bottom Overlay And Pad PT_R60-2(36.25mm,10.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (26.8mm,7.85mm)(27.2mm,7.85mm) on Bottom Overlay And Pad PT_R59-1(26.25mm,7.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (26.8mm,7.15mm)(27.2mm,7.15mm) on Bottom Overlay And Pad PT_R59-1(26.25mm,7.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (26.8mm,7.85mm)(27.2mm,7.85mm) on Bottom Overlay And Pad PT_R59-2(27.75mm,7.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (26.8mm,7.15mm)(27.2mm,7.15mm) on Bottom Overlay And Pad PT_R59-2(27.75mm,7.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (14.05mm,7.85mm)(14.45mm,7.85mm) on Bottom Overlay And Pad PT_R58-1(13.5mm,7.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (14.05mm,7.15mm)(14.45mm,7.15mm) on Bottom Overlay And Pad PT_R58-1(13.5mm,7.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (14.05mm,7.85mm)(14.45mm,7.85mm) on Bottom Overlay And Pad PT_R58-2(15mm,7.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (14.05mm,7.15mm)(14.45mm,7.15mm) on Bottom Overlay And Pad PT_R58-2(15mm,7.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (6.55mm,7.85mm)(6.95mm,7.85mm) on Bottom Overlay And Pad PT_R57-1(7.5mm,7.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (6.55mm,7.15mm)(6.95mm,7.15mm) on Bottom Overlay And Pad PT_R57-1(7.5mm,7.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (6.55mm,7.85mm)(6.95mm,7.85mm) on Bottom Overlay And Pad PT_R57-2(6mm,7.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (6.55mm,7.15mm)(6.95mm,7.15mm) on Bottom Overlay And Pad PT_R57-2(6mm,7.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (85.8mm,19.15mm)(86.2mm,19.15mm) on Bottom Overlay And Pad PT_R56-1(85.25mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (85.8mm,19.85mm)(86.2mm,19.85mm) on Bottom Overlay And Pad PT_R56-1(85.25mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (85.8mm,19.15mm)(86.2mm,19.15mm) on Bottom Overlay And Pad PT_R56-2(86.75mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (85.8mm,19.85mm)(86.2mm,19.85mm) on Bottom Overlay And Pad PT_R56-2(86.75mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (77.3mm,19.15mm)(77.7mm,19.15mm) on Bottom Overlay And Pad PT_R55-1(76.75mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (77.3mm,19.85mm)(77.7mm,19.85mm) on Bottom Overlay And Pad PT_R55-1(76.75mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (77.3mm,19.15mm)(77.7mm,19.15mm) on Bottom Overlay And Pad PT_R55-2(78.25mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (77.3mm,19.85mm)(77.7mm,19.85mm) on Bottom Overlay And Pad PT_R55-2(78.25mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (68.3mm,19.15mm)(68.7mm,19.15mm) on Bottom Overlay And Pad PT_R54-1(67.75mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (68.3mm,19.85mm)(68.7mm,19.85mm) on Bottom Overlay And Pad PT_R54-1(67.75mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (68.3mm,19.15mm)(68.7mm,19.15mm) on Bottom Overlay And Pad PT_R54-2(69.25mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (68.3mm,19.85mm)(68.7mm,19.85mm) on Bottom Overlay And Pad PT_R54-2(69.25mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.05mm,19.15mm)(59.45mm,19.15mm) on Bottom Overlay And Pad PT_R53-1(58.5mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.05mm,19.85mm)(59.45mm,19.85mm) on Bottom Overlay And Pad PT_R53-1(58.5mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.05mm,19.15mm)(59.45mm,19.15mm) on Bottom Overlay And Pad PT_R53-2(60mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.05mm,19.85mm)(59.45mm,19.85mm) on Bottom Overlay And Pad PT_R53-2(60mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.3mm,19.15mm)(35.7mm,19.15mm) on Bottom Overlay And Pad PT_R52-1(34.75mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.3mm,19.85mm)(35.7mm,19.85mm) on Bottom Overlay And Pad PT_R52-1(34.75mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.3mm,19.15mm)(35.7mm,19.15mm) on Bottom Overlay And Pad PT_R52-2(36.25mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.3mm,19.85mm)(35.7mm,19.85mm) on Bottom Overlay And Pad PT_R52-2(36.25mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (26.8mm,19.15mm)(27.2mm,19.15mm) on Bottom Overlay And Pad PT_R51-1(26.25mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (26.8mm,19.85mm)(27.2mm,19.85mm) on Bottom Overlay And Pad PT_R51-1(26.25mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (26.8mm,19.15mm)(27.2mm,19.15mm) on Bottom Overlay And Pad PT_R51-2(27.75mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (26.8mm,19.85mm)(27.2mm,19.85mm) on Bottom Overlay And Pad PT_R51-2(27.75mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (14.05mm,19.15mm)(14.45mm,19.15mm) on Bottom Overlay And Pad PT_R50-1(13.5mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (14.05mm,19.85mm)(14.45mm,19.85mm) on Bottom Overlay And Pad PT_R50-1(13.5mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (14.05mm,19.15mm)(14.45mm,19.15mm) on Bottom Overlay And Pad PT_R50-2(15mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (14.05mm,19.85mm)(14.45mm,19.85mm) on Bottom Overlay And Pad PT_R50-2(15mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (6.55mm,19.15mm)(6.95mm,19.15mm) on Bottom Overlay And Pad PT_R49-1(7.5mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (6.55mm,19.85mm)(6.95mm,19.85mm) on Bottom Overlay And Pad PT_R49-1(7.5mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (6.55mm,19.15mm)(6.95mm,19.15mm) on Bottom Overlay And Pad PT_R49-2(6mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (6.55mm,19.85mm)(6.95mm,19.85mm) on Bottom Overlay And Pad PT_R49-2(6mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (85.8mm,27.1mm)(86.2mm,27.1mm) on Bottom Overlay And Pad PT_R48-1(85.25mm,26.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (85.8mm,26.4mm)(86.2mm,26.4mm) on Bottom Overlay And Pad PT_R48-1(85.25mm,26.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (85.8mm,27.1mm)(86.2mm,27.1mm) on Bottom Overlay And Pad PT_R48-2(86.75mm,26.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (85.8mm,26.4mm)(86.2mm,26.4mm) on Bottom Overlay And Pad PT_R48-2(86.75mm,26.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (77.3mm,31.15mm)(77.7mm,31.15mm) on Bottom Overlay And Pad PT_R47-1(76.75mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (77.3mm,31.85mm)(77.7mm,31.85mm) on Bottom Overlay And Pad PT_R47-1(76.75mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (77.3mm,31.15mm)(77.7mm,31.15mm) on Bottom Overlay And Pad PT_R47-2(78.25mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (77.3mm,31.85mm)(77.7mm,31.85mm) on Bottom Overlay And Pad PT_R47-2(78.25mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (68.3mm,32.9mm)(68.7mm,32.9mm) on Bottom Overlay And Pad PT_R46-1(67.75mm,33.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (68.3mm,33.6mm)(68.7mm,33.6mm) on Bottom Overlay And Pad PT_R46-1(67.75mm,33.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (68.3mm,32.9mm)(68.7mm,32.9mm) on Bottom Overlay And Pad PT_R46-2(69.25mm,33.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (68.3mm,33.6mm)(68.7mm,33.6mm) on Bottom Overlay And Pad PT_R46-2(69.25mm,33.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.3mm,31.15mm)(35.7mm,31.15mm) on Bottom Overlay And Pad PT_R44-1(34.75mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.3mm,31.85mm)(35.7mm,31.85mm) on Bottom Overlay And Pad PT_R44-1(34.75mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.3mm,31.15mm)(35.7mm,31.15mm) on Bottom Overlay And Pad PT_R44-2(36.25mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.3mm,31.85mm)(35.7mm,31.85mm) on Bottom Overlay And Pad PT_R44-2(36.25mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (26.8mm,31.15mm)(27.2mm,31.15mm) on Bottom Overlay And Pad PT_R43-1(26.25mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (26.8mm,31.85mm)(27.2mm,31.85mm) on Bottom Overlay And Pad PT_R43-1(26.25mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (26.8mm,31.15mm)(27.2mm,31.15mm) on Bottom Overlay And Pad PT_R43-2(27.75mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (26.8mm,31.85mm)(27.2mm,31.85mm) on Bottom Overlay And Pad PT_R43-2(27.75mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Text "Rvs5" (12.93mm,31.763mm) on Bottom Overlay And Pad PT_R42-1(13.5mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (14.05mm,31.15mm)(14.45mm,31.15mm) on Bottom Overlay And Pad PT_R42-1(13.5mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (14.05mm,31.85mm)(14.45mm,31.85mm) on Bottom Overlay And Pad PT_R42-1(13.5mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (14.05mm,31.15mm)(14.45mm,31.15mm) on Bottom Overlay And Pad PT_R42-2(15mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (14.05mm,31.85mm)(14.45mm,31.85mm) on Bottom Overlay And Pad PT_R42-2(15mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (6.55mm,26.4mm)(6.95mm,26.4mm) on Bottom Overlay And Pad PT_R41-1(7.5mm,26.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (6.55mm,27.1mm)(6.95mm,27.1mm) on Bottom Overlay And Pad PT_R41-1(7.5mm,26.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (6.55mm,26.4mm)(6.95mm,26.4mm) on Bottom Overlay And Pad PT_R41-2(6mm,26.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (6.55mm,27.1mm)(6.95mm,27.1mm) on Bottom Overlay And Pad PT_R41-2(6mm,26.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (85.8mm,31.15mm)(86.2mm,31.15mm) on Bottom Overlay And Pad PT_R40-1(85.25mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (85.8mm,31.85mm)(86.2mm,31.85mm) on Bottom Overlay And Pad PT_R40-1(85.25mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (85.8mm,31.15mm)(86.2mm,31.15mm) on Bottom Overlay And Pad PT_R40-2(86.75mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (85.8mm,31.85mm)(86.2mm,31.85mm) on Bottom Overlay And Pad PT_R40-2(86.75mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (77.3mm,45.4mm)(77.7mm,45.4mm) on Bottom Overlay And Pad PT_R39-1(76.75mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (77.3mm,46.1mm)(77.7mm,46.1mm) on Bottom Overlay And Pad PT_R39-1(76.75mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (77.3mm,45.4mm)(77.7mm,45.4mm) on Bottom Overlay And Pad PT_R39-2(78.25mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (77.3mm,46.1mm)(77.7mm,46.1mm) on Bottom Overlay And Pad PT_R39-2(78.25mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (68.3mm,45.4mm)(68.7mm,45.4mm) on Bottom Overlay And Pad PT_R38-1(67.75mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (68.3mm,46.1mm)(68.7mm,46.1mm) on Bottom Overlay And Pad PT_R38-1(67.75mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (68.3mm,45.4mm)(68.7mm,45.4mm) on Bottom Overlay And Pad PT_R38-2(69.25mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (68.3mm,46.1mm)(68.7mm,46.1mm) on Bottom Overlay And Pad PT_R38-2(69.25mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.05mm,45.4mm)(59.45mm,45.4mm) on Bottom Overlay And Pad PT_R37-1(58.5mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.05mm,46.1mm)(59.45mm,46.1mm) on Bottom Overlay And Pad PT_R37-1(58.5mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.05mm,45.4mm)(59.45mm,45.4mm) on Bottom Overlay And Pad PT_R37-2(60mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.05mm,46.1mm)(59.45mm,46.1mm) on Bottom Overlay And Pad PT_R37-2(60mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.3mm,45.4mm)(35.7mm,45.4mm) on Bottom Overlay And Pad PT_R36-1(34.75mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.3mm,46.1mm)(35.7mm,46.1mm) on Bottom Overlay And Pad PT_R36-1(34.75mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.3mm,45.4mm)(35.7mm,45.4mm) on Bottom Overlay And Pad PT_R36-2(36.25mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.3mm,46.1mm)(35.7mm,46.1mm) on Bottom Overlay And Pad PT_R36-2(36.25mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (26.8mm,45.4mm)(27.2mm,45.4mm) on Bottom Overlay And Pad PT_R35-1(26.25mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (26.8mm,46.1mm)(27.2mm,46.1mm) on Bottom Overlay And Pad PT_R35-1(26.25mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (26.8mm,45.4mm)(27.2mm,45.4mm) on Bottom Overlay And Pad PT_R35-2(27.75mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (26.8mm,46.1mm)(27.2mm,46.1mm) on Bottom Overlay And Pad PT_R35-2(27.75mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (14.05mm,45.4mm)(14.45mm,45.4mm) on Bottom Overlay And Pad PT_R34-1(13.5mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (14.05mm,46.1mm)(14.45mm,46.1mm) on Bottom Overlay And Pad PT_R34-1(13.5mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (14.05mm,45.4mm)(14.45mm,45.4mm) on Bottom Overlay And Pad PT_R34-2(15mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (14.05mm,46.1mm)(14.45mm,46.1mm) on Bottom Overlay And Pad PT_R34-2(15mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (6.55mm,31.15mm)(6.95mm,31.15mm) on Bottom Overlay And Pad PT_R33-1(7.5mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (6.55mm,31.85mm)(6.95mm,31.85mm) on Bottom Overlay And Pad PT_R33-1(7.5mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (6.55mm,31.15mm)(6.95mm,31.15mm) on Bottom Overlay And Pad PT_R33-2(6mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (6.55mm,31.85mm)(6.95mm,31.85mm) on Bottom Overlay And Pad PT_R33-2(6mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (85.8mm,60.85mm)(86.2mm,60.85mm) on Bottom Overlay And Pad PT_R32-1(85.25mm,60.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (85.8mm,60.15mm)(86.2mm,60.15mm) on Bottom Overlay And Pad PT_R32-1(85.25mm,60.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (85.8mm,60.85mm)(86.2mm,60.85mm) on Bottom Overlay And Pad PT_R32-2(86.75mm,60.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (85.8mm,60.15mm)(86.2mm,60.15mm) on Bottom Overlay And Pad PT_R32-2(86.75mm,60.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (77.3mm,49.4mm)(77.7mm,49.4mm) on Bottom Overlay And Pad PT_R31-1(76.75mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (77.3mm,50.1mm)(77.7mm,50.1mm) on Bottom Overlay And Pad PT_R31-1(76.75mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (77.3mm,49.4mm)(77.7mm,49.4mm) on Bottom Overlay And Pad PT_R31-2(78.25mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (77.3mm,50.1mm)(77.7mm,50.1mm) on Bottom Overlay And Pad PT_R31-2(78.25mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (68.3mm,49.4mm)(68.7mm,49.4mm) on Bottom Overlay And Pad PT_R30-1(67.75mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (68.3mm,50.1mm)(68.7mm,50.1mm) on Bottom Overlay And Pad PT_R30-1(67.75mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (68.3mm,49.4mm)(68.7mm,49.4mm) on Bottom Overlay And Pad PT_R30-2(69.25mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (68.3mm,50.1mm)(68.7mm,50.1mm) on Bottom Overlay And Pad PT_R30-2(69.25mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.05mm,49.4mm)(59.45mm,49.4mm) on Bottom Overlay And Pad PT_R29-1(58.5mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.05mm,50.1mm)(59.45mm,50.1mm) on Bottom Overlay And Pad PT_R29-1(58.5mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.05mm,49.4mm)(59.45mm,49.4mm) on Bottom Overlay And Pad PT_R29-2(60mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.05mm,50.1mm)(59.45mm,50.1mm) on Bottom Overlay And Pad PT_R29-2(60mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.3mm,49.4mm)(35.7mm,49.4mm) on Bottom Overlay And Pad PT_R28-1(34.75mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.3mm,50.1mm)(35.7mm,50.1mm) on Bottom Overlay And Pad PT_R28-1(34.75mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.3mm,49.4mm)(35.7mm,49.4mm) on Bottom Overlay And Pad PT_R28-2(36.25mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.3mm,50.1mm)(35.7mm,50.1mm) on Bottom Overlay And Pad PT_R28-2(36.25mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (26.8mm,49.4mm)(27.2mm,49.4mm) on Bottom Overlay And Pad PT_R27-1(26.25mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (26.8mm,50.1mm)(27.2mm,50.1mm) on Bottom Overlay And Pad PT_R27-1(26.25mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (26.8mm,49.4mm)(27.2mm,49.4mm) on Bottom Overlay And Pad PT_R27-2(27.75mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (26.8mm,50.1mm)(27.2mm,50.1mm) on Bottom Overlay And Pad PT_R27-2(27.75mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (14.05mm,49.4mm)(14.45mm,49.4mm) on Bottom Overlay And Pad PT_R26-1(13.5mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (14.05mm,50.1mm)(14.45mm,50.1mm) on Bottom Overlay And Pad PT_R26-1(13.5mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (14.05mm,49.4mm)(14.45mm,49.4mm) on Bottom Overlay And Pad PT_R26-2(15mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (14.05mm,50.1mm)(14.45mm,50.1mm) on Bottom Overlay And Pad PT_R26-2(15mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (6.55mm,60.15mm)(6.95mm,60.15mm) on Bottom Overlay And Pad PT_R25-1(7.5mm,60.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (6.55mm,60.85mm)(6.95mm,60.85mm) on Bottom Overlay And Pad PT_R25-1(7.5mm,60.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (6.55mm,60.15mm)(6.95mm,60.15mm) on Bottom Overlay And Pad PT_R25-2(6mm,60.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (6.55mm,60.85mm)(6.95mm,60.85mm) on Bottom Overlay And Pad PT_R25-2(6mm,60.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (85.8mm,67.85mm)(86.2mm,67.85mm) on Bottom Overlay And Pad PT_R24-1(85.25mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (85.8mm,67.15mm)(86.2mm,67.15mm) on Bottom Overlay And Pad PT_R24-1(85.25mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (85.8mm,67.85mm)(86.2mm,67.85mm) on Bottom Overlay And Pad PT_R24-2(86.75mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (85.8mm,67.15mm)(86.2mm,67.15mm) on Bottom Overlay And Pad PT_R24-2(86.75mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (77.3mm,67.85mm)(77.7mm,67.85mm) on Bottom Overlay And Pad PT_R23-1(76.75mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (77.3mm,67.15mm)(77.7mm,67.15mm) on Bottom Overlay And Pad PT_R23-1(76.75mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (77.3mm,67.85mm)(77.7mm,67.85mm) on Bottom Overlay And Pad PT_R23-2(78.25mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (77.3mm,67.15mm)(77.7mm,67.15mm) on Bottom Overlay And Pad PT_R23-2(78.25mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (68.3mm,67.85mm)(68.7mm,67.85mm) on Bottom Overlay And Pad PT_R22-1(67.75mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (68.3mm,67.15mm)(68.7mm,67.15mm) on Bottom Overlay And Pad PT_R22-1(67.75mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (68.3mm,67.85mm)(68.7mm,67.85mm) on Bottom Overlay And Pad PT_R22-2(69.25mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (68.3mm,67.15mm)(68.7mm,67.15mm) on Bottom Overlay And Pad PT_R22-2(69.25mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.05mm,67.85mm)(59.45mm,67.85mm) on Bottom Overlay And Pad PT_R21-1(58.5mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.05mm,67.15mm)(59.45mm,67.15mm) on Bottom Overlay And Pad PT_R21-1(58.5mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.05mm,67.85mm)(59.45mm,67.85mm) on Bottom Overlay And Pad PT_R21-2(60mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.05mm,67.15mm)(59.45mm,67.15mm) on Bottom Overlay And Pad PT_R21-2(60mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.3mm,67.85mm)(35.7mm,67.85mm) on Bottom Overlay And Pad PT_R20-1(34.75mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.3mm,67.15mm)(35.7mm,67.15mm) on Bottom Overlay And Pad PT_R20-1(34.75mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.3mm,67.85mm)(35.7mm,67.85mm) on Bottom Overlay And Pad PT_R20-2(36.25mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.3mm,67.15mm)(35.7mm,67.15mm) on Bottom Overlay And Pad PT_R20-2(36.25mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (26.8mm,67.85mm)(27.2mm,67.85mm) on Bottom Overlay And Pad PT_R19-1(26.25mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (26.8mm,67.15mm)(27.2mm,67.15mm) on Bottom Overlay And Pad PT_R19-1(26.25mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (26.8mm,67.85mm)(27.2mm,67.85mm) on Bottom Overlay And Pad PT_R19-2(27.75mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (26.8mm,67.15mm)(27.2mm,67.15mm) on Bottom Overlay And Pad PT_R19-2(27.75mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (14.05mm,67.85mm)(14.45mm,67.85mm) on Bottom Overlay And Pad PT_R18-1(13.5mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (14.05mm,67.15mm)(14.45mm,67.15mm) on Bottom Overlay And Pad PT_R18-1(13.5mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (14.05mm,67.85mm)(14.45mm,67.85mm) on Bottom Overlay And Pad PT_R18-2(15mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (14.05mm,67.15mm)(14.45mm,67.15mm) on Bottom Overlay And Pad PT_R18-2(15mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (6.55mm,67.15mm)(6.95mm,67.15mm) on Bottom Overlay And Pad PT_R17-1(7.5mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (6.55mm,67.85mm)(6.95mm,67.85mm) on Bottom Overlay And Pad PT_R17-1(7.5mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (6.55mm,67.15mm)(6.95mm,67.15mm) on Bottom Overlay And Pad PT_R17-2(6mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (6.55mm,67.85mm)(6.95mm,67.85mm) on Bottom Overlay And Pad PT_R17-2(6mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (85.8mm,79.85mm)(86.2mm,79.85mm) on Bottom Overlay And Pad PT_R16-1(85.25mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (85.8mm,79.15mm)(86.2mm,79.15mm) on Bottom Overlay And Pad PT_R16-1(85.25mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (85.8mm,79.85mm)(86.2mm,79.85mm) on Bottom Overlay And Pad PT_R16-2(86.75mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (85.8mm,79.15mm)(86.2mm,79.15mm) on Bottom Overlay And Pad PT_R16-2(86.75mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (77.3mm,79.85mm)(77.7mm,79.85mm) on Bottom Overlay And Pad PT_R15-1(76.75mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (77.3mm,79.15mm)(77.7mm,79.15mm) on Bottom Overlay And Pad PT_R15-1(76.75mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (77.3mm,79.85mm)(77.7mm,79.85mm) on Bottom Overlay And Pad PT_R15-2(78.25mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (77.3mm,79.15mm)(77.7mm,79.15mm) on Bottom Overlay And Pad PT_R15-2(78.25mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (68.3mm,81.85mm)(68.7mm,81.85mm) on Bottom Overlay And Pad PT_R14-1(67.75mm,81.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (68.3mm,81.15mm)(68.7mm,81.15mm) on Bottom Overlay And Pad PT_R14-1(67.75mm,81.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (68.3mm,81.85mm)(68.7mm,81.85mm) on Bottom Overlay And Pad PT_R14-2(69.25mm,81.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (68.3mm,81.15mm)(68.7mm,81.15mm) on Bottom Overlay And Pad PT_R14-2(69.25mm,81.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.05mm,79.85mm)(59.45mm,79.85mm) on Bottom Overlay And Pad PT_R13-1(58.5mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.05mm,79.15mm)(59.45mm,79.15mm) on Bottom Overlay And Pad PT_R13-1(58.5mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.05mm,79.85mm)(59.45mm,79.85mm) on Bottom Overlay And Pad PT_R13-2(60mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.05mm,79.15mm)(59.45mm,79.15mm) on Bottom Overlay And Pad PT_R13-2(60mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.3mm,79.85mm)(35.7mm,79.85mm) on Bottom Overlay And Pad PT_R12-1(34.75mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.3mm,79.15mm)(35.7mm,79.15mm) on Bottom Overlay And Pad PT_R12-1(34.75mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.3mm,79.85mm)(35.7mm,79.85mm) on Bottom Overlay And Pad PT_R12-2(36.25mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.3mm,79.15mm)(35.7mm,79.15mm) on Bottom Overlay And Pad PT_R12-2(36.25mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (26.8mm,79.85mm)(27.2mm,79.85mm) on Bottom Overlay And Pad PT_R11-1(26.25mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (26.8mm,79.15mm)(27.2mm,79.15mm) on Bottom Overlay And Pad PT_R11-1(26.25mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (26.8mm,79.85mm)(27.2mm,79.85mm) on Bottom Overlay And Pad PT_R11-2(27.75mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (26.8mm,79.15mm)(27.2mm,79.15mm) on Bottom Overlay And Pad PT_R11-2(27.75mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (14.05mm,79.85mm)(14.45mm,79.85mm) on Bottom Overlay And Pad PT_R10-1(13.5mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (14.05mm,79.15mm)(14.45mm,79.15mm) on Bottom Overlay And Pad PT_R10-1(13.5mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (14.05mm,79.85mm)(14.45mm,79.85mm) on Bottom Overlay And Pad PT_R10-2(15mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (14.05mm,79.15mm)(14.45mm,79.15mm) on Bottom Overlay And Pad PT_R10-2(15mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (6.55mm,79.15mm)(6.95mm,79.15mm) on Bottom Overlay And Pad PT_R9-1(7.5mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (6.55mm,79.85mm)(6.95mm,79.85mm) on Bottom Overlay And Pad PT_R9-1(7.5mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (6.55mm,79.15mm)(6.95mm,79.15mm) on Bottom Overlay And Pad PT_R9-2(6mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (6.55mm,79.85mm)(6.95mm,79.85mm) on Bottom Overlay And Pad PT_R9-2(6mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (85.8mm,85.35mm)(86.2mm,85.35mm) on Bottom Overlay And Pad PT_R8-1(85.25mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (85.8mm,84.65mm)(86.2mm,84.65mm) on Bottom Overlay And Pad PT_R8-1(85.25mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (85.8mm,85.35mm)(86.2mm,85.35mm) on Bottom Overlay And Pad PT_R8-2(86.75mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (85.8mm,84.65mm)(86.2mm,84.65mm) on Bottom Overlay And Pad PT_R8-2(86.75mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (77.3mm,85.35mm)(77.7mm,85.35mm) on Bottom Overlay And Pad PT_R7-1(76.75mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (77.3mm,84.65mm)(77.7mm,84.65mm) on Bottom Overlay And Pad PT_R7-1(76.75mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (77.3mm,85.35mm)(77.7mm,85.35mm) on Bottom Overlay And Pad PT_R7-2(78.25mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (77.3mm,84.65mm)(77.7mm,84.65mm) on Bottom Overlay And Pad PT_R7-2(78.25mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (68.3mm,85.35mm)(68.7mm,85.35mm) on Bottom Overlay And Pad PT_R6-1(67.75mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (68.3mm,84.65mm)(68.7mm,84.65mm) on Bottom Overlay And Pad PT_R6-1(67.75mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (68.3mm,85.35mm)(68.7mm,85.35mm) on Bottom Overlay And Pad PT_R6-2(69.25mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (68.3mm,84.65mm)(68.7mm,84.65mm) on Bottom Overlay And Pad PT_R6-2(69.25mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.05mm,83.1mm)(59.45mm,83.1mm) on Bottom Overlay And Pad PT_R5-1(58.5mm,82.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.05mm,82.4mm)(59.45mm,82.4mm) on Bottom Overlay And Pad PT_R5-1(58.5mm,82.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.05mm,83.1mm)(59.45mm,83.1mm) on Bottom Overlay And Pad PT_R5-2(60mm,82.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (59.05mm,82.4mm)(59.45mm,82.4mm) on Bottom Overlay And Pad PT_R5-2(60mm,82.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.3mm,83.1mm)(35.7mm,83.1mm) on Bottom Overlay And Pad PT_R4-1(34.75mm,82.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.3mm,82.4mm)(35.7mm,82.4mm) on Bottom Overlay And Pad PT_R4-1(34.75mm,82.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.3mm,83.1mm)(35.7mm,83.1mm) on Bottom Overlay And Pad PT_R4-2(36.25mm,82.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (35.3mm,82.4mm)(35.7mm,82.4mm) on Bottom Overlay And Pad PT_R4-2(36.25mm,82.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (26.8mm,85.35mm)(27.2mm,85.35mm) on Bottom Overlay And Pad PT_R3-1(26.25mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (26.8mm,84.65mm)(27.2mm,84.65mm) on Bottom Overlay And Pad PT_R3-1(26.25mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (26.8mm,85.35mm)(27.2mm,85.35mm) on Bottom Overlay And Pad PT_R3-2(27.75mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (26.8mm,84.65mm)(27.2mm,84.65mm) on Bottom Overlay And Pad PT_R3-2(27.75mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (14.05mm,85.35mm)(14.45mm,85.35mm) on Bottom Overlay And Pad PT_R2-1(13.5mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (14.05mm,84.65mm)(14.45mm,84.65mm) on Bottom Overlay And Pad PT_R2-1(13.5mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (14.05mm,85.35mm)(14.45mm,85.35mm) on Bottom Overlay And Pad PT_R2-2(15mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (14.05mm,84.65mm)(14.45mm,84.65mm) on Bottom Overlay And Pad PT_R2-2(15mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (6.55mm,84.65mm)(6.95mm,84.65mm) on Bottom Overlay And Pad PT_R1-1(7.5mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (6.55mm,85.35mm)(6.95mm,85.35mm) on Bottom Overlay And Pad PT_R1-1(7.5mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (6.55mm,84.65mm)(6.95mm,84.65mm) on Bottom Overlay And Pad PT_R1-2(6mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (6.55mm,85.35mm)(6.95mm,85.35mm) on Bottom Overlay And Pad PT_R1-2(6mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (22.15mm,7.175mm)(24.15mm,7.175mm) on Bottom Overlay And Pad MOSP7-3(23.15mm,6.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (22.15mm,7.325mm)(24.15mm,7.325mm) on Bottom Overlay And Pad MOSP7-2(23.8mm,8.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (21.975mm,7.675mm)(21.975mm,8.825mm) on Bottom Overlay And Pad MOSP7-1(22.5mm,8.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (22.15mm,7.325mm)(24.15mm,7.325mm) on Bottom Overlay And Pad MOSP7-1(22.5mm,8.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (18.75mm,17.075mm)(20.75mm,17.075mm) on Bottom Overlay And Pad MOSP6-3(19.75mm,18mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (18.75mm,16.925mm)(20.75mm,16.925mm) on Bottom Overlay And Pad MOSP6-2(19.1mm,16mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (20.925mm,15.425mm)(20.925mm,16.575mm) on Bottom Overlay And Pad MOSP6-1(20.4mm,16mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "Rvs6" (20.934mm,15.409mm) on Bottom Overlay And Pad MOSP6-1(20.4mm,16mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (18.75mm,16.925mm)(20.75mm,16.925mm) on Bottom Overlay And Pad MOSP6-1(20.4mm,16mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (10.75mm,30.425mm)(12.75mm,30.425mm) on Bottom Overlay And Pad MOSP5-3(11.75mm,29.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "Rvs5" (12.93mm,31.763mm) on Bottom Overlay And Pad MOSP5-2(12.4mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (10.75mm,30.575mm)(12.75mm,30.575mm) on Bottom Overlay And Pad MOSP5-2(12.4mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (10.575mm,30.925mm)(10.575mm,32.075mm) on Bottom Overlay And Pad MOSP5-1(11.1mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (10.75mm,30.575mm)(12.75mm,30.575mm) on Bottom Overlay And Pad MOSP5-1(11.1mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (11.1mm,40.825mm)(13.1mm,40.825mm) on Bottom Overlay And Pad MOSP4-3(12.1mm,41.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (11.1mm,40.675mm)(13.1mm,40.675mm) on Bottom Overlay And Pad MOSP4-2(11.45mm,39.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (11.1mm,40.675mm)(13.1mm,40.675mm) on Bottom Overlay And Pad MOSP4-1(12.75mm,39.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (13.275mm,39.175mm)(13.275mm,40.325mm) on Bottom Overlay And Pad MOSP4-1(12.75mm,39.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (11mm,54.675mm)(13mm,54.675mm) on Bottom Overlay And Pad MOSP3-3(12mm,53.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (11mm,54.825mm)(13mm,54.825mm) on Bottom Overlay And Pad MOSP3-2(12.65mm,55.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "Rvs3" (13.18mm,56.016mm) on Bottom Overlay And Pad MOSP3-2(12.65mm,55.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (10.825mm,55.175mm)(10.825mm,56.325mm) on Bottom Overlay And Pad MOSP3-1(11.35mm,55.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (11mm,54.825mm)(13mm,54.825mm) on Bottom Overlay And Pad MOSP3-1(11.35mm,55.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (8.5mm,64.775mm)(10.5mm,64.775mm) on Bottom Overlay And Pad MOSP2-3(9.5mm,65.7mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (8.5mm,64.625mm)(10.5mm,64.625mm) on Bottom Overlay And Pad MOSP2-2(8.85mm,63.7mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "Rvs2" (10.692mm,63.179mm) on Bottom Overlay And Pad MOSP2-1(10.15mm,63.7mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (10.675mm,63.125mm)(10.675mm,64.275mm) on Bottom Overlay And Pad MOSP2-1(10.15mm,63.7mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (8.5mm,64.625mm)(10.5mm,64.625mm) on Bottom Overlay And Pad MOSP2-1(10.15mm,63.7mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (8.25mm,76.325mm)(10.25mm,76.325mm) on Bottom Overlay And Pad MOSP1-3(9.25mm,77.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (8.25mm,76.175mm)(10.25mm,76.175mm) on Bottom Overlay And Pad MOSP1-2(8.6mm,75.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (10.425mm,74.675mm)(10.425mm,75.825mm) on Bottom Overlay And Pad MOSP1-1(9.9mm,75.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.005mm < 0.254mm) Between Text "Rvs1" (10.537mm,74.423mm) on Bottom Overlay And Pad MOSP1-1(9.9mm,75.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.005mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (8.25mm,76.175mm)(10.25mm,76.175mm) on Bottom Overlay And Pad MOSP1-1(9.9mm,75.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (8.25mm,86.075mm)(10.25mm,86.075mm) on Bottom Overlay And Pad MOSP0-3(9.25mm,87mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (8.25mm,85.925mm)(10.25mm,85.925mm) on Bottom Overlay And Pad MOSP0-2(8.6mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (10.425mm,84.425mm)(10.425mm,85.575mm) on Bottom Overlay And Pad MOSP0-1(9.9mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (8.25mm,85.925mm)(10.25mm,85.925mm) on Bottom Overlay And Pad MOSP0-1(9.9mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (87.125mm,9.75mm)(87.125mm,12.75mm) on Bottom Overlay And Pad MOSN7-3(88.05mm,11.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (86.375mm,9.75mm)(86.375mm,12.75mm) on Bottom Overlay And Pad MOSN7-2(85.45mm,12.2mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (84.875mm,9.75mm)(86.025mm,9.75mm) on Bottom Overlay And Pad MOSN7-1(85.45mm,10.3mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (86.375mm,9.75mm)(86.375mm,12.75mm) on Bottom Overlay And Pad MOSN7-1(85.45mm,10.3mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (78.625mm,9.75mm)(78.625mm,12.75mm) on Bottom Overlay And Pad MOSN6-3(79.55mm,11.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (77.875mm,9.75mm)(77.875mm,12.75mm) on Bottom Overlay And Pad MOSN6-2(76.95mm,12.2mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (76.375mm,9.75mm)(77.525mm,9.75mm) on Bottom Overlay And Pad MOSN6-1(76.95mm,10.3mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (77.875mm,9.75mm)(77.875mm,12.75mm) on Bottom Overlay And Pad MOSN6-1(76.95mm,10.3mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (69.625mm,10.25mm)(69.625mm,13.25mm) on Bottom Overlay And Pad MOSN5-3(70.55mm,11.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (68.875mm,10.25mm)(68.875mm,13.25mm) on Bottom Overlay And Pad MOSN5-2(67.95mm,12.7mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (68.875mm,10.25mm)(68.875mm,13.25mm) on Bottom Overlay And Pad MOSN5-1(67.95mm,10.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (67.375mm,10.25mm)(68.525mm,10.25mm) on Bottom Overlay And Pad MOSN5-1(67.95mm,10.8mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (60.125mm,11.5mm)(60.125mm,14.5mm) on Bottom Overlay And Pad MOSN4-3(61.05mm,13mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (59.375mm,11.5mm)(59.375mm,14.5mm) on Bottom Overlay And Pad MOSN4-2(58.45mm,13.95mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (59.375mm,11.5mm)(59.375mm,14.5mm) on Bottom Overlay And Pad MOSN4-1(58.45mm,12.05mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (57.875mm,11.5mm)(59.025mm,11.5mm) on Bottom Overlay And Pad MOSN4-1(58.45mm,12.05mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (36.375mm,11.5mm)(36.375mm,14.5mm) on Bottom Overlay And Pad MOSN3-3(37.3mm,13mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (35.625mm,11.5mm)(35.625mm,14.5mm) on Bottom Overlay And Pad MOSN3-2(34.7mm,13.95mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (34.125mm,11.5mm)(35.275mm,11.5mm) on Bottom Overlay And Pad MOSN3-1(34.7mm,12.05mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.195mm < 0.254mm) Between Text "Rcg3" (33.896mm,12.279mm) on Bottom Overlay And Pad MOSN3-1(34.7mm,12.05mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.195mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (35.625mm,11.5mm)(35.625mm,14.5mm) on Bottom Overlay And Pad MOSN3-1(34.7mm,12.05mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (28mm,21.483mm)(28mm,24.484mm) on Bottom Overlay And Pad MOSN2-3(28.925mm,22.983mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (27.25mm,21.483mm)(27.25mm,24.484mm) on Bottom Overlay And Pad MOSN2-2(26.325mm,23.933mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (25.75mm,21.483mm)(26.9mm,21.483mm) on Bottom Overlay And Pad MOSN2-1(26.325mm,22.033mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (27.25mm,21.483mm)(27.25mm,24.484mm) on Bottom Overlay And Pad MOSN2-1(26.325mm,22.033mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Text "Rcg2" (25.535mm,22.353mm) on Bottom Overlay And Pad MOSN2-1(26.325mm,22.033mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (15.325mm,21.5mm)(15.325mm,24.5mm) on Bottom Overlay And Pad MOSN1-3(16.25mm,23mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (14.575mm,21.5mm)(14.575mm,24.5mm) on Bottom Overlay And Pad MOSN1-2(13.65mm,23.95mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (14.575mm,21.5mm)(14.575mm,24.5mm) on Bottom Overlay And Pad MOSN1-1(13.65mm,22.05mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (13.075mm,21.5mm)(14.225mm,21.5mm) on Bottom Overlay And Pad MOSN1-1(13.65mm,22.05mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (5.675mm,10mm)(5.675mm,13mm) on Bottom Overlay And Pad MOSN0-3(4.75mm,11.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (6.425mm,10mm)(6.425mm,13mm) on Bottom Overlay And Pad MOSN0-2(7.35mm,10.55mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Track (6.425mm,10mm)(6.425mm,13mm) on Bottom Overlay And Pad MOSN0-1(7.35mm,12.45mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Track (6.775mm,13mm)(7.925mm,13mm) on Bottom Overlay And Pad MOSN0-1(7.35mm,12.45mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Track (24.29mm,48.055mm)(24.29mm,49.63mm) on Bottom Overlay And Pad M_R-16(24.036mm,50.671mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Track (19.21mm,45.87mm)(19.21mm,49.63mm) on Bottom Overlay And Pad M_R-9(19.464mm,50.671mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Track (19.21mm,45.87mm)(19.21mm,49.63mm) on Bottom Overlay And Pad M_R-8(19.464mm,44.829mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Track (24.29mm,45.87mm)(24.29mm,47.445mm) on Bottom Overlay And Pad M_R-1(24.036mm,44.829mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Track (46.87mm,25.79mm)(48.445mm,25.79mm) on Bottom Overlay And Pad M_C-16(45.829mm,25.536mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Track (46.87mm,20.71mm)(50.63mm,20.71mm) on Bottom Overlay And Pad M_C-9(45.829mm,20.964mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Track (46.87mm,20.71mm)(50.63mm,20.71mm) on Bottom Overlay And Pad M_C-8(51.671mm,20.964mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Track (49.055mm,25.79mm)(50.63mm,25.79mm) on Bottom Overlay And Pad M_C-1(51.671mm,25.536mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (88.8mm,7.85mm)(89.2mm,7.85mm) on Bottom Overlay And Pad IR_R64-1(88.25mm,7.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (88.8mm,7.15mm)(89.2mm,7.15mm) on Bottom Overlay And Pad IR_R64-1(88.25mm,7.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (88.8mm,7.85mm)(89.2mm,7.85mm) on Bottom Overlay And Pad IR_R64-2(89.75mm,7.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (88.8mm,7.15mm)(89.2mm,7.15mm) on Bottom Overlay And Pad IR_R64-2(89.75mm,7.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (80.3mm,8.85mm)(80.7mm,8.85mm) on Bottom Overlay And Pad IR_R63-1(79.75mm,8.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (80.3mm,8.15mm)(80.7mm,8.15mm) on Bottom Overlay And Pad IR_R63-1(79.75mm,8.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "MOSN6" (80.349mm,8.541mm) on Bottom Overlay And Pad IR_R63-1(79.75mm,8.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (80.3mm,8.85mm)(80.7mm,8.85mm) on Bottom Overlay And Pad IR_R63-2(81.25mm,8.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (80.3mm,8.15mm)(80.7mm,8.15mm) on Bottom Overlay And Pad IR_R63-2(81.25mm,8.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (71.3mm,8.65mm)(71.7mm,8.65mm) on Bottom Overlay And Pad IR_R62-1(70.75mm,9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (71.3mm,9.35mm)(71.7mm,9.35mm) on Bottom Overlay And Pad IR_R62-1(70.75mm,9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "MOSN5" (71.349mm,9.025mm) on Bottom Overlay And Pad IR_R62-1(70.75mm,9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (71.3mm,8.65mm)(71.7mm,8.65mm) on Bottom Overlay And Pad IR_R62-2(72.25mm,9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (71.3mm,9.35mm)(71.7mm,9.35mm) on Bottom Overlay And Pad IR_R62-2(72.25mm,9mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "MOSN4" (61.83mm,10.282mm) on Bottom Overlay And Pad IR_R61-1(61.5mm,10.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (62.05mm,10.6mm)(62.45mm,10.6mm) on Bottom Overlay And Pad IR_R61-1(61.5mm,10.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (62.05mm,9.9mm)(62.45mm,9.9mm) on Bottom Overlay And Pad IR_R61-1(61.5mm,10.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (62.05mm,10.6mm)(62.45mm,10.6mm) on Bottom Overlay And Pad IR_R61-2(63mm,10.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (62.05mm,9.9mm)(62.45mm,9.9mm) on Bottom Overlay And Pad IR_R61-2(63mm,10.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (38.05mm,10.6mm)(38.45mm,10.6mm) on Bottom Overlay And Pad IR_R60-1(37.5mm,10.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (38.05mm,9.9mm)(38.45mm,9.9mm) on Bottom Overlay And Pad IR_R60-1(37.5mm,10.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "MOSN3" (38.087mm,10.295mm) on Bottom Overlay And Pad IR_R60-1(37.5mm,10.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (38.05mm,10.6mm)(38.45mm,10.6mm) on Bottom Overlay And Pad IR_R60-2(39mm,10.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (38.05mm,9.9mm)(38.45mm,9.9mm) on Bottom Overlay And Pad IR_R60-2(39mm,10.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (29.55mm,7.85mm)(29.95mm,7.85mm) on Bottom Overlay And Pad IR_R59-1(29mm,7.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (29.55mm,7.15mm)(29.95mm,7.15mm) on Bottom Overlay And Pad IR_R59-1(29mm,7.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (29.55mm,7.85mm)(29.95mm,7.85mm) on Bottom Overlay And Pad IR_R59-2(30.5mm,7.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (29.55mm,7.15mm)(29.95mm,7.15mm) on Bottom Overlay And Pad IR_R59-2(30.5mm,7.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.8mm,7.85mm)(17.2mm,7.85mm) on Bottom Overlay And Pad IR_R58-1(16.25mm,7.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.8mm,7.15mm)(17.2mm,7.15mm) on Bottom Overlay And Pad IR_R58-1(16.25mm,7.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.8mm,7.85mm)(17.2mm,7.85mm) on Bottom Overlay And Pad IR_R58-2(17.75mm,7.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.8mm,7.15mm)(17.2mm,7.15mm) on Bottom Overlay And Pad IR_R58-2(17.75mm,7.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,7.85mm)(4.2mm,7.85mm) on Bottom Overlay And Pad IR_R57-1(4.75mm,7.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,7.15mm)(4.2mm,7.15mm) on Bottom Overlay And Pad IR_R57-1(4.75mm,7.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,7.85mm)(4.2mm,7.85mm) on Bottom Overlay And Pad IR_R57-2(3.25mm,7.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,7.15mm)(4.2mm,7.15mm) on Bottom Overlay And Pad IR_R57-2(3.25mm,7.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (88.8mm,19.15mm)(89.2mm,19.15mm) on Bottom Overlay And Pad IR_R56-1(88.25mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (88.8mm,19.85mm)(89.2mm,19.85mm) on Bottom Overlay And Pad IR_R56-1(88.25mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (88.8mm,19.15mm)(89.2mm,19.15mm) on Bottom Overlay And Pad IR_R56-2(89.75mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (88.8mm,19.85mm)(89.2mm,19.85mm) on Bottom Overlay And Pad IR_R56-2(89.75mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (80.3mm,19.15mm)(80.7mm,19.15mm) on Bottom Overlay And Pad IR_R55-1(79.75mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (80.3mm,19.85mm)(80.7mm,19.85mm) on Bottom Overlay And Pad IR_R55-1(79.75mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (80.3mm,19.15mm)(80.7mm,19.15mm) on Bottom Overlay And Pad IR_R55-2(81.25mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (80.3mm,19.85mm)(80.7mm,19.85mm) on Bottom Overlay And Pad IR_R55-2(81.25mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (71.3mm,19.15mm)(71.7mm,19.15mm) on Bottom Overlay And Pad IR_R54-1(70.75mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (71.3mm,19.85mm)(71.7mm,19.85mm) on Bottom Overlay And Pad IR_R54-1(70.75mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (71.3mm,19.15mm)(71.7mm,19.15mm) on Bottom Overlay And Pad IR_R54-2(72.25mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (71.3mm,19.85mm)(71.7mm,19.85mm) on Bottom Overlay And Pad IR_R54-2(72.25mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (62.05mm,19.15mm)(62.45mm,19.15mm) on Bottom Overlay And Pad IR_R53-1(61.5mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (62.05mm,19.85mm)(62.45mm,19.85mm) on Bottom Overlay And Pad IR_R53-1(61.5mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (62.05mm,19.15mm)(62.45mm,19.15mm) on Bottom Overlay And Pad IR_R53-2(63mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (62.05mm,19.85mm)(62.45mm,19.85mm) on Bottom Overlay And Pad IR_R53-2(63mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (38.05mm,19.15mm)(38.45mm,19.15mm) on Bottom Overlay And Pad IR_R52-1(37.5mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (38.05mm,19.85mm)(38.45mm,19.85mm) on Bottom Overlay And Pad IR_R52-1(37.5mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (38.05mm,19.15mm)(38.45mm,19.15mm) on Bottom Overlay And Pad IR_R52-2(39mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (38.05mm,19.85mm)(38.45mm,19.85mm) on Bottom Overlay And Pad IR_R52-2(39mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (29.55mm,19.15mm)(29.95mm,19.15mm) on Bottom Overlay And Pad IR_R51-1(29mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (29.55mm,19.85mm)(29.95mm,19.85mm) on Bottom Overlay And Pad IR_R51-1(29mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (29.55mm,19.15mm)(29.95mm,19.15mm) on Bottom Overlay And Pad IR_R51-2(30.5mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (29.55mm,19.85mm)(29.95mm,19.85mm) on Bottom Overlay And Pad IR_R51-2(30.5mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.8mm,19.15mm)(17.2mm,19.15mm) on Bottom Overlay And Pad IR_R50-1(16.25mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.8mm,19.85mm)(17.2mm,19.85mm) on Bottom Overlay And Pad IR_R50-1(16.25mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.8mm,19.15mm)(17.2mm,19.15mm) on Bottom Overlay And Pad IR_R50-2(17.75mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.8mm,19.85mm)(17.2mm,19.85mm) on Bottom Overlay And Pad IR_R50-2(17.75mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,19.15mm)(4.2mm,19.15mm) on Bottom Overlay And Pad IR_R49-1(4.75mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,19.85mm)(4.2mm,19.85mm) on Bottom Overlay And Pad IR_R49-1(4.75mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,19.15mm)(4.2mm,19.15mm) on Bottom Overlay And Pad IR_R49-2(3.25mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,19.85mm)(4.2mm,19.85mm) on Bottom Overlay And Pad IR_R49-2(3.25mm,19.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (88.8mm,27.1mm)(89.2mm,27.1mm) on Bottom Overlay And Pad IR_R48-1(88.25mm,26.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (88.8mm,26.4mm)(89.2mm,26.4mm) on Bottom Overlay And Pad IR_R48-1(88.25mm,26.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (88.8mm,27.1mm)(89.2mm,27.1mm) on Bottom Overlay And Pad IR_R48-2(89.75mm,26.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (88.8mm,26.4mm)(89.2mm,26.4mm) on Bottom Overlay And Pad IR_R48-2(89.75mm,26.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (80.3mm,33.4mm)(80.7mm,33.4mm) on Bottom Overlay And Pad IR_R47-1(79.75mm,33.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (80.3mm,34.1mm)(80.7mm,34.1mm) on Bottom Overlay And Pad IR_R47-1(79.75mm,33.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (80.3mm,33.4mm)(80.7mm,33.4mm) on Bottom Overlay And Pad IR_R47-2(81.25mm,33.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (80.3mm,34.1mm)(80.7mm,34.1mm) on Bottom Overlay And Pad IR_R47-2(81.25mm,33.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (71.3mm,32.9mm)(71.7mm,32.9mm) on Bottom Overlay And Pad IR_R46-1(70.75mm,33.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (71.3mm,33.6mm)(71.7mm,33.6mm) on Bottom Overlay And Pad IR_R46-1(70.75mm,33.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (71.3mm,32.9mm)(71.7mm,32.9mm) on Bottom Overlay And Pad IR_R46-2(72.25mm,33.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (71.3mm,33.6mm)(71.7mm,33.6mm) on Bottom Overlay And Pad IR_R46-2(72.25mm,33.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (62.05mm,32.9mm)(62.45mm,32.9mm) on Bottom Overlay And Pad IR_R45-1(61.5mm,33.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (62.05mm,33.6mm)(62.45mm,33.6mm) on Bottom Overlay And Pad IR_R45-1(61.5mm,33.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (62.05mm,32.9mm)(62.45mm,32.9mm) on Bottom Overlay And Pad IR_R45-2(63mm,33.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (62.05mm,33.6mm)(62.45mm,33.6mm) on Bottom Overlay And Pad IR_R45-2(63mm,33.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (38.05mm,32.9mm)(38.45mm,32.9mm) on Bottom Overlay And Pad IR_R44-1(37.5mm,33.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (38.05mm,33.6mm)(38.45mm,33.6mm) on Bottom Overlay And Pad IR_R44-1(37.5mm,33.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (38.05mm,32.9mm)(38.45mm,32.9mm) on Bottom Overlay And Pad IR_R44-2(39mm,33.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (38.05mm,33.6mm)(38.45mm,33.6mm) on Bottom Overlay And Pad IR_R44-2(39mm,33.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (29.55mm,32.9mm)(29.95mm,32.9mm) on Bottom Overlay And Pad IR_R43-1(29mm,33.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (29.55mm,33.6mm)(29.95mm,33.6mm) on Bottom Overlay And Pad IR_R43-1(29mm,33.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (29.55mm,32.9mm)(29.95mm,32.9mm) on Bottom Overlay And Pad IR_R43-2(30.5mm,33.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (29.55mm,33.6mm)(29.95mm,33.6mm) on Bottom Overlay And Pad IR_R43-2(30.5mm,33.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.8mm,31.15mm)(17.2mm,31.15mm) on Bottom Overlay And Pad IR_R42-1(16.25mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.8mm,31.85mm)(17.2mm,31.85mm) on Bottom Overlay And Pad IR_R42-1(16.25mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.8mm,31.15mm)(17.2mm,31.15mm) on Bottom Overlay And Pad IR_R42-2(17.75mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.8mm,31.85mm)(17.2mm,31.85mm) on Bottom Overlay And Pad IR_R42-2(17.75mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,26.4mm)(4.2mm,26.4mm) on Bottom Overlay And Pad IR_R41-1(4.75mm,26.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,27.1mm)(4.2mm,27.1mm) on Bottom Overlay And Pad IR_R41-1(4.75mm,26.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,26.4mm)(4.2mm,26.4mm) on Bottom Overlay And Pad IR_R41-2(3.25mm,26.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,27.1mm)(4.2mm,27.1mm) on Bottom Overlay And Pad IR_R41-2(3.25mm,26.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (88.8mm,31.15mm)(89.2mm,31.15mm) on Bottom Overlay And Pad IR_R40-1(88.25mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (88.8mm,31.85mm)(89.2mm,31.85mm) on Bottom Overlay And Pad IR_R40-1(88.25mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (88.8mm,31.15mm)(89.2mm,31.15mm) on Bottom Overlay And Pad IR_R40-2(89.75mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (88.8mm,31.85mm)(89.2mm,31.85mm) on Bottom Overlay And Pad IR_R40-2(89.75mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (80.3mm,45.4mm)(80.7mm,45.4mm) on Bottom Overlay And Pad IR_R39-1(79.75mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (80.3mm,46.1mm)(80.7mm,46.1mm) on Bottom Overlay And Pad IR_R39-1(79.75mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (80.3mm,45.4mm)(80.7mm,45.4mm) on Bottom Overlay And Pad IR_R39-2(81.25mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (80.3mm,46.1mm)(80.7mm,46.1mm) on Bottom Overlay And Pad IR_R39-2(81.25mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (71.3mm,45.4mm)(71.7mm,45.4mm) on Bottom Overlay And Pad IR_R38-1(70.75mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (71.3mm,46.1mm)(71.7mm,46.1mm) on Bottom Overlay And Pad IR_R38-1(70.75mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (71.3mm,45.4mm)(71.7mm,45.4mm) on Bottom Overlay And Pad IR_R38-2(72.25mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (71.3mm,46.1mm)(71.7mm,46.1mm) on Bottom Overlay And Pad IR_R38-2(72.25mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (62.05mm,45.4mm)(62.45mm,45.4mm) on Bottom Overlay And Pad IR_R37-1(61.5mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (62.05mm,46.1mm)(62.45mm,46.1mm) on Bottom Overlay And Pad IR_R37-1(61.5mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (62.05mm,45.4mm)(62.45mm,45.4mm) on Bottom Overlay And Pad IR_R37-2(63mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (62.05mm,46.1mm)(62.45mm,46.1mm) on Bottom Overlay And Pad IR_R37-2(63mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (38.05mm,45.4mm)(38.45mm,45.4mm) on Bottom Overlay And Pad IR_R36-1(37.5mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (38.05mm,46.1mm)(38.45mm,46.1mm) on Bottom Overlay And Pad IR_R36-1(37.5mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (38.05mm,45.4mm)(38.45mm,45.4mm) on Bottom Overlay And Pad IR_R36-2(39mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (38.05mm,46.1mm)(38.45mm,46.1mm) on Bottom Overlay And Pad IR_R36-2(39mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (29.55mm,45.4mm)(29.95mm,45.4mm) on Bottom Overlay And Pad IR_R35-1(29mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (29.55mm,46.1mm)(29.95mm,46.1mm) on Bottom Overlay And Pad IR_R35-1(29mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (29.55mm,45.4mm)(29.95mm,45.4mm) on Bottom Overlay And Pad IR_R35-2(30.5mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (29.55mm,46.1mm)(29.95mm,46.1mm) on Bottom Overlay And Pad IR_R35-2(30.5mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.8mm,45.4mm)(17.2mm,45.4mm) on Bottom Overlay And Pad IR_R34-1(16.25mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.8mm,46.1mm)(17.2mm,46.1mm) on Bottom Overlay And Pad IR_R34-1(16.25mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.8mm,45.4mm)(17.2mm,45.4mm) on Bottom Overlay And Pad IR_R34-2(17.75mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.8mm,46.1mm)(17.2mm,46.1mm) on Bottom Overlay And Pad IR_R34-2(17.75mm,45.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,31.15mm)(4.2mm,31.15mm) on Bottom Overlay And Pad IR_R33-1(4.75mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,31.85mm)(4.2mm,31.85mm) on Bottom Overlay And Pad IR_R33-1(4.75mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,31.15mm)(4.2mm,31.15mm) on Bottom Overlay And Pad IR_R33-2(3.25mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,31.85mm)(4.2mm,31.85mm) on Bottom Overlay And Pad IR_R33-2(3.25mm,31.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (88.8mm,60.85mm)(89.2mm,60.85mm) on Bottom Overlay And Pad IR_R32-1(88.25mm,60.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (88.8mm,60.15mm)(89.2mm,60.15mm) on Bottom Overlay And Pad IR_R32-1(88.25mm,60.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (88.8mm,60.85mm)(89.2mm,60.85mm) on Bottom Overlay And Pad IR_R32-2(89.75mm,60.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (88.8mm,60.15mm)(89.2mm,60.15mm) on Bottom Overlay And Pad IR_R32-2(89.75mm,60.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (80.3mm,49.4mm)(80.7mm,49.4mm) on Bottom Overlay And Pad IR_R31-1(79.75mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (80.3mm,50.1mm)(80.7mm,50.1mm) on Bottom Overlay And Pad IR_R31-1(79.75mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (80.3mm,49.4mm)(80.7mm,49.4mm) on Bottom Overlay And Pad IR_R31-2(81.25mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (80.3mm,50.1mm)(80.7mm,50.1mm) on Bottom Overlay And Pad IR_R31-2(81.25mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (71.3mm,49.4mm)(71.7mm,49.4mm) on Bottom Overlay And Pad IR_R30-1(70.75mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (71.3mm,50.1mm)(71.7mm,50.1mm) on Bottom Overlay And Pad IR_R30-1(70.75mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (71.3mm,49.4mm)(71.7mm,49.4mm) on Bottom Overlay And Pad IR_R30-2(72.25mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (71.3mm,50.1mm)(71.7mm,50.1mm) on Bottom Overlay And Pad IR_R30-2(72.25mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (62.05mm,49.4mm)(62.45mm,49.4mm) on Bottom Overlay And Pad IR_R29-1(61.5mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (62.05mm,50.1mm)(62.45mm,50.1mm) on Bottom Overlay And Pad IR_R29-1(61.5mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (62.05mm,49.4mm)(62.45mm,49.4mm) on Bottom Overlay And Pad IR_R29-2(63mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (62.05mm,50.1mm)(62.45mm,50.1mm) on Bottom Overlay And Pad IR_R29-2(63mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (38.05mm,49.4mm)(38.45mm,49.4mm) on Bottom Overlay And Pad IR_R28-1(37.5mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (38.05mm,50.1mm)(38.45mm,50.1mm) on Bottom Overlay And Pad IR_R28-1(37.5mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (38.05mm,49.4mm)(38.45mm,49.4mm) on Bottom Overlay And Pad IR_R28-2(39mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (38.05mm,50.1mm)(38.45mm,50.1mm) on Bottom Overlay And Pad IR_R28-2(39mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (29.55mm,49.4mm)(29.95mm,49.4mm) on Bottom Overlay And Pad IR_R27-1(29mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (29.55mm,50.1mm)(29.95mm,50.1mm) on Bottom Overlay And Pad IR_R27-1(29mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (29.55mm,49.4mm)(29.95mm,49.4mm) on Bottom Overlay And Pad IR_R27-2(30.5mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (29.55mm,50.1mm)(29.95mm,50.1mm) on Bottom Overlay And Pad IR_R27-2(30.5mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.8mm,49.4mm)(17.2mm,49.4mm) on Bottom Overlay And Pad IR_R26-1(16.25mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.8mm,50.1mm)(17.2mm,50.1mm) on Bottom Overlay And Pad IR_R26-1(16.25mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.8mm,49.4mm)(17.2mm,49.4mm) on Bottom Overlay And Pad IR_R26-2(17.75mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.8mm,50.1mm)(17.2mm,50.1mm) on Bottom Overlay And Pad IR_R26-2(17.75mm,49.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,60.15mm)(4.2mm,60.15mm) on Bottom Overlay And Pad IR_R25-1(4.75mm,60.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,60.85mm)(4.2mm,60.85mm) on Bottom Overlay And Pad IR_R25-1(4.75mm,60.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,60.15mm)(4.2mm,60.15mm) on Bottom Overlay And Pad IR_R25-2(3.25mm,60.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,60.85mm)(4.2mm,60.85mm) on Bottom Overlay And Pad IR_R25-2(3.25mm,60.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (88.8mm,67.85mm)(89.2mm,67.85mm) on Bottom Overlay And Pad IR_R24-1(88.25mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (88.8mm,67.15mm)(89.2mm,67.15mm) on Bottom Overlay And Pad IR_R24-1(88.25mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (88.8mm,67.85mm)(89.2mm,67.85mm) on Bottom Overlay And Pad IR_R24-2(89.75mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (88.8mm,67.15mm)(89.2mm,67.15mm) on Bottom Overlay And Pad IR_R24-2(89.75mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (80.3mm,67.85mm)(80.7mm,67.85mm) on Bottom Overlay And Pad IR_R23-1(79.75mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (80.3mm,67.15mm)(80.7mm,67.15mm) on Bottom Overlay And Pad IR_R23-1(79.75mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (80.3mm,67.85mm)(80.7mm,67.85mm) on Bottom Overlay And Pad IR_R23-2(81.25mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (80.3mm,67.15mm)(80.7mm,67.15mm) on Bottom Overlay And Pad IR_R23-2(81.25mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (71.3mm,67.85mm)(71.7mm,67.85mm) on Bottom Overlay And Pad IR_R22-1(70.75mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (71.3mm,67.15mm)(71.7mm,67.15mm) on Bottom Overlay And Pad IR_R22-1(70.75mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (71.3mm,67.85mm)(71.7mm,67.85mm) on Bottom Overlay And Pad IR_R22-2(72.25mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (71.3mm,67.15mm)(71.7mm,67.15mm) on Bottom Overlay And Pad IR_R22-2(72.25mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (62.05mm,67.85mm)(62.45mm,67.85mm) on Bottom Overlay And Pad IR_R21-1(61.5mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (62.05mm,67.15mm)(62.45mm,67.15mm) on Bottom Overlay And Pad IR_R21-1(61.5mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (62.05mm,67.85mm)(62.45mm,67.85mm) on Bottom Overlay And Pad IR_R21-2(63mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (62.05mm,67.15mm)(62.45mm,67.15mm) on Bottom Overlay And Pad IR_R21-2(63mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (38.05mm,67.85mm)(38.45mm,67.85mm) on Bottom Overlay And Pad IR_R20-1(37.5mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (38.05mm,67.15mm)(38.45mm,67.15mm) on Bottom Overlay And Pad IR_R20-1(37.5mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (38.05mm,67.85mm)(38.45mm,67.85mm) on Bottom Overlay And Pad IR_R20-2(39mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (38.05mm,67.15mm)(38.45mm,67.15mm) on Bottom Overlay And Pad IR_R20-2(39mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (29.55mm,67.85mm)(29.95mm,67.85mm) on Bottom Overlay And Pad IR_R19-1(29mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (29.55mm,67.15mm)(29.95mm,67.15mm) on Bottom Overlay And Pad IR_R19-1(29mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (29.55mm,67.85mm)(29.95mm,67.85mm) on Bottom Overlay And Pad IR_R19-2(30.5mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (29.55mm,67.15mm)(29.95mm,67.15mm) on Bottom Overlay And Pad IR_R19-2(30.5mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.8mm,67.85mm)(17.2mm,67.85mm) on Bottom Overlay And Pad IR_R18-1(16.25mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.8mm,67.15mm)(17.2mm,67.15mm) on Bottom Overlay And Pad IR_R18-1(16.25mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.8mm,67.85mm)(17.2mm,67.85mm) on Bottom Overlay And Pad IR_R18-2(17.75mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.8mm,67.15mm)(17.2mm,67.15mm) on Bottom Overlay And Pad IR_R18-2(17.75mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,67.15mm)(4.2mm,67.15mm) on Bottom Overlay And Pad IR_R17-1(4.75mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,67.85mm)(4.2mm,67.85mm) on Bottom Overlay And Pad IR_R17-1(4.75mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,67.15mm)(4.2mm,67.15mm) on Bottom Overlay And Pad IR_R17-2(3.25mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,67.85mm)(4.2mm,67.85mm) on Bottom Overlay And Pad IR_R17-2(3.25mm,67.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (88.8mm,79.85mm)(89.2mm,79.85mm) on Bottom Overlay And Pad IR_R16-1(88.25mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (88.8mm,79.15mm)(89.2mm,79.15mm) on Bottom Overlay And Pad IR_R16-1(88.25mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (88.8mm,79.85mm)(89.2mm,79.85mm) on Bottom Overlay And Pad IR_R16-2(89.75mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (88.8mm,79.15mm)(89.2mm,79.15mm) on Bottom Overlay And Pad IR_R16-2(89.75mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (80.3mm,79.85mm)(80.7mm,79.85mm) on Bottom Overlay And Pad IR_R15-1(79.75mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (80.3mm,79.15mm)(80.7mm,79.15mm) on Bottom Overlay And Pad IR_R15-1(79.75mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (80.3mm,79.85mm)(80.7mm,79.85mm) on Bottom Overlay And Pad IR_R15-2(81.25mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (80.3mm,79.15mm)(80.7mm,79.15mm) on Bottom Overlay And Pad IR_R15-2(81.25mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (71.3mm,81.85mm)(71.7mm,81.85mm) on Bottom Overlay And Pad IR_R14-1(70.75mm,81.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (71.3mm,81.15mm)(71.7mm,81.15mm) on Bottom Overlay And Pad IR_R14-1(70.75mm,81.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (71.3mm,81.85mm)(71.7mm,81.85mm) on Bottom Overlay And Pad IR_R14-2(72.25mm,81.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (71.3mm,81.15mm)(71.7mm,81.15mm) on Bottom Overlay And Pad IR_R14-2(72.25mm,81.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (62.05mm,79.85mm)(62.45mm,79.85mm) on Bottom Overlay And Pad IR_R13-1(61.5mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (62.05mm,79.15mm)(62.45mm,79.15mm) on Bottom Overlay And Pad IR_R13-1(61.5mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (62.05mm,79.85mm)(62.45mm,79.85mm) on Bottom Overlay And Pad IR_R13-2(63mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (62.05mm,79.15mm)(62.45mm,79.15mm) on Bottom Overlay And Pad IR_R13-2(63mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (38.05mm,79.85mm)(38.45mm,79.85mm) on Bottom Overlay And Pad IR_R12-1(37.5mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (38.05mm,79.15mm)(38.45mm,79.15mm) on Bottom Overlay And Pad IR_R12-1(37.5mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (38.05mm,79.85mm)(38.45mm,79.85mm) on Bottom Overlay And Pad IR_R12-2(39mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (38.05mm,79.15mm)(38.45mm,79.15mm) on Bottom Overlay And Pad IR_R12-2(39mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (29.55mm,79.85mm)(29.95mm,79.85mm) on Bottom Overlay And Pad IR_R11-1(29mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (29.55mm,79.15mm)(29.95mm,79.15mm) on Bottom Overlay And Pad IR_R11-1(29mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (29.55mm,79.85mm)(29.95mm,79.85mm) on Bottom Overlay And Pad IR_R11-2(30.5mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (29.55mm,79.15mm)(29.95mm,79.15mm) on Bottom Overlay And Pad IR_R11-2(30.5mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.8mm,79.85mm)(17.2mm,79.85mm) on Bottom Overlay And Pad IR_R10-1(16.25mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.8mm,79.15mm)(17.2mm,79.15mm) on Bottom Overlay And Pad IR_R10-1(16.25mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.8mm,79.85mm)(17.2mm,79.85mm) on Bottom Overlay And Pad IR_R10-2(17.75mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.8mm,79.15mm)(17.2mm,79.15mm) on Bottom Overlay And Pad IR_R10-2(17.75mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,79.15mm)(4.2mm,79.15mm) on Bottom Overlay And Pad IR_R9-1(4.75mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,79.85mm)(4.2mm,79.85mm) on Bottom Overlay And Pad IR_R9-1(4.75mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,79.15mm)(4.2mm,79.15mm) on Bottom Overlay And Pad IR_R9-2(3.25mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,79.85mm)(4.2mm,79.85mm) on Bottom Overlay And Pad IR_R9-2(3.25mm,79.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (88.8mm,85.35mm)(89.2mm,85.35mm) on Bottom Overlay And Pad IR_R8-1(88.25mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (88.8mm,84.65mm)(89.2mm,84.65mm) on Bottom Overlay And Pad IR_R8-1(88.25mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (88.8mm,85.35mm)(89.2mm,85.35mm) on Bottom Overlay And Pad IR_R8-2(89.75mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (88.8mm,84.65mm)(89.2mm,84.65mm) on Bottom Overlay And Pad IR_R8-2(89.75mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (80.3mm,85.35mm)(80.7mm,85.35mm) on Bottom Overlay And Pad IR_R7-1(79.75mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (80.3mm,84.65mm)(80.7mm,84.65mm) on Bottom Overlay And Pad IR_R7-1(79.75mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (80.3mm,85.35mm)(80.7mm,85.35mm) on Bottom Overlay And Pad IR_R7-2(81.25mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (80.3mm,84.65mm)(80.7mm,84.65mm) on Bottom Overlay And Pad IR_R7-2(81.25mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (71.3mm,85.35mm)(71.7mm,85.35mm) on Bottom Overlay And Pad IR_R6-1(70.75mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (71.3mm,84.65mm)(71.7mm,84.65mm) on Bottom Overlay And Pad IR_R6-1(70.75mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (71.3mm,85.35mm)(71.7mm,85.35mm) on Bottom Overlay And Pad IR_R6-2(72.25mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (71.3mm,84.65mm)(71.7mm,84.65mm) on Bottom Overlay And Pad IR_R6-2(72.25mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (62.05mm,83.1mm)(62.45mm,83.1mm) on Bottom Overlay And Pad IR_R5-1(61.5mm,82.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (62.05mm,82.4mm)(62.45mm,82.4mm) on Bottom Overlay And Pad IR_R5-1(61.5mm,82.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (62.05mm,83.1mm)(62.45mm,83.1mm) on Bottom Overlay And Pad IR_R5-2(63mm,82.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (62.05mm,82.4mm)(62.45mm,82.4mm) on Bottom Overlay And Pad IR_R5-2(63mm,82.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (38.05mm,83.1mm)(38.45mm,83.1mm) on Bottom Overlay And Pad IR_R4-1(37.5mm,82.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (38.05mm,82.4mm)(38.45mm,82.4mm) on Bottom Overlay And Pad IR_R4-1(37.5mm,82.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (38.05mm,83.1mm)(38.45mm,83.1mm) on Bottom Overlay And Pad IR_R4-2(39mm,82.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (38.05mm,82.4mm)(38.45mm,82.4mm) on Bottom Overlay And Pad IR_R4-2(39mm,82.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (29.55mm,85.35mm)(29.95mm,85.35mm) on Bottom Overlay And Pad IR_R3-1(29mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (29.55mm,84.65mm)(29.95mm,84.65mm) on Bottom Overlay And Pad IR_R3-1(29mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (29.55mm,85.35mm)(29.95mm,85.35mm) on Bottom Overlay And Pad IR_R3-2(30.5mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (29.55mm,84.65mm)(29.95mm,84.65mm) on Bottom Overlay And Pad IR_R3-2(30.5mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.8mm,85.35mm)(17.2mm,85.35mm) on Bottom Overlay And Pad IR_R2-1(16.25mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.8mm,84.65mm)(17.2mm,84.65mm) on Bottom Overlay And Pad IR_R2-1(16.25mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.8mm,85.35mm)(17.2mm,85.35mm) on Bottom Overlay And Pad IR_R2-2(17.75mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (16.8mm,84.65mm)(17.2mm,84.65mm) on Bottom Overlay And Pad IR_R2-2(17.75mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,84.65mm)(4.2mm,84.65mm) on Bottom Overlay And Pad IR_R1-1(4.75mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,85.35mm)(4.2mm,85.35mm) on Bottom Overlay And Pad IR_R1-1(4.75mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,84.65mm)(4.2mm,84.65mm) on Bottom Overlay And Pad IR_R1-2(3.25mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Track (3.8mm,85.35mm)(4.2mm,85.35mm) on Bottom Overlay And Pad IR_R1-2(3.25mm,85mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Track (53.295mm,70.06mm)(56.43mm,70.06mm) on Bottom Overlay And Pad H_3_1-2(52.5mm,69.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Track (48.585mm,70.06mm)(51.695mm,70.06mm) on Bottom Overlay And Pad H_3_1-2(52.5mm,69.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Track (48.585mm,72.66mm)(49.245mm,72.66mm) on Bottom Overlay And Pad H_3_1-3(50mm,72.97mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Track (55.795mm,72.66mm)(56.43mm,72.66mm) on Bottom Overlay And Pad H_3_1-1(55.01mm,72.97mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Track (79.202mm,55.95mm)(79.812mm,55.95mm) on Bottom Overlay And Pad H2-20(78.44mm,56.28mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Track (76.662mm,53.36mm)(78.44mm,53.36mm) on Bottom Overlay And Pad H2-19(75.9mm,53.03mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Track (28.808mm,53.385mm)(29.418mm,53.385mm) on Bottom Overlay And Pad H2-1(30.18mm,53.105mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.08mm < 0.254mm) Between Text "C2" (86.445mm,56.436mm) on Bottom Overlay And Pad 319_2-4(89.6mm,55.81mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.08mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.04mm < 0.254mm) Between Text "IR_R60" (39.447mm,8.75mm) on Bottom Overlay And Pad C1-2(37.33mm,8.992mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.04mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "PT_R60" (36.688mm,8.77mm) on Bottom Overlay And Pad C1-1(36.33mm,8.992mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "810_1" (4.064mm,35.306mm) on Bottom Overlay And Pad C3-2(4.259mm,35.382mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "810_1" (4.064mm,35.306mm) on Bottom Overlay And Pad C3-1(3.259mm,35.382mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
Rule Violations :1487

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED61-CKI(53.4mm,4.5mm) on Top Layer And Pad LED61-SDI(53.4mm,3.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED61-GND(53.4mm,5.25mm) on Top Layer And Pad LED61-CKI(53.4mm,4.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED61-CKO(51.6mm,4.5mm) on Top Layer And Pad LED61-VCC(51.6mm,5.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED61-SDO(51.6mm,3.75mm) on Top Layer And Pad LED61-CKO(51.6mm,4.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED60-CKI(41.4mm,4.5mm) on Top Layer And Pad LED60-SDI(41.4mm,3.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED60-GND(41.4mm,5.25mm) on Top Layer And Pad LED60-CKI(41.4mm,4.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED60-CKO(39.6mm,4.5mm) on Top Layer And Pad LED60-VCC(39.6mm,5.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED60-SDO(39.6mm,3.75mm) on Top Layer And Pad LED60-CKO(39.6mm,4.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED58-CKI(17.4mm,4.5mm) on Top Layer And Pad LED58-SDI(17.4mm,3.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED58-GND(17.4mm,5.25mm) on Top Layer And Pad LED58-CKI(17.4mm,4.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED58-CKO(15.6mm,4.5mm) on Top Layer And Pad LED58-VCC(15.6mm,5.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED58-SDO(15.6mm,3.75mm) on Top Layer And Pad LED58-CKO(15.6mm,4.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED57-CKI(5.4mm,4.5mm) on Top Layer And Pad LED57-SDI(5.4mm,3.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED57-GND(5.4mm,5.25mm) on Top Layer And Pad LED57-CKI(5.4mm,4.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED57-CKO(3.6mm,4.5mm) on Top Layer And Pad LED57-VCC(3.6mm,5.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED57-SDO(3.6mm,3.75mm) on Top Layer And Pad LED57-CKO(3.6mm,4.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED56-CKI(87.6mm,16.5mm) on Top Layer And Pad LED56-SDI(87.6mm,17.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED56-GND(87.6mm,15.75mm) on Top Layer And Pad LED56-CKI(87.6mm,16.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED56-CKO(89.4mm,16.5mm) on Top Layer And Pad LED56-VCC(89.4mm,15.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED56-SDO(89.4mm,17.25mm) on Top Layer And Pad LED56-CKO(89.4mm,16.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED55-CKI(75.1mm,16.5mm) on Top Layer And Pad LED55-SDI(75.1mm,17.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED55-GND(75.1mm,15.75mm) on Top Layer And Pad LED55-CKI(75.1mm,16.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.208mm < 0.254mm) Between Via (75.54mm,14.503mm) from Top Layer to Bottom Layer And Pad LED55-GND(75.1mm,15.75mm) on Top Layer [Top Solder] Mask Sliver [0.208mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED55-CKO(76.9mm,16.5mm) on Top Layer And Pad LED55-VCC(76.9mm,15.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED55-SDO(76.9mm,17.25mm) on Top Layer And Pad LED55-CKO(76.9mm,16.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED54-CKI(63.6mm,16.5mm) on Top Layer And Pad LED54-SDI(63.6mm,17.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED54-GND(63.6mm,15.75mm) on Top Layer And Pad LED54-CKI(63.6mm,16.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED54-CKO(65.4mm,16.5mm) on Top Layer And Pad LED54-VCC(65.4mm,15.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED54-SDO(65.4mm,17.25mm) on Top Layer And Pad LED54-CKO(65.4mm,16.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED53-CKI(51.6mm,16.5mm) on Top Layer And Pad LED53-SDI(51.6mm,17.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED53-GND(51.6mm,15.75mm) on Top Layer And Pad LED53-CKI(51.6mm,16.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED53-CKO(53.4mm,16.5mm) on Top Layer And Pad LED53-VCC(53.4mm,15.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED53-SDO(53.4mm,17.25mm) on Top Layer And Pad LED53-CKO(53.4mm,16.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED52-CKI(39.6mm,16.5mm) on Top Layer And Pad LED52-SDI(39.6mm,17.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED52-GND(39.6mm,15.75mm) on Top Layer And Pad LED52-CKI(39.6mm,16.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED52-CKO(41.4mm,16.5mm) on Top Layer And Pad LED52-VCC(41.4mm,15.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED52-SDO(41.4mm,17.25mm) on Top Layer And Pad LED52-CKO(41.4mm,16.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED51-CKI(27.6mm,16.5mm) on Top Layer And Pad LED51-SDI(27.6mm,17.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED51-GND(27.6mm,15.75mm) on Top Layer And Pad LED51-CKI(27.6mm,16.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED51-CKO(29.4mm,16.5mm) on Top Layer And Pad LED51-VCC(29.4mm,15.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.057mm < 0.254mm) Between Via (30.023mm,14.656mm) from Top Layer to Bottom Layer And Pad LED51-VCC(29.4mm,15.75mm) on Top Layer [Top Solder] Mask Sliver [0.057mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED51-SDO(29.4mm,17.25mm) on Top Layer And Pad LED51-CKO(29.4mm,16.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED50-CKI(15.6mm,16.5mm) on Top Layer And Pad LED50-SDI(15.6mm,17.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED50-GND(15.6mm,15.75mm) on Top Layer And Pad LED50-CKI(15.6mm,16.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Via (15mm,14.5mm) from Top Layer to Bottom Layer And Pad LED50-GND(15.6mm,15.75mm) on Top Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED50-CKO(17.4mm,16.5mm) on Top Layer And Pad LED50-VCC(17.4mm,15.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED50-SDO(17.4mm,17.25mm) on Top Layer And Pad LED50-CKO(17.4mm,16.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED49-CKI(3.6mm,16.5mm) on Top Layer And Pad LED49-SDI(3.6mm,17.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED49-GND(3.6mm,15.75mm) on Top Layer And Pad LED49-CKI(3.6mm,16.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED49-CKO(5.4mm,16.5mm) on Top Layer And Pad LED49-VCC(5.4mm,15.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED49-SDO(5.4mm,17.25mm) on Top Layer And Pad LED49-CKO(5.4mm,16.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED48-CKI(89.4mm,28.5mm) on Top Layer And Pad LED48-SDI(89.4mm,27.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED48-GND(89.4mm,29.25mm) on Top Layer And Pad LED48-CKI(89.4mm,28.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED48-CKO(87.6mm,28.5mm) on Top Layer And Pad LED48-VCC(87.6mm,29.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED48-SDO(87.6mm,27.75mm) on Top Layer And Pad LED48-CKO(87.6mm,28.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED47-CKI(76.9mm,28.5mm) on Top Layer And Pad LED47-SDI(76.9mm,27.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED47-GND(76.9mm,29.25mm) on Top Layer And Pad LED47-CKI(76.9mm,28.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED47-CKO(75.1mm,28.5mm) on Top Layer And Pad LED47-VCC(75.1mm,29.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED47-SDO(75.1mm,27.75mm) on Top Layer And Pad LED47-CKO(75.1mm,28.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED46-CKI(65.4mm,28.5mm) on Top Layer And Pad LED46-SDI(65.4mm,27.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED46-GND(65.4mm,29.25mm) on Top Layer And Pad LED46-CKI(65.4mm,28.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED46-CKO(63.6mm,28.5mm) on Top Layer And Pad LED46-VCC(63.6mm,29.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED46-SDO(63.6mm,27.75mm) on Top Layer And Pad LED46-CKO(63.6mm,28.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED45-CKI(53.4mm,28.5mm) on Top Layer And Pad LED45-SDI(53.4mm,27.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED45-GND(53.4mm,29.25mm) on Top Layer And Pad LED45-CKI(53.4mm,28.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED45-CKO(51.6mm,28.5mm) on Top Layer And Pad LED45-VCC(51.6mm,29.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED45-SDO(51.6mm,27.75mm) on Top Layer And Pad LED45-CKO(51.6mm,28.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED44-CKI(41.4mm,28.5mm) on Top Layer And Pad LED44-SDI(41.4mm,27.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED44-GND(41.4mm,29.25mm) on Top Layer And Pad LED44-CKI(41.4mm,28.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED44-CKO(39.6mm,28.5mm) on Top Layer And Pad LED44-VCC(39.6mm,29.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED44-SDO(39.6mm,27.75mm) on Top Layer And Pad LED44-CKO(39.6mm,28.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED43-CKI(29.4mm,28.5mm) on Top Layer And Pad LED43-SDI(29.4mm,27.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED43-GND(29.4mm,29.25mm) on Top Layer And Pad LED43-CKI(29.4mm,28.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED43-CKO(27.6mm,28.5mm) on Top Layer And Pad LED43-VCC(27.6mm,29.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED43-SDO(27.6mm,27.75mm) on Top Layer And Pad LED43-CKO(27.6mm,28.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED42-CKI(17.4mm,28.5mm) on Top Layer And Pad LED42-SDI(17.4mm,27.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED42-GND(17.4mm,29.25mm) on Top Layer And Pad LED42-CKI(17.4mm,28.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED42-CKO(15.6mm,28.5mm) on Top Layer And Pad LED42-VCC(15.6mm,29.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED42-SDO(15.6mm,27.75mm) on Top Layer And Pad LED42-CKO(15.6mm,28.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED41-CKI(5.4mm,28.5mm) on Top Layer And Pad LED41-SDI(5.4mm,27.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED41-GND(5.4mm,29.25mm) on Top Layer And Pad LED41-CKI(5.4mm,28.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED41-CKO(3.6mm,28.5mm) on Top Layer And Pad LED41-VCC(3.6mm,29.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED41-SDO(3.6mm,27.75mm) on Top Layer And Pad LED41-CKO(3.6mm,28.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED40-CKI(87.6mm,40.5mm) on Top Layer And Pad LED40-SDI(87.6mm,41.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED40-GND(87.6mm,39.75mm) on Top Layer And Pad LED40-CKI(87.6mm,40.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED40-CKO(89.4mm,40.5mm) on Top Layer And Pad LED40-VCC(89.4mm,39.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED40-SDO(89.4mm,41.25mm) on Top Layer And Pad LED40-CKO(89.4mm,40.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED39-CKI(75.1mm,40.5mm) on Top Layer And Pad LED39-SDI(75.1mm,41.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED39-GND(75.1mm,39.75mm) on Top Layer And Pad LED39-CKI(75.1mm,40.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.162mm < 0.254mm) Between Via (75.25mm,38.55mm) from Top Layer to Bottom Layer And Pad LED39-GND(75.1mm,39.75mm) on Top Layer [Top Solder] Mask Sliver [0.162mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED39-CKO(76.9mm,40.5mm) on Top Layer And Pad LED39-VCC(76.9mm,39.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED39-SDO(76.9mm,41.25mm) on Top Layer And Pad LED39-CKO(76.9mm,40.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED38-CKI(63.6mm,40.5mm) on Top Layer And Pad LED38-SDI(63.6mm,41.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED38-GND(63.6mm,39.75mm) on Top Layer And Pad LED38-CKI(63.6mm,40.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED38-CKO(65.4mm,40.5mm) on Top Layer And Pad LED38-VCC(65.4mm,39.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED38-SDO(65.4mm,41.25mm) on Top Layer And Pad LED38-CKO(65.4mm,40.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED37-CKI(51.6mm,40.5mm) on Top Layer And Pad LED37-SDI(51.6mm,41.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED37-GND(51.6mm,39.75mm) on Top Layer And Pad LED37-CKI(51.6mm,40.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED37-CKO(53.4mm,40.5mm) on Top Layer And Pad LED37-VCC(53.4mm,39.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED37-SDO(53.4mm,41.25mm) on Top Layer And Pad LED37-CKO(53.4mm,40.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED36-CKI(39.6mm,40.5mm) on Top Layer And Pad LED36-SDI(39.6mm,41.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED36-GND(39.6mm,39.75mm) on Top Layer And Pad LED36-CKI(39.6mm,40.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED36-CKO(41.4mm,40.5mm) on Top Layer And Pad LED36-VCC(41.4mm,39.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED36-SDO(41.4mm,41.25mm) on Top Layer And Pad LED36-CKO(41.4mm,40.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED35-CKI(27.6mm,40.5mm) on Top Layer And Pad LED35-SDI(27.6mm,41.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED35-GND(27.6mm,39.75mm) on Top Layer And Pad LED35-CKI(27.6mm,40.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED35-CKO(29.4mm,40.5mm) on Top Layer And Pad LED35-VCC(29.4mm,39.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED35-SDO(29.4mm,41.25mm) on Top Layer And Pad LED35-CKO(29.4mm,40.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED34-CKI(15.6mm,40.5mm) on Top Layer And Pad LED34-SDI(15.6mm,41.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED34-GND(15.6mm,39.75mm) on Top Layer And Pad LED34-CKI(15.6mm,40.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED34-CKO(17.4mm,40.5mm) on Top Layer And Pad LED34-VCC(17.4mm,39.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED34-SDO(17.4mm,41.25mm) on Top Layer And Pad LED34-CKO(17.4mm,40.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED33-CKI(3.6mm,40.5mm) on Top Layer And Pad LED33-SDI(3.6mm,41.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED33-GND(3.6mm,39.75mm) on Top Layer And Pad LED33-CKI(3.6mm,40.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED33-CKO(5.4mm,40.5mm) on Top Layer And Pad LED33-VCC(5.4mm,39.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED33-SDO(5.4mm,41.25mm) on Top Layer And Pad LED33-CKO(5.4mm,40.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED32-CKI(89.4mm,52.5mm) on Top Layer And Pad LED32-SDI(89.4mm,51.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED32-GND(89.4mm,53.25mm) on Top Layer And Pad LED32-CKI(89.4mm,52.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED32-CKO(87.6mm,52.5mm) on Top Layer And Pad LED32-VCC(87.6mm,53.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED32-SDO(87.6mm,51.75mm) on Top Layer And Pad LED32-CKO(87.6mm,52.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED31-CKI(76.9mm,52.5mm) on Top Layer And Pad LED31-SDI(76.9mm,51.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED31-GND(76.9mm,53.25mm) on Top Layer And Pad LED31-CKI(76.9mm,52.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED31-CKO(75.1mm,52.5mm) on Top Layer And Pad LED31-VCC(75.1mm,53.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED31-SDO(75.1mm,51.75mm) on Top Layer And Pad LED31-CKO(75.1mm,52.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Via (74.75mm,50.5mm) from Top Layer to Bottom Layer And Pad LED31-SDO(75.1mm,51.75mm) on Top Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED30-CKI(65.4mm,52.5mm) on Top Layer And Pad LED30-SDI(65.4mm,51.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED30-GND(65.4mm,53.25mm) on Top Layer And Pad LED30-CKI(65.4mm,52.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED30-CKO(63.6mm,52.5mm) on Top Layer And Pad LED30-VCC(63.6mm,53.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED30-SDO(63.6mm,51.75mm) on Top Layer And Pad LED30-CKO(63.6mm,52.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED29-CKI(53.4mm,52.5mm) on Top Layer And Pad LED29-SDI(53.4mm,51.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED29-GND(53.4mm,53.25mm) on Top Layer And Pad LED29-CKI(53.4mm,52.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED29-CKO(51.6mm,52.5mm) on Top Layer And Pad LED29-VCC(51.6mm,53.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED29-SDO(51.6mm,51.75mm) on Top Layer And Pad LED29-CKO(51.6mm,52.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED28-CKI(41.4mm,52.5mm) on Top Layer And Pad LED28-SDI(41.4mm,51.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED28-GND(41.4mm,53.25mm) on Top Layer And Pad LED28-CKI(41.4mm,52.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED28-CKO(39.6mm,52.5mm) on Top Layer And Pad LED28-VCC(39.6mm,53.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED28-SDO(39.6mm,51.75mm) on Top Layer And Pad LED28-CKO(39.6mm,52.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED27-CKI(29.4mm,52.5mm) on Top Layer And Pad LED27-SDI(29.4mm,51.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED27-GND(29.4mm,53.25mm) on Top Layer And Pad LED27-CKI(29.4mm,52.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED27-CKO(27.6mm,52.5mm) on Top Layer And Pad LED27-VCC(27.6mm,53.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED27-SDO(27.6mm,51.75mm) on Top Layer And Pad LED27-CKO(27.6mm,52.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED26-CKI(17.4mm,52.5mm) on Top Layer And Pad LED26-SDI(17.4mm,51.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED26-GND(17.4mm,53.25mm) on Top Layer And Pad LED26-CKI(17.4mm,52.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.136mm < 0.254mm) Between Via (18.847mm,53.619mm) from Top Layer to Bottom Layer And Pad LED26-GND(17.4mm,53.25mm) on Top Layer [Top Solder] Mask Sliver [0.136mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED26-CKO(15.6mm,52.5mm) on Top Layer And Pad LED26-VCC(15.6mm,53.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED26-SDO(15.6mm,51.75mm) on Top Layer And Pad LED26-CKO(15.6mm,52.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED25-CKI(5.4mm,52.5mm) on Top Layer And Pad LED25-SDI(5.4mm,51.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED25-GND(5.4mm,53.25mm) on Top Layer And Pad LED25-CKI(5.4mm,52.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED25-CKO(3.6mm,52.5mm) on Top Layer And Pad LED25-VCC(3.6mm,53.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED25-SDO(3.6mm,51.75mm) on Top Layer And Pad LED25-CKO(3.6mm,52.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED24-CKI(87.6mm,64.5mm) on Top Layer And Pad LED24-SDI(87.6mm,65.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED24-GND(87.6mm,63.75mm) on Top Layer And Pad LED24-CKI(87.6mm,64.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED24-CKO(89.4mm,64.5mm) on Top Layer And Pad LED24-VCC(89.4mm,63.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED24-SDO(89.4mm,65.25mm) on Top Layer And Pad LED24-CKO(89.4mm,64.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED23-CKI(75.1mm,64.5mm) on Top Layer And Pad LED23-SDI(75.1mm,65.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED23-GND(75.1mm,63.75mm) on Top Layer And Pad LED23-CKI(75.1mm,64.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED23-CKO(76.9mm,64.5mm) on Top Layer And Pad LED23-VCC(76.9mm,63.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Via (78.25mm,63mm) from Top Layer to Bottom Layer And Pad LED23-VCC(76.9mm,63.75mm) on Top Layer [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED23-SDO(76.9mm,65.25mm) on Top Layer And Pad LED23-CKO(76.9mm,64.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED22-CKI(63.6mm,64.5mm) on Top Layer And Pad LED22-SDI(63.6mm,65.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED22-GND(63.6mm,63.75mm) on Top Layer And Pad LED22-CKI(63.6mm,64.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED22-CKO(65.4mm,64.5mm) on Top Layer And Pad LED22-VCC(65.4mm,63.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED22-SDO(65.4mm,65.25mm) on Top Layer And Pad LED22-CKO(65.4mm,64.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED21-CKI(51.6mm,64.5mm) on Top Layer And Pad LED21-SDI(51.6mm,65.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED21-GND(51.6mm,63.75mm) on Top Layer And Pad LED21-CKI(51.6mm,64.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED21-CKO(53.4mm,64.5mm) on Top Layer And Pad LED21-VCC(53.4mm,63.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED21-SDO(53.4mm,65.25mm) on Top Layer And Pad LED21-CKO(53.4mm,64.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED20-CKI(39.6mm,64.5mm) on Top Layer And Pad LED20-SDI(39.6mm,65.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED20-GND(39.6mm,63.75mm) on Top Layer And Pad LED20-CKI(39.6mm,64.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED20-CKO(41.4mm,64.5mm) on Top Layer And Pad LED20-VCC(41.4mm,63.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED20-SDO(41.4mm,65.25mm) on Top Layer And Pad LED20-CKO(41.4mm,64.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED19-CKI(27.6mm,64.5mm) on Top Layer And Pad LED19-SDI(27.6mm,65.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED19-GND(27.6mm,63.75mm) on Top Layer And Pad LED19-CKI(27.6mm,64.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED19-CKO(29.4mm,64.5mm) on Top Layer And Pad LED19-VCC(29.4mm,63.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED19-SDO(29.4mm,65.25mm) on Top Layer And Pad LED19-CKO(29.4mm,64.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED18-CKI(15.6mm,64.5mm) on Top Layer And Pad LED18-SDI(15.6mm,65.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED18-GND(15.6mm,63.75mm) on Top Layer And Pad LED18-CKI(15.6mm,64.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED18-CKO(17.4mm,64.5mm) on Top Layer And Pad LED18-VCC(17.4mm,63.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED18-SDO(17.4mm,65.25mm) on Top Layer And Pad LED18-CKO(17.4mm,64.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED17-CKI(3.6mm,64.5mm) on Top Layer And Pad LED17-SDI(3.6mm,65.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED17-GND(3.6mm,63.75mm) on Top Layer And Pad LED17-CKI(3.6mm,64.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED17-CKO(5.4mm,64.5mm) on Top Layer And Pad LED17-VCC(5.4mm,63.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED17-SDO(5.4mm,65.25mm) on Top Layer And Pad LED17-CKO(5.4mm,64.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED16-CKI(89.4mm,76.5mm) on Top Layer And Pad LED16-SDI(89.4mm,75.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED16-GND(89.4mm,77.25mm) on Top Layer And Pad LED16-CKI(89.4mm,76.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED16-CKO(87.6mm,76.5mm) on Top Layer And Pad LED16-VCC(87.6mm,77.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED16-SDO(87.6mm,75.75mm) on Top Layer And Pad LED16-CKO(87.6mm,76.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED15-CKI(76.9mm,76.5mm) on Top Layer And Pad LED15-SDI(76.9mm,75.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED15-GND(76.9mm,77.25mm) on Top Layer And Pad LED15-CKI(76.9mm,76.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED15-CKO(75.1mm,76.5mm) on Top Layer And Pad LED15-VCC(75.1mm,77.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED15-SDO(75.1mm,75.75mm) on Top Layer And Pad LED15-CKO(75.1mm,76.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED14-CKI(65.4mm,76.5mm) on Top Layer And Pad LED14-SDI(65.4mm,75.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED14-GND(65.4mm,77.25mm) on Top Layer And Pad LED14-CKI(65.4mm,76.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.215mm < 0.254mm) Between Via (64.75mm,78.5mm) from Top Layer to Bottom Layer And Pad LED14-GND(65.4mm,77.25mm) on Top Layer [Top Solder] Mask Sliver [0.215mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED14-CKO(63.6mm,76.5mm) on Top Layer And Pad LED14-VCC(63.6mm,77.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED14-SDO(63.6mm,75.75mm) on Top Layer And Pad LED14-CKO(63.6mm,76.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED13-CKI(53.4mm,76.5mm) on Top Layer And Pad LED13-SDI(53.4mm,75.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED13-GND(53.4mm,77.25mm) on Top Layer And Pad LED13-CKI(53.4mm,76.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED13-CKO(51.6mm,76.5mm) on Top Layer And Pad LED13-VCC(51.6mm,77.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED13-SDO(51.6mm,75.75mm) on Top Layer And Pad LED13-CKO(51.6mm,76.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED12-CKI(41.4mm,76.5mm) on Top Layer And Pad LED12-SDI(41.4mm,75.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED12-GND(41.4mm,77.25mm) on Top Layer And Pad LED12-CKI(41.4mm,76.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED12-CKO(39.6mm,76.5mm) on Top Layer And Pad LED12-VCC(39.6mm,77.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED12-SDO(39.6mm,75.75mm) on Top Layer And Pad LED12-CKO(39.6mm,76.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED9-CKI(5.4mm,76.5mm) on Top Layer And Pad LED9-SDI(5.4mm,75.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED9-GND(5.4mm,77.25mm) on Top Layer And Pad LED9-CKI(5.4mm,76.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED9-CKO(3.6mm,76.5mm) on Top Layer And Pad LED9-VCC(3.6mm,77.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED9-SDO(3.6mm,75.75mm) on Top Layer And Pad LED9-CKO(3.6mm,76.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED8-CKI(87.6mm,88.5mm) on Top Layer And Pad LED8-SDI(87.6mm,89.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED8-GND(87.6mm,87.75mm) on Top Layer And Pad LED8-CKI(87.6mm,88.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED8-CKO(89.4mm,88.5mm) on Top Layer And Pad LED8-VCC(89.4mm,87.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Via (90mm,86.5mm) from Top Layer to Bottom Layer And Pad LED8-VCC(89.4mm,87.75mm) on Top Layer [Top Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED8-SDO(89.4mm,89.25mm) on Top Layer And Pad LED8-CKO(89.4mm,88.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED7-CKI(75.1mm,88mm) on Top Layer And Pad LED7-SDI(75.1mm,88.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED7-GND(75.1mm,87.25mm) on Top Layer And Pad LED7-CKI(75.1mm,88mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED7-CKO(76.9mm,88mm) on Top Layer And Pad LED7-VCC(76.9mm,87.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED7-SDO(76.9mm,88.75mm) on Top Layer And Pad LED7-CKO(76.9mm,88mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED6-CKI(63.6mm,88mm) on Top Layer And Pad LED6-SDI(63.6mm,88.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED6-GND(63.6mm,87.25mm) on Top Layer And Pad LED6-CKI(63.6mm,88mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED6-CKO(65.4mm,88mm) on Top Layer And Pad LED6-VCC(65.4mm,87.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED6-SDO(65.4mm,88.75mm) on Top Layer And Pad LED6-CKO(65.4mm,88mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED5-CKI(51.6mm,88mm) on Top Layer And Pad LED5-SDI(51.6mm,88.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED5-GND(51.6mm,87.25mm) on Top Layer And Pad LED5-CKI(51.6mm,88mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED5-CKO(53.4mm,88mm) on Top Layer And Pad LED5-VCC(53.4mm,87.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED5-SDO(53.4mm,88.75mm) on Top Layer And Pad LED5-CKO(53.4mm,88mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED4-CKI(39.6mm,88mm) on Top Layer And Pad LED4-SDI(39.6mm,88.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED4-GND(39.6mm,87.25mm) on Top Layer And Pad LED4-CKI(39.6mm,88mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED4-CKO(41.4mm,88mm) on Top Layer And Pad LED4-VCC(41.4mm,87.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED4-SDO(41.4mm,88.75mm) on Top Layer And Pad LED4-CKO(41.4mm,88mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED3-CKI(27.6mm,88mm) on Top Layer And Pad LED3-SDI(27.6mm,88.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED3-GND(27.6mm,87.25mm) on Top Layer And Pad LED3-CKI(27.6mm,88mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED3-CKO(29.4mm,88mm) on Top Layer And Pad LED3-VCC(29.4mm,87.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED3-SDO(29.4mm,88.75mm) on Top Layer And Pad LED3-CKO(29.4mm,88mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED2-CKI(15.6mm,88mm) on Top Layer And Pad LED2-SDI(15.6mm,88.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED2-GND(15.6mm,87.25mm) on Top Layer And Pad LED2-CKI(15.6mm,88mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED2-CKO(17.4mm,88mm) on Top Layer And Pad LED2-VCC(17.4mm,87.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED2-SDO(17.4mm,88.75mm) on Top Layer And Pad LED2-CKO(17.4mm,88mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED1-CKI(3.6mm,88.5mm) on Top Layer And Pad LED1-SDI(3.6mm,89.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED1-GND(3.6mm,87.75mm) on Top Layer And Pad LED1-CKI(3.6mm,88.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.252mm < 0.254mm) Between Via (2.794mm,86.487mm) from Top Layer to Bottom Layer And Pad LED1-GND(3.6mm,87.75mm) on Top Layer [Top Solder] Mask Sliver [0.252mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED1-CKO(5.4mm,88.5mm) on Top Layer And Pad LED1-VCC(5.4mm,87.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED1-SDO(5.4mm,89.25mm) on Top Layer And Pad LED1-CKO(5.4mm,88.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.13mm < 0.254mm) Between Via (49.301mm,60.96mm) from Top Layer to Bottom Layer And Pad PT21-2(48.75mm,62.6mm) on Top Layer [Top Solder] Mask Sliver [0.13mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Via (43.688mm,44.145mm) from Top Layer to Bottom Layer And Pad IR36-2(42.15mm,44.5mm) on Top Layer [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.218mm < 0.254mm) Between Via (52.857mm,78.689mm) from Top Layer to Bottom Layer And Pad IR13-2(54.15mm,80.25mm) on Top Layer [Top Solder] Mask Sliver [0.218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.166mm < 0.254mm) Between Via (1.346mm,79.985mm) from Top Layer to Bottom Layer And Pad IR9-2(2.85mm,80.25mm) on Top Layer [Top Solder] Mask Sliver [0.166mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mm < 0.254mm) Between Via (59.715mm,85.979mm) from Top Layer to Bottom Layer And Pad PT6-1(61mm,86.6mm) on Top Layer [Top Solder] Mask Sliver [0.071mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED10-CKI(17.4mm,76.5mm) on Top Layer And Pad LED10-SDI(17.4mm,75.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED10-GND(17.4mm,77.25mm) on Top Layer And Pad LED10-CKI(17.4mm,76.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED10-CKO(15.6mm,76.5mm) on Top Layer And Pad LED10-VCC(15.6mm,77.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED10-SDO(15.6mm,75.75mm) on Top Layer And Pad LED10-CKO(15.6mm,76.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED11-CKI(29.4mm,76.5mm) on Top Layer And Pad LED11-SDI(29.4mm,75.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED11-GND(29.4mm,77.25mm) on Top Layer And Pad LED11-CKI(29.4mm,76.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED11-CKO(27.6mm,76.5mm) on Top Layer And Pad LED11-VCC(27.6mm,77.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED11-SDO(27.6mm,75.75mm) on Top Layer And Pad LED11-CKO(27.6mm,76.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.056mm < 0.254mm) Between Via (11.481mm,63.094mm) from Top Layer to Bottom Layer And Pad PT18-2(12.75mm,62.6mm) on Top Layer [Top Solder] Mask Sliver [0.056mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.249mm < 0.254mm) Between Via (59.538mm,1.676mm) from Top Layer to Bottom Layer And Pad PT62-2(61mm,2.1mm) on Top Layer [Top Solder] Mask Sliver [0.249mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED64-CKI(89.4mm,4.5mm) on Top Layer And Pad LED64-SDI(89.4mm,3.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED64-GND(89.4mm,5.25mm) on Top Layer And Pad LED64-CKI(89.4mm,4.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED64-CKO(87.6mm,4.5mm) on Top Layer And Pad LED64-VCC(87.6mm,5.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED64-SDO(87.6mm,3.75mm) on Top Layer And Pad LED64-CKO(87.6mm,4.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED62-CKI(65.4mm,4.5mm) on Top Layer And Pad LED62-SDI(65.4mm,3.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED62-GND(65.4mm,5.25mm) on Top Layer And Pad LED62-CKI(65.4mm,4.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED62-CKO(63.6mm,4.5mm) on Top Layer And Pad LED62-VCC(63.6mm,5.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED62-SDO(63.6mm,3.75mm) on Top Layer And Pad LED62-CKO(63.6mm,4.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED63-CKI(76.9mm,4.5mm) on Top Layer And Pad LED63-SDI(76.9mm,3.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED63-GND(76.9mm,5.25mm) on Top Layer And Pad LED63-CKI(76.9mm,4.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED63-CKO(75.1mm,4.5mm) on Top Layer And Pad LED63-VCC(75.1mm,5.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED63-SDO(75.1mm,3.75mm) on Top Layer And Pad LED63-CKO(75.1mm,4.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED59-CKI(29.4mm,4.5mm) on Top Layer And Pad LED59-SDI(29.4mm,3.75mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED59-GND(29.4mm,5.25mm) on Top Layer And Pad LED59-CKI(29.4mm,4.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED59-CKO(27.6mm,4.5mm) on Top Layer And Pad LED59-VCC(27.6mm,5.25mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad LED59-SDO(27.6mm,3.75mm) on Top Layer And Pad LED59-CKO(27.6mm,4.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Via (75.25mm,38.55mm) from Top Layer to Bottom Layer And Pad H1-19(75.9mm,36.52mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.238mm < 0.254mm) Between Via (74.371mm,36.627mm) from Top Layer to Bottom Layer And Pad H1-19(75.9mm,36.52mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.238mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.057mm < 0.254mm) Between Via (53.4mm,37.85mm) from Top Layer to Bottom Layer And Pad H1-10(53.04mm,39.77mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.057mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.062mm < 0.254mm) Between Via (25.25mm,10.25mm) from Top Layer to Bottom Layer And Pad Rvs7-1(24mm,10.25mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.062mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Via (11.25mm,34.75mm) from Top Layer to Bottom Layer And Pad Rvs5-2(11mm,33.25mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad Rin4-2(11.25mm,36.75mm) on Bottom Layer And Pad Rvs4-1(11.25mm,38mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad Rin4-1(12.75mm,36.75mm) on Bottom Layer And Pad Rvs4-2(12.75mm,38mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad Rin3-2(12.75mm,58.75mm) on Bottom Layer And Pad Rvs3-1(12.75mm,57.5mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad Rin3-1(11.25mm,58.75mm) on Bottom Layer And Pad Rvs3-2(11.25mm,57.5mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (11.481mm,63.094mm) from Top Layer to Bottom Layer And Pad Rvs2-2(10.25mm,62mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad Rin1-2(8.6mm,72mm) on Bottom Layer And Pad Rvs1-1(8.6mm,73.25mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad Rin1-1(10.1mm,72mm) on Bottom Layer And Pad Rvs1-2(10.1mm,73.25mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad Rin0-2(8.5mm,81.75mm) on Bottom Layer And Pad Rvs0-1(8.5mm,83mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad Rin0-1(10mm,81.75mm) on Bottom Layer And Pad Rvs0-2(10mm,83mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad ROUT0-1(4.75mm,5mm) on Bottom Layer And Pad ROUT1-1(4.75mm,3.75mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad ROUT0-2(3.25mm,5mm) on Bottom Layer And Pad ROUT1-2(3.25mm,3.75mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Via (8mm,33mm) from Top Layer to Bottom Layer And Pad Rin5-1(9.5mm,33.25mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.251mm < 0.254mm) Between Via (75.54mm,14.503mm) from Top Layer to Bottom Layer And Pad Rci6-1(74mm,14.75mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.251mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.188mm < 0.254mm) Between Via (72.593mm,12.446mm) from Top Layer to Bottom Layer And Pad Rci6-2(74mm,13.25mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.188mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Via (63.5mm,13.5mm) from Top Layer to Bottom Layer And Pad Rci5-2(65mm,13.75mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad Rcg4-1(55.5mm,13.8mm) on Bottom Layer And Pad Rci4-2(55.5mm,15mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad Rcg3-1(31.966mm,13.78mm) on Bottom Layer And Pad Rci3-2(31.966mm,14.93mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.219mm < 0.254mm) Between Via (72.593mm,12.446mm) from Top Layer to Bottom Layer And Pad Rcg6-1(74mm,12.25mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.219mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.105mm < 0.254mm) Between Pad MOSN3-2(34.7mm,13.95mm) on Bottom Layer And Pad Rcg3-2(33.466mm,13.78mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.105mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad MOSN2-2(26.325mm,23.933mm) on Bottom Layer And Pad Rcg2-2(25.1mm,23.85mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.222mm < 0.254mm) Between Pad MOSN0-2(7.35mm,10.55mm) on Bottom Layer And Pad Rcg0-2(8.7mm,10.55mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.222mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Via (45.75mm,7.75mm) from Top Layer to Bottom Layer And Pad R200-1(45.75mm,9.25mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.216mm < 0.254mm) Between Via (24.892mm,20.345mm) from Top Layer to Bottom Layer And Pad PT_R51-1(26.25mm,19.5mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.216mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Via (13.25mm,20.839mm) from Top Layer to Bottom Layer And Pad PT_R50-1(13.5mm,19.5mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Via (6mm,25.25mm) from Top Layer to Bottom Layer And Pad PT_R41-2(6mm,26.75mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Via (69.25mm,47.25mm) from Top Layer to Bottom Layer And Pad PT_R38-2(69.25mm,45.75mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Via (13.5mm,44.25mm) from Top Layer to Bottom Layer And Pad PT_R34-1(13.5mm,45.75mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (8mm,33mm) from Top Layer to Bottom Layer And Pad PT_R33-1(7.5mm,31.5mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.227mm < 0.254mm) Between Via (36.246mm,48.235mm) from Top Layer to Bottom Layer And Pad PT_R28-2(36.25mm,49.75mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.227mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.137mm < 0.254mm) Between Via (10.75mm,53.5mm) from Top Layer to Bottom Layer And Pad MOSP3-3(12mm,53.75mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.137mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.218mm < 0.254mm) Between Via (11.481mm,63.094mm) from Top Layer to Bottom Layer And Pad MOSP2-1(10.15mm,63.7mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.218mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.223mm < 0.254mm) Between Via (87mm,13mm) from Top Layer to Bottom Layer And Pad MOSN7-2(85.45mm,12.2mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.223mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.253mm < 0.254mm) Between Via (58.42mm,15.342mm) from Top Layer to Bottom Layer And Pad MOSN4-2(58.45mm,13.95mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.253mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.253mm < 0.254mm) Between Via (34.925mm,15.342mm) from Top Layer to Bottom Layer And Pad MOSN3-2(34.7mm,13.95mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.253mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.073mm < 0.254mm) Between Via (13.25mm,20.839mm) from Top Layer to Bottom Layer And Pad MOSN1-1(13.65mm,22.05mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.073mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad M_R-15(23.376mm,50.671mm) on Bottom Layer And Pad M_R-16(24.036mm,50.671mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad M_R-14(22.715mm,50.671mm) on Bottom Layer And Pad M_R-15(23.376mm,50.671mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.165mm < 0.254mm) Between Via (22.75mm,49mm) from Top Layer to Bottom Layer And Pad M_R-15(23.376mm,50.671mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.165mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad M_R-13(22.08mm,50.671mm) on Bottom Layer And Pad M_R-14(22.715mm,50.671mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.096mm < 0.254mm) Between Via (22.75mm,49mm) from Top Layer to Bottom Layer And Pad M_R-14(22.715mm,50.671mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.096mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad M_R-12(21.42mm,50.671mm) on Bottom Layer And Pad M_R-13(22.08mm,50.671mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.183mm < 0.254mm) Between Via (22.75mm,49mm) from Top Layer to Bottom Layer And Pad M_R-13(22.08mm,50.671mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.183mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad M_R-11(20.785mm,50.671mm) on Bottom Layer And Pad M_R-12(21.42mm,50.671mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad M_R-10(20.124mm,50.671mm) on Bottom Layer And Pad M_R-11(20.785mm,50.671mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad M_R-9(19.464mm,50.671mm) on Bottom Layer And Pad M_R-10(20.124mm,50.671mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad M_R-7(20.124mm,44.829mm) on Bottom Layer And Pad M_R-8(19.464mm,44.829mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad M_R-6(20.785mm,44.829mm) on Bottom Layer And Pad M_R-7(20.124mm,44.829mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad M_R-5(21.42mm,44.829mm) on Bottom Layer And Pad M_R-6(20.785mm,44.829mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad M_R-4(22.08mm,44.829mm) on Bottom Layer And Pad M_R-5(21.42mm,44.829mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad M_R-3(22.715mm,44.829mm) on Bottom Layer And Pad M_R-4(22.08mm,44.829mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad M_R-2(23.376mm,44.829mm) on Bottom Layer And Pad M_R-3(22.715mm,44.829mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad M_R-1(24.036mm,44.829mm) on Bottom Layer And Pad M_R-2(23.376mm,44.829mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad M_C-15(45.829mm,24.876mm) on Bottom Layer And Pad M_C-16(45.829mm,25.536mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.151mm < 0.254mm) Between Via (44.145mm,26.086mm) from Top Layer to Bottom Layer And Pad M_C-16(45.829mm,25.536mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.151mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad M_C-14(45.829mm,24.215mm) on Bottom Layer And Pad M_C-15(45.829mm,24.876mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad M_C-13(45.829mm,23.58mm) on Bottom Layer And Pad M_C-14(45.829mm,24.215mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad M_C-12(45.829mm,22.92mm) on Bottom Layer And Pad M_C-13(45.829mm,23.58mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad M_C-11(45.829mm,22.285mm) on Bottom Layer And Pad M_C-12(45.829mm,22.92mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad M_C-10(45.829mm,21.624mm) on Bottom Layer And Pad M_C-11(45.829mm,22.285mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad M_C-9(45.829mm,20.964mm) on Bottom Layer And Pad M_C-10(45.829mm,21.624mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad M_C-7(51.671mm,21.624mm) on Bottom Layer And Pad M_C-8(51.671mm,20.964mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad M_C-6(51.671mm,22.285mm) on Bottom Layer And Pad M_C-7(51.671mm,21.624mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad M_C-5(51.671mm,22.92mm) on Bottom Layer And Pad M_C-6(51.671mm,22.285mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad M_C-4(51.671mm,23.58mm) on Bottom Layer And Pad M_C-5(51.671mm,22.92mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Pad M_C-3(51.671mm,24.215mm) on Bottom Layer And Pad M_C-4(51.671mm,23.58mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad M_C-2(51.671mm,24.876mm) on Bottom Layer And Pad M_C-3(51.671mm,24.215mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.102mm < 0.254mm) Between Pad M_C-1(51.671mm,25.536mm) on Bottom Layer And Pad M_C-2(51.671mm,24.876mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.102mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (71.25mm,7.5mm) from Top Layer to Bottom Layer And Pad IR_R62-1(70.75mm,9mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Via (81.25mm,21mm) from Top Layer to Bottom Layer And Pad IR_R55-2(81.25mm,19.5mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Via (72.25mm,21mm) from Top Layer to Bottom Layer And Pad IR_R54-2(72.25mm,19.5mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.186mm < 0.254mm) Between Via (72.644mm,31.775mm) from Top Layer to Bottom Layer And Pad IR_R46-2(72.25mm,33.25mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.186mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Via (17.75mm,47.25mm) from Top Layer to Bottom Layer And Pad IR_R34-2(17.75mm,45.75mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Via (81.25mm,68.936mm) from Top Layer to Bottom Layer And Pad IR_R23-2(81.25mm,67.5mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (82.652mm,67.589mm) from Top Layer to Bottom Layer And Pad IR_R23-2(81.25mm,67.5mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.212mm < 0.254mm) Between Via (90mm,86.5mm) from Top Layer to Bottom Layer And Pad IR_R8-2(89.75mm,85mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.212mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.058mm < 0.254mm) Between Via (31.09mm,86.335mm) from Top Layer to Bottom Layer And Pad IR_R3-2(30.5mm,85mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.058mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.24mm < 0.254mm) Between Via (31.928mm,85.014mm) from Top Layer to Bottom Layer And Pad IR_R3-2(30.5mm,85mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.24mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.199mm < 0.254mm) Between Via (2.794mm,86.487mm) from Top Layer to Bottom Layer And Pad IR_R1-2(3.25mm,85mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.199mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.04mm < 0.254mm) Between Via (52.578mm,71.628mm) from Top Layer to Bottom Layer And Pad H_3_1-2(52.5mm,69.75mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.04mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.173mm < 0.254mm) Between Via (51.511mm,74.066mm) from Top Layer to Bottom Layer And Pad H_3_1-3(50mm,72.97mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.173mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Via (72mm,56mm) from Top Layer to Bottom Layer And Pad H2-18(73.36mm,56.28mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.101mm < 0.254mm) Between Via (56.871mm,54.686mm) from Top Layer to Bottom Layer And Pad H2-12(58.12mm,56.28mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.101mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.111mm < 0.254mm) Between Via (56.718mm,56.21mm) from Top Layer to Bottom Layer And Pad H2-12(58.12mm,56.28mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.111mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.171mm < 0.254mm) Between Via (56.871mm,54.686mm) from Top Layer to Bottom Layer And Pad H2-11(55.58mm,53.03mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.171mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.076mm < 0.254mm) Between Via (44.247mm,55.397mm) from Top Layer to Bottom Layer And Pad H2-6(42.88mm,56.28mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.076mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (1.5mm,35.25mm) from Top Layer to Bottom Layer And Pad 810_1-1(3.4mm,37.19mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (57.75mm,2.25mm) from Top Layer to Bottom Layer And Pad 319_1-1(55.81mm,3.4mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C1-1(36.33mm,8.992mm) on Bottom Layer And Pad C1-2(37.33mm,8.992mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.103mm < 0.254mm) Between Via (37.6mm,7.8mm) from Top Layer to Bottom Layer And Pad C1-2(37.33mm,8.992mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.103mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C2-1(86.733mm,57.633mm) on Bottom Layer And Pad C2-2(85.733mm,57.633mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C3-1(3.259mm,35.382mm) on Bottom Layer And Pad C3-2(4.259mm,35.382mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad C4-1(35.027mm,87.571mm) on Bottom Layer And Pad C4-2(35.027mm,86.571mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.231mm < 0.254mm) Between Via (82.956mm,31.75mm) from Top Layer to Bottom Layer And Via (83.261mm,30.074mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.231mm] / [Bottom Solder] Mask Sliver [0.231mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.251mm < 0.254mm) Between Via (1.346mm,79.985mm) from Top Layer to Bottom Layer And Via (1.626mm,78.283mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.251mm] / [Bottom Solder] Mask Sliver [0.251mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.134mm < 0.254mm) Between Via (52.578mm,71.628mm) from Top Layer to Bottom Layer And Via (53.416mm,73mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.134mm] / [Bottom Solder] Mask Sliver [0.134mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.204mm < 0.254mm) Between Via (67.75mm,23.5mm) from Top Layer to Bottom Layer And Via (67mm,25mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.204mm] / [Bottom Solder] Mask Sliver [0.204mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.245mm < 0.254mm) Between Via (13.25mm,20.839mm) from Top Layer to Bottom Layer And Via (11.75mm,20mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.245mm] / [Bottom Solder] Mask Sliver [0.245mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.106mm < 0.254mm) Between Via (85.25mm,47.5mm) from Top Layer to Bottom Layer And Via (85.166mm,45.923mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.106mm] / [Bottom Solder] Mask Sliver [0.106mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.081mm < 0.254mm) Between Via (83.642mm,46.228mm) from Top Layer to Bottom Layer And Via (85.166mm,45.923mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.081mm] / [Bottom Solder] Mask Sliver [0.081mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.254mm) Between Via (80.797mm,43.815mm) from Top Layer to Bottom Layer And Via (82.296mm,43.129mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.175mm] / [Bottom Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.126mm < 0.254mm) Between Via (83.668mm,60.096mm) from Top Layer to Bottom Layer And Via (82.804mm,58.75mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.126mm] / [Bottom Solder] Mask Sliver [0.126mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.091mm < 0.254mm) Between Via (31.09mm,86.335mm) from Top Layer to Bottom Layer And Via (31.928mm,85.014mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.091mm] / [Bottom Solder] Mask Sliver [0.091mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.169mm < 0.254mm) Between Via (82.448mm,53.924mm) from Top Layer to Bottom Layer And Via (81.102mm,54.864mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.169mm] / [Bottom Solder] Mask Sliver [0.169mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.204mm < 0.254mm) Between Via (78.25mm,1.5mm) from Top Layer to Bottom Layer And Via (76.75mm,2.25mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.204mm] / [Bottom Solder] Mask Sliver [0.204mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.254mm) Between Via (2.375mm,33.97mm) from Top Layer to Bottom Layer And Via (1.5mm,35.25mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.078mm] / [Bottom Solder] Mask Sliver [0.078mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.234mm < 0.254mm) Between Via (56.82mm,60.782mm) from Top Layer to Bottom Layer And Via (58.209mm,61.774mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.234mm] / [Bottom Solder] Mask Sliver [0.234mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.129mm < 0.254mm) Between Via (57.48mm,63.2mm) from Top Layer to Bottom Layer And Via (58.209mm,61.774mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.129mm] / [Bottom Solder] Mask Sliver [0.129mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Via (56.82mm,59.258mm) from Top Layer to Bottom Layer And Via (56.82mm,60.782mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.051mm] / [Bottom Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.084mm < 0.254mm) Between Via (48.844mm,33.706mm) from Top Layer to Bottom Layer And Via (47.549mm,34.569mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.084mm] / [Bottom Solder] Mask Sliver [0.084mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Via (85.192mm,23.114mm) from Top Layer to Bottom Layer And Via (86.716mm,23.114mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.051mm] / [Bottom Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Via (8.179mm,46.406mm) from Top Layer to Bottom Layer And Via (8.153mm,44.704mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.229mm] / [Bottom Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.153mm < 0.254mm) Between Via (8.153mm,48.031mm) from Top Layer to Bottom Layer And Via (8.179mm,46.406mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.153mm] / [Bottom Solder] Mask Sliver [0.153mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Via (64.694mm,48.438mm) from Top Layer to Bottom Layer And Via (64.719mm,46.761mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.203mm] / [Bottom Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.128mm < 0.254mm) Between Via (69.723mm,30.378mm) from Top Layer to Bottom Layer And Via (68.123mm,30.429mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.128mm] / [Bottom Solder] Mask Sliver [0.128mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.163mm < 0.254mm) Between Via (22.225mm,13.513mm) from Top Layer to Bottom Layer And Via (23.19mm,14.834mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.163mm] / [Bottom Solder] Mask Sliver [0.163mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.07mm < 0.254mm) Between Via (23.282mm,16.374mm) from Top Layer to Bottom Layer And Via (23.19mm,14.834mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.07mm] / [Bottom Solder] Mask Sliver [0.07mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.058mm < 0.254mm) Between Via (56.871mm,54.686mm) from Top Layer to Bottom Layer And Via (56.718mm,56.21mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.058mm] / [Bottom Solder] Mask Sliver [0.058mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.183mm < 0.254mm) Between Via (49.301mm,60.96mm) from Top Layer to Bottom Layer And Via (49.886mm,59.411mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.183mm] / [Bottom Solder] Mask Sliver [0.183mm]
Rule Violations :396

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.254mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0


Violations Detected : 1921
Time Elapsed        : 00:00:04