[gold]
read_verilog -DGOLD <ORIGINAL_VERILOG_FILE>
prep -top {MODULE_NAME1}

[gate]
read_verilog -DGATE <MODIFIED_VERILOG_FILE>
prep -top {MODULE_NAME2}

[collect *]


[strategy simple]
use sat
depth 10


