
testuart2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001cd2  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000010e  00800060  00001cd2  00001d66  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000012  0080016e  0080016e  00001e74  2**0
                  ALLOC
  3 .stab         00000f9c  00000000  00000000  00001e74  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000c3a  00000000  00000000  00002e10  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000160  00000000  00000000  00003a4a  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001b6  00000000  00000000  00003baa  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001f0d  00000000  00000000  00003d60  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000010d2  00000000  00000000  00005c6d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001030  00000000  00000000  00006d3f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000180  00000000  00000000  00007d70  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002e6  00000000  00000000  00007ef0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000008f6  00000000  00000000  000081d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00008acc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 45 0a 	jmp	0x148a	; 0x148a <__vector_13>
      38:	0c 94 ab 0a 	jmp	0x1556	; 0x1556 <__vector_14>
      3c:	0c 94 78 0a 	jmp	0x14f0	; 0x14f0 <__vector_15>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e2 ed       	ldi	r30, 0xD2	; 210
      68:	fc e1       	ldi	r31, 0x1C	; 28
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ae 36       	cpi	r26, 0x6E	; 110
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	ae e6       	ldi	r26, 0x6E	; 110
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a0 38       	cpi	r26, 0x80	; 128
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 ff 0d 	call	0x1bfe	; 0x1bfe <main>
      8a:	0c 94 67 0e 	jmp	0x1cce	; 0x1cce <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 30 0e 	jmp	0x1c60	; 0x1c60 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 4c 0e 	jmp	0x1c98	; 0x1c98 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 3c 0e 	jmp	0x1c78	; 0x1c78 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 11 05 	call	0xa22	; 0xa22 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 58 0e 	jmp	0x1cb0	; 0x1cb0 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 3c 0e 	jmp	0x1c78	; 0x1c78 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 11 05 	call	0xa22	; 0xa22 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 58 0e 	jmp	0x1cb0	; 0x1cb0 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 30 0e 	jmp	0x1c60	; 0x1c60 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 11 05 	call	0xa22	; 0xa22 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 4c 0e 	jmp	0x1c98	; 0x1c98 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 38 0e 	jmp	0x1c70	; 0x1c70 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 11 05 	call	0xa22	; 0xa22 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 54 0e 	jmp	0x1ca8	; 0x1ca8 <__epilogue_restores__+0x10>

0000078a <__gesf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 3c 0e 	jmp	0x1c78	; 0x1c78 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gesf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gesf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 5e 06 	call	0xcbc	; 0xcbc <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gesf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 58 0e 	jmp	0x1cb0	; 0x1cb0 <__epilogue_restores__+0x18>

000007ea <__fixsfsi>:
     7ea:	ac e0       	ldi	r26, 0x0C	; 12
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 40 0e 	jmp	0x1c80	; 0x1c80 <__prologue_saves__+0x20>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	ce 01       	movw	r24, r28
     800:	01 96       	adiw	r24, 0x01	; 1
     802:	be 01       	movw	r22, r28
     804:	6b 5f       	subi	r22, 0xFB	; 251
     806:	7f 4f       	sbci	r23, 0xFF	; 255
     808:	0e 94 e6 05 	call	0xbcc	; 0xbcc <__unpack_f>
     80c:	8d 81       	ldd	r24, Y+5	; 0x05
     80e:	82 30       	cpi	r24, 0x02	; 2
     810:	61 f1       	breq	.+88     	; 0x86a <__stack+0xb>
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	50 f1       	brcs	.+84     	; 0x86a <__stack+0xb>
     816:	84 30       	cpi	r24, 0x04	; 4
     818:	21 f4       	brne	.+8      	; 0x822 <__fixsfsi+0x38>
     81a:	8e 81       	ldd	r24, Y+6	; 0x06
     81c:	88 23       	and	r24, r24
     81e:	51 f1       	breq	.+84     	; 0x874 <__stack+0x15>
     820:	2e c0       	rjmp	.+92     	; 0x87e <__stack+0x1f>
     822:	2f 81       	ldd	r18, Y+7	; 0x07
     824:	38 85       	ldd	r19, Y+8	; 0x08
     826:	37 fd       	sbrc	r19, 7
     828:	20 c0       	rjmp	.+64     	; 0x86a <__stack+0xb>
     82a:	6e 81       	ldd	r22, Y+6	; 0x06
     82c:	2f 31       	cpi	r18, 0x1F	; 31
     82e:	31 05       	cpc	r19, r1
     830:	1c f0       	brlt	.+6      	; 0x838 <__fixsfsi+0x4e>
     832:	66 23       	and	r22, r22
     834:	f9 f0       	breq	.+62     	; 0x874 <__stack+0x15>
     836:	23 c0       	rjmp	.+70     	; 0x87e <__stack+0x1f>
     838:	8e e1       	ldi	r24, 0x1E	; 30
     83a:	90 e0       	ldi	r25, 0x00	; 0
     83c:	82 1b       	sub	r24, r18
     83e:	93 0b       	sbc	r25, r19
     840:	29 85       	ldd	r18, Y+9	; 0x09
     842:	3a 85       	ldd	r19, Y+10	; 0x0a
     844:	4b 85       	ldd	r20, Y+11	; 0x0b
     846:	5c 85       	ldd	r21, Y+12	; 0x0c
     848:	04 c0       	rjmp	.+8      	; 0x852 <__fixsfsi+0x68>
     84a:	56 95       	lsr	r21
     84c:	47 95       	ror	r20
     84e:	37 95       	ror	r19
     850:	27 95       	ror	r18
     852:	8a 95       	dec	r24
     854:	d2 f7       	brpl	.-12     	; 0x84a <__fixsfsi+0x60>
     856:	66 23       	and	r22, r22
     858:	b1 f0       	breq	.+44     	; 0x886 <__stack+0x27>
     85a:	50 95       	com	r21
     85c:	40 95       	com	r20
     85e:	30 95       	com	r19
     860:	21 95       	neg	r18
     862:	3f 4f       	sbci	r19, 0xFF	; 255
     864:	4f 4f       	sbci	r20, 0xFF	; 255
     866:	5f 4f       	sbci	r21, 0xFF	; 255
     868:	0e c0       	rjmp	.+28     	; 0x886 <__stack+0x27>
     86a:	20 e0       	ldi	r18, 0x00	; 0
     86c:	30 e0       	ldi	r19, 0x00	; 0
     86e:	40 e0       	ldi	r20, 0x00	; 0
     870:	50 e0       	ldi	r21, 0x00	; 0
     872:	09 c0       	rjmp	.+18     	; 0x886 <__stack+0x27>
     874:	2f ef       	ldi	r18, 0xFF	; 255
     876:	3f ef       	ldi	r19, 0xFF	; 255
     878:	4f ef       	ldi	r20, 0xFF	; 255
     87a:	5f e7       	ldi	r21, 0x7F	; 127
     87c:	04 c0       	rjmp	.+8      	; 0x886 <__stack+0x27>
     87e:	20 e0       	ldi	r18, 0x00	; 0
     880:	30 e0       	ldi	r19, 0x00	; 0
     882:	40 e0       	ldi	r20, 0x00	; 0
     884:	50 e8       	ldi	r21, 0x80	; 128
     886:	b9 01       	movw	r22, r18
     888:	ca 01       	movw	r24, r20
     88a:	2c 96       	adiw	r28, 0x0c	; 12
     88c:	e2 e0       	ldi	r30, 0x02	; 2
     88e:	0c 94 5c 0e 	jmp	0x1cb8	; 0x1cb8 <__epilogue_restores__+0x20>

00000892 <__floatunsisf>:
     892:	a8 e0       	ldi	r26, 0x08	; 8
     894:	b0 e0       	ldi	r27, 0x00	; 0
     896:	ef e4       	ldi	r30, 0x4F	; 79
     898:	f4 e0       	ldi	r31, 0x04	; 4
     89a:	0c 94 38 0e 	jmp	0x1c70	; 0x1c70 <__prologue_saves__+0x10>
     89e:	7b 01       	movw	r14, r22
     8a0:	8c 01       	movw	r16, r24
     8a2:	61 15       	cp	r22, r1
     8a4:	71 05       	cpc	r23, r1
     8a6:	81 05       	cpc	r24, r1
     8a8:	91 05       	cpc	r25, r1
     8aa:	19 f4       	brne	.+6      	; 0x8b2 <__floatunsisf+0x20>
     8ac:	82 e0       	ldi	r24, 0x02	; 2
     8ae:	89 83       	std	Y+1, r24	; 0x01
     8b0:	60 c0       	rjmp	.+192    	; 0x972 <__floatunsisf+0xe0>
     8b2:	83 e0       	ldi	r24, 0x03	; 3
     8b4:	89 83       	std	Y+1, r24	; 0x01
     8b6:	8e e1       	ldi	r24, 0x1E	; 30
     8b8:	c8 2e       	mov	r12, r24
     8ba:	d1 2c       	mov	r13, r1
     8bc:	dc 82       	std	Y+4, r13	; 0x04
     8be:	cb 82       	std	Y+3, r12	; 0x03
     8c0:	ed 82       	std	Y+5, r14	; 0x05
     8c2:	fe 82       	std	Y+6, r15	; 0x06
     8c4:	0f 83       	std	Y+7, r16	; 0x07
     8c6:	18 87       	std	Y+8, r17	; 0x08
     8c8:	c8 01       	movw	r24, r16
     8ca:	b7 01       	movw	r22, r14
     8cc:	0e 94 c2 04 	call	0x984	; 0x984 <__clzsi2>
     8d0:	fc 01       	movw	r30, r24
     8d2:	31 97       	sbiw	r30, 0x01	; 1
     8d4:	f7 ff       	sbrs	r31, 7
     8d6:	3b c0       	rjmp	.+118    	; 0x94e <__floatunsisf+0xbc>
     8d8:	22 27       	eor	r18, r18
     8da:	33 27       	eor	r19, r19
     8dc:	2e 1b       	sub	r18, r30
     8de:	3f 0b       	sbc	r19, r31
     8e0:	57 01       	movw	r10, r14
     8e2:	68 01       	movw	r12, r16
     8e4:	02 2e       	mov	r0, r18
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__floatunsisf+0x5e>
     8e8:	d6 94       	lsr	r13
     8ea:	c7 94       	ror	r12
     8ec:	b7 94       	ror	r11
     8ee:	a7 94       	ror	r10
     8f0:	0a 94       	dec	r0
     8f2:	d2 f7       	brpl	.-12     	; 0x8e8 <__floatunsisf+0x56>
     8f4:	40 e0       	ldi	r20, 0x00	; 0
     8f6:	50 e0       	ldi	r21, 0x00	; 0
     8f8:	60 e0       	ldi	r22, 0x00	; 0
     8fa:	70 e0       	ldi	r23, 0x00	; 0
     8fc:	81 e0       	ldi	r24, 0x01	; 1
     8fe:	90 e0       	ldi	r25, 0x00	; 0
     900:	a0 e0       	ldi	r26, 0x00	; 0
     902:	b0 e0       	ldi	r27, 0x00	; 0
     904:	04 c0       	rjmp	.+8      	; 0x90e <__floatunsisf+0x7c>
     906:	88 0f       	add	r24, r24
     908:	99 1f       	adc	r25, r25
     90a:	aa 1f       	adc	r26, r26
     90c:	bb 1f       	adc	r27, r27
     90e:	2a 95       	dec	r18
     910:	d2 f7       	brpl	.-12     	; 0x906 <__floatunsisf+0x74>
     912:	01 97       	sbiw	r24, 0x01	; 1
     914:	a1 09       	sbc	r26, r1
     916:	b1 09       	sbc	r27, r1
     918:	8e 21       	and	r24, r14
     91a:	9f 21       	and	r25, r15
     91c:	a0 23       	and	r26, r16
     91e:	b1 23       	and	r27, r17
     920:	00 97       	sbiw	r24, 0x00	; 0
     922:	a1 05       	cpc	r26, r1
     924:	b1 05       	cpc	r27, r1
     926:	21 f0       	breq	.+8      	; 0x930 <__floatunsisf+0x9e>
     928:	41 e0       	ldi	r20, 0x01	; 1
     92a:	50 e0       	ldi	r21, 0x00	; 0
     92c:	60 e0       	ldi	r22, 0x00	; 0
     92e:	70 e0       	ldi	r23, 0x00	; 0
     930:	4a 29       	or	r20, r10
     932:	5b 29       	or	r21, r11
     934:	6c 29       	or	r22, r12
     936:	7d 29       	or	r23, r13
     938:	4d 83       	std	Y+5, r20	; 0x05
     93a:	5e 83       	std	Y+6, r21	; 0x06
     93c:	6f 83       	std	Y+7, r22	; 0x07
     93e:	78 87       	std	Y+8, r23	; 0x08
     940:	8e e1       	ldi	r24, 0x1E	; 30
     942:	90 e0       	ldi	r25, 0x00	; 0
     944:	8e 1b       	sub	r24, r30
     946:	9f 0b       	sbc	r25, r31
     948:	9c 83       	std	Y+4, r25	; 0x04
     94a:	8b 83       	std	Y+3, r24	; 0x03
     94c:	12 c0       	rjmp	.+36     	; 0x972 <__floatunsisf+0xe0>
     94e:	30 97       	sbiw	r30, 0x00	; 0
     950:	81 f0       	breq	.+32     	; 0x972 <__floatunsisf+0xe0>
     952:	0e 2e       	mov	r0, r30
     954:	04 c0       	rjmp	.+8      	; 0x95e <__floatunsisf+0xcc>
     956:	ee 0c       	add	r14, r14
     958:	ff 1c       	adc	r15, r15
     95a:	00 1f       	adc	r16, r16
     95c:	11 1f       	adc	r17, r17
     95e:	0a 94       	dec	r0
     960:	d2 f7       	brpl	.-12     	; 0x956 <__floatunsisf+0xc4>
     962:	ed 82       	std	Y+5, r14	; 0x05
     964:	fe 82       	std	Y+6, r15	; 0x06
     966:	0f 83       	std	Y+7, r16	; 0x07
     968:	18 87       	std	Y+8, r17	; 0x08
     96a:	ce 1a       	sub	r12, r30
     96c:	df 0a       	sbc	r13, r31
     96e:	dc 82       	std	Y+4, r13	; 0x04
     970:	cb 82       	std	Y+3, r12	; 0x03
     972:	1a 82       	std	Y+2, r1	; 0x02
     974:	ce 01       	movw	r24, r28
     976:	01 96       	adiw	r24, 0x01	; 1
     978:	0e 94 11 05 	call	0xa22	; 0xa22 <__pack_f>
     97c:	28 96       	adiw	r28, 0x08	; 8
     97e:	ea e0       	ldi	r30, 0x0A	; 10
     980:	0c 94 54 0e 	jmp	0x1ca8	; 0x1ca8 <__epilogue_restores__+0x10>

00000984 <__clzsi2>:
     984:	ef 92       	push	r14
     986:	ff 92       	push	r15
     988:	0f 93       	push	r16
     98a:	1f 93       	push	r17
     98c:	7b 01       	movw	r14, r22
     98e:	8c 01       	movw	r16, r24
     990:	80 e0       	ldi	r24, 0x00	; 0
     992:	e8 16       	cp	r14, r24
     994:	80 e0       	ldi	r24, 0x00	; 0
     996:	f8 06       	cpc	r15, r24
     998:	81 e0       	ldi	r24, 0x01	; 1
     99a:	08 07       	cpc	r16, r24
     99c:	80 e0       	ldi	r24, 0x00	; 0
     99e:	18 07       	cpc	r17, r24
     9a0:	88 f4       	brcc	.+34     	; 0x9c4 <__clzsi2+0x40>
     9a2:	8f ef       	ldi	r24, 0xFF	; 255
     9a4:	e8 16       	cp	r14, r24
     9a6:	f1 04       	cpc	r15, r1
     9a8:	01 05       	cpc	r16, r1
     9aa:	11 05       	cpc	r17, r1
     9ac:	31 f0       	breq	.+12     	; 0x9ba <__clzsi2+0x36>
     9ae:	28 f0       	brcs	.+10     	; 0x9ba <__clzsi2+0x36>
     9b0:	88 e0       	ldi	r24, 0x08	; 8
     9b2:	90 e0       	ldi	r25, 0x00	; 0
     9b4:	a0 e0       	ldi	r26, 0x00	; 0
     9b6:	b0 e0       	ldi	r27, 0x00	; 0
     9b8:	17 c0       	rjmp	.+46     	; 0x9e8 <__clzsi2+0x64>
     9ba:	80 e0       	ldi	r24, 0x00	; 0
     9bc:	90 e0       	ldi	r25, 0x00	; 0
     9be:	a0 e0       	ldi	r26, 0x00	; 0
     9c0:	b0 e0       	ldi	r27, 0x00	; 0
     9c2:	12 c0       	rjmp	.+36     	; 0x9e8 <__clzsi2+0x64>
     9c4:	80 e0       	ldi	r24, 0x00	; 0
     9c6:	e8 16       	cp	r14, r24
     9c8:	80 e0       	ldi	r24, 0x00	; 0
     9ca:	f8 06       	cpc	r15, r24
     9cc:	80 e0       	ldi	r24, 0x00	; 0
     9ce:	08 07       	cpc	r16, r24
     9d0:	81 e0       	ldi	r24, 0x01	; 1
     9d2:	18 07       	cpc	r17, r24
     9d4:	28 f0       	brcs	.+10     	; 0x9e0 <__clzsi2+0x5c>
     9d6:	88 e1       	ldi	r24, 0x18	; 24
     9d8:	90 e0       	ldi	r25, 0x00	; 0
     9da:	a0 e0       	ldi	r26, 0x00	; 0
     9dc:	b0 e0       	ldi	r27, 0x00	; 0
     9de:	04 c0       	rjmp	.+8      	; 0x9e8 <__clzsi2+0x64>
     9e0:	80 e1       	ldi	r24, 0x10	; 16
     9e2:	90 e0       	ldi	r25, 0x00	; 0
     9e4:	a0 e0       	ldi	r26, 0x00	; 0
     9e6:	b0 e0       	ldi	r27, 0x00	; 0
     9e8:	20 e2       	ldi	r18, 0x20	; 32
     9ea:	30 e0       	ldi	r19, 0x00	; 0
     9ec:	40 e0       	ldi	r20, 0x00	; 0
     9ee:	50 e0       	ldi	r21, 0x00	; 0
     9f0:	28 1b       	sub	r18, r24
     9f2:	39 0b       	sbc	r19, r25
     9f4:	4a 0b       	sbc	r20, r26
     9f6:	5b 0b       	sbc	r21, r27
     9f8:	04 c0       	rjmp	.+8      	; 0xa02 <__clzsi2+0x7e>
     9fa:	16 95       	lsr	r17
     9fc:	07 95       	ror	r16
     9fe:	f7 94       	ror	r15
     a00:	e7 94       	ror	r14
     a02:	8a 95       	dec	r24
     a04:	d2 f7       	brpl	.-12     	; 0x9fa <__clzsi2+0x76>
     a06:	f7 01       	movw	r30, r14
     a08:	e8 59       	subi	r30, 0x98	; 152
     a0a:	ff 4f       	sbci	r31, 0xFF	; 255
     a0c:	80 81       	ld	r24, Z
     a0e:	28 1b       	sub	r18, r24
     a10:	31 09       	sbc	r19, r1
     a12:	41 09       	sbc	r20, r1
     a14:	51 09       	sbc	r21, r1
     a16:	c9 01       	movw	r24, r18
     a18:	1f 91       	pop	r17
     a1a:	0f 91       	pop	r16
     a1c:	ff 90       	pop	r15
     a1e:	ef 90       	pop	r14
     a20:	08 95       	ret

00000a22 <__pack_f>:
     a22:	df 92       	push	r13
     a24:	ef 92       	push	r14
     a26:	ff 92       	push	r15
     a28:	0f 93       	push	r16
     a2a:	1f 93       	push	r17
     a2c:	fc 01       	movw	r30, r24
     a2e:	e4 80       	ldd	r14, Z+4	; 0x04
     a30:	f5 80       	ldd	r15, Z+5	; 0x05
     a32:	06 81       	ldd	r16, Z+6	; 0x06
     a34:	17 81       	ldd	r17, Z+7	; 0x07
     a36:	d1 80       	ldd	r13, Z+1	; 0x01
     a38:	80 81       	ld	r24, Z
     a3a:	82 30       	cpi	r24, 0x02	; 2
     a3c:	48 f4       	brcc	.+18     	; 0xa50 <__pack_f+0x2e>
     a3e:	80 e0       	ldi	r24, 0x00	; 0
     a40:	90 e0       	ldi	r25, 0x00	; 0
     a42:	a0 e1       	ldi	r26, 0x10	; 16
     a44:	b0 e0       	ldi	r27, 0x00	; 0
     a46:	e8 2a       	or	r14, r24
     a48:	f9 2a       	or	r15, r25
     a4a:	0a 2b       	or	r16, r26
     a4c:	1b 2b       	or	r17, r27
     a4e:	a5 c0       	rjmp	.+330    	; 0xb9a <__pack_f+0x178>
     a50:	84 30       	cpi	r24, 0x04	; 4
     a52:	09 f4       	brne	.+2      	; 0xa56 <__pack_f+0x34>
     a54:	9f c0       	rjmp	.+318    	; 0xb94 <__pack_f+0x172>
     a56:	82 30       	cpi	r24, 0x02	; 2
     a58:	21 f4       	brne	.+8      	; 0xa62 <__pack_f+0x40>
     a5a:	ee 24       	eor	r14, r14
     a5c:	ff 24       	eor	r15, r15
     a5e:	87 01       	movw	r16, r14
     a60:	05 c0       	rjmp	.+10     	; 0xa6c <__pack_f+0x4a>
     a62:	e1 14       	cp	r14, r1
     a64:	f1 04       	cpc	r15, r1
     a66:	01 05       	cpc	r16, r1
     a68:	11 05       	cpc	r17, r1
     a6a:	19 f4       	brne	.+6      	; 0xa72 <__pack_f+0x50>
     a6c:	e0 e0       	ldi	r30, 0x00	; 0
     a6e:	f0 e0       	ldi	r31, 0x00	; 0
     a70:	96 c0       	rjmp	.+300    	; 0xb9e <__pack_f+0x17c>
     a72:	62 81       	ldd	r22, Z+2	; 0x02
     a74:	73 81       	ldd	r23, Z+3	; 0x03
     a76:	9f ef       	ldi	r25, 0xFF	; 255
     a78:	62 38       	cpi	r22, 0x82	; 130
     a7a:	79 07       	cpc	r23, r25
     a7c:	0c f0       	brlt	.+2      	; 0xa80 <__pack_f+0x5e>
     a7e:	5b c0       	rjmp	.+182    	; 0xb36 <__pack_f+0x114>
     a80:	22 e8       	ldi	r18, 0x82	; 130
     a82:	3f ef       	ldi	r19, 0xFF	; 255
     a84:	26 1b       	sub	r18, r22
     a86:	37 0b       	sbc	r19, r23
     a88:	2a 31       	cpi	r18, 0x1A	; 26
     a8a:	31 05       	cpc	r19, r1
     a8c:	2c f0       	brlt	.+10     	; 0xa98 <__pack_f+0x76>
     a8e:	20 e0       	ldi	r18, 0x00	; 0
     a90:	30 e0       	ldi	r19, 0x00	; 0
     a92:	40 e0       	ldi	r20, 0x00	; 0
     a94:	50 e0       	ldi	r21, 0x00	; 0
     a96:	2a c0       	rjmp	.+84     	; 0xaec <__pack_f+0xca>
     a98:	b8 01       	movw	r22, r16
     a9a:	a7 01       	movw	r20, r14
     a9c:	02 2e       	mov	r0, r18
     a9e:	04 c0       	rjmp	.+8      	; 0xaa8 <__pack_f+0x86>
     aa0:	76 95       	lsr	r23
     aa2:	67 95       	ror	r22
     aa4:	57 95       	ror	r21
     aa6:	47 95       	ror	r20
     aa8:	0a 94       	dec	r0
     aaa:	d2 f7       	brpl	.-12     	; 0xaa0 <__pack_f+0x7e>
     aac:	81 e0       	ldi	r24, 0x01	; 1
     aae:	90 e0       	ldi	r25, 0x00	; 0
     ab0:	a0 e0       	ldi	r26, 0x00	; 0
     ab2:	b0 e0       	ldi	r27, 0x00	; 0
     ab4:	04 c0       	rjmp	.+8      	; 0xabe <__pack_f+0x9c>
     ab6:	88 0f       	add	r24, r24
     ab8:	99 1f       	adc	r25, r25
     aba:	aa 1f       	adc	r26, r26
     abc:	bb 1f       	adc	r27, r27
     abe:	2a 95       	dec	r18
     ac0:	d2 f7       	brpl	.-12     	; 0xab6 <__pack_f+0x94>
     ac2:	01 97       	sbiw	r24, 0x01	; 1
     ac4:	a1 09       	sbc	r26, r1
     ac6:	b1 09       	sbc	r27, r1
     ac8:	8e 21       	and	r24, r14
     aca:	9f 21       	and	r25, r15
     acc:	a0 23       	and	r26, r16
     ace:	b1 23       	and	r27, r17
     ad0:	00 97       	sbiw	r24, 0x00	; 0
     ad2:	a1 05       	cpc	r26, r1
     ad4:	b1 05       	cpc	r27, r1
     ad6:	21 f0       	breq	.+8      	; 0xae0 <__pack_f+0xbe>
     ad8:	81 e0       	ldi	r24, 0x01	; 1
     ada:	90 e0       	ldi	r25, 0x00	; 0
     adc:	a0 e0       	ldi	r26, 0x00	; 0
     ade:	b0 e0       	ldi	r27, 0x00	; 0
     ae0:	9a 01       	movw	r18, r20
     ae2:	ab 01       	movw	r20, r22
     ae4:	28 2b       	or	r18, r24
     ae6:	39 2b       	or	r19, r25
     ae8:	4a 2b       	or	r20, r26
     aea:	5b 2b       	or	r21, r27
     aec:	da 01       	movw	r26, r20
     aee:	c9 01       	movw	r24, r18
     af0:	8f 77       	andi	r24, 0x7F	; 127
     af2:	90 70       	andi	r25, 0x00	; 0
     af4:	a0 70       	andi	r26, 0x00	; 0
     af6:	b0 70       	andi	r27, 0x00	; 0
     af8:	80 34       	cpi	r24, 0x40	; 64
     afa:	91 05       	cpc	r25, r1
     afc:	a1 05       	cpc	r26, r1
     afe:	b1 05       	cpc	r27, r1
     b00:	39 f4       	brne	.+14     	; 0xb10 <__pack_f+0xee>
     b02:	27 ff       	sbrs	r18, 7
     b04:	09 c0       	rjmp	.+18     	; 0xb18 <__pack_f+0xf6>
     b06:	20 5c       	subi	r18, 0xC0	; 192
     b08:	3f 4f       	sbci	r19, 0xFF	; 255
     b0a:	4f 4f       	sbci	r20, 0xFF	; 255
     b0c:	5f 4f       	sbci	r21, 0xFF	; 255
     b0e:	04 c0       	rjmp	.+8      	; 0xb18 <__pack_f+0xf6>
     b10:	21 5c       	subi	r18, 0xC1	; 193
     b12:	3f 4f       	sbci	r19, 0xFF	; 255
     b14:	4f 4f       	sbci	r20, 0xFF	; 255
     b16:	5f 4f       	sbci	r21, 0xFF	; 255
     b18:	e0 e0       	ldi	r30, 0x00	; 0
     b1a:	f0 e0       	ldi	r31, 0x00	; 0
     b1c:	20 30       	cpi	r18, 0x00	; 0
     b1e:	a0 e0       	ldi	r26, 0x00	; 0
     b20:	3a 07       	cpc	r19, r26
     b22:	a0 e0       	ldi	r26, 0x00	; 0
     b24:	4a 07       	cpc	r20, r26
     b26:	a0 e4       	ldi	r26, 0x40	; 64
     b28:	5a 07       	cpc	r21, r26
     b2a:	10 f0       	brcs	.+4      	; 0xb30 <__pack_f+0x10e>
     b2c:	e1 e0       	ldi	r30, 0x01	; 1
     b2e:	f0 e0       	ldi	r31, 0x00	; 0
     b30:	79 01       	movw	r14, r18
     b32:	8a 01       	movw	r16, r20
     b34:	27 c0       	rjmp	.+78     	; 0xb84 <__pack_f+0x162>
     b36:	60 38       	cpi	r22, 0x80	; 128
     b38:	71 05       	cpc	r23, r1
     b3a:	64 f5       	brge	.+88     	; 0xb94 <__pack_f+0x172>
     b3c:	fb 01       	movw	r30, r22
     b3e:	e1 58       	subi	r30, 0x81	; 129
     b40:	ff 4f       	sbci	r31, 0xFF	; 255
     b42:	d8 01       	movw	r26, r16
     b44:	c7 01       	movw	r24, r14
     b46:	8f 77       	andi	r24, 0x7F	; 127
     b48:	90 70       	andi	r25, 0x00	; 0
     b4a:	a0 70       	andi	r26, 0x00	; 0
     b4c:	b0 70       	andi	r27, 0x00	; 0
     b4e:	80 34       	cpi	r24, 0x40	; 64
     b50:	91 05       	cpc	r25, r1
     b52:	a1 05       	cpc	r26, r1
     b54:	b1 05       	cpc	r27, r1
     b56:	39 f4       	brne	.+14     	; 0xb66 <__pack_f+0x144>
     b58:	e7 fe       	sbrs	r14, 7
     b5a:	0d c0       	rjmp	.+26     	; 0xb76 <__pack_f+0x154>
     b5c:	80 e4       	ldi	r24, 0x40	; 64
     b5e:	90 e0       	ldi	r25, 0x00	; 0
     b60:	a0 e0       	ldi	r26, 0x00	; 0
     b62:	b0 e0       	ldi	r27, 0x00	; 0
     b64:	04 c0       	rjmp	.+8      	; 0xb6e <__pack_f+0x14c>
     b66:	8f e3       	ldi	r24, 0x3F	; 63
     b68:	90 e0       	ldi	r25, 0x00	; 0
     b6a:	a0 e0       	ldi	r26, 0x00	; 0
     b6c:	b0 e0       	ldi	r27, 0x00	; 0
     b6e:	e8 0e       	add	r14, r24
     b70:	f9 1e       	adc	r15, r25
     b72:	0a 1f       	adc	r16, r26
     b74:	1b 1f       	adc	r17, r27
     b76:	17 ff       	sbrs	r17, 7
     b78:	05 c0       	rjmp	.+10     	; 0xb84 <__pack_f+0x162>
     b7a:	16 95       	lsr	r17
     b7c:	07 95       	ror	r16
     b7e:	f7 94       	ror	r15
     b80:	e7 94       	ror	r14
     b82:	31 96       	adiw	r30, 0x01	; 1
     b84:	87 e0       	ldi	r24, 0x07	; 7
     b86:	16 95       	lsr	r17
     b88:	07 95       	ror	r16
     b8a:	f7 94       	ror	r15
     b8c:	e7 94       	ror	r14
     b8e:	8a 95       	dec	r24
     b90:	d1 f7       	brne	.-12     	; 0xb86 <__pack_f+0x164>
     b92:	05 c0       	rjmp	.+10     	; 0xb9e <__pack_f+0x17c>
     b94:	ee 24       	eor	r14, r14
     b96:	ff 24       	eor	r15, r15
     b98:	87 01       	movw	r16, r14
     b9a:	ef ef       	ldi	r30, 0xFF	; 255
     b9c:	f0 e0       	ldi	r31, 0x00	; 0
     b9e:	6e 2f       	mov	r22, r30
     ba0:	67 95       	ror	r22
     ba2:	66 27       	eor	r22, r22
     ba4:	67 95       	ror	r22
     ba6:	90 2f       	mov	r25, r16
     ba8:	9f 77       	andi	r25, 0x7F	; 127
     baa:	d7 94       	ror	r13
     bac:	dd 24       	eor	r13, r13
     bae:	d7 94       	ror	r13
     bb0:	8e 2f       	mov	r24, r30
     bb2:	86 95       	lsr	r24
     bb4:	49 2f       	mov	r20, r25
     bb6:	46 2b       	or	r20, r22
     bb8:	58 2f       	mov	r21, r24
     bba:	5d 29       	or	r21, r13
     bbc:	b7 01       	movw	r22, r14
     bbe:	ca 01       	movw	r24, r20
     bc0:	1f 91       	pop	r17
     bc2:	0f 91       	pop	r16
     bc4:	ff 90       	pop	r15
     bc6:	ef 90       	pop	r14
     bc8:	df 90       	pop	r13
     bca:	08 95       	ret

00000bcc <__unpack_f>:
     bcc:	fc 01       	movw	r30, r24
     bce:	db 01       	movw	r26, r22
     bd0:	40 81       	ld	r20, Z
     bd2:	51 81       	ldd	r21, Z+1	; 0x01
     bd4:	22 81       	ldd	r18, Z+2	; 0x02
     bd6:	62 2f       	mov	r22, r18
     bd8:	6f 77       	andi	r22, 0x7F	; 127
     bda:	70 e0       	ldi	r23, 0x00	; 0
     bdc:	22 1f       	adc	r18, r18
     bde:	22 27       	eor	r18, r18
     be0:	22 1f       	adc	r18, r18
     be2:	93 81       	ldd	r25, Z+3	; 0x03
     be4:	89 2f       	mov	r24, r25
     be6:	88 0f       	add	r24, r24
     be8:	82 2b       	or	r24, r18
     bea:	28 2f       	mov	r18, r24
     bec:	30 e0       	ldi	r19, 0x00	; 0
     bee:	99 1f       	adc	r25, r25
     bf0:	99 27       	eor	r25, r25
     bf2:	99 1f       	adc	r25, r25
     bf4:	11 96       	adiw	r26, 0x01	; 1
     bf6:	9c 93       	st	X, r25
     bf8:	11 97       	sbiw	r26, 0x01	; 1
     bfa:	21 15       	cp	r18, r1
     bfc:	31 05       	cpc	r19, r1
     bfe:	a9 f5       	brne	.+106    	; 0xc6a <__unpack_f+0x9e>
     c00:	41 15       	cp	r20, r1
     c02:	51 05       	cpc	r21, r1
     c04:	61 05       	cpc	r22, r1
     c06:	71 05       	cpc	r23, r1
     c08:	11 f4       	brne	.+4      	; 0xc0e <__unpack_f+0x42>
     c0a:	82 e0       	ldi	r24, 0x02	; 2
     c0c:	37 c0       	rjmp	.+110    	; 0xc7c <__unpack_f+0xb0>
     c0e:	82 e8       	ldi	r24, 0x82	; 130
     c10:	9f ef       	ldi	r25, 0xFF	; 255
     c12:	13 96       	adiw	r26, 0x03	; 3
     c14:	9c 93       	st	X, r25
     c16:	8e 93       	st	-X, r24
     c18:	12 97       	sbiw	r26, 0x02	; 2
     c1a:	9a 01       	movw	r18, r20
     c1c:	ab 01       	movw	r20, r22
     c1e:	67 e0       	ldi	r22, 0x07	; 7
     c20:	22 0f       	add	r18, r18
     c22:	33 1f       	adc	r19, r19
     c24:	44 1f       	adc	r20, r20
     c26:	55 1f       	adc	r21, r21
     c28:	6a 95       	dec	r22
     c2a:	d1 f7       	brne	.-12     	; 0xc20 <__unpack_f+0x54>
     c2c:	83 e0       	ldi	r24, 0x03	; 3
     c2e:	8c 93       	st	X, r24
     c30:	0d c0       	rjmp	.+26     	; 0xc4c <__unpack_f+0x80>
     c32:	22 0f       	add	r18, r18
     c34:	33 1f       	adc	r19, r19
     c36:	44 1f       	adc	r20, r20
     c38:	55 1f       	adc	r21, r21
     c3a:	12 96       	adiw	r26, 0x02	; 2
     c3c:	8d 91       	ld	r24, X+
     c3e:	9c 91       	ld	r25, X
     c40:	13 97       	sbiw	r26, 0x03	; 3
     c42:	01 97       	sbiw	r24, 0x01	; 1
     c44:	13 96       	adiw	r26, 0x03	; 3
     c46:	9c 93       	st	X, r25
     c48:	8e 93       	st	-X, r24
     c4a:	12 97       	sbiw	r26, 0x02	; 2
     c4c:	20 30       	cpi	r18, 0x00	; 0
     c4e:	80 e0       	ldi	r24, 0x00	; 0
     c50:	38 07       	cpc	r19, r24
     c52:	80 e0       	ldi	r24, 0x00	; 0
     c54:	48 07       	cpc	r20, r24
     c56:	80 e4       	ldi	r24, 0x40	; 64
     c58:	58 07       	cpc	r21, r24
     c5a:	58 f3       	brcs	.-42     	; 0xc32 <__unpack_f+0x66>
     c5c:	14 96       	adiw	r26, 0x04	; 4
     c5e:	2d 93       	st	X+, r18
     c60:	3d 93       	st	X+, r19
     c62:	4d 93       	st	X+, r20
     c64:	5c 93       	st	X, r21
     c66:	17 97       	sbiw	r26, 0x07	; 7
     c68:	08 95       	ret
     c6a:	2f 3f       	cpi	r18, 0xFF	; 255
     c6c:	31 05       	cpc	r19, r1
     c6e:	79 f4       	brne	.+30     	; 0xc8e <__unpack_f+0xc2>
     c70:	41 15       	cp	r20, r1
     c72:	51 05       	cpc	r21, r1
     c74:	61 05       	cpc	r22, r1
     c76:	71 05       	cpc	r23, r1
     c78:	19 f4       	brne	.+6      	; 0xc80 <__unpack_f+0xb4>
     c7a:	84 e0       	ldi	r24, 0x04	; 4
     c7c:	8c 93       	st	X, r24
     c7e:	08 95       	ret
     c80:	64 ff       	sbrs	r22, 4
     c82:	03 c0       	rjmp	.+6      	; 0xc8a <__unpack_f+0xbe>
     c84:	81 e0       	ldi	r24, 0x01	; 1
     c86:	8c 93       	st	X, r24
     c88:	12 c0       	rjmp	.+36     	; 0xcae <__unpack_f+0xe2>
     c8a:	1c 92       	st	X, r1
     c8c:	10 c0       	rjmp	.+32     	; 0xcae <__unpack_f+0xe2>
     c8e:	2f 57       	subi	r18, 0x7F	; 127
     c90:	30 40       	sbci	r19, 0x00	; 0
     c92:	13 96       	adiw	r26, 0x03	; 3
     c94:	3c 93       	st	X, r19
     c96:	2e 93       	st	-X, r18
     c98:	12 97       	sbiw	r26, 0x02	; 2
     c9a:	83 e0       	ldi	r24, 0x03	; 3
     c9c:	8c 93       	st	X, r24
     c9e:	87 e0       	ldi	r24, 0x07	; 7
     ca0:	44 0f       	add	r20, r20
     ca2:	55 1f       	adc	r21, r21
     ca4:	66 1f       	adc	r22, r22
     ca6:	77 1f       	adc	r23, r23
     ca8:	8a 95       	dec	r24
     caa:	d1 f7       	brne	.-12     	; 0xca0 <__unpack_f+0xd4>
     cac:	70 64       	ori	r23, 0x40	; 64
     cae:	14 96       	adiw	r26, 0x04	; 4
     cb0:	4d 93       	st	X+, r20
     cb2:	5d 93       	st	X+, r21
     cb4:	6d 93       	st	X+, r22
     cb6:	7c 93       	st	X, r23
     cb8:	17 97       	sbiw	r26, 0x07	; 7
     cba:	08 95       	ret

00000cbc <__fpcmp_parts_f>:
     cbc:	1f 93       	push	r17
     cbe:	dc 01       	movw	r26, r24
     cc0:	fb 01       	movw	r30, r22
     cc2:	9c 91       	ld	r25, X
     cc4:	92 30       	cpi	r25, 0x02	; 2
     cc6:	08 f4       	brcc	.+2      	; 0xcca <__fpcmp_parts_f+0xe>
     cc8:	47 c0       	rjmp	.+142    	; 0xd58 <__fpcmp_parts_f+0x9c>
     cca:	80 81       	ld	r24, Z
     ccc:	82 30       	cpi	r24, 0x02	; 2
     cce:	08 f4       	brcc	.+2      	; 0xcd2 <__fpcmp_parts_f+0x16>
     cd0:	43 c0       	rjmp	.+134    	; 0xd58 <__fpcmp_parts_f+0x9c>
     cd2:	94 30       	cpi	r25, 0x04	; 4
     cd4:	51 f4       	brne	.+20     	; 0xcea <__fpcmp_parts_f+0x2e>
     cd6:	11 96       	adiw	r26, 0x01	; 1
     cd8:	1c 91       	ld	r17, X
     cda:	84 30       	cpi	r24, 0x04	; 4
     cdc:	99 f5       	brne	.+102    	; 0xd44 <__fpcmp_parts_f+0x88>
     cde:	81 81       	ldd	r24, Z+1	; 0x01
     ce0:	68 2f       	mov	r22, r24
     ce2:	70 e0       	ldi	r23, 0x00	; 0
     ce4:	61 1b       	sub	r22, r17
     ce6:	71 09       	sbc	r23, r1
     ce8:	3f c0       	rjmp	.+126    	; 0xd68 <__fpcmp_parts_f+0xac>
     cea:	84 30       	cpi	r24, 0x04	; 4
     cec:	21 f0       	breq	.+8      	; 0xcf6 <__fpcmp_parts_f+0x3a>
     cee:	92 30       	cpi	r25, 0x02	; 2
     cf0:	31 f4       	brne	.+12     	; 0xcfe <__fpcmp_parts_f+0x42>
     cf2:	82 30       	cpi	r24, 0x02	; 2
     cf4:	b9 f1       	breq	.+110    	; 0xd64 <__fpcmp_parts_f+0xa8>
     cf6:	81 81       	ldd	r24, Z+1	; 0x01
     cf8:	88 23       	and	r24, r24
     cfa:	89 f1       	breq	.+98     	; 0xd5e <__fpcmp_parts_f+0xa2>
     cfc:	2d c0       	rjmp	.+90     	; 0xd58 <__fpcmp_parts_f+0x9c>
     cfe:	11 96       	adiw	r26, 0x01	; 1
     d00:	1c 91       	ld	r17, X
     d02:	11 97       	sbiw	r26, 0x01	; 1
     d04:	82 30       	cpi	r24, 0x02	; 2
     d06:	f1 f0       	breq	.+60     	; 0xd44 <__fpcmp_parts_f+0x88>
     d08:	81 81       	ldd	r24, Z+1	; 0x01
     d0a:	18 17       	cp	r17, r24
     d0c:	d9 f4       	brne	.+54     	; 0xd44 <__fpcmp_parts_f+0x88>
     d0e:	12 96       	adiw	r26, 0x02	; 2
     d10:	2d 91       	ld	r18, X+
     d12:	3c 91       	ld	r19, X
     d14:	13 97       	sbiw	r26, 0x03	; 3
     d16:	82 81       	ldd	r24, Z+2	; 0x02
     d18:	93 81       	ldd	r25, Z+3	; 0x03
     d1a:	82 17       	cp	r24, r18
     d1c:	93 07       	cpc	r25, r19
     d1e:	94 f0       	brlt	.+36     	; 0xd44 <__fpcmp_parts_f+0x88>
     d20:	28 17       	cp	r18, r24
     d22:	39 07       	cpc	r19, r25
     d24:	bc f0       	brlt	.+46     	; 0xd54 <__fpcmp_parts_f+0x98>
     d26:	14 96       	adiw	r26, 0x04	; 4
     d28:	8d 91       	ld	r24, X+
     d2a:	9d 91       	ld	r25, X+
     d2c:	0d 90       	ld	r0, X+
     d2e:	bc 91       	ld	r27, X
     d30:	a0 2d       	mov	r26, r0
     d32:	24 81       	ldd	r18, Z+4	; 0x04
     d34:	35 81       	ldd	r19, Z+5	; 0x05
     d36:	46 81       	ldd	r20, Z+6	; 0x06
     d38:	57 81       	ldd	r21, Z+7	; 0x07
     d3a:	28 17       	cp	r18, r24
     d3c:	39 07       	cpc	r19, r25
     d3e:	4a 07       	cpc	r20, r26
     d40:	5b 07       	cpc	r21, r27
     d42:	18 f4       	brcc	.+6      	; 0xd4a <__fpcmp_parts_f+0x8e>
     d44:	11 23       	and	r17, r17
     d46:	41 f0       	breq	.+16     	; 0xd58 <__fpcmp_parts_f+0x9c>
     d48:	0a c0       	rjmp	.+20     	; 0xd5e <__fpcmp_parts_f+0xa2>
     d4a:	82 17       	cp	r24, r18
     d4c:	93 07       	cpc	r25, r19
     d4e:	a4 07       	cpc	r26, r20
     d50:	b5 07       	cpc	r27, r21
     d52:	40 f4       	brcc	.+16     	; 0xd64 <__fpcmp_parts_f+0xa8>
     d54:	11 23       	and	r17, r17
     d56:	19 f0       	breq	.+6      	; 0xd5e <__fpcmp_parts_f+0xa2>
     d58:	61 e0       	ldi	r22, 0x01	; 1
     d5a:	70 e0       	ldi	r23, 0x00	; 0
     d5c:	05 c0       	rjmp	.+10     	; 0xd68 <__fpcmp_parts_f+0xac>
     d5e:	6f ef       	ldi	r22, 0xFF	; 255
     d60:	7f ef       	ldi	r23, 0xFF	; 255
     d62:	02 c0       	rjmp	.+4      	; 0xd68 <__fpcmp_parts_f+0xac>
     d64:	60 e0       	ldi	r22, 0x00	; 0
     d66:	70 e0       	ldi	r23, 0x00	; 0
     d68:	cb 01       	movw	r24, r22
     d6a:	1f 91       	pop	r17
     d6c:	08 95       	ret

00000d6e <DIO_voidSetPinDirection>:

/******************************************************************************
**************************** Function Implementation **************************
******************************************************************************/

void DIO_voidSetPinDirection(uint8 Copy_u8Pin, uint8 Copy_u8Mode){
     d6e:	df 93       	push	r29
     d70:	cf 93       	push	r28
     d72:	00 d0       	rcall	.+0      	; 0xd74 <DIO_voidSetPinDirection+0x6>
     d74:	cd b7       	in	r28, 0x3d	; 61
     d76:	de b7       	in	r29, 0x3e	; 62
     d78:	89 83       	std	Y+1, r24	; 0x01
     d7a:	6a 83       	std	Y+2, r22	; 0x02

	if(DIO_OUTPUT == Copy_u8Mode){
     d7c:	8a 81       	ldd	r24, Y+2	; 0x02
     d7e:	81 30       	cpi	r24, 0x01	; 1
     d80:	09 f0       	breq	.+2      	; 0xd84 <DIO_voidSetPinDirection+0x16>
     d82:	70 c0       	rjmp	.+224    	; 0xe64 <DIO_voidSetPinDirection+0xf6>
	
		if((Copy_u8Pin >= 0) && (Copy_u8Pin <= 7)){
     d84:	89 81       	ldd	r24, Y+1	; 0x01
     d86:	88 30       	cpi	r24, 0x08	; 8
     d88:	a0 f4       	brcc	.+40     	; 0xdb2 <DIO_voidSetPinDirection+0x44>

			SET_BIT(DDRA, Copy_u8Pin);
     d8a:	aa e3       	ldi	r26, 0x3A	; 58
     d8c:	b0 e0       	ldi	r27, 0x00	; 0
     d8e:	ea e3       	ldi	r30, 0x3A	; 58
     d90:	f0 e0       	ldi	r31, 0x00	; 0
     d92:	80 81       	ld	r24, Z
     d94:	48 2f       	mov	r20, r24
     d96:	89 81       	ldd	r24, Y+1	; 0x01
     d98:	28 2f       	mov	r18, r24
     d9a:	30 e0       	ldi	r19, 0x00	; 0
     d9c:	81 e0       	ldi	r24, 0x01	; 1
     d9e:	90 e0       	ldi	r25, 0x00	; 0
     da0:	02 2e       	mov	r0, r18
     da2:	02 c0       	rjmp	.+4      	; 0xda8 <DIO_voidSetPinDirection+0x3a>
     da4:	88 0f       	add	r24, r24
     da6:	99 1f       	adc	r25, r25
     da8:	0a 94       	dec	r0
     daa:	e2 f7       	brpl	.-8      	; 0xda4 <DIO_voidSetPinDirection+0x36>
     dac:	84 2b       	or	r24, r20
     dae:	8c 93       	st	X, r24
     db0:	ce c0       	rjmp	.+412    	; 0xf4e <DIO_voidSetPinDirection+0x1e0>
		}

		else if((Copy_u8Pin >= 8) && (Copy_u8Pin <= 15)){
     db2:	89 81       	ldd	r24, Y+1	; 0x01
     db4:	88 30       	cpi	r24, 0x08	; 8
     db6:	d0 f0       	brcs	.+52     	; 0xdec <DIO_voidSetPinDirection+0x7e>
     db8:	89 81       	ldd	r24, Y+1	; 0x01
     dba:	80 31       	cpi	r24, 0x10	; 16
     dbc:	b8 f4       	brcc	.+46     	; 0xdec <DIO_voidSetPinDirection+0x7e>

			SET_BIT(DDRB, (Copy_u8Pin-8));
     dbe:	a7 e3       	ldi	r26, 0x37	; 55
     dc0:	b0 e0       	ldi	r27, 0x00	; 0
     dc2:	e7 e3       	ldi	r30, 0x37	; 55
     dc4:	f0 e0       	ldi	r31, 0x00	; 0
     dc6:	80 81       	ld	r24, Z
     dc8:	48 2f       	mov	r20, r24
     dca:	89 81       	ldd	r24, Y+1	; 0x01
     dcc:	88 2f       	mov	r24, r24
     dce:	90 e0       	ldi	r25, 0x00	; 0
     dd0:	9c 01       	movw	r18, r24
     dd2:	28 50       	subi	r18, 0x08	; 8
     dd4:	30 40       	sbci	r19, 0x00	; 0
     dd6:	81 e0       	ldi	r24, 0x01	; 1
     dd8:	90 e0       	ldi	r25, 0x00	; 0
     dda:	02 2e       	mov	r0, r18
     ddc:	02 c0       	rjmp	.+4      	; 0xde2 <DIO_voidSetPinDirection+0x74>
     dde:	88 0f       	add	r24, r24
     de0:	99 1f       	adc	r25, r25
     de2:	0a 94       	dec	r0
     de4:	e2 f7       	brpl	.-8      	; 0xdde <DIO_voidSetPinDirection+0x70>
     de6:	84 2b       	or	r24, r20
     de8:	8c 93       	st	X, r24
     dea:	b1 c0       	rjmp	.+354    	; 0xf4e <DIO_voidSetPinDirection+0x1e0>
		}

		else if((Copy_u8Pin >= 16) && (Copy_u8Pin <= 23)){
     dec:	89 81       	ldd	r24, Y+1	; 0x01
     dee:	80 31       	cpi	r24, 0x10	; 16
     df0:	d0 f0       	brcs	.+52     	; 0xe26 <DIO_voidSetPinDirection+0xb8>
     df2:	89 81       	ldd	r24, Y+1	; 0x01
     df4:	88 31       	cpi	r24, 0x18	; 24
     df6:	b8 f4       	brcc	.+46     	; 0xe26 <DIO_voidSetPinDirection+0xb8>

			SET_BIT(DDRC, (Copy_u8Pin-16));
     df8:	a4 e3       	ldi	r26, 0x34	; 52
     dfa:	b0 e0       	ldi	r27, 0x00	; 0
     dfc:	e4 e3       	ldi	r30, 0x34	; 52
     dfe:	f0 e0       	ldi	r31, 0x00	; 0
     e00:	80 81       	ld	r24, Z
     e02:	48 2f       	mov	r20, r24
     e04:	89 81       	ldd	r24, Y+1	; 0x01
     e06:	88 2f       	mov	r24, r24
     e08:	90 e0       	ldi	r25, 0x00	; 0
     e0a:	9c 01       	movw	r18, r24
     e0c:	20 51       	subi	r18, 0x10	; 16
     e0e:	30 40       	sbci	r19, 0x00	; 0
     e10:	81 e0       	ldi	r24, 0x01	; 1
     e12:	90 e0       	ldi	r25, 0x00	; 0
     e14:	02 2e       	mov	r0, r18
     e16:	02 c0       	rjmp	.+4      	; 0xe1c <DIO_voidSetPinDirection+0xae>
     e18:	88 0f       	add	r24, r24
     e1a:	99 1f       	adc	r25, r25
     e1c:	0a 94       	dec	r0
     e1e:	e2 f7       	brpl	.-8      	; 0xe18 <DIO_voidSetPinDirection+0xaa>
     e20:	84 2b       	or	r24, r20
     e22:	8c 93       	st	X, r24
     e24:	94 c0       	rjmp	.+296    	; 0xf4e <DIO_voidSetPinDirection+0x1e0>
		}
		
		else if((Copy_u8Pin >= 24) && (Copy_u8Pin <= 31)){
     e26:	89 81       	ldd	r24, Y+1	; 0x01
     e28:	88 31       	cpi	r24, 0x18	; 24
     e2a:	08 f4       	brcc	.+2      	; 0xe2e <DIO_voidSetPinDirection+0xc0>
     e2c:	90 c0       	rjmp	.+288    	; 0xf4e <DIO_voidSetPinDirection+0x1e0>
     e2e:	89 81       	ldd	r24, Y+1	; 0x01
     e30:	80 32       	cpi	r24, 0x20	; 32
     e32:	08 f0       	brcs	.+2      	; 0xe36 <DIO_voidSetPinDirection+0xc8>
     e34:	8c c0       	rjmp	.+280    	; 0xf4e <DIO_voidSetPinDirection+0x1e0>

			SET_BIT(DDRD, (Copy_u8Pin-24));
     e36:	a1 e3       	ldi	r26, 0x31	; 49
     e38:	b0 e0       	ldi	r27, 0x00	; 0
     e3a:	e1 e3       	ldi	r30, 0x31	; 49
     e3c:	f0 e0       	ldi	r31, 0x00	; 0
     e3e:	80 81       	ld	r24, Z
     e40:	48 2f       	mov	r20, r24
     e42:	89 81       	ldd	r24, Y+1	; 0x01
     e44:	88 2f       	mov	r24, r24
     e46:	90 e0       	ldi	r25, 0x00	; 0
     e48:	9c 01       	movw	r18, r24
     e4a:	28 51       	subi	r18, 0x18	; 24
     e4c:	30 40       	sbci	r19, 0x00	; 0
     e4e:	81 e0       	ldi	r24, 0x01	; 1
     e50:	90 e0       	ldi	r25, 0x00	; 0
     e52:	02 2e       	mov	r0, r18
     e54:	02 c0       	rjmp	.+4      	; 0xe5a <DIO_voidSetPinDirection+0xec>
     e56:	88 0f       	add	r24, r24
     e58:	99 1f       	adc	r25, r25
     e5a:	0a 94       	dec	r0
     e5c:	e2 f7       	brpl	.-8      	; 0xe56 <DIO_voidSetPinDirection+0xe8>
     e5e:	84 2b       	or	r24, r20
     e60:	8c 93       	st	X, r24
     e62:	75 c0       	rjmp	.+234    	; 0xf4e <DIO_voidSetPinDirection+0x1e0>

		else{    /* return error  */   }

	}
	
	else if(DIO_INPUT == Copy_u8Mode){
     e64:	8a 81       	ldd	r24, Y+2	; 0x02
     e66:	88 23       	and	r24, r24
     e68:	09 f0       	breq	.+2      	; 0xe6c <DIO_voidSetPinDirection+0xfe>
     e6a:	71 c0       	rjmp	.+226    	; 0xf4e <DIO_voidSetPinDirection+0x1e0>
	
		if((Copy_u8Pin >= 0) && (Copy_u8Pin <= 7)){
     e6c:	89 81       	ldd	r24, Y+1	; 0x01
     e6e:	88 30       	cpi	r24, 0x08	; 8
     e70:	a8 f4       	brcc	.+42     	; 0xe9c <DIO_voidSetPinDirection+0x12e>

			CLR_BIT(DDRA, Copy_u8Pin);
     e72:	aa e3       	ldi	r26, 0x3A	; 58
     e74:	b0 e0       	ldi	r27, 0x00	; 0
     e76:	ea e3       	ldi	r30, 0x3A	; 58
     e78:	f0 e0       	ldi	r31, 0x00	; 0
     e7a:	80 81       	ld	r24, Z
     e7c:	48 2f       	mov	r20, r24
     e7e:	89 81       	ldd	r24, Y+1	; 0x01
     e80:	28 2f       	mov	r18, r24
     e82:	30 e0       	ldi	r19, 0x00	; 0
     e84:	81 e0       	ldi	r24, 0x01	; 1
     e86:	90 e0       	ldi	r25, 0x00	; 0
     e88:	02 2e       	mov	r0, r18
     e8a:	02 c0       	rjmp	.+4      	; 0xe90 <DIO_voidSetPinDirection+0x122>
     e8c:	88 0f       	add	r24, r24
     e8e:	99 1f       	adc	r25, r25
     e90:	0a 94       	dec	r0
     e92:	e2 f7       	brpl	.-8      	; 0xe8c <DIO_voidSetPinDirection+0x11e>
     e94:	80 95       	com	r24
     e96:	84 23       	and	r24, r20
     e98:	8c 93       	st	X, r24
     e9a:	59 c0       	rjmp	.+178    	; 0xf4e <DIO_voidSetPinDirection+0x1e0>
		}

		else if((Copy_u8Pin >= 8) && (Copy_u8Pin <= 15)){
     e9c:	89 81       	ldd	r24, Y+1	; 0x01
     e9e:	88 30       	cpi	r24, 0x08	; 8
     ea0:	d8 f0       	brcs	.+54     	; 0xed8 <DIO_voidSetPinDirection+0x16a>
     ea2:	89 81       	ldd	r24, Y+1	; 0x01
     ea4:	80 31       	cpi	r24, 0x10	; 16
     ea6:	c0 f4       	brcc	.+48     	; 0xed8 <DIO_voidSetPinDirection+0x16a>

			CLR_BIT(DDRB, (Copy_u8Pin-8));
     ea8:	a7 e3       	ldi	r26, 0x37	; 55
     eaa:	b0 e0       	ldi	r27, 0x00	; 0
     eac:	e7 e3       	ldi	r30, 0x37	; 55
     eae:	f0 e0       	ldi	r31, 0x00	; 0
     eb0:	80 81       	ld	r24, Z
     eb2:	48 2f       	mov	r20, r24
     eb4:	89 81       	ldd	r24, Y+1	; 0x01
     eb6:	88 2f       	mov	r24, r24
     eb8:	90 e0       	ldi	r25, 0x00	; 0
     eba:	9c 01       	movw	r18, r24
     ebc:	28 50       	subi	r18, 0x08	; 8
     ebe:	30 40       	sbci	r19, 0x00	; 0
     ec0:	81 e0       	ldi	r24, 0x01	; 1
     ec2:	90 e0       	ldi	r25, 0x00	; 0
     ec4:	02 2e       	mov	r0, r18
     ec6:	02 c0       	rjmp	.+4      	; 0xecc <DIO_voidSetPinDirection+0x15e>
     ec8:	88 0f       	add	r24, r24
     eca:	99 1f       	adc	r25, r25
     ecc:	0a 94       	dec	r0
     ece:	e2 f7       	brpl	.-8      	; 0xec8 <DIO_voidSetPinDirection+0x15a>
     ed0:	80 95       	com	r24
     ed2:	84 23       	and	r24, r20
     ed4:	8c 93       	st	X, r24
     ed6:	3b c0       	rjmp	.+118    	; 0xf4e <DIO_voidSetPinDirection+0x1e0>
		}

		else if((Copy_u8Pin >= 16) && (Copy_u8Pin <= 23)){
     ed8:	89 81       	ldd	r24, Y+1	; 0x01
     eda:	80 31       	cpi	r24, 0x10	; 16
     edc:	d8 f0       	brcs	.+54     	; 0xf14 <DIO_voidSetPinDirection+0x1a6>
     ede:	89 81       	ldd	r24, Y+1	; 0x01
     ee0:	88 31       	cpi	r24, 0x18	; 24
     ee2:	c0 f4       	brcc	.+48     	; 0xf14 <DIO_voidSetPinDirection+0x1a6>

			CLR_BIT(DDRC, (Copy_u8Pin-16));
     ee4:	a4 e3       	ldi	r26, 0x34	; 52
     ee6:	b0 e0       	ldi	r27, 0x00	; 0
     ee8:	e4 e3       	ldi	r30, 0x34	; 52
     eea:	f0 e0       	ldi	r31, 0x00	; 0
     eec:	80 81       	ld	r24, Z
     eee:	48 2f       	mov	r20, r24
     ef0:	89 81       	ldd	r24, Y+1	; 0x01
     ef2:	88 2f       	mov	r24, r24
     ef4:	90 e0       	ldi	r25, 0x00	; 0
     ef6:	9c 01       	movw	r18, r24
     ef8:	20 51       	subi	r18, 0x10	; 16
     efa:	30 40       	sbci	r19, 0x00	; 0
     efc:	81 e0       	ldi	r24, 0x01	; 1
     efe:	90 e0       	ldi	r25, 0x00	; 0
     f00:	02 2e       	mov	r0, r18
     f02:	02 c0       	rjmp	.+4      	; 0xf08 <DIO_voidSetPinDirection+0x19a>
     f04:	88 0f       	add	r24, r24
     f06:	99 1f       	adc	r25, r25
     f08:	0a 94       	dec	r0
     f0a:	e2 f7       	brpl	.-8      	; 0xf04 <DIO_voidSetPinDirection+0x196>
     f0c:	80 95       	com	r24
     f0e:	84 23       	and	r24, r20
     f10:	8c 93       	st	X, r24
     f12:	1d c0       	rjmp	.+58     	; 0xf4e <DIO_voidSetPinDirection+0x1e0>
		}
		
		else if((Copy_u8Pin >= 24) && (Copy_u8Pin <= 31)){
     f14:	89 81       	ldd	r24, Y+1	; 0x01
     f16:	88 31       	cpi	r24, 0x18	; 24
     f18:	d0 f0       	brcs	.+52     	; 0xf4e <DIO_voidSetPinDirection+0x1e0>
     f1a:	89 81       	ldd	r24, Y+1	; 0x01
     f1c:	80 32       	cpi	r24, 0x20	; 32
     f1e:	b8 f4       	brcc	.+46     	; 0xf4e <DIO_voidSetPinDirection+0x1e0>

			CLR_BIT(DDRD, (Copy_u8Pin-24));
     f20:	a1 e3       	ldi	r26, 0x31	; 49
     f22:	b0 e0       	ldi	r27, 0x00	; 0
     f24:	e1 e3       	ldi	r30, 0x31	; 49
     f26:	f0 e0       	ldi	r31, 0x00	; 0
     f28:	80 81       	ld	r24, Z
     f2a:	48 2f       	mov	r20, r24
     f2c:	89 81       	ldd	r24, Y+1	; 0x01
     f2e:	88 2f       	mov	r24, r24
     f30:	90 e0       	ldi	r25, 0x00	; 0
     f32:	9c 01       	movw	r18, r24
     f34:	28 51       	subi	r18, 0x18	; 24
     f36:	30 40       	sbci	r19, 0x00	; 0
     f38:	81 e0       	ldi	r24, 0x01	; 1
     f3a:	90 e0       	ldi	r25, 0x00	; 0
     f3c:	02 2e       	mov	r0, r18
     f3e:	02 c0       	rjmp	.+4      	; 0xf44 <DIO_voidSetPinDirection+0x1d6>
     f40:	88 0f       	add	r24, r24
     f42:	99 1f       	adc	r25, r25
     f44:	0a 94       	dec	r0
     f46:	e2 f7       	brpl	.-8      	; 0xf40 <DIO_voidSetPinDirection+0x1d2>
     f48:	80 95       	com	r24
     f4a:	84 23       	and	r24, r20
     f4c:	8c 93       	st	X, r24
		else{    /* return error  */   }
	}
	
	else{    /* return error  */   }

}
     f4e:	0f 90       	pop	r0
     f50:	0f 90       	pop	r0
     f52:	cf 91       	pop	r28
     f54:	df 91       	pop	r29
     f56:	08 95       	ret

00000f58 <DIO_voidSetPinValue>:


void DIO_voidSetPinValue(uint8 Copy_u8Pin, uint8 Copy_u8Value){
     f58:	df 93       	push	r29
     f5a:	cf 93       	push	r28
     f5c:	00 d0       	rcall	.+0      	; 0xf5e <DIO_voidSetPinValue+0x6>
     f5e:	cd b7       	in	r28, 0x3d	; 61
     f60:	de b7       	in	r29, 0x3e	; 62
     f62:	89 83       	std	Y+1, r24	; 0x01
     f64:	6a 83       	std	Y+2, r22	; 0x02

	if(DIO_HIGH == Copy_u8Value){
     f66:	8a 81       	ldd	r24, Y+2	; 0x02
     f68:	81 30       	cpi	r24, 0x01	; 1
     f6a:	09 f0       	breq	.+2      	; 0xf6e <DIO_voidSetPinValue+0x16>
     f6c:	70 c0       	rjmp	.+224    	; 0x104e <DIO_voidSetPinValue+0xf6>
	
		if((Copy_u8Pin >= 0) && (Copy_u8Pin <= 7)){
     f6e:	89 81       	ldd	r24, Y+1	; 0x01
     f70:	88 30       	cpi	r24, 0x08	; 8
     f72:	a0 f4       	brcc	.+40     	; 0xf9c <DIO_voidSetPinValue+0x44>

			SET_BIT(PORTA, Copy_u8Pin);
     f74:	ab e3       	ldi	r26, 0x3B	; 59
     f76:	b0 e0       	ldi	r27, 0x00	; 0
     f78:	eb e3       	ldi	r30, 0x3B	; 59
     f7a:	f0 e0       	ldi	r31, 0x00	; 0
     f7c:	80 81       	ld	r24, Z
     f7e:	48 2f       	mov	r20, r24
     f80:	89 81       	ldd	r24, Y+1	; 0x01
     f82:	28 2f       	mov	r18, r24
     f84:	30 e0       	ldi	r19, 0x00	; 0
     f86:	81 e0       	ldi	r24, 0x01	; 1
     f88:	90 e0       	ldi	r25, 0x00	; 0
     f8a:	02 2e       	mov	r0, r18
     f8c:	02 c0       	rjmp	.+4      	; 0xf92 <DIO_voidSetPinValue+0x3a>
     f8e:	88 0f       	add	r24, r24
     f90:	99 1f       	adc	r25, r25
     f92:	0a 94       	dec	r0
     f94:	e2 f7       	brpl	.-8      	; 0xf8e <DIO_voidSetPinValue+0x36>
     f96:	84 2b       	or	r24, r20
     f98:	8c 93       	st	X, r24
     f9a:	ce c0       	rjmp	.+412    	; 0x1138 <DIO_voidSetPinValue+0x1e0>
		}

		else if((Copy_u8Pin >= 8) && (Copy_u8Pin <= 15)){
     f9c:	89 81       	ldd	r24, Y+1	; 0x01
     f9e:	88 30       	cpi	r24, 0x08	; 8
     fa0:	d0 f0       	brcs	.+52     	; 0xfd6 <DIO_voidSetPinValue+0x7e>
     fa2:	89 81       	ldd	r24, Y+1	; 0x01
     fa4:	80 31       	cpi	r24, 0x10	; 16
     fa6:	b8 f4       	brcc	.+46     	; 0xfd6 <DIO_voidSetPinValue+0x7e>

			SET_BIT(PORTB, (Copy_u8Pin-8));
     fa8:	a8 e3       	ldi	r26, 0x38	; 56
     faa:	b0 e0       	ldi	r27, 0x00	; 0
     fac:	e8 e3       	ldi	r30, 0x38	; 56
     fae:	f0 e0       	ldi	r31, 0x00	; 0
     fb0:	80 81       	ld	r24, Z
     fb2:	48 2f       	mov	r20, r24
     fb4:	89 81       	ldd	r24, Y+1	; 0x01
     fb6:	88 2f       	mov	r24, r24
     fb8:	90 e0       	ldi	r25, 0x00	; 0
     fba:	9c 01       	movw	r18, r24
     fbc:	28 50       	subi	r18, 0x08	; 8
     fbe:	30 40       	sbci	r19, 0x00	; 0
     fc0:	81 e0       	ldi	r24, 0x01	; 1
     fc2:	90 e0       	ldi	r25, 0x00	; 0
     fc4:	02 2e       	mov	r0, r18
     fc6:	02 c0       	rjmp	.+4      	; 0xfcc <DIO_voidSetPinValue+0x74>
     fc8:	88 0f       	add	r24, r24
     fca:	99 1f       	adc	r25, r25
     fcc:	0a 94       	dec	r0
     fce:	e2 f7       	brpl	.-8      	; 0xfc8 <DIO_voidSetPinValue+0x70>
     fd0:	84 2b       	or	r24, r20
     fd2:	8c 93       	st	X, r24
     fd4:	b1 c0       	rjmp	.+354    	; 0x1138 <DIO_voidSetPinValue+0x1e0>
		}

		else if((Copy_u8Pin >= 16) && (Copy_u8Pin <= 23)){
     fd6:	89 81       	ldd	r24, Y+1	; 0x01
     fd8:	80 31       	cpi	r24, 0x10	; 16
     fda:	d0 f0       	brcs	.+52     	; 0x1010 <DIO_voidSetPinValue+0xb8>
     fdc:	89 81       	ldd	r24, Y+1	; 0x01
     fde:	88 31       	cpi	r24, 0x18	; 24
     fe0:	b8 f4       	brcc	.+46     	; 0x1010 <DIO_voidSetPinValue+0xb8>

			SET_BIT(PORTC, (Copy_u8Pin-16));
     fe2:	a5 e3       	ldi	r26, 0x35	; 53
     fe4:	b0 e0       	ldi	r27, 0x00	; 0
     fe6:	e5 e3       	ldi	r30, 0x35	; 53
     fe8:	f0 e0       	ldi	r31, 0x00	; 0
     fea:	80 81       	ld	r24, Z
     fec:	48 2f       	mov	r20, r24
     fee:	89 81       	ldd	r24, Y+1	; 0x01
     ff0:	88 2f       	mov	r24, r24
     ff2:	90 e0       	ldi	r25, 0x00	; 0
     ff4:	9c 01       	movw	r18, r24
     ff6:	20 51       	subi	r18, 0x10	; 16
     ff8:	30 40       	sbci	r19, 0x00	; 0
     ffa:	81 e0       	ldi	r24, 0x01	; 1
     ffc:	90 e0       	ldi	r25, 0x00	; 0
     ffe:	02 2e       	mov	r0, r18
    1000:	02 c0       	rjmp	.+4      	; 0x1006 <DIO_voidSetPinValue+0xae>
    1002:	88 0f       	add	r24, r24
    1004:	99 1f       	adc	r25, r25
    1006:	0a 94       	dec	r0
    1008:	e2 f7       	brpl	.-8      	; 0x1002 <DIO_voidSetPinValue+0xaa>
    100a:	84 2b       	or	r24, r20
    100c:	8c 93       	st	X, r24
    100e:	94 c0       	rjmp	.+296    	; 0x1138 <DIO_voidSetPinValue+0x1e0>
		}
		
		else if((Copy_u8Pin >= 24) && (Copy_u8Pin <= 31)){
    1010:	89 81       	ldd	r24, Y+1	; 0x01
    1012:	88 31       	cpi	r24, 0x18	; 24
    1014:	08 f4       	brcc	.+2      	; 0x1018 <DIO_voidSetPinValue+0xc0>
    1016:	90 c0       	rjmp	.+288    	; 0x1138 <DIO_voidSetPinValue+0x1e0>
    1018:	89 81       	ldd	r24, Y+1	; 0x01
    101a:	80 32       	cpi	r24, 0x20	; 32
    101c:	08 f0       	brcs	.+2      	; 0x1020 <DIO_voidSetPinValue+0xc8>
    101e:	8c c0       	rjmp	.+280    	; 0x1138 <DIO_voidSetPinValue+0x1e0>

			SET_BIT(PORTD, (Copy_u8Pin-24));
    1020:	a2 e3       	ldi	r26, 0x32	; 50
    1022:	b0 e0       	ldi	r27, 0x00	; 0
    1024:	e2 e3       	ldi	r30, 0x32	; 50
    1026:	f0 e0       	ldi	r31, 0x00	; 0
    1028:	80 81       	ld	r24, Z
    102a:	48 2f       	mov	r20, r24
    102c:	89 81       	ldd	r24, Y+1	; 0x01
    102e:	88 2f       	mov	r24, r24
    1030:	90 e0       	ldi	r25, 0x00	; 0
    1032:	9c 01       	movw	r18, r24
    1034:	28 51       	subi	r18, 0x18	; 24
    1036:	30 40       	sbci	r19, 0x00	; 0
    1038:	81 e0       	ldi	r24, 0x01	; 1
    103a:	90 e0       	ldi	r25, 0x00	; 0
    103c:	02 2e       	mov	r0, r18
    103e:	02 c0       	rjmp	.+4      	; 0x1044 <DIO_voidSetPinValue+0xec>
    1040:	88 0f       	add	r24, r24
    1042:	99 1f       	adc	r25, r25
    1044:	0a 94       	dec	r0
    1046:	e2 f7       	brpl	.-8      	; 0x1040 <DIO_voidSetPinValue+0xe8>
    1048:	84 2b       	or	r24, r20
    104a:	8c 93       	st	X, r24
    104c:	75 c0       	rjmp	.+234    	; 0x1138 <DIO_voidSetPinValue+0x1e0>
		}

		else{    /* return error  */   }
	}
	
	else if(DIO_LOW == Copy_u8Value){
    104e:	8a 81       	ldd	r24, Y+2	; 0x02
    1050:	88 23       	and	r24, r24
    1052:	09 f0       	breq	.+2      	; 0x1056 <DIO_voidSetPinValue+0xfe>
    1054:	71 c0       	rjmp	.+226    	; 0x1138 <DIO_voidSetPinValue+0x1e0>

		if((Copy_u8Pin >= 0) && (Copy_u8Pin <= 7)){
    1056:	89 81       	ldd	r24, Y+1	; 0x01
    1058:	88 30       	cpi	r24, 0x08	; 8
    105a:	a8 f4       	brcc	.+42     	; 0x1086 <DIO_voidSetPinValue+0x12e>

			CLR_BIT(PORTA, Copy_u8Pin);
    105c:	ab e3       	ldi	r26, 0x3B	; 59
    105e:	b0 e0       	ldi	r27, 0x00	; 0
    1060:	eb e3       	ldi	r30, 0x3B	; 59
    1062:	f0 e0       	ldi	r31, 0x00	; 0
    1064:	80 81       	ld	r24, Z
    1066:	48 2f       	mov	r20, r24
    1068:	89 81       	ldd	r24, Y+1	; 0x01
    106a:	28 2f       	mov	r18, r24
    106c:	30 e0       	ldi	r19, 0x00	; 0
    106e:	81 e0       	ldi	r24, 0x01	; 1
    1070:	90 e0       	ldi	r25, 0x00	; 0
    1072:	02 2e       	mov	r0, r18
    1074:	02 c0       	rjmp	.+4      	; 0x107a <DIO_voidSetPinValue+0x122>
    1076:	88 0f       	add	r24, r24
    1078:	99 1f       	adc	r25, r25
    107a:	0a 94       	dec	r0
    107c:	e2 f7       	brpl	.-8      	; 0x1076 <DIO_voidSetPinValue+0x11e>
    107e:	80 95       	com	r24
    1080:	84 23       	and	r24, r20
    1082:	8c 93       	st	X, r24
    1084:	59 c0       	rjmp	.+178    	; 0x1138 <DIO_voidSetPinValue+0x1e0>
		}

		else if((Copy_u8Pin >= 8) && (Copy_u8Pin <= 15)){
    1086:	89 81       	ldd	r24, Y+1	; 0x01
    1088:	88 30       	cpi	r24, 0x08	; 8
    108a:	d8 f0       	brcs	.+54     	; 0x10c2 <DIO_voidSetPinValue+0x16a>
    108c:	89 81       	ldd	r24, Y+1	; 0x01
    108e:	80 31       	cpi	r24, 0x10	; 16
    1090:	c0 f4       	brcc	.+48     	; 0x10c2 <DIO_voidSetPinValue+0x16a>

			CLR_BIT(PORTB, (Copy_u8Pin-8));
    1092:	a8 e3       	ldi	r26, 0x38	; 56
    1094:	b0 e0       	ldi	r27, 0x00	; 0
    1096:	e8 e3       	ldi	r30, 0x38	; 56
    1098:	f0 e0       	ldi	r31, 0x00	; 0
    109a:	80 81       	ld	r24, Z
    109c:	48 2f       	mov	r20, r24
    109e:	89 81       	ldd	r24, Y+1	; 0x01
    10a0:	88 2f       	mov	r24, r24
    10a2:	90 e0       	ldi	r25, 0x00	; 0
    10a4:	9c 01       	movw	r18, r24
    10a6:	28 50       	subi	r18, 0x08	; 8
    10a8:	30 40       	sbci	r19, 0x00	; 0
    10aa:	81 e0       	ldi	r24, 0x01	; 1
    10ac:	90 e0       	ldi	r25, 0x00	; 0
    10ae:	02 2e       	mov	r0, r18
    10b0:	02 c0       	rjmp	.+4      	; 0x10b6 <DIO_voidSetPinValue+0x15e>
    10b2:	88 0f       	add	r24, r24
    10b4:	99 1f       	adc	r25, r25
    10b6:	0a 94       	dec	r0
    10b8:	e2 f7       	brpl	.-8      	; 0x10b2 <DIO_voidSetPinValue+0x15a>
    10ba:	80 95       	com	r24
    10bc:	84 23       	and	r24, r20
    10be:	8c 93       	st	X, r24
    10c0:	3b c0       	rjmp	.+118    	; 0x1138 <DIO_voidSetPinValue+0x1e0>
		}

		else if((Copy_u8Pin >= 16) && (Copy_u8Pin <= 23)){
    10c2:	89 81       	ldd	r24, Y+1	; 0x01
    10c4:	80 31       	cpi	r24, 0x10	; 16
    10c6:	d8 f0       	brcs	.+54     	; 0x10fe <DIO_voidSetPinValue+0x1a6>
    10c8:	89 81       	ldd	r24, Y+1	; 0x01
    10ca:	88 31       	cpi	r24, 0x18	; 24
    10cc:	c0 f4       	brcc	.+48     	; 0x10fe <DIO_voidSetPinValue+0x1a6>

			CLR_BIT(PORTC, (Copy_u8Pin-16));
    10ce:	a5 e3       	ldi	r26, 0x35	; 53
    10d0:	b0 e0       	ldi	r27, 0x00	; 0
    10d2:	e5 e3       	ldi	r30, 0x35	; 53
    10d4:	f0 e0       	ldi	r31, 0x00	; 0
    10d6:	80 81       	ld	r24, Z
    10d8:	48 2f       	mov	r20, r24
    10da:	89 81       	ldd	r24, Y+1	; 0x01
    10dc:	88 2f       	mov	r24, r24
    10de:	90 e0       	ldi	r25, 0x00	; 0
    10e0:	9c 01       	movw	r18, r24
    10e2:	20 51       	subi	r18, 0x10	; 16
    10e4:	30 40       	sbci	r19, 0x00	; 0
    10e6:	81 e0       	ldi	r24, 0x01	; 1
    10e8:	90 e0       	ldi	r25, 0x00	; 0
    10ea:	02 2e       	mov	r0, r18
    10ec:	02 c0       	rjmp	.+4      	; 0x10f2 <DIO_voidSetPinValue+0x19a>
    10ee:	88 0f       	add	r24, r24
    10f0:	99 1f       	adc	r25, r25
    10f2:	0a 94       	dec	r0
    10f4:	e2 f7       	brpl	.-8      	; 0x10ee <DIO_voidSetPinValue+0x196>
    10f6:	80 95       	com	r24
    10f8:	84 23       	and	r24, r20
    10fa:	8c 93       	st	X, r24
    10fc:	1d c0       	rjmp	.+58     	; 0x1138 <DIO_voidSetPinValue+0x1e0>
		}
		
		else if((Copy_u8Pin >= 24) && (Copy_u8Pin <= 31)){
    10fe:	89 81       	ldd	r24, Y+1	; 0x01
    1100:	88 31       	cpi	r24, 0x18	; 24
    1102:	d0 f0       	brcs	.+52     	; 0x1138 <DIO_voidSetPinValue+0x1e0>
    1104:	89 81       	ldd	r24, Y+1	; 0x01
    1106:	80 32       	cpi	r24, 0x20	; 32
    1108:	b8 f4       	brcc	.+46     	; 0x1138 <DIO_voidSetPinValue+0x1e0>

			CLR_BIT(PORTD, (Copy_u8Pin-24));
    110a:	a2 e3       	ldi	r26, 0x32	; 50
    110c:	b0 e0       	ldi	r27, 0x00	; 0
    110e:	e2 e3       	ldi	r30, 0x32	; 50
    1110:	f0 e0       	ldi	r31, 0x00	; 0
    1112:	80 81       	ld	r24, Z
    1114:	48 2f       	mov	r20, r24
    1116:	89 81       	ldd	r24, Y+1	; 0x01
    1118:	88 2f       	mov	r24, r24
    111a:	90 e0       	ldi	r25, 0x00	; 0
    111c:	9c 01       	movw	r18, r24
    111e:	28 51       	subi	r18, 0x18	; 24
    1120:	30 40       	sbci	r19, 0x00	; 0
    1122:	81 e0       	ldi	r24, 0x01	; 1
    1124:	90 e0       	ldi	r25, 0x00	; 0
    1126:	02 2e       	mov	r0, r18
    1128:	02 c0       	rjmp	.+4      	; 0x112e <DIO_voidSetPinValue+0x1d6>
    112a:	88 0f       	add	r24, r24
    112c:	99 1f       	adc	r25, r25
    112e:	0a 94       	dec	r0
    1130:	e2 f7       	brpl	.-8      	; 0x112a <DIO_voidSetPinValue+0x1d2>
    1132:	80 95       	com	r24
    1134:	84 23       	and	r24, r20
    1136:	8c 93       	st	X, r24

	}
	
	else{    /* return error  */   }

}
    1138:	0f 90       	pop	r0
    113a:	0f 90       	pop	r0
    113c:	cf 91       	pop	r28
    113e:	df 91       	pop	r29
    1140:	08 95       	ret

00001142 <DIO_u8GetPinValue>:


uint8 DIO_u8GetPinValue(uint8 Copy_u8Pin){
    1142:	df 93       	push	r29
    1144:	cf 93       	push	r28
    1146:	00 d0       	rcall	.+0      	; 0x1148 <DIO_u8GetPinValue+0x6>
    1148:	cd b7       	in	r28, 0x3d	; 61
    114a:	de b7       	in	r29, 0x3e	; 62
    114c:	8a 83       	std	Y+2, r24	; 0x02

	uint8 Local_u8Result = 0; 
    114e:	19 82       	std	Y+1, r1	; 0x01

	if((Copy_u8Pin >= 0) && (Copy_u8Pin <= 7)){
    1150:	8a 81       	ldd	r24, Y+2	; 0x02
    1152:	88 30       	cpi	r24, 0x08	; 8
    1154:	90 f4       	brcc	.+36     	; 0x117a <DIO_u8GetPinValue+0x38>

		Local_u8Result = GET_BIT(PINA, Copy_u8Pin);
    1156:	e9 e3       	ldi	r30, 0x39	; 57
    1158:	f0 e0       	ldi	r31, 0x00	; 0
    115a:	80 81       	ld	r24, Z
    115c:	28 2f       	mov	r18, r24
    115e:	30 e0       	ldi	r19, 0x00	; 0
    1160:	8a 81       	ldd	r24, Y+2	; 0x02
    1162:	88 2f       	mov	r24, r24
    1164:	90 e0       	ldi	r25, 0x00	; 0
    1166:	a9 01       	movw	r20, r18
    1168:	02 c0       	rjmp	.+4      	; 0x116e <DIO_u8GetPinValue+0x2c>
    116a:	55 95       	asr	r21
    116c:	47 95       	ror	r20
    116e:	8a 95       	dec	r24
    1170:	e2 f7       	brpl	.-8      	; 0x116a <DIO_u8GetPinValue+0x28>
    1172:	ca 01       	movw	r24, r20
    1174:	81 70       	andi	r24, 0x01	; 1
    1176:	89 83       	std	Y+1, r24	; 0x01
    1178:	47 c0       	rjmp	.+142    	; 0x1208 <DIO_u8GetPinValue+0xc6>
	}
	else if((Copy_u8Pin >= 8) && (Copy_u8Pin <= 15)){
    117a:	8a 81       	ldd	r24, Y+2	; 0x02
    117c:	88 30       	cpi	r24, 0x08	; 8
    117e:	a8 f0       	brcs	.+42     	; 0x11aa <DIO_u8GetPinValue+0x68>
    1180:	8a 81       	ldd	r24, Y+2	; 0x02
    1182:	80 31       	cpi	r24, 0x10	; 16
    1184:	90 f4       	brcc	.+36     	; 0x11aa <DIO_u8GetPinValue+0x68>

		Local_u8Result = GET_BIT(PINB, Copy_u8Pin);
    1186:	e6 e3       	ldi	r30, 0x36	; 54
    1188:	f0 e0       	ldi	r31, 0x00	; 0
    118a:	80 81       	ld	r24, Z
    118c:	28 2f       	mov	r18, r24
    118e:	30 e0       	ldi	r19, 0x00	; 0
    1190:	8a 81       	ldd	r24, Y+2	; 0x02
    1192:	88 2f       	mov	r24, r24
    1194:	90 e0       	ldi	r25, 0x00	; 0
    1196:	a9 01       	movw	r20, r18
    1198:	02 c0       	rjmp	.+4      	; 0x119e <DIO_u8GetPinValue+0x5c>
    119a:	55 95       	asr	r21
    119c:	47 95       	ror	r20
    119e:	8a 95       	dec	r24
    11a0:	e2 f7       	brpl	.-8      	; 0x119a <DIO_u8GetPinValue+0x58>
    11a2:	ca 01       	movw	r24, r20
    11a4:	81 70       	andi	r24, 0x01	; 1
    11a6:	89 83       	std	Y+1, r24	; 0x01
    11a8:	2f c0       	rjmp	.+94     	; 0x1208 <DIO_u8GetPinValue+0xc6>
	}
	else if((Copy_u8Pin >= 16) && (Copy_u8Pin <= 23)){
    11aa:	8a 81       	ldd	r24, Y+2	; 0x02
    11ac:	80 31       	cpi	r24, 0x10	; 16
    11ae:	a8 f0       	brcs	.+42     	; 0x11da <DIO_u8GetPinValue+0x98>
    11b0:	8a 81       	ldd	r24, Y+2	; 0x02
    11b2:	88 31       	cpi	r24, 0x18	; 24
    11b4:	90 f4       	brcc	.+36     	; 0x11da <DIO_u8GetPinValue+0x98>

		Local_u8Result = GET_BIT(PINC, Copy_u8Pin);
    11b6:	e3 e3       	ldi	r30, 0x33	; 51
    11b8:	f0 e0       	ldi	r31, 0x00	; 0
    11ba:	80 81       	ld	r24, Z
    11bc:	28 2f       	mov	r18, r24
    11be:	30 e0       	ldi	r19, 0x00	; 0
    11c0:	8a 81       	ldd	r24, Y+2	; 0x02
    11c2:	88 2f       	mov	r24, r24
    11c4:	90 e0       	ldi	r25, 0x00	; 0
    11c6:	a9 01       	movw	r20, r18
    11c8:	02 c0       	rjmp	.+4      	; 0x11ce <DIO_u8GetPinValue+0x8c>
    11ca:	55 95       	asr	r21
    11cc:	47 95       	ror	r20
    11ce:	8a 95       	dec	r24
    11d0:	e2 f7       	brpl	.-8      	; 0x11ca <DIO_u8GetPinValue+0x88>
    11d2:	ca 01       	movw	r24, r20
    11d4:	81 70       	andi	r24, 0x01	; 1
    11d6:	89 83       	std	Y+1, r24	; 0x01
    11d8:	17 c0       	rjmp	.+46     	; 0x1208 <DIO_u8GetPinValue+0xc6>
	}
	else if((Copy_u8Pin >= 24) && (Copy_u8Pin <= 31)){
    11da:	8a 81       	ldd	r24, Y+2	; 0x02
    11dc:	88 31       	cpi	r24, 0x18	; 24
    11de:	a0 f0       	brcs	.+40     	; 0x1208 <DIO_u8GetPinValue+0xc6>
    11e0:	8a 81       	ldd	r24, Y+2	; 0x02
    11e2:	80 32       	cpi	r24, 0x20	; 32
    11e4:	88 f4       	brcc	.+34     	; 0x1208 <DIO_u8GetPinValue+0xc6>
		
		Local_u8Result = GET_BIT(PIND, Copy_u8Pin);
    11e6:	e0 e3       	ldi	r30, 0x30	; 48
    11e8:	f0 e0       	ldi	r31, 0x00	; 0
    11ea:	80 81       	ld	r24, Z
    11ec:	28 2f       	mov	r18, r24
    11ee:	30 e0       	ldi	r19, 0x00	; 0
    11f0:	8a 81       	ldd	r24, Y+2	; 0x02
    11f2:	88 2f       	mov	r24, r24
    11f4:	90 e0       	ldi	r25, 0x00	; 0
    11f6:	a9 01       	movw	r20, r18
    11f8:	02 c0       	rjmp	.+4      	; 0x11fe <DIO_u8GetPinValue+0xbc>
    11fa:	55 95       	asr	r21
    11fc:	47 95       	ror	r20
    11fe:	8a 95       	dec	r24
    1200:	e2 f7       	brpl	.-8      	; 0x11fa <DIO_u8GetPinValue+0xb8>
    1202:	ca 01       	movw	r24, r20
    1204:	81 70       	andi	r24, 0x01	; 1
    1206:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_u8Result;
    1208:	89 81       	ldd	r24, Y+1	; 0x01
}
    120a:	0f 90       	pop	r0
    120c:	0f 90       	pop	r0
    120e:	cf 91       	pop	r28
    1210:	df 91       	pop	r29
    1212:	08 95       	ret

00001214 <DIO_voidSetPortDirection>:


void DIO_voidSetPortDirection(uint8 Copy_u8Port, uint8 Copy_u8Mode){
    1214:	df 93       	push	r29
    1216:	cf 93       	push	r28
    1218:	00 d0       	rcall	.+0      	; 0x121a <DIO_voidSetPortDirection+0x6>
    121a:	00 d0       	rcall	.+0      	; 0x121c <DIO_voidSetPortDirection+0x8>
    121c:	cd b7       	in	r28, 0x3d	; 61
    121e:	de b7       	in	r29, 0x3e	; 62
    1220:	89 83       	std	Y+1, r24	; 0x01
    1222:	6a 83       	std	Y+2, r22	; 0x02
	
	switch(Copy_u8Port){ 
    1224:	89 81       	ldd	r24, Y+1	; 0x01
    1226:	28 2f       	mov	r18, r24
    1228:	30 e0       	ldi	r19, 0x00	; 0
    122a:	3c 83       	std	Y+4, r19	; 0x04
    122c:	2b 83       	std	Y+3, r18	; 0x03
    122e:	8b 81       	ldd	r24, Y+3	; 0x03
    1230:	9c 81       	ldd	r25, Y+4	; 0x04
    1232:	81 30       	cpi	r24, 0x01	; 1
    1234:	91 05       	cpc	r25, r1
    1236:	d1 f0       	breq	.+52     	; 0x126c <DIO_voidSetPortDirection+0x58>
    1238:	2b 81       	ldd	r18, Y+3	; 0x03
    123a:	3c 81       	ldd	r19, Y+4	; 0x04
    123c:	22 30       	cpi	r18, 0x02	; 2
    123e:	31 05       	cpc	r19, r1
    1240:	2c f4       	brge	.+10     	; 0x124c <DIO_voidSetPortDirection+0x38>
    1242:	8b 81       	ldd	r24, Y+3	; 0x03
    1244:	9c 81       	ldd	r25, Y+4	; 0x04
    1246:	00 97       	sbiw	r24, 0x00	; 0
    1248:	61 f0       	breq	.+24     	; 0x1262 <DIO_voidSetPortDirection+0x4e>
    124a:	1e c0       	rjmp	.+60     	; 0x1288 <DIO_voidSetPortDirection+0x74>
    124c:	2b 81       	ldd	r18, Y+3	; 0x03
    124e:	3c 81       	ldd	r19, Y+4	; 0x04
    1250:	22 30       	cpi	r18, 0x02	; 2
    1252:	31 05       	cpc	r19, r1
    1254:	81 f0       	breq	.+32     	; 0x1276 <DIO_voidSetPortDirection+0x62>
    1256:	8b 81       	ldd	r24, Y+3	; 0x03
    1258:	9c 81       	ldd	r25, Y+4	; 0x04
    125a:	83 30       	cpi	r24, 0x03	; 3
    125c:	91 05       	cpc	r25, r1
    125e:	81 f0       	breq	.+32     	; 0x1280 <DIO_voidSetPortDirection+0x6c>
    1260:	13 c0       	rjmp	.+38     	; 0x1288 <DIO_voidSetPortDirection+0x74>
	
		case DIO_PORTA:		DDRA = Copy_u8Mode;		break;
    1262:	ea e3       	ldi	r30, 0x3A	; 58
    1264:	f0 e0       	ldi	r31, 0x00	; 0
    1266:	8a 81       	ldd	r24, Y+2	; 0x02
    1268:	80 83       	st	Z, r24
    126a:	0e c0       	rjmp	.+28     	; 0x1288 <DIO_voidSetPortDirection+0x74>
		case DIO_PORTB:		DDRB = Copy_u8Mode;		break;
    126c:	e7 e3       	ldi	r30, 0x37	; 55
    126e:	f0 e0       	ldi	r31, 0x00	; 0
    1270:	8a 81       	ldd	r24, Y+2	; 0x02
    1272:	80 83       	st	Z, r24
    1274:	09 c0       	rjmp	.+18     	; 0x1288 <DIO_voidSetPortDirection+0x74>
		case DIO_PORTC:		DDRC = Copy_u8Mode;		break;
    1276:	e4 e3       	ldi	r30, 0x34	; 52
    1278:	f0 e0       	ldi	r31, 0x00	; 0
    127a:	8a 81       	ldd	r24, Y+2	; 0x02
    127c:	80 83       	st	Z, r24
    127e:	04 c0       	rjmp	.+8      	; 0x1288 <DIO_voidSetPortDirection+0x74>
		case DIO_PORTD:		DDRD = Copy_u8Mode;		break;
    1280:	e1 e3       	ldi	r30, 0x31	; 49
    1282:	f0 e0       	ldi	r31, 0x00	; 0
    1284:	8a 81       	ldd	r24, Y+2	; 0x02
    1286:	80 83       	st	Z, r24
		
	}
	
}
    1288:	0f 90       	pop	r0
    128a:	0f 90       	pop	r0
    128c:	0f 90       	pop	r0
    128e:	0f 90       	pop	r0
    1290:	cf 91       	pop	r28
    1292:	df 91       	pop	r29
    1294:	08 95       	ret

00001296 <DIO_voidSetPortValue>:


void DIO_voidSetPortValue(uint8 Copy_u8Port, uint8 Copy_u8Value){
    1296:	df 93       	push	r29
    1298:	cf 93       	push	r28
    129a:	00 d0       	rcall	.+0      	; 0x129c <DIO_voidSetPortValue+0x6>
    129c:	00 d0       	rcall	.+0      	; 0x129e <DIO_voidSetPortValue+0x8>
    129e:	cd b7       	in	r28, 0x3d	; 61
    12a0:	de b7       	in	r29, 0x3e	; 62
    12a2:	89 83       	std	Y+1, r24	; 0x01
    12a4:	6a 83       	std	Y+2, r22	; 0x02

	switch(Copy_u8Port){ 
    12a6:	89 81       	ldd	r24, Y+1	; 0x01
    12a8:	28 2f       	mov	r18, r24
    12aa:	30 e0       	ldi	r19, 0x00	; 0
    12ac:	3c 83       	std	Y+4, r19	; 0x04
    12ae:	2b 83       	std	Y+3, r18	; 0x03
    12b0:	8b 81       	ldd	r24, Y+3	; 0x03
    12b2:	9c 81       	ldd	r25, Y+4	; 0x04
    12b4:	81 30       	cpi	r24, 0x01	; 1
    12b6:	91 05       	cpc	r25, r1
    12b8:	d1 f0       	breq	.+52     	; 0x12ee <DIO_voidSetPortValue+0x58>
    12ba:	2b 81       	ldd	r18, Y+3	; 0x03
    12bc:	3c 81       	ldd	r19, Y+4	; 0x04
    12be:	22 30       	cpi	r18, 0x02	; 2
    12c0:	31 05       	cpc	r19, r1
    12c2:	2c f4       	brge	.+10     	; 0x12ce <DIO_voidSetPortValue+0x38>
    12c4:	8b 81       	ldd	r24, Y+3	; 0x03
    12c6:	9c 81       	ldd	r25, Y+4	; 0x04
    12c8:	00 97       	sbiw	r24, 0x00	; 0
    12ca:	61 f0       	breq	.+24     	; 0x12e4 <DIO_voidSetPortValue+0x4e>
    12cc:	1e c0       	rjmp	.+60     	; 0x130a <DIO_voidSetPortValue+0x74>
    12ce:	2b 81       	ldd	r18, Y+3	; 0x03
    12d0:	3c 81       	ldd	r19, Y+4	; 0x04
    12d2:	22 30       	cpi	r18, 0x02	; 2
    12d4:	31 05       	cpc	r19, r1
    12d6:	81 f0       	breq	.+32     	; 0x12f8 <DIO_voidSetPortValue+0x62>
    12d8:	8b 81       	ldd	r24, Y+3	; 0x03
    12da:	9c 81       	ldd	r25, Y+4	; 0x04
    12dc:	83 30       	cpi	r24, 0x03	; 3
    12de:	91 05       	cpc	r25, r1
    12e0:	81 f0       	breq	.+32     	; 0x1302 <DIO_voidSetPortValue+0x6c>
    12e2:	13 c0       	rjmp	.+38     	; 0x130a <DIO_voidSetPortValue+0x74>
	
		case DIO_PORTA:		PORTA = Copy_u8Value;		break;
    12e4:	eb e3       	ldi	r30, 0x3B	; 59
    12e6:	f0 e0       	ldi	r31, 0x00	; 0
    12e8:	8a 81       	ldd	r24, Y+2	; 0x02
    12ea:	80 83       	st	Z, r24
    12ec:	0e c0       	rjmp	.+28     	; 0x130a <DIO_voidSetPortValue+0x74>
		case DIO_PORTB:		PORTB = Copy_u8Value;		break;
    12ee:	e8 e3       	ldi	r30, 0x38	; 56
    12f0:	f0 e0       	ldi	r31, 0x00	; 0
    12f2:	8a 81       	ldd	r24, Y+2	; 0x02
    12f4:	80 83       	st	Z, r24
    12f6:	09 c0       	rjmp	.+18     	; 0x130a <DIO_voidSetPortValue+0x74>
		case DIO_PORTC:		PORTC = Copy_u8Value;		break;
    12f8:	e5 e3       	ldi	r30, 0x35	; 53
    12fa:	f0 e0       	ldi	r31, 0x00	; 0
    12fc:	8a 81       	ldd	r24, Y+2	; 0x02
    12fe:	80 83       	st	Z, r24
    1300:	04 c0       	rjmp	.+8      	; 0x130a <DIO_voidSetPortValue+0x74>
		case DIO_PORTD:		PORTD = Copy_u8Value;		break;
    1302:	e2 e3       	ldi	r30, 0x32	; 50
    1304:	f0 e0       	ldi	r31, 0x00	; 0
    1306:	8a 81       	ldd	r24, Y+2	; 0x02
    1308:	80 83       	st	Z, r24
			
	}
	
}
    130a:	0f 90       	pop	r0
    130c:	0f 90       	pop	r0
    130e:	0f 90       	pop	r0
    1310:	0f 90       	pop	r0
    1312:	cf 91       	pop	r28
    1314:	df 91       	pop	r29
    1316:	08 95       	ret

00001318 <DIO_voidTogglePin>:


void DIO_voidTogglePin(uint8 Copy_u8Pin){
    1318:	df 93       	push	r29
    131a:	cf 93       	push	r28
    131c:	0f 92       	push	r0
    131e:	cd b7       	in	r28, 0x3d	; 61
    1320:	de b7       	in	r29, 0x3e	; 62
    1322:	89 83       	std	Y+1, r24	; 0x01

	if((Copy_u8Pin >= 0) && (Copy_u8Pin <= 7)){
    1324:	89 81       	ldd	r24, Y+1	; 0x01
    1326:	88 30       	cpi	r24, 0x08	; 8
    1328:	a0 f4       	brcc	.+40     	; 0x1352 <DIO_voidTogglePin+0x3a>

		TOG_BIT(PORTA, Copy_u8Pin);
    132a:	ab e3       	ldi	r26, 0x3B	; 59
    132c:	b0 e0       	ldi	r27, 0x00	; 0
    132e:	eb e3       	ldi	r30, 0x3B	; 59
    1330:	f0 e0       	ldi	r31, 0x00	; 0
    1332:	80 81       	ld	r24, Z
    1334:	48 2f       	mov	r20, r24
    1336:	89 81       	ldd	r24, Y+1	; 0x01
    1338:	28 2f       	mov	r18, r24
    133a:	30 e0       	ldi	r19, 0x00	; 0
    133c:	81 e0       	ldi	r24, 0x01	; 1
    133e:	90 e0       	ldi	r25, 0x00	; 0
    1340:	02 2e       	mov	r0, r18
    1342:	02 c0       	rjmp	.+4      	; 0x1348 <DIO_voidTogglePin+0x30>
    1344:	88 0f       	add	r24, r24
    1346:	99 1f       	adc	r25, r25
    1348:	0a 94       	dec	r0
    134a:	e2 f7       	brpl	.-8      	; 0x1344 <DIO_voidTogglePin+0x2c>
    134c:	84 27       	eor	r24, r20
    134e:	8c 93       	st	X, r24
    1350:	56 c0       	rjmp	.+172    	; 0x13fe <DIO_voidTogglePin+0xe6>
	}

	else if((Copy_u8Pin >= 8) && (Copy_u8Pin <= 15)){
    1352:	89 81       	ldd	r24, Y+1	; 0x01
    1354:	88 30       	cpi	r24, 0x08	; 8
    1356:	d0 f0       	brcs	.+52     	; 0x138c <DIO_voidTogglePin+0x74>
    1358:	89 81       	ldd	r24, Y+1	; 0x01
    135a:	80 31       	cpi	r24, 0x10	; 16
    135c:	b8 f4       	brcc	.+46     	; 0x138c <DIO_voidTogglePin+0x74>

		TOG_BIT(PORTB, (Copy_u8Pin-8));
    135e:	a8 e3       	ldi	r26, 0x38	; 56
    1360:	b0 e0       	ldi	r27, 0x00	; 0
    1362:	e8 e3       	ldi	r30, 0x38	; 56
    1364:	f0 e0       	ldi	r31, 0x00	; 0
    1366:	80 81       	ld	r24, Z
    1368:	48 2f       	mov	r20, r24
    136a:	89 81       	ldd	r24, Y+1	; 0x01
    136c:	88 2f       	mov	r24, r24
    136e:	90 e0       	ldi	r25, 0x00	; 0
    1370:	9c 01       	movw	r18, r24
    1372:	28 50       	subi	r18, 0x08	; 8
    1374:	30 40       	sbci	r19, 0x00	; 0
    1376:	81 e0       	ldi	r24, 0x01	; 1
    1378:	90 e0       	ldi	r25, 0x00	; 0
    137a:	02 2e       	mov	r0, r18
    137c:	02 c0       	rjmp	.+4      	; 0x1382 <DIO_voidTogglePin+0x6a>
    137e:	88 0f       	add	r24, r24
    1380:	99 1f       	adc	r25, r25
    1382:	0a 94       	dec	r0
    1384:	e2 f7       	brpl	.-8      	; 0x137e <DIO_voidTogglePin+0x66>
    1386:	84 27       	eor	r24, r20
    1388:	8c 93       	st	X, r24
    138a:	39 c0       	rjmp	.+114    	; 0x13fe <DIO_voidTogglePin+0xe6>
	}

	else if((Copy_u8Pin >= 16) && (Copy_u8Pin <= 23)){
    138c:	89 81       	ldd	r24, Y+1	; 0x01
    138e:	80 31       	cpi	r24, 0x10	; 16
    1390:	d0 f0       	brcs	.+52     	; 0x13c6 <DIO_voidTogglePin+0xae>
    1392:	89 81       	ldd	r24, Y+1	; 0x01
    1394:	88 31       	cpi	r24, 0x18	; 24
    1396:	b8 f4       	brcc	.+46     	; 0x13c6 <DIO_voidTogglePin+0xae>

		TOG_BIT(PORTC, (Copy_u8Pin-16));
    1398:	a5 e3       	ldi	r26, 0x35	; 53
    139a:	b0 e0       	ldi	r27, 0x00	; 0
    139c:	e5 e3       	ldi	r30, 0x35	; 53
    139e:	f0 e0       	ldi	r31, 0x00	; 0
    13a0:	80 81       	ld	r24, Z
    13a2:	48 2f       	mov	r20, r24
    13a4:	89 81       	ldd	r24, Y+1	; 0x01
    13a6:	88 2f       	mov	r24, r24
    13a8:	90 e0       	ldi	r25, 0x00	; 0
    13aa:	9c 01       	movw	r18, r24
    13ac:	20 51       	subi	r18, 0x10	; 16
    13ae:	30 40       	sbci	r19, 0x00	; 0
    13b0:	81 e0       	ldi	r24, 0x01	; 1
    13b2:	90 e0       	ldi	r25, 0x00	; 0
    13b4:	02 2e       	mov	r0, r18
    13b6:	02 c0       	rjmp	.+4      	; 0x13bc <DIO_voidTogglePin+0xa4>
    13b8:	88 0f       	add	r24, r24
    13ba:	99 1f       	adc	r25, r25
    13bc:	0a 94       	dec	r0
    13be:	e2 f7       	brpl	.-8      	; 0x13b8 <DIO_voidTogglePin+0xa0>
    13c0:	84 27       	eor	r24, r20
    13c2:	8c 93       	st	X, r24
    13c4:	1c c0       	rjmp	.+56     	; 0x13fe <DIO_voidTogglePin+0xe6>
	}
	
	else if((Copy_u8Pin >= 24) && (Copy_u8Pin <= 31)){
    13c6:	89 81       	ldd	r24, Y+1	; 0x01
    13c8:	88 31       	cpi	r24, 0x18	; 24
    13ca:	c8 f0       	brcs	.+50     	; 0x13fe <DIO_voidTogglePin+0xe6>
    13cc:	89 81       	ldd	r24, Y+1	; 0x01
    13ce:	80 32       	cpi	r24, 0x20	; 32
    13d0:	b0 f4       	brcc	.+44     	; 0x13fe <DIO_voidTogglePin+0xe6>

		TOG_BIT(PORTD, (Copy_u8Pin-24));
    13d2:	a2 e3       	ldi	r26, 0x32	; 50
    13d4:	b0 e0       	ldi	r27, 0x00	; 0
    13d6:	e2 e3       	ldi	r30, 0x32	; 50
    13d8:	f0 e0       	ldi	r31, 0x00	; 0
    13da:	80 81       	ld	r24, Z
    13dc:	48 2f       	mov	r20, r24
    13de:	89 81       	ldd	r24, Y+1	; 0x01
    13e0:	88 2f       	mov	r24, r24
    13e2:	90 e0       	ldi	r25, 0x00	; 0
    13e4:	9c 01       	movw	r18, r24
    13e6:	28 51       	subi	r18, 0x18	; 24
    13e8:	30 40       	sbci	r19, 0x00	; 0
    13ea:	81 e0       	ldi	r24, 0x01	; 1
    13ec:	90 e0       	ldi	r25, 0x00	; 0
    13ee:	02 2e       	mov	r0, r18
    13f0:	02 c0       	rjmp	.+4      	; 0x13f6 <DIO_voidTogglePin+0xde>
    13f2:	88 0f       	add	r24, r24
    13f4:	99 1f       	adc	r25, r25
    13f6:	0a 94       	dec	r0
    13f8:	e2 f7       	brpl	.-8      	; 0x13f2 <DIO_voidTogglePin+0xda>
    13fa:	84 27       	eor	r24, r20
    13fc:	8c 93       	st	X, r24
	}

	else{    /* return error  */   }

}
    13fe:	0f 90       	pop	r0
    1400:	cf 91       	pop	r28
    1402:	df 91       	pop	r29
    1404:	08 95       	ret

00001406 <DIO_u8GetPortValue>:

uint8 DIO_u8GetPortValue(uint8 Copy_u8Port){
    1406:	df 93       	push	r29
    1408:	cf 93       	push	r28
    140a:	00 d0       	rcall	.+0      	; 0x140c <DIO_u8GetPortValue+0x6>
    140c:	00 d0       	rcall	.+0      	; 0x140e <DIO_u8GetPortValue+0x8>
    140e:	cd b7       	in	r28, 0x3d	; 61
    1410:	de b7       	in	r29, 0x3e	; 62
    1412:	8a 83       	std	Y+2, r24	; 0x02

	uint8 Local_u8Result = 0x00;
    1414:	19 82       	std	Y+1, r1	; 0x01

	switch(Copy_u8Port){
    1416:	8a 81       	ldd	r24, Y+2	; 0x02
    1418:	28 2f       	mov	r18, r24
    141a:	30 e0       	ldi	r19, 0x00	; 0
    141c:	3c 83       	std	Y+4, r19	; 0x04
    141e:	2b 83       	std	Y+3, r18	; 0x03
    1420:	8b 81       	ldd	r24, Y+3	; 0x03
    1422:	9c 81       	ldd	r25, Y+4	; 0x04
    1424:	81 30       	cpi	r24, 0x01	; 1
    1426:	91 05       	cpc	r25, r1
    1428:	d1 f0       	breq	.+52     	; 0x145e <DIO_u8GetPortValue+0x58>
    142a:	2b 81       	ldd	r18, Y+3	; 0x03
    142c:	3c 81       	ldd	r19, Y+4	; 0x04
    142e:	22 30       	cpi	r18, 0x02	; 2
    1430:	31 05       	cpc	r19, r1
    1432:	2c f4       	brge	.+10     	; 0x143e <DIO_u8GetPortValue+0x38>
    1434:	8b 81       	ldd	r24, Y+3	; 0x03
    1436:	9c 81       	ldd	r25, Y+4	; 0x04
    1438:	00 97       	sbiw	r24, 0x00	; 0
    143a:	61 f0       	breq	.+24     	; 0x1454 <DIO_u8GetPortValue+0x4e>
    143c:	1e c0       	rjmp	.+60     	; 0x147a <DIO_u8GetPortValue+0x74>
    143e:	2b 81       	ldd	r18, Y+3	; 0x03
    1440:	3c 81       	ldd	r19, Y+4	; 0x04
    1442:	22 30       	cpi	r18, 0x02	; 2
    1444:	31 05       	cpc	r19, r1
    1446:	81 f0       	breq	.+32     	; 0x1468 <DIO_u8GetPortValue+0x62>
    1448:	8b 81       	ldd	r24, Y+3	; 0x03
    144a:	9c 81       	ldd	r25, Y+4	; 0x04
    144c:	83 30       	cpi	r24, 0x03	; 3
    144e:	91 05       	cpc	r25, r1
    1450:	81 f0       	breq	.+32     	; 0x1472 <DIO_u8GetPortValue+0x6c>
    1452:	13 c0       	rjmp	.+38     	; 0x147a <DIO_u8GetPortValue+0x74>

		case DIO_PORTA:		Local_u8Result = PINA;		break;
    1454:	e9 e3       	ldi	r30, 0x39	; 57
    1456:	f0 e0       	ldi	r31, 0x00	; 0
    1458:	80 81       	ld	r24, Z
    145a:	89 83       	std	Y+1, r24	; 0x01
    145c:	0e c0       	rjmp	.+28     	; 0x147a <DIO_u8GetPortValue+0x74>
		case DIO_PORTB:		Local_u8Result = PINB;		break;
    145e:	e6 e3       	ldi	r30, 0x36	; 54
    1460:	f0 e0       	ldi	r31, 0x00	; 0
    1462:	80 81       	ld	r24, Z
    1464:	89 83       	std	Y+1, r24	; 0x01
    1466:	09 c0       	rjmp	.+18     	; 0x147a <DIO_u8GetPortValue+0x74>
		case DIO_PORTC:		Local_u8Result = PINC;		break;
    1468:	e3 e3       	ldi	r30, 0x33	; 51
    146a:	f0 e0       	ldi	r31, 0x00	; 0
    146c:	80 81       	ld	r24, Z
    146e:	89 83       	std	Y+1, r24	; 0x01
    1470:	04 c0       	rjmp	.+8      	; 0x147a <DIO_u8GetPortValue+0x74>
		case DIO_PORTD:		Local_u8Result = PIND;		break;
    1472:	e0 e3       	ldi	r30, 0x30	; 48
    1474:	f0 e0       	ldi	r31, 0x00	; 0
    1476:	80 81       	ld	r24, Z
    1478:	89 83       	std	Y+1, r24	; 0x01

	}

	return Local_u8Result;
    147a:	89 81       	ldd	r24, Y+1	; 0x01
}
    147c:	0f 90       	pop	r0
    147e:	0f 90       	pop	r0
    1480:	0f 90       	pop	r0
    1482:	0f 90       	pop	r0
    1484:	cf 91       	pop	r28
    1486:	df 91       	pop	r29
    1488:	08 95       	ret

0000148a <__vector_13>:

/******************************************************************************
***************************** Function Implementation *************************
******************************************************************************/

ISR(USART_RXC){
    148a:	1f 92       	push	r1
    148c:	0f 92       	push	r0
    148e:	0f b6       	in	r0, 0x3f	; 63
    1490:	0f 92       	push	r0
    1492:	11 24       	eor	r1, r1
    1494:	2f 93       	push	r18
    1496:	3f 93       	push	r19
    1498:	4f 93       	push	r20
    149a:	5f 93       	push	r21
    149c:	6f 93       	push	r22
    149e:	7f 93       	push	r23
    14a0:	8f 93       	push	r24
    14a2:	9f 93       	push	r25
    14a4:	af 93       	push	r26
    14a6:	bf 93       	push	r27
    14a8:	ef 93       	push	r30
    14aa:	ff 93       	push	r31
    14ac:	df 93       	push	r29
    14ae:	cf 93       	push	r28
    14b0:	cd b7       	in	r28, 0x3d	; 61
    14b2:	de b7       	in	r29, 0x3e	; 62

	if(UART0.RXC_InterruptCall != NULL){
    14b4:	80 91 7a 01 	lds	r24, 0x017A
    14b8:	90 91 7b 01 	lds	r25, 0x017B
    14bc:	00 97       	sbiw	r24, 0x00	; 0
    14be:	29 f0       	breq	.+10     	; 0x14ca <__vector_13+0x40>
	
		UART0.RXC_InterruptCall();
    14c0:	e0 91 7a 01 	lds	r30, 0x017A
    14c4:	f0 91 7b 01 	lds	r31, 0x017B
    14c8:	09 95       	icall
	}
	else{
		/* Handle Error Using Error Handling Function */
	}
}
    14ca:	cf 91       	pop	r28
    14cc:	df 91       	pop	r29
    14ce:	ff 91       	pop	r31
    14d0:	ef 91       	pop	r30
    14d2:	bf 91       	pop	r27
    14d4:	af 91       	pop	r26
    14d6:	9f 91       	pop	r25
    14d8:	8f 91       	pop	r24
    14da:	7f 91       	pop	r23
    14dc:	6f 91       	pop	r22
    14de:	5f 91       	pop	r21
    14e0:	4f 91       	pop	r20
    14e2:	3f 91       	pop	r19
    14e4:	2f 91       	pop	r18
    14e6:	0f 90       	pop	r0
    14e8:	0f be       	out	0x3f, r0	; 63
    14ea:	0f 90       	pop	r0
    14ec:	1f 90       	pop	r1
    14ee:	18 95       	reti

000014f0 <__vector_15>:


ISR(USART_TXC){
    14f0:	1f 92       	push	r1
    14f2:	0f 92       	push	r0
    14f4:	0f b6       	in	r0, 0x3f	; 63
    14f6:	0f 92       	push	r0
    14f8:	11 24       	eor	r1, r1
    14fa:	2f 93       	push	r18
    14fc:	3f 93       	push	r19
    14fe:	4f 93       	push	r20
    1500:	5f 93       	push	r21
    1502:	6f 93       	push	r22
    1504:	7f 93       	push	r23
    1506:	8f 93       	push	r24
    1508:	9f 93       	push	r25
    150a:	af 93       	push	r26
    150c:	bf 93       	push	r27
    150e:	ef 93       	push	r30
    1510:	ff 93       	push	r31
    1512:	df 93       	push	r29
    1514:	cf 93       	push	r28
    1516:	cd b7       	in	r28, 0x3d	; 61
    1518:	de b7       	in	r29, 0x3e	; 62

	if(UART0.TXC_InterruptCall != NULL){
    151a:	80 91 7c 01 	lds	r24, 0x017C
    151e:	90 91 7d 01 	lds	r25, 0x017D
    1522:	00 97       	sbiw	r24, 0x00	; 0
    1524:	29 f0       	breq	.+10     	; 0x1530 <__vector_15+0x40>
	
		UART0.TXC_InterruptCall();
    1526:	e0 91 7c 01 	lds	r30, 0x017C
    152a:	f0 91 7d 01 	lds	r31, 0x017D
    152e:	09 95       	icall
	}
	else{
		/* Handle Error Using Error Handling Function */
	}
}
    1530:	cf 91       	pop	r28
    1532:	df 91       	pop	r29
    1534:	ff 91       	pop	r31
    1536:	ef 91       	pop	r30
    1538:	bf 91       	pop	r27
    153a:	af 91       	pop	r26
    153c:	9f 91       	pop	r25
    153e:	8f 91       	pop	r24
    1540:	7f 91       	pop	r23
    1542:	6f 91       	pop	r22
    1544:	5f 91       	pop	r21
    1546:	4f 91       	pop	r20
    1548:	3f 91       	pop	r19
    154a:	2f 91       	pop	r18
    154c:	0f 90       	pop	r0
    154e:	0f be       	out	0x3f, r0	; 63
    1550:	0f 90       	pop	r0
    1552:	1f 90       	pop	r1
    1554:	18 95       	reti

00001556 <__vector_14>:


ISR(USART_UDRE){
    1556:	1f 92       	push	r1
    1558:	0f 92       	push	r0
    155a:	0f b6       	in	r0, 0x3f	; 63
    155c:	0f 92       	push	r0
    155e:	11 24       	eor	r1, r1
    1560:	2f 93       	push	r18
    1562:	3f 93       	push	r19
    1564:	4f 93       	push	r20
    1566:	5f 93       	push	r21
    1568:	6f 93       	push	r22
    156a:	7f 93       	push	r23
    156c:	8f 93       	push	r24
    156e:	9f 93       	push	r25
    1570:	af 93       	push	r26
    1572:	bf 93       	push	r27
    1574:	ef 93       	push	r30
    1576:	ff 93       	push	r31
    1578:	df 93       	push	r29
    157a:	cf 93       	push	r28
    157c:	cd b7       	in	r28, 0x3d	; 61
    157e:	de b7       	in	r29, 0x3e	; 62

	if(UART0.UDRE_InterruptCall != NULL){
    1580:	80 91 7e 01 	lds	r24, 0x017E
    1584:	90 91 7f 01 	lds	r25, 0x017F
    1588:	00 97       	sbiw	r24, 0x00	; 0
    158a:	29 f0       	breq	.+10     	; 0x1596 <__vector_14+0x40>
	
		UART0.UDRE_InterruptCall();
    158c:	e0 91 7e 01 	lds	r30, 0x017E
    1590:	f0 91 7f 01 	lds	r31, 0x017F
    1594:	09 95       	icall
	}
	else{
		/* Handle Error Using Error Handling Function */
	}
}
    1596:	cf 91       	pop	r28
    1598:	df 91       	pop	r29
    159a:	ff 91       	pop	r31
    159c:	ef 91       	pop	r30
    159e:	bf 91       	pop	r27
    15a0:	af 91       	pop	r26
    15a2:	9f 91       	pop	r25
    15a4:	8f 91       	pop	r24
    15a6:	7f 91       	pop	r23
    15a8:	6f 91       	pop	r22
    15aa:	5f 91       	pop	r21
    15ac:	4f 91       	pop	r20
    15ae:	3f 91       	pop	r19
    15b0:	2f 91       	pop	r18
    15b2:	0f 90       	pop	r0
    15b4:	0f be       	out	0x3f, r0	; 63
    15b6:	0f 90       	pop	r0
    15b8:	1f 90       	pop	r1
    15ba:	18 95       	reti

000015bc <USART_voidInit>:


void USART_voidInit(void){
    15bc:	0f 93       	push	r16
    15be:	1f 93       	push	r17
    15c0:	df 93       	push	r29
    15c2:	cf 93       	push	r28
    15c4:	cd b7       	in	r28, 0x3d	; 61
    15c6:	de b7       	in	r29, 0x3e	; 62
    15c8:	65 97       	sbiw	r28, 0x15	; 21
    15ca:	0f b6       	in	r0, 0x3f	; 63
    15cc:	f8 94       	cli
    15ce:	de bf       	out	0x3e, r29	; 62
    15d0:	0f be       	out	0x3f, r0	; 63
    15d2:	cd bf       	out	0x3d, r28	; 61

	uint8 Local_u8HelpUCSRA   = 0;
    15d4:	1f 82       	std	Y+7, r1	; 0x07
	uint8 Local_u8HelpUCSRB   = 0;
    15d6:	1e 82       	std	Y+6, r1	; 0x06
	uint8 Local_u8HelpUCSRC   = 0;
    15d8:	1d 82       	std	Y+5, r1	; 0x05
	float32 Local_f32HelpUBRR = 0;
    15da:	80 e0       	ldi	r24, 0x00	; 0
    15dc:	90 e0       	ldi	r25, 0x00	; 0
    15de:	a0 e0       	ldi	r26, 0x00	; 0
    15e0:	b0 e0       	ldi	r27, 0x00	; 0
    15e2:	89 83       	std	Y+1, r24	; 0x01
    15e4:	9a 83       	std	Y+2, r25	; 0x02
    15e6:	ab 83       	std	Y+3, r26	; 0x03
    15e8:	bc 83       	std	Y+4, r27	; 0x04
	
	switch(UART0.EnableMode){
    15ea:	80 91 6e 01 	lds	r24, 0x016E
    15ee:	28 2f       	mov	r18, r24
    15f0:	30 e0       	ldi	r19, 0x00	; 0
    15f2:	3d 8b       	std	Y+21, r19	; 0x15
    15f4:	2c 8b       	std	Y+20, r18	; 0x14
    15f6:	8c 89       	ldd	r24, Y+20	; 0x14
    15f8:	9d 89       	ldd	r25, Y+21	; 0x15
    15fa:	81 30       	cpi	r24, 0x01	; 1
    15fc:	91 05       	cpc	r25, r1
    15fe:	81 f0       	breq	.+32     	; 0x1620 <USART_voidInit+0x64>
    1600:	ec 89       	ldd	r30, Y+20	; 0x14
    1602:	fd 89       	ldd	r31, Y+21	; 0x15
    1604:	e2 30       	cpi	r30, 0x02	; 2
    1606:	f1 05       	cpc	r31, r1
    1608:	b4 f0       	brlt	.+44     	; 0x1636 <USART_voidInit+0x7a>
    160a:	2c 89       	ldd	r18, Y+20	; 0x14
    160c:	3d 89       	ldd	r19, Y+21	; 0x15
    160e:	22 30       	cpi	r18, 0x02	; 2
    1610:	31 05       	cpc	r19, r1
    1612:	51 f0       	breq	.+20     	; 0x1628 <USART_voidInit+0x6c>
    1614:	8c 89       	ldd	r24, Y+20	; 0x14
    1616:	9d 89       	ldd	r25, Y+21	; 0x15
    1618:	83 30       	cpi	r24, 0x03	; 3
    161a:	91 05       	cpc	r25, r1
    161c:	49 f0       	breq	.+18     	; 0x1630 <USART_voidInit+0x74>
    161e:	0b c0       	rjmp	.+22     	; 0x1636 <USART_voidInit+0x7a>
		
		case USART_Disable:                                       			break;
		case USART_TX_Only:    Local_u8HelpUCSRB |= (1<<TXEN);    			break;
    1620:	8e 81       	ldd	r24, Y+6	; 0x06
    1622:	88 60       	ori	r24, 0x08	; 8
    1624:	8e 83       	std	Y+6, r24	; 0x06
    1626:	07 c0       	rjmp	.+14     	; 0x1636 <USART_voidInit+0x7a>
		case USART_RX_Only:    Local_u8HelpUCSRB |= (1<<RXEN);    			break;
    1628:	8e 81       	ldd	r24, Y+6	; 0x06
    162a:	80 61       	ori	r24, 0x10	; 16
    162c:	8e 83       	std	Y+6, r24	; 0x06
    162e:	03 c0       	rjmp	.+6      	; 0x1636 <USART_voidInit+0x7a>
		case USART_TX_RX  :    Local_u8HelpUCSRB |= (1<<RXEN)|(1<<TXEN);    break;
    1630:	8e 81       	ldd	r24, Y+6	; 0x06
    1632:	88 61       	ori	r24, 0x18	; 24
    1634:	8e 83       	std	Y+6, r24	; 0x06
		default:                                                            break;
	}   
	
	switch(UART0.CommunicationMode){
    1636:	80 91 6f 01 	lds	r24, 0x016F
    163a:	e8 2f       	mov	r30, r24
    163c:	f0 e0       	ldi	r31, 0x00	; 0
    163e:	fb 8b       	std	Y+19, r31	; 0x13
    1640:	ea 8b       	std	Y+18, r30	; 0x12
    1642:	2a 89       	ldd	r18, Y+18	; 0x12
    1644:	3b 89       	ldd	r19, Y+19	; 0x13
    1646:	21 30       	cpi	r18, 0x01	; 1
    1648:	31 05       	cpc	r19, r1
    164a:	e1 f1       	breq	.+120    	; 0x16c4 <USART_voidInit+0x108>
    164c:	8a 89       	ldd	r24, Y+18	; 0x12
    164e:	9b 89       	ldd	r25, Y+19	; 0x13
    1650:	82 30       	cpi	r24, 0x02	; 2
    1652:	91 05       	cpc	r25, r1
    1654:	09 f4       	brne	.+2      	; 0x1658 <USART_voidInit+0x9c>
    1656:	6a c0       	rjmp	.+212    	; 0x172c <USART_voidInit+0x170>
    1658:	ea 89       	ldd	r30, Y+18	; 0x12
    165a:	fb 89       	ldd	r31, Y+19	; 0x13
    165c:	30 97       	sbiw	r30, 0x00	; 0
    165e:	09 f0       	breq	.+2      	; 0x1662 <USART_voidInit+0xa6>
    1660:	a6 c0       	rjmp	.+332    	; 0x17ae <USART_voidInit+0x1f2>
		
		case USART_Async_NormalSpeed:
			Local_f32HelpUBRR = (((float32)F_CPU)/(16.0 * UART0.BaudRate))-0.5;
    1662:	80 91 75 01 	lds	r24, 0x0175
    1666:	90 91 76 01 	lds	r25, 0x0176
    166a:	a0 91 77 01 	lds	r26, 0x0177
    166e:	b0 91 78 01 	lds	r27, 0x0178
    1672:	bc 01       	movw	r22, r24
    1674:	cd 01       	movw	r24, r26
    1676:	0e 94 49 04 	call	0x892	; 0x892 <__floatunsisf>
    167a:	dc 01       	movw	r26, r24
    167c:	cb 01       	movw	r24, r22
    167e:	bc 01       	movw	r22, r24
    1680:	cd 01       	movw	r24, r26
    1682:	20 e0       	ldi	r18, 0x00	; 0
    1684:	30 e0       	ldi	r19, 0x00	; 0
    1686:	40 e8       	ldi	r20, 0x80	; 128
    1688:	51 e4       	ldi	r21, 0x41	; 65
    168a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    168e:	dc 01       	movw	r26, r24
    1690:	cb 01       	movw	r24, r22
    1692:	9c 01       	movw	r18, r24
    1694:	ad 01       	movw	r20, r26
    1696:	60 e0       	ldi	r22, 0x00	; 0
    1698:	74 e2       	ldi	r23, 0x24	; 36
    169a:	84 ef       	ldi	r24, 0xF4	; 244
    169c:	9a e4       	ldi	r25, 0x4A	; 74
    169e:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    16a2:	dc 01       	movw	r26, r24
    16a4:	cb 01       	movw	r24, r22
    16a6:	bc 01       	movw	r22, r24
    16a8:	cd 01       	movw	r24, r26
    16aa:	20 e0       	ldi	r18, 0x00	; 0
    16ac:	30 e0       	ldi	r19, 0x00	; 0
    16ae:	40 e0       	ldi	r20, 0x00	; 0
    16b0:	5f e3       	ldi	r21, 0x3F	; 63
    16b2:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
    16b6:	dc 01       	movw	r26, r24
    16b8:	cb 01       	movw	r24, r22
    16ba:	89 83       	std	Y+1, r24	; 0x01
    16bc:	9a 83       	std	Y+2, r25	; 0x02
    16be:	ab 83       	std	Y+3, r26	; 0x03
    16c0:	bc 83       	std	Y+4, r27	; 0x04
    16c2:	75 c0       	rjmp	.+234    	; 0x17ae <USART_voidInit+0x1f2>
		break;
		
		case USART_Async_DoubleSpeed:
			Local_u8HelpUCSRA |= (1<<U2X);
    16c4:	8f 81       	ldd	r24, Y+7	; 0x07
    16c6:	82 60       	ori	r24, 0x02	; 2
    16c8:	8f 83       	std	Y+7, r24	; 0x07
			Local_f32HelpUBRR = (((float32)F_CPU)/(8.0 * UART0.BaudRate))-0.5;
    16ca:	80 91 75 01 	lds	r24, 0x0175
    16ce:	90 91 76 01 	lds	r25, 0x0176
    16d2:	a0 91 77 01 	lds	r26, 0x0177
    16d6:	b0 91 78 01 	lds	r27, 0x0178
    16da:	bc 01       	movw	r22, r24
    16dc:	cd 01       	movw	r24, r26
    16de:	0e 94 49 04 	call	0x892	; 0x892 <__floatunsisf>
    16e2:	dc 01       	movw	r26, r24
    16e4:	cb 01       	movw	r24, r22
    16e6:	bc 01       	movw	r22, r24
    16e8:	cd 01       	movw	r24, r26
    16ea:	20 e0       	ldi	r18, 0x00	; 0
    16ec:	30 e0       	ldi	r19, 0x00	; 0
    16ee:	40 e0       	ldi	r20, 0x00	; 0
    16f0:	51 e4       	ldi	r21, 0x41	; 65
    16f2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    16f6:	dc 01       	movw	r26, r24
    16f8:	cb 01       	movw	r24, r22
    16fa:	9c 01       	movw	r18, r24
    16fc:	ad 01       	movw	r20, r26
    16fe:	60 e0       	ldi	r22, 0x00	; 0
    1700:	74 e2       	ldi	r23, 0x24	; 36
    1702:	84 ef       	ldi	r24, 0xF4	; 244
    1704:	9a e4       	ldi	r25, 0x4A	; 74
    1706:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    170a:	dc 01       	movw	r26, r24
    170c:	cb 01       	movw	r24, r22
    170e:	bc 01       	movw	r22, r24
    1710:	cd 01       	movw	r24, r26
    1712:	20 e0       	ldi	r18, 0x00	; 0
    1714:	30 e0       	ldi	r19, 0x00	; 0
    1716:	40 e0       	ldi	r20, 0x00	; 0
    1718:	5f e3       	ldi	r21, 0x3F	; 63
    171a:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
    171e:	dc 01       	movw	r26, r24
    1720:	cb 01       	movw	r24, r22
    1722:	89 83       	std	Y+1, r24	; 0x01
    1724:	9a 83       	std	Y+2, r25	; 0x02
    1726:	ab 83       	std	Y+3, r26	; 0x03
    1728:	bc 83       	std	Y+4, r27	; 0x04
    172a:	41 c0       	rjmp	.+130    	; 0x17ae <USART_voidInit+0x1f2>
		break;
		
		case USART_Sync:
			Local_u8HelpUCSRC |= (1<<UMSEL);
    172c:	8d 81       	ldd	r24, Y+5	; 0x05
    172e:	80 64       	ori	r24, 0x40	; 64
    1730:	8d 83       	std	Y+5, r24	; 0x05
			Local_f32HelpUBRR = (((float32)F_CPU)/(2.0 * UART0.BaudRate))-0.5;
    1732:	80 91 75 01 	lds	r24, 0x0175
    1736:	90 91 76 01 	lds	r25, 0x0176
    173a:	a0 91 77 01 	lds	r26, 0x0177
    173e:	b0 91 78 01 	lds	r27, 0x0178
    1742:	bc 01       	movw	r22, r24
    1744:	cd 01       	movw	r24, r26
    1746:	0e 94 49 04 	call	0x892	; 0x892 <__floatunsisf>
    174a:	9b 01       	movw	r18, r22
    174c:	ac 01       	movw	r20, r24
    174e:	ca 01       	movw	r24, r20
    1750:	b9 01       	movw	r22, r18
    1752:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <__addsf3>
    1756:	dc 01       	movw	r26, r24
    1758:	cb 01       	movw	r24, r22
    175a:	9c 01       	movw	r18, r24
    175c:	ad 01       	movw	r20, r26
    175e:	60 e0       	ldi	r22, 0x00	; 0
    1760:	74 e2       	ldi	r23, 0x24	; 36
    1762:	84 ef       	ldi	r24, 0xF4	; 244
    1764:	9a e4       	ldi	r25, 0x4A	; 74
    1766:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    176a:	dc 01       	movw	r26, r24
    176c:	cb 01       	movw	r24, r22
    176e:	bc 01       	movw	r22, r24
    1770:	cd 01       	movw	r24, r26
    1772:	20 e0       	ldi	r18, 0x00	; 0
    1774:	30 e0       	ldi	r19, 0x00	; 0
    1776:	40 e0       	ldi	r20, 0x00	; 0
    1778:	5f e3       	ldi	r21, 0x3F	; 63
    177a:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
    177e:	dc 01       	movw	r26, r24
    1780:	cb 01       	movw	r24, r22
    1782:	89 83       	std	Y+1, r24	; 0x01
    1784:	9a 83       	std	Y+2, r25	; 0x02
    1786:	ab 83       	std	Y+3, r26	; 0x03
    1788:	bc 83       	std	Y+4, r27	; 0x04
			
			switch(UART0.ClockPolarity){
    178a:	80 91 74 01 	lds	r24, 0x0174
    178e:	28 2f       	mov	r18, r24
    1790:	30 e0       	ldi	r19, 0x00	; 0
    1792:	39 8b       	std	Y+17, r19	; 0x11
    1794:	28 8b       	std	Y+16, r18	; 0x10
    1796:	88 89       	ldd	r24, Y+16	; 0x10
    1798:	99 89       	ldd	r25, Y+17	; 0x11
    179a:	00 97       	sbiw	r24, 0x00	; 0
    179c:	41 f0       	breq	.+16     	; 0x17ae <USART_voidInit+0x1f2>
    179e:	e8 89       	ldd	r30, Y+16	; 0x10
    17a0:	f9 89       	ldd	r31, Y+17	; 0x11
    17a2:	e1 30       	cpi	r30, 0x01	; 1
    17a4:	f1 05       	cpc	r31, r1
    17a6:	19 f4       	brne	.+6      	; 0x17ae <USART_voidInit+0x1f2>
			
				case USART_SampleOnFalling:                                      break;
				case USART_SampleOnRising :    Local_u8HelpUCSRC |= (1<<UCPOL);  break;
    17a8:	8d 81       	ldd	r24, Y+5	; 0x05
    17aa:	81 60       	ori	r24, 0x01	; 1
    17ac:	8d 83       	std	Y+5, r24	; 0x05
		default:  
		break;
		
	}
	    
	switch(UART0.CommunicationTerminal){
    17ae:	80 91 70 01 	lds	r24, 0x0170
    17b2:	28 2f       	mov	r18, r24
    17b4:	30 e0       	ldi	r19, 0x00	; 0
    17b6:	3f 87       	std	Y+15, r19	; 0x0f
    17b8:	2e 87       	std	Y+14, r18	; 0x0e
    17ba:	8e 85       	ldd	r24, Y+14	; 0x0e
    17bc:	9f 85       	ldd	r25, Y+15	; 0x0f
    17be:	00 97       	sbiw	r24, 0x00	; 0
    17c0:	41 f0       	breq	.+16     	; 0x17d2 <USART_voidInit+0x216>
    17c2:	ee 85       	ldd	r30, Y+14	; 0x0e
    17c4:	ff 85       	ldd	r31, Y+15	; 0x0f
    17c6:	e1 30       	cpi	r30, 0x01	; 1
    17c8:	f1 05       	cpc	r31, r1
    17ca:	19 f4       	brne	.+6      	; 0x17d2 <USART_voidInit+0x216>
	
		case USART_SingleProcessor:                                      break;
		case USART_MultiProcessor :    Local_u8HelpUCSRA |= (1<<MPCM);   break;
    17cc:	8f 81       	ldd	r24, Y+7	; 0x07
    17ce:	81 60       	ori	r24, 0x01	; 1
    17d0:	8f 83       	std	Y+7, r24	; 0x07
		default:                                                         break;
	
	}	
	
	switch(UART0.InterruptSource){
    17d2:	80 91 71 01 	lds	r24, 0x0171
    17d6:	28 2f       	mov	r18, r24
    17d8:	30 e0       	ldi	r19, 0x00	; 0
    17da:	3d 87       	std	Y+13, r19	; 0x0d
    17dc:	2c 87       	std	Y+12, r18	; 0x0c
    17de:	8c 85       	ldd	r24, Y+12	; 0x0c
    17e0:	9d 85       	ldd	r25, Y+13	; 0x0d
    17e2:	83 30       	cpi	r24, 0x03	; 3
    17e4:	91 05       	cpc	r25, r1
    17e6:	69 f1       	breq	.+90     	; 0x1842 <USART_voidInit+0x286>
    17e8:	ec 85       	ldd	r30, Y+12	; 0x0c
    17ea:	fd 85       	ldd	r31, Y+13	; 0x0d
    17ec:	e4 30       	cpi	r30, 0x04	; 4
    17ee:	f1 05       	cpc	r31, r1
    17f0:	5c f4       	brge	.+22     	; 0x1808 <USART_voidInit+0x24c>
    17f2:	2c 85       	ldd	r18, Y+12	; 0x0c
    17f4:	3d 85       	ldd	r19, Y+13	; 0x0d
    17f6:	21 30       	cpi	r18, 0x01	; 1
    17f8:	31 05       	cpc	r19, r1
    17fa:	d9 f0       	breq	.+54     	; 0x1832 <USART_voidInit+0x276>
    17fc:	8c 85       	ldd	r24, Y+12	; 0x0c
    17fe:	9d 85       	ldd	r25, Y+13	; 0x0d
    1800:	82 30       	cpi	r24, 0x02	; 2
    1802:	91 05       	cpc	r25, r1
    1804:	d4 f4       	brge	.+52     	; 0x183a <USART_voidInit+0x27e>
    1806:	30 c0       	rjmp	.+96     	; 0x1868 <USART_voidInit+0x2ac>
    1808:	ec 85       	ldd	r30, Y+12	; 0x0c
    180a:	fd 85       	ldd	r31, Y+13	; 0x0d
    180c:	e5 30       	cpi	r30, 0x05	; 5
    180e:	f1 05       	cpc	r31, r1
    1810:	01 f1       	breq	.+64     	; 0x1852 <USART_voidInit+0x296>
    1812:	2c 85       	ldd	r18, Y+12	; 0x0c
    1814:	3d 85       	ldd	r19, Y+13	; 0x0d
    1816:	25 30       	cpi	r18, 0x05	; 5
    1818:	31 05       	cpc	r19, r1
    181a:	bc f0       	brlt	.+46     	; 0x184a <USART_voidInit+0x28e>
    181c:	8c 85       	ldd	r24, Y+12	; 0x0c
    181e:	9d 85       	ldd	r25, Y+13	; 0x0d
    1820:	86 30       	cpi	r24, 0x06	; 6
    1822:	91 05       	cpc	r25, r1
    1824:	d1 f0       	breq	.+52     	; 0x185a <USART_voidInit+0x29e>
    1826:	ec 85       	ldd	r30, Y+12	; 0x0c
    1828:	fd 85       	ldd	r31, Y+13	; 0x0d
    182a:	e7 30       	cpi	r30, 0x07	; 7
    182c:	f1 05       	cpc	r31, r1
    182e:	c9 f0       	breq	.+50     	; 0x1862 <USART_voidInit+0x2a6>
    1830:	1b c0       	rjmp	.+54     	; 0x1868 <USART_voidInit+0x2ac>
		
		case USART_InterruptDisable:
		break;
		case USART_RxCompEnable:
			Local_u8HelpUCSRB |= (1<<RXCIE);
    1832:	8e 81       	ldd	r24, Y+6	; 0x06
    1834:	80 68       	ori	r24, 0x80	; 128
    1836:	8e 83       	std	Y+6, r24	; 0x06
    1838:	17 c0       	rjmp	.+46     	; 0x1868 <USART_voidInit+0x2ac>
		break;
		case USART_TxCompEnable:
			Local_u8HelpUCSRB |= (1<<TXCIE);
    183a:	8e 81       	ldd	r24, Y+6	; 0x06
    183c:	80 64       	ori	r24, 0x40	; 64
    183e:	8e 83       	std	Y+6, r24	; 0x06
    1840:	13 c0       	rjmp	.+38     	; 0x1868 <USART_voidInit+0x2ac>
		break;
		case USART_UDREmptyEnable:
			Local_u8HelpUCSRB |= (1<<UDRE);
    1842:	8e 81       	ldd	r24, Y+6	; 0x06
    1844:	80 62       	ori	r24, 0x20	; 32
    1846:	8e 83       	std	Y+6, r24	; 0x06
    1848:	0f c0       	rjmp	.+30     	; 0x1868 <USART_voidInit+0x2ac>
		break;
		case USART_RxCompTxCompEnable:
			Local_u8HelpUCSRB |= (1<<TXCIE)|(1<<RXCIE);
    184a:	8e 81       	ldd	r24, Y+6	; 0x06
    184c:	80 6c       	ori	r24, 0xC0	; 192
    184e:	8e 83       	std	Y+6, r24	; 0x06
    1850:	0b c0       	rjmp	.+22     	; 0x1868 <USART_voidInit+0x2ac>
		break;
		case USART_RxCompUDREmptyEnable:
			Local_u8HelpUCSRB |= (1<<UDRE)|(1<<RXCIE);
    1852:	8e 81       	ldd	r24, Y+6	; 0x06
    1854:	80 6a       	ori	r24, 0xA0	; 160
    1856:	8e 83       	std	Y+6, r24	; 0x06
    1858:	07 c0       	rjmp	.+14     	; 0x1868 <USART_voidInit+0x2ac>
		break;
		case USART_TxCompUDREmptyEnable:
			Local_u8HelpUCSRB |= (1<<UDRE)|(1<<TXCIE);
    185a:	8e 81       	ldd	r24, Y+6	; 0x06
    185c:	80 66       	ori	r24, 0x60	; 96
    185e:	8e 83       	std	Y+6, r24	; 0x06
    1860:	03 c0       	rjmp	.+6      	; 0x1868 <USART_voidInit+0x2ac>
		break;
		case USART_RxCompTxCompUDREmptyEnable:
			Local_u8HelpUCSRB |= (1<<UDRE)|(1<<TXCIE)|(1<<RXCIE);
    1862:	8e 81       	ldd	r24, Y+6	; 0x06
    1864:	80 6e       	ori	r24, 0xE0	; 224
    1866:	8e 83       	std	Y+6, r24	; 0x06
		default:  
		break;
		
	}
	
	switch(UART0.DataFrame){
    1868:	80 91 72 01 	lds	r24, 0x0172
    186c:	28 2f       	mov	r18, r24
    186e:	30 e0       	ldi	r19, 0x00	; 0
    1870:	3b 87       	std	Y+11, r19	; 0x0b
    1872:	2a 87       	std	Y+10, r18	; 0x0a
    1874:	8a 85       	ldd	r24, Y+10	; 0x0a
    1876:	9b 85       	ldd	r25, Y+11	; 0x0b
    1878:	82 30       	cpi	r24, 0x02	; 2
    187a:	91 05       	cpc	r25, r1
    187c:	f9 f0       	breq	.+62     	; 0x18bc <USART_voidInit+0x300>
    187e:	ea 85       	ldd	r30, Y+10	; 0x0a
    1880:	fb 85       	ldd	r31, Y+11	; 0x0b
    1882:	e3 30       	cpi	r30, 0x03	; 3
    1884:	f1 05       	cpc	r31, r1
    1886:	5c f4       	brge	.+22     	; 0x189e <USART_voidInit+0x2e2>
    1888:	2a 85       	ldd	r18, Y+10	; 0x0a
    188a:	3b 85       	ldd	r19, Y+11	; 0x0b
    188c:	21 15       	cp	r18, r1
    188e:	31 05       	cpc	r19, r1
    1890:	19 f1       	breq	.+70     	; 0x18d8 <USART_voidInit+0x31c>
    1892:	8a 85       	ldd	r24, Y+10	; 0x0a
    1894:	9b 85       	ldd	r25, Y+11	; 0x0b
    1896:	81 30       	cpi	r24, 0x01	; 1
    1898:	91 05       	cpc	r25, r1
    189a:	61 f0       	breq	.+24     	; 0x18b4 <USART_voidInit+0x2f8>
    189c:	1d c0       	rjmp	.+58     	; 0x18d8 <USART_voidInit+0x31c>
    189e:	ea 85       	ldd	r30, Y+10	; 0x0a
    18a0:	fb 85       	ldd	r31, Y+11	; 0x0b
    18a2:	e3 30       	cpi	r30, 0x03	; 3
    18a4:	f1 05       	cpc	r31, r1
    18a6:	71 f0       	breq	.+28     	; 0x18c4 <USART_voidInit+0x308>
    18a8:	2a 85       	ldd	r18, Y+10	; 0x0a
    18aa:	3b 85       	ldd	r19, Y+11	; 0x0b
    18ac:	24 30       	cpi	r18, 0x04	; 4
    18ae:	31 05       	cpc	r19, r1
    18b0:	69 f0       	breq	.+26     	; 0x18cc <USART_voidInit+0x310>
    18b2:	12 c0       	rjmp	.+36     	; 0x18d8 <USART_voidInit+0x31c>
	
		case USART_5BitData:
		break;
		case USART_6BitData:
			Local_u8HelpUCSRC |= (1<<UCSZ0);
    18b4:	8d 81       	ldd	r24, Y+5	; 0x05
    18b6:	82 60       	ori	r24, 0x02	; 2
    18b8:	8d 83       	std	Y+5, r24	; 0x05
    18ba:	0e c0       	rjmp	.+28     	; 0x18d8 <USART_voidInit+0x31c>
		break;
		case USART_7BitData:
			Local_u8HelpUCSRC |= (1<<UCSZ1);
    18bc:	8d 81       	ldd	r24, Y+5	; 0x05
    18be:	84 60       	ori	r24, 0x04	; 4
    18c0:	8d 83       	std	Y+5, r24	; 0x05
    18c2:	0a c0       	rjmp	.+20     	; 0x18d8 <USART_voidInit+0x31c>
		break;
		case USART_8BitData:
			Local_u8HelpUCSRC |= (1<<UCSZ0)|(1<<UCSZ1);
    18c4:	8d 81       	ldd	r24, Y+5	; 0x05
    18c6:	86 60       	ori	r24, 0x06	; 6
    18c8:	8d 83       	std	Y+5, r24	; 0x05
    18ca:	06 c0       	rjmp	.+12     	; 0x18d8 <USART_voidInit+0x31c>
		break;
		case USART_9BitData:
			Local_u8HelpUCSRC |= (1<<UCSZ0)|(1<<UCSZ1);
    18cc:	8d 81       	ldd	r24, Y+5	; 0x05
    18ce:	86 60       	ori	r24, 0x06	; 6
    18d0:	8d 83       	std	Y+5, r24	; 0x05
			Local_u8HelpUCSRB |= (1<<UCSZ2);
    18d2:	8e 81       	ldd	r24, Y+6	; 0x06
    18d4:	84 60       	ori	r24, 0x04	; 4
    18d6:	8e 83       	std	Y+6, r24	; 0x06
		default:  
		break;
	
	}
	
	switch(UART0.ControlFrame){
    18d8:	80 91 73 01 	lds	r24, 0x0173
    18dc:	e8 2f       	mov	r30, r24
    18de:	f0 e0       	ldi	r31, 0x00	; 0
    18e0:	f9 87       	std	Y+9, r31	; 0x09
    18e2:	e8 87       	std	Y+8, r30	; 0x08
    18e4:	28 85       	ldd	r18, Y+8	; 0x08
    18e6:	39 85       	ldd	r19, Y+9	; 0x09
    18e8:	22 30       	cpi	r18, 0x02	; 2
    18ea:	31 05       	cpc	r19, r1
    18ec:	19 f1       	breq	.+70     	; 0x1934 <USART_voidInit+0x378>
    18ee:	88 85       	ldd	r24, Y+8	; 0x08
    18f0:	99 85       	ldd	r25, Y+9	; 0x09
    18f2:	83 30       	cpi	r24, 0x03	; 3
    18f4:	91 05       	cpc	r25, r1
    18f6:	54 f4       	brge	.+20     	; 0x190c <USART_voidInit+0x350>
    18f8:	e8 85       	ldd	r30, Y+8	; 0x08
    18fa:	f9 85       	ldd	r31, Y+9	; 0x09
    18fc:	30 97       	sbiw	r30, 0x00	; 0
    18fe:	49 f1       	breq	.+82     	; 0x1952 <USART_voidInit+0x396>
    1900:	28 85       	ldd	r18, Y+8	; 0x08
    1902:	39 85       	ldd	r19, Y+9	; 0x09
    1904:	21 30       	cpi	r18, 0x01	; 1
    1906:	31 05       	cpc	r19, r1
    1908:	89 f0       	breq	.+34     	; 0x192c <USART_voidInit+0x370>
    190a:	23 c0       	rjmp	.+70     	; 0x1952 <USART_voidInit+0x396>
    190c:	88 85       	ldd	r24, Y+8	; 0x08
    190e:	99 85       	ldd	r25, Y+9	; 0x09
    1910:	84 30       	cpi	r24, 0x04	; 4
    1912:	91 05       	cpc	r25, r1
    1914:	b9 f0       	breq	.+46     	; 0x1944 <USART_voidInit+0x388>
    1916:	e8 85       	ldd	r30, Y+8	; 0x08
    1918:	f9 85       	ldd	r31, Y+9	; 0x09
    191a:	e4 30       	cpi	r30, 0x04	; 4
    191c:	f1 05       	cpc	r31, r1
    191e:	74 f0       	brlt	.+28     	; 0x193c <USART_voidInit+0x380>
    1920:	28 85       	ldd	r18, Y+8	; 0x08
    1922:	39 85       	ldd	r19, Y+9	; 0x09
    1924:	25 30       	cpi	r18, 0x05	; 5
    1926:	31 05       	cpc	r19, r1
    1928:	89 f0       	breq	.+34     	; 0x194c <USART_voidInit+0x390>
    192a:	13 c0       	rjmp	.+38     	; 0x1952 <USART_voidInit+0x396>
	
		case USART_ParityDisable_1BitStop:
		break;
		case USART_ParityDisable_2BitStop:
			Local_u8HelpUCSRC |= (1<<USBS);
    192c:	8d 81       	ldd	r24, Y+5	; 0x05
    192e:	88 60       	ori	r24, 0x08	; 8
    1930:	8d 83       	std	Y+5, r24	; 0x05
    1932:	0f c0       	rjmp	.+30     	; 0x1952 <USART_voidInit+0x396>
		break;
		case USART_ParityEven_1BitStop:
			Local_u8HelpUCSRC |= (1<<UPM1);
    1934:	8d 81       	ldd	r24, Y+5	; 0x05
    1936:	80 62       	ori	r24, 0x20	; 32
    1938:	8d 83       	std	Y+5, r24	; 0x05
    193a:	0b c0       	rjmp	.+22     	; 0x1952 <USART_voidInit+0x396>
		break;
		case USART_ParityEven_2BitStop:
			Local_u8HelpUCSRC |= (1<<USBS)|(1<<UPM1);
    193c:	8d 81       	ldd	r24, Y+5	; 0x05
    193e:	88 62       	ori	r24, 0x28	; 40
    1940:	8d 83       	std	Y+5, r24	; 0x05
    1942:	07 c0       	rjmp	.+14     	; 0x1952 <USART_voidInit+0x396>
		break;
		case USART_ParityOdd_1BitStop:
			Local_u8HelpUCSRC |= (1<<UPM0)|(1<<UPM1);
    1944:	8d 81       	ldd	r24, Y+5	; 0x05
    1946:	80 63       	ori	r24, 0x30	; 48
    1948:	8d 83       	std	Y+5, r24	; 0x05
    194a:	03 c0       	rjmp	.+6      	; 0x1952 <USART_voidInit+0x396>
		break;
		case USART_ParityOdd_2BitStop:
			Local_u8HelpUCSRC |= (1<<USBS)|(1<<UPM0)|(1<<UPM1);
    194c:	8d 81       	ldd	r24, Y+5	; 0x05
    194e:	88 63       	ori	r24, 0x38	; 56
    1950:	8d 83       	std	Y+5, r24	; 0x05
		break;
	
	}
	
	
	UBRRH = ((uint16)Local_f32HelpUBRR) >> 8;
    1952:	00 e4       	ldi	r16, 0x40	; 64
    1954:	10 e0       	ldi	r17, 0x00	; 0
    1956:	69 81       	ldd	r22, Y+1	; 0x01
    1958:	7a 81       	ldd	r23, Y+2	; 0x02
    195a:	8b 81       	ldd	r24, Y+3	; 0x03
    195c:	9c 81       	ldd	r25, Y+4	; 0x04
    195e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1962:	dc 01       	movw	r26, r24
    1964:	cb 01       	movw	r24, r22
    1966:	89 2f       	mov	r24, r25
    1968:	99 27       	eor	r25, r25
    196a:	f8 01       	movw	r30, r16
    196c:	80 83       	st	Z, r24
	UBRRL = ((uint8 )Local_f32HelpUBRR);
    196e:	09 e2       	ldi	r16, 0x29	; 41
    1970:	10 e0       	ldi	r17, 0x00	; 0
    1972:	69 81       	ldd	r22, Y+1	; 0x01
    1974:	7a 81       	ldd	r23, Y+2	; 0x02
    1976:	8b 81       	ldd	r24, Y+3	; 0x03
    1978:	9c 81       	ldd	r25, Y+4	; 0x04
    197a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    197e:	dc 01       	movw	r26, r24
    1980:	cb 01       	movw	r24, r22
    1982:	f8 01       	movw	r30, r16
    1984:	80 83       	st	Z, r24
	UCSRA = Local_u8HelpUCSRA;
    1986:	eb e2       	ldi	r30, 0x2B	; 43
    1988:	f0 e0       	ldi	r31, 0x00	; 0
    198a:	8f 81       	ldd	r24, Y+7	; 0x07
    198c:	80 83       	st	Z, r24
	UCSRC = Local_u8HelpUCSRC;
    198e:	e0 e4       	ldi	r30, 0x40	; 64
    1990:	f0 e0       	ldi	r31, 0x00	; 0
    1992:	8d 81       	ldd	r24, Y+5	; 0x05
    1994:	80 83       	st	Z, r24
	UCSRB = Local_u8HelpUCSRB;
    1996:	ea e2       	ldi	r30, 0x2A	; 42
    1998:	f0 e0       	ldi	r31, 0x00	; 0
    199a:	8e 81       	ldd	r24, Y+6	; 0x06
    199c:	80 83       	st	Z, r24
}
    199e:	65 96       	adiw	r28, 0x15	; 21
    19a0:	0f b6       	in	r0, 0x3f	; 63
    19a2:	f8 94       	cli
    19a4:	de bf       	out	0x3e, r29	; 62
    19a6:	0f be       	out	0x3f, r0	; 63
    19a8:	cd bf       	out	0x3d, r28	; 61
    19aa:	cf 91       	pop	r28
    19ac:	df 91       	pop	r29
    19ae:	1f 91       	pop	r17
    19b0:	0f 91       	pop	r16
    19b2:	08 95       	ret

000019b4 <USART_voidSensByteBlocking>:



void USART_voidSensByteBlocking(uint16 Copy_u8Data){
    19b4:	df 93       	push	r29
    19b6:	cf 93       	push	r28
    19b8:	00 d0       	rcall	.+0      	; 0x19ba <USART_voidSensByteBlocking+0x6>
    19ba:	cd b7       	in	r28, 0x3d	; 61
    19bc:	de b7       	in	r29, 0x3e	; 62
    19be:	9a 83       	std	Y+2, r25	; 0x02
    19c0:	89 83       	std	Y+1, r24	; 0x01

	/* Polls UDRE Flag to Check if TX Register UDR Can be Written */
	while((UCSRA & (1<<UDRE))==0){ /* Do Nothing */ }
    19c2:	eb e2       	ldi	r30, 0x2B	; 43
    19c4:	f0 e0       	ldi	r31, 0x00	; 0
    19c6:	80 81       	ld	r24, Z
    19c8:	88 2f       	mov	r24, r24
    19ca:	90 e0       	ldi	r25, 0x00	; 0
    19cc:	80 72       	andi	r24, 0x20	; 32
    19ce:	90 70       	andi	r25, 0x00	; 0
    19d0:	00 97       	sbiw	r24, 0x00	; 0
    19d2:	b9 f3       	breq	.-18     	; 0x19c2 <USART_voidSensByteBlocking+0xe>
	
	if(UART0.DataFrame == USART_9BitData){
    19d4:	80 91 72 01 	lds	r24, 0x0172
    19d8:	84 30       	cpi	r24, 0x04	; 4
    19da:	79 f4       	brne	.+30     	; 0x19fa <USART_voidSensByteBlocking+0x46>
			
		UCSRB = (UCSRB & 0xFE)|((Copy_u8Data & (1<<8)) >> 8);
    19dc:	aa e2       	ldi	r26, 0x2A	; 42
    19de:	b0 e0       	ldi	r27, 0x00	; 0
    19e0:	ea e2       	ldi	r30, 0x2A	; 42
    19e2:	f0 e0       	ldi	r31, 0x00	; 0
    19e4:	80 81       	ld	r24, Z
    19e6:	28 2f       	mov	r18, r24
    19e8:	2e 7f       	andi	r18, 0xFE	; 254
    19ea:	89 81       	ldd	r24, Y+1	; 0x01
    19ec:	9a 81       	ldd	r25, Y+2	; 0x02
    19ee:	80 70       	andi	r24, 0x00	; 0
    19f0:	91 70       	andi	r25, 0x01	; 1
    19f2:	89 2f       	mov	r24, r25
    19f4:	99 27       	eor	r25, r25
    19f6:	82 2b       	or	r24, r18
    19f8:	8c 93       	st	X, r24
	}
	/* Assigne Data to UDR Register to be Sent using UART */
	UDR = (uint8)Copy_u8Data;
    19fa:	ec e2       	ldi	r30, 0x2C	; 44
    19fc:	f0 e0       	ldi	r31, 0x00	; 0
    19fe:	89 81       	ldd	r24, Y+1	; 0x01
    1a00:	80 83       	st	Z, r24
	
}
    1a02:	0f 90       	pop	r0
    1a04:	0f 90       	pop	r0
    1a06:	cf 91       	pop	r28
    1a08:	df 91       	pop	r29
    1a0a:	08 95       	ret

00001a0c <USART_voidSensByteNonBlocking>:


void USART_voidSensByteNonBlocking(uint16 Copy_u8Data){
    1a0c:	df 93       	push	r29
    1a0e:	cf 93       	push	r28
    1a10:	00 d0       	rcall	.+0      	; 0x1a12 <USART_voidSensByteNonBlocking+0x6>
    1a12:	cd b7       	in	r28, 0x3d	; 61
    1a14:	de b7       	in	r29, 0x3e	; 62
    1a16:	9a 83       	std	Y+2, r25	; 0x02
    1a18:	89 83       	std	Y+1, r24	; 0x01

	/* Polls UDRE Flag to Check if TX Register UDR Can be Written */
	if((UCSRA & (1<<UDRE))!= 0){ 
    1a1a:	eb e2       	ldi	r30, 0x2B	; 43
    1a1c:	f0 e0       	ldi	r31, 0x00	; 0
    1a1e:	80 81       	ld	r24, Z
    1a20:	88 2f       	mov	r24, r24
    1a22:	90 e0       	ldi	r25, 0x00	; 0
    1a24:	80 72       	andi	r24, 0x20	; 32
    1a26:	90 70       	andi	r25, 0x00	; 0
    1a28:	00 97       	sbiw	r24, 0x00	; 0
    1a2a:	b9 f0       	breq	.+46     	; 0x1a5a <USART_voidSensByteNonBlocking+0x4e>
	
		if(UART0.DataFrame == USART_9BitData){
    1a2c:	80 91 72 01 	lds	r24, 0x0172
    1a30:	84 30       	cpi	r24, 0x04	; 4
    1a32:	79 f4       	brne	.+30     	; 0x1a52 <USART_voidSensByteNonBlocking+0x46>
		
			UCSRB = (UCSRB & 0xFE)|((Copy_u8Data & (1<<8)) >> 8);
    1a34:	aa e2       	ldi	r26, 0x2A	; 42
    1a36:	b0 e0       	ldi	r27, 0x00	; 0
    1a38:	ea e2       	ldi	r30, 0x2A	; 42
    1a3a:	f0 e0       	ldi	r31, 0x00	; 0
    1a3c:	80 81       	ld	r24, Z
    1a3e:	28 2f       	mov	r18, r24
    1a40:	2e 7f       	andi	r18, 0xFE	; 254
    1a42:	89 81       	ldd	r24, Y+1	; 0x01
    1a44:	9a 81       	ldd	r25, Y+2	; 0x02
    1a46:	80 70       	andi	r24, 0x00	; 0
    1a48:	91 70       	andi	r25, 0x01	; 1
    1a4a:	89 2f       	mov	r24, r25
    1a4c:	99 27       	eor	r25, r25
    1a4e:	82 2b       	or	r24, r18
    1a50:	8c 93       	st	X, r24
		}
		/* Assigne Data to UDR Register to be Sent using UART */
		UDR = (uint8)Copy_u8Data;
    1a52:	ec e2       	ldi	r30, 0x2C	; 44
    1a54:	f0 e0       	ldi	r31, 0x00	; 0
    1a56:	89 81       	ldd	r24, Y+1	; 0x01
    1a58:	80 83       	st	Z, r24
	}	
}
    1a5a:	0f 90       	pop	r0
    1a5c:	0f 90       	pop	r0
    1a5e:	cf 91       	pop	r28
    1a60:	df 91       	pop	r29
    1a62:	08 95       	ret

00001a64 <USART_u16ReadByteBlocking>:



	
uint16 USART_u16ReadByteBlocking(void){
    1a64:	df 93       	push	r29
    1a66:	cf 93       	push	r28
    1a68:	00 d0       	rcall	.+0      	; 0x1a6a <USART_u16ReadByteBlocking+0x6>
    1a6a:	cd b7       	in	r28, 0x3d	; 61
    1a6c:	de b7       	in	r29, 0x3e	; 62
	
	uint16 Local_u16Data = 0;
    1a6e:	1a 82       	std	Y+2, r1	; 0x02
    1a70:	19 82       	std	Y+1, r1	; 0x01
	
	/* Polls RXC Flag to Check if RX Register UDR Can be Read for New Incoming Data */
	while((UCSRA & (1<<RXC))==0){ /* Do Nothing */ }
    1a72:	eb e2       	ldi	r30, 0x2B	; 43
    1a74:	f0 e0       	ldi	r31, 0x00	; 0
    1a76:	80 81       	ld	r24, Z
    1a78:	88 23       	and	r24, r24
    1a7a:	dc f7       	brge	.-10     	; 0x1a72 <USART_u16ReadByteBlocking+0xe>
	
	if(UCSRA & ((1<<FE)|(1<<DOR)|(1<<PE))){
    1a7c:	eb e2       	ldi	r30, 0x2B	; 43
    1a7e:	f0 e0       	ldi	r31, 0x00	; 0
    1a80:	80 81       	ld	r24, Z
    1a82:	88 2f       	mov	r24, r24
    1a84:	90 e0       	ldi	r25, 0x00	; 0
    1a86:	8c 71       	andi	r24, 0x1C	; 28
    1a88:	90 70       	andi	r25, 0x00	; 0
    1a8a:	00 97       	sbiw	r24, 0x00	; 0
    1a8c:	e9 f0       	breq	.+58     	; 0x1ac8 <USART_u16ReadByteBlocking+0x64>
	
		/* Error: You Should Handle it as you Wish */
		if(UCSRA & (1<<FE)){
    1a8e:	eb e2       	ldi	r30, 0x2B	; 43
    1a90:	f0 e0       	ldi	r31, 0x00	; 0
    1a92:	80 81       	ld	r24, Z
    1a94:	88 2f       	mov	r24, r24
    1a96:	90 e0       	ldi	r25, 0x00	; 0
    1a98:	80 71       	andi	r24, 0x10	; 16
    1a9a:	90 70       	andi	r25, 0x00	; 0
    1a9c:	00 97       	sbiw	r24, 0x00	; 0
    1a9e:	21 f0       	breq	.+8      	; 0x1aa8 <USART_u16ReadByteBlocking+0x44>
			
			UART0.ReadMasError = USART_FrameError;
    1aa0:	83 e0       	ldi	r24, 0x03	; 3
    1aa2:	80 93 79 01 	sts	0x0179, r24
    1aa6:	10 c0       	rjmp	.+32     	; 0x1ac8 <USART_u16ReadByteBlocking+0x64>
		}
		else if(UCSRA & (1<<DOR)){
    1aa8:	eb e2       	ldi	r30, 0x2B	; 43
    1aaa:	f0 e0       	ldi	r31, 0x00	; 0
    1aac:	80 81       	ld	r24, Z
    1aae:	88 2f       	mov	r24, r24
    1ab0:	90 e0       	ldi	r25, 0x00	; 0
    1ab2:	88 70       	andi	r24, 0x08	; 8
    1ab4:	90 70       	andi	r25, 0x00	; 0
    1ab6:	00 97       	sbiw	r24, 0x00	; 0
    1ab8:	21 f0       	breq	.+8      	; 0x1ac2 <USART_u16ReadByteBlocking+0x5e>
		
			UART0.ReadMasError = USART_OverRunError;
    1aba:	82 e0       	ldi	r24, 0x02	; 2
    1abc:	80 93 79 01 	sts	0x0179, r24
    1ac0:	03 c0       	rjmp	.+6      	; 0x1ac8 <USART_u16ReadByteBlocking+0x64>
		}
		else{
		
			UART0.ReadMasError = USART_ParityError;
    1ac2:	81 e0       	ldi	r24, 0x01	; 1
    1ac4:	80 93 79 01 	sts	0x0179, r24
		}
	}
	
	if(UART0.DataFrame == USART_9BitData){
    1ac8:	80 91 72 01 	lds	r24, 0x0172
    1acc:	84 30       	cpi	r24, 0x04	; 4
    1ace:	71 f4       	brne	.+28     	; 0x1aec <USART_u16ReadByteBlocking+0x88>
	
		Local_u16Data = (UCSRB & (1<<RXB8)) << 7;
    1ad0:	ea e2       	ldi	r30, 0x2A	; 42
    1ad2:	f0 e0       	ldi	r31, 0x00	; 0
    1ad4:	80 81       	ld	r24, Z
    1ad6:	88 2f       	mov	r24, r24
    1ad8:	90 e0       	ldi	r25, 0x00	; 0
    1ada:	82 70       	andi	r24, 0x02	; 2
    1adc:	90 70       	andi	r25, 0x00	; 0
    1ade:	96 95       	lsr	r25
    1ae0:	98 2f       	mov	r25, r24
    1ae2:	88 27       	eor	r24, r24
    1ae4:	97 95       	ror	r25
    1ae6:	87 95       	ror	r24
    1ae8:	9a 83       	std	Y+2, r25	; 0x02
    1aea:	89 83       	std	Y+1, r24	; 0x01
	}
	
	Local_u16Data |= UDR;
    1aec:	ec e2       	ldi	r30, 0x2C	; 44
    1aee:	f0 e0       	ldi	r31, 0x00	; 0
    1af0:	80 81       	ld	r24, Z
    1af2:	28 2f       	mov	r18, r24
    1af4:	30 e0       	ldi	r19, 0x00	; 0
    1af6:	89 81       	ldd	r24, Y+1	; 0x01
    1af8:	9a 81       	ldd	r25, Y+2	; 0x02
    1afa:	82 2b       	or	r24, r18
    1afc:	93 2b       	or	r25, r19
    1afe:	9a 83       	std	Y+2, r25	; 0x02
    1b00:	89 83       	std	Y+1, r24	; 0x01
	
	return Local_u16Data;
    1b02:	89 81       	ldd	r24, Y+1	; 0x01
    1b04:	9a 81       	ldd	r25, Y+2	; 0x02
	
}
    1b06:	0f 90       	pop	r0
    1b08:	0f 90       	pop	r0
    1b0a:	cf 91       	pop	r28
    1b0c:	df 91       	pop	r29
    1b0e:	08 95       	ret

00001b10 <USART_u16ReadByteNonBlocking>:



uint16 USART_u16ReadByteNonBlocking(void){
    1b10:	df 93       	push	r29
    1b12:	cf 93       	push	r28
    1b14:	00 d0       	rcall	.+0      	; 0x1b16 <USART_u16ReadByteNonBlocking+0x6>
    1b16:	cd b7       	in	r28, 0x3d	; 61
    1b18:	de b7       	in	r29, 0x3e	; 62
	
	uint16 Local_u16Data = 0;
    1b1a:	1a 82       	std	Y+2, r1	; 0x02
    1b1c:	19 82       	std	Y+1, r1	; 0x01
	
	/* Polls RXC Flag to Check if RX Register UDR Can be Read for New Incoming Data */
	if((UCSRA & (1<<RXC)) != 0){ 
    1b1e:	eb e2       	ldi	r30, 0x2B	; 43
    1b20:	f0 e0       	ldi	r31, 0x00	; 0
    1b22:	80 81       	ld	r24, Z
    1b24:	88 23       	and	r24, r24
    1b26:	0c f0       	brlt	.+2      	; 0x1b2a <USART_u16ReadByteNonBlocking+0x1a>
    1b28:	43 c0       	rjmp	.+134    	; 0x1bb0 <USART_u16ReadByteNonBlocking+0xa0>
	
		if(UCSRA & ((1<<FE)|(1<<DOR)|(1<<PE))){
    1b2a:	eb e2       	ldi	r30, 0x2B	; 43
    1b2c:	f0 e0       	ldi	r31, 0x00	; 0
    1b2e:	80 81       	ld	r24, Z
    1b30:	88 2f       	mov	r24, r24
    1b32:	90 e0       	ldi	r25, 0x00	; 0
    1b34:	8c 71       	andi	r24, 0x1C	; 28
    1b36:	90 70       	andi	r25, 0x00	; 0
    1b38:	00 97       	sbiw	r24, 0x00	; 0
    1b3a:	e9 f0       	breq	.+58     	; 0x1b76 <USART_u16ReadByteNonBlocking+0x66>
	
			/* Error: You Should Handle it as you Wish */
			if(UCSRA & (1<<FE)){
    1b3c:	eb e2       	ldi	r30, 0x2B	; 43
    1b3e:	f0 e0       	ldi	r31, 0x00	; 0
    1b40:	80 81       	ld	r24, Z
    1b42:	88 2f       	mov	r24, r24
    1b44:	90 e0       	ldi	r25, 0x00	; 0
    1b46:	80 71       	andi	r24, 0x10	; 16
    1b48:	90 70       	andi	r25, 0x00	; 0
    1b4a:	00 97       	sbiw	r24, 0x00	; 0
    1b4c:	21 f0       	breq	.+8      	; 0x1b56 <USART_u16ReadByteNonBlocking+0x46>
			
				UART0.ReadMasError = USART_FrameError;
    1b4e:	83 e0       	ldi	r24, 0x03	; 3
    1b50:	80 93 79 01 	sts	0x0179, r24
    1b54:	10 c0       	rjmp	.+32     	; 0x1b76 <USART_u16ReadByteNonBlocking+0x66>
			}
			else if(UCSRA & (1<<DOR)){
    1b56:	eb e2       	ldi	r30, 0x2B	; 43
    1b58:	f0 e0       	ldi	r31, 0x00	; 0
    1b5a:	80 81       	ld	r24, Z
    1b5c:	88 2f       	mov	r24, r24
    1b5e:	90 e0       	ldi	r25, 0x00	; 0
    1b60:	88 70       	andi	r24, 0x08	; 8
    1b62:	90 70       	andi	r25, 0x00	; 0
    1b64:	00 97       	sbiw	r24, 0x00	; 0
    1b66:	21 f0       	breq	.+8      	; 0x1b70 <USART_u16ReadByteNonBlocking+0x60>
		
				UART0.ReadMasError = USART_OverRunError;
    1b68:	82 e0       	ldi	r24, 0x02	; 2
    1b6a:	80 93 79 01 	sts	0x0179, r24
    1b6e:	03 c0       	rjmp	.+6      	; 0x1b76 <USART_u16ReadByteNonBlocking+0x66>
			}
			else{
		
				UART0.ReadMasError = USART_ParityError;
    1b70:	81 e0       	ldi	r24, 0x01	; 1
    1b72:	80 93 79 01 	sts	0x0179, r24
			}
		}
	
		if(UART0.DataFrame == USART_9BitData){
    1b76:	80 91 72 01 	lds	r24, 0x0172
    1b7a:	84 30       	cpi	r24, 0x04	; 4
    1b7c:	71 f4       	brne	.+28     	; 0x1b9a <USART_u16ReadByteNonBlocking+0x8a>
	
			Local_u16Data = (UCSRB & (1<<RXB8)) << 7;
    1b7e:	ea e2       	ldi	r30, 0x2A	; 42
    1b80:	f0 e0       	ldi	r31, 0x00	; 0
    1b82:	80 81       	ld	r24, Z
    1b84:	88 2f       	mov	r24, r24
    1b86:	90 e0       	ldi	r25, 0x00	; 0
    1b88:	82 70       	andi	r24, 0x02	; 2
    1b8a:	90 70       	andi	r25, 0x00	; 0
    1b8c:	96 95       	lsr	r25
    1b8e:	98 2f       	mov	r25, r24
    1b90:	88 27       	eor	r24, r24
    1b92:	97 95       	ror	r25
    1b94:	87 95       	ror	r24
    1b96:	9a 83       	std	Y+2, r25	; 0x02
    1b98:	89 83       	std	Y+1, r24	; 0x01
		}
	
		Local_u16Data |= UDR;
    1b9a:	ec e2       	ldi	r30, 0x2C	; 44
    1b9c:	f0 e0       	ldi	r31, 0x00	; 0
    1b9e:	80 81       	ld	r24, Z
    1ba0:	28 2f       	mov	r18, r24
    1ba2:	30 e0       	ldi	r19, 0x00	; 0
    1ba4:	89 81       	ldd	r24, Y+1	; 0x01
    1ba6:	9a 81       	ldd	r25, Y+2	; 0x02
    1ba8:	82 2b       	or	r24, r18
    1baa:	93 2b       	or	r25, r19
    1bac:	9a 83       	std	Y+2, r25	; 0x02
    1bae:	89 83       	std	Y+1, r24	; 0x01
	}	
	
	return Local_u16Data;
    1bb0:	89 81       	ldd	r24, Y+1	; 0x01
    1bb2:	9a 81       	ldd	r25, Y+2	; 0x02
}
    1bb4:	0f 90       	pop	r0
    1bb6:	0f 90       	pop	r0
    1bb8:	cf 91       	pop	r28
    1bba:	df 91       	pop	r29
    1bbc:	08 95       	ret

00001bbe <USART_voidSensStringBlocking>:



void USART_voidSensStringBlocking(uint8 *Copy_u8Data){
    1bbe:	df 93       	push	r29
    1bc0:	cf 93       	push	r28
    1bc2:	00 d0       	rcall	.+0      	; 0x1bc4 <USART_voidSensStringBlocking+0x6>
    1bc4:	cd b7       	in	r28, 0x3d	; 61
    1bc6:	de b7       	in	r29, 0x3e	; 62
    1bc8:	9a 83       	std	Y+2, r25	; 0x02
    1bca:	89 83       	std	Y+1, r24	; 0x01
    1bcc:	0c c0       	rjmp	.+24     	; 0x1be6 <USART_voidSensStringBlocking+0x28>

	while(*Copy_u8Data != NULL){
		
		USART_voidSensByteBlocking(*Copy_u8Data);
    1bce:	e9 81       	ldd	r30, Y+1	; 0x01
    1bd0:	fa 81       	ldd	r31, Y+2	; 0x02
    1bd2:	80 81       	ld	r24, Z
    1bd4:	88 2f       	mov	r24, r24
    1bd6:	90 e0       	ldi	r25, 0x00	; 0
    1bd8:	0e 94 da 0c 	call	0x19b4	; 0x19b4 <USART_voidSensByteBlocking>
		*Copy_u8Data++;
    1bdc:	89 81       	ldd	r24, Y+1	; 0x01
    1bde:	9a 81       	ldd	r25, Y+2	; 0x02
    1be0:	01 96       	adiw	r24, 0x01	; 1
    1be2:	9a 83       	std	Y+2, r25	; 0x02
    1be4:	89 83       	std	Y+1, r24	; 0x01



void USART_voidSensStringBlocking(uint8 *Copy_u8Data){

	while(*Copy_u8Data != NULL){
    1be6:	e9 81       	ldd	r30, Y+1	; 0x01
    1be8:	fa 81       	ldd	r31, Y+2	; 0x02
    1bea:	80 81       	ld	r24, Z
    1bec:	88 2f       	mov	r24, r24
    1bee:	90 e0       	ldi	r25, 0x00	; 0
    1bf0:	00 97       	sbiw	r24, 0x00	; 0
    1bf2:	69 f7       	brne	.-38     	; 0x1bce <USART_voidSensStringBlocking+0x10>
		
		USART_voidSensByteBlocking(*Copy_u8Data);
		*Copy_u8Data++;
	}
	
}
    1bf4:	0f 90       	pop	r0
    1bf6:	0f 90       	pop	r0
    1bf8:	cf 91       	pop	r28
    1bfa:	df 91       	pop	r29
    1bfc:	08 95       	ret

00001bfe <main>:

#include "DIO_interface.h"
#include "UART_interface.h"

void main(void)
{
    1bfe:	df 93       	push	r29
    1c00:	cf 93       	push	r28
    1c02:	cd b7       	in	r28, 0x3d	; 61
    1c04:	de b7       	in	r29, 0x3e	; 62
    1c06:	2a 97       	sbiw	r28, 0x0a	; 10
    1c08:	0f b6       	in	r0, 0x3f	; 63
    1c0a:	f8 94       	cli
    1c0c:	de bf       	out	0x3e, r29	; 62
    1c0e:	0f be       	out	0x3f, r0	; 63
    1c10:	cd bf       	out	0x3d, r28	; 61
uint8 Data[5]={'h','e','l','l','\n'};
    1c12:	ce 01       	movw	r24, r28
    1c14:	01 96       	adiw	r24, 0x01	; 1
    1c16:	9f 83       	std	Y+7, r25	; 0x07
    1c18:	8e 83       	std	Y+6, r24	; 0x06
    1c1a:	e8 e6       	ldi	r30, 0x68	; 104
    1c1c:	f1 e0       	ldi	r31, 0x01	; 1
    1c1e:	f9 87       	std	Y+9, r31	; 0x09
    1c20:	e8 87       	std	Y+8, r30	; 0x08
    1c22:	f5 e0       	ldi	r31, 0x05	; 5
    1c24:	fa 87       	std	Y+10, r31	; 0x0a
    1c26:	e8 85       	ldd	r30, Y+8	; 0x08
    1c28:	f9 85       	ldd	r31, Y+9	; 0x09
    1c2a:	00 80       	ld	r0, Z
    1c2c:	88 85       	ldd	r24, Y+8	; 0x08
    1c2e:	99 85       	ldd	r25, Y+9	; 0x09
    1c30:	01 96       	adiw	r24, 0x01	; 1
    1c32:	99 87       	std	Y+9, r25	; 0x09
    1c34:	88 87       	std	Y+8, r24	; 0x08
    1c36:	ee 81       	ldd	r30, Y+6	; 0x06
    1c38:	ff 81       	ldd	r31, Y+7	; 0x07
    1c3a:	00 82       	st	Z, r0
    1c3c:	8e 81       	ldd	r24, Y+6	; 0x06
    1c3e:	9f 81       	ldd	r25, Y+7	; 0x07
    1c40:	01 96       	adiw	r24, 0x01	; 1
    1c42:	9f 83       	std	Y+7, r25	; 0x07
    1c44:	8e 83       	std	Y+6, r24	; 0x06
    1c46:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c48:	91 50       	subi	r25, 0x01	; 1
    1c4a:	9a 87       	std	Y+10, r25	; 0x0a
    1c4c:	ea 85       	ldd	r30, Y+10	; 0x0a
    1c4e:	ee 23       	and	r30, r30
    1c50:	51 f7       	brne	.-44     	; 0x1c26 <main+0x28>
USART_voidInit();
    1c52:	0e 94 de 0a 	call	0x15bc	; 0x15bc <USART_voidInit>

USART_voidSensStringBlocking(Data);
    1c56:	ce 01       	movw	r24, r28
    1c58:	01 96       	adiw	r24, 0x01	; 1
    1c5a:	0e 94 df 0d 	call	0x1bbe	; 0x1bbe <USART_voidSensStringBlocking>
    1c5e:	ff cf       	rjmp	.-2      	; 0x1c5e <main+0x60>

00001c60 <__prologue_saves__>:
    1c60:	2f 92       	push	r2
    1c62:	3f 92       	push	r3
    1c64:	4f 92       	push	r4
    1c66:	5f 92       	push	r5
    1c68:	6f 92       	push	r6
    1c6a:	7f 92       	push	r7
    1c6c:	8f 92       	push	r8
    1c6e:	9f 92       	push	r9
    1c70:	af 92       	push	r10
    1c72:	bf 92       	push	r11
    1c74:	cf 92       	push	r12
    1c76:	df 92       	push	r13
    1c78:	ef 92       	push	r14
    1c7a:	ff 92       	push	r15
    1c7c:	0f 93       	push	r16
    1c7e:	1f 93       	push	r17
    1c80:	cf 93       	push	r28
    1c82:	df 93       	push	r29
    1c84:	cd b7       	in	r28, 0x3d	; 61
    1c86:	de b7       	in	r29, 0x3e	; 62
    1c88:	ca 1b       	sub	r28, r26
    1c8a:	db 0b       	sbc	r29, r27
    1c8c:	0f b6       	in	r0, 0x3f	; 63
    1c8e:	f8 94       	cli
    1c90:	de bf       	out	0x3e, r29	; 62
    1c92:	0f be       	out	0x3f, r0	; 63
    1c94:	cd bf       	out	0x3d, r28	; 61
    1c96:	09 94       	ijmp

00001c98 <__epilogue_restores__>:
    1c98:	2a 88       	ldd	r2, Y+18	; 0x12
    1c9a:	39 88       	ldd	r3, Y+17	; 0x11
    1c9c:	48 88       	ldd	r4, Y+16	; 0x10
    1c9e:	5f 84       	ldd	r5, Y+15	; 0x0f
    1ca0:	6e 84       	ldd	r6, Y+14	; 0x0e
    1ca2:	7d 84       	ldd	r7, Y+13	; 0x0d
    1ca4:	8c 84       	ldd	r8, Y+12	; 0x0c
    1ca6:	9b 84       	ldd	r9, Y+11	; 0x0b
    1ca8:	aa 84       	ldd	r10, Y+10	; 0x0a
    1caa:	b9 84       	ldd	r11, Y+9	; 0x09
    1cac:	c8 84       	ldd	r12, Y+8	; 0x08
    1cae:	df 80       	ldd	r13, Y+7	; 0x07
    1cb0:	ee 80       	ldd	r14, Y+6	; 0x06
    1cb2:	fd 80       	ldd	r15, Y+5	; 0x05
    1cb4:	0c 81       	ldd	r16, Y+4	; 0x04
    1cb6:	1b 81       	ldd	r17, Y+3	; 0x03
    1cb8:	aa 81       	ldd	r26, Y+2	; 0x02
    1cba:	b9 81       	ldd	r27, Y+1	; 0x01
    1cbc:	ce 0f       	add	r28, r30
    1cbe:	d1 1d       	adc	r29, r1
    1cc0:	0f b6       	in	r0, 0x3f	; 63
    1cc2:	f8 94       	cli
    1cc4:	de bf       	out	0x3e, r29	; 62
    1cc6:	0f be       	out	0x3f, r0	; 63
    1cc8:	cd bf       	out	0x3d, r28	; 61
    1cca:	ed 01       	movw	r28, r26
    1ccc:	08 95       	ret

00001cce <_exit>:
    1cce:	f8 94       	cli

00001cd0 <__stop_program>:
    1cd0:	ff cf       	rjmp	.-2      	; 0x1cd0 <__stop_program>
