ç¡¬ä»¶

| å¹´ä»½         | è®ºæ–‡                                                                                                                                                                      | ç¡¬ä»¶æ¨¡å‹                                                        | è½¯ä»¶æ–¹æ³•                                          |
| ---------- | ----------------------------------------------------------------------------------------------------------------------------------------------------------------------- | ----------------------------------------------------------- | --------------------------------------------- |
| 2015.6.17  | A 640M pixel/s 3.65mW sparse event-driven neuromorphic object recognition processor with on-chip learning                                                               | VLSI-C                                                      | LCA ç®—æ³•                                        |
| 2015.8.28  | TrueNorth: Design and Tool Flow of a 65 mW 1 Million Neuron Programmable Neurosynaptic Chip                                                                             | TrueNorth å¤§å‹ç¥ç»èŠ¯ç‰‡                                            |                                               |
| 2017.6.5   | A 3.43TOPS/W 48.9pJ/pixel 50.1nJ/classification 512 analog neuron sparse coding neural network with on-chip learning and classification in 40nm CMOS                    | æ•°å­—æ¨¡æ‹Ÿæ··åˆæ¶æ„                                                    | LCA ç®—æ³•                                        |
| 2017.7.24  | A Programmable Event-driven Architecture for Evaluating Spiking Neural Networks                                                                                         | PEASE                                                       | PEASE é‡‡ç”¨è½¯ä»¶ç®¡ç†çš„å†…å­˜å±‚æ¬¡ç»“æ„å’Œä¸¤å±‚æ€»çº¿ç¯äº’è¿æ‹“æ‰‘ï¼Œä¸ SNN çš„é€šä¿¡ç‰¹æ€§ç›¸åŒ¹é…ã€‚ |
| 2018.1.16  | Loihi: A Neuromorphic Manycore Processor with On-Chip Learning                                                                                                          | Loih                                                        |                                               |
| 2018.3.29  | Algorithm and hardware design of discrete-time spiking neural networks based on back propagation with binary activations                                                | 28 nm CMOS ç¡¬ä»¶                                               |                                               |
| 2018.5.27  | A Low-Power Hardware Architecture for On-Line Supervised Learning in Multi-Layer Spiking Neural Networks                                                                | 65 nm CMOS ç¡¬ä»¶æ¶æ„                                             |                                               |
| 2018.9.9   | A 0.086-mm2Â 12.7-pJ/SOP 64k-Synapse 256-Neuron Online-Learning Digital Spiking Neuromorphic Processor in 28-nm CMOS                                                     | ODIN                                                        |                                               |
| 2019.10.14 | A 65-nm Neuromorphic Image Classification Processor With Energy-Efficient Training Through Direct Spike-Only Feedback                                                   |                                                             |                                               |
| 2021.2.1   | Always-On, Sub-300-nW, Event-Driven Spiking Neural Network based on Spike-Driven Clock-Generation and Clock- and Power-Gating for an Ultra-Low-Power Intelligent Device |                                                             |                                               |
| 2021.5.19  | Î¼Brain: An Event-Driven and Fully Synthesizable Architecture for Spiking Neural Networks                                                                                | Î¼Brain                                                      |                                               |
|            |                                                                                                                                                                         |                                                             |                                               |
| 2022.2.7   | Human activity recognition: suitability of a neuromorphic approach for on-edge AIoT applications ???                                                                    |                                                             |                                               |
| 2022.10.9  | Power-efficient gesture sensing for edge devices: mimicking fourier<br>transforms with spiking neural networks                                                          | SNNï¼Œæ‰‹åŠ¿æ„Ÿåº”ï¼ŒåµŒå…¥å¼                                                |                                               |
|            | Exploiting FPGAs and Spiking Neural Networks at the Micro-Edge: The EdgeAI Approach                                                                                     | EdgeAI é¡¹ç›®ï¼Œä»¥ FPGA ä¸ºä¸­å¿ƒçš„åˆæ­¥åŠªåŠ›ï¼Œé’ˆå¯¹edge è®¾å¤‡ï¼Œåœ¨FPGAä¸Šå®ç°äº†ä¸€ç§æ¶æ„æ¨¡æ¿SYNtzulu |                                               |
# Hardware development for SNNs on the edge
ä¸é edge ç«¯çš„devices ç›¸æ¯”ï¼Œéƒ¨ç½²åœ¨ edge ç«¯çš„ç¡¬ä»¶è®¾å¤‡é€šå¸¸æœ‰ä»¥ä¸‹å‡ ä¸ªé™åˆ¶æ¡ä»¶ï¼š
- ç¡¬ä»¶è®¾å¤‡éœ€è¦ä½åŠŸè€—ï¼Œ
- æœ‰é™çš„ç¡¬ä»¶èµ„æºï¼ŒåŒ…æ‹¬ç›¸å¯¹å°‘çš„å†…å­˜ï¼ŒI/Oå­˜å‚¨
- è¦æ±‚å…·æœ‰å¿«é€Ÿå®æ—¶çš„å“åº”ï¼Œå¯¹ä¿¡æ¯çš„ä½å»¶è¿Ÿã€‚

åŸºäº SNN çš„ç¡¬ä»¶æ¯”ä¼ ç»ŸANNçš„ç¡¬ä»¶è®¾å¤‡å…·æœ‰ä½åŠŸè€—ï¼Œè¿ç®—å°‘ï¼Œå“åº”å¿«ç­‰å¤©ç„¶ä¼˜åŠ¿ã€‚æœ‰åˆ©äºå…¶éƒ¨ç½²åœ¨edge IoT é¢†åŸŸã€‚ç°æœ‰çš„ç¥ç»å½¢æ€ç¡¬ä»¶å¤§å¤šé‡‡ç”¨äº†SNN ä¸­è„‰å†²çš„æ—¶é—´ç¨€ç–æ€§æ€§è´¨ï¼Œä»è€Œå®ç°äº‹ä»¶é©±åŠ¨çš„ç¡¬ä»¶ã€‚ç”±äºå…¶äº‹ä»¶é©±åŠ¨çš„æ€§è´¨ï¼Œç¥ç»å½¢æ€ç¡¬ä»¶åœ¨å¤„ç†ç¨€ç–æ•°æ®éå¸¸é«˜æ•ˆã€‚åœ¨è¿™ç§è®¾è®¡ä¸­ï¼ŒSNN ä¸­æ¯ä¸ªç¥ç»å…ƒéƒ½æœ‰ä¸€ä¸ªè†œç”µä½å±æ€§ï¼Œå½“ç¥ç»å…ƒçš„è¾“å…¥è„‰å†²äº‹ä»¶äº§ç”Ÿæ—¶ï¼Œçªè§¦åç¥ç»å…ƒçš„è†œç”µä½ä»…åœ¨çªè§¦å‰ç¥ç»å…ƒçš„è„‰å†²åˆ°è¾¾æ—¶æ›´æ–°ã€‚å½“çªè§¦åç¥ç»å…ƒçš„è†œç”µä½è¶…è¿‡é¢„è®¾é˜ˆå€¼æ—¶ï¼Œè¯¥ç¥ç»å…ƒå°±ä¼šäº§ç”Ÿè„‰å†²ï¼Œç»§ç»­æ›´æ–°åé¢çš„ç¥ç»å…ƒã€‚è¿™ä¸­äº‹ä»¶é©±åŠ¨æ›´æ–°è†œç”µä½çš„è®¾è®¡ä½¿å¾—ï¼Œåœ¨ç©ºé—²æ—¶é—´å†…ï¼Œç¡¬ä»¶å®ç°åªéœ€è¦é™æ€åŠŸç‡æ¥ä¿ç•™å­˜å‚¨å•å…ƒä¸­çš„æ•°æ®ã€‚å› æ­¤ï¼ŒSNN çš„ç¡¬ä»¶å®ç°çš„èƒ½è€—å¯ä»¥ä½äº ANN çš„ç¡¬ä»¶å®ç°çš„èƒ½è€—ã€‚

[A 640M pixel/s 3.65mW sparse event-driven neuromorphic object recognition processor with on-chip learning] åˆ©ç”¨ SNN ä¸­ç¨€ç–ç¥ç»å…ƒæ´»åŠ¨ï¼Œè®¾è®¡äº†**è½»é‡çº§åå¤„ç†å™¨**ï¼Œ**ç¨€ç–ç¥ç»å…ƒæ´»åŠ¨** æ¥å®ç°é«˜æ•ˆçš„ on-chip learningï¼Œæ­¤å¤–å®ƒè¿˜åˆ é™¤äº†æ‰€æœ‰ä¹˜æ³•è®¾è®¡ï¼Œå¤§å¤§é™ä½äº†ç¡¬ä»¶åŠŸè€—ã€‚

[A 3.43TOPS/W 48.9pJ/pixel 50.1nJ/classification 512 analog neuron sparse coding neural network with on-chip learning and classification in 40nm CMOS] è®¾è®¡äº†ä¸€ç§ a digital-analog hybrid neural neural networkï¼Œåˆ©ç”¨é«˜æ•ˆçš„æ¨¡æ‹Ÿè®¡ç®—å’Œæ•°å­—å†…é€šä¿¡è¿›è¡Œç‰¹å¾æå–å’Œåˆ†ç±»ï¼Œå…¶æ¬¡åˆ©ç”¨å±€éƒ¨ç«äº‰ç®—æ³• (LCA) å›ºæœ‰çš„ä½ SNR è¦æ±‚ï¼Œä½¿å¾—å†…éƒ¨æ¨¡æ‹Ÿç¥ç»å…ƒæ¯”ç­‰æ•ˆæ•°å­—è®¾è®¡å° 3 å€ï¼Œèƒ½æ•ˆé«˜ 7.5 å€ã€‚

[A Programmable Event-driven Architecture for Evaluating Spiking Neural Networks] æå‡ºäº† a Programmable Event-driven processor Architecture for SNN Evaluation. PEASEæ—¨åœ¨é«˜æ•ˆåœ°è¯„ä¼° **è„‰å†²ç¥ç»ç½‘ç»œï¼ˆSNNsï¼‰**ã€‚è¯¥æ¡†æ¶å®Œæˆäº†åŠŸè€—å—é™çš„ç³»ç»Ÿä¸Šè¿›è¡Œå¤§è§„æ¨¡SNNè¯„ä¼°é¢ä¸´è®¡ç®—æ•ˆç‡çš„æŒ‘æˆ˜ã€‚
PEASEæ¶æ„é€šè¿‡é’ˆå¯¹SNNçš„äº‹ä»¶é©±åŠ¨ç‰¹æ€§è¿›è¡Œä¼˜åŒ–ï¼Œåˆ©ç”¨ **è„‰å†²å¤„ç†å•å…ƒ**ã€**è„‰å†²è°ƒåº¦å™¨** å’Œ **çµæ´»çš„å†…å­˜ç®¡ç†** æ¥æé«˜è®¡ç®—æ•ˆç‡ã€‚ç›¸æ¯”äºä¼ ç»Ÿçš„CPUå’ŒGPUï¼ŒPEASEåœ¨æ‰§è¡Œå¤§è§„æ¨¡SNNä»»åŠ¡æ—¶ï¼Œä¸ä»…èƒ½æ˜¾è‘—æé«˜å¤„ç†é€Ÿåº¦ï¼Œè¿˜èƒ½å¤§å¹…é™ä½åŠŸè€—ï¼Œå°¤å…¶é€‚åˆ **åŠŸè€—å—é™** çš„ç§»åŠ¨è®¾å¤‡å’Œè¾¹ç¼˜è®¡ç®—ç¯å¢ƒã€‚

[A Low-Power Hardware Architecture for On-Line Supervised Learning in Multi-Layer Spiking Neural Networks] æå‡ºäº†ä¸€ç§äº‹ä»¶è§¦å‘çš„è„‰å†²ç¥ç»ç½‘ç»œç¡¬ä»¶æ¶æ„ï¼Œè¯¥æ¶æ„å…·æœ‰æƒé‡ç›¸å…³çš„è„‰å†²æ—¶åºç›¸å…³å¯å¡‘æ€§ (STDP) å­¦ä¹ ç®—æ³•ã€‚å¯¹åŸå§‹å­¦ä¹ ç®—æ³•è¿›è¡Œäº†å¤šé¡¹ç®—æ³•è°ƒæ•´ï¼Œä»¥é™ä½ç¡¬ä»¶å¤æ‚åº¦å¹¶æé«˜ç¡¬ä»¶çš„èƒ½æ•ˆã€‚æ­¤å¤–ï¼Œè¿˜é‡‡ç”¨äº†ç®—æ³•-ç¡¬ä»¶ååŒè®¾è®¡æ–¹æ³•æ¥æé«˜æ€§èƒ½ã€‚é€šè¿‡åˆ©ç”¨ç½‘ç»œä¸­è„‰å†²åºåˆ—å’Œæœ¬åœ°å­˜å‚¨å•å…ƒçš„ç¨€ç–æ€§ï¼Œç®—æ³•çš„å†…å­˜éœ€æ±‚å’Œæ¯æ¬¡å­¦ä¹ è¿­ä»£æ‰€éœ€çš„æ—¶é’Ÿå‘¨æœŸéƒ½æ˜¾è‘—å‡å°‘ã€‚æ‰€æå‡ºçš„ç¡¬ä»¶æ¶æ„é‡‡ç”¨ 65 çº³ç±³æŠ€æœ¯å®ç°ã€‚æ¼”ç¤ºäº†ä¸€ä¸ªé…ç½®ä¸º 256-50-10 çš„ä¸‰å±‚ç¥ç»ç½‘ç»œã€‚è®¾è®¡çš„èŠ¯ç‰‡å¯ä»¥å¯¹ä¸‹é‡‡æ ·çš„ MNIST æ•°æ®é›†è¿›è¡Œæ¨ç†ï¼Œèƒ½è€—ä¸º 1.12 Î¼J/æ¨ç†ï¼ŒåŒæ—¶å®ç° 90% ä»¥ä¸Šçš„è¯†åˆ«ç‡ã€‚

[A 0.086-mm2Â 12.7-pJ/SOP 64k-Synapse 256-Neuron Online-Learning Digital Spiking Neuromorphic Processor in 28-nm CMOS] æå‡ºäº† ODINï¼Œè¿™æ˜¯ä¸€æ¬¾ 0.086 å¹³æ–¹æ¯«ç±³ 64k çªè§¦ 256 ç¥ç»å…ƒåœ¨çº¿å­¦ä¹ æ•°å­—è„‰å†²ç¥ç»å½¢æ€å¤„ç†å™¨ï¼Œäº®ç‚¹åœ¨äº embedding online learning

[A 65-nm Neuromorphic Image Classification Processor With Energy-Efficient Training Through Direct Spike-Only Feedback] é’ˆå¯¹å¦‚ä½•åœ¨èƒ½è€—å—é™çš„ edge è®¾å¤‡ä¸Šå®ç°ç¥ç»ç½‘ç»œçš„è®­ç»ƒè¿‡ç¨‹ã€‚æ„å»ºäº†ä¸€ä¸ªç‰‡ä¸Šç³»ç»Ÿï¼Œé‡‡ç”¨å¹¶ä¼˜åŒ–äº†ä¸€ç§ç¥ç»å½¢æ€å­¦ä¹ ç®—æ³•ã€‚

[Always-On, Sub-300-nW, Event-Driven Spiking Neural Network based on Spike-Driven Clock-Generation and Clock- and Power-Gating for an Ultra-Low-Power Intelligent Device] åˆ©ç”¨ç¨€ç–ä¿¡å·ï¼Œå€ŸåŠ©SNN é€šè¿‡äº‹ä»¶é©±åŠ¨çš„æ–¹å¼å¤„ç†ä¿¡æ¯ã€‚é’ˆå¯¹ Always-on åº”ç”¨

[Î¼Brain: An Event-Driven and Fully Synthesizable Architecture for Spiking Neural Networks] é€šè¿‡æ¶ˆé™¤è€—ç”µçš„å…¨å±€æ—¶é’Ÿä¿¡å·ï¼Œä¼˜åŒ–è¾¹ç¼˜è®¾å¤‡ä¸Šçš„ SNN ç¡¬ä»¶èƒ½è€—ã€‚Î¼Brain çš„ç¡¬ä»¶å®ç°åˆ©ç”¨å¤šç›¸æŒ¯è¡å™¨ä¸­çš„å»¶è¿Ÿå•å…ƒæ‰§è¡Œå¼‚æ­¥è„‰å†²é€šä¿¡å’Œäº‹ä»¶é©±åŠ¨çš„ç¥ç»å…ƒè®¡ç®—ã€‚å½“è„‰å†²åˆ°è¾¾ç¥ç»å…ƒæ ¸å¿ƒæ—¶ï¼Œè®¾ç½®å¤šç›¸æŒ¯è¡å™¨çš„æŒ¯è¡å‘¨æœŸã€‚ç¥ç»å…ƒæ ¸å¿ƒçš„è„‰å†²æ¥æ”¶å•å…ƒæ¥æ”¶ä¿¡å·å¹¶è§¦å‘äº‹ä»¶é©±åŠ¨çš„è†œç”µä½ç§¯ç´¯ã€‚ç¥ç»å…ƒæ ¸å¿ƒçš„è„‰å†²ä¼ è¾“éµå¾ª AER åè®® [39]ï¼Œè¯¥åè®®æ˜¯åœ¨æ—©æœŸçš„å·¥ä½œ [10, 23, 31] ä¸­æå‡ºçš„ã€‚åœ¨ AER é€šä¿¡æ–¹æ¡ˆä¸­ï¼ˆå‚è§å›¾ 3ï¼‰ï¼Œè„‰å†²äº‹ä»¶è¢«ç¼–ç åˆ°åŒ…å«ç¥ç»å…ƒåœ°å€çš„è½»é‡çº§æ•°æ®åŒ…ä¸­ï¼Œå¹¶é€šè¿‡å¼‚æ­¥æ€»çº¿ä¼ è¾“åˆ°ç›®æ ‡ç¥ç»å…ƒæ ¸å¿ƒã€‚ç”±äºè„‰å†²ä¼ è¾“æ˜¯å¼‚æ­¥ã€è½»é‡çº§å’Œäº‹ä»¶é©±åŠ¨çš„ï¼Œå› æ­¤å®ƒåœ¨ SNN çš„å¤šæ ¸ç¡¬ä»¶æ¶æ„ä¸Šä¼šäº§ç”Ÿä½åŠŸè€—å’Œé€šä¿¡å»¶è¿Ÿã€‚å› æ­¤ï¼ŒAER åè®®å·²åœ¨å¤§å‹ç¥ç»å½¢æ€èŠ¯ç‰‡ [31] ä»¥åŠè¾¹ç¼˜ SNN åº”ç”¨çš„ä½åŠŸè€—ã€å°å ç”¨ç©ºé—´çš„ç¡¬ä»¶å®ç°ä¸­å¾—åˆ°é‡‡ç”¨ [7ã€10ã€23]ã€‚é€šä¿¡åè®®ç”¨çš„éƒ½æ˜¯ AER é€šä¿¡æ–¹æ¡ˆã€‚

[Human activity recognition: suitability of a neuromorphic approach for on-edge AIoT applications] åˆ©ç”¨SNN æ¥è§£å†³ HAR ä»»åŠ¡ã€‚

ç±»è„‘ç¡¬ä»¶å¯ä»¥è¢«åˆ†ä¸ºä¸‰ç±»ï¼š
- æ¨¡æ‹Ÿï¼šoffers small area and lower power consumptionï¼Œä½†çµæ´»åº¦å°‘
- æ•°å­—ï¼šmore flexible and less costly for processing large-scale SNN models, FPGAs have been considered a suitable candidate for implementing digital neuromorphic platforms. Compared to ASICs, FPGAs offer shorter design and implementation time and excellent stability. There have been several attempts to implement SNNs on single FPGA devices, which demonstrate promising speed-up compared to CPU implementation and lower power comsumption compared to GPU implementation.
- æ··åˆ

æ ¹æ®æ˜¯å¦æ”¯æŒåœ¨çº¿å­¦ä¹ ï¼š
- æ”¯æŒåœ¨çº¿å­¦ä¹ ï¼Œæ›´å¥½é€‚åº”ç¯å¢ƒï¼Œä½†æ˜¯åœ¨çº¿å­¦ä¹ å­˜åœ¨é—å¿˜é—®é¢˜ï¼Œå­¦äº†æ–°çš„ï¼Œå¿˜è®°æ—§çš„çŸ¥è¯†ã€‚
- ä¸æ”¯æŒåœ¨çº¿å­¦ä¹ ï¼ŒèŠ¯ç‰‡ä¸Šæ—  on-chip training

# è½¯ä»¶

| å¹´ä»½         | è®ºæ–‡                                                                                                                       | å¼€å‘æ¡†æ¶                                                            |                  |
| ---------- | ------------------------------------------------------------------------------------------------------------------------ | --------------------------------------------------------------- | ---------------- |
| 2014.1.6   | Nengo: a Python tool for building large-scale functional brain models                                                    | Nengoï¼ŒSNN æ¨¡æ‹Ÿå™¨                                                   |                  |
| 2014.1.24  | N2A: a computational tool for modeling from neurons to algorithms                                                        | æ¨¡å‹è®¾è®¡å¹³å° N2A                                                      |                  |
| 2016.1.14  | NeuroFlow: A General Purpose Spiking Neural Network Simulation Platform using Customizable Processors                    | SNN æ¨¡æ‹Ÿå¹³å°NeuroFlow                                               |                  |
| 2018.12.10 | Implementing NEF Neural Networks on Embedded FPGAs                                                                       | æå‡ºä¸€ä¸ªä¼˜åŒ–çš„ FPGA åç«¯ï¼Œå°†åŒ…è£…åœ¨ PYNQ API ä¸­çš„ HLS ç”Ÿæˆçš„ç¡¬ä»¶ä¸ Nengo ç¥ç»ç½‘ç»œå¼€å‘æ¡†æ¶é›†æˆåœ¨ä¸€èµ· | è¾¹ç¼˜è®¾å¤‡å‡ ä¸ªé«˜çº§æ¥å£çš„åç«¯ã€‚   |
| 2019.11.26 | Mapping Spiking Neural Networks to Neuromorphic Hardware                                                                 | å·¥å…·é“¾ SpiNeMap éƒ¨ç½²åˆ°ç¡¬ä»¶ä¸Š                                             |                  |
| 2020.3.31  | SNEAP: A Fast and Efficient Toolchain for Mapping Large-Scale Spiking Neural Network onto NoC-based Neuromorphic         | å·¥å…·é“¾ SNEAP éƒ¨ç½²åˆ°ç¡¬ä»¶ä¸Šï¼Œæ˜ å°„åˆ°å¤šæ ¸çš„ç¥ç»å½¢æ€å¹³å°ä¸Šã€‚                                 |                  |
| 2020.6.18  | Caspian:Â A Neuromorphic Development Platform                                                                             | Caspian                                                         | ğœ‡Caspian ä½åŠŸè€—å¤„ç†å™¨ |
| 2020.10.9  | Nengo and Low-Power AI Hardware for Robust, Embedded Neurorobotics                                                       | Nengo åµŒå…¥å¼ç¥ç»æœºå™¨äººç³»ç»Ÿ                                                |                  |
| 2020.11.25 | Developing IoT Applications Using Spiking Neural Networks Framework                                                      | NA-Designer                                                     |                  |
| 2022.9.21  | Optimal Mapping of Spiking Neural Network to Neuromorphic<br>Hardware for Edge-AI                                        | å·¥å…·é“¾ NeuMap éƒ¨ç½²åˆ°å¤šæ ¸ç¡¬ä»¶ä¸Š                                             |                  |
| 2023.7.20  | EdgeMap: An Optimized Mapping Toolchain for Spiking Neural Network in Edge Computing                                     | edgemap å·¥å…·é“¾ï¼Œéƒ¨ç½²åˆ°è¾¹ç¼˜è®¾å¤‡ä¸Šã€‚                                           |                  |
| 2024.1.2   | Spiker+: a framework for the generation of efficient Spiking Neural Networks FPGA accelerators for inference at the edge | Spiker+ï¼Œè¿™æ˜¯ä¸€ä¸ªå…¨é¢çš„æ¡†æ¶ï¼Œç”¨äºåœ¨ FPGA ä¸Šç”Ÿæˆé«˜æ•ˆã€ä½åŠŸè€—ã€å°é¢ç§¯çš„å®šåˆ¶ SNN åŠ é€Ÿå™¨ï¼Œç”¨äºè¾¹ç¼˜æ¨ç†ã€‚     |                  |
SNN simulators:
- BindsNET
- Nengo
- NeMo
- GeNN
- Brain2
- Brain2GeNN
- NEST
- CARLsim
- NeuCube
- PyNN
- ANNarchy
- NEURON

[Nengo: a Python tool for building large-scale functional brain models]ï¼ŒåŸºäº NEF æ„å»ºå’Œæ¨¡æ‹Ÿå¤§æ¨¡å‹

[N2A: a computational tool for modeling from neurons to algorithms] å¯é‡æ„çš„åŸºäº FPGA çš„è„‰å†²ç¥ç»ç½‘ç»œæ¨¡æ‹Ÿå™¨ï¼Œå…·æœ‰é«˜çº§ APIï¼Œä½¿ç”¨ PyNN å¼€å‘é«˜çº§APIã€‚

SNN æ¨¡æ‹Ÿå™¨æ ¹æ®ç¥ç»æ¨¡å‹åŠ¨æ€è¯„ä¼°çš„è®¡ç®—æ–¹å¼ï¼Œåˆ†ä½ä¸‰ç±»ï¼š
- äº‹ä»¶é©±åŠ¨ï¼ˆå¼‚æ­¥ï¼‰ï¼Œå…¶ä¸­è†œç”µä½ä»…åœ¨å°–å³°åˆ°è¾¾æ—¶è¢«ä¿®æ”¹ï¼›
- æ—¶é’Ÿé©±åŠ¨ï¼ˆåŒæ­¥ï¼‰ï¼Œå…¶ä¸­ç¥ç»çŠ¶æ€åœ¨æ¯ä¸ªæ—¶é’Ÿæ»´ç­”å£°æ—¶æ›´æ–°ï¼›
- æ··åˆç­–ç•¥ï¼ˆå¼‚æ­¥å’ŒåŒæ­¥ï¼‰ï¼ˆRudolph-Lilithã€Dubois å’Œ Destexheï¼Œ2012 å¹´ï¼‰ã€‚

äº‹ä»¶é©±åŠ¨ï¼Œå®ç°å¤æ‚ï¼Œå¾ˆéš¾å¹¶è¡ŒåŒ–ï¼Œä½†å®ç°äº†è„‰å†²çš„ç¨€ç–æ€§ï¼Œå¤§å¹…åº¦é™ä½äº†åŠŸè€—





