# ==== Work in progress... ====

### Ideas:
- Use SystemVerilog
- Create an ASIC with multiple registers with probably a ton of size to hold numbers larger than 2^64
- Figure out how to implement the algorithm in an FPGA
