{"sha": "a3735e01f9da802443fb8e7cfdcdddb8c98233e7", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YTM3MzVlMDFmOWRhODAyNDQzZmI4ZTdjZmRjZGRkYjhjOTgyMzNlNw==", "commit": {"author": {"name": "Matthew Wahab", "email": "matthew.wahab@arm.com", "date": "2015-11-26T13:39:20Z"}, "committer": {"name": "Matthew Wahab", "email": "mwahab@gcc.gnu.org", "date": "2015-11-26T13:39:20Z"}, "message": "[AArch64] Add support for ARMv8.1 Adv.SIMD instructions.\n\n\t* config/aarch64/aarch64.h (AARCH64_ISA_RDMA): New.\n\t(TARGET_SIMD_RDMA): New.\n\nFrom-SVN: r230953", "tree": {"sha": "f8078e7fb4ab7396ed9b40e66eb5ffaebdf7fb62", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/f8078e7fb4ab7396ed9b40e66eb5ffaebdf7fb62"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/a3735e01f9da802443fb8e7cfdcdddb8c98233e7", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a3735e01f9da802443fb8e7cfdcdddb8c98233e7", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a3735e01f9da802443fb8e7cfdcdddb8c98233e7", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a3735e01f9da802443fb8e7cfdcdddb8c98233e7/comments", "author": null, "committer": null, "parents": [{"sha": "6cfe90e6d75ec2a17dbe612ebc72cfd77f9e75f0", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6cfe90e6d75ec2a17dbe612ebc72cfd77f9e75f0", "html_url": "https://github.com/Rust-GCC/gccrs/commit/6cfe90e6d75ec2a17dbe612ebc72cfd77f9e75f0"}], "stats": {"total": 9, "additions": 9, "deletions": 0}, "files": [{"sha": "f81ce7981e8da05e738efae0a189e67efd58cdcb", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a3735e01f9da802443fb8e7cfdcdddb8c98233e7/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a3735e01f9da802443fb8e7cfdcdddb8c98233e7/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=a3735e01f9da802443fb8e7cfdcdddb8c98233e7", "patch": "@@ -1,3 +1,8 @@\n+2015-11-26  Matthew Wahab  <matthew.wahab@arm.com>\n+\n+\t* config/aarch64/aarch64.h (AARCH64_ISA_RDMA): New.\n+\t(TARGET_SIMD_RDMA): New.\n+\n 2015-11-26  Kyrylo Tkachov  <kyrylo.tkachov@arm.com>\n \n \t* combine.c (subst): Do not return clobber of zero in widening mult"}, {"sha": "68c006fa91f6326140cf447c7f4578ac46c24f79", "filename": "gcc/config/aarch64/aarch64.h", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a3735e01f9da802443fb8e7cfdcdddb8c98233e7/gcc%2Fconfig%2Faarch64%2Faarch64.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a3735e01f9da802443fb8e7cfdcdddb8c98233e7/gcc%2Fconfig%2Faarch64%2Faarch64.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64.h?ref=a3735e01f9da802443fb8e7cfdcdddb8c98233e7", "patch": "@@ -157,6 +157,7 @@ extern unsigned aarch64_architecture_version;\n #define AARCH64_ISA_FP             (aarch64_isa_flags & AARCH64_FL_FP)\n #define AARCH64_ISA_SIMD           (aarch64_isa_flags & AARCH64_FL_SIMD)\n #define AARCH64_ISA_LSE\t\t   (aarch64_isa_flags & AARCH64_FL_LSE)\n+#define AARCH64_ISA_RDMA\t   (aarch64_isa_flags & AARCH64_FL_RDMA)\n \n /* Crypto is an optional extension to AdvSIMD.  */\n #define TARGET_CRYPTO (TARGET_SIMD && AARCH64_ISA_CRYPTO)\n@@ -181,6 +182,9 @@ extern unsigned aarch64_architecture_version;\n   ((aarch64_fix_a53_err835769 == 2)\t\\\n   ? TARGET_FIX_ERR_A53_835769_DEFAULT : aarch64_fix_a53_err835769)\n \n+/* ARMv8.1 Adv.SIMD support.  */\n+#define TARGET_SIMD_RDMA (TARGET_SIMD && AARCH64_ISA_RDMA)\n+\n /* Standard register usage.  */\n \n /* 31 64-bit general purpose registers R0-R30:"}]}