$date
	Fri Dec 12 16:18:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module binary_to_bcd_tb $end
$var wire 8 ! b [7:0] $end
$var reg 4 " a [3:0] $end
$var integer 32 # i [31:0] $end
$scope module dut $end
$var wire 4 $ a [3:0] $end
$var reg 8 % b [7:0] $end
$var integer 32 & div [31:0] $end
$var integer 32 ' mod [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
bx &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#5
b1 !
b1 %
b1 "
b1 $
b1 #
#10
b10 !
b10 %
b10 "
b10 $
b10 #
#15
b11 !
b11 %
b11 "
b11 $
b11 #
#20
b100 !
b100 %
b100 "
b100 $
b100 #
#25
b101 !
b101 %
b101 "
b101 $
b101 #
#30
b110 !
b110 %
b110 "
b110 $
b110 #
#35
b111 !
b111 %
b111 "
b111 $
b111 #
#40
b1000 !
b1000 %
b1000 "
b1000 $
b1000 #
#45
b1001 !
b1001 %
b1001 "
b1001 $
b1001 #
#50
b10000 !
b10000 %
b1 &
b0 '
b1010 "
b1010 $
b1010 #
#55
b10001 !
b10001 %
b1 '
b1011 "
b1011 $
b1011 #
#60
b10010 !
b10010 %
b10 '
b1100 "
b1100 $
b1100 #
#65
b10011 !
b10011 %
b11 '
b1101 "
b1101 $
b1101 #
#70
b10100 !
b10100 %
b100 '
b1110 "
b1110 $
b1110 #
#75
b10101 !
b10101 %
b101 '
b1111 "
b1111 $
b1111 #
#80
b10000 #
