module ula(in_a, in_b, op_select, out);
    input [15:0] in_a, in_b;     
    input op_select;   
    output reg [15:0] out; 

    always @(*) begin
        case (op_select)
            1'b1: out = in_a + in_b;    
            1'b0: out = ~(in_a & in_b); 
        endcase
    end
endmodule 