[03/19 14:51:56     0s] 
[03/19 14:51:56     0s] Cadence Innovus(TM) Implementation System.
[03/19 14:51:56     0s] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/19 14:51:56     0s] 
[03/19 14:51:56     0s] Version:	v15.20-p005_1, built Wed Nov 11 11:16:39 PST 2015
[03/19 14:51:56     0s] Options:	-common_ui 
[03/19 14:51:56     0s] Date:		Sun Mar 19 14:51:56 2023
[03/19 14:51:56     0s] Host:		pgmicro02 (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB)
[03/19 14:51:56     0s] OS:		CentOS Linux release 7.9.2009 (Core)
[03/19 14:51:56     0s] 
[03/19 14:51:56     0s] License:
[03/19 14:51:56     0s] 		invs	Innovus Implementation System	15.2	checkout succeeded
[03/19 14:51:56     0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/19 14:52:09    12s] @(#)CDS: Innovus v15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[03/19 14:52:09    12s] @(#)CDS: NanoRoute 15.20-p005_1 NR151028-1715/15_20-UB (database version 2.30, 298.6.1) {superthreading v1.26}
[03/19 14:52:09    12s] @(#)CDS: AAE 15.20-p002 (64bit) 11/11/2015 (Linux 2.6.18-194.el5)
[03/19 14:52:09    12s] @(#)CDS: CTE 15.20-p001_1 () Oct 29 2015 01:50:39 ( )
[03/19 14:52:09    12s] @(#)CDS: SYNTECH 15.20-b002_1 () Oct 20 2015 02:35:29 ( )
[03/19 14:52:09    12s] @(#)CDS: CPE v15.20-p002
[03/19 14:52:09    12s] @(#)CDS: IQRC/TQRC 15.1.2-s269 (64bit) Mon Aug 24 18:22:18 PDT 2015 (Linux 2.6.18-194.el5)
[03/19 14:52:09    12s] @(#)CDS: OA 22.50-p028 Thu Jul 23 14:59:57 2015
[03/19 14:52:09    12s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/19 14:52:09    12s] @(#)CDS: RCDB 11.6
[03/19 14:52:09    12s] --- Running on pgmicro02 (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (10cores*40cpus*Intel(R) Xeon(R) CPU E5-2650L v2 @ 1.70GHz 25600KB) ---
[03/19 14:52:09    12s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_52158_pgmicro02_rafael.trevisan_VuqIMG.

[03/19 14:52:09    12s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_52158_pgmicro02_rafael.trevisan_VuqIMG.
[03/19 14:52:09    12s] 
[03/19 14:52:10    13s] 
[03/19 14:52:10    13s] **INFO:  MMMC transition support version v31-84 
[03/19 14:52:10    13s] 
[03/19 14:52:11    13s] Loading fill procedures ...
[03/19 14:52:12    15s] [DEV]innovus 1> source physical/1_init.tcl 
Reading default_emulate_libset_max timing library '/pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOSST/D_CELLS_MOSST_typ_1_80V_25C.lib' ...
[03/19 14:52:24    20s] **WARN: (TECHLIB-436):	Attribute 'max_capacitance' on 'output/inout' pin 'SIG' of cell 'SIGNALHOLD' is not defined in the library.
[03/19 14:52:24    20s] Read 811 cells in library 'D_CELLS_MOSST_typ_1_80V_25C' 
[03/19 14:52:24    20s] Reading default_emulate_libset_max timing library '/pdk/xfab/XC018_61_3.1.3/synopsys/xc018/MOS5ST/IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C.lib' ...
[03/19 14:52:25    21s] Read 414 cells in library 'IO_CELLS_5V_MOS5ST_typ_1_80V_4_50V_25C' 
[03/19 14:52:25    21s] 
[03/19 14:52:25    21s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_FE.lef ...
[03/19 14:52:25    21s] 
[03/19 14:52:25    21s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/D_CELLS.lef ...
[03/19 14:52:25    21s] Set DBUPerIGU to M2 pitch 630.
[03/19 14:52:26    22s] 
[03/19 14:52:26    22s] Loading LEF file /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/IO_CELLS_5V.lef ...
[03/19 14:52:26    22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-200' for more detail.
[03/19 14:52:26    22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JTGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-200' for more detail.
[03/19 14:52:26    22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-200' for more detail.
[03/19 14:52:26    22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JSGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-200' for more detail.
[03/19 14:52:26    22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-200' for more detail.
[03/19 14:52:26    22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JLGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-200' for more detail.
[03/19 14:52:26    22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-200' for more detail.
[03/19 14:52:26    22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCGDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-200' for more detail.
[03/19 14:52:26    22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'JCAP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-200' for more detail.
[03/19 14:52:26    22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-200' for more detail.
[03/19 14:52:26    22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-200' for more detail.
[03/19 14:52:26    22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ITHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-200' for more detail.
[03/19 14:52:26    22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-200' for more detail.
[03/19 14:52:26    22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-200' for more detail.
[03/19 14:52:26    22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ISHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-200' for more detail.
[03/19 14:52:26    22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-200' for more detail.
[03/19 14:52:26    22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-200' for more detail.
[03/19 14:52:26    22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ILHDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-200' for more detail.
[03/19 14:52:26    22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICUDP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-200' for more detail.
[03/19 14:52:26    22s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'ICP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-200' for more detail.
[03/19 14:52:26    22s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[03/19 14:52:26    22s] To increase the message display limit, refer to the product command reference manual.
[03/19 14:52:26    22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-201' for more detail.
[03/19 14:52:26    22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-201' for more detail.
[03/19 14:52:26    22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-201' for more detail.
[03/19 14:52:26    22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-201' for more detail.
[03/19 14:52:26    22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-201' for more detail.
[03/19 14:52:26    22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-201' for more detail.
[03/19 14:52:26    22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-201' for more detail.
[03/19 14:52:26    22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT2P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-201' for more detail.
[03/19 14:52:26    22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-201' for more detail.
[03/19 14:52:26    22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-201' for more detail.
[03/19 14:52:26    22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-201' for more detail.
[03/19 14:52:26    22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-201' for more detail.
[03/19 14:52:26    22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-201' for more detail.
[03/19 14:52:26    22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-201' for more detail.
[03/19 14:52:26    22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BT16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-201' for more detail.
[03/19 14:52:26    22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-201' for more detail.
[03/19 14:52:26    22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-201' for more detail.
[03/19 14:52:26    22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-201' for more detail.
[03/19 14:52:26    22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-201' for more detail.
[03/19 14:52:26    22s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BOTGD4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/19 14:52:26    22s] Type 'man IMPLF-201' for more detail.
[03/19 14:52:26    22s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[03/19 14:52:26    22s] To increase the message display limit, refer to the product command reference manual.
[03/19 14:52:26    22s] 
[03/19 14:52:26    22s] viaInitial starts at Sun Mar 19 14:52:26 2023
[03/19 14:52:26    22s] viaInitial ends at Sun Mar 19 14:52:26 2023
[03/19 14:52:26    23s] *** Begin netlist parsing (mem=538.0M) ***
[03/19 14:52:26    23s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[03/19 14:52:26    23s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25LP' is defined in LEF but not in the timing library.
[03/19 14:52:26    23s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[03/19 14:52:26    23s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP25' is defined in LEF but not in the timing library.
[03/19 14:52:26    23s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[03/19 14:52:26    23s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15LP' is defined in LEF but not in the timing library.
[03/19 14:52:26    23s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[03/19 14:52:26    23s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP15' is defined in LEF but not in the timing library.
[03/19 14:52:26    23s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[03/19 14:52:26    23s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10LP' is defined in LEF but not in the timing library.
[03/19 14:52:26    23s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[03/19 14:52:26    23s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP10' is defined in LEF but not in the timing library.
[03/19 14:52:26    23s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[03/19 14:52:26    23s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7LP' is defined in LEF but not in the timing library.
[03/19 14:52:26    23s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[03/19 14:52:26    23s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP7' is defined in LEF but not in the timing library.
[03/19 14:52:26    23s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[03/19 14:52:26    23s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5LP' is defined in LEF but not in the timing library.
[03/19 14:52:26    23s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[03/19 14:52:26    23s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FEEDCAP5' is defined in LEF but not in the timing library.
[03/19 14:52:26    23s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/19 14:52:26    23s] To increase the message display limit, refer to the product command reference manual.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'CORNERP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'CORNERESDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'CORNERBP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'VDDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'VDDPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDOR' of cell 'VDDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'VDDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDI' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'VDDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDC' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'VDDCPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'POWERCUTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'JTP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'JTGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'JSP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'JSGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'JLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'JLGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'JCP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'JCGDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'JCAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'ITUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'ITP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'ITHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'ISUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'ISP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'ISHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'ILUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'ILP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'ILHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'ICUDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'ICP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'ICHDP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'ICAP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'FILLER60P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'FILLER50P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'FILLER40P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'FILLER20P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'FILLER10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'FILLER05P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'FILLER02P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'FILLER01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'GNDRPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDOR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'GNDORPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'GNDOPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDI' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'GNDIPADP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOTGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOTGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOTGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOTGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOTGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOTGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOTGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOTGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOTGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOTGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOTGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOTGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOTGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOTGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOTGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOSGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOSGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOSGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOSGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOSGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOSGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOSGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOSGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOSGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOSGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOSGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOSGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOSGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOSGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOSGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOLGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOLGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOLGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOLGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOLGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOLGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOLGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOLGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOLGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOLGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOLGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOLGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOLGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOLGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOLGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOCGD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOCGD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOCGD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOCGD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOCGD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOCGD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOCGD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOCGD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOCGD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOCGD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOCGD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOCGD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOCGD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOCGD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOCGD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BOC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBTUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBTUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBTUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBTUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBTUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBTUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBTUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBTUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBTUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBTUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBTUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBTUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBTUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBTUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBTUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBTHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBTHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBTHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBTHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBTHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBTHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBTHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBTHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBTHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBTHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBTHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBTHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBTHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBTHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBTHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBT8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBT8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBT8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBT4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBT4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBT4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBT2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBT2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBT24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBT24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBT24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBT1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBT16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBT16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBT16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBSUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBSUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBSUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBSUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBSUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBSUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBSUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBSUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBSUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBSUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBSUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBSUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBSUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBSUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBSUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBSHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBSHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBSHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBSHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBSHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBSHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBSHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBSHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBSHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBSHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBSHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBSHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBSHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBSHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBSHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBS8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBS8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBS8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBS4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBS4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBS4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBS2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBS2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBS24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBS24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBS24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBS1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBS16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBS16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBS16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBLUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBLUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBLUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBLUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBLUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBLUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBLUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBLUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBLUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBLUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBLUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBLUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBLUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBLUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBLUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBLHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBLHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBLHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBLHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBLHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBLHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBLHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBLHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBLHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBLHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBLHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBLHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBLHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBLHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBLHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBL8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBL8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBL8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBL4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBL4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBL4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBL2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBL2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBL24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBL24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBL24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBL1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBL16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBL16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBL16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCUD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCUD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCUD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCUD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCUD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCUD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCUD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCUD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCUD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCUD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCUD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCUD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCUD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCUD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCUD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCHD8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCHD8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCHD8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCHD4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCHD4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCHD4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCHD2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCHD2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCHD24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCHD24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCHD24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCHD1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCHD16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCHD16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCHD16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCA8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCA8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCA8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCA4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCA4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCA4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCA2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCA2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCA24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCA24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCA24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCA1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCA16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCA16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBCA16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBC8SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBC8SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBC8P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBC4SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBC4SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBC4P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBC2SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBC2P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBC24SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBC24SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBC24P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBC1P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBC16SP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBC16SMP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'BBC16P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'APR15P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'APR15DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'APR10P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'APR10DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'APR04P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'APR04DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'APR01P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'APR01DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'APR00P' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'GNDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDD' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDO' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Pin 'VDDR' of cell 'APR00DP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[03/19 14:52:26    23s] Created 1225 new cells from 2 timing libraries.
[03/19 14:52:26    23s] Reading netlist ...
[03/19 14:52:26    23s] Backslashed names will retain backslash and a trailing blank character.
[03/19 14:52:26    23s] Reading verilog netlist 'innovus/riscv_steel_core.v.v'
[03/19 14:52:26    23s] **WARN: (IMPVL-209):	In Verilog file 'innovus/riscv_steel_core.v.v', check line 368 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
[03/19 14:52:26    23s] Type 'man IMPVL-209' for more detail.
[03/19 14:52:26    23s] **WARN: (IMPVL-361):	Number of nets (32) more than bus (data_write_mask_O) pin number (4).  The extra upper nets will be ignored.
[03/19 14:52:27    23s] 
[03/19 14:52:27    23s] *** Memory Usage v#1 (Current mem = 543.984M, initial mem = 170.848M) ***
[03/19 14:52:27    23s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:01.0, mem=544.0M) ***
[03/19 14:52:27    23s] Top level cell is top.
[03/19 14:52:27    23s] ** Removed 1 unused lib cells.
[03/19 14:52:27    23s] **WARN: (IMPTS-282):	Cell 'BT8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:52:27    23s] Type 'man IMPTS-282' for more detail.
[03/19 14:52:27    23s] **WARN: (IMPTS-282):	Cell 'BT8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:52:27    23s] Type 'man IMPTS-282' for more detail.
[03/19 14:52:27    23s] **WARN: (IMPTS-282):	Cell 'BT8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:52:27    23s] Type 'man IMPTS-282' for more detail.
[03/19 14:52:27    23s] **WARN: (IMPTS-282):	Cell 'BT4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:52:27    23s] Type 'man IMPTS-282' for more detail.
[03/19 14:52:27    23s] **WARN: (IMPTS-282):	Cell 'BT4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:52:27    23s] Type 'man IMPTS-282' for more detail.
[03/19 14:52:27    23s] **WARN: (IMPTS-282):	Cell 'BT4P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:52:27    23s] Type 'man IMPTS-282' for more detail.
[03/19 14:52:27    23s] **WARN: (IMPTS-282):	Cell 'BT2SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:52:27    23s] Type 'man IMPTS-282' for more detail.
[03/19 14:52:27    23s] **WARN: (IMPTS-282):	Cell 'BT2P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:52:27    23s] Type 'man IMPTS-282' for more detail.
[03/19 14:52:27    23s] **WARN: (IMPTS-282):	Cell 'BT24SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:52:27    23s] Type 'man IMPTS-282' for more detail.
[03/19 14:52:27    23s] **WARN: (IMPTS-282):	Cell 'BT24SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:52:27    23s] Type 'man IMPTS-282' for more detail.
[03/19 14:52:27    23s] **WARN: (IMPTS-282):	Cell 'BT24P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:52:27    23s] Type 'man IMPTS-282' for more detail.
[03/19 14:52:27    23s] **WARN: (IMPTS-282):	Cell 'BT1P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:52:27    23s] Type 'man IMPTS-282' for more detail.
[03/19 14:52:27    23s] **WARN: (IMPTS-282):	Cell 'BT16SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:52:27    23s] Type 'man IMPTS-282' for more detail.
[03/19 14:52:27    23s] **WARN: (IMPTS-282):	Cell 'BT16SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:52:27    23s] Type 'man IMPTS-282' for more detail.
[03/19 14:52:27    23s] **WARN: (IMPTS-282):	Cell 'BT16P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:52:27    23s] Type 'man IMPTS-282' for more detail.
[03/19 14:52:27    23s] **WARN: (IMPTS-282):	Cell 'BD8SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:52:27    23s] Type 'man IMPTS-282' for more detail.
[03/19 14:52:27    23s] **WARN: (IMPTS-282):	Cell 'BD8SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:52:27    23s] Type 'man IMPTS-282' for more detail.
[03/19 14:52:27    23s] **WARN: (IMPTS-282):	Cell 'BD8P' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:52:27    23s] Type 'man IMPTS-282' for more detail.
[03/19 14:52:27    23s] **WARN: (IMPTS-282):	Cell 'BD4SP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:52:27    23s] Type 'man IMPTS-282' for more detail.
[03/19 14:52:27    23s] **WARN: (IMPTS-282):	Cell 'BD4SMP' is not a level shifter cell but has 'input_signal_level' and 'output_signal_level' specified on pins, or it has different related_power_pin specified on input and output pins. To mark this cell as level shifter, use 'is_level_shifter' attribute.
[03/19 14:52:27    23s] Type 'man IMPTS-282' for more detail.
[03/19 14:52:27    23s] **WARN: (EMS-27):	Message (IMPTS-282) has exceeded the current message display limit of 20.
[03/19 14:52:27    23s] To increase the message display limit, refer to the product command reference manual.
[03/19 14:52:27    23s] Hooked 1224 DB cells to tlib cells.
[03/19 14:52:27    23s] Starting recursive module instantiation check.
[03/19 14:52:27    23s] No recursion found.
[03/19 14:52:27    23s] Building hierarchical netlist for Cell top ...
[03/19 14:52:27    23s] *** Netlist is unique.
[03/19 14:52:27    23s] ** info: there are 1285 modules.
[03/19 14:52:27    23s] ** info: there are 6817 stdCell insts.
[03/19 14:52:27    23s] ** info: there are 212 Pad insts.
[03/19 14:52:27    24s] 
[03/19 14:52:27    24s] *** Memory Usage v#1 (Current mem = 599.746M, initial mem = 170.848M) ***
[03/19 14:52:27    24s] Set Default Net Delay as 1000 ps.
[03/19 14:52:27    24s] Set Default Net Load as 0.5 pF. 
[03/19 14:52:27    24s] Set Default Input Pin Transition as 0.1 ps.
[03/19 14:52:27    24s] Initializing I/O assignment ...
[03/19 14:52:27    24s] Adjusting Core to Left to: 0.0400. Core to Bottom to: 0.4200.
[03/19 14:52:27    24s] **WARN: (IMPFP-3961):	The techSite 'io_site_5V' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/19 14:52:27    24s] Type 'man IMPFP-3961' for more detail.
[03/19 14:52:28    24s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/19 14:52:28    24s] Reading Capacitance Table File /pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl ...
[03/19 14:52:28    24s] Cap table was created using Encounter 07.10-s219_1.
[03/19 14:52:28    24s] Process name: xc018m6_typ.
[03/19 14:52:28    24s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[03/19 14:52:28    24s] Type 'man IMPEXT-2773' for more detail.
[03/19 14:52:28    24s] Importing multi-corner RC tables ... 
[03/19 14:52:28    24s] Summary of Active RC-Corners : 
[03/19 14:52:28    24s]  
[03/19 14:52:28    24s]  Analysis View: default_emulate_view
[03/19 14:52:28    24s]     RC-Corner Name        : default_emulate_rc_corner
[03/19 14:52:28    24s]     RC-Corner Index       : 0
[03/19 14:52:28    24s]     RC-Corner Temperature : 25 Celsius
[03/19 14:52:28    24s]     RC-Corner Cap Table   : '/pdk/xfab/XC018_61_3.1.3/cadence/xc018/LEF/xc018_m6_FE/xc018m6_typ.capTbl'
[03/19 14:52:28    24s]     RC-Corner PreRoute Res Factor         : 1
[03/19 14:52:28    24s]     RC-Corner PreRoute Cap Factor         : 1
[03/19 14:52:28    24s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/19 14:52:28    24s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/19 14:52:28    24s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/19 14:52:28    24s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/19 14:52:28    24s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/19 14:52:28    24s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[03/19 14:52:28    24s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[03/19 14:52:28    24s] *Info: initialize multi-corner CTS.
[03/19 14:52:28    24s] Reading timing constraints file 'innovus//riscv_steel_core.v.default_emulate_constraint_mode.sdc' ...
[03/19 14:52:28    24s] Current (total cpu=0:00:24.0, real=0:00:32.0, peak res=335.0M, current mem=712.2M)
[03/19 14:52:28    24s] **WARN: (TCLCMD-1041):	current_design should use the top cell as a argument (File innovus//riscv_steel_core.v.default_emulate_constraint_mode.sdc, Line 13).
[03/19 14:52:28    24s] 
[03/19 14:52:28    24s] top
[03/19 14:52:28    24s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//riscv_steel_core.v.default_emulate_constraint_mode.sdc, Line 7404).
[03/19 14:52:28    24s] 
[03/19 14:52:28    24s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//riscv_steel_core.v.default_emulate_constraint_mode.sdc, Line 7405).
[03/19 14:52:28    24s] 
[03/19 14:52:28    24s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clock' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File innovus//riscv_steel_core.v.default_emulate_constraint_mode.sdc, Line 7406).
[03/19 14:52:28    24s] 
[03/19 14:52:28    24s] INFO (CTE): Reading of timing constraints file innovus//riscv_steel_core.v.default_emulate_constraint_mode.sdc completed, with 4 WARNING
[03/19 14:52:28    24s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=352.4M, current mem=730.4M)
[03/19 14:52:28    24s] Current (total cpu=0:00:24.2, real=0:00:32.0, peak res=352.4M, current mem=730.4M)
[03/19 14:52:28    24s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[03/19 14:52:28    24s] Summary for sequential cells idenfication: 
[03/19 14:52:28    24s] Identified SBFF number: 128
[03/19 14:52:28    24s] Identified MBFF number: 0
[03/19 14:52:28    24s] Not identified SBFF number: 0
[03/19 14:52:28    24s] Not identified MBFF number: 0
[03/19 14:52:28    24s] Number of sequential cells which are not FFs: 106
[03/19 14:52:28    24s] 
[03/19 14:52:28    24s] Total number of combinational cells: 511
[03/19 14:52:28    24s] Total number of sequential cells: 234
[03/19 14:52:28    24s] Total number of tristate cells: 64
[03/19 14:52:28    24s] Total number of level shifter cells: 0
[03/19 14:52:28    24s] Total number of power gating cells: 0
[03/19 14:52:28    24s] Total number of isolation cells: 0
[03/19 14:52:28    24s] Total number of power switch cells: 0
[03/19 14:52:28    24s] Total number of pulse generator cells: 0
[03/19 14:52:28    24s] Total number of always on buffers: 0
[03/19 14:52:28    24s] Total number of retention cells: 0
[03/19 14:52:28    24s] List of usable buffers: BUX1 BUX0 BUX2 BUX12 BUX16 BUX20 BUX3 BUX4 BUX6 BUX8
[03/19 14:52:28    24s] Total number of usable buffers: 10
[03/19 14:52:28    24s] List of unusable buffers:
[03/19 14:52:28    24s] Total number of unusable buffers: 0
[03/19 14:52:28    24s] List of usable inverters: INCX12 INCX16 INCX20 INX1 INX0 INX2 INX12 INX16 INX20 INX3 INX4 INX6 INX8
[03/19 14:52:28    24s] Total number of usable inverters: 13
[03/19 14:52:28    24s] List of unusable inverters:
[03/19 14:52:28    24s] Total number of unusable inverters: 0
[03/19 14:52:28    24s] List of identified usable delay cells: BUCX12 BUCX16 BUCX20 BUCX4 BUCX6 BUCX8 DLY1X1 DLY1X0 DLY2X0 DLY2X1 DLY4X1 DLY4X0 DLY8X1 DLY8X0
[03/19 14:52:28    24s] Total number of identified usable delay cells: 14
[03/19 14:52:28    24s] List of identified unusable delay cells:
[03/19 14:52:28    24s] Total number of identified unusable delay cells: 0
[03/19 14:52:28    25s] Reading IO assignment file "../iopads.io" ...
[03/19 14:52:28    25s] **WARN: (IMPFP-710):	File version 0 is too old.
[03/19 14:52:28    25s] IO file version '0' is too old, will try to place io cell any way.
[03/19 14:52:28    25s] Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :13.23
[03/19 14:52:28    25s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :13.42
[03/19 14:52:28    25s] Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :13.23
[03/19 14:52:28    25s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :13.42
[03/19 14:52:28    25s] Adjusting core size to PlacementGrid : width :544.95 height : 541.68
[03/19 14:52:28    25s] Adjusting Core to Left to: 13.2700. Core to Bottom to: 13.8400.
[03/19 14:52:28    25s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/19 14:52:28    25s] [DEV]innovus 2> gui_pan_page 0 -1
[03/19 14:52:48    31s] gui_pan_page -1 0
[03/19 14:52:48    31s] gui_pan_page -1 0
[03/19 14:52:54    33s] gui_pan_page 1 0
[03/19 14:52:54    33s] gui_pan_page 1 0
[03/19 14:52:55    33s] gui_pan_page 1 0
[03/19 14:52:55    34s] gui_pan_page 1 0
[03/19 14:52:55    34s] gui_pan_page 1 0
[03/19 14:52:55    34s] gui_pan_page 1 0
[03/19 14:52:55    34s] gui_pan_page 1 0
[03/19 14:52:56    34s] gui_pan_page 1 0
[03/19 14:53:04    37s] gui_pan_page -1 0
[03/19 14:53:04    37s] gui_pan_page -1 0
[03/19 14:53:07    38s] gui_pan_page -1 0
[03/19 14:53:07    38s] gui_pan_page 0 -1
[03/19 14:53:08    38s] gui_pan_page 0 -1
[03/19 14:53:08    38s] gui_pan_page 0 -1
[03/19 14:53:08    38s] gui_pan_page 0 -1
[03/19 14:53:08    39s] gui_pan_page 0 -1
[03/19 14:53:09    39s] gui_pan_page 0 -1
[03/19 14:53:12    40s] gui_pan_page -1 0
[03/19 14:53:12    40s] gui_pan_page -1 0
[03/19 14:53:19    42s] gui_fit
source physical/2_power_plan.tcl 
[03/19 14:53:26    43s] **WARN: (IMPDB-2078):	Output pin PAD of instance IOPADS_INST/PAD_data_rw_address1_o is connected to ground net data_rw_address[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[03/19 14:53:26    43s] **WARN: (IMPDB-2078):	Output pin PAD of instance IOPADS_INST/PAD_data_rw_address0_o is connected to ground net data_rw_address[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[03/19 14:53:27    43s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
[03/19 14:53:27    43s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..
[03/19 14:53:27    43s] 
[03/19 14:53:27    43s] The power planner created 8 wires.
[03/19 14:53:27    43s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 902.1M) ***
[03/19 14:53:27    44s] *** Begin SPECIAL ROUTE on Sun Mar 19 14:53:27 2023 ***
[03/19 14:53:27    44s] SPECIAL ROUTE ran on directory: /home/inf01185/rafael.trevisan/cci-steel-repo/synthesis
[03/19 14:53:27    44s] SPECIAL ROUTE ran on machine: pgmicro02 (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 1.20Ghz)
[03/19 14:53:27    44s] 
[03/19 14:53:27    44s] Begin option processing ...
[03/19 14:53:27    44s] srouteConnectPowerBump set to false
[03/19 14:53:27    44s] routeSelectNet set to "gnd vdd"
[03/19 14:53:27    44s] routeSpecial set to true
[03/19 14:53:27    44s] srouteBlockPin set to "useLef"
[03/19 14:53:27    44s] srouteBottomLayerLimit set to 1
[03/19 14:53:27    44s] srouteBottomTargetLayerLimit set to 1
[03/19 14:53:27    44s] srouteConnectConverterPin set to false
[03/19 14:53:27    44s] srouteCrossoverViaBottomLayer set to 1
[03/19 14:53:27    44s] srouteCrossoverViaTopLayer set to 6
[03/19 14:53:27    44s] srouteFollowCorePinEnd set to 3
[03/19 14:53:27    44s] srouteJogControl set to "preferWithChanges differentLayer"
[03/19 14:53:27    44s] sroutePadPinAllPorts set to true
[03/19 14:53:27    44s] sroutePreserveExistingRoutes set to true
[03/19 14:53:27    44s] srouteRoutePowerBarPortOnBothDir set to true
[03/19 14:53:27    44s] srouteStopBlockPin set to "nearestTarget"
[03/19 14:53:27    44s] srouteTopLayerLimit set to 6
[03/19 14:53:27    44s] srouteTopTargetLayerLimit set to 6
[03/19 14:53:27    44s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1519.00 megs.
[03/19 14:53:27    44s] 
[03/19 14:53:27    44s] Reading DB technology information...
[03/19 14:53:27    44s] Finished reading DB technology information.
[03/19 14:53:27    44s] Reading floorplan and netlist information...
[03/19 14:53:27    44s] Finished reading floorplan and netlist information.
[03/19 14:53:27    44s] Read in 12 layers, 6 routing layers, 1 overlap layer
[03/19 14:53:27    44s] Read in 831 macros, 148 used
[03/19 14:53:27    44s] Read in 346 components
[03/19 14:53:27    44s]   134 core components: 134 unplaced, 0 placed, 0 fixed
[03/19 14:53:27    44s]   212 pad components: 0 unplaced, 0 placed, 212 fixed
[03/19 14:53:27    44s] Read in 266 logical pins
[03/19 14:53:27    44s] Read in 266 nets
[03/19 14:53:27    44s] Read in 7 special nets, 2 routed
[03/19 14:53:27    44s] Read in 268 terminals
[03/19 14:53:27    44s] 2 nets selected.
[03/19 14:53:27    44s] 
[03/19 14:53:27    44s] Begin power routing ...
[03/19 14:53:27    44s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[03/19 14:53:27    44s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/19 14:53:27    44s] Type 'man IMPSR-1256' for more detail.
[03/19 14:53:27    44s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/19 14:53:27    44s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[03/19 14:53:27    44s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/19 14:53:27    44s] Type 'man IMPSR-1256' for more detail.
[03/19 14:53:27    44s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/19 14:53:27    44s] CPU time for FollowPin 0 seconds
[03/19 14:53:27    44s] CPU time for FollowPin 0 seconds
[03/19 14:53:27    44s]   Number of IO ports routed: 0
[03/19 14:53:27    44s]   Number of Block ports routed: 0
[03/19 14:53:27    44s]   Number of Stripe ports routed: 0
[03/19 14:53:27    44s]   Number of Core ports routed: 1612
[03/19 14:53:27    44s]   Number of Pad ports routed: 0
[03/19 14:53:27    44s]   Number of Power Bump ports routed: 0
[03/19 14:53:27    44s]   Number of Followpin connections: 806
[03/19 14:53:27    44s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1538.00 megs.
[03/19 14:53:27    44s] 
[03/19 14:53:27    44s] 
[03/19 14:53:27    44s] 
[03/19 14:53:27    44s]  Begin updating DB with routing results ...
[03/19 14:53:27    44s]  Updating DB with 37 via definition ...Extracting standard cell pins and blockage ...... 
[03/19 14:53:27    44s] Pin and blockage extraction finished
[03/19 14:53:27    44s] 
[03/19 14:53:27    44s] 
[03/19 14:53:27    44s] sroute post-processing starts at Sun Mar 19 14:53:27 2023
[03/19 14:53:27    44s] The viaGen is rebuilding shadow vias for net gnd.
[03/19 14:53:27    44s] sroute post-processing ends at Sun Mar 19 14:53:27 2023
[03/19 14:53:27    44s] 
[03/19 14:53:27    44s] sroute post-processing starts at Sun Mar 19 14:53:27 2023
[03/19 14:53:27    44s] The viaGen is rebuilding shadow vias for net vdd.
[03/19 14:53:28    44s] sroute post-processing ends at Sun Mar 19 14:53:28 2023
[03/19 14:53:28    44s] sroute: Total CPU time used = 0:0:0
[03/19 14:53:28    44s] sroute: Total Real time used = 0:0:1
[03/19 14:53:28    44s] sroute: Total Memory used = 50.31 megs
[03/19 14:53:28    44s] sroute: Total Peak Memory used = 950.36 megs
[03/19 14:53:28    44s] #spOpts: VtWidth no_cmu 
[03/19 14:53:28    44s] Core basic site is core
[03/19 14:53:28    45s] Estimated cell power/ground rail width = 0.915 um
[03/19 14:53:28    45s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/19 14:53:28    45s] **WARN: (IMPSP-5134):	Setting cellInterval to 19.530 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
[03/19 14:53:28    45s] **WARN: (IMPSP-5134):	Setting inRowOffset to 7.560 (microns) as a multiple of cell FEED1'sType 'man IMPSP-5134' for more detail.
[03/19 14:53:29    46s] For 100625 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/19 14:53:29    46s] Inserted 100625 well-taps <FEED1> cells (prefix WELLTAP).
[03/19 14:53:29    46s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[03/19 14:53:29    46s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[03/19 14:53:29    46s] 
[03/19 14:53:30    47s] Starting stripe generation ...
[03/19 14:53:30    47s] Non-Default setAddStripeOption Settings :
[03/19 14:53:30    47s]   NONE
[03/19 14:53:30    47s] Stripe generation is complete; vias are now being generated.
[03/19 14:53:30    47s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (270.27, 4198.84) (270.71, 4199.27)
[03/19 14:53:30    47s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (370.27, 4198.84) (370.71, 4199.27)
[03/19 14:53:30    47s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (470.27, 4198.84) (470.71, 4199.27)
[03/19 14:53:30    47s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (570.27, 4198.84) (570.71, 4199.27)
[03/19 14:53:30    47s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (670.27, 4198.84) (670.71, 4199.27)
[03/19 14:53:30    47s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (770.27, 4198.84) (770.71, 4199.27)
[03/19 14:53:30    47s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (870.27, 4198.84) (870.71, 4199.27)
[03/19 14:53:30    47s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (970.27, 4198.84) (970.71, 4199.27)
[03/19 14:53:30    47s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (1070.27, 4198.84) (1070.71, 4199.27)
[03/19 14:53:31    47s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (1170.27, 4198.84) (1170.71, 4199.27)
[03/19 14:53:31    47s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (1270.27, 4198.84) (1270.71, 4199.27)
[03/19 14:53:31    47s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (1370.27, 4198.84) (1370.71, 4199.27)
[03/19 14:53:31    48s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (1470.27, 4198.84) (1470.71, 4199.27)
[03/19 14:53:31    48s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (1570.27, 4198.84) (1570.71, 4199.27)
[03/19 14:53:31    48s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (1670.27, 4198.84) (1670.71, 4199.27)
[03/19 14:53:31    48s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (1770.27, 4198.84) (1770.71, 4199.27)
[03/19 14:53:31    48s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (1870.27, 4198.84) (1870.71, 4199.27)
[03/19 14:53:31    48s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (1970.27, 4198.84) (1970.71, 4199.27)
[03/19 14:53:31    48s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (2070.27, 4198.84) (2070.71, 4199.27)
[03/19 14:53:31    48s] **WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer MET3 at (2170.27, 4198.84) (2170.71, 4199.27)
[03/19 14:53:31    48s] **WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
[03/19 14:53:31    48s] To increase the message display limit, refer to the product command reference manual.
[03/19 14:53:32    49s] The power planner created 99 wires.
[03/19 14:53:32    49s] *** Ending Stripe Generation (totcpu: 0:00:03.0,real: 0:00:03.0, mem: 1017.5M) ***
[03/19 14:53:32    49s] [DEV]innovus 3> place_design
[03/19 14:54:05    60s] *scInfo: scPctBadScanCell = 100.00%
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[03/19 14:54:05    60s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[03/19 14:54:05    60s] *** Starting place_design default flow ***
[03/19 14:54:05    60s] **INFO: Enable pre-place timing setting for timing analysis
[03/19 14:54:05    60s] Set Using Default Delay Limit as 101.
[03/19 14:54:05    60s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/19 14:54:05    60s] Set Default Net Delay as 0 ps.
[03/19 14:54:05    60s] Set Default Net Load as 0 pF. 
[03/19 14:54:05    60s] **INFO: Analyzing IO path groups for slack adjustment
[03/19 14:54:06    61s] Effort level <high> specified for reg2reg_tmp.52158 path_group
[03/19 14:54:06    61s] #################################################################################
[03/19 14:54:06    61s] # Design Stage: PreRoute
[03/19 14:54:06    61s] # Design Name: top
[03/19 14:54:06    61s] # Design Mode: 90nm
[03/19 14:54:06    61s] # Analysis Mode: MMMC Non-OCV 
[03/19 14:54:06    61s] # Parasitics Mode: No SPEF/RCDB
[03/19 14:54:06    61s] # Signoff Settings: SI Off 
[03/19 14:54:06    61s] #################################################################################
[03/19 14:54:06    61s] Calculate delays in Single mode...
[03/19 14:54:06    61s] Topological Sorting (CPU = 0:00:00.0, MEM = 1043.3M, InitMEM = 1043.3M)
[03/19 14:54:06    61s] siFlow : Timing analysis mode is single, using late cdB files
[03/19 14:54:07    63s] **WARN: (IMPESI-3017):	 Multi-driver net instruction_address[0] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:54:08    63s] **WARN: (IMPESI-3017):	 Multi-driver net data_write_request has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:54:08    63s] **WARN: (IMPESI-3017):	 Multi-driver net data_write_mask[0] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:54:08    63s] **WARN: (IMPESI-3017):	 Multi-driver net data_write_mask[3] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:54:08    63s] **WARN: (IMPESI-3017):	 Multi-driver net data_write_mask[2] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:54:08    63s] **WARN: (IMPESI-3017):	 Multi-driver net instruction_address[1] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:54:08    63s] **WARN: (IMPESI-3017):	 Multi-driver net data_rw_address[2] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:54:08    63s] **WARN: (IMPESI-3017):	 Multi-driver net instruction_address[2] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:54:08    63s] **WARN: (IMPESI-3017):	 Multi-driver net data_out[1] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:54:08    63s] **WARN: (IMPESI-3017):	 Multi-driver net data_out[25] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:54:08    63s] **WARN: (IMPESI-3017):	 Multi-driver net data_out[0] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:54:08    63s] **WARN: (IMPESI-3017):	 Multi-driver net data_out[24] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:54:08    63s] **WARN: (IMPESI-3017):	 Multi-driver net data_out[5] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:54:08    63s] **WARN: (IMPESI-3017):	 Multi-driver net data_out[29] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:54:08    63s] **WARN: (IMPESI-3017):	 Multi-driver net data_out[3] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:54:08    63s] **WARN: (IMPESI-3017):	 Multi-driver net data_out[27] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:54:08    63s] **WARN: (IMPESI-3017):	 Multi-driver net data_out[4] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:54:08    63s] **WARN: (IMPESI-3017):	 Multi-driver net data_out[28] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:54:08    63s] **WARN: (IMPESI-3017):	 Multi-driver net data_out[2] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:54:08    63s] **WARN: (IMPESI-3017):	 Multi-driver net data_out[26] has different voltages 4.500000 and 1.799999 driving it. Annalysis results will be inaccurate..
[03/19 14:54:08    63s] **WARN: (EMS-27):	Message (IMPESI-3017) has exceeded the current message display limit of 20.
[03/19 14:54:08    63s] To increase the message display limit, refer to the product command reference manual.
[03/19 14:54:09    64s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/19 14:54:09    64s] End delay calculation. (MEM=1235.58 CPU=0:00:01.8 REAL=0:00:02.0)
[03/19 14:54:09    64s] *** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 1235.6M) ***
[03/19 14:54:09    64s] *** Start delete_buffer_trees ***
[03/19 14:54:09    64s] Info: Detect buffers to remove automatically.
[03/19 14:54:09    64s] Analyzing netlist ...
[03/19 14:54:09    64s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/19 14:54:10    65s] Updating netlist
[03/19 14:54:10    65s] 
[03/19 14:54:10    65s] *summary: 45 instances (buffers/inverters) removed
[03/19 14:54:10    65s] *** Finish delete_buffer_trees (0:00:00.6) ***
[03/19 14:54:10    65s] **INFO: Disable pre-place timing setting for timing analysis
[03/19 14:54:10    65s] Set Using Default Delay Limit as 1000.
[03/19 14:54:10    65s] Set Default Net Delay as 1000 ps.
[03/19 14:54:10    65s] Set Default Net Load as 0.5 pF. 
[03/19 14:54:10    65s] Deleted 0 physical inst  (cell - / prefix -).
[03/19 14:54:10    65s] Did not delete 100625 physical insts as they were marked preplaced.
[03/19 14:54:10    65s] *** Starting "NanoPlace(TM) placement v#2 (mem=1227.5M)" ...
[03/19 14:54:10    65s] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[03/19 14:54:10    65s] Type 'man IMPTS-403' for more detail.
[03/19 14:54:15    71s] *** Build Buffered Sizing Timing Model
[03/19 14:54:15    71s] (cpu=0:00:05.5 mem=1227.5M) ***
[03/19 14:54:16    72s] *** Build Virtual Sizing Timing Model
[03/19 14:54:16    72s] (cpu=0:00:06.6 mem=1227.7M) ***
[03/19 14:54:16    72s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[03/19 14:54:16    72s] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[03/19 14:54:16    72s] Define the scan chains before using this option.
[03/19 14:54:16    72s] Type 'man IMPSP-9042' for more detail.
[03/19 14:54:16    72s] **WARN: (IMPDB-2078):	Output pin PAD of instance IOPADS_INST/PAD_data_rw_address1_o is connected to ground net data_rw_address[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[03/19 14:54:16    72s] **WARN: (IMPDB-2078):	Output pin PAD of instance IOPADS_INST/PAD_data_rw_address0_o is connected to ground net data_rw_address[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[03/19 14:54:17    72s] #std cell=107411 (100625 fixed + 6786 movable) #block=0 (0 floating + 0 preplaced)
[03/19 14:54:17    72s] #ioInst=212 #net=7270 #term=26899 #term/net=3.70, #fixedIo=212, #floatIo=0, #fixedPin=200, #floatPin=64
[03/19 14:54:17    72s] stdCell: 107411 single + 0 double + 0 multi
[03/19 14:54:17    72s] Total standard cell length = 99.5753 (mm), area = 0.4859 (mm^2)
[03/19 14:54:17    72s] Core basic site is core
[03/19 14:54:17    72s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/19 14:54:18    73s] Apply auto density screen in pre-place stage.
[03/19 14:54:18    73s] Auto density screen increases utilization from 0.019 to 0.019
[03/19 14:54:18    73s] Auto density screen runtime: cpu = 0:00:00.4 real = 0:00:00.0 mem = 1232.8M
[03/19 14:54:18    73s] Average module density = 0.019.
[03/19 14:54:18    73s] Density for the design = 0.019.
[03/19 14:54:18    73s]        = stdcell_area 57431 sites (176566 um^2) / alloc_area 2971591 sites (9135859 um^2).
[03/19 14:54:18    73s] Pin Density = 0.008652.
[03/19 14:54:18    73s]             = total # of pins 26899 / total area 3108910.
[03/19 14:54:19    74s] === lastAutoLevel = 11 
[03/19 14:54:19    74s] Found multi-fanin net instruction_address[31]
[03/19 14:54:19    74s] Found multi-fanin net instruction_address[30]
[03/19 14:54:19    74s] Found multi-fanin net instruction_address[29]
[03/19 14:54:19    74s] Found multi-fanin net instruction_address[28]
[03/19 14:54:19    74s] Found multi-fanin net instruction_address[27]
[03/19 14:54:19    74s] Found multi-fanin net instruction_address[26]
[03/19 14:54:19    74s] Found multi-fanin net instruction_address[25]
[03/19 14:54:19    74s] Found multi-fanin net instruction_address[24]
[03/19 14:54:19    74s] Found multi-fanin net instruction_address[23]
[03/19 14:54:19    74s] Found multi-fanin net instruction_address[22]
[03/19 14:54:19    74s] ......
[03/19 14:54:19    74s] Found 99 (out of 7369) multi-fanin nets.
[03/19 14:54:20    76s] Clock gating cells determined by native netlist tracing.
[03/19 14:54:21    76s] Effort level <high> specified for reg2reg path_group
[03/19 14:54:21    76s] Effort level <high> specified for reg2cgate path_group
[03/19 14:54:23    78s] Iteration  1: Total net bbox = 1.386e+06 (6.45e+05 7.42e+05)
[03/19 14:54:23    78s]               Est.  stn bbox = 1.527e+06 (7.08e+05 8.19e+05)
[03/19 14:54:23    78s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 1358.8M
[03/19 14:54:23    78s] Iteration  2: Total net bbox = 1.386e+06 (6.45e+05 7.42e+05)
[03/19 14:54:23    78s]               Est.  stn bbox = 1.527e+06 (7.08e+05 8.19e+05)
[03/19 14:54:23    78s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1358.8M
[03/19 14:54:25    79s] Iteration  3: Total net bbox = 1.140e+06 (5.33e+05 6.07e+05)
[03/19 14:54:25    79s]               Est.  stn bbox = 1.328e+06 (6.32e+05 6.96e+05)
[03/19 14:54:25    79s]               cpu = 0:00:01.7 real = 0:00:02.0 mem = 1364.8M
[03/19 14:54:25    79s] Total number of setup views is 1.
[03/19 14:54:25    79s] Total number of active setup views is 1.
[03/19 14:54:27    81s] Iteration  4: Total net bbox = 1.098e+06 (5.11e+05 5.87e+05)
[03/19 14:54:27    81s]               Est.  stn bbox = 1.279e+06 (6.07e+05 6.72e+05)
[03/19 14:54:27    81s]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 1364.8M
[03/19 14:54:29    83s] Iteration  5: Total net bbox = 9.701e+05 (4.40e+05 5.30e+05)
[03/19 14:54:29    83s]               Est.  stn bbox = 1.121e+06 (5.19e+05 6.02e+05)
[03/19 14:54:29    83s]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 1364.8M
[03/19 14:54:32    86s] Iteration  6: Total net bbox = 8.899e+05 (3.98e+05 4.92e+05)
[03/19 14:54:32    86s]               Est.  stn bbox = 1.018e+06 (4.64e+05 5.53e+05)
[03/19 14:54:32    86s]               cpu = 0:00:02.3 real = 0:00:02.0 mem = 1400.8M
[03/19 14:54:32    87s] 
[03/19 14:54:32    87s] Iteration  7: Total net bbox = 9.957e+05 (4.91e+05 5.04e+05)
[03/19 14:54:32    87s]               Est.  stn bbox = 1.124e+06 (5.58e+05 5.66e+05)
[03/19 14:54:32    87s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1400.8M
[03/19 14:54:35    89s] nrCritNet: 0.00% ( 0 / 7270 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/19 14:54:37    91s] nrCritNet: 0.00% ( 0 / 7270 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/19 14:54:37    91s] Iteration  8: Total net bbox = 9.957e+05 (4.91e+05 5.04e+05)
[03/19 14:54:37    91s]               Est.  stn bbox = 1.124e+06 (5.58e+05 5.66e+05)
[03/19 14:54:37    91s]               cpu = 0:00:04.6 real = 0:00:05.0 mem = 1400.8M
[03/19 14:54:43    97s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/19 14:54:43    97s] enableMT= 3
[03/19 14:54:43    97s] useHNameCompare= 3 (lazy mode)
[03/19 14:54:43    97s] doMTMainInit= 1
[03/19 14:54:43    97s] doMTFlushLazyWireDelete= 1
[03/19 14:54:43    97s] useFastLRoute= 0
[03/19 14:54:43    97s] useFastCRoute= 1
[03/19 14:54:43    97s] doMTNetInitAdjWires= 1
[03/19 14:54:43    97s] wireMPoolNoThreadCheck= 1
[03/19 14:54:43    97s] allMPoolNoThreadCheck= 1
[03/19 14:54:43    97s] doNotUseMPoolInCRoute= 1
[03/19 14:54:43    97s] doMTSprFixZeroViaCodes= 1
[03/19 14:54:43    97s] doMTDtrRoute1CleanupA= 1
[03/19 14:54:43    97s] doMTDtrRoute1CleanupB= 1
[03/19 14:54:43    97s] doMTWireLenCalc= 0
[03/19 14:54:43    97s] doSkipQALenRecalc= 1
[03/19 14:54:43    97s] doMTMainCleanup= 1
[03/19 14:54:43    97s] doMTMoveCellTermsToMSLayer= 1
[03/19 14:54:43    97s] doMTConvertWiresToNewViaCode= 1
[03/19 14:54:43    97s] doMTRemoveAntenna= 1
[03/19 14:54:43    97s] doMTCheckConnectivity= 1
[03/19 14:54:43    97s] enableRuntimeLog= 0
[03/19 14:54:43    97s] Congestion driven padding in post-place stage.
[03/19 14:54:44    98s] Congestion driven padding increases utilization from 0.033 to 0.033
[03/19 14:54:44    98s] Congestion driven padding runtime: cpu = 0:00:00.3 real = 0:00:01.0 mem = 1400.8M
[03/19 14:54:46   100s] Iteration  9: Total net bbox = 1.044e+06 (5.41e+05 5.03e+05)
[03/19 14:54:46   100s]               Est.  stn bbox = 1.215e+06 (6.48e+05 5.67e+05)
[03/19 14:54:46   100s]               cpu = 0:00:08.9 real = 0:00:09.0 mem = 1416.8M
[03/19 14:54:48   102s] nrCritNet: 0.00% ( 0 / 7270 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/19 14:54:50   104s] nrCritNet: 0.00% ( 0 / 7270 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/19 14:54:50   104s] Iteration 10: Total net bbox = 1.044e+06 (5.41e+05 5.03e+05)
[03/19 14:54:50   104s]               Est.  stn bbox = 1.215e+06 (6.48e+05 5.67e+05)
[03/19 14:54:50   104s]               cpu = 0:00:04.4 real = 0:00:04.0 mem = 1416.8M
[03/19 14:54:56   110s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/19 14:54:56   110s] Congestion driven padding in post-place stage.
[03/19 14:54:56   111s] Congestion driven padding increases utilization from 0.033 to 0.033
[03/19 14:54:56   111s] Congestion driven padding runtime: cpu = 0:00:00.3 real = 0:00:00.0 mem = 1416.8M
[03/19 14:54:58   112s] Iteration 11: Total net bbox = 1.066e+06 (5.49e+05 5.17e+05)
[03/19 14:54:58   112s]               Est.  stn bbox = 1.254e+06 (6.63e+05 5.92e+05)
[03/19 14:54:58   112s]               cpu = 0:00:07.9 real = 0:00:08.0 mem = 1416.8M
[03/19 14:55:00   115s] nrCritNet: 0.00% ( 0 / 7270 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/19 14:55:03   117s] nrCritNet: 0.00% ( 0 / 7270 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/19 14:55:03   117s] Iteration 12: Total net bbox = 1.066e+06 (5.49e+05 5.17e+05)
[03/19 14:55:03   117s]               Est.  stn bbox = 1.254e+06 (6.63e+05 5.92e+05)
[03/19 14:55:03   117s]               cpu = 0:00:04.6 real = 0:00:05.0 mem = 1416.8M
[03/19 14:55:07   121s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/19 14:55:07   121s] Congestion driven padding in post-place stage.
[03/19 14:55:08   122s] Congestion driven padding increases utilization from 0.033 to 0.033
[03/19 14:55:08   122s] Congestion driven padding runtime: cpu = 0:00:00.4 real = 0:00:01.0 mem = 1416.8M
[03/19 14:55:09   124s] Iteration 13: Total net bbox = 1.079e+06 (5.46e+05 5.33e+05)
[03/19 14:55:09   124s]               Est.  stn bbox = 1.269e+06 (6.58e+05 6.11e+05)
[03/19 14:55:09   124s]               cpu = 0:00:06.6 real = 0:00:06.0 mem = 1416.8M
[03/19 14:55:09   124s] Iteration 14: Total net bbox = 1.079e+06 (5.46e+05 5.33e+05)
[03/19 14:55:09   124s]               Est.  stn bbox = 1.269e+06 (6.58e+05 6.11e+05)
[03/19 14:55:09   124s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1416.8M
[03/19 14:55:14   128s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/19 14:55:14   128s] Congestion driven padding in post-place stage.
[03/19 14:55:14   129s] Congestion driven padding increases utilization from 0.033 to 0.033
[03/19 14:55:14   129s] Congestion driven padding runtime: cpu = 0:00:00.5 real = 0:00:00.0 mem = 1417.9M
[03/19 14:55:16   130s] Iteration 15: Total net bbox = 1.087e+06 (5.48e+05 5.39e+05)
[03/19 14:55:16   130s]               Est.  stn bbox = 1.277e+06 (6.59e+05 6.19e+05)
[03/19 14:55:16   130s]               cpu = 0:00:06.6 real = 0:00:07.0 mem = 1433.9M
[03/19 14:55:19   133s] nrCritNet: 4.99% ( 363 / 7270 ) cutoffSlk: 222.6ps stdDelay: 36.4ps
[03/19 14:55:21   136s] nrCritNet: 0.00% ( 0 / 7270 ) cutoffSlk: 214748364.7ps stdDelay: 36.4ps
[03/19 14:55:21   136s] Iteration 16: Total net bbox = 1.091e+06 (5.50e+05 5.40e+05)
[03/19 14:55:21   136s]               Est.  stn bbox = 1.281e+06 (6.61e+05 6.20e+05)
[03/19 14:55:21   136s]               cpu = 0:00:05.5 real = 0:00:05.0 mem = 1417.9M
[03/19 14:55:36   150s] Iteration 17: Total net bbox = 1.134e+06 (5.64e+05 5.70e+05)
[03/19 14:55:36   150s]               Est.  stn bbox = 1.327e+06 (6.77e+05 6.50e+05)
[03/19 14:55:36   150s]               cpu = 0:00:14.7 real = 0:00:15.0 mem = 1483.1M
[03/19 14:55:36   151s] Iteration 18: Total net bbox = 1.134e+06 (5.64e+05 5.70e+05)
[03/19 14:55:36   151s]               Est.  stn bbox = 1.327e+06 (6.77e+05 6.50e+05)
[03/19 14:55:36   151s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1483.2M
[03/19 14:55:36   151s] Iteration 19: Total net bbox = 1.134e+06 (5.64e+05 5.70e+05)
[03/19 14:55:36   151s]               Est.  stn bbox = 1.327e+06 (6.77e+05 6.50e+05)
[03/19 14:55:36   151s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1483.2M
[03/19 14:55:36   151s] *** cost = 1.134e+06 (5.64e+05 5.70e+05) (cpu for global=0:01:15) real=0:01:16***
[03/19 14:55:36   151s] Info: 40 clock gating cells identified, 40 (on average) moved
[03/19 14:55:37   151s] **WARN: (IMPDB-2078):	Output pin PAD of instance IOPADS_INST/PAD_data_rw_address1_o is connected to ground net data_rw_address[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[03/19 14:55:37   151s] **WARN: (IMPDB-2078):	Output pin PAD of instance IOPADS_INST/PAD_data_rw_address0_o is connected to ground net data_rw_address[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[03/19 14:55:37   151s] top
[03/19 14:55:38   152s] Core Placement runtime cpu: 0:00:49.0 real: 0:00:49.0
[03/19 14:55:38   152s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/19 14:55:38   152s] Type 'man IMPSP-9025' for more detail.
[03/19 14:55:38   152s] #spOpts: mergeVia=F 
[03/19 14:55:38   152s] Core basic site is core
[03/19 14:55:38   152s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/19 14:55:38   152s] *** Starting refinePlace (0:02:32 mem=1385.3M) ***
[03/19 14:55:38   152s] Total net length = 1.020e+06 (5.251e+05 4.949e+05) (ext = 4.621e+05)
[03/19 14:55:38   152s] # spcSbClkGt: 40
[03/19 14:55:38   152s] Starting refinePlace ...
[03/19 14:55:38   152s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/19 14:55:39   153s] default core: bins with density >  0.75 =    0 % ( 0 / 4131 )
[03/19 14:55:39   153s] Density distribution unevenness ratio = 93.826%
[03/19 14:55:39   153s]   Spread Effort: high, pre-route mode, useDDP on.
[03/19 14:55:39   153s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:01.0, mem=1385.3MB) @(0:02:32 - 0:02:33).
[03/19 14:55:39   153s] Move report: preRPlace moves 6786 insts, mean move: 2.43 um, max move: 43.55 um
[03/19 14:55:39   153s] 	Max move on inst (top_INST/integer_file_instance_Q_reg[25][30]): (1897.32, 2078.97) --> (1938.51, 2081.32)
[03/19 14:55:39   153s] 	Length: 17 sites, height: 1 rows, site name: core, cell type: DFRQX1
[03/19 14:55:39   153s] 	Violation at original loc: Placement Blockage Violation
[03/19 14:55:39   153s] wireLenOptFixPriorityInst 0 inst fixed
[03/19 14:55:39   153s] Placement tweakage begins.
[03/19 14:55:39   154s] wire length = 1.144e+06
[03/19 14:55:40   154s] wire length = 1.124e+06
[03/19 14:55:40   154s] Placement tweakage ends.
[03/19 14:55:40   154s] Move report: tweak moves 1656 insts, mean move: 12.68 um, max move: 63.45 um
[03/19 14:55:40   154s] 	Max move on inst (top_INST/integer_file_instance_Q_reg[2][2]): (1575.63, 2393.64) --> (1595.16, 2349.72)
[03/19 14:55:40   154s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.0, real=0:00:01.0, mem=1385.3MB) @(0:02:33 - 0:02:34).
[03/19 14:55:40   154s] Move report: legalization moves 1 insts, mean move: 4.41 um, max move: 4.41 um
[03/19 14:55:40   154s] 	Max move on inst (top_INST/integer_file_instance_g32387): (1872.99, 2286.28) --> (1877.40, 2286.28)
[03/19 14:55:40   154s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1385.3MB) @(0:02:34 - 0:02:34).
[03/19 14:55:40   154s] Move report: Detail placement moves 6786 insts, mean move: 4.81 um, max move: 49.84 um
[03/19 14:55:40   154s] 	Max move on inst (top_INST/g4694): (2685.82, 3145.70) --> (2686.32, 3096.36)
[03/19 14:55:40   154s] 	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1385.3MB
[03/19 14:55:40   154s] Statistics of distance of Instance movement in refine placement:
[03/19 14:55:40   154s]   maximum (X+Y) =        49.84 um
[03/19 14:55:40   154s]   inst (top_INST/g4694) with max move: (2685.82, 3145.7) -> (2686.32, 3096.36)
[03/19 14:55:40   154s]   mean    (X+Y) =         4.81 um
[03/19 14:55:40   154s] Total instances flipped for WireLenOpt: 344
[03/19 14:55:40   154s] Total instances moved : 6786
[03/19 14:55:40   154s] Summary Report:
[03/19 14:55:40   154s] Instances move: 6786 (out of 6786 movable)
[03/19 14:55:40   154s] Mean displacement: 4.81 um
[03/19 14:55:40   154s] Max displacement: 49.84 um (Instance: top_INST/g4694) (2685.82, 3145.7) -> (2686.32, 3096.36)
[03/19 14:55:40   154s] 	Length: 9 sites, height: 1 rows, site name: core, cell type: AO222X1
[03/19 14:55:40   154s] Total net length = 1.007e+06 (5.134e+05 4.933e+05) (ext = 4.620e+05)
[03/19 14:55:40   154s] Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1385.3MB
[03/19 14:55:40   154s] [CPU] RefinePlace/total (cpu=0:00:02.1, real=0:00:02.0, mem=1385.3MB) @(0:02:32 - 0:02:34).
[03/19 14:55:40   154s] *** Finished refinePlace (0:02:34 mem=1385.3M) ***
[03/19 14:55:40   155s] Total net length = 1.006e+06 (5.128e+05 4.936e+05) (ext = 4.621e+05)
[03/19 14:55:40   155s] *** End of Placement (cpu=0:01:30, real=0:01:30, mem=1385.3M) ***
[03/19 14:55:40   155s] #spOpts: mergeVia=F 
[03/19 14:55:41   155s] Core basic site is core
[03/19 14:55:41   155s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/19 14:55:41   155s] default core: bins with density >  0.75 =    0 % ( 0 / 4131 )
[03/19 14:55:41   155s] Density distribution unevenness ratio = 34.120%
[03/19 14:55:41   156s] *** Free Virtual Timing Model ...(mem=1385.3M)
[03/19 14:55:41   156s] Starting IO pin assignment...
[03/19 14:55:41   156s] The design is not routed. Using flight-line based method for pin assignment.
[03/19 14:55:42   156s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [3] on the left side of partition [top] from (0.00, 256.81) to (0.00, 317.20) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in0_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:55:42   156s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [5] on the left side of partition [top] from (0.00, 256.81) to (0.00, 317.20) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in0_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:55:42   156s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [3] on the left side of partition [top] from (0.00, 436.76) to (0.00, 497.15) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in3_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:55:42   156s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [5] on the left side of partition [top] from (0.00, 436.76) to (0.00, 497.15) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in3_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:55:42   156s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [3] on the left side of partition [top] from (0.00, 616.71) to (0.00, 677.10) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in6_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:55:42   156s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [5] on the left side of partition [top] from (0.00, 616.71) to (0.00, 677.10) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in6_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:55:42   156s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [3] on the left side of partition [top] from (0.00, 736.88) to (0.00, 797.27) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in8_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:55:42   156s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [5] on the left side of partition [top] from (0.00, 736.88) to (0.00, 797.27) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in8_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:55:42   156s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [3] on the left side of partition [top] from (0.00, 916.83) to (0.00, 977.22) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in11_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:55:42   156s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [5] on the left side of partition [top] from (0.00, 916.83) to (0.00, 977.22) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in11_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:55:42   156s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [3] on the left side of partition [top] from (0.00, 1096.78) to (0.00, 1157.17) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in14_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:55:42   156s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [5] on the left side of partition [top] from (0.00, 1096.78) to (0.00, 1157.17) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in14_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:55:42   156s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [3] on the left side of partition [top] from (0.00, 1276.73) to (0.00, 1337.12) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in17_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:55:42   156s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [5] on the left side of partition [top] from (0.00, 1276.73) to (0.00, 1337.12) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in17_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:55:42   156s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [3] on the left side of partition [top] from (0.00, 1396.90) to (0.00, 1457.29) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in19_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:55:42   156s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [5] on the left side of partition [top] from (0.00, 1396.90) to (0.00, 1457.29) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in19_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:55:42   156s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [3] on the left side of partition [top] from (0.00, 1576.85) to (0.00, 1637.24) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in22_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:55:42   156s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [5] on the left side of partition [top] from (0.00, 1576.85) to (0.00, 1637.24) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in22_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:55:42   156s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [3] on the left side of partition [top] from (0.00, 1756.80) to (0.00, 1817.19) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in25_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:55:42   156s] **WARN: (IMPPTN-1754):	90.00% of possible pin-positions on layer [5] on the left side of partition [top] from (0.00, 1756.80) to (0.00, 1817.19) are blocked due to nearby instance [IOPADS_INST/PAD_instruction_in25_i]. This may affect the quality of pin assignment. Check if the pin-resources need to be freed up for pin-assignment.
[03/19 14:55:42   156s] **WARN: (EMS-27):	Message (IMPPTN-1754) has exceeded the current message display limit of 20.
[03/19 14:55:42   156s] To increase the message display limit, refer to the product command reference manual.
[03/19 14:55:43   157s] Completed IO pin assignment.
[03/19 14:55:43   157s] UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/19 14:55:43   157s] UM:                                                                   final
[03/19 14:55:43   157s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/19 14:55:43   157s] UM:                                                                   global_place
[03/19 14:55:43   157s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/19 14:55:43   157s] Starting congestion repair ...
[03/19 14:55:43   157s] (I)       Reading DB...
[03/19 14:55:43   157s] **WARN: (IMPDB-2078):	Output pin PAD of instance IOPADS_INST/PAD_data_rw_address1_o is connected to ground net data_rw_address[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[03/19 14:55:43   157s] **WARN: (IMPDB-2078):	Output pin PAD of instance IOPADS_INST/PAD_data_rw_address0_o is connected to ground net data_rw_address[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[03/19 14:55:43   157s] (I)       congestionReportName   : 
[03/19 14:55:43   157s] [NR-eagl] buildTerm2TermWires    : 1
[03/19 14:55:43   157s] [NR-eagl] doTrackAssignment      : 1
[03/19 14:55:43   157s] (I)       dumpBookshelfFiles     : 0
[03/19 14:55:43   157s] [NR-eagl] numThreads             : 1
[03/19 14:55:43   157s] [NR-eagl] honorMsvRouteConstraint: false
[03/19 14:55:43   157s] (I)       honorPin               : false
[03/19 14:55:43   157s] (I)       honorPinGuide          : true
[03/19 14:55:43   157s] (I)       honorPartition         : false
[03/19 14:55:43   157s] (I)       allowPartitionCrossover: false
[03/19 14:55:43   157s] (I)       honorSingleEntry       : true
[03/19 14:55:43   157s] (I)       honorSingleEntryStrong : true
[03/19 14:55:43   157s] (I)       handleViaSpacingRule   : false
[03/19 14:55:43   157s] (I)       PDConstraint           : none
[03/19 14:55:43   157s] [NR-eagl] honorClockSpecNDR      : 0
[03/19 14:55:43   157s] (I)       routingEffortLevel     : 3
[03/19 14:55:43   157s] [NR-eagl] minRouteLayer          : 2
[03/19 14:55:43   157s] [NR-eagl] maxRouteLayer          : 2147483647
[03/19 14:55:43   157s] (I)       numRowsPerGCell        : 1
[03/19 14:55:43   157s] (I)       speedUpLargeDesign     : 0
[03/19 14:55:43   157s] (I)       speedUpBlkViolationClean: 0
[03/19 14:55:43   157s] (I)       autoGCellMerging       : 1
[03/19 14:55:43   157s] (I)       multiThreadingTA       : 0
[03/19 14:55:43   157s] (I)       punchThroughDistance   : -1
[03/19 14:55:43   157s] (I)       blockedPinEscape       : 0
[03/19 14:55:43   157s] (I)       blkAwareLayerSwitching : 0
[03/19 14:55:43   157s] (I)       betterClockWireModeling: 0
[03/19 14:55:43   157s] (I)       scenicBound            : 1.15
[03/19 14:55:43   157s] (I)       maxScenicToAvoidBlk    : 100.00
[03/19 14:55:43   157s] (I)       source-to-sink ratio   : 0.00
[03/19 14:55:43   157s] (I)       targetCongestionRatio  : 1.00
[03/19 14:55:43   157s] (I)       layerCongestionRatio   : 0.70
[03/19 14:55:43   157s] (I)       m1CongestionRatio      : 0.10
[03/19 14:55:43   157s] (I)       m2m3CongestionRatio    : 0.70
[03/19 14:55:43   157s] (I)       pinAccessEffort        : 0.10
[03/19 14:55:43   157s] (I)       localRouteEffort       : 1.00
[03/19 14:55:43   157s] (I)       numSitesBlockedByOneVia: 8.00
[03/19 14:55:43   157s] (I)       supplyScaleFactorH     : 1.00
[03/19 14:55:43   157s] (I)       supplyScaleFactorV     : 1.00
[03/19 14:55:43   157s] (I)       highlight3DOverflowFactor: 0.00
[03/19 14:55:43   157s] (I)       skipTrackCommand             : 
[03/19 14:55:43   157s] (I)       readTROption           : true
[03/19 14:55:43   157s] (I)       extraSpacingBothSide   : false
[03/19 14:55:43   157s] [NR-eagl] numTracksPerClockWire  : 0
[03/19 14:55:43   157s] (I)       routeSelectedNetsOnly  : false
[03/19 14:55:43   157s] (I)       before initializing RouteDB syMemory usage = 1385.3 MB
[03/19 14:55:43   157s] (I)       starting read tracks
[03/19 14:55:43   157s] (I)       build grid graph
[03/19 14:55:43   157s] (I)       build grid graph start
[03/19 14:55:43   157s] (I)       build grid graph end
[03/19 14:55:43   157s] [NR-eagl] Layer1 has no routable track
[03/19 14:55:43   157s] [NR-eagl] Layer2 has single uniform track structure
[03/19 14:55:43   157s] [NR-eagl] Layer3 has single uniform track structure
[03/19 14:55:43   157s] [NR-eagl] Layer4 has single uniform track structure
[03/19 14:55:43   157s] [NR-eagl] Layer5 has single uniform track structure
[03/19 14:55:43   157s] [NR-eagl] Layer6 has single uniform track structure
[03/19 14:55:43   157s] (I)       Layer1   numNetMinLayer=7270
[03/19 14:55:43   157s] (I)       Layer2   numNetMinLayer=0
[03/19 14:55:43   157s] (I)       Layer3   numNetMinLayer=0
[03/19 14:55:43   157s] (I)       Layer4   numNetMinLayer=0
[03/19 14:55:43   157s] (I)       Layer5   numNetMinLayer=0
[03/19 14:55:43   157s] (I)       Layer6   numNetMinLayer=0
[03/19 14:55:43   157s] [NR-eagl] numViaLayers=5
[03/19 14:55:43   157s] (I)       end build via table
[03/19 14:55:43   157s] [NR-eagl] numRoutingBlks=0 numInstBlks=22720 numPGBlocks=45297 numBumpBlks=0 numBoundaryFakeBlks=0
[03/19 14:55:43   157s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/19 14:55:43   157s] (I)       num ignored nets =0
[03/19 14:55:43   157s] (I)       readDataFromPlaceDB
[03/19 14:55:43   157s] (I)       Read net information..
[03/19 14:55:43   157s] [NR-eagl] Read numTotalNets=7270  numIgnoredNets=0
[03/19 14:55:43   157s] (I)       Read testcase time = 0.000 seconds
[03/19 14:55:43   157s] 
[03/19 14:55:43   158s] (I)       totalGlobalPin=26609, totalPins=26899
[03/19 14:55:43   158s] (I)       Model blockage into capacity
[03/19 14:55:43   158s] (I)       Read numBlocks=77519  numPreroutedWires=0  numCapScreens=0
[03/19 14:55:44   158s] (I)       blocked area on Layer1 : 0  (0.00%)
[03/19 14:55:44   158s] (I)       blocked area on Layer2 : 4126034047750  (31.01%)
[03/19 14:55:44   158s] (I)       blocked area on Layer3 : 4523594122100  (34.00%)
[03/19 14:55:44   158s] (I)       blocked area on Layer4 : 4242871760500  (31.89%)
[03/19 14:55:44   158s] (I)       blocked area on Layer5 : 4197640566900  (31.55%)
[03/19 14:55:44   158s] (I)       blocked area on Layer6 : 4346469345300  (32.67%)
[03/19 14:55:44   158s] (I)       Modeling time = 0.350 seconds
[03/19 14:55:44   158s] 
[03/19 14:55:44   158s] [NR-eagl] There are 41 clock nets ( 0 with NDR ).
[03/19 14:55:44   158s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1385.3 MB
[03/19 14:55:44   158s] (I)       Layer1  viaCost=200.00
[03/19 14:55:44   158s] (I)       Layer2  viaCost=100.00
[03/19 14:55:44   158s] (I)       Layer3  viaCost=100.00
[03/19 14:55:44   158s] (I)       Layer4  viaCost=100.00
[03/19 14:55:44   158s] (I)       Layer5  viaCost=200.00
[03/19 14:55:44   158s] (I)       ---------------------Grid Graph Info--------------------
[03/19 14:55:44   158s] (I)       routing area        :  (0, 0) - (2974000, 4474000)
[03/19 14:55:44   158s] (I)       core area           :  (270270, 270840) - (2703770, 4199240)
[03/19 14:55:44   158s] (I)       Site Width          :   630  (dbu)
[03/19 14:55:44   158s] (I)       Row Height          :  4880  (dbu)
[03/19 14:55:44   158s] (I)       GCell Width         :  4880  (dbu)
[03/19 14:55:44   158s] (I)       GCell Height        :  4880  (dbu)
[03/19 14:55:44   158s] (I)       grid                :   610   917     6
[03/19 14:55:44   158s] (I)       vertical capacity   :     0  4880     0  4880     0  4880
[03/19 14:55:44   158s] (I)       horizontal capacity :     0     0  4880     0  4880     0
[03/19 14:55:44   158s] (I)       Default wire width  :   230   280   280   280   280   440
[03/19 14:55:44   158s] (I)       Default wire space  :   230   280   280   280   280   460
[03/19 14:55:44   158s] (I)       Default pitch size  :   460   630   610   630   610  1260
[03/19 14:55:44   158s] (I)       First Track Coord   :     0   315   610   315   610   945
[03/19 14:55:44   158s] (I)       Num tracks per GCell:  0.00  7.75  8.00  7.75  8.00  3.87
[03/19 14:55:44   158s] (I)       Total num of tracks :     0  4721  7334  4721  7334  2360
[03/19 14:55:44   158s] (I)       Num of masks        :     1     1     1     1     1     1
[03/19 14:55:44   158s] (I)       --------------------------------------------------------
[03/19 14:55:44   158s] 
[03/19 14:55:44   158s] (I)       After initializing earlyGlobalRoute syMemory usage = 1407.7 MB
[03/19 14:55:44   158s] (I)       Loading and dumping file time : 0.76 seconds
[03/19 14:55:44   158s] (I)       ============= Initialization =============
[03/19 14:55:44   158s] [NR-eagl] EstWL : 237189
[03/19 14:55:44   158s] 
[03/19 14:55:44   158s] (I)       total 2D Cap : 14370955 = (6440833 H, 7930122 V)
[03/19 14:55:44   158s] (I)       botLay=Layer1  topLay=Layer6  numSeg=19345
[03/19 14:55:44   158s] (I)       ============  Phase 1a Route ============
[03/19 14:55:44   158s] (I)       Phase 1a runs 0.07 seconds
[03/19 14:55:44   158s] (I)       blkAvoiding Routing :  time=0.03  numBlkSegs=9
[03/19 14:55:44   158s] [NR-eagl] Usage: 237291 = (99577 H, 137714 V) = (1.55% H, 2.14% V) = (4.859e+05um H, 6.720e+05um V)
[03/19 14:55:44   158s] [NR-eagl] 
[03/19 14:55:44   158s] (I)       ============  Phase 1b Route ============
[03/19 14:55:44   158s] (I)       Phase 1b runs 0.01 seconds
[03/19 14:55:44   158s] [NR-eagl] Usage: 237293 = (99579 H, 137714 V) = (1.55% H, 2.14% V) = (4.859e+05um H, 6.720e+05um V)
[03/19 14:55:44   158s] [NR-eagl] 
[03/19 14:55:44   158s] (I)       ============  Phase 1c Route ============
[03/19 14:55:44   158s] [NR-eagl] earlyGlobalRoute overflow: 0.03% H + 0.00% V
[03/19 14:55:44   158s] 
[03/19 14:55:44   158s] (I)       Level2 Grid: 122 x 184
[03/19 14:55:44   158s] (I)       Phase 1c runs 0.11 seconds
[03/19 14:55:44   158s] [NR-eagl] Usage: 237400 = (99686 H, 137714 V) = (1.55% H, 2.14% V) = (4.865e+05um H, 6.720e+05um V)
[03/19 14:55:44   158s] [NR-eagl] 
[03/19 14:55:44   158s] (I)       ============  Phase 1d Route ============
[03/19 14:55:44   158s] (I)       Phase 1d runs 0.03 seconds
[03/19 14:55:44   158s] [NR-eagl] Usage: 237402 = (99688 H, 137714 V) = (1.55% H, 2.14% V) = (4.865e+05um H, 6.720e+05um V)
[03/19 14:55:44   158s] [NR-eagl] 
[03/19 14:55:44   158s] (I)       ============  Phase 1e Route ============
[03/19 14:55:44   158s] (I)       Phase 1e runs 0.00 seconds
[03/19 14:55:44   158s] [NR-eagl] Usage: 237512 = (99800 H, 137712 V) = (1.55% H, 2.14% V) = (4.870e+05um H, 6.720e+05um V)
[03/19 14:55:44   158s] [NR-eagl] 
[03/19 14:55:44   158s] (I)       [03/19 14:55:44   158s] [NR-eagl] earlyGlobalRoute overflow: 0.02% H + 0.00% V
[03/19 14:55:44   158s] 
============  Phase 1l Route ============
[03/19 14:55:45   159s] (I)       dpBasedLA: time=0.08  totalOF=5746588  totalVia=59257  totalWL=237509  total(Via+WL)=296766 
[03/19 14:55:45   159s] (I)       Total Global Routing Runtime: 0.62 seconds
[03/19 14:55:45   159s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/19 14:55:45   159s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/19 14:55:45   159s] 
[03/19 14:55:45   159s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/19 14:55:45   159s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/19 14:55:45   159s] 
[03/19 14:55:45   159s] ** np local hotspot detection info verbose **
[03/19 14:55:45   159s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/19 14:55:45   159s] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/19 14:55:45   159s] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/19 14:55:45   159s] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[03/19 14:55:45   159s] 
[03/19 14:55:45   159s] describeCongestion: hCong = 0.00 vCong = 0.00
[03/19 14:55:45   159s] Skipped repairing congestion.
[03/19 14:55:45   159s] (I)       ============= track Assignment ============
[03/19 14:55:45   159s] (I)       extract Global 3D Wires
[03/19 14:55:45   159s] (I)       Extract Global WL : time=0.01
[03/19 14:55:45   159s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[03/19 14:55:45   159s] (I)       track assignment initialization runtime=122121 millisecond
[03/19 14:55:45   159s] (I)       #threads=1 for track assignment
[03/19 14:55:45   159s] (I)       track assignment kernel runtime=176026 millisecond
[03/19 14:55:45   159s] (I)       End Greedy Track Assignment
[03/19 14:55:45   159s] [NR-eagl] Layer1(MET1)(F) length: 0.000000e+00um, number of vias: 26835
[03/19 14:55:45   159s] [NR-eagl] Layer2(MET2)(V) length: 3.077948e+05um, number of vias: 36651
[03/19 14:55:45   159s] [NR-eagl] Layer3(MET3)(H) length: 3.006264e+05um, number of vias: 5767
[03/19 14:55:45   159s] [NR-eagl] Layer4(MET4)(V) length: 3.545250e+05um, number of vias: 3019
[03/19 14:55:45   159s] [NR-eagl] Layer5(MET5)(H) length: 1.903367e+05um, number of vias: 165
[03/19 14:55:45   159s] [NR-eagl] Layer6(METTP)(V) length: 1.669570e+04um, number of vias: 0
[03/19 14:55:45   159s] [NR-eagl] Total length: 1.169979e+06um, number of vias: 72437
[03/19 14:55:45   159s] End of congRepair (cpu=0:00:02.1, real=0:00:02.0)
[03/19 14:55:45   159s] *** Finishing place_design default flow ***
[03/19 14:55:45   159s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[03/19 14:55:45   159s] It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
[03/19 14:55:45   159s] ***** Total cpu  0:1:39
[03/19 14:55:45   159s] ***** Total real time  0:1:40
[03/19 14:55:45   159s] **place_design ... cpu = 0: 1:39, real = 0: 1:40, mem = 1261.5M **
[03/19 14:55:45   159s] 
[03/19 14:55:45   159s] *** Summary of all messages that are not suppressed in this session:
[03/19 14:55:45   159s] Severity  ID               Count  Summary                                  
[03/19 14:55:45   159s] WARNING   IMPPTN-1754        116  %.2f%% of possible pin-positions on laye...
[03/19 14:55:45   159s] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/19 14:55:45   159s] WARNING   IMPDB-2078           6  Output pin %s of instance %s is connecte...
[03/19 14:55:45   159s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/19 14:55:45   159s] WARNING   IMPESI-3017        100   %s.                                     
[03/19 14:55:45   159s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[03/19 14:55:45   159s] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[03/19 14:55:45   159s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[03/19 14:55:45   159s] *** Message Summary: 226 warning(s), 2 error(s)
[03/19 14:55:45   159s] 
[03/19 14:55:45   159s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/19 14:55:45   159s] UM:                                                                   final
[03/19 14:55:46   160s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[03/19 14:55:46   160s] UM:        160.22            230                                      place_design
[03/19 14:55:46   160s] [DEV]innovus 4> gui_pan_page 0 -1
[03/19 14:56:19   173s] gui_fit
[03/19 14:56:45   185s] gui_pan_page -1 0
[03/19 14:57:27   203s] gui_pan_page 0 1
[03/19 14:57:28   203s] gui_pan_page 0 1
[03/19 14:57:28   203s] gui_pan_page 0 1
[03/19 14:57:28   203s] gui_pan_page 0 1
[03/19 14:57:28   203s] gui_pan_page 0 1
[03/19 14:57:30   203s] gui_fit
[03/19 14:57:35   205s]  *** Starting Verify Geometry (MEM: 1266.5) ***
[03/19 14:57:35   205s] 
[03/19 14:57:35   205s]   VERIFY GEOMETRY ...... Starting Verification
[03/19 14:57:35   205s]   VERIFY GEOMETRY ...... Initializing
[03/19 14:57:35   205s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/19 14:57:35   205s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/19 14:57:35   205s]                   ...... bin size: 4160
[03/19 14:57:35   205s]   VERIFY GEOMETRY ...... SubArea : 1 of 54
[03/19 14:57:35   205s]   VERIFY GEOMETRY ...... SubArea : 1 of 54
[03/19 14:57:35   205s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:57:35   205s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:57:35   205s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:57:35   205s]   VERIFY GEOMETRY ...... Wiring         :  80 Viols.
[03/19 14:57:35   205s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:57:35   205s]   VERIFY GEOMETRY ...... Wiring         :  80 Viols.
[03/19 14:57:35   205s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:57:35   205s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:57:35   205s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 80 Viols. 0 Wrngs.
[03/19 14:57:35   205s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 80 Viols. 0 Wrngs.
[03/19 14:57:35   205s]   VERIFY GEOMETRY ...... SubArea : 2 of 54
[03/19 14:57:35   205s]   VERIFY GEOMETRY ...... SubArea : 2 of 54
[03/19 14:57:35   205s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:57:35   205s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:57:35   205s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:57:35   205s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:57:35   205s]   VERIFY GEOMETRY ...... Wiring         :  87 Viols.
[03/19 14:57:35   205s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:57:35   205s]   VERIFY GEOMETRY ...... Wiring         :  87 Viols.
[03/19 14:57:35   205s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:57:35   205s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 87 Viols. 0 Wrngs.
[03/19 14:57:35   205s]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 87 Viols. 0 Wrngs.
[03/19 14:57:35   205s]   VERIFY GEOMETRY ...... SubArea : 3 of 54
[03/19 14:57:35   205s]   VERIFY GEOMETRY ...... SubArea : 3 of 54
[03/19 14:57:35   206s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:57:35   206s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:57:35   206s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:57:35   206s]   VERIFY GEOMETRY ...... Wiring         :  150 Viols.
[03/19 14:57:35   206s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:57:35   206s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:57:35   206s]   VERIFY GEOMETRY ...... Wiring         :  150 Viols.
[03/19 14:57:35   206s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:57:35   206s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 150 Viols. 0 Wrngs.
[03/19 14:57:35   206s]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 150 Viols. 0 Wrngs.
[03/19 14:57:35   206s]   VERIFY GEOMETRY ...... SubArea : 4 of 54
[03/19 14:57:35   206s]   VERIFY GEOMETRY ...... SubArea : 4 of 54
[03/19 14:57:35   206s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:57:35   206s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:57:35   206s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:57:35   206s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:57:35   206s]   VERIFY GEOMETRY ...... Wiring         :  123 Viols.
[03/19 14:57:35   206s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:57:35   206s]   VERIFY GEOMETRY ...... Wiring         :  123 Viols.
[03/19 14:57:35   206s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:57:35   206s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 123 Viols. 0 Wrngs.
[03/19 14:57:35   206s]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 123 Viols. 0 Wrngs.
[03/19 14:57:35   206s]   VERIFY GEOMETRY ...... SubArea : 5 of 54
[03/19 14:57:35   206s]   VERIFY GEOMETRY ...... SubArea : 5 of 54
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... Wiring         :  112 Viols.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... Wiring         :  112 Viols.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... Sub-Area : 5 complete 112 Viols. 0 Wrngs.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... Sub-Area : 5 complete 112 Viols. 0 Wrngs.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... SubArea : 6 of 54
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... SubArea : 6 of 54
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... Wiring         :  48 Viols.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... Wiring         :  48 Viols.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... Sub-Area : 6 complete 48 Viols. 0 Wrngs.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... Sub-Area : 6 complete 48 Viols. 0 Wrngs.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... SubArea : 7 of 54
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... SubArea : 7 of 54
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... Wiring         :  73 Viols.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... Wiring         :  73 Viols.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... Sub-Area : 7 complete 73 Viols. 0 Wrngs.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... Sub-Area : 7 complete 73 Viols. 0 Wrngs.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... SubArea : 8 of 54
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... SubArea : 8 of 54
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... Wiring         :  10 Viols.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... Wiring         :  10 Viols.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... Sub-Area : 8 complete 10 Viols. 0 Wrngs.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... Sub-Area : 8 complete 10 Viols. 0 Wrngs.
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... SubArea : 9 of 54
[03/19 14:57:36   206s]   VERIFY GEOMETRY ...... SubArea : 9 of 54
[03/19 14:57:36   207s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:57:36   207s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:57:36   207s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:57:36   207s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:57:36   207s]   VERIFY GEOMETRY ...... Wiring         :  20 Viols.
[03/19 14:57:36   207s]   VERIFY GEOMETRY ...... Wiring         :  20 Viols.
[03/19 14:57:36   207s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:57:36   207s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:57:36   207s]   VERIFY GEOMETRY ...... Sub-Area : 9 complete 20 Viols. 0 Wrngs.
[03/19 14:57:36   207s]   VERIFY GEOMETRY ...... Sub-Area : 9 complete 20 Viols. 0 Wrngs.
[03/19 14:57:36   207s]   VERIFY GEOMETRY ...... SubArea : 10 of 54
[03/19 14:57:36   207s]   VERIFY GEOMETRY ...... SubArea : 10 of 54
[03/19 14:57:36   207s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:57:36   207s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:57:36   207s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:57:36   207s]   VERIFY GEOMETRY ...... Wiring         :  94 Viols.
[03/19 14:57:36   207s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:57:36   207s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:57:36   207s]   VERIFY GEOMETRY ...... Wiring         :  94 Viols.
[03/19 14:57:36   207s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:57:36   207s]   VERIFY GEOMETRY ...... Sub-Area : 10 complete 94 Viols. 0 Wrngs.
[03/19 14:57:36   207s]   VERIFY GEOMETRY ...... Sub-Area : 10 complete 94 Viols. 0 Wrngs.
[03/19 14:57:36   207s]   VERIFY GEOMETRY ...... SubArea : 11 of 54
[03/19 14:57:36   207s]   VERIFY GEOMETRY ...... SubArea : 11 of 54
[03/19 14:57:37   207s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:57:37   207s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:57:37   207s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:57:37   207s]   VERIFY GEOMETRY ...... Wiring         :  80 Viols.
[03/19 14:57:37   207s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:57:37   207s]   VERIFY GEOMETRY ...... Wiring         :  80 Viols.
[03/19 14:57:37   207s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:57:37   207s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:57:37   207s]   VERIFY GEOMETRY ...... Sub-Area : 11 complete 80 Viols. 0 Wrngs.
[03/19 14:57:37   207s]   VERIFY GEOMETRY ...... Sub-Area : 11 complete 80 Viols. 0 Wrngs.
[03/19 14:57:37   207s]   VERIFY GEOMETRY ...... SubArea : 12 of 54
[03/19 14:57:37   207s]   VERIFY GEOMETRY ...... SubArea : 12 of 54
[03/19 14:57:37   207s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:57:37   207s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:57:37   207s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:57:37   207s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:57:37   207s]   VERIFY GEOMETRY ...... Wiring         :  74 Viols.
[03/19 14:57:37   207s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:57:37   207s]   VERIFY GEOMETRY ...... Wiring         :  74 Viols.
[03/19 14:57:37   207s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/19 14:57:37   207s]   VERIFY GEOMETRY ...... Sub-Area : 12 complete 74 Viols. 0 Wrngs.
[03/19 14:57:37   207s]   VERIFY GEOMETRY ...... Sub-Area : 12 complete 74 Viols. 0 Wrngs.
[03/19 14:57:37   207s]   VERIFY GEOMETRY ...... SubArea : 13 of 54
[03/19 14:57:37   207s]   VERIFY GEOMETRY ...... SubArea : 13 of 54
[03/19 14:57:37   207s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:57:37   207s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:57:37   207s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/19 14:57:37   207s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/19 14:57:37   207s] **WARN: (IMPVFG-103):	VERIFY GEOMETRY issue this message when number of violations exceeds the Error Limit or with insufficient memory and disk space. Change the limit to higher number or make sure the disk space before running VERIFY GEOMETRY.Number of violations exceeds the Error Limit [1000]
[03/19 14:57:37   207s] VG: elapsed time: 2.00
[03/19 14:57:37   207s] Begin Summary ...
[03/19 14:57:37   207s]   Cells       : 0
[03/19 14:57:37   207s]   SameNet     : 0
[03/19 14:57:37   207s]   Wiring      : 505
[03/19 14:57:37   207s]   Antenna     : 0
[03/19 14:57:37   207s]   Short       : 495
[03/19 14:57:37   207s]   Overlap     : 0
[03/19 14:57:37   207s] End Summary
[03/19 14:57:37   207s] 
[03/19 14:57:37   207s]   Verification Complete : 1000 Viols.  0 Wrngs.
[03/19 14:57:37   207s] 
[03/19 14:57:37   207s] **********End: VERIFY GEOMETRY**********
[03/19 14:57:37   207s]  *** verify geometry (CPU: 0:00:02.2  MEM: 73.1M)
[03/19 14:57:37   207s] 
[03/19 14:58:04   220s] check_drc
[03/19 14:58:04   220s]  *** Starting Verify DRC (MEM: 1339.6) ***
[03/19 14:58:04   220s] 
[03/19 14:58:05   220s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SP does not have antenna diff area.
[03/19 14:58:05   220s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8SMP does not have antenna diff area.
[03/19 14:58:05   220s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT8P does not have antenna diff area.
[03/19 14:58:05   220s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SP does not have antenna diff area.
[03/19 14:58:05   220s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4SMP does not have antenna diff area.
[03/19 14:58:05   220s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT4P does not have antenna diff area.
[03/19 14:58:05   220s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2SP does not have antenna diff area.
[03/19 14:58:05   220s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT2P does not have antenna diff area.
[03/19 14:58:05   220s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SP does not have antenna diff area.
[03/19 14:58:05   220s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24SMP does not have antenna diff area.
[03/19 14:58:05   220s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT24P does not have antenna diff area.
[03/19 14:58:05   220s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT1P does not have antenna diff area.
[03/19 14:58:05   220s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SP does not have antenna diff area.
[03/19 14:58:05   220s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16SMP does not have antenna diff area.
[03/19 14:58:05   220s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BT16P does not have antenna diff area.
[03/19 14:58:05   220s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SP does not have antenna diff area.
[03/19 14:58:05   220s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8SMP does not have antenna diff area.
[03/19 14:58:05   220s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD8P does not have antenna diff area.
[03/19 14:58:05   220s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SP does not have antenna diff area.
[03/19 14:58:05   220s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4SMP does not have antenna diff area.
[03/19 14:58:05   220s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD4P does not have antenna diff area.
[03/19 14:58:05   220s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD2SP does not have antenna diff area.
[03/19 14:58:05   220s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD2P does not have antenna diff area.
[03/19 14:58:05   220s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD24SP does not have antenna diff area.
[03/19 14:58:05   220s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD24SMP does not have antenna diff area.
[03/19 14:58:05   220s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD24P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD1P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD16SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD16SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOTGD16P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT8SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT8SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT8P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT4SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT4SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT4P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT2SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT2P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT24SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT24SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT24P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT1P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT16SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT16SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOT16P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD8SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD8SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD8P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD4SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD4SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD4P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD2SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD2P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD24SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD24SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD24P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD1P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD16SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD16SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOSGD16P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS8SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS8SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS8P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS4SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS4SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS4P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS2SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS2P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS24SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS24SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS24P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS1P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS16SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS16SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOS16P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD8SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD8SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD8P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD4SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD4SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD4P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD2SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD2P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD24SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD24SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD24P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD1P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD16SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD16SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOLGD16P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL8SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL8SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL8P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL4SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL4SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL4P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL2SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL2P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL24SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL24SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL24P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL1P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL16SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL16SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOL16P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD8SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD8SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD8P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD4SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD4SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD4P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD2SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD2P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD24SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD24SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD24P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD1P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD16SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD16SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCGD16P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA8SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA8SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA8P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA4SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA4SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA4P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA2SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA2P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA24SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA24SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA24P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA1P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA16SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA16SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOCA16P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC8SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC8SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC8P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC4SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC4SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC4P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC2SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC2P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC24SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC24SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC24P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC1P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC16SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC16SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BOC16P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD8SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD8SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD8P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD4SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD4SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD4P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD2SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD2P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD24SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD24SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD24P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD1P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD16SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD16SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BD16P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD8SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD8SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD8P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD4SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD4SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD4P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD2SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD2P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD24SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD24SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD24P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD1P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD16SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD16SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTUD16P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD8SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD8SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD8P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD4SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD4SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD4P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD2SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD2P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD24SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD24SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD24P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD1P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD16SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD16SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBTHD16P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT8SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT8SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT8P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT4SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT4SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT4P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT2SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT2P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT24SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT24SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT24P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT1P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT16SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT16SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBT16P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD8SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD8SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD8P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD4SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD4SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD4P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD2SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD2P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD24SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD24SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD24P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD1P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD16SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD16SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSUD16P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD8SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD8SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD8P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD4SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD4SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD4P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD2SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD2P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD24SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD24SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD24P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD1P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD16SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD16SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBSHD16P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS8SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS8SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS8P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS4SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS4SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS4P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS2SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS2P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS24SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS24SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS24P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS1P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS16SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS16SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBS16P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD8SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD8SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD8P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD4SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD4SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD4P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD2SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD2P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD24SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD24SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD24P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD1P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD16SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD16SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLUD16P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD8SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD8SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD8P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD4SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD4SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD4P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD2SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD2P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD24SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD24SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD24P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD1P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD16SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD16SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBLHD16P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL8SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL8SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL8P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL4SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL4SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL4P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL2SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL2P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL24SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL24SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL24P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL1P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL16SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL16SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBL16P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD8SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD8SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD8P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD4SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD4SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD4P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD2SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD2P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD24SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD24SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD24P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD1P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD16SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD16SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCUD16P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD8SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD8SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD8P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD4SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD4SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD4P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD2SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD2P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD24SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD24SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD24P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD1P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD16SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD16SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCHD16P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA8SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA8SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA8P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA4SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA4SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA4P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA2SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA2P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA24SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA24SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA24P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA1P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA16SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA16SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBCA16P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC8SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC8SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC8P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC4SP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC4SMP does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC4P does not have antenna diff area.
[03/19 14:58:05   221s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC2SP does not have antenna diff area.
[03/19 14:58:05   222s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC2P does not have antenna diff area.
[03/19 14:58:05   222s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC24SP does not have antenna diff area.
[03/19 14:58:05   222s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC24SMP does not have antenna diff area.
[03/19 14:58:05   222s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC24P does not have antenna diff area.
[03/19 14:58:05   222s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC1P does not have antenna diff area.
[03/19 14:58:05   222s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC16SP does not have antenna diff area.
[03/19 14:58:05   222s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC16SMP does not have antenna diff area.
[03/19 14:58:05   222s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW BBC16P does not have antenna diff area.
[03/19 14:58:05   222s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW APR00P does not have antenna diff area.
[03/19 14:58:05   222s] #WARNING (NRDB-728) PIN PAD in CELL_VIEW APR00DP does not have antenna diff area.
[03/19 14:58:07   223s]   VERIFY DRC ...... Starting Verification
[03/19 14:58:07   223s]   VERIFY DRC ...... Initializing
[03/19 14:58:07   223s]   VERIFY DRC ...... Deleting Existing Violations
[03/19 14:58:07   223s]   VERIFY DRC ...... Creating Sub-Areas
[03/19 14:58:07   223s]   VERIFY DRC ...... Using new threading
[03/19 14:58:07   223s]   VERIFY DRC ...... Sub-Area : 1 of 70
[03/19 14:58:07   223s]   VERIFY DRC ...... Sub-Area : 1 complete 35 Viols.
[03/19 14:58:07   223s]   VERIFY DRC ...... Sub-Area : 2 of 70
[03/19 14:58:07   223s]   VERIFY DRC ...... Sub-Area : 2 complete 39 Viols.
[03/19 14:58:07   223s]   VERIFY DRC ...... Sub-Area : 3 of 70
[03/19 14:58:07   223s]   VERIFY DRC ...... Sub-Area : 3 complete 79 Viols.
[03/19 14:58:07   223s]   VERIFY DRC ...... Sub-Area : 4 of 70
[03/19 14:58:07   223s]   VERIFY DRC ...... Sub-Area : 4 complete 54 Viols.
[03/19 14:58:07   223s]   VERIFY DRC ...... Sub-Area : 5 of 70
[03/19 14:58:07   223s]   VERIFY DRC ...... Sub-Area : 5 complete 89 Viols.
[03/19 14:58:07   223s]   VERIFY DRC ...... Sub-Area : 6 of 70
[03/19 14:58:07   224s]   VERIFY DRC ...... Sub-Area : 6 complete 47 Viols.
[03/19 14:58:07   224s]   VERIFY DRC ...... Sub-Area : 7 of 70
[03/19 14:58:08   224s]   VERIFY DRC ...... Sub-Area : 7 complete 13 Viols.
[03/19 14:58:08   224s]   VERIFY DRC ...... Sub-Area : 8 of 70
[03/19 14:58:08   224s]   VERIFY DRC ...... Sub-Area : 8 complete 50 Viols.
[03/19 14:58:08   224s]   VERIFY DRC ...... Sub-Area : 9 of 70
[03/19 14:58:08   224s]   VERIFY DRC ...... Sub-Area : 9 complete 8 Viols.
[03/19 14:58:08   224s]   VERIFY DRC ...... Sub-Area : 10 of 70
[03/19 14:58:08   224s]   VERIFY DRC ...... Sub-Area : 10 complete 15 Viols.
[03/19 14:58:08   224s]   VERIFY DRC ...... Sub-Area : 11 of 70
[03/19 14:58:08   224s]   VERIFY DRC ...... Sub-Area : 11 complete 41 Viols.
[03/19 14:58:08   224s]   VERIFY DRC ...... Sub-Area : 12 of 70
[03/19 14:58:08   224s]   VERIFY DRC ...... Sub-Area : 12 complete 64 Viols.
[03/19 14:58:08   224s]   VERIFY DRC ...... Sub-Area : 13 of 70
[03/19 14:58:08   225s]   VERIFY DRC ...... Sub-Area : 13 complete 64 Viols.
[03/19 14:58:08   225s]   VERIFY DRC ...... Sub-Area : 14 of 70
[03/19 14:58:08   225s]   VERIFY DRC ...... Sub-Area : 14 complete 59 Viols.
[03/19 14:58:08   225s]   VERIFY DRC ...... Sub-Area : 15 of 70
[03/19 14:58:09   225s]   VERIFY DRC ...... Sub-Area : 15 complete 42 Viols.
[03/19 14:58:09   225s]   VERIFY DRC ...... Sub-Area : 16 of 70
[03/19 14:58:09   225s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[03/19 14:58:09   225s]   VERIFY DRC ...... Sub-Area : 17 of 70
[03/19 14:58:09   225s]   VERIFY DRC ...... Sub-Area : 17 complete 4 Viols.
[03/19 14:58:09   225s]   VERIFY DRC ...... Sub-Area : 18 of 70
[03/19 14:58:09   225s]   VERIFY DRC ...... Sub-Area : 18 complete 24 Viols.
[03/19 14:58:09   225s]   VERIFY DRC ...... Sub-Area : 19 of 70
[03/19 14:58:09   225s]   VERIFY DRC ...... Sub-Area : 19 complete 56 Viols.
[03/19 14:58:09   225s]   VERIFY DRC ...... Sub-Area : 20 of 70
[03/19 14:58:09   225s]   VERIFY DRC ...... Sub-Area : 20 complete 56 Viols.
[03/19 14:58:09   225s]   VERIFY DRC ...... Sub-Area : 21 of 70
[03/19 14:58:09   226s]   VERIFY DRC ...... Sub-Area : 21 complete 50 Viols.
[03/19 14:58:09   226s]   VERIFY DRC ...... Sub-Area : 22 of 70
[03/19 14:58:10   226s]   VERIFY DRC ...... Sub-Area : 22 complete 53 Viols.
[03/19 14:58:10   226s]   VERIFY DRC ...... Sub-Area : 23 of 70
[03/19 14:58:10   226s]   VERIFY DRC ...... Sub-Area : 23 complete 31 Viols.
[03/19 14:58:10   226s]   VERIFY DRC ...... Sub-Area : 24 of 70
[03/19 14:58:10   226s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[03/19 14:58:10   226s] 
[03/19 14:58:10   226s]   Verification Complete : 1000 Viols.
[03/19 14:58:10   226s] 
[03/19 14:58:10   226s]  *** End Verify DRC (CPU: 0:00:03.3  ELAPSED TIME: 3.00  MEM: 67.7M) ***
[03/19 14:58:10   226s] 
[03/19 14:58:14   227s] gui_pan_page -1 0
[03/19 14:58:15   228s] gui_pan_page -1 0
[03/19 14:58:15   228s] gui_pan_page 1 0
[03/19 14:58:16   228s] gui_pan_page 0 1
[03/19 14:58:32   235s] gui_fit
[03/19 15:00:01   248s] 
[03/19 15:00:01   248s] *** Memory Usage v#1 (Current mem = 1338.812M, initial mem = 170.848M) ***
[03/19 15:00:01   248s] 
[03/19 15:00:01   248s] *** Summary of all messages that are not suppressed in this session:
[03/19 15:00:01   248s] Severity  ID               Count  Summary                                  
[03/19 15:00:01   248s] WARNING   IMPLF-200          434  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/19 15:00:01   248s] WARNING   IMPLF-201          362  Pin '%s' in macro '%s' has no ANTENNADIF...
[03/19 15:00:01   248s] WARNING   IMPFP-710            1  File version %s is too old.              
[03/19 15:00:01   248s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[03/19 15:00:01   248s] WARNING   IMPFP-3961           1  The techSite '%s' has no related cells i...
[03/19 15:00:01   248s] WARNING   IMPPTN-1754        116  %.2f%% of possible pin-positions on laye...
[03/19 15:00:01   248s] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/19 15:00:01   248s] WARNING   IMPTS-282           30  Cell '%s' is not a level shifter cell bu...
[03/19 15:00:01   248s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[03/19 15:00:01   248s] WARNING   IMPVL-209            1  In Verilog file '%s', check line %d near...
[03/19 15:00:01   248s] WARNING   IMPVL-159         1620  Pin '%s' of cell '%s' is defined in LEF ...
[03/19 15:00:01   248s] WARNING   IMPVL-361            1  Number of nets (%d) more than bus (%s) p...
[03/19 15:00:01   248s] WARNING   IMPDB-2078           8  Output pin %s of instance %s is connecte...
[03/19 15:00:01   248s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/19 15:00:01   248s] WARNING   IMPESI-3017        100   %s.                                     
[03/19 15:00:01   248s] WARNING   IMPVFG-1103          1  VERIFY DRC did not complete:             
[03/19 15:00:01   248s] WARNING   IMPVFG-103           1  VERIFY GEOMETRY issue this message when ...
[03/19 15:00:01   248s] WARNING   IMPPP-531           25  ViaGen Warning: %s rule violation, no vi...
[03/19 15:00:01   248s] WARNING   IMPPP-4022           4  Option "-%s" is obsolete and has been re...
[03/19 15:00:01   248s] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[03/19 15:00:01   248s] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[03/19 15:00:01   248s] WARNING   IMPSP-5134           2  Setting %s to %0.3f (microns) as a multi...
[03/19 15:00:01   248s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[03/19 15:00:01   248s] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[03/19 15:00:01   248s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[03/19 15:00:01   248s] *** Message Summary: 2717 warning(s), 2 error(s)
[03/19 15:00:01   248s] 
[03/19 15:00:01   248s] --- Ending "Innovus" (totcpu=0:04:08, real=0:08:05, mem=1338.8M) ---
