INFO: [VRFC 10-163] Analyzing VHDL file "D:/vlsi-projekat/project_4.srcs/sim_1/new/final_uart_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'final_uart_tb'
