{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739701833228 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739701833228 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 16 16:00:33 2025 " "Processing started: Sun Feb 16 16:00:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739701833228 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739701833228 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CV_test01 -c CV_test01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CV_test01 -c CV_test01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739701833228 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1739701833470 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1739701833470 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_rx.sv(16) " "Verilog HDL information at uart_rx.sv(16): always construct contains both blocking and non-blocking assignments" {  } { { "uart_rx.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/uart_rx.sv" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1739701838571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/uart_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739701838571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739701838571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/uart_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739701838572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739701838572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_edge_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_edge_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_edge_detection " "Found entity 1: uart_edge_detection" {  } { { "uart_edge_detection.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/uart_edge_detection.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739701838573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739701838573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_echo.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_echo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_echo " "Found entity 1: uart_echo" {  } { { "uart_echo.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/uart_echo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739701838574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739701838574 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bin_conv_uart.sv(67) " "Verilog HDL information at bin_conv_uart.sv(67): always construct contains both blocking and non-blocking assignments" {  } { { "bin_conv_uart.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/bin_conv_uart.sv" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1739701838576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_conv_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin_conv_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin_conv_uart " "Found entity 1: bin_conv_uart" {  } { { "bin_conv_uart.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/bin_conv_uart.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739701838576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739701838576 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bin_conv_uart bin_conv_uart.sv(33) " "Verilog HDL Parameter Declaration warning at bin_conv_uart.sv(33): Parameter Declaration in module \"bin_conv_uart\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bin_conv_uart.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/bin_conv_uart.sv" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1739701838577 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bin_conv_uart bin_conv_uart.sv(38) " "Verilog HDL Parameter Declaration warning at bin_conv_uart.sv(38): Parameter Declaration in module \"bin_conv_uart\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bin_conv_uart.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/bin_conv_uart.sv" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1739701838577 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bin_conv_uart bin_conv_uart.sv(39) " "Verilog HDL Parameter Declaration warning at bin_conv_uart.sv(39): Parameter Declaration in module \"bin_conv_uart\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bin_conv_uart.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/bin_conv_uart.sv" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1739701838577 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bin_conv_uart bin_conv_uart.sv(40) " "Verilog HDL Parameter Declaration warning at bin_conv_uart.sv(40): Parameter Declaration in module \"bin_conv_uart\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bin_conv_uart.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/bin_conv_uart.sv" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1739701838577 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bin_conv_uart " "Elaborating entity \"bin_conv_uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1739701838609 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "conv_result bin_conv_uart.sv(14) " "Verilog HDL or VHDL warning at bin_conv_uart.sv(14): object \"conv_result\" assigned a value but never read" {  } { { "bin_conv_uart.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/bin_conv_uart.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1739701838612 "|bin_conv_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bin_conv_uart.sv(85) " "Verilog HDL assignment warning at bin_conv_uart.sv(85): truncated value with size 32 to match size of target (10)" {  } { { "bin_conv_uart.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/bin_conv_uart.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739701838700 "|bin_conv_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin_conv_uart.sv(122) " "Verilog HDL assignment warning at bin_conv_uart.sv(122): truncated value with size 32 to match size of target (4)" {  } { { "bin_conv_uart.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/bin_conv_uart.sv" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739701838715 "|bin_conv_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin_conv_uart.sv(125) " "Verilog HDL assignment warning at bin_conv_uart.sv(125): truncated value with size 32 to match size of target (4)" {  } { { "bin_conv_uart.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/bin_conv_uart.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739701838715 "|bin_conv_uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_receiver " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_receiver\"" {  } { { "bin_conv_uart.sv" "uart_receiver" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/bin_conv_uart.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739701838786 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_rx.sv(26) " "Verilog HDL assignment warning at uart_rx.sv(26): truncated value with size 32 to match size of target (12)" {  } { { "uart_rx.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/uart_rx.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739701838787 "|bin_conv_uart|uart_rx:uart_receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_rx.sv(31) " "Verilog HDL assignment warning at uart_rx.sv(31): truncated value with size 32 to match size of target (12)" {  } { { "uart_rx.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/uart_rx.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739701838787 "|bin_conv_uart|uart_rx:uart_receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(34) " "Verilog HDL assignment warning at uart_rx.sv(34): truncated value with size 32 to match size of target (4)" {  } { { "uart_rx.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/uart_rx.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739701838787 "|bin_conv_uart|uart_rx:uart_receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_rx.sv(42) " "Verilog HDL assignment warning at uart_rx.sv(42): truncated value with size 32 to match size of target (12)" {  } { { "uart_rx.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/uart_rx.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739701838787 "|bin_conv_uart|uart_rx:uart_receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:uart_transmitter " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:uart_transmitter\"" {  } { { "bin_conv_uart.sv" "uart_transmitter" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/bin_conv_uart.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739701838788 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_tx.sv(26) " "Verilog HDL assignment warning at uart_tx.sv(26): truncated value with size 32 to match size of target (12)" {  } { { "uart_tx.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/uart_tx.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739701838788 "|bin_conv_uart|uart_tx:uart_transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_tx.sv(31) " "Verilog HDL assignment warning at uart_tx.sv(31): truncated value with size 32 to match size of target (12)" {  } { { "uart_tx.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/uart_tx.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739701838788 "|bin_conv_uart|uart_tx:uart_transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.sv(34) " "Verilog HDL assignment warning at uart_tx.sv(34): truncated value with size 32 to match size of target (4)" {  } { { "uart_tx.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/uart_tx.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739701838788 "|bin_conv_uart|uart_tx:uart_transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 uart_tx.sv(40) " "Verilog HDL assignment warning at uart_tx.sv(40): truncated value with size 32 to match size of target (12)" {  } { { "uart_tx.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/uart_tx.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739701838788 "|bin_conv_uart|uart_tx:uart_transmitter"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart_tx.sv" "" { Text "E:/Data_Files/Educational/Computer Vision/FPFA Codes/uart_tx.sv" 10 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1739701838993 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1739701838993 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1739701839058 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Data_Files/Educational/Computer Vision/FPFA Codes/output_files/CV_test01.map.smsg " "Generated suppressed messages file E:/Data_Files/Educational/Computer Vision/FPFA Codes/output_files/CV_test01.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739701839246 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1739701839291 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739701839291 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "129 " "Implemented 129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1739701839309 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1739701839309 ""} { "Info" "ICUT_CUT_TM_LCELLS" "117 " "Implemented 117 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1739701839309 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1739701839309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739701839316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 16 16:00:39 2025 " "Processing ended: Sun Feb 16 16:00:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739701839316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739701839316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739701839316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739701839316 ""}
