Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Mar 14 21:02:05 2025
| Host         : ASUS-TUF-A15 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         22          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
LUTAR-1    Warning           LUT drives async reset alert                        1           
TIMING-18  Warning           Missing input or output delay                       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (66)
5. checking no_input_delay (5)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: design_1_i/game_clock_0/U0/clk_state_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (66)
-------------------------------------------------
 There are 66 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.155        0.000                      0                  251        0.147        0.000                      0                  251        3.000        0.000                       0                   228  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out100_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clk_out125_design_1_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         
  clk_out25_design_1_clk_wiz_0_0   {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                           7.845        0.000                       0                     1  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out100_design_1_clk_wiz_0_0        6.155        0.000                      0                   25        0.317        0.000                      0                   25        4.500        0.000                       0                    27  
  clk_out125_design_1_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                    10  
  clk_out25_design_1_clk_wiz_0_0        25.940        0.000                      0                  226        0.147        0.000                      0                  226       19.020        0.000                       0                   186  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                                                                                             
(none)                           clk_out125_design_1_clk_wiz_0_0                                   
(none)                           clkfbout_design_1_clk_wiz_0_0                                     
(none)                                                            clk_out100_design_1_clk_wiz_0_0  
(none)                                                            clk_out25_design_1_clk_wiz_0_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out100_design_1_clk_wiz_0_0
  To Clock:  clk_out100_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.317ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.155ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 1.273ns (33.366%)  route 2.542ns (66.634%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 11.572 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.747     1.750    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.478     2.228 f  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.857     3.085    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.323     3.408 r  design_1_i/game_clock_0/U0/clk_state_i_8/O
                         net (fo=1, routed)           0.802     4.210    design_1_i/game_clock_0/U0/clk_state_i_8_n_0
    SLICE_X38Y16         LUT6 (Prop_lut6_I5_O)        0.348     4.558 r  design_1_i/game_clock_0/U0/clk_state_i_2/O
                         net (fo=24, routed)          0.883     5.441    design_1_i/game_clock_0/U0/clk_state_i_2_n_0
    SLICE_X38Y15         LUT2 (Prop_lut2_I0_O)        0.124     5.565 r  design_1_i/game_clock_0/U0/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     5.565    design_1_i/game_clock_0/U0/counter_0[6]
    SLICE_X38Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.569    11.572    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[6]/C
                         clock pessimism              0.142    11.714    
                         clock uncertainty           -0.074    11.640    
    SLICE_X38Y15         FDCE (Setup_fdce_C_D)        0.081    11.721    design_1_i/game_clock_0/U0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         11.721    
                         arrival time                          -5.565    
  -------------------------------------------------------------------
                         slack                                  6.155    

Slack (MET) :             6.164ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 1.301ns (33.851%)  route 2.542ns (66.149%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 11.572 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.747     1.750    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.478     2.228 f  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.857     3.085    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.323     3.408 r  design_1_i/game_clock_0/U0/clk_state_i_8/O
                         net (fo=1, routed)           0.802     4.210    design_1_i/game_clock_0/U0/clk_state_i_8_n_0
    SLICE_X38Y16         LUT6 (Prop_lut6_I5_O)        0.348     4.558 r  design_1_i/game_clock_0/U0/clk_state_i_2/O
                         net (fo=24, routed)          0.883     5.441    design_1_i/game_clock_0/U0/clk_state_i_2_n_0
    SLICE_X38Y15         LUT2 (Prop_lut2_I0_O)        0.152     5.593 r  design_1_i/game_clock_0/U0/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     5.593    design_1_i/game_clock_0/U0/counter_0[7]
    SLICE_X38Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.569    11.572    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[7]/C
                         clock pessimism              0.142    11.714    
                         clock uncertainty           -0.074    11.640    
    SLICE_X38Y15         FDCE (Setup_fdce_C_D)        0.118    11.758    design_1_i/game_clock_0/U0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         11.758    
                         arrival time                          -5.593    
  -------------------------------------------------------------------
                         slack                                  6.164    

Slack (MET) :             6.221ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 2.331ns (61.626%)  route 1.452ns (38.374%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.747     1.750    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.478     2.228 r  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.637     2.865    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     3.692 r  design_1_i/game_clock_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.692    design_1_i/game_clock_0/U0/counter0_carry_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.806 r  design_1_i/game_clock_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.806    design_1_i/game_clock_0/U0/counter0_carry__0_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.920 r  design_1_i/game_clock_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.920    design_1_i/game_clock_0/U0/counter0_carry__1_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.034 r  design_1_i/game_clock_0/U0/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.034    design_1_i/game_clock_0/U0/counter0_carry__2_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.148 r  design_1_i/game_clock_0/U0/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.148    design_1_i/game_clock_0/U0/counter0_carry__3_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.387 r  design_1_i/game_clock_0/U0/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.815     5.202    design_1_i/game_clock_0/U0/data0[23]
    SLICE_X38Y18         LUT2 (Prop_lut2_I1_O)        0.331     5.533 r  design_1_i/game_clock_0/U0/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     5.533    design_1_i/game_clock_0/U0/counter_0[23]
    SLICE_X38Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.565    11.568    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[23]/C
                         clock pessimism              0.142    11.710    
                         clock uncertainty           -0.074    11.636    
    SLICE_X38Y18         FDCE (Setup_fdce_C_D)        0.118    11.754    design_1_i/game_clock_0/U0/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         11.754    
                         arrival time                          -5.533    
  -------------------------------------------------------------------
                         slack                                  6.221    

Slack (MET) :             6.233ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 2.310ns (61.261%)  route 1.461ns (38.739%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.747     1.750    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.478     2.228 r  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.637     2.865    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     3.692 r  design_1_i/game_clock_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.692    design_1_i/game_clock_0/U0/counter0_carry_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.806 r  design_1_i/game_clock_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.806    design_1_i/game_clock_0/U0/counter0_carry__0_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.920 r  design_1_i/game_clock_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.920    design_1_i/game_clock_0/U0/counter0_carry__1_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.034 r  design_1_i/game_clock_0/U0/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.034    design_1_i/game_clock_0/U0/counter0_carry__2_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.148 r  design_1_i/game_clock_0/U0/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.148    design_1_i/game_clock_0/U0/counter0_carry__3_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.370 r  design_1_i/game_clock_0/U0/counter0_carry__4/O[0]
                         net (fo=1, routed)           0.824     5.194    design_1_i/game_clock_0/U0/data0[21]
    SLICE_X38Y18         LUT2 (Prop_lut2_I1_O)        0.327     5.521 r  design_1_i/game_clock_0/U0/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     5.521    design_1_i/game_clock_0/U0/counter_0[21]
    SLICE_X38Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.565    11.568    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[21]/C
                         clock pessimism              0.142    11.710    
                         clock uncertainty           -0.074    11.636    
    SLICE_X38Y18         FDCE (Setup_fdce_C_D)        0.118    11.754    design_1_i/game_clock_0/U0/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         11.754    
                         arrival time                          -5.521    
  -------------------------------------------------------------------
                         slack                                  6.233    

Slack (MET) :             6.235ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.728ns  (logic 2.284ns (61.268%)  route 1.444ns (38.732%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.747     1.750    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.478     2.228 r  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.637     2.865    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X39Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     3.692 r  design_1_i/game_clock_0/U0/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.692    design_1_i/game_clock_0/U0/counter0_carry_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.806 r  design_1_i/game_clock_0/U0/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.806    design_1_i/game_clock_0/U0/counter0_carry__0_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.920 r  design_1_i/game_clock_0/U0/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.920    design_1_i/game_clock_0/U0/counter0_carry__1_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.034 r  design_1_i/game_clock_0/U0/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.034    design_1_i/game_clock_0/U0/counter0_carry__2_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.368 r  design_1_i/game_clock_0/U0/counter0_carry__3/O[1]
                         net (fo=1, routed)           0.807     5.175    design_1_i/game_clock_0/U0/data0[18]
    SLICE_X38Y18         LUT2 (Prop_lut2_I1_O)        0.303     5.478 r  design_1_i/game_clock_0/U0/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     5.478    design_1_i/game_clock_0/U0/counter_0[18]
    SLICE_X38Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.565    11.568    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[18]/C
                         clock pessimism              0.142    11.710    
                         clock uncertainty           -0.074    11.636    
    SLICE_X38Y18         FDCE (Setup_fdce_C_D)        0.077    11.713    design_1_i/game_clock_0/U0/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         11.713    
                         arrival time                          -5.478    
  -------------------------------------------------------------------
                         slack                                  6.235    

Slack (MET) :             6.266ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 1.299ns (34.760%)  route 2.438ns (65.240%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 11.568 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.747     1.750    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.478     2.228 f  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.857     3.085    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.323     3.408 r  design_1_i/game_clock_0/U0/clk_state_i_8/O
                         net (fo=1, routed)           0.802     4.210    design_1_i/game_clock_0/U0/clk_state_i_8_n_0
    SLICE_X38Y16         LUT6 (Prop_lut6_I5_O)        0.348     4.558 r  design_1_i/game_clock_0/U0/clk_state_i_2/O
                         net (fo=24, routed)          0.779     5.337    design_1_i/game_clock_0/U0/clk_state_i_2_n_0
    SLICE_X38Y18         LUT2 (Prop_lut2_I0_O)        0.150     5.487 r  design_1_i/game_clock_0/U0/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     5.487    design_1_i/game_clock_0/U0/counter_0[19]
    SLICE_X38Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.565    11.568    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[19]/C
                         clock pessimism              0.142    11.710    
                         clock uncertainty           -0.074    11.636    
    SLICE_X38Y18         FDCE (Setup_fdce_C_D)        0.118    11.754    design_1_i/game_clock_0/U0/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         11.754    
                         arrival time                          -5.487    
  -------------------------------------------------------------------
                         slack                                  6.266    

Slack (MET) :             6.332ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 1.273ns (35.001%)  route 2.364ns (64.999%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.747     1.750    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.478     2.228 f  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.857     3.085    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.323     3.408 r  design_1_i/game_clock_0/U0/clk_state_i_8/O
                         net (fo=1, routed)           0.802     4.210    design_1_i/game_clock_0/U0/clk_state_i_8_n_0
    SLICE_X38Y16         LUT6 (Prop_lut6_I5_O)        0.348     4.558 r  design_1_i/game_clock_0/U0/clk_state_i_2/O
                         net (fo=24, routed)          0.705     5.263    design_1_i/game_clock_0/U0/clk_state_i_2_n_0
    SLICE_X38Y17         LUT2 (Prop_lut2_I0_O)        0.124     5.387 r  design_1_i/game_clock_0/U0/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     5.387    design_1_i/game_clock_0/U0/counter_0[16]
    SLICE_X38Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.567    11.570    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[16]/C
                         clock pessimism              0.142    11.712    
                         clock uncertainty           -0.074    11.638    
    SLICE_X38Y17         FDCE (Setup_fdce_C_D)        0.081    11.719    design_1_i/game_clock_0/U0/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -5.387    
  -------------------------------------------------------------------
                         slack                                  6.332    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 1.299ns (35.462%)  route 2.364ns (64.538%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.747     1.750    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.478     2.228 f  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.857     3.085    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.323     3.408 r  design_1_i/game_clock_0/U0/clk_state_i_8/O
                         net (fo=1, routed)           0.802     4.210    design_1_i/game_clock_0/U0/clk_state_i_8_n_0
    SLICE_X38Y16         LUT6 (Prop_lut6_I5_O)        0.348     4.558 r  design_1_i/game_clock_0/U0/clk_state_i_2/O
                         net (fo=24, routed)          0.705     5.263    design_1_i/game_clock_0/U0/clk_state_i_2_n_0
    SLICE_X38Y17         LUT2 (Prop_lut2_I0_O)        0.150     5.413 r  design_1_i/game_clock_0/U0/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     5.413    design_1_i/game_clock_0/U0/counter_0[17]
    SLICE_X38Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.567    11.570    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[17]/C
                         clock pessimism              0.142    11.712    
                         clock uncertainty           -0.074    11.638    
    SLICE_X38Y17         FDCE (Setup_fdce_C_D)        0.118    11.756    design_1_i/game_clock_0/U0/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         11.756    
                         arrival time                          -5.413    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 1.273ns (35.153%)  route 2.348ns (64.847%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 11.570 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.747     1.750    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.478     2.228 f  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.857     3.085    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.323     3.408 r  design_1_i/game_clock_0/U0/clk_state_i_8/O
                         net (fo=1, routed)           0.802     4.210    design_1_i/game_clock_0/U0/clk_state_i_8_n_0
    SLICE_X38Y16         LUT6 (Prop_lut6_I5_O)        0.348     4.558 r  design_1_i/game_clock_0/U0/clk_state_i_2/O
                         net (fo=24, routed)          0.689     5.247    design_1_i/game_clock_0/U0/clk_state_i_2_n_0
    SLICE_X38Y17         LUT2 (Prop_lut2_I0_O)        0.124     5.371 r  design_1_i/game_clock_0/U0/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     5.371    design_1_i/game_clock_0/U0/counter_0[14]
    SLICE_X38Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.567    11.570    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[14]/C
                         clock pessimism              0.142    11.712    
                         clock uncertainty           -0.074    11.638    
    SLICE_X38Y17         FDCE (Setup_fdce_C_D)        0.077    11.715    design_1_i/game_clock_0/U0/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         11.715    
                         arrival time                          -5.371    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.346ns  (required time - arrival time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@10.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 1.273ns (35.162%)  route 2.347ns (64.838%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 11.572 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.747     1.750    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.478     2.228 f  design_1_i/game_clock_0/U0/counter_reg[1]/Q
                         net (fo=2, routed)           0.857     3.085    design_1_i/game_clock_0/U0/counter[1]
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.323     3.408 r  design_1_i/game_clock_0/U0/clk_state_i_8/O
                         net (fo=1, routed)           0.802     4.210    design_1_i/game_clock_0/U0/clk_state_i_8_n_0
    SLICE_X38Y16         LUT6 (Prop_lut6_I5_O)        0.348     4.558 r  design_1_i/game_clock_0/U0/clk_state_i_2/O
                         net (fo=24, routed)          0.688     5.246    design_1_i/game_clock_0/U0/clk_state_i_2_n_0
    SLICE_X38Y15         LUT2 (Prop_lut2_I0_O)        0.124     5.370 r  design_1_i/game_clock_0/U0/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     5.370    design_1_i/game_clock_0/U0/counter_0[4]
    SLICE_X38Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    11.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     8.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.569    11.572    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[4]/C
                         clock pessimism              0.142    11.714    
                         clock uncertainty           -0.074    11.640    
    SLICE_X38Y15         FDCE (Setup_fdce_C_D)        0.077    11.717    design_1_i/game_clock_0/U0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         11.717    
                         arrival time                          -5.370    
  -------------------------------------------------------------------
                         slack                                  6.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_1_i/game_clock_0/U0/clk_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/clk_state_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.209ns (47.877%)  route 0.228ns (52.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.586     0.588    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y14         FDCE                                         r  design_1_i/game_clock_0/U0/clk_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.164     0.752 r  design_1_i/game_clock_0/U0/clk_state_reg/Q
                         net (fo=23, routed)          0.228     0.979    design_1_i/game_clock_0/U0/clk_10hz
    SLICE_X38Y14         LUT2 (Prop_lut2_I1_O)        0.045     1.024 r  design_1_i/game_clock_0/U0/clk_state_i_1/O
                         net (fo=1, routed)           0.000     1.024    design_1_i/game_clock_0/U0/clk_state_i_1_n_0
    SLICE_X38Y14         FDCE                                         r  design_1_i/game_clock_0/U0/clk_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.854     0.856    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y14         FDCE                                         r  design_1_i/game_clock_0/U0/clk_state_reg/C
                         clock pessimism             -0.268     0.588    
    SLICE_X38Y14         FDCE (Hold_fdce_C_D)         0.120     0.708    design_1_i/game_clock_0/U0/clk_state_reg
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.516%)  route 0.369ns (66.484%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.586     0.588    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X39Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDCE (Prop_fdce_C_Q)         0.141     0.729 f  design_1_i/game_clock_0/U0/counter_reg[0]/Q
                         net (fo=3, routed)           0.150     0.879    design_1_i/game_clock_0/U0/counter[0]
    SLICE_X38Y14         LUT1 (Prop_lut1_I0_O)        0.045     0.924 r  design_1_i/game_clock_0/U0/counter[0]_i_1/O
                         net (fo=1, routed)           0.219     1.143    design_1_i/game_clock_0/U0/counter_0[0]
    SLICE_X39Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.854     0.856    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X39Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[0]/C
                         clock pessimism             -0.268     0.588    
    SLICE_X39Y14         FDCE (Hold_fdce_C_D)         0.061     0.649    design_1_i/game_clock_0/U0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.381ns (59.052%)  route 0.264ns (40.949%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.583     0.585    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDCE (Prop_fdce_C_Q)         0.164     0.749 r  design_1_i/game_clock_0/U0/counter_reg[22]/Q
                         net (fo=2, routed)           0.117     0.866    design_1_i/game_clock_0/U0/counter[22]
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.976 r  design_1_i/game_clock_0/U0/counter0_carry__4/O[1]
                         net (fo=1, routed)           0.147     1.123    design_1_i/game_clock_0/U0/data0[22]
    SLICE_X38Y18         LUT2 (Prop_lut2_I1_O)        0.107     1.230 r  design_1_i/game_clock_0/U0/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     1.230    design_1_i/game_clock_0/U0/counter_0[22]
    SLICE_X38Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.850     0.852    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[22]/C
                         clock pessimism             -0.267     0.585    
    SLICE_X38Y18         FDCE (Hold_fdce_C_D)         0.121     0.706    design_1_i/game_clock_0/U0/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.382ns (57.082%)  route 0.287ns (42.918%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.583     0.585    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDCE (Prop_fdce_C_Q)         0.164     0.749 r  design_1_i/game_clock_0/U0/counter_reg[20]/Q
                         net (fo=2, routed)           0.063     0.812    design_1_i/game_clock_0/U0/counter[20]
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.920 r  design_1_i/game_clock_0/U0/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.224     1.144    design_1_i/game_clock_0/U0/data0[20]
    SLICE_X38Y18         LUT2 (Prop_lut2_I1_O)        0.110     1.254 r  design_1_i/game_clock_0/U0/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     1.254    design_1_i/game_clock_0/U0/counter_0[20]
    SLICE_X38Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.850     0.852    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[20]/C
                         clock pessimism             -0.267     0.585    
    SLICE_X38Y18         FDCE (Hold_fdce_C_D)         0.121     0.706    design_1_i/game_clock_0/U0/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.382ns (57.082%)  route 0.287ns (42.918%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.584     0.586    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDCE (Prop_fdce_C_Q)         0.164     0.750 r  design_1_i/game_clock_0/U0/counter_reg[16]/Q
                         net (fo=2, routed)           0.063     0.813    design_1_i/game_clock_0/U0/counter[16]
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.921 r  design_1_i/game_clock_0/U0/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.224     1.145    design_1_i/game_clock_0/U0/data0[16]
    SLICE_X38Y17         LUT2 (Prop_lut2_I1_O)        0.110     1.255 r  design_1_i/game_clock_0/U0/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     1.255    design_1_i/game_clock_0/U0/counter_0[16]
    SLICE_X38Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.851     0.853    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[16]/C
                         clock pessimism             -0.267     0.586    
    SLICE_X38Y17         FDCE (Hold_fdce_C_D)         0.121     0.707    design_1_i/game_clock_0/U0/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.382ns (56.977%)  route 0.288ns (43.023%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.585     0.587    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y16         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDCE (Prop_fdce_C_Q)         0.164     0.751 r  design_1_i/game_clock_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.064     0.815    design_1_i/game_clock_0/U0/counter[12]
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.923 r  design_1_i/game_clock_0/U0/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.224     1.147    design_1_i/game_clock_0/U0/data0[12]
    SLICE_X38Y16         LUT2 (Prop_lut2_I1_O)        0.110     1.257 r  design_1_i/game_clock_0/U0/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     1.257    design_1_i/game_clock_0/U0/counter_0[12]
    SLICE_X38Y16         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.852     0.854    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y16         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[12]/C
                         clock pessimism             -0.267     0.587    
    SLICE_X38Y16         FDCE (Hold_fdce_C_D)         0.121     0.708    design_1_i/game_clock_0/U0/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.419ns (59.085%)  route 0.290ns (40.915%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.586     0.588    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.148     0.736 r  design_1_i/game_clock_0/U0/counter_reg[7]/Q
                         net (fo=2, routed)           0.124     0.860    design_1_i/game_clock_0/U0/counter[7]
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.165     1.025 r  design_1_i/game_clock_0/U0/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.166     1.191    design_1_i/game_clock_0/U0/data0[7]
    SLICE_X38Y15         LUT2 (Prop_lut2_I1_O)        0.106     1.297 r  design_1_i/game_clock_0/U0/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.297    design_1_i/game_clock_0/U0/counter_0[7]
    SLICE_X38Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.853     0.855    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[7]/C
                         clock pessimism             -0.267     0.588    
    SLICE_X38Y15         FDCE (Hold_fdce_C_D)         0.131     0.719    design_1_i/game_clock_0/U0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.418ns (58.796%)  route 0.293ns (41.204%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.585     0.587    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y16         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDCE (Prop_fdce_C_Q)         0.148     0.735 r  design_1_i/game_clock_0/U0/counter_reg[11]/Q
                         net (fo=2, routed)           0.127     0.861    design_1_i/game_clock_0/U0/counter[11]
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.164     1.025 r  design_1_i/game_clock_0/U0/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.166     1.192    design_1_i/game_clock_0/U0/data0[11]
    SLICE_X38Y16         LUT2 (Prop_lut2_I1_O)        0.106     1.298 r  design_1_i/game_clock_0/U0/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     1.298    design_1_i/game_clock_0/U0/counter_0[11]
    SLICE_X38Y16         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.852     0.854    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y16         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[11]/C
                         clock pessimism             -0.267     0.587    
    SLICE_X38Y16         FDCE (Hold_fdce_C_D)         0.131     0.718    design_1_i/game_clock_0/U0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.418ns (58.796%)  route 0.293ns (41.204%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.584     0.586    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDCE (Prop_fdce_C_Q)         0.148     0.734 r  design_1_i/game_clock_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.127     0.860    design_1_i/game_clock_0/U0/counter[15]
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.164     1.024 r  design_1_i/game_clock_0/U0/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.166     1.191    design_1_i/game_clock_0/U0/data0[15]
    SLICE_X38Y17         LUT2 (Prop_lut2_I1_O)        0.106     1.297 r  design_1_i/game_clock_0/U0/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     1.297    design_1_i/game_clock_0/U0/counter_0[15]
    SLICE_X38Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.851     0.853    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[15]/C
                         clock pessimism             -0.267     0.586    
    SLICE_X38Y17         FDCE (Hold_fdce_C_D)         0.131     0.717    design_1_i/game_clock_0/U0/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 design_1_i/game_clock_0/U0/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/game_clock_0/U0/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out100_design_1_clk_wiz_0_0 rise@0.000ns - clk_out100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.495ns (68.351%)  route 0.229ns (31.649%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.584     0.586    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDCE (Prop_fdce_C_Q)         0.164     0.750 r  design_1_i/game_clock_0/U0/counter_reg[16]/Q
                         net (fo=2, routed)           0.063     0.813    design_1_i/game_clock_0/U0/counter[16]
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     0.973 r  design_1_i/game_clock_0/U0/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.973    design_1_i/game_clock_0/U0/counter0_carry__2_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.038 r  design_1_i/game_clock_0/U0/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.166     1.204    design_1_i/game_clock_0/U0/data0[19]
    SLICE_X38Y18         LUT2 (Prop_lut2_I1_O)        0.106     1.310 r  design_1_i/game_clock_0/U0/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     1.310    design_1_i/game_clock_0/U0/counter_0[19]
    SLICE_X38Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.850     0.852    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[19]/C
                         clock pessimism             -0.253     0.599    
    SLICE_X38Y18         FDCE (Hold_fdce_C_D)         0.131     0.730    design_1_i/game_clock_0/U0/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.580    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out100_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    design_1_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X38Y14     design_1_i/game_clock_0/U0/clk_state_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X39Y14     design_1_i/game_clock_0/U0/counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X38Y16     design_1_i/game_clock_0/U0/counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X38Y16     design_1_i/game_clock_0/U0/counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X38Y16     design_1_i/game_clock_0/U0/counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X38Y16     design_1_i/game_clock_0/U0/counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X38Y17     design_1_i/game_clock_0/U0/counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X38Y17     design_1_i/game_clock_0/U0/counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y14     design_1_i/game_clock_0/U0/clk_state_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y14     design_1_i/game_clock_0/U0/clk_state_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y14     design_1_i/game_clock_0/U0/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y14     design_1_i/game_clock_0/U0/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y16     design_1_i/game_clock_0/U0/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y16     design_1_i/game_clock_0/U0/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y16     design_1_i/game_clock_0/U0/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y16     design_1_i/game_clock_0/U0/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y16     design_1_i/game_clock_0/U0/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y16     design_1_i/game_clock_0/U0/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y14     design_1_i/game_clock_0/U0/clk_state_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y14     design_1_i/game_clock_0/U0/clk_state_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y14     design_1_i/game_clock_0/U0/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y14     design_1_i/game_clock_0/U0/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y16     design_1_i/game_clock_0/U0/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y16     design_1_i/game_clock_0/U0/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y16     design_1_i/game_clock_0/U0/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y16     design_1_i/game_clock_0/U0/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y16     design_1_i/game_clock_0/U0/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y16     design_1_i/game_clock_0/U0/counter_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out125_design_1_clk_wiz_0_0
  To Clock:  clk_out125_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out125_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y8      design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y7      design_1_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y26     design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y25     design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y4      design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y3      design_1_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y24     design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y23     design_1_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out25_design_1_clk_wiz_0_0
  To Clock:  clk_out25_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       25.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.940ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.129ns  (logic 8.254ns (58.417%)  route 5.875ns (41.583%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 41.575 - 40.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.672     1.675    design_1_i/vga_controller_0/U0/clk
    SLICE_X32Y10         FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.518     2.193 r  design_1_i/vga_controller_0/U0/h_count_reg[6]/Q
                         net (fo=12, routed)          1.284     3.477    design_1_i/vga_controller_0/U0/h_count_reg[6]
    SLICE_X31Y7          LUT2 (Prop_lut2_I0_O)        0.124     3.601 r  design_1_i/vga_controller_0/U0/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.601    design_1_i/vga_controller_0/U0/i__carry__0_i_2__3_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.999 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.999    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.238 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.898     5.136    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.214     9.350 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.352    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.870 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    12.015    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y7          LUT2 (Prop_lut2_I0_O)        0.124    12.139 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.139    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.652 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.652    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.769 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.769    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.926 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.801    13.727    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y10         LUT4 (Prop_lut4_I2_O)        0.332    14.059 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.745    15.804    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[7]
    SLICE_X42Y12         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.572    41.575    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y12         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.105    41.680    
                         clock uncertainty           -0.095    41.585    
    SLICE_X42Y12         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    41.744    design_1_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         41.744    
                         arrival time                         -15.804    
  -------------------------------------------------------------------
                         slack                                 25.940    

Slack (MET) :             25.940ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.940ns  (logic 8.254ns (59.210%)  route 5.686ns (40.790%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 41.575 - 40.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.672     1.675    design_1_i/vga_controller_0/U0/clk
    SLICE_X32Y10         FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.518     2.193 r  design_1_i/vga_controller_0/U0/h_count_reg[6]/Q
                         net (fo=12, routed)          1.284     3.477    design_1_i/vga_controller_0/U0/h_count_reg[6]
    SLICE_X31Y7          LUT2 (Prop_lut2_I0_O)        0.124     3.601 r  design_1_i/vga_controller_0/U0/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.601    design_1_i/vga_controller_0/U0/i__carry__0_i_2__3_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.999 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.999    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.238 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.898     5.136    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.214     9.350 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.352    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.870 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    12.015    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y7          LUT2 (Prop_lut2_I0_O)        0.124    12.139 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.139    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.652 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.652    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.769 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.769    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.926 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.801    13.727    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y10         LUT4 (Prop_lut4_I2_O)        0.332    14.059 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.556    15.615    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[5]
    SLICE_X42Y12         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.572    41.575    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y12         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
                         clock pessimism              0.105    41.680    
                         clock uncertainty           -0.095    41.585    
    SLICE_X42Y12         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    41.555    design_1_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i
  -------------------------------------------------------------------
                         required time                         41.555    
                         arrival time                         -15.615    
  -------------------------------------------------------------------
                         slack                                 25.940    

Slack (MET) :             25.951ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.721ns  (logic 8.282ns (60.359%)  route 5.439ns (39.641%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 41.578 - 40.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.672     1.675    design_1_i/vga_controller_0/U0/clk
    SLICE_X32Y10         FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.518     2.193 r  design_1_i/vga_controller_0/U0/h_count_reg[6]/Q
                         net (fo=12, routed)          1.284     3.477    design_1_i/vga_controller_0/U0/h_count_reg[6]
    SLICE_X31Y7          LUT2 (Prop_lut2_I0_O)        0.124     3.601 r  design_1_i/vga_controller_0/U0/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.601    design_1_i/vga_controller_0/U0/i__carry__0_i_2__3_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.999 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.999    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.238 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.898     5.136    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.214     9.350 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.352    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.870 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    12.015    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y7          LUT2 (Prop_lut2_I0_O)        0.124    12.139 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.139    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.652 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.652    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.769 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.769    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.926 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.801    13.727    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y10         LUT4 (Prop_lut4_I3_O)        0.360    14.087 r  design_1_i/vga_controller_0/U0/green[0]_INST_0/O
                         net (fo=8, routed)           1.309    15.396    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[11]
    SLICE_X42Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.575    41.578    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/CLK
                         clock pessimism              0.105    41.683    
                         clock uncertainty           -0.095    41.588    
    SLICE_X42Y7          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.241    41.347    design_1_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i
  -------------------------------------------------------------------
                         required time                         41.347    
                         arrival time                         -15.396    
  -------------------------------------------------------------------
                         slack                                 25.951    

Slack (MET) :             26.014ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.649ns  (logic 8.282ns (60.677%)  route 5.367ns (39.323%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 41.577 - 40.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.672     1.675    design_1_i/vga_controller_0/U0/clk
    SLICE_X32Y10         FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.518     2.193 r  design_1_i/vga_controller_0/U0/h_count_reg[6]/Q
                         net (fo=12, routed)          1.284     3.477    design_1_i/vga_controller_0/U0/h_count_reg[6]
    SLICE_X31Y7          LUT2 (Prop_lut2_I0_O)        0.124     3.601 r  design_1_i/vga_controller_0/U0/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.601    design_1_i/vga_controller_0/U0/i__carry__0_i_2__3_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.999 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.999    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.238 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.898     5.136    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.214     9.350 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.352    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.870 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    12.015    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y7          LUT2 (Prop_lut2_I0_O)        0.124    12.139 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.139    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.652 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.652    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.769 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.769    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.926 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.801    13.727    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y10         LUT4 (Prop_lut4_I3_O)        0.360    14.087 r  design_1_i/vga_controller_0/U0/green[0]_INST_0/O
                         net (fo=8, routed)           1.237    15.324    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[16]
    SLICE_X38Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.574    41.577    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X38Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.105    41.682    
                         clock uncertainty           -0.095    41.587    
    SLICE_X38Y8          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.249    41.338    design_1_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         41.338    
                         arrival time                         -15.324    
  -------------------------------------------------------------------
                         slack                                 26.014    

Slack (MET) :             26.079ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.816ns  (logic 8.254ns (59.742%)  route 5.562ns (40.258%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 41.578 - 40.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.672     1.675    design_1_i/vga_controller_0/U0/clk
    SLICE_X32Y10         FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.518     2.193 r  design_1_i/vga_controller_0/U0/h_count_reg[6]/Q
                         net (fo=12, routed)          1.284     3.477    design_1_i/vga_controller_0/U0/h_count_reg[6]
    SLICE_X31Y7          LUT2 (Prop_lut2_I0_O)        0.124     3.601 r  design_1_i/vga_controller_0/U0/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.601    design_1_i/vga_controller_0/U0/i__carry__0_i_2__3_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.999 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.999    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.238 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.898     5.136    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.214     9.350 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.352    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.870 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    12.015    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y7          LUT2 (Prop_lut2_I0_O)        0.124    12.139 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.139    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.652 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.652    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.769 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.769    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.926 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.801    13.727    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y10         LUT4 (Prop_lut4_I2_O)        0.332    14.059 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.432    15.491    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[10]
    SLICE_X42Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.575    41.578    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.105    41.683    
                         clock uncertainty           -0.095    41.588    
    SLICE_X42Y7          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    41.570    design_1_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         41.570    
                         arrival time                         -15.491    
  -------------------------------------------------------------------
                         slack                                 26.079    

Slack (MET) :             26.132ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.740ns  (logic 8.254ns (60.074%)  route 5.486ns (39.926%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 41.575 - 40.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.672     1.675    design_1_i/vga_controller_0/U0/clk
    SLICE_X32Y10         FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.518     2.193 r  design_1_i/vga_controller_0/U0/h_count_reg[6]/Q
                         net (fo=12, routed)          1.284     3.477    design_1_i/vga_controller_0/U0/h_count_reg[6]
    SLICE_X31Y7          LUT2 (Prop_lut2_I0_O)        0.124     3.601 r  design_1_i/vga_controller_0/U0/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.601    design_1_i/vga_controller_0/U0/i__carry__0_i_2__3_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.999 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.999    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.238 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.898     5.136    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.214     9.350 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.352    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.870 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    12.015    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y7          LUT2 (Prop_lut2_I0_O)        0.124    12.139 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.139    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.652 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.652    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.769 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.769    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.926 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.801    13.727    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y10         LUT4 (Prop_lut4_I2_O)        0.332    14.059 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.356    15.415    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[3]
    SLICE_X42Y12         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.572    41.575    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y12         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
                         clock pessimism              0.105    41.680    
                         clock uncertainty           -0.095    41.585    
    SLICE_X42Y12         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    41.546    design_1_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i
  -------------------------------------------------------------------
                         required time                         41.546    
                         arrival time                         -15.415    
  -------------------------------------------------------------------
                         slack                                 26.132    

Slack (MET) :             26.149ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.721ns  (logic 8.282ns (60.359%)  route 5.439ns (39.641%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 41.578 - 40.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.672     1.675    design_1_i/vga_controller_0/U0/clk
    SLICE_X32Y10         FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.518     2.193 r  design_1_i/vga_controller_0/U0/h_count_reg[6]/Q
                         net (fo=12, routed)          1.284     3.477    design_1_i/vga_controller_0/U0/h_count_reg[6]
    SLICE_X31Y7          LUT2 (Prop_lut2_I0_O)        0.124     3.601 r  design_1_i/vga_controller_0/U0/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.601    design_1_i/vga_controller_0/U0/i__carry__0_i_2__3_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.999 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.999    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.238 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.898     5.136    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.214     9.350 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.352    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.870 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    12.015    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y7          LUT2 (Prop_lut2_I0_O)        0.124    12.139 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.139    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.652 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.652    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.769 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.769    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.926 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.801    13.727    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y10         LUT4 (Prop_lut4_I3_O)        0.360    14.087 r  design_1_i/vga_controller_0/U0/green[0]_INST_0/O
                         net (fo=8, routed)           1.309    15.396    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[15]
    SLICE_X42Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.575    41.578    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.105    41.683    
                         clock uncertainty           -0.095    41.588    
    SLICE_X42Y7          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.043    41.545    design_1_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                         41.545    
                         arrival time                         -15.396    
  -------------------------------------------------------------------
                         slack                                 26.149    

Slack (MET) :             26.152ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.740ns  (logic 8.254ns (60.074%)  route 5.486ns (39.926%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 41.575 - 40.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.672     1.675    design_1_i/vga_controller_0/U0/clk
    SLICE_X32Y10         FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.518     2.193 r  design_1_i/vga_controller_0/U0/h_count_reg[6]/Q
                         net (fo=12, routed)          1.284     3.477    design_1_i/vga_controller_0/U0/h_count_reg[6]
    SLICE_X31Y7          LUT2 (Prop_lut2_I0_O)        0.124     3.601 r  design_1_i/vga_controller_0/U0/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.601    design_1_i/vga_controller_0/U0/i__carry__0_i_2__3_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.999 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.999    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.238 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.898     5.136    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.214     9.350 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.352    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.870 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    12.015    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y7          LUT2 (Prop_lut2_I0_O)        0.124    12.139 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.139    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.652 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.652    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.769 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.769    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.926 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.801    13.727    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y10         LUT4 (Prop_lut4_I2_O)        0.332    14.059 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.356    15.415    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[6]
    SLICE_X42Y12         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.572    41.575    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y12         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
                         clock pessimism              0.105    41.680    
                         clock uncertainty           -0.095    41.585    
    SLICE_X42Y12         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    41.566    design_1_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i
  -------------------------------------------------------------------
                         required time                         41.566    
                         arrival time                         -15.415    
  -------------------------------------------------------------------
                         slack                                 26.152    

Slack (MET) :             26.161ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.521ns  (logic 8.282ns (61.255%)  route 5.239ns (38.745%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 41.578 - 40.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.672     1.675    design_1_i/vga_controller_0/U0/clk
    SLICE_X32Y10         FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.518     2.193 r  design_1_i/vga_controller_0/U0/h_count_reg[6]/Q
                         net (fo=12, routed)          1.284     3.477    design_1_i/vga_controller_0/U0/h_count_reg[6]
    SLICE_X31Y7          LUT2 (Prop_lut2_I0_O)        0.124     3.601 r  design_1_i/vga_controller_0/U0/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.601    design_1_i/vga_controller_0/U0/i__carry__0_i_2__3_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.999 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.999    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.238 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.898     5.136    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.214     9.350 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.352    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.870 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    12.015    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y7          LUT2 (Prop_lut2_I0_O)        0.124    12.139 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.139    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.652 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.652    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.769 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.769    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.926 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.801    13.727    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y10         LUT4 (Prop_lut4_I3_O)        0.360    14.087 r  design_1_i/vga_controller_0/U0/green[0]_INST_0/O
                         net (fo=8, routed)           1.109    15.196    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[13]
    SLICE_X42Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.575    41.578    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i/CLK
                         clock pessimism              0.105    41.683    
                         clock uncertainty           -0.095    41.588    
    SLICE_X42Y7          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.232    41.356    design_1_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i
  -------------------------------------------------------------------
                         required time                         41.356    
                         arrival time                         -15.196    
  -------------------------------------------------------------------
                         slack                                 26.161    

Slack (MET) :             26.198ns  (required time - arrival time)
  Source:                 design_1_i/vga_controller_0/U0/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@40.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.460ns  (logic 8.282ns (61.531%)  route 5.178ns (38.469%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 41.577 - 40.000 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.672     1.675    design_1_i/vga_controller_0/U0/clk
    SLICE_X32Y10         FDRE                                         r  design_1_i/vga_controller_0/U0/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.518     2.193 r  design_1_i/vga_controller_0/U0/h_count_reg[6]/Q
                         net (fo=12, routed)          1.284     3.477    design_1_i/vga_controller_0/U0/h_count_reg[6]
    SLICE_X31Y7          LUT2 (Prop_lut2_I0_O)        0.124     3.601 r  design_1_i/vga_controller_0/U0/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.601    design_1_i/vga_controller_0/U0/i__carry__0_i_2__3_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.999 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.999    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.238 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.898     5.136    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.214     9.350 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.352    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.870 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    12.015    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y7          LUT2 (Prop_lut2_I0_O)        0.124    12.139 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.139    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.652 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.652    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.769 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.769    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.926 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.801    13.727    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y10         LUT4 (Prop_lut4_I3_O)        0.360    14.087 r  design_1_i/vga_controller_0/U0/green[0]_INST_0/O
                         net (fo=8, routed)           1.048    15.135    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[17]
    SLICE_X38Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490    41.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.313 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.912    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.574    41.577    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X38Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.105    41.682    
                         clock uncertainty           -0.095    41.587    
    SLICE_X38Y8          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.254    41.333    design_1_i/hdmi_tx_0/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                         41.333    
                         arrival time                         -15.135    
  -------------------------------------------------------------------
                         slack                                 26.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/inst/encg/n1d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.592     0.594    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y6          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encg/n1d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  design_1_i/hdmi_tx_0/inst/encg/n1d_reg[3]/Q
                         net (fo=4, routed)           0.065     0.799    design_1_i/hdmi_tx_0/inst/encg/n1d[3]
    SLICE_X41Y6          LUT6 (Prop_lut6_I3_O)        0.045     0.844 r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.844    design_1_i/hdmi_tx_0/inst/encg/q_m_1
    SLICE_X41Y6          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.861     0.863    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y6          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism             -0.256     0.607    
    SLICE_X41Y6          FDRE (Hold_fdre_C_D)         0.091     0.698    design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/encg/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.194%)  route 0.104ns (35.806%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.592     0.594    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y5          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[7]/Q
                         net (fo=1, routed)           0.104     0.838    design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg_n_0_[7]
    SLICE_X42Y5          LUT5 (Prop_lut5_I1_O)        0.045     0.883 r  design_1_i/hdmi_tx_0/inst/encg/dout[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.883    design_1_i/hdmi_tx_0/inst/encg/dout[7]_i_1__0_n_0
    SLICE_X42Y5          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.861     0.863    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y5          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/dout_reg[7]/C
                         clock pessimism             -0.253     0.610    
    SLICE_X42Y5          FDCE (Hold_fdce_C_D)         0.121     0.731    design_1_i/hdmi_tx_0/inst/encg/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/inst/encb/c0_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/encb/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.711%)  route 0.120ns (39.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.590     0.592    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y11         FDRE                                         r  design_1_i/hdmi_tx_0/inst/encb/c0_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  design_1_i/hdmi_tx_0/inst/encb/c0_reg_reg/Q
                         net (fo=10, routed)          0.120     0.853    design_1_i/hdmi_tx_0/inst/encb/c0_reg
    SLICE_X42Y10         LUT6 (Prop_lut6_I5_O)        0.045     0.898 r  design_1_i/hdmi_tx_0/inst/encb/dout[5]_i_1/O
                         net (fo=1, routed)           0.000     0.898    design_1_i/hdmi_tx_0/inst/encb/dout[5]
    SLICE_X42Y10         FDCE                                         r  design_1_i/hdmi_tx_0/inst/encb/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.859     0.861    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y10         FDCE                                         r  design_1_i/hdmi_tx_0/inst/encb/dout_reg[5]/C
                         clock pessimism             -0.253     0.608    
    SLICE_X42Y10         FDCE (Hold_fdce_C_D)         0.121     0.729    design_1_i/hdmi_tx_0/inst/encb/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/encg/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.592     0.594    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X41Y5          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.130     0.865    design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg_n_0_[0]
    SLICE_X42Y4          LUT5 (Prop_lut5_I1_O)        0.045     0.910 r  design_1_i/hdmi_tx_0/inst/encg/dout[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.910    design_1_i/hdmi_tx_0/inst/encg/dout[0]_i_1__0_n_0
    SLICE_X42Y4          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.861     0.863    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y4          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/dout_reg[0]/C
                         clock pessimism             -0.253     0.610    
    SLICE_X42Y4          FDCE (Hold_fdce_C_D)         0.120     0.730    design_1_i/hdmi_tx_0/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/encb/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.266%)  route 0.108ns (36.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.590     0.592    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X40Y10         FDRE                                         r  design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.108     0.841    design_1_i/hdmi_tx_0/inst/encb/q_m_reg[6]
    SLICE_X41Y9          LUT6 (Prop_lut6_I5_O)        0.045     0.886 r  design_1_i/hdmi_tx_0/inst/encb/dout[6]_i_1/O
                         net (fo=1, routed)           0.000     0.886    design_1_i/hdmi_tx_0/inst/encb/dout[6]
    SLICE_X41Y9          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encb/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.860     0.862    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X41Y9          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encb/dout_reg[6]/C
                         clock pessimism             -0.253     0.609    
    SLICE_X41Y9          FDCE (Hold_fdce_C_D)         0.092     0.701    design_1_i/hdmi_tx_0/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/inst/encr/q_m_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/encr/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.661%)  route 0.106ns (36.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.582     0.584    design_1_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y22         FDRE                                         r  design_1_i/hdmi_tx_0/inst/encr/q_m_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y22         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  design_1_i/hdmi_tx_0/inst/encr/q_m_reg_reg[3]/Q
                         net (fo=1, routed)           0.106     0.831    design_1_i/hdmi_tx_0/inst/encr/q_m_reg_reg_n_0_[3]
    SLICE_X41Y23         LUT5 (Prop_lut5_I1_O)        0.045     0.876 r  design_1_i/hdmi_tx_0/inst/encr/dout[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.876    design_1_i/hdmi_tx_0/inst/encr/dout[3]_i_1__1_n_0
    SLICE_X41Y23         FDCE                                         r  design_1_i/hdmi_tx_0/inst/encr/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.846     0.848    design_1_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y23         FDCE                                         r  design_1_i/hdmi_tx_0/inst/encr/dout_reg[3]/C
                         clock pessimism             -0.253     0.595    
    SLICE_X41Y23         FDCE (Hold_fdce_C_D)         0.092     0.687    design_1_i/hdmi_tx_0/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/inst/encb/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/encb/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.589     0.591    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y12         FDRE                                         r  design_1_i/hdmi_tx_0/inst/encb/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.164     0.755 r  design_1_i/hdmi_tx_0/inst/encb/c1_q_reg/Q
                         net (fo=1, routed)           0.110     0.865    design_1_i/hdmi_tx_0/inst/encb/c1_q
    SLICE_X43Y11         FDRE                                         r  design_1_i/hdmi_tx_0/inst/encb/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.859     0.861    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y11         FDRE                                         r  design_1_i/hdmi_tx_0/inst/encb/c1_reg_reg/C
                         clock pessimism             -0.253     0.608    
    SLICE_X43Y11         FDRE (Hold_fdre_C_D)         0.066     0.674    design_1_i/hdmi_tx_0/inst/encb/c1_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/encb/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.217%)  route 0.139ns (42.783%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.588     0.590    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X39Y10         FDRE                                         r  design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  design_1_i/hdmi_tx_0/inst/encb/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.139     0.870    design_1_i/hdmi_tx_0/inst/encb/q_m_reg[1]
    SLICE_X41Y9          LUT6 (Prop_lut6_I0_O)        0.045     0.915 r  design_1_i/hdmi_tx_0/inst/encb/dout[1]_i_1/O
                         net (fo=1, routed)           0.000     0.915    design_1_i/hdmi_tx_0/inst/encb/dout[1]
    SLICE_X41Y9          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encb/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.860     0.862    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X41Y9          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encb/dout_reg[1]/C
                         clock pessimism             -0.233     0.629    
    SLICE_X41Y9          FDCE (Hold_fdce_C_D)         0.092     0.721    design_1_i/hdmi_tx_0/inst/encb/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/encg/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.711%)  route 0.115ns (38.289%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.592     0.594    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y5          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.115     0.850    design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg_n_0_[6]
    SLICE_X40Y4          LUT5 (Prop_lut5_I4_O)        0.045     0.895 r  design_1_i/hdmi_tx_0/inst/encg/dout[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.895    design_1_i/hdmi_tx_0/inst/encg/dout[6]_i_1__0_n_0
    SLICE_X40Y4          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.861     0.863    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y4          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/dout_reg[6]/C
                         clock pessimism             -0.253     0.610    
    SLICE_X40Y4          FDCE (Hold_fdce_C_D)         0.091     0.701    design_1_i/hdmi_tx_0/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 design_1_i/hdmi_tx_0/inst/encg/vdin_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out25_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out25_design_1_clk_wiz_0_0 rise@0.000ns - clk_out25_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.229ns (69.612%)  route 0.100ns (30.388%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.592     0.594    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y5          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encg/vdin_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.128     0.722 r  design_1_i/hdmi_tx_0/inst/encg/vdin_q_reg[7]/Q
                         net (fo=2, routed)           0.100     0.822    design_1_i/hdmi_tx_0/inst/encg/p_0_in
    SLICE_X40Y5          LUT5 (Prop_lut5_I0_O)        0.101     0.923 r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.923    design_1_i/hdmi_tx_0/inst/encg/q_m_reg[7]_i_1__0_n_0
    SLICE_X40Y5          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.861     0.863    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y5          FDRE                                         r  design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[7]/C
                         clock pessimism             -0.269     0.594    
    SLICE_X40Y5          FDRE (Hold_fdre_C_D)         0.105     0.699    design_1_i/hdmi_tx_0/inst/encg/q_m_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out25_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y8      design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y7      design_1_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y26     design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y25     design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y4      design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y3      design_1_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y24     design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y23     design_1_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y12     design_1_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y12     design_1_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y12     design_1_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y12     design_1_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y12     design_1_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y12     design_1_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y12     design_1_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y12     design_1_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y12     design_1_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y12     design_1_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y12     design_1_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y12     design_1_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y12     design_1_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y12     design_1_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y12     design_1_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y12     design_1_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y12     design_1_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y12     design_1_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y12     design_1_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y12     design_1_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/game_logic_0/U0/pellet_index_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.657ns  (logic 2.092ns (31.427%)  route 4.565ns (68.573%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/Q
                         net (fo=59, routed)          2.037     2.456    design_1_i/game_logic_0/U0/pellet_index[3]
    SLICE_X29Y7          LUT4 (Prop_lut4_I3_O)        0.325     2.781 r  design_1_i/game_logic_0/U0/pellet_x[6]_INST_0/O
                         net (fo=3, routed)           0.951     3.732    design_1_i/game_logic_0/U0/pellet_x[5]
    SLICE_X30Y8          LUT5 (Prop_lut5_I0_O)        0.326     4.058 r  design_1_i/game_logic_0/U0/_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.058    design_1_i/game_logic_0/U0/_carry__0_i_4_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.591 r  design_1_i/game_logic_0/U0/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.591    design_1_i/game_logic_0/U0/_carry__0_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.748 f  design_1_i/game_logic_0/U0/_carry__1/CO[1]
                         net (fo=1, routed)           0.947     5.695    design_1_i/game_logic_0/U0/_carry__1_n_2
    SLICE_X33Y13         LUT4 (Prop_lut4_I2_O)        0.332     6.027 r  design_1_i/game_logic_0/U0/pellet_index[3]_i_1/O
                         net (fo=4, routed)           0.630     6.657    design_1_i/game_logic_0/U0/pellet_index[3]_i_1_n_0
    SLICE_X33Y13         FDRE                                         r  design_1_i/game_logic_0/U0/pellet_index_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/game_logic_0/U0/pellet_index_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.657ns  (logic 2.092ns (31.427%)  route 4.565ns (68.573%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/Q
                         net (fo=59, routed)          2.037     2.456    design_1_i/game_logic_0/U0/pellet_index[3]
    SLICE_X29Y7          LUT4 (Prop_lut4_I3_O)        0.325     2.781 r  design_1_i/game_logic_0/U0/pellet_x[6]_INST_0/O
                         net (fo=3, routed)           0.951     3.732    design_1_i/game_logic_0/U0/pellet_x[5]
    SLICE_X30Y8          LUT5 (Prop_lut5_I0_O)        0.326     4.058 r  design_1_i/game_logic_0/U0/_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.058    design_1_i/game_logic_0/U0/_carry__0_i_4_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.591 r  design_1_i/game_logic_0/U0/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.591    design_1_i/game_logic_0/U0/_carry__0_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.748 f  design_1_i/game_logic_0/U0/_carry__1/CO[1]
                         net (fo=1, routed)           0.947     5.695    design_1_i/game_logic_0/U0/_carry__1_n_2
    SLICE_X33Y13         LUT4 (Prop_lut4_I2_O)        0.332     6.027 r  design_1_i/game_logic_0/U0/pellet_index[3]_i_1/O
                         net (fo=4, routed)           0.630     6.657    design_1_i/game_logic_0/U0/pellet_index[3]_i_1_n_0
    SLICE_X33Y13         FDRE                                         r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/game_logic_0/U0/pellet_index_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.370ns  (logic 2.092ns (32.843%)  route 4.278ns (67.157%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/Q
                         net (fo=59, routed)          2.037     2.456    design_1_i/game_logic_0/U0/pellet_index[3]
    SLICE_X29Y7          LUT4 (Prop_lut4_I3_O)        0.325     2.781 r  design_1_i/game_logic_0/U0/pellet_x[6]_INST_0/O
                         net (fo=3, routed)           0.951     3.732    design_1_i/game_logic_0/U0/pellet_x[5]
    SLICE_X30Y8          LUT5 (Prop_lut5_I0_O)        0.326     4.058 r  design_1_i/game_logic_0/U0/_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.058    design_1_i/game_logic_0/U0/_carry__0_i_4_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.591 r  design_1_i/game_logic_0/U0/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.591    design_1_i/game_logic_0/U0/_carry__0_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.748 f  design_1_i/game_logic_0/U0/_carry__1/CO[1]
                         net (fo=1, routed)           0.947     5.695    design_1_i/game_logic_0/U0/_carry__1_n_2
    SLICE_X33Y13         LUT4 (Prop_lut4_I2_O)        0.332     6.027 r  design_1_i/game_logic_0/U0/pellet_index[3]_i_1/O
                         net (fo=4, routed)           0.343     6.370    design_1_i/game_logic_0/U0/pellet_index[3]_i_1_n_0
    SLICE_X33Y12         FDRE                                         r  design_1_i/game_logic_0/U0/pellet_index_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/game_logic_0/U0/pellet_index_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.370ns  (logic 2.092ns (32.843%)  route 4.278ns (67.157%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/Q
                         net (fo=59, routed)          2.037     2.456    design_1_i/game_logic_0/U0/pellet_index[3]
    SLICE_X29Y7          LUT4 (Prop_lut4_I3_O)        0.325     2.781 r  design_1_i/game_logic_0/U0/pellet_x[6]_INST_0/O
                         net (fo=3, routed)           0.951     3.732    design_1_i/game_logic_0/U0/pellet_x[5]
    SLICE_X30Y8          LUT5 (Prop_lut5_I0_O)        0.326     4.058 r  design_1_i/game_logic_0/U0/_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.058    design_1_i/game_logic_0/U0/_carry__0_i_4_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.591 r  design_1_i/game_logic_0/U0/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.591    design_1_i/game_logic_0/U0/_carry__0_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.748 f  design_1_i/game_logic_0/U0/_carry__1/CO[1]
                         net (fo=1, routed)           0.947     5.695    design_1_i/game_logic_0/U0/_carry__1_n_2
    SLICE_X33Y13         LUT4 (Prop_lut4_I2_O)        0.332     6.027 r  design_1_i/game_logic_0/U0/pellet_index[3]_i_1/O
                         net (fo=4, routed)           0.343     6.370    design_1_i/game_logic_0/U0/pellet_index[3]_i_1_n_0
    SLICE_X33Y12         FDRE                                         r  design_1_i/game_logic_0/U0/pellet_index_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switch_left_0
                            (input port)
  Destination:            design_1_i/game_logic_0/U0/snake_x_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.510ns  (logic 2.449ns (44.450%)  route 3.061ns (55.550%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  i_switch_left_0 (IN)
                         net (fo=0)                   0.000     0.000    i_switch_left_0
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_switch_left_0_IBUF_inst/O
                         net (fo=6, routed)           3.061     4.537    design_1_i/game_logic_0/U0/i_switch_left
    SLICE_X35Y9          LUT2 (Prop_lut2_I1_O)        0.124     4.661 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry_i_1/O
                         net (fo=1, routed)           0.000     4.661    design_1_i/game_logic_0/U0/snake_x_reg0_carry_i_1_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.062 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.062    design_1_i/game_logic_0/U0/snake_x_reg0_carry_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.176 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.176    design_1_i/game_logic_0/U0/snake_x_reg0_carry__0_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.510 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry__1/O[1]
                         net (fo=1, routed)           0.000     5.510    design_1_i/game_logic_0/U0/snake_x_reg0_carry__1_n_6
    SLICE_X35Y11         FDRE                                         r  design_1_i/game_logic_0/U0/snake_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switch_left_0
                            (input port)
  Destination:            design_1_i/game_logic_0/U0/snake_x_reg_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.409ns  (logic 1.628ns (30.102%)  route 3.781ns (69.898%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  i_switch_left_0 (IN)
                         net (fo=0)                   0.000     0.000    i_switch_left_0
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_switch_left_0_IBUF_inst/O
                         net (fo=6, routed)           2.689     4.166    design_1_i/game_logic_0/U0/i_switch_left
    SLICE_X43Y13         LUT4 (Prop_lut4_I3_O)        0.152     4.318 r  design_1_i/game_logic_0/U0/snake_x_reg[9]_i_1/O
                         net (fo=9, routed)           1.092     5.409    design_1_i/game_logic_0/U0/snake_x_reg
    SLICE_X35Y10         FDRE                                         r  design_1_i/game_logic_0/U0/snake_x_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switch_left_0
                            (input port)
  Destination:            design_1_i/game_logic_0/U0/snake_x_reg_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.409ns  (logic 1.628ns (30.102%)  route 3.781ns (69.898%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  i_switch_left_0 (IN)
                         net (fo=0)                   0.000     0.000    i_switch_left_0
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_switch_left_0_IBUF_inst/O
                         net (fo=6, routed)           2.689     4.166    design_1_i/game_logic_0/U0/i_switch_left
    SLICE_X43Y13         LUT4 (Prop_lut4_I3_O)        0.152     4.318 r  design_1_i/game_logic_0/U0/snake_x_reg[9]_i_1/O
                         net (fo=9, routed)           1.092     5.409    design_1_i/game_logic_0/U0/snake_x_reg
    SLICE_X35Y10         FDSE                                         r  design_1_i/game_logic_0/U0/snake_x_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switch_left_0
                            (input port)
  Destination:            design_1_i/game_logic_0/U0/snake_x_reg_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.409ns  (logic 1.628ns (30.102%)  route 3.781ns (69.898%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  i_switch_left_0 (IN)
                         net (fo=0)                   0.000     0.000    i_switch_left_0
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_switch_left_0_IBUF_inst/O
                         net (fo=6, routed)           2.689     4.166    design_1_i/game_logic_0/U0/i_switch_left
    SLICE_X43Y13         LUT4 (Prop_lut4_I3_O)        0.152     4.318 r  design_1_i/game_logic_0/U0/snake_x_reg[9]_i_1/O
                         net (fo=9, routed)           1.092     5.409    design_1_i/game_logic_0/U0/snake_x_reg
    SLICE_X35Y10         FDRE                                         r  design_1_i/game_logic_0/U0/snake_x_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switch_left_0
                            (input port)
  Destination:            design_1_i/game_logic_0/U0/snake_x_reg_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.409ns  (logic 1.628ns (30.102%)  route 3.781ns (69.898%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  i_switch_left_0 (IN)
                         net (fo=0)                   0.000     0.000    i_switch_left_0
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_switch_left_0_IBUF_inst/O
                         net (fo=6, routed)           2.689     4.166    design_1_i/game_logic_0/U0/i_switch_left
    SLICE_X43Y13         LUT4 (Prop_lut4_I3_O)        0.152     4.318 r  design_1_i/game_logic_0/U0/snake_x_reg[9]_i_1/O
                         net (fo=9, routed)           1.092     5.409    design_1_i/game_logic_0/U0/snake_x_reg
    SLICE_X35Y10         FDRE                                         r  design_1_i/game_logic_0/U0/snake_x_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switch_left_0
                            (input port)
  Destination:            design_1_i/game_logic_0/U0/snake_x_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.399ns  (logic 2.338ns (43.308%)  route 3.061ns (56.692%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  i_switch_left_0 (IN)
                         net (fo=0)                   0.000     0.000    i_switch_left_0
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_switch_left_0_IBUF_inst/O
                         net (fo=6, routed)           3.061     4.537    design_1_i/game_logic_0/U0/i_switch_left
    SLICE_X35Y9          LUT2 (Prop_lut2_I1_O)        0.124     4.661 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry_i_1/O
                         net (fo=1, routed)           0.000     4.661    design_1_i/game_logic_0/U0/snake_x_reg0_carry_i_1_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.062 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.062    design_1_i/game_logic_0/U0/snake_x_reg0_carry_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.176 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.176    design_1_i/game_logic_0/U0/snake_x_reg0_carry__0_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.399 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry__1/O[0]
                         net (fo=1, routed)           0.000     5.399    design_1_i/game_logic_0/U0/snake_x_reg0_carry__1_n_7
    SLICE_X35Y11         FDSE                                         r  design_1_i/game_logic_0/U0/snake_x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/snake_x_reg_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/game_logic_0/U0/snake_x_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.268ns (74.582%)  route 0.091ns (25.418%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDSE                         0.000     0.000 r  design_1_i/game_logic_0/U0/snake_x_reg_reg[2]/C
    SLICE_X35Y9          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  design_1_i/game_logic_0/U0/snake_x_reg_reg[2]/Q
                         net (fo=8, routed)           0.091     0.232    design_1_i/game_logic_0/U0/snake_x[1]
    SLICE_X35Y9          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.359 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry/O[3]
                         net (fo=1, routed)           0.000     0.359    design_1_i/game_logic_0/U0/snake_x_reg0_carry_n_4
    SLICE_X35Y9          FDSE                                         r  design_1_i/game_logic_0/U0/snake_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/game_logic_0/U0/pellet_index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.186ns (51.575%)  route 0.175ns (48.425%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[0]/C
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/game_logic_0/U0/pellet_index_reg[0]/Q
                         net (fo=61, routed)          0.175     0.316    design_1_i/game_logic_0/U0/pellet_index[0]
    SLICE_X33Y13         LUT4 (Prop_lut4_I2_O)        0.045     0.361 r  design_1_i/game_logic_0/U0/pellet_index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.361    design_1_i/game_logic_0/U0/p_1_in[1]
    SLICE_X33Y13         FDRE                                         r  design_1_i/game_logic_0/U0/pellet_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/game_logic_0/U0/pellet_index_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.189ns (51.975%)  route 0.175ns (48.025%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[0]/C
    SLICE_X33Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/game_logic_0/U0/pellet_index_reg[0]/Q
                         net (fo=61, routed)          0.175     0.316    design_1_i/game_logic_0/U0/pellet_index[0]
    SLICE_X33Y13         LUT4 (Prop_lut4_I1_O)        0.048     0.364 r  design_1_i/game_logic_0/U0/pellet_index[3]_i_2/O
                         net (fo=1, routed)           0.000     0.364    design_1_i/game_logic_0/U0/p_1_in[3]
    SLICE_X33Y13         FDRE                                         r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/snake_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/game_logic_0/U0/snake_x_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.287ns (75.859%)  route 0.091ns (24.141%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/snake_x_reg_reg[1]/C
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/game_logic_0/U0/snake_x_reg_reg[1]/Q
                         net (fo=8, routed)           0.091     0.232    design_1_i/game_logic_0/U0/snake_x[0]
    SLICE_X35Y9          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.378 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry/O[2]
                         net (fo=1, routed)           0.000     0.378    design_1_i/game_logic_0/U0/snake_x_reg0_carry_n_5
    SLICE_X35Y9          FDSE                                         r  design_1_i/game_logic_0/U0/snake_x_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/snake_y_reg_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/game_logic_0/U0/snake_y_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDSE                         0.000     0.000 r  design_1_i/game_logic_0/U0/snake_y_reg_reg[2]/C
    SLICE_X32Y13         FDSE (Prop_fdse_C_Q)         0.164     0.164 r  design_1_i/game_logic_0/U0/snake_y_reg_reg[2]/Q
                         net (fo=9, routed)           0.091     0.255    design_1_i/game_logic_0/U0/snake_y[1]
    SLICE_X32Y13         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.384 r  design_1_i/game_logic_0/U0/snake_y_reg0_carry/O[3]
                         net (fo=1, routed)           0.000     0.384    design_1_i/game_logic_0/U0/snake_y_reg0_carry_n_4
    SLICE_X32Y13         FDSE                                         r  design_1_i/game_logic_0/U0/snake_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/snake_x_reg_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/game_logic_0/U0/snake_x_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.308ns (79.545%)  route 0.079ns (20.455%))
  Logic Levels:           3  (CARRY4=2 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDSE                         0.000     0.000 r  design_1_i/game_logic_0/U0/snake_x_reg_reg[3]/C
    SLICE_X35Y9          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  design_1_i/game_logic_0/U0/snake_x_reg_reg[3]/Q
                         net (fo=19, routed)          0.079     0.220    design_1_i/game_logic_0/U0/snake_x[2]
    SLICE_X35Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.333 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.333    design_1_i/game_logic_0/U0/snake_x_reg0_carry_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.387 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry__0/O[0]
                         net (fo=1, routed)           0.000     0.387    design_1_i/game_logic_0/U0/snake_x_reg0_carry__0_n_7
    SLICE_X35Y10         FDRE                                         r  design_1_i/game_logic_0/U0/snake_x_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/snake_y_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/game_logic_0/U0/snake_y_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.313ns (79.806%)  route 0.079ns (20.194%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/snake_y_reg_reg[1]/C
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/game_logic_0/U0/snake_y_reg_reg[1]/Q
                         net (fo=8, routed)           0.079     0.243    design_1_i/game_logic_0/U0/snake_y[0]
    SLICE_X32Y13         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     0.392 r  design_1_i/game_logic_0/U0/snake_y_reg0_carry/O[2]
                         net (fo=1, routed)           0.000     0.392    design_1_i/game_logic_0/U0/snake_y_reg0_carry_n_5
    SLICE_X32Y13         FDSE                                         r  design_1_i/game_logic_0/U0/snake_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/snake_x_reg_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/game_logic_0/U0/snake_x_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.319ns (80.110%)  route 0.079ns (19.890%))
  Logic Levels:           3  (CARRY4=2 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDSE                         0.000     0.000 r  design_1_i/game_logic_0/U0/snake_x_reg_reg[3]/C
    SLICE_X35Y9          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  design_1_i/game_logic_0/U0/snake_x_reg_reg[3]/Q
                         net (fo=19, routed)          0.079     0.220    design_1_i/game_logic_0/U0/snake_x[2]
    SLICE_X35Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.333 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.333    design_1_i/game_logic_0/U0/snake_x_reg0_carry_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.398 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.398    design_1_i/game_logic_0/U0/snake_x_reg0_carry__0_n_5
    SLICE_X35Y10         FDRE                                         r  design_1_i/game_logic_0/U0/snake_x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/snake_y_reg_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/game_logic_0/U0/snake_y_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.334ns (80.833%)  route 0.079ns (19.167%))
  Logic Levels:           3  (CARRY4=2 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDSE                         0.000     0.000 r  design_1_i/game_logic_0/U0/snake_y_reg_reg[3]/C
    SLICE_X32Y13         FDSE (Prop_fdse_C_Q)         0.164     0.164 r  design_1_i/game_logic_0/U0/snake_y_reg_reg[3]/Q
                         net (fo=20, routed)          0.079     0.243    design_1_i/game_logic_0/U0/snake_y[2]
    SLICE_X32Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     0.360 r  design_1_i/game_logic_0/U0/snake_y_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.360    design_1_i/game_logic_0/U0/snake_y_reg0_carry_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.413 r  design_1_i/game_logic_0/U0/snake_y_reg0_carry__0/O[0]
                         net (fo=1, routed)           0.000     0.413    design_1_i/game_logic_0/U0/snake_y_reg0_carry__0_n_7
    SLICE_X32Y14         FDSE                                         r  design_1_i/game_logic_0/U0/snake_y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/snake_x_reg_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            design_1_i/game_logic_0/U0/snake_x_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.344ns (81.285%)  route 0.079ns (18.715%))
  Logic Levels:           3  (CARRY4=2 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDSE                         0.000     0.000 r  design_1_i/game_logic_0/U0/snake_x_reg_reg[3]/C
    SLICE_X35Y9          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  design_1_i/game_logic_0/U0/snake_x_reg_reg[3]/Q
                         net (fo=19, routed)          0.079     0.220    design_1_i/game_logic_0/U0/snake_x[2]
    SLICE_X35Y9          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     0.333 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.333    design_1_i/game_logic_0/U0/snake_x_reg0_carry_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.423 r  design_1_i/game_logic_0/U0/snake_x_reg0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.423    design_1_i/game_logic_0/U0/snake_x_reg0_carry__0_n_6
    SLICE_X35Y10         FDSE                                         r  design_1_i/game_logic_0/U0/snake_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out125_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.387ns  (logic 2.386ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.758     1.761    design_1_i/hdmi_tx_0/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.233 r  design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.234    design_1_i/hdmi_tx_0/inst/tmdsclk
    U18                  OBUFDS (Prop_obufds_I_OB)    1.914     4.148 r  design_1_i/hdmi_tx_0/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     4.148    hdmi_tx_0_tmds_clk_n
    U19                                                               r  hdmi_tx_0_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.386ns  (logic 2.385ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.758     1.761    design_1_i/hdmi_tx_0/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.233 r  design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.234    design_1_i/hdmi_tx_0/inst/tmdsclk
    U18                  OBUFDS (Prop_obufds_I_O)     1.913     4.147 r  design_1_i/hdmi_tx_0/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     4.147    hdmi_tx_0_tmds_clk_p
    U18                                                               r  hdmi_tx_0_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.352ns  (logic 2.351ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.776     1.779    design_1_i/hdmi_tx_0/inst/serial_g/pix_clkx5
    OLOGIC_X0Y4          OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.251 r  design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.252    design_1_i/hdmi_tx_0/inst/TMDSINT_1
    N17                  OBUFDS (Prop_obufds_I_OB)    1.879     4.132 r  design_1_i/hdmi_tx_0/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     4.132    hdmi_tx_0_tmds_data_n[1]
    P18                                                               r  hdmi_tx_0_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.351ns  (logic 2.350ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.776     1.779    design_1_i/hdmi_tx_0/inst/serial_g/pix_clkx5
    OLOGIC_X0Y4          OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.251 r  design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.252    design_1_i/hdmi_tx_0/inst/TMDSINT_1
    N17                  OBUFDS (Prop_obufds_I_O)     1.878     4.131 r  design_1_i/hdmi_tx_0/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     4.131    hdmi_tx_0_tmds_data_p[1]
    N17                                                               r  hdmi_tx_0_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.349ns  (logic 2.348ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.758     1.761    design_1_i/hdmi_tx_0/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.233 r  design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.234    design_1_i/hdmi_tx_0/inst/TMDSINT_2
    N18                  OBUFDS (Prop_obufds_I_OB)    1.876     4.110 r  design_1_i/hdmi_tx_0/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     4.110    hdmi_tx_0_tmds_data_n[2]
    P19                                                               r  hdmi_tx_0_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.333ns  (logic 2.332ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.774     1.777    design_1_i/hdmi_tx_0/inst/serial_b/pix_clkx5
    OLOGIC_X0Y8          OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.249 r  design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.250    design_1_i/hdmi_tx_0/inst/TMDSINT_0
    V17                  OBUFDS (Prop_obufds_I_OB)    1.860     4.110 r  design_1_i/hdmi_tx_0/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     4.110    hdmi_tx_0_tmds_data_n[0]
    V18                                                               r  hdmi_tx_0_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.348ns  (logic 2.347ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.758     1.761    design_1_i/hdmi_tx_0/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.233 r  design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.234    design_1_i/hdmi_tx_0/inst/TMDSINT_2
    N18                  OBUFDS (Prop_obufds_I_O)     1.875     4.109 r  design_1_i/hdmi_tx_0/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     4.109    hdmi_tx_0_tmds_data_p[2]
    N18                                                               r  hdmi_tx_0_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.332ns  (logic 2.331ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     1.680    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           1.774     1.777    design_1_i/hdmi_tx_0/inst/serial_b/pix_clkx5
    OLOGIC_X0Y8          OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.249 r  design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.250    design_1_i/hdmi_tx_0/inst/TMDSINT_0
    V17                  OBUFDS (Prop_obufds_I_O)     1.859     4.109 r  design_1_i/hdmi_tx_0/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     4.109    hdmi_tx_0_tmds_data_p[0]
    V17                                                               r  hdmi_tx_0_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.984ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582     0.584    design_1_i/hdmi_tx_0/inst/serial_b/pix_clkx5
    OLOGIC_X0Y8          OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.761 r  design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.762    design_1_i/hdmi_tx_0/inst/TMDSINT_0
    V17                  OBUFDS (Prop_obufds_I_O)     0.807     1.569 r  design_1_i/hdmi_tx_0/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.569    hdmi_tx_0_tmds_data_p[0]
    V17                                                               r  hdmi_tx_0_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.986ns  (logic 0.985ns (99.899%)  route 0.001ns (0.101%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582     0.584    design_1_i/hdmi_tx_0/inst/serial_b/pix_clkx5
    OLOGIC_X0Y8          OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.761 r  design_1_i/hdmi_tx_0/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.762    design_1_i/hdmi_tx_0/inst/TMDSINT_0
    V17                  OBUFDS (Prop_obufds_I_OB)    0.808     1.570 r  design_1_i/hdmi_tx_0/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.570    hdmi_tx_0_tmds_data_n[0]
    V18                                                               r  hdmi_tx_0_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.002ns  (logic 1.001ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.575     0.577    design_1_i/hdmi_tx_0/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.754 r  design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.755    design_1_i/hdmi_tx_0/inst/TMDSINT_2
    N18                  OBUFDS (Prop_obufds_I_O)     0.824     1.578 r  design_1_i/hdmi_tx_0/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.578    hdmi_tx_0_tmds_data_p[2]
    N18                                                               r  hdmi_tx_0_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.003ns  (logic 1.002ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.575     0.577    design_1_i/hdmi_tx_0/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.754 r  design_1_i/hdmi_tx_0/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.755    design_1_i/hdmi_tx_0/inst/TMDSINT_2
    N18                  OBUFDS (Prop_obufds_I_OB)    0.825     1.579 r  design_1_i/hdmi_tx_0/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.579    hdmi_tx_0_tmds_data_n[2]
    P19                                                               r  hdmi_tx_0_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.005ns  (logic 1.004ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.583     0.585    design_1_i/hdmi_tx_0/inst/serial_g/pix_clkx5
    OLOGIC_X0Y4          OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.762 r  design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.763    design_1_i/hdmi_tx_0/inst/TMDSINT_1
    N17                  OBUFDS (Prop_obufds_I_O)     0.827     1.590 r  design_1_i/hdmi_tx_0/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.590    hdmi_tx_0_tmds_data_p[1]
    N17                                                               r  hdmi_tx_0_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.006ns  (logic 1.005ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.583     0.585    design_1_i/hdmi_tx_0/inst/serial_g/pix_clkx5
    OLOGIC_X0Y4          OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.762 r  design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.763    design_1_i/hdmi_tx_0/inst/TMDSINT_1
    N17                  OBUFDS (Prop_obufds_I_OB)    0.828     1.591 r  design_1_i/hdmi_tx_0/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.591    hdmi_tx_0_tmds_data_n[1]
    P18                                                               r  hdmi_tx_0_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.039ns  (logic 1.038ns (99.904%)  route 0.001ns (0.096%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.575     0.577    design_1_i/hdmi_tx_0/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.754 r  design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.755    design_1_i/hdmi_tx_0/inst/tmdsclk
    U18                  OBUFDS (Prop_obufds_I_O)     0.861     1.616 r  design_1_i/hdmi_tx_0/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.616    hdmi_tx_0_tmds_clk_p
    U18                                                               r  hdmi_tx_0_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out125_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_0_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.040ns  (logic 1.039ns (99.904%)  route 0.001ns (0.096%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out125_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clk_out125_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=8, routed)           0.575     0.577    design_1_i/hdmi_tx_0/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y26         OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.754 r  design_1_i/hdmi_tx_0/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.755    design_1_i/hdmi_tx_0/inst/tmdsclk
    U18                  OBUFDS (Prop_obufds_I_OB)    0.862     1.617 r  design_1_i/hdmi_tx_0/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.617    hdmi_tx_0_tmds_clk_n
    U19                                                               r  hdmi_tx_0_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.680     6.680    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     3.142 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     4.902    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     5.003 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     6.680    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.548     0.548    design_1_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.548    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out100_design_1_clk_wiz_0_0

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[18]/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.003ns  (logic 1.508ns (37.678%)  route 2.495ns (62.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          2.495     4.003    design_1_i/game_clock_0/U0/reset
    SLICE_X38Y18         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.565     1.568    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[18]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.003ns  (logic 1.508ns (37.678%)  route 2.495ns (62.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          2.495     4.003    design_1_i/game_clock_0/U0/reset
    SLICE_X38Y18         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.565     1.568    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[19]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.003ns  (logic 1.508ns (37.678%)  route 2.495ns (62.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          2.495     4.003    design_1_i/game_clock_0/U0/reset
    SLICE_X38Y18         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.565     1.568    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[20]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.003ns  (logic 1.508ns (37.678%)  route 2.495ns (62.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          2.495     4.003    design_1_i/game_clock_0/U0/reset
    SLICE_X38Y18         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.565     1.568    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[21]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.003ns  (logic 1.508ns (37.678%)  route 2.495ns (62.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          2.495     4.003    design_1_i/game_clock_0/U0/reset
    SLICE_X38Y18         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.565     1.568    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[22]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.003ns  (logic 1.508ns (37.678%)  route 2.495ns (62.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          2.495     4.003    design_1_i/game_clock_0/U0/reset
    SLICE_X38Y18         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.565     1.568    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y18         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[23]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/clk_state_reg/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.863ns  (logic 1.508ns (39.051%)  route 2.354ns (60.949%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          2.354     3.863    design_1_i/game_clock_0/U0/reset
    SLICE_X38Y14         FDCE                                         f  design_1_i/game_clock_0/U0/clk_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.570     1.573    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y14         FDCE                                         r  design_1_i/game_clock_0/U0/clk_state_reg/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.863ns  (logic 1.508ns (39.051%)  route 2.354ns (60.949%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          2.354     3.863    design_1_i/game_clock_0/U0/reset
    SLICE_X39Y14         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.570     1.573    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X39Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.863ns  (logic 1.508ns (39.051%)  route 2.354ns (60.949%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          2.354     3.863    design_1_i/game_clock_0/U0/reset
    SLICE_X38Y14         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.570     1.573    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.863ns  (logic 1.508ns (39.051%)  route 2.354ns (60.949%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          2.354     3.863    design_1_i/game_clock_0/U0/reset
    SLICE_X38Y14         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          1.570     1.573    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y14         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[14]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.049ns  (logic 0.276ns (26.309%)  route 0.773ns (73.691%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          0.773     1.049    design_1_i/game_clock_0/U0/reset
    SLICE_X38Y17         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.851     0.853    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[14]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[15]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.049ns  (logic 0.276ns (26.309%)  route 0.773ns (73.691%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          0.773     1.049    design_1_i/game_clock_0/U0/reset
    SLICE_X38Y17         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.851     0.853    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[15]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[16]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.049ns  (logic 0.276ns (26.309%)  route 0.773ns (73.691%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          0.773     1.049    design_1_i/game_clock_0/U0/reset
    SLICE_X38Y17         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.851     0.853    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[16]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[17]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.049ns  (logic 0.276ns (26.309%)  route 0.773ns (73.691%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          0.773     1.049    design_1_i/game_clock_0/U0/reset
    SLICE_X38Y17         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.851     0.853    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y17         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[17]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.196ns  (logic 0.276ns (23.080%)  route 0.920ns (76.920%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          0.920     1.196    design_1_i/game_clock_0/U0/reset
    SLICE_X38Y15         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.853     0.855    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.196ns  (logic 0.276ns (23.080%)  route 0.920ns (76.920%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          0.920     1.196    design_1_i/game_clock_0/U0/reset
    SLICE_X38Y15         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.853     0.855    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[5]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.196ns  (logic 0.276ns (23.080%)  route 0.920ns (76.920%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          0.920     1.196    design_1_i/game_clock_0/U0/reset
    SLICE_X38Y15         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.853     0.855    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[6]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.196ns  (logic 0.276ns (23.080%)  route 0.920ns (76.920%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          0.920     1.196    design_1_i/game_clock_0/U0/reset
    SLICE_X38Y15         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.853     0.855    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[7]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.196ns  (logic 0.276ns (23.080%)  route 0.920ns (76.920%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          0.920     1.196    design_1_i/game_clock_0/U0/reset
    SLICE_X38Y15         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.853     0.855    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[8]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            design_1_i/game_clock_0/U0/counter_reg[9]/CLR
                            (removal check against rising-edge clock clk_out100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.196ns  (logic 0.276ns (23.080%)  route 0.920ns (76.920%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    T14                  IBUF (Prop_ibuf_I_O)         0.276     0.276 f  reset_rtl_0_IBUF_inst/O
                         net (fo=49, routed)          0.920     1.196    design_1_i/game_clock_0/U0/reset
    SLICE_X38Y15         FDCE                                         f  design_1_i/game_clock_0/U0/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=25, routed)          0.853     0.855    design_1_i/game_clock_0/U0/clk_100mhz
    SLICE_X38Y15         FDCE                                         r  design_1_i/game_clock_0/U0/counter_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out25_design_1_clk_wiz_0_0

Max Delay            74 Endpoints
Min Delay            74 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.124ns  (logic 8.682ns (53.846%)  route 7.442ns (46.154%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/Q
                         net (fo=59, routed)          2.037     2.456    design_1_i/game_logic_0/U0/pellet_index[3]
    SLICE_X29Y7          LUT4 (Prop_lut4_I3_O)        0.325     2.781 r  design_1_i/game_logic_0/U0/pellet_x[6]_INST_0/O
                         net (fo=3, routed)           0.814     3.595    design_1_i/vga_controller_0/U0/pellet_x[6]
    SLICE_X31Y7          LUT2 (Prop_lut2_I1_O)        0.326     3.921 r  design_1_i/vga_controller_0/U0/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.921    design_1_i/vga_controller_0/U0/i__carry__0_i_2__3_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.319 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.319    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.558 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.898     5.456    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.214     9.670 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.672    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.190 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    12.334    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y7          LUT2 (Prop_lut2_I0_O)        0.124    12.458 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.458    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.971 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.971    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.088 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.088    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.245 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.801    14.046    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y10         LUT4 (Prop_lut4_I2_O)        0.332    14.378 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.745    16.124    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[7]
    SLICE_X42Y12         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.572     1.575    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y12         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/CLK

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.935ns  (logic 8.682ns (54.485%)  route 7.253ns (45.515%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/Q
                         net (fo=59, routed)          2.037     2.456    design_1_i/game_logic_0/U0/pellet_index[3]
    SLICE_X29Y7          LUT4 (Prop_lut4_I3_O)        0.325     2.781 r  design_1_i/game_logic_0/U0/pellet_x[6]_INST_0/O
                         net (fo=3, routed)           0.814     3.595    design_1_i/vga_controller_0/U0/pellet_x[6]
    SLICE_X31Y7          LUT2 (Prop_lut2_I1_O)        0.326     3.921 r  design_1_i/vga_controller_0/U0/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.921    design_1_i/vga_controller_0/U0/i__carry__0_i_2__3_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.319 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.319    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.558 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.898     5.456    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.214     9.670 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.672    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.190 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    12.334    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y7          LUT2 (Prop_lut2_I0_O)        0.124    12.458 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.458    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.971 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.971    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.088 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.088    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.245 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.801    14.046    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y10         LUT4 (Prop_lut4_I2_O)        0.332    14.378 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.556    15.935    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[5]
    SLICE_X42Y12         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.572     1.575    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y12         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.810ns  (logic 8.682ns (54.913%)  route 7.128ns (45.087%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/Q
                         net (fo=59, routed)          2.037     2.456    design_1_i/game_logic_0/U0/pellet_index[3]
    SLICE_X29Y7          LUT4 (Prop_lut4_I3_O)        0.325     2.781 r  design_1_i/game_logic_0/U0/pellet_x[6]_INST_0/O
                         net (fo=3, routed)           0.814     3.595    design_1_i/vga_controller_0/U0/pellet_x[6]
    SLICE_X31Y7          LUT2 (Prop_lut2_I1_O)        0.326     3.921 r  design_1_i/vga_controller_0/U0/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.921    design_1_i/vga_controller_0/U0/i__carry__0_i_2__3_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.319 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.319    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.558 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.898     5.456    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.214     9.670 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.672    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.190 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    12.334    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y7          LUT2 (Prop_lut2_I0_O)        0.124    12.458 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.458    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.971 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.971    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.088 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.088    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.245 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.801    14.046    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y10         LUT4 (Prop_lut4_I2_O)        0.332    14.378 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.432    15.810    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[10]
    SLICE_X42Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.575     1.578    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[23].srl16_i/CLK

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.734ns  (logic 8.682ns (55.180%)  route 7.052ns (44.820%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/Q
                         net (fo=59, routed)          2.037     2.456    design_1_i/game_logic_0/U0/pellet_index[3]
    SLICE_X29Y7          LUT4 (Prop_lut4_I3_O)        0.325     2.781 r  design_1_i/game_logic_0/U0/pellet_x[6]_INST_0/O
                         net (fo=3, routed)           0.814     3.595    design_1_i/vga_controller_0/U0/pellet_x[6]
    SLICE_X31Y7          LUT2 (Prop_lut2_I1_O)        0.326     3.921 r  design_1_i/vga_controller_0/U0/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.921    design_1_i/vga_controller_0/U0/i__carry__0_i_2__3_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.319 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.319    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.558 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.898     5.456    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.214     9.670 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.672    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.190 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    12.334    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y7          LUT2 (Prop_lut2_I0_O)        0.124    12.458 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.458    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.971 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.971    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.088 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.088    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.245 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.801    14.046    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y10         LUT4 (Prop_lut4_I2_O)        0.332    14.378 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.356    15.734    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[3]
    SLICE_X42Y12         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.572     1.575    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y12         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.734ns  (logic 8.682ns (55.180%)  route 7.052ns (44.820%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/Q
                         net (fo=59, routed)          2.037     2.456    design_1_i/game_logic_0/U0/pellet_index[3]
    SLICE_X29Y7          LUT4 (Prop_lut4_I3_O)        0.325     2.781 r  design_1_i/game_logic_0/U0/pellet_x[6]_INST_0/O
                         net (fo=3, routed)           0.814     3.595    design_1_i/vga_controller_0/U0/pellet_x[6]
    SLICE_X31Y7          LUT2 (Prop_lut2_I1_O)        0.326     3.921 r  design_1_i/vga_controller_0/U0/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.921    design_1_i/vga_controller_0/U0/i__carry__0_i_2__3_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.319 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.319    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.558 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.898     5.456    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.214     9.670 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.672    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.190 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    12.334    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y7          LUT2 (Prop_lut2_I0_O)        0.124    12.458 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.458    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.971 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.971    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.088 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.088    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.245 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.801    14.046    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y10         LUT4 (Prop_lut4_I2_O)        0.332    14.378 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.356    15.734    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[6]
    SLICE_X42Y12         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.572     1.575    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y12         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.716ns  (logic 8.710ns (55.423%)  route 7.006ns (44.577%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/Q
                         net (fo=59, routed)          2.037     2.456    design_1_i/game_logic_0/U0/pellet_index[3]
    SLICE_X29Y7          LUT4 (Prop_lut4_I3_O)        0.325     2.781 r  design_1_i/game_logic_0/U0/pellet_x[6]_INST_0/O
                         net (fo=3, routed)           0.814     3.595    design_1_i/vga_controller_0/U0/pellet_x[6]
    SLICE_X31Y7          LUT2 (Prop_lut2_I1_O)        0.326     3.921 r  design_1_i/vga_controller_0/U0/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.921    design_1_i/vga_controller_0/U0/i__carry__0_i_2__3_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.319 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.319    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.558 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.898     5.456    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.214     9.670 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.672    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.190 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    12.334    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y7          LUT2 (Prop_lut2_I0_O)        0.124    12.458 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.458    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.971 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.971    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.088 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.088    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.245 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.801    14.046    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y10         LUT4 (Prop_lut4_I3_O)        0.360    14.406 r  design_1_i/vga_controller_0/U0/green[0]_INST_0/O
                         net (fo=8, routed)           1.309    15.716    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[11]
    SLICE_X42Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.575     1.578    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/CLK

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.716ns  (logic 8.710ns (55.423%)  route 7.006ns (44.577%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/Q
                         net (fo=59, routed)          2.037     2.456    design_1_i/game_logic_0/U0/pellet_index[3]
    SLICE_X29Y7          LUT4 (Prop_lut4_I3_O)        0.325     2.781 r  design_1_i/game_logic_0/U0/pellet_x[6]_INST_0/O
                         net (fo=3, routed)           0.814     3.595    design_1_i/vga_controller_0/U0/pellet_x[6]
    SLICE_X31Y7          LUT2 (Prop_lut2_I1_O)        0.326     3.921 r  design_1_i/vga_controller_0/U0/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.921    design_1_i/vga_controller_0/U0/i__carry__0_i_2__3_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.319 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.319    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.558 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.898     5.456    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.214     9.670 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.672    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.190 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    12.334    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y7          LUT2 (Prop_lut2_I0_O)        0.124    12.458 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.458    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.971 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.971    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.088 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.088    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.245 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.801    14.046    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y10         LUT4 (Prop_lut4_I3_O)        0.360    14.406 r  design_1_i/vga_controller_0/U0/green[0]_INST_0/O
                         net (fo=8, routed)           1.309    15.716    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[15]
    SLICE_X42Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.575     1.578    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[28].srl16_i/CLK

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.644ns  (logic 8.710ns (55.678%)  route 6.934ns (44.322%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/Q
                         net (fo=59, routed)          2.037     2.456    design_1_i/game_logic_0/U0/pellet_index[3]
    SLICE_X29Y7          LUT4 (Prop_lut4_I3_O)        0.325     2.781 r  design_1_i/game_logic_0/U0/pellet_x[6]_INST_0/O
                         net (fo=3, routed)           0.814     3.595    design_1_i/vga_controller_0/U0/pellet_x[6]
    SLICE_X31Y7          LUT2 (Prop_lut2_I1_O)        0.326     3.921 r  design_1_i/vga_controller_0/U0/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.921    design_1_i/vga_controller_0/U0/i__carry__0_i_2__3_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.319 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.319    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.558 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.898     5.456    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.214     9.670 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.672    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.190 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    12.334    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y7          LUT2 (Prop_lut2_I0_O)        0.124    12.458 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.458    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.971 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.971    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.088 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.088    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.245 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.801    14.046    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y10         LUT4 (Prop_lut4_I3_O)        0.360    14.406 r  design_1_i/vga_controller_0/U0/green[0]_INST_0/O
                         net (fo=8, routed)           1.237    15.644    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[16]
    SLICE_X38Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.574     1.577    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X38Y8          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[29].srl16_i/CLK

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.621ns  (logic 8.682ns (55.578%)  route 6.939ns (44.422%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/Q
                         net (fo=59, routed)          2.037     2.456    design_1_i/game_logic_0/U0/pellet_index[3]
    SLICE_X29Y7          LUT4 (Prop_lut4_I3_O)        0.325     2.781 r  design_1_i/game_logic_0/U0/pellet_x[6]_INST_0/O
                         net (fo=3, routed)           0.814     3.595    design_1_i/vga_controller_0/U0/pellet_x[6]
    SLICE_X31Y7          LUT2 (Prop_lut2_I1_O)        0.326     3.921 r  design_1_i/vga_controller_0/U0/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.921    design_1_i/vga_controller_0/U0/i__carry__0_i_2__3_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.319 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.319    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.558 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.898     5.456    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.214     9.670 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.672    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.190 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    12.334    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y7          LUT2 (Prop_lut2_I0_O)        0.124    12.458 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.458    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.971 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.971    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.088 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.088    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.245 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.801    14.046    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y10         LUT4 (Prop_lut4_I2_O)        0.332    14.378 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.243    15.621    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[9]
    SLICE_X42Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.575     1.578    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y7          SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[22].srl16_i/CLK

Slack:                    inf
  Source:                 design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.585ns  (logic 8.682ns (55.706%)  route 6.903ns (44.294%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE                         0.000     0.000 r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/C
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/game_logic_0/U0/pellet_index_reg[3]/Q
                         net (fo=59, routed)          2.037     2.456    design_1_i/game_logic_0/U0/pellet_index[3]
    SLICE_X29Y7          LUT4 (Prop_lut4_I3_O)        0.325     2.781 r  design_1_i/game_logic_0/U0/pellet_x[6]_INST_0/O
                         net (fo=3, routed)           0.814     3.595    design_1_i/vga_controller_0/U0/pellet_x[6]
    SLICE_X31Y7          LUT2 (Prop_lut2_I1_O)        0.326     3.921 r  design_1_i/vga_controller_0/U0/i__carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     3.921    design_1_i/vga_controller_0/U0/i__carry__0_i_2__3_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.319 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.319    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__0_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.558 r  design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1/O[2]
                         net (fo=28, routed)          0.898     5.456    design_1_i/vga_controller_0/U0/red3_inferred__2/i__carry__1_n_5
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.214     9.670 r  design_1_i/vga_controller_0/U0/red2/PCOUT[47]
                         net (fo=1, routed)           0.002     9.672    design_1_i/vga_controller_0/U0/red2_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    11.190 r  design_1_i/vga_controller_0/U0/red1/P[2]
                         net (fo=2, routed)           1.144    12.334    design_1_i/vga_controller_0/U0/red1_n_103
    SLICE_X32Y7          LUT2 (Prop_lut2_I0_O)        0.124    12.458 r  design_1_i/vga_controller_0/U0/red0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.458    design_1_i/vga_controller_0/U0/red0_carry_i_7_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.971 r  design_1_i/vga_controller_0/U0/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.971    design_1_i/vga_controller_0/U0/red0_carry_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.088 r  design_1_i/vga_controller_0/U0/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.088    design_1_i/vga_controller_0/U0/red0_carry__0_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.245 r  design_1_i/vga_controller_0/U0/red0_carry__1/CO[1]
                         net (fo=2, routed)           0.801    14.046    design_1_i/vga_controller_0/U0/red0_carry__1_n_2
    SLICE_X33Y10         LUT4 (Prop_lut4_I2_O)        0.332    14.378 r  design_1_i/vga_controller_0/U0/blue[0]_INST_0/O
                         net (fo=16, routed)          1.207    15.585    design_1_i/hdmi_tx_0/inst/srldly_0/data_i[4]
    SLICE_X42Y12         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.490     1.490    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    -1.687 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -0.088    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         1.572     1.575    design_1_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y12         SRL16E                                       r  design_1_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/encg/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.045ns (7.184%)  route 0.581ns (92.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.392     0.392    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y3          LUT2 (Prop_lut2_I1_O)        0.045     0.437 f  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.189     0.626    design_1_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X40Y3          FDCE                                         f  design_1_i/hdmi_tx_0/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.861     0.863    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X40Y3          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/cnt_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/encg/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.643ns  (logic 0.045ns (6.997%)  route 0.598ns (93.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.392     0.392    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y3          LUT2 (Prop_lut2_I1_O)        0.045     0.437 f  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.206     0.643    design_1_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X39Y3          FDCE                                         f  design_1_i/hdmi_tx_0/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.859     0.861    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X39Y3          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/cnt_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/serial_g/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.045ns (6.449%)  route 0.653ns (93.551%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.392     0.392    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y3          LUT2 (Prop_lut2_I1_O)        0.045     0.437 r  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.260     0.698    design_1_i/hdmi_tx_0/inst/serial_g/AR[0]
    OLOGIC_X0Y3          OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_g/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.855     0.857    design_1_i/hdmi_tx_0/inst/serial_g/pix_clk
    OLOGIC_X0Y3          OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/encg/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.748ns  (logic 0.045ns (6.014%)  route 0.703ns (93.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.392     0.392    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y3          LUT2 (Prop_lut2_I1_O)        0.045     0.437 f  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.311     0.748    design_1_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X37Y4          FDCE                                         f  design_1_i/hdmi_tx_0/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.859     0.861    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X37Y4          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/cnt_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.045ns (5.990%)  route 0.706ns (94.010%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.392     0.392    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y3          LUT2 (Prop_lut2_I1_O)        0.045     0.437 r  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.314     0.751    design_1_i/hdmi_tx_0/inst/serial_g/AR[0]
    OLOGIC_X0Y4          OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.855     0.857    design_1_i/hdmi_tx_0/inst/serial_g/pix_clk
    OLOGIC_X0Y4          OSERDESE2                                    r  design_1_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLKDIV

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/encg/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.045ns (5.888%)  route 0.719ns (94.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.392     0.392    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y3          LUT2 (Prop_lut2_I1_O)        0.045     0.437 f  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.327     0.764    design_1_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X38Y4          FDCE                                         f  design_1_i/hdmi_tx_0/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.859     0.861    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X38Y4          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/cnt_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/encb/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.045ns (5.384%)  route 0.791ns (94.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.392     0.392    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y3          LUT2 (Prop_lut2_I1_O)        0.045     0.437 f  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.398     0.836    design_1_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X41Y7          FDCE                                         f  design_1_i/hdmi_tx_0/inst/encb/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.860     0.862    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X41Y7          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encb/dout_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/encb/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.045ns (5.384%)  route 0.791ns (94.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.392     0.392    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y3          LUT2 (Prop_lut2_I1_O)        0.045     0.437 f  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.398     0.836    design_1_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X41Y7          FDCE                                         f  design_1_i/hdmi_tx_0/inst/encb/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.860     0.862    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X41Y7          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encb/dout_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/encb/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.045ns (5.384%)  route 0.791ns (94.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.392     0.392    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y3          LUT2 (Prop_lut2_I1_O)        0.045     0.437 f  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.398     0.836    design_1_i/hdmi_tx_0/inst/encb/AR[0]
    SLICE_X41Y7          FDCE                                         f  design_1_i/hdmi_tx_0/inst/encb/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.860     0.862    design_1_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X41Y7          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encb/dout_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_1_i/hdmi_tx_0/inst/encg/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out25_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.045ns (5.078%)  route 0.841ns (94.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.392     0.392    design_1_i/hdmi_tx_0/inst/encr/pix_clk_locked
    SLICE_X43Y3          LUT2 (Prop_lut2_I1_O)        0.045     0.437 f  design_1_i/hdmi_tx_0/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.449     0.886    design_1_i/hdmi_tx_0/inst/encg/AR[0]
    SLICE_X42Y4          FDCE                                         f  design_1_i/hdmi_tx_0/inst/encg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out25_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.814     0.814    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz_0/inst/clk_out25_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=184, routed)         0.861     0.863    design_1_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X42Y4          FDCE                                         r  design_1_i/hdmi_tx_0/inst/encg/dout_reg[0]/C





