

================================================================
== Vivado HLS Report for 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'
================================================================
* Date:           Fri Mar  1 15:43:52 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.50 ns | 9.740 ns |   3.12 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 19.479 ns | 19.479 ns |    3|    3| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 3, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.20>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_V_offset_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %x_V_offset)" [firmware/nnet_utils/nnet_common.h:36]   --->   Operation 4 'read' 'x_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = trunc i5 %x_V_offset_read to i3" [firmware/nnet_utils/nnet_common.h:36]   --->   Operation 5 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i5 %x_V_offset_read to i4" [firmware/nnet_utils/nnet_common.h:36->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 6 'trunc' 'trunc_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_0_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_0_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 7 'read' 'x_0_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i17 %x_0_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 8 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_1_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_1_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 9 'read' 'x_1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln43_2 = zext i17 %x_1_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 10 'zext' 'zext_ln43_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_2_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_2_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 11 'read' 'x_2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln43_3 = zext i17 %x_2_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 12 'zext' 'zext_ln43_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_3_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_3_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 13 'read' 'x_3_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln43_4 = zext i17 %x_3_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 14 'zext' 'zext_ln43_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_4_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_4_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 15 'read' 'x_4_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln43_5 = zext i17 %x_4_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 16 'zext' 'zext_ln43_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_5_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_5_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 17 'read' 'x_5_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln43_6 = zext i17 %x_5_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 18 'zext' 'zext_ln43_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_6_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_6_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 19 'read' 'x_6_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln43_7 = zext i17 %x_6_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 20 'zext' 'zext_ln43_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_7_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_7_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 21 'read' 'x_7_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln43_8 = zext i17 %x_7_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 22 'zext' 'zext_ln43_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%x_8_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_8_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 23 'read' 'x_8_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln43_9 = zext i17 %x_8_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 24 'zext' 'zext_ln43_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%x_9_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_9_V)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 25 'read' 'x_9_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln43_10 = zext i17 %x_9_V_read to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 26 'zext' 'zext_ln43_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [3/3] (1.55ns)   --->   "%p_Val2_s = call i18 @_ssdm_op_Mux.ap_auto.10i18.i4(i18 %zext_ln43, i18 %zext_ln43_2, i18 %zext_ln43_3, i18 %zext_ln43_4, i18 %zext_ln43_5, i18 %zext_ln43_6, i18 %zext_ln43_7, i18 %zext_ln43_8, i18 %zext_ln43_9, i18 %zext_ln43_10, i4 %trunc_ln36)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 27 'mux' 'p_Val2_s' <Predicate = true> <Delay = 1.55> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 2> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.65ns)   --->   "%add_ln43 = add i3 1, %empty" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 28 'add' 'add_ln43' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln43_11 = zext i3 %add_ln43 to i4" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 29 'zext' 'zext_ln43_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [3/3] (1.55ns)   --->   "%p_Val2_32 = call i18 @_ssdm_op_Mux.ap_auto.10i18.i4(i18 %zext_ln43, i18 %zext_ln43_2, i18 %zext_ln43_3, i18 %zext_ln43_4, i18 %zext_ln43_5, i18 %zext_ln43_6, i18 %zext_ln43_7, i18 %zext_ln43_8, i18 %zext_ln43_9, i18 %zext_ln43_10, i4 %zext_ln43_11)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 30 'mux' 'p_Val2_32' <Predicate = true> <Delay = 1.55> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 2> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.65ns)   --->   "%add_ln45 = add i3 2, %empty" [firmware/nnet_utils/nnet_common.h:45]   --->   Operation 31 'add' 'add_ln45' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i3 %add_ln45 to i4" [firmware/nnet_utils/nnet_common.h:36->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 32 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [3/3] (1.55ns)   --->   "%p_Val2_35 = call i18 @_ssdm_op_Mux.ap_auto.10i18.i4(i18 %zext_ln43, i18 %zext_ln43_2, i18 %zext_ln43_3, i18 %zext_ln43_4, i18 %zext_ln43_5, i18 %zext_ln43_6, i18 %zext_ln43_7, i18 %zext_ln43_8, i18 %zext_ln43_9, i18 %zext_ln43_10, i4 %zext_ln36)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 33 'mux' 'p_Val2_35' <Predicate = true> <Delay = 1.55> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 2> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.65ns)   --->   "%add_ln43_1 = add i3 3, %empty" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 34 'add' 'add_ln43_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln43_12 = zext i3 %add_ln43_1 to i4" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 35 'zext' 'zext_ln43_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [3/3] (1.55ns)   --->   "%p_Val2_2 = call i18 @_ssdm_op_Mux.ap_auto.10i18.i4(i18 %zext_ln43, i18 %zext_ln43_2, i18 %zext_ln43_3, i18 %zext_ln43_4, i18 %zext_ln43_5, i18 %zext_ln43_6, i18 %zext_ln43_7, i18 %zext_ln43_8, i18 %zext_ln43_9, i18 %zext_ln43_10, i4 %zext_ln43_12)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 36 'mux' 'p_Val2_2' <Predicate = true> <Delay = 1.55> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 2> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.55>
ST_2 : Operation 37 [2/3] (1.55ns)   --->   "%p_Val2_s = call i18 @_ssdm_op_Mux.ap_auto.10i18.i4(i18 %zext_ln43, i18 %zext_ln43_2, i18 %zext_ln43_3, i18 %zext_ln43_4, i18 %zext_ln43_5, i18 %zext_ln43_6, i18 %zext_ln43_7, i18 %zext_ln43_8, i18 %zext_ln43_9, i18 %zext_ln43_10, i4 %trunc_ln36)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 37 'mux' 'p_Val2_s' <Predicate = true> <Delay = 1.55> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 2> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [2/3] (1.55ns)   --->   "%p_Val2_32 = call i18 @_ssdm_op_Mux.ap_auto.10i18.i4(i18 %zext_ln43, i18 %zext_ln43_2, i18 %zext_ln43_3, i18 %zext_ln43_4, i18 %zext_ln43_5, i18 %zext_ln43_6, i18 %zext_ln43_7, i18 %zext_ln43_8, i18 %zext_ln43_9, i18 %zext_ln43_10, i4 %zext_ln43_11)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 38 'mux' 'p_Val2_32' <Predicate = true> <Delay = 1.55> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 2> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [2/3] (1.55ns)   --->   "%p_Val2_35 = call i18 @_ssdm_op_Mux.ap_auto.10i18.i4(i18 %zext_ln43, i18 %zext_ln43_2, i18 %zext_ln43_3, i18 %zext_ln43_4, i18 %zext_ln43_5, i18 %zext_ln43_6, i18 %zext_ln43_7, i18 %zext_ln43_8, i18 %zext_ln43_9, i18 %zext_ln43_10, i4 %zext_ln36)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 39 'mux' 'p_Val2_35' <Predicate = true> <Delay = 1.55> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 2> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [2/3] (1.55ns)   --->   "%p_Val2_2 = call i18 @_ssdm_op_Mux.ap_auto.10i18.i4(i18 %zext_ln43, i18 %zext_ln43_2, i18 %zext_ln43_3, i18 %zext_ln43_4, i18 %zext_ln43_5, i18 %zext_ln43_6, i18 %zext_ln43_7, i18 %zext_ln43_8, i18 %zext_ln43_9, i18 %zext_ln43_10, i4 %zext_ln43_12)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 40 'mux' 'p_Val2_2' <Predicate = true> <Delay = 1.55> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 2> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 9.73>
ST_3 : Operation 41 [1/3] (1.55ns)   --->   "%p_Val2_s = call i18 @_ssdm_op_Mux.ap_auto.10i18.i4(i18 %zext_ln43, i18 %zext_ln43_2, i18 %zext_ln43_3, i18 %zext_ln43_4, i18 %zext_ln43_5, i18 %zext_ln43_6, i18 %zext_ln43_7, i18 %zext_ln43_8, i18 %zext_ln43_9, i18 %zext_ln43_10, i4 %trunc_ln36)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 41 'mux' 'p_Val2_s' <Predicate = true> <Delay = 1.55> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 2> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/3] (1.55ns)   --->   "%p_Val2_32 = call i18 @_ssdm_op_Mux.ap_auto.10i18.i4(i18 %zext_ln43, i18 %zext_ln43_2, i18 %zext_ln43_3, i18 %zext_ln43_4, i18 %zext_ln43_5, i18 %zext_ln43_6, i18 %zext_ln43_7, i18 %zext_ln43_8, i18 %zext_ln43_9, i18 %zext_ln43_10, i4 %zext_ln43_11)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 42 'mux' 'p_Val2_32' <Predicate = true> <Delay = 1.55> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 2> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i18 %p_Val2_s to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 43 'sext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i18 %p_Val2_32 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 44 'sext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (2.13ns)   --->   "%ret_V = add nsw i19 %rhs_V_2, %lhs_V_2" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 45 'add' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V, i32 18)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 46 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (2.13ns)   --->   "%p_Val2_34 = add i18 %p_Val2_s, %p_Val2_32" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 47 'add' 'p_Val2_34' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_22 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_34, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 48 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_12)   --->   "%xor_ln786_12 = xor i1 %p_Result_22, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 49 'xor' 'xor_ln786_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_12)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786_12" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 50 'and' 'underflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_38)   --->   "%xor_ln340_24 = xor i1 %p_Result_s, %p_Result_22" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 51 'xor' 'xor_ln340_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_38)   --->   "%xor_ln340_25 = xor i1 %p_Result_s, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 52 'xor' 'xor_ln340_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_38)   --->   "%or_ln340_12 = or i1 %p_Result_22, %xor_ln340_25" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 53 'or' 'or_ln340_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_38)   --->   "%select_ln340_24 = select i1 %xor_ln340_24, i18 131071, i18 %p_Val2_34" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 54 'select' 'select_ln340_24' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_12 = select i1 %underflow, i18 -131072, i18 %p_Val2_34" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 55 'select' 'select_ln388_12' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_38 = select i1 %or_ln340_12, i18 %select_ln340_24, i18 %select_ln388_12" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 56 'select' 'p_Val2_38' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 57 [1/3] (1.55ns)   --->   "%p_Val2_35 = call i18 @_ssdm_op_Mux.ap_auto.10i18.i4(i18 %zext_ln43, i18 %zext_ln43_2, i18 %zext_ln43_3, i18 %zext_ln43_4, i18 %zext_ln43_5, i18 %zext_ln43_6, i18 %zext_ln43_7, i18 %zext_ln43_8, i18 %zext_ln43_9, i18 %zext_ln43_10, i4 %zext_ln36)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 57 'mux' 'p_Val2_35' <Predicate = true> <Delay = 1.55> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 2> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/3] (1.55ns)   --->   "%p_Val2_2 = call i18 @_ssdm_op_Mux.ap_auto.10i18.i4(i18 %zext_ln43, i18 %zext_ln43_2, i18 %zext_ln43_3, i18 %zext_ln43_4, i18 %zext_ln43_5, i18 %zext_ln43_6, i18 %zext_ln43_7, i18 %zext_ln43_8, i18 %zext_ln43_9, i18 %zext_ln43_10, i4 %zext_ln43_12)" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 58 'mux' 'p_Val2_2' <Predicate = true> <Delay = 1.55> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 2> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i18 %p_Val2_35 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 59 'sext' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i18 %p_Val2_2 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 60 'sext' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (2.13ns)   --->   "%ret_V_2 = add nsw i19 %rhs_V_3, %lhs_V_3" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 61 'add' 'ret_V_2' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_23 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V_2, i32 18)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 62 'bitselect' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (2.13ns)   --->   "%p_Val2_37 = add i18 %p_Val2_35, %p_Val2_2" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 63 'add' 'p_Val2_37' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_24 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_37, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 64 'bitselect' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_13)   --->   "%xor_ln786_13 = xor i1 %p_Result_24, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 65 'xor' 'xor_ln786_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_13)   --->   "%underflow_2 = and i1 %p_Result_23, %xor_ln786_13" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 66 'and' 'underflow_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_39)   --->   "%xor_ln340_26 = xor i1 %p_Result_23, %p_Result_24" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 67 'xor' 'xor_ln340_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_39)   --->   "%xor_ln340_27 = xor i1 %p_Result_23, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 68 'xor' 'xor_ln340_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_39)   --->   "%or_ln340_13 = or i1 %p_Result_24, %xor_ln340_27" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 69 'or' 'or_ln340_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_39)   --->   "%select_ln340_26 = select i1 %xor_ln340_26, i18 131071, i18 %p_Val2_37" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 70 'select' 'select_ln340_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_13 = select i1 %underflow_2, i18 -131072, i18 %p_Val2_37" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 71 'select' 'select_ln388_13' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_39 = select i1 %or_ln340_13, i18 %select_ln340_26, i18 %select_ln388_13" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 72 'select' 'p_Val2_39' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%lhs_V = sext i18 %p_Val2_38 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 73 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%rhs_V = sext i18 %p_Val2_39 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 74 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (2.13ns)   --->   "%ret_V_3 = add nsw i19 %lhs_V, %rhs_V" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 75 'add' 'ret_V_3' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_25 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V_3, i32 18)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 76 'bitselect' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (2.13ns)   --->   "%p_Val2_41 = add i18 %p_Val2_39, %p_Val2_38" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 77 'add' 'p_Val2_41' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%p_Result_26 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_41, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 78 'bitselect' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %p_Result_26, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 79 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%underflow_3 = and i1 %p_Result_25, %xor_ln786" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 80 'and' 'underflow_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_28)   --->   "%xor_ln340_28 = xor i1 %p_Result_25, %p_Result_26" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 81 'xor' 'xor_ln340_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_28)   --->   "%xor_ln340 = xor i1 %p_Result_25, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 82 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_28)   --->   "%or_ln340 = or i1 %p_Result_26, %xor_ln340" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 83 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_28)   --->   "%select_ln340 = select i1 %xor_ln340_28, i18 131071, i18 %p_Val2_41" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 84 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %underflow_3, i18 -131072, i18 %p_Val2_41" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 85 'select' 'select_ln388' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_28 = select i1 %or_ln340, i18 %select_ln340, i18 %select_ln388" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 86 'select' 'select_ln340_28' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (-0.6ns)   --->   "ret i18 %select_ln340_28" [firmware/nnet_utils/nnet_common.h:45]   --->   Operation 87 'ret' <Predicate = true> <Delay = -0.6>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_5_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_6_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_7_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_8_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_9_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_offset_read (read     ) [ 0000]
empty           (trunc    ) [ 0000]
trunc_ln36      (trunc    ) [ 0011]
x_0_V_read      (read     ) [ 0000]
zext_ln43       (zext     ) [ 0011]
x_1_V_read      (read     ) [ 0000]
zext_ln43_2     (zext     ) [ 0011]
x_2_V_read      (read     ) [ 0000]
zext_ln43_3     (zext     ) [ 0011]
x_3_V_read      (read     ) [ 0000]
zext_ln43_4     (zext     ) [ 0011]
x_4_V_read      (read     ) [ 0000]
zext_ln43_5     (zext     ) [ 0011]
x_5_V_read      (read     ) [ 0000]
zext_ln43_6     (zext     ) [ 0011]
x_6_V_read      (read     ) [ 0000]
zext_ln43_7     (zext     ) [ 0011]
x_7_V_read      (read     ) [ 0000]
zext_ln43_8     (zext     ) [ 0011]
x_8_V_read      (read     ) [ 0000]
zext_ln43_9     (zext     ) [ 0011]
x_9_V_read      (read     ) [ 0000]
zext_ln43_10    (zext     ) [ 0011]
add_ln43        (add      ) [ 0000]
zext_ln43_11    (zext     ) [ 0011]
add_ln45        (add      ) [ 0000]
zext_ln36       (zext     ) [ 0011]
add_ln43_1      (add      ) [ 0000]
zext_ln43_12    (zext     ) [ 0011]
p_Val2_s        (mux      ) [ 0000]
p_Val2_32       (mux      ) [ 0000]
lhs_V_2         (sext     ) [ 0000]
rhs_V_2         (sext     ) [ 0000]
ret_V           (add      ) [ 0000]
p_Result_s      (bitselect) [ 0000]
p_Val2_34       (add      ) [ 0000]
p_Result_22     (bitselect) [ 0000]
xor_ln786_12    (xor      ) [ 0000]
underflow       (and      ) [ 0000]
xor_ln340_24    (xor      ) [ 0000]
xor_ln340_25    (xor      ) [ 0000]
or_ln340_12     (or       ) [ 0000]
select_ln340_24 (select   ) [ 0000]
select_ln388_12 (select   ) [ 0000]
p_Val2_38       (select   ) [ 0000]
p_Val2_35       (mux      ) [ 0000]
p_Val2_2        (mux      ) [ 0000]
lhs_V_3         (sext     ) [ 0000]
rhs_V_3         (sext     ) [ 0000]
ret_V_2         (add      ) [ 0000]
p_Result_23     (bitselect) [ 0000]
p_Val2_37       (add      ) [ 0000]
p_Result_24     (bitselect) [ 0000]
xor_ln786_13    (xor      ) [ 0000]
underflow_2     (and      ) [ 0000]
xor_ln340_26    (xor      ) [ 0000]
xor_ln340_27    (xor      ) [ 0000]
or_ln340_13     (or       ) [ 0000]
select_ln340_26 (select   ) [ 0000]
select_ln388_13 (select   ) [ 0000]
p_Val2_39       (select   ) [ 0000]
lhs_V           (sext     ) [ 0000]
rhs_V           (sext     ) [ 0000]
ret_V_3         (add      ) [ 0000]
p_Result_25     (bitselect) [ 0000]
p_Val2_41       (add      ) [ 0000]
p_Result_26     (bitselect) [ 0000]
xor_ln786       (xor      ) [ 0000]
underflow_3     (and      ) [ 0000]
xor_ln340_28    (xor      ) [ 0000]
xor_ln340       (xor      ) [ 0000]
or_ln340        (or       ) [ 0000]
select_ln340    (select   ) [ 0000]
select_ln388    (select   ) [ 0000]
select_ln340_28 (select   ) [ 0000]
ret_ln45        (ret      ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_8_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_8_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_9_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_9_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x_V_offset">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_offset"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.10i18.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="x_V_offset_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="5" slack="0"/>
<pin id="50" dir="0" index="1" bw="5" slack="0"/>
<pin id="51" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_offset_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="x_0_V_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="17" slack="0"/>
<pin id="56" dir="0" index="1" bw="17" slack="0"/>
<pin id="57" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_0_V_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="x_1_V_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="17" slack="0"/>
<pin id="62" dir="0" index="1" bw="17" slack="0"/>
<pin id="63" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_1_V_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="x_2_V_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="17" slack="0"/>
<pin id="68" dir="0" index="1" bw="17" slack="0"/>
<pin id="69" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_2_V_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="x_3_V_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="17" slack="0"/>
<pin id="74" dir="0" index="1" bw="17" slack="0"/>
<pin id="75" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_3_V_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="x_4_V_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="17" slack="0"/>
<pin id="80" dir="0" index="1" bw="17" slack="0"/>
<pin id="81" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_4_V_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="x_5_V_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="17" slack="0"/>
<pin id="86" dir="0" index="1" bw="17" slack="0"/>
<pin id="87" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_5_V_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="x_6_V_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="17" slack="0"/>
<pin id="92" dir="0" index="1" bw="17" slack="0"/>
<pin id="93" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_6_V_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="x_7_V_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="17" slack="0"/>
<pin id="98" dir="0" index="1" bw="17" slack="0"/>
<pin id="99" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_7_V_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="x_8_V_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="17" slack="0"/>
<pin id="104" dir="0" index="1" bw="17" slack="0"/>
<pin id="105" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_8_V_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="x_9_V_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="17" slack="0"/>
<pin id="110" dir="0" index="1" bw="17" slack="0"/>
<pin id="111" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_9_V_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="empty_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="0"/>
<pin id="116" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="trunc_ln36_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="5" slack="0"/>
<pin id="120" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln43_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="17" slack="0"/>
<pin id="124" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln43_2_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="17" slack="0"/>
<pin id="128" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_2/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="zext_ln43_3_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="17" slack="0"/>
<pin id="132" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_3/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="zext_ln43_4_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="17" slack="0"/>
<pin id="136" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_4/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln43_5_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="17" slack="0"/>
<pin id="140" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_5/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln43_6_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="17" slack="0"/>
<pin id="144" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_6/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln43_7_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="17" slack="0"/>
<pin id="148" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_7/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln43_8_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="17" slack="0"/>
<pin id="152" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_8/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln43_9_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="17" slack="0"/>
<pin id="156" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_9/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln43_10_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="17" slack="0"/>
<pin id="160" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_10/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="18" slack="0"/>
<pin id="164" dir="0" index="1" bw="17" slack="0"/>
<pin id="165" dir="0" index="2" bw="17" slack="0"/>
<pin id="166" dir="0" index="3" bw="17" slack="0"/>
<pin id="167" dir="0" index="4" bw="17" slack="0"/>
<pin id="168" dir="0" index="5" bw="17" slack="0"/>
<pin id="169" dir="0" index="6" bw="17" slack="0"/>
<pin id="170" dir="0" index="7" bw="17" slack="0"/>
<pin id="171" dir="0" index="8" bw="17" slack="0"/>
<pin id="172" dir="0" index="9" bw="17" slack="0"/>
<pin id="173" dir="0" index="10" bw="17" slack="0"/>
<pin id="174" dir="0" index="11" bw="4" slack="0"/>
<pin id="175" dir="1" index="12" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln43_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="3" slack="0"/>
<pin id="191" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln43_11_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="0"/>
<pin id="196" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_11/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="18" slack="0"/>
<pin id="200" dir="0" index="1" bw="17" slack="0"/>
<pin id="201" dir="0" index="2" bw="17" slack="0"/>
<pin id="202" dir="0" index="3" bw="17" slack="0"/>
<pin id="203" dir="0" index="4" bw="17" slack="0"/>
<pin id="204" dir="0" index="5" bw="17" slack="0"/>
<pin id="205" dir="0" index="6" bw="17" slack="0"/>
<pin id="206" dir="0" index="7" bw="17" slack="0"/>
<pin id="207" dir="0" index="8" bw="17" slack="0"/>
<pin id="208" dir="0" index="9" bw="17" slack="0"/>
<pin id="209" dir="0" index="10" bw="17" slack="0"/>
<pin id="210" dir="0" index="11" bw="3" slack="0"/>
<pin id="211" dir="1" index="12" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_32/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="add_ln45_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="0"/>
<pin id="226" dir="0" index="1" bw="3" slack="0"/>
<pin id="227" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln36_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="0"/>
<pin id="232" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="18" slack="0"/>
<pin id="236" dir="0" index="1" bw="17" slack="0"/>
<pin id="237" dir="0" index="2" bw="17" slack="0"/>
<pin id="238" dir="0" index="3" bw="17" slack="0"/>
<pin id="239" dir="0" index="4" bw="17" slack="0"/>
<pin id="240" dir="0" index="5" bw="17" slack="0"/>
<pin id="241" dir="0" index="6" bw="17" slack="0"/>
<pin id="242" dir="0" index="7" bw="17" slack="0"/>
<pin id="243" dir="0" index="8" bw="17" slack="0"/>
<pin id="244" dir="0" index="9" bw="17" slack="0"/>
<pin id="245" dir="0" index="10" bw="17" slack="0"/>
<pin id="246" dir="0" index="11" bw="3" slack="0"/>
<pin id="247" dir="1" index="12" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_35/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln43_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="0"/>
<pin id="262" dir="0" index="1" bw="3" slack="0"/>
<pin id="263" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_1/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln43_12_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="3" slack="0"/>
<pin id="268" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_12/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="18" slack="0"/>
<pin id="272" dir="0" index="1" bw="17" slack="0"/>
<pin id="273" dir="0" index="2" bw="17" slack="0"/>
<pin id="274" dir="0" index="3" bw="17" slack="0"/>
<pin id="275" dir="0" index="4" bw="17" slack="0"/>
<pin id="276" dir="0" index="5" bw="17" slack="0"/>
<pin id="277" dir="0" index="6" bw="17" slack="0"/>
<pin id="278" dir="0" index="7" bw="17" slack="0"/>
<pin id="279" dir="0" index="8" bw="17" slack="0"/>
<pin id="280" dir="0" index="9" bw="17" slack="0"/>
<pin id="281" dir="0" index="10" bw="17" slack="0"/>
<pin id="282" dir="0" index="11" bw="3" slack="0"/>
<pin id="283" dir="1" index="12" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="lhs_V_2_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="18" slack="0"/>
<pin id="298" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="rhs_V_2_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="18" slack="0"/>
<pin id="302" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_2/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="ret_V_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="18" slack="0"/>
<pin id="306" dir="0" index="1" bw="18" slack="0"/>
<pin id="307" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="p_Result_s_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="19" slack="0"/>
<pin id="313" dir="0" index="2" bw="6" slack="0"/>
<pin id="314" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_Val2_34_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="18" slack="0"/>
<pin id="320" dir="0" index="1" bw="18" slack="0"/>
<pin id="321" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_34/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="p_Result_22_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="18" slack="0"/>
<pin id="327" dir="0" index="2" bw="6" slack="0"/>
<pin id="328" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_22/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="xor_ln786_12_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_12/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="underflow_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="xor_ln340_24_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_24/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="xor_ln340_25_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_25/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="or_ln340_12_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_12/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="select_ln340_24_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="18" slack="0"/>
<pin id="365" dir="0" index="2" bw="18" slack="0"/>
<pin id="366" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_24/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="select_ln388_12_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="18" slack="0"/>
<pin id="373" dir="0" index="2" bw="18" slack="0"/>
<pin id="374" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_12/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="p_Val2_38_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="18" slack="0"/>
<pin id="381" dir="0" index="2" bw="18" slack="0"/>
<pin id="382" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_38/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="lhs_V_3_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="18" slack="0"/>
<pin id="388" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_3/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="rhs_V_3_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="18" slack="0"/>
<pin id="392" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="ret_V_2_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="18" slack="0"/>
<pin id="396" dir="0" index="1" bw="18" slack="0"/>
<pin id="397" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="p_Result_23_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="19" slack="0"/>
<pin id="403" dir="0" index="2" bw="6" slack="0"/>
<pin id="404" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_23/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="p_Val2_37_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="18" slack="0"/>
<pin id="410" dir="0" index="1" bw="18" slack="0"/>
<pin id="411" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_37/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="p_Result_24_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="18" slack="0"/>
<pin id="417" dir="0" index="2" bw="6" slack="0"/>
<pin id="418" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_24/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="xor_ln786_13_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_13/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="underflow_2_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_2/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="xor_ln340_26_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_26/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="xor_ln340_27_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_27/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="or_ln340_13_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_13/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="select_ln340_26_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="18" slack="0"/>
<pin id="455" dir="0" index="2" bw="18" slack="0"/>
<pin id="456" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_26/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="select_ln388_13_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="18" slack="0"/>
<pin id="463" dir="0" index="2" bw="18" slack="0"/>
<pin id="464" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_13/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="p_Val2_39_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="18" slack="0"/>
<pin id="471" dir="0" index="2" bw="18" slack="0"/>
<pin id="472" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_39/3 "/>
</bind>
</comp>

<comp id="476" class="1004" name="lhs_V_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="18" slack="0"/>
<pin id="478" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="rhs_V_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="18" slack="0"/>
<pin id="482" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="ret_V_3_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="18" slack="0"/>
<pin id="486" dir="0" index="1" bw="18" slack="0"/>
<pin id="487" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_3/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="p_Result_25_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="19" slack="0"/>
<pin id="493" dir="0" index="2" bw="6" slack="0"/>
<pin id="494" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_25/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="p_Val2_41_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="18" slack="0"/>
<pin id="500" dir="0" index="1" bw="18" slack="0"/>
<pin id="501" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_41/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="p_Result_26_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="18" slack="0"/>
<pin id="507" dir="0" index="2" bw="6" slack="0"/>
<pin id="508" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_26/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="xor_ln786_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="underflow_3_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_3/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="xor_ln340_28_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_28/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="xor_ln340_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="or_ln340_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="select_ln340_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="18" slack="0"/>
<pin id="545" dir="0" index="2" bw="18" slack="0"/>
<pin id="546" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="select_ln388_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="18" slack="0"/>
<pin id="553" dir="0" index="2" bw="18" slack="0"/>
<pin id="554" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="select_ln340_28_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="18" slack="0"/>
<pin id="561" dir="0" index="2" bw="18" slack="0"/>
<pin id="562" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_28/3 "/>
</bind>
</comp>

<comp id="566" class="1005" name="trunc_ln36_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="4" slack="1"/>
<pin id="568" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln36 "/>
</bind>
</comp>

<comp id="571" class="1005" name="zext_ln43_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="18" slack="1"/>
<pin id="573" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln43 "/>
</bind>
</comp>

<comp id="579" class="1005" name="zext_ln43_2_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="18" slack="1"/>
<pin id="581" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln43_2 "/>
</bind>
</comp>

<comp id="587" class="1005" name="zext_ln43_3_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="18" slack="1"/>
<pin id="589" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln43_3 "/>
</bind>
</comp>

<comp id="595" class="1005" name="zext_ln43_4_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="18" slack="1"/>
<pin id="597" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln43_4 "/>
</bind>
</comp>

<comp id="603" class="1005" name="zext_ln43_5_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="18" slack="1"/>
<pin id="605" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln43_5 "/>
</bind>
</comp>

<comp id="611" class="1005" name="zext_ln43_6_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="18" slack="1"/>
<pin id="613" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln43_6 "/>
</bind>
</comp>

<comp id="619" class="1005" name="zext_ln43_7_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="18" slack="1"/>
<pin id="621" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln43_7 "/>
</bind>
</comp>

<comp id="627" class="1005" name="zext_ln43_8_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="18" slack="1"/>
<pin id="629" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln43_8 "/>
</bind>
</comp>

<comp id="635" class="1005" name="zext_ln43_9_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="18" slack="1"/>
<pin id="637" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln43_9 "/>
</bind>
</comp>

<comp id="643" class="1005" name="zext_ln43_10_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="18" slack="1"/>
<pin id="645" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln43_10 "/>
</bind>
</comp>

<comp id="651" class="1005" name="zext_ln43_11_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="4" slack="1"/>
<pin id="653" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln43_11 "/>
</bind>
</comp>

<comp id="656" class="1005" name="zext_ln36_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="4" slack="1"/>
<pin id="658" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln36 "/>
</bind>
</comp>

<comp id="661" class="1005" name="zext_ln43_12_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="4" slack="1"/>
<pin id="663" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln43_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="22" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="20" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="24" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="24" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="24" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="48" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="48" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="54" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="60" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="66" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="72" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="78" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="84" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="90" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="96" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="102" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="108" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="177"><net_src comp="122" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="178"><net_src comp="126" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="179"><net_src comp="130" pin="1"/><net_sink comp="162" pin=3"/></net>

<net id="180"><net_src comp="134" pin="1"/><net_sink comp="162" pin=4"/></net>

<net id="181"><net_src comp="138" pin="1"/><net_sink comp="162" pin=5"/></net>

<net id="182"><net_src comp="142" pin="1"/><net_sink comp="162" pin=6"/></net>

<net id="183"><net_src comp="146" pin="1"/><net_sink comp="162" pin=7"/></net>

<net id="184"><net_src comp="150" pin="1"/><net_sink comp="162" pin=8"/></net>

<net id="185"><net_src comp="154" pin="1"/><net_sink comp="162" pin=9"/></net>

<net id="186"><net_src comp="158" pin="1"/><net_sink comp="162" pin=10"/></net>

<net id="187"><net_src comp="118" pin="1"/><net_sink comp="162" pin=11"/></net>

<net id="192"><net_src comp="28" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="114" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="188" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="212"><net_src comp="26" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="213"><net_src comp="122" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="214"><net_src comp="126" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="215"><net_src comp="130" pin="1"/><net_sink comp="198" pin=3"/></net>

<net id="216"><net_src comp="134" pin="1"/><net_sink comp="198" pin=4"/></net>

<net id="217"><net_src comp="138" pin="1"/><net_sink comp="198" pin=5"/></net>

<net id="218"><net_src comp="142" pin="1"/><net_sink comp="198" pin=6"/></net>

<net id="219"><net_src comp="146" pin="1"/><net_sink comp="198" pin=7"/></net>

<net id="220"><net_src comp="150" pin="1"/><net_sink comp="198" pin=8"/></net>

<net id="221"><net_src comp="154" pin="1"/><net_sink comp="198" pin=9"/></net>

<net id="222"><net_src comp="158" pin="1"/><net_sink comp="198" pin=10"/></net>

<net id="223"><net_src comp="194" pin="1"/><net_sink comp="198" pin=11"/></net>

<net id="228"><net_src comp="30" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="114" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="224" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="248"><net_src comp="26" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="249"><net_src comp="122" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="250"><net_src comp="126" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="251"><net_src comp="130" pin="1"/><net_sink comp="234" pin=3"/></net>

<net id="252"><net_src comp="134" pin="1"/><net_sink comp="234" pin=4"/></net>

<net id="253"><net_src comp="138" pin="1"/><net_sink comp="234" pin=5"/></net>

<net id="254"><net_src comp="142" pin="1"/><net_sink comp="234" pin=6"/></net>

<net id="255"><net_src comp="146" pin="1"/><net_sink comp="234" pin=7"/></net>

<net id="256"><net_src comp="150" pin="1"/><net_sink comp="234" pin=8"/></net>

<net id="257"><net_src comp="154" pin="1"/><net_sink comp="234" pin=9"/></net>

<net id="258"><net_src comp="158" pin="1"/><net_sink comp="234" pin=10"/></net>

<net id="259"><net_src comp="230" pin="1"/><net_sink comp="234" pin=11"/></net>

<net id="264"><net_src comp="32" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="114" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="284"><net_src comp="26" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="285"><net_src comp="122" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="286"><net_src comp="126" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="287"><net_src comp="130" pin="1"/><net_sink comp="270" pin=3"/></net>

<net id="288"><net_src comp="134" pin="1"/><net_sink comp="270" pin=4"/></net>

<net id="289"><net_src comp="138" pin="1"/><net_sink comp="270" pin=5"/></net>

<net id="290"><net_src comp="142" pin="1"/><net_sink comp="270" pin=6"/></net>

<net id="291"><net_src comp="146" pin="1"/><net_sink comp="270" pin=7"/></net>

<net id="292"><net_src comp="150" pin="1"/><net_sink comp="270" pin=8"/></net>

<net id="293"><net_src comp="154" pin="1"/><net_sink comp="270" pin=9"/></net>

<net id="294"><net_src comp="158" pin="1"/><net_sink comp="270" pin=10"/></net>

<net id="295"><net_src comp="266" pin="1"/><net_sink comp="270" pin=11"/></net>

<net id="299"><net_src comp="162" pin="12"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="198" pin="12"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="296" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="34" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="304" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="36" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="322"><net_src comp="162" pin="12"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="198" pin="12"/><net_sink comp="318" pin=1"/></net>

<net id="329"><net_src comp="38" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="318" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="40" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="336"><net_src comp="324" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="42" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="310" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="332" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="310" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="324" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="310" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="42" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="324" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="350" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="367"><net_src comp="344" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="44" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="318" pin="2"/><net_sink comp="362" pin=2"/></net>

<net id="375"><net_src comp="338" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="46" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="318" pin="2"/><net_sink comp="370" pin=2"/></net>

<net id="383"><net_src comp="356" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="362" pin="3"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="370" pin="3"/><net_sink comp="378" pin=2"/></net>

<net id="389"><net_src comp="234" pin="12"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="270" pin="12"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="390" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="386" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="405"><net_src comp="34" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="394" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="36" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="412"><net_src comp="234" pin="12"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="270" pin="12"/><net_sink comp="408" pin=1"/></net>

<net id="419"><net_src comp="38" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="408" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="40" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="426"><net_src comp="414" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="42" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="400" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="422" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="400" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="414" pin="3"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="400" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="42" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="414" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="440" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="457"><net_src comp="434" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="44" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="408" pin="2"/><net_sink comp="452" pin=2"/></net>

<net id="465"><net_src comp="428" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="46" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="408" pin="2"/><net_sink comp="460" pin=2"/></net>

<net id="473"><net_src comp="446" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="452" pin="3"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="460" pin="3"/><net_sink comp="468" pin=2"/></net>

<net id="479"><net_src comp="378" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="468" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="476" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="480" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="495"><net_src comp="34" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="484" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="36" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="502"><net_src comp="468" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="378" pin="3"/><net_sink comp="498" pin=1"/></net>

<net id="509"><net_src comp="38" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="498" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="511"><net_src comp="40" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="516"><net_src comp="504" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="42" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="490" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="512" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="490" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="504" pin="3"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="490" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="42" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="504" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="530" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="547"><net_src comp="524" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="44" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="498" pin="2"/><net_sink comp="542" pin=2"/></net>

<net id="555"><net_src comp="518" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="46" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="498" pin="2"/><net_sink comp="550" pin=2"/></net>

<net id="563"><net_src comp="536" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="542" pin="3"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="550" pin="3"/><net_sink comp="558" pin=2"/></net>

<net id="569"><net_src comp="118" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="162" pin=11"/></net>

<net id="574"><net_src comp="122" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="577"><net_src comp="571" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="578"><net_src comp="571" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="582"><net_src comp="126" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="585"><net_src comp="579" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="586"><net_src comp="579" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="590"><net_src comp="130" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="162" pin=3"/></net>

<net id="592"><net_src comp="587" pin="1"/><net_sink comp="198" pin=3"/></net>

<net id="593"><net_src comp="587" pin="1"/><net_sink comp="234" pin=3"/></net>

<net id="594"><net_src comp="587" pin="1"/><net_sink comp="270" pin=3"/></net>

<net id="598"><net_src comp="134" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="162" pin=4"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="198" pin=4"/></net>

<net id="601"><net_src comp="595" pin="1"/><net_sink comp="234" pin=4"/></net>

<net id="602"><net_src comp="595" pin="1"/><net_sink comp="270" pin=4"/></net>

<net id="606"><net_src comp="138" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="162" pin=5"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="198" pin=5"/></net>

<net id="609"><net_src comp="603" pin="1"/><net_sink comp="234" pin=5"/></net>

<net id="610"><net_src comp="603" pin="1"/><net_sink comp="270" pin=5"/></net>

<net id="614"><net_src comp="142" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="162" pin=6"/></net>

<net id="616"><net_src comp="611" pin="1"/><net_sink comp="198" pin=6"/></net>

<net id="617"><net_src comp="611" pin="1"/><net_sink comp="234" pin=6"/></net>

<net id="618"><net_src comp="611" pin="1"/><net_sink comp="270" pin=6"/></net>

<net id="622"><net_src comp="146" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="162" pin=7"/></net>

<net id="624"><net_src comp="619" pin="1"/><net_sink comp="198" pin=7"/></net>

<net id="625"><net_src comp="619" pin="1"/><net_sink comp="234" pin=7"/></net>

<net id="626"><net_src comp="619" pin="1"/><net_sink comp="270" pin=7"/></net>

<net id="630"><net_src comp="150" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="162" pin=8"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="198" pin=8"/></net>

<net id="633"><net_src comp="627" pin="1"/><net_sink comp="234" pin=8"/></net>

<net id="634"><net_src comp="627" pin="1"/><net_sink comp="270" pin=8"/></net>

<net id="638"><net_src comp="154" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="162" pin=9"/></net>

<net id="640"><net_src comp="635" pin="1"/><net_sink comp="198" pin=9"/></net>

<net id="641"><net_src comp="635" pin="1"/><net_sink comp="234" pin=9"/></net>

<net id="642"><net_src comp="635" pin="1"/><net_sink comp="270" pin=9"/></net>

<net id="646"><net_src comp="158" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="162" pin=10"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="198" pin=10"/></net>

<net id="649"><net_src comp="643" pin="1"/><net_sink comp="234" pin=10"/></net>

<net id="650"><net_src comp="643" pin="1"/><net_sink comp="270" pin=10"/></net>

<net id="654"><net_src comp="194" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="198" pin=11"/></net>

<net id="659"><net_src comp="230" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="234" pin=11"/></net>

<net id="664"><net_src comp="266" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="270" pin=11"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_0_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_1_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_2_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_3_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_4_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_5_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_6_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_7_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_8_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_9_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_V_offset | {1 }
  - Chain level:
	State 1
		p_Val2_s : 1
		add_ln43 : 1
		zext_ln43_11 : 2
		p_Val2_32 : 3
		add_ln45 : 1
		zext_ln36 : 2
		p_Val2_35 : 3
		add_ln43_1 : 1
		zext_ln43_12 : 2
		p_Val2_2 : 3
	State 2
	State 3
		lhs_V_2 : 1
		rhs_V_2 : 1
		ret_V : 2
		p_Result_s : 3
		p_Val2_34 : 1
		p_Result_22 : 2
		xor_ln786_12 : 3
		underflow : 3
		xor_ln340_24 : 4
		xor_ln340_25 : 4
		or_ln340_12 : 4
		select_ln340_24 : 4
		select_ln388_12 : 3
		p_Val2_38 : 4
		lhs_V_3 : 1
		rhs_V_3 : 1
		ret_V_2 : 2
		p_Result_23 : 3
		p_Val2_37 : 1
		p_Result_24 : 2
		xor_ln786_13 : 3
		underflow_2 : 3
		xor_ln340_26 : 4
		xor_ln340_27 : 4
		or_ln340_13 : 4
		select_ln340_26 : 4
		select_ln388_13 : 3
		p_Val2_39 : 4
		lhs_V : 5
		rhs_V : 5
		ret_V_3 : 6
		p_Result_25 : 7
		p_Val2_41 : 5
		p_Result_26 : 6
		xor_ln786 : 7
		underflow_3 : 7
		xor_ln340_28 : 8
		xor_ln340 : 8
		or_ln340 : 8
		select_ln340 : 8
		select_ln388 : 7
		select_ln340_28 : 8
		ret_ln45 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |         grp_fu_162         |   334   |    73   |
|    mux   |         grp_fu_198         |   334   |    73   |
|          |         grp_fu_234         |   334   |    73   |
|          |         grp_fu_270         |   334   |    73   |
|----------|----------------------------|---------|---------|
|          |       add_ln43_fu_188      |    0    |    12   |
|          |       add_ln45_fu_224      |    0    |    12   |
|          |      add_ln43_1_fu_260     |    0    |    12   |
|          |        ret_V_fu_304        |    0    |    25   |
|    add   |      p_Val2_34_fu_318      |    0    |    25   |
|          |       ret_V_2_fu_394       |    0    |    25   |
|          |      p_Val2_37_fu_408      |    0    |    25   |
|          |       ret_V_3_fu_484       |    0    |    25   |
|          |      p_Val2_41_fu_498      |    0    |    25   |
|----------|----------------------------|---------|---------|
|          |   select_ln340_24_fu_362   |    0    |    18   |
|          |   select_ln388_12_fu_370   |    0    |    18   |
|          |      p_Val2_38_fu_378      |    0    |    18   |
|          |   select_ln340_26_fu_452   |    0    |    18   |
|  select  |   select_ln388_13_fu_460   |    0    |    18   |
|          |      p_Val2_39_fu_468      |    0    |    18   |
|          |     select_ln340_fu_542    |    0    |    18   |
|          |     select_ln388_fu_550    |    0    |    18   |
|          |   select_ln340_28_fu_558   |    0    |    18   |
|----------|----------------------------|---------|---------|
|          |     xor_ln786_12_fu_332    |    0    |    2    |
|          |     xor_ln340_24_fu_344    |    0    |    2    |
|          |     xor_ln340_25_fu_350    |    0    |    2    |
|          |     xor_ln786_13_fu_422    |    0    |    2    |
|    xor   |     xor_ln340_26_fu_434    |    0    |    2    |
|          |     xor_ln340_27_fu_440    |    0    |    2    |
|          |      xor_ln786_fu_512      |    0    |    2    |
|          |     xor_ln340_28_fu_524    |    0    |    2    |
|          |      xor_ln340_fu_530      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |      underflow_fu_338      |    0    |    2    |
|    and   |     underflow_2_fu_428     |    0    |    2    |
|          |     underflow_3_fu_518     |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |     or_ln340_12_fu_356     |    0    |    2    |
|    or    |     or_ln340_13_fu_446     |    0    |    2    |
|          |       or_ln340_fu_536      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          | x_V_offset_read_read_fu_48 |    0    |    0    |
|          |    x_0_V_read_read_fu_54   |    0    |    0    |
|          |    x_1_V_read_read_fu_60   |    0    |    0    |
|          |    x_2_V_read_read_fu_66   |    0    |    0    |
|          |    x_3_V_read_read_fu_72   |    0    |    0    |
|   read   |    x_4_V_read_read_fu_78   |    0    |    0    |
|          |    x_5_V_read_read_fu_84   |    0    |    0    |
|          |    x_6_V_read_read_fu_90   |    0    |    0    |
|          |    x_7_V_read_read_fu_96   |    0    |    0    |
|          |   x_8_V_read_read_fu_102   |    0    |    0    |
|          |   x_9_V_read_read_fu_108   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |        empty_fu_114        |    0    |    0    |
|          |      trunc_ln36_fu_118     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln43_fu_122      |    0    |    0    |
|          |     zext_ln43_2_fu_126     |    0    |    0    |
|          |     zext_ln43_3_fu_130     |    0    |    0    |
|          |     zext_ln43_4_fu_134     |    0    |    0    |
|          |     zext_ln43_5_fu_138     |    0    |    0    |
|          |     zext_ln43_6_fu_142     |    0    |    0    |
|   zext   |     zext_ln43_7_fu_146     |    0    |    0    |
|          |     zext_ln43_8_fu_150     |    0    |    0    |
|          |     zext_ln43_9_fu_154     |    0    |    0    |
|          |     zext_ln43_10_fu_158    |    0    |    0    |
|          |     zext_ln43_11_fu_194    |    0    |    0    |
|          |      zext_ln36_fu_230      |    0    |    0    |
|          |     zext_ln43_12_fu_266    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       lhs_V_2_fu_296       |    0    |    0    |
|          |       rhs_V_2_fu_300       |    0    |    0    |
|   sext   |       lhs_V_3_fu_386       |    0    |    0    |
|          |       rhs_V_3_fu_390       |    0    |    0    |
|          |        lhs_V_fu_476        |    0    |    0    |
|          |        rhs_V_fu_480        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      p_Result_s_fu_310     |    0    |    0    |
|          |     p_Result_22_fu_324     |    0    |    0    |
| bitselect|     p_Result_23_fu_400     |    0    |    0    |
|          |     p_Result_24_fu_414     |    0    |    0    |
|          |     p_Result_25_fu_490     |    0    |    0    |
|          |     p_Result_26_fu_504     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |   1336  |   670   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| trunc_ln36_reg_566 |    4   |
|  zext_ln36_reg_656 |    4   |
|zext_ln43_10_reg_643|   18   |
|zext_ln43_11_reg_651|    4   |
|zext_ln43_12_reg_661|    4   |
| zext_ln43_2_reg_579|   18   |
| zext_ln43_3_reg_587|   18   |
| zext_ln43_4_reg_595|   18   |
| zext_ln43_5_reg_603|   18   |
| zext_ln43_6_reg_611|   18   |
| zext_ln43_7_reg_619|   18   |
| zext_ln43_8_reg_627|   18   |
| zext_ln43_9_reg_635|   18   |
|  zext_ln43_reg_571 |   18   |
+--------------------+--------+
|        Total       |   196  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_162 |  p1  |   2  |  17  |   34   ||    9    |
| grp_fu_162 |  p2  |   2  |  17  |   34   ||    9    |
| grp_fu_162 |  p3  |   2  |  17  |   34   ||    9    |
| grp_fu_162 |  p4  |   2  |  17  |   34   ||    9    |
| grp_fu_162 |  p5  |   2  |  17  |   34   ||    9    |
| grp_fu_162 |  p6  |   2  |  17  |   34   ||    9    |
| grp_fu_162 |  p7  |   2  |  17  |   34   ||    9    |
| grp_fu_162 |  p8  |   2  |  17  |   34   ||    9    |
| grp_fu_162 |  p9  |   2  |  17  |   34   ||    9    |
| grp_fu_162 |  p10 |   2  |  17  |   34   ||    9    |
| grp_fu_162 |  p11 |   2  |   4  |    8   ||    9    |
| grp_fu_198 |  p1  |   2  |  17  |   34   ||    9    |
| grp_fu_198 |  p2  |   2  |  17  |   34   ||    9    |
| grp_fu_198 |  p3  |   2  |  17  |   34   ||    9    |
| grp_fu_198 |  p4  |   2  |  17  |   34   ||    9    |
| grp_fu_198 |  p5  |   2  |  17  |   34   ||    9    |
| grp_fu_198 |  p6  |   2  |  17  |   34   ||    9    |
| grp_fu_198 |  p7  |   2  |  17  |   34   ||    9    |
| grp_fu_198 |  p8  |   2  |  17  |   34   ||    9    |
| grp_fu_198 |  p9  |   2  |  17  |   34   ||    9    |
| grp_fu_198 |  p10 |   2  |  17  |   34   ||    9    |
| grp_fu_198 |  p11 |   2  |   3  |    6   ||    9    |
| grp_fu_234 |  p1  |   2  |  17  |   34   ||    9    |
| grp_fu_234 |  p2  |   2  |  17  |   34   ||    9    |
| grp_fu_234 |  p3  |   2  |  17  |   34   ||    9    |
| grp_fu_234 |  p4  |   2  |  17  |   34   ||    9    |
| grp_fu_234 |  p5  |   2  |  17  |   34   ||    9    |
| grp_fu_234 |  p6  |   2  |  17  |   34   ||    9    |
| grp_fu_234 |  p7  |   2  |  17  |   34   ||    9    |
| grp_fu_234 |  p8  |   2  |  17  |   34   ||    9    |
| grp_fu_234 |  p9  |   2  |  17  |   34   ||    9    |
| grp_fu_234 |  p10 |   2  |  17  |   34   ||    9    |
| grp_fu_234 |  p11 |   2  |   3  |    6   ||    9    |
| grp_fu_270 |  p1  |   2  |  17  |   34   ||    9    |
| grp_fu_270 |  p2  |   2  |  17  |   34   ||    9    |
| grp_fu_270 |  p3  |   2  |  17  |   34   ||    9    |
| grp_fu_270 |  p4  |   2  |  17  |   34   ||    9    |
| grp_fu_270 |  p5  |   2  |  17  |   34   ||    9    |
| grp_fu_270 |  p6  |   2  |  17  |   34   ||    9    |
| grp_fu_270 |  p7  |   2  |  17  |   34   ||    9    |
| grp_fu_270 |  p8  |   2  |  17  |   34   ||    9    |
| grp_fu_270 |  p9  |   2  |  17  |   34   ||    9    |
| grp_fu_270 |  p10 |   2  |  17  |   34   ||    9    |
| grp_fu_270 |  p11 |   2  |   3  |    6   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |  1386  ||  77.836 ||   396   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  1336  |   670  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   77   |    -   |   396  |
|  Register |    -   |   196  |    -   |
+-----------+--------+--------+--------+
|   Total   |   77   |  1532  |  1066  |
+-----------+--------+--------+--------+
