// Seed: 3926280762
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input tri1 id_2,
    input tri id_3
);
  tri  id_5;
  wire id_6;
  assign id_5 = 1;
  id_7(
      .id_0(1), .id_1(1'b0), .id_2(1), .id_3(id_1), .id_4(id_0)
  );
  wire id_8;
  assign id_6 = 1;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    input wire id_0
    , id_15,
    input wor id_1,
    input tri id_2,
    output supply1 id_3,
    input wire id_4,
    output wire id_5,
    input tri id_6,
    input tri1 id_7,
    output uwire id_8,
    output tri id_9,
    input wand id_10,
    output uwire id_11,
    input supply0 id_12,
    output supply0 id_13
);
  always @(1);
  module_0(
      id_0, id_6, id_4, id_4
  );
  assign id_8 = id_6;
  wire id_16;
endmodule
