Fitter report for simple_pipeline
Fri May 21 12:40:26 2021
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Dual Purpose and Dedicated Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. I/O Assignment Warnings
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Fitter RAM Summary
 23. |simple_pipeline|processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component|altsyncram_6qb1:auto_generated|altsyncram_4bd2:altsyncram1|ALTSYNCRAM
 24. |simple_pipeline|processor:processor|data_memory:data_memory|altsyncram:altsyncram_component|altsyncram_u2k1:auto_generated|altsyncram_mca2:altsyncram1|ALTSYNCRAM
 25. Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Fri May 21 12:40:26 2021       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; simple_pipeline                             ;
; Top-level Entity Name              ; simple_pipeline                             ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE30F23I7                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,653 / 28,848 ( 6 % )                      ;
;     Total combinational functions  ; 1,585 / 28,848 ( 5 % )                      ;
;     Dedicated logic registers      ; 625 / 28,848 ( 2 % )                        ;
; Total registers                    ; 625                                         ;
; Total pins                         ; 125 / 329 ( 38 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 49,152 / 608,256 ( 8 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE30F23I7                          ;                                       ;
; Use smart compilation                                                      ; On                                    ; Off                                   ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 100                                   ;                                       ;
; Router Timing Optimization Level                                           ; MAXIMUM                               ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; On                                    ; Off                                   ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Auto Packed Registers                                                      ; Normal                                ; Auto                                  ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                                    ; Off                                   ;
; Perform Register Duplication for Performance                               ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                                  ; On                                    ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; On                                    ; Off                                   ;
; Logic Cell Insertion - Logic Duplication                                   ; On                                    ; Auto                                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Power Optimization During Fitting                                          ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.10        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.4%      ;
;     Processor 3            ;   2.5%      ;
;     Processor 4            ;   2.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2514 ) ; 0.00 % ( 0 / 2514 )        ; 0.00 % ( 0 / 2514 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2514 ) ; 0.00 % ( 0 / 2514 )        ; 0.00 % ( 0 / 2514 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2218 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 286 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/momon/le3hw/simple_pipeline/output_files/simple_pipeline.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 1,653 / 28,848 ( 6 % )   ;
;     -- Combinational with no register       ; 1028                     ;
;     -- Register only                        ; 68                       ;
;     -- Combinational with a register        ; 557                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 974                      ;
;     -- 3 input functions                    ; 321                      ;
;     -- <=2 input functions                  ; 290                      ;
;     -- Register only                        ; 68                       ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 1444                     ;
;     -- arithmetic mode                      ; 141                      ;
;                                             ;                          ;
; Total registers*                            ; 625 / 30,421 ( 2 % )     ;
;     -- Dedicated logic registers            ; 625 / 28,848 ( 2 % )     ;
;     -- I/O registers                        ; 0 / 1,573 ( 0 % )        ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 125 / 1,803 ( 7 % )      ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 125 / 329 ( 38 % )       ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )           ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )           ;
;                                             ;                          ;
; M9Ks                                        ; 6 / 66 ( 9 % )           ;
; Total block memory bits                     ; 49,152 / 608,256 ( 8 % ) ;
; Total block memory implementation bits      ; 55,296 / 608,256 ( 9 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )          ;
; PLLs                                        ; 0 / 4 ( 0 % )            ;
; Global signals                              ; 2                        ;
;     -- Global clocks                        ; 2 / 20 ( 10 % )          ;
; JTAGs                                       ; 1 / 1 ( 100 % )          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 2.4% / 2.2% / 2.6%       ;
; Peak interconnect usage (total/H/V)         ; 20.6% / 20.9% / 20.3%    ;
; Maximum fan-out                             ; 420                      ;
; Highest non-global fan-out                  ; 199                      ;
; Total fan-out                               ; 7862                     ;
; Average fan-out                             ; 3.10                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                 ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                  ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                   ; Low                            ;
;                                             ;                      ;                       ;                                ;
; Total logic elements                        ; 1464 / 28848 ( 5 % ) ; 189 / 28848 ( < 1 % ) ; 0 / 28848 ( 0 % )              ;
;     -- Combinational with no register       ; 953                  ; 75                    ; 0                              ;
;     -- Register only                        ; 51                   ; 17                    ; 0                              ;
;     -- Combinational with a register        ; 460                  ; 97                    ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                       ;                                ;
;     -- 4 input functions                    ; 906                  ; 68                    ; 0                              ;
;     -- 3 input functions                    ; 259                  ; 62                    ; 0                              ;
;     -- <=2 input functions                  ; 248                  ; 42                    ; 0                              ;
;     -- Register only                        ; 51                   ; 17                    ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Logic elements by mode                      ;                      ;                       ;                                ;
;     -- normal mode                          ; 1280                 ; 164                   ; 0                              ;
;     -- arithmetic mode                      ; 133                  ; 8                     ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Total registers                             ; 511                  ; 114                   ; 0                              ;
;     -- Dedicated logic registers            ; 511 / 28848 ( 2 % )  ; 114 / 28848 ( < 1 % ) ; 0 / 28848 ( 0 % )              ;
;     -- I/O registers                        ; 0                    ; 0                     ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Total LABs:  partially or completely used   ; 112 / 1803 ( 6 % )   ; 18 / 1803 ( < 1 % )   ; 0 / 1803 ( 0 % )               ;
;                                             ;                      ;                       ;                                ;
; Virtual pins                                ; 0                    ; 0                     ; 0                              ;
; I/O pins                                    ; 125                  ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )      ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 49152                ; 0                     ; 0                              ;
; Total RAM block bits                        ; 55296                ; 0                     ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 6 / 66 ( 9 % )       ; 0 / 66 ( 0 % )        ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 2 / 24 ( 8 % )       ; 0 / 24 ( 0 % )        ; 0 / 24 ( 0 % )                 ;
;                                             ;                      ;                       ;                                ;
; Connections                                 ;                      ;                       ;                                ;
;     -- Input Connections                    ; 241                  ; 167                   ; 0                              ;
;     -- Registered Input Connections         ; 134                  ; 123                   ; 0                              ;
;     -- Output Connections                   ; 278                  ; 130                   ; 0                              ;
;     -- Registered Output Connections        ; 16                   ; 130                   ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Internal Connections                        ;                      ;                       ;                                ;
;     -- Total Connections                    ; 7062                 ; 1093                  ; 5                              ;
;     -- Registered Connections               ; 1960                 ; 742                   ; 0                              ;
;                                             ;                      ;                       ;                                ;
; External Connections                        ;                      ;                       ;                                ;
;     -- Top                                  ; 222                  ; 297                   ; 0                              ;
;     -- sld_hub:auto_hub                     ; 297                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                     ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Partition Interface                         ;                      ;                       ;                                ;
;     -- Input Ports                          ; 62                   ; 74                    ; 0                              ;
;     -- Output Ports                         ; 121                  ; 91                    ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                     ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Registered Ports                            ;                      ;                       ;                                ;
;     -- Registered Input Ports               ; 0                    ; 3                     ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 53                    ; 0                              ;
;                                             ;                      ;                       ;                                ;
; Port Connectivity                           ;                      ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 2                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 28                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 46                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 51                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 60                    ; 0                              ;
+---------------------------------------------+----------------------+-----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clock             ; B12   ; 7        ; 34           ; 43           ; 7            ; 421                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; exec              ; A20   ; 7        ; 59           ; 43           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; outside_input[0]  ; F13   ; 7        ; 45           ; 43           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; outside_input[10] ; F10   ; 8        ; 9            ; 43           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; outside_input[11] ; E10   ; 8        ; 32           ; 43           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; outside_input[12] ; D10   ; 8        ; 32           ; 43           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; outside_input[13] ; C10   ; 8        ; 29           ; 43           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; outside_input[14] ; B10   ; 8        ; 32           ; 43           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; outside_input[15] ; A10   ; 8        ; 32           ; 43           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; outside_input[1]  ; E13   ; 7        ; 41           ; 43           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; outside_input[2]  ; D13   ; 7        ; 45           ; 43           ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; outside_input[3]  ; C13   ; 7        ; 45           ; 43           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; outside_input[4]  ; B13   ; 7        ; 38           ; 43           ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; outside_input[5]  ; A13   ; 7        ; 38           ; 43           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; outside_input[6]  ; F11   ; 7        ; 36           ; 43           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; outside_input[7]  ; E11   ; 7        ; 36           ; 43           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; outside_input[8]  ; G11   ; 8        ; 27           ; 43           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; outside_input[9]  ; G10   ; 8        ; 11           ; 43           ; 28           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; reset             ; E15   ; 7        ; 54           ; 43           ; 21           ; 199                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; select_display[0] ; A14   ; 7        ; 41           ; 43           ; 14           ; 84                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; select_display[1] ; B14   ; 7        ; 38           ; 43           ; 0            ; 83                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; select_display[2] ; E14   ; 7        ; 48           ; 43           ; 7            ; 27                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; select_display[3] ; F14   ; 7        ; 63           ; 43           ; 28           ; 40                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; clock_out                ; A8    ; 8        ; 25           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; instruction_register[0]  ; B9    ; 8        ; 29           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_register[10] ; M3    ; 2        ; 0            ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_register[11] ; N1    ; 2        ; 0            ; 19           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_register[12] ; H11   ; 8        ; 20           ; 43           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_register[13] ; M2    ; 2        ; 0            ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_register[14] ; A9    ; 8        ; 32           ; 43           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_register[15] ; B7    ; 8        ; 25           ; 43           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_register[1]  ; J1    ; 1        ; 0            ; 28           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_register[2]  ; K8    ; 1        ; 0            ; 30           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_register[3]  ; N2    ; 2        ; 0            ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_register[4]  ; J3    ; 1        ; 0            ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_register[5]  ; M4    ; 2        ; 0            ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_register[6]  ; J2    ; 1        ; 0            ; 28           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_register[7]  ; H1    ; 1        ; 0            ; 28           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_register[8]  ; A7    ; 8        ; 25           ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; instruction_register[9]  ; H2    ; 1        ; 0            ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; l_out0[0]                ; U10   ; 3        ; 22           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_out0[1]                ; AA9   ; 3        ; 27           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_out0[2]                ; V10   ; 3        ; 20           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_out0[3]                ; AB9   ; 3        ; 27           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_out0[4]                ; AA10  ; 3        ; 34           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_out0[5]                ; W10   ; 3        ; 34           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_out0[6]                ; AB10  ; 3        ; 34           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_out0[7]                ; T9    ; 3        ; 14           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_out1[0]                ; Y8    ; 3        ; 18           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_out1[1]                ; V8    ; 3        ; 16           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_out1[2]                ; AA8   ; 3        ; 22           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_out1[3]                ; W8    ; 3        ; 16           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_out1[4]                ; U9    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_out1[5]                ; AB8   ; 3        ; 22           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_out1[6]                ; V9    ; 3        ; 20           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_out1[7]                ; AB7   ; 3        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_out2[0]                ; W7    ; 3        ; 14           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_out2[1]                ; U7    ; 3        ; 3            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_out2[2]                ; Y7    ; 3        ; 14           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_out2[3]                ; V7    ; 3        ; 7            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_out2[4]                ; T8    ; 3        ; 14           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_out2[5]                ; AA7   ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_out2[6]                ; U8    ; 3        ; 3            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_out2[7]                ; V6    ; 3        ; 1            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_out3[0]                ; V5    ; 3        ; 1            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_out3[1]                ; AA4   ; 3        ; 9            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_out3[2]                ; AA5   ; 3        ; 9            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_out3[3]                ; AB4   ; 3        ; 9            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_out3[4]                ; W6    ; 3        ; 7            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_out3[5]                ; AB5   ; 3        ; 9            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_out3[6]                ; Y6    ; 3        ; 5            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; l_out3[7]                ; AA3   ; 3        ; 7            ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; phase_out[0]             ; A4    ; 8        ; 9            ; 43           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; phase_out[1]             ; B3    ; 8        ; 5            ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; phase_out[2]             ; B4    ; 8        ; 7            ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; phase_out[3]             ; A5    ; 8        ; 14           ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; phase_out[4]             ; A6    ; 8        ; 25           ; 43           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; phase_out[5]             ; B6    ; 8        ; 22           ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; phase_out[6]             ; A3    ; 8        ; 5            ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; phase_out[7]             ; B5    ; 8        ; 11           ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r_out0[0]                ; R16   ; 4        ; 63           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r_out0[1]                ; AA15  ; 4        ; 43           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r_out0[2]                ; T16   ; 4        ; 63           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r_out0[3]                ; AB15  ; 4        ; 43           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r_out0[4]                ; AA16  ; 4        ; 45           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r_out0[5]                ; U16   ; 4        ; 61           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r_out0[6]                ; AB16  ; 4        ; 45           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r_out0[7]                ; U15   ; 4        ; 50           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r_out1[0]                ; AB14  ; 4        ; 38           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r_out1[1]                ; W14   ; 4        ; 48           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r_out1[2]                ; R15   ; 4        ; 65           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r_out1[3]                ; AA14  ; 4        ; 38           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r_out1[4]                ; V15   ; 4        ; 50           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r_out1[5]                ; T15   ; 4        ; 52           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r_out1[6]                ; W15   ; 4        ; 52           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r_out1[7]                ; T14   ; 4        ; 52           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r_out2[0]                ; AA13  ; 4        ; 38           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r_out2[1]                ; W13   ; 4        ; 43           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r_out2[2]                ; AB13  ; 4        ; 38           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r_out2[3]                ; Y13   ; 4        ; 43           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r_out2[4]                ; U14   ; 4        ; 50           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r_out2[5]                ; R14   ; 4        ; 65           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r_out2[6]                ; V14   ; 4        ; 50           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r_out2[7]                ; T13   ; 4        ; 45           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r_out3[0]                ; T12   ; 4        ; 45           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r_out3[1]                ; U11   ; 3        ; 29           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r_out3[2]                ; U12   ; 4        ; 43           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r_out3[3]                ; V11   ; 3        ; 34           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r_out3[4]                ; U13   ; 4        ; 50           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r_out3[5]                ; V12   ; 4        ; 41           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r_out3[6]                ; V13   ; 4        ; 48           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r_out3[7]                ; Y10   ; 3        ; 34           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; reset_out                ; B8    ; 8        ; 25           ; 43           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; selector_out[0]          ; AA19  ; 4        ; 56           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; selector_out[1]          ; AA18  ; 4        ; 54           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; selector_out[2]          ; AB19  ; 4        ; 59           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; selector_out[3]          ; Y17   ; 4        ; 61           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; selector_out[4]          ; AB17  ; 4        ; 54           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; selector_out[5]          ; W17   ; 4        ; 59           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; selector_out[6]          ; AA17  ; 4        ; 54           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; selector_out[7]          ; V16   ; 4        ; 61           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; selector_state[0]        ; C3    ; 8        ; 5            ; 43           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; selector_state[1]        ; C4    ; 8        ; 3            ; 43           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; selector_state[2]        ; E5    ; 8        ; 1            ; 43           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; selector_state[3]        ; E6    ; 8        ; 1            ; 43           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+--------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                       ;
+----------+------------------------------------------+--------------------------+--------------------------+---------------------------+
; Location ; Pin Name                                 ; Reserved As              ; User Signal Name         ; Pin Type                  ;
+----------+------------------------------------------+--------------------------+--------------------------+---------------------------+
; D1       ; DIFFIO_L8n, DATA1, ASDO                  ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~      ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L10p, FLASH_nCE, nCSO             ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~  ; Dual Purpose Pin          ;
; K6       ; nSTATUS                                  ; -                        ; -                        ; Dedicated Programming Pin ;
; K2       ; DCLK                                     ; As output driving ground ; ~ALTERA_DCLK~            ; Dual Purpose Pin          ;
; K1       ; DATA0                                    ; As input tri-stated      ; ~ALTERA_DATA0~           ; Dual Purpose Pin          ;
; K5       ; nCONFIG                                  ; -                        ; -                        ; Dedicated Programming Pin ;
; L5       ; TDI                                      ; -                        ; altera_reserved_tdi      ; JTAG Pin                  ;
; L2       ; TCK                                      ; -                        ; altera_reserved_tck      ; JTAG Pin                  ;
; L1       ; TMS                                      ; -                        ; altera_reserved_tms      ; JTAG Pin                  ;
; L4       ; TDO                                      ; -                        ; altera_reserved_tdo      ; JTAG Pin                  ;
; L3       ; nCE                                      ; -                        ; -                        ; Dedicated Programming Pin ;
; M18      ; CONF_DONE                                ; -                        ; -                        ; Dedicated Programming Pin ;
; M17      ; MSEL0                                    ; -                        ; -                        ; Dedicated Programming Pin ;
; L18      ; MSEL1                                    ; -                        ; -                        ; Dedicated Programming Pin ;
; L17      ; MSEL2                                    ; -                        ; -                        ; Dedicated Programming Pin ;
; K20      ; MSEL3                                    ; -                        ; -                        ; Dedicated Programming Pin ;
; K22      ; DIFFIO_R24n, nCEO                        ; Use as programming pin   ; ~ALTERA_nCEO~            ; Dual Purpose Pin          ;
; E14      ; DIFFIO_T38n, PADD3                       ; Use as regular IO        ; select_display[2]        ; Dual Purpose Pin          ;
; F13      ; DIFFIO_T37p, PADD4, DQS2T/CQ3T,DPCLK8    ; Use as regular IO        ; outside_input[0]         ; Dual Purpose Pin          ;
; C13      ; DIFFIO_T35n, PADD7                       ; Use as regular IO        ; outside_input[3]         ; Dual Purpose Pin          ;
; D13      ; DIFFIO_T35p, PADD8                       ; Use as regular IO        ; outside_input[2]         ; Dual Purpose Pin          ;
; A14      ; DIFFIO_T31n, PADD9                       ; Use as regular IO        ; select_display[0]        ; Dual Purpose Pin          ;
; B14      ; DIFFIO_T31p, PADD10                      ; Use as regular IO        ; select_display[1]        ; Dual Purpose Pin          ;
; A13      ; DIFFIO_T29n, PADD11                      ; Use as regular IO        ; outside_input[5]         ; Dual Purpose Pin          ;
; B13      ; DIFFIO_T29p, PADD12, DQS4T/CQ5T,DPCLK9   ; Use as regular IO        ; outside_input[4]         ; Dual Purpose Pin          ;
; E11      ; DIFFIO_T27n, PADD13                      ; Use as regular IO        ; outside_input[7]         ; Dual Purpose Pin          ;
; F11      ; DIFFIO_T27p, PADD14                      ; Use as regular IO        ; outside_input[6]         ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T25p, PADD15                      ; Use as regular IO        ; outside_input[14]        ; Dual Purpose Pin          ;
; A9       ; DIFFIO_T24n, PADD16                      ; Use as regular IO        ; instruction_register[14] ; Dual Purpose Pin          ;
; B9       ; DIFFIO_T24p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO        ; instruction_register[0]  ; Dual Purpose Pin          ;
; A8       ; DIFFIO_T20n, DATA2                       ; Use as regular IO        ; clock_out                ; Dual Purpose Pin          ;
; B8       ; DIFFIO_T20p, DATA3                       ; Use as regular IO        ; reset_out                ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T19n, PADD18                      ; Use as regular IO        ; instruction_register[8]  ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T19p, DATA4                       ; Use as regular IO        ; instruction_register[15] ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T18n, PADD19                      ; Use as regular IO        ; phase_out[4]             ; Dual Purpose Pin          ;
; B6       ; DIFFIO_T18p, DATA15                      ; Use as regular IO        ; phase_out[5]             ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T11p, DATA5                       ; Use as regular IO        ; phase_out[3]             ; Dual Purpose Pin          ;
; F10      ; DIFFIO_T8p, DATA6                        ; Use as regular IO        ; outside_input[10]        ; Dual Purpose Pin          ;
; B4       ; DIFFIO_T6p, DATA8                        ; Use as regular IO        ; phase_out[2]             ; Dual Purpose Pin          ;
; A3       ; DIFFIO_T4n, DATA10                       ; Use as regular IO        ; phase_out[6]             ; Dual Purpose Pin          ;
; B3       ; DIFFIO_T4p, DATA11                       ; Use as regular IO        ; phase_out[1]             ; Dual Purpose Pin          ;
; C4       ; DIFFIO_T3p, DATA12, DQS1T/CQ1T#,CDPCLK7  ; Use as regular IO        ; selector_state[1]        ; Dual Purpose Pin          ;
+----------+------------------------------------------+--------------------------+--------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 10 / 35 ( 29 % ) ; 2.5V          ; --           ;
; 2        ; 5 / 45 ( 11 % )  ; 2.5V          ; --           ;
; 3        ; 35 / 42 ( 83 % ) ; 2.5V          ; --           ;
; 4        ; 37 / 43 ( 86 % ) ; 2.5V          ; --           ;
; 5        ; 0 / 41 ( 0 % )   ; 2.5V          ; --           ;
; 6        ; 1 / 37 ( 3 % )   ; 2.5V          ; --           ;
; 7        ; 15 / 43 ( 35 % ) ; 2.5V          ; --           ;
; 8        ; 27 / 43 ( 63 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 534        ; 8        ; phase_out[6]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 529        ; 8        ; phase_out[0]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 518        ; 8        ; phase_out[3]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 501        ; 8        ; phase_out[4]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 499        ; 8        ; instruction_register[8]                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 497        ; 8        ; clock_out                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 487        ; 8        ; instruction_register[14]                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 485        ; 8        ; outside_input[15]                                         ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 481        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A12      ; 479        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 473        ; 7        ; outside_input[5]                                          ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 469        ; 7        ; select_display[0]                                         ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 458        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ; 448        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A17      ; 446        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 437        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ; 430        ; 7        ; exec                                                      ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A21      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 125        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 154        ; 3        ; l_out3[7]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA4      ; 158        ; 3        ; l_out3[1]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA5      ; 160        ; 3        ; l_out3[2]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA7      ; 173        ; 3        ; l_out2[5]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA8      ; 183        ; 3        ; l_out1[2]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA9      ; 189        ; 3        ; l_out0[1]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA10     ; 202        ; 3        ; l_out0[4]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA11     ; 204        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA12     ; 206        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA13     ; 208        ; 4        ; r_out2[0]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA14     ; 210        ; 4        ; r_out1[3]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA15     ; 220        ; 4        ; r_out0[1]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA16     ; 224        ; 4        ; r_out0[4]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA17     ; 243        ; 4        ; selector_out[6]                                           ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA18     ; 245        ; 4        ; selector_out[1]                                           ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA19     ; 252        ; 4        ; selector_out[0]                                           ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA20     ; 259        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA21     ; 274        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB3      ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB4      ; 159        ; 3        ; l_out3[3]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB5      ; 161        ; 3        ; l_out3[5]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB7      ; 174        ; 3        ; l_out1[7]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB8      ; 184        ; 3        ; l_out1[5]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB9      ; 190        ; 3        ; l_out0[3]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB10     ; 203        ; 3        ; l_out0[6]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB11     ; 205        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 207        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB13     ; 209        ; 4        ; r_out2[2]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB14     ; 211        ; 4        ; r_out1[0]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB15     ; 221        ; 4        ; r_out0[3]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB16     ; 225        ; 4        ; r_out0[6]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB17     ; 244        ; 4        ; selector_out[4]                                           ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB18     ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 253        ; 4        ; selector_out[2]                                           ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB20     ; 260        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB21     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B3       ; 535        ; 8        ; phase_out[1]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 530        ; 8        ; phase_out[2]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 523        ; 8        ; phase_out[7]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 502        ; 8        ; phase_out[5]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 500        ; 8        ; instruction_register[15]                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 498        ; 8        ; reset_out                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 488        ; 8        ; instruction_register[0]                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 486        ; 8        ; outside_input[14]                                         ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 482        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B12      ; 480        ; 7        ; clock                                                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 474        ; 7        ; outside_input[4]                                          ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 470        ; 7        ; select_display[1]                                         ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ; 459        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B16      ; 449        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B17      ; 447        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B21      ; 404        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 403        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 538        ; 8        ; selector_state[0]                                         ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ; 539        ; 8        ; selector_state[1]                                         ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 526        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 508        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 507        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C10      ; 491        ; 8        ; outside_input[13]                                         ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ; 460        ; 7        ; outside_input[3]                                          ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C17      ; 433        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 428        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 405        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 401        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 400        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 17         ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D2       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D6       ; 536        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D7       ; 527        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D10      ; 483        ; 8        ; outside_input[12]                                         ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D12      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D13      ; 461        ; 7        ; outside_input[2]                                          ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D14      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D15      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D17      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D19      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 407        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; D21      ; 395        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D22      ; 394        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 21         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ; 546        ; 8        ; selector_state[2]                                         ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E6       ; 545        ; 8        ; selector_state[3]                                         ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 537        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E9       ; 506        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E10      ; 484        ; 8        ; outside_input[11]                                         ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 477        ; 7        ; outside_input[7]                                          ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ; 476        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ; 468        ; 7        ; outside_input[1]                                          ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E14      ; 453        ; 7        ; select_display[2]                                         ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E15      ; 440        ; 7        ; reset                                                     ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E16      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E17      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E18      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E21      ; 388        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 26         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ; 542        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 531        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 544        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 525        ; 8        ; outside_input[10]                                         ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F11      ; 478        ; 7        ; outside_input[6]                                          ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F13      ; 457        ; 7        ; outside_input[0]                                          ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F14      ; 423        ; 7        ; select_display[3]                                         ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F15      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 410        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F19      ; 397        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 396        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 376        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 67         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G6       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G7       ; 543        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 532        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 547        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G10      ; 524        ; 8        ; outside_input[9]                                          ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G11      ; 492        ; 8        ; outside_input[8]                                          ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G13      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G15      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G16      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G17      ; 411        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ; 398        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 345        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G22      ; 344        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H1       ; 52         ; 1        ; instruction_register[7]                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H2       ; 51         ; 1        ; instruction_register[9]                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H5       ; 42         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H6       ; 19         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H8       ; 29         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H10      ; 512        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ; 511        ; 8        ; instruction_register[12]                                  ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; H12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H16      ; 393        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H17      ; 399        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 391        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H19      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H22      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J1       ; 55         ; 1        ; instruction_register[1]                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ; 54         ; 1        ; instruction_register[6]                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J3       ; 53         ; 1        ; instruction_register[4]                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J4       ; 50         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ; 38         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J6       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 45         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J8       ; 30         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J17      ; 392        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J18      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J20      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J21      ; 363        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J22      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 59         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K2       ; 58         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 60         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 41         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 46         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 44         ; 1        ; instruction_register[2]                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K18      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K20      ; 350        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 360        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 63         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; L2       ; 62         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; L3       ; 65         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 64         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; L5       ; 61         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; L6       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L8       ; 43         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ; 349        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 348        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L21      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L22      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 72         ; 2        ; instruction_register[13]                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M3       ; 75         ; 2        ; instruction_register[10]                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M4       ; 74         ; 2        ; instruction_register[5]                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M5       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 71         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M7       ; 105        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 106        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ; 337        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M17      ; 347        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 346        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ; 336        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M20      ; 335        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M21      ; 334        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M22      ; 333        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ; 77         ; 2        ; instruction_register[11]                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N2       ; 76         ; 2        ; instruction_register[3]                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N5       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ; 104        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N7       ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N8       ; 107        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N17      ; 329        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N18      ; 330        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 324        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 323        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N21      ; 332        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N22      ; 331        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P4       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P5       ; 103        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P6       ; 131        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P7       ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P15      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P17      ; 302        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P18      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 317        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P21      ; 320        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 319        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R5       ; 135        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R6       ; 136        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 137        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ; 268        ; 4        ; r_out2[5]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ; 269        ; 4        ; r_out1[2]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R16      ; 267        ; 4        ; r_out0[0]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R17      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R18      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R19      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R20      ; 305        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R21      ; 316        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ; 69         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T2       ; 68         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T3       ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T4       ; 134        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ; 133        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T7       ; 138        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T8       ; 166        ; 3        ; l_out2[4]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 167        ; 3        ; l_out0[7]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 176        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 177        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 226        ; 4        ; r_out3[0]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 227        ; 4        ; r_out2[7]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 240        ; 4        ; r_out1[7]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 241        ; 4        ; r_out1[5]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ; 266        ; 4        ; r_out0[2]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T17      ; 277        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T18      ; 278        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 343        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 342        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U1       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ; 145        ; 3        ; l_out2[1]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U8       ; 146        ; 3        ; l_out2[6]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U9       ; 170        ; 3        ; l_out1[4]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U10      ; 182        ; 3        ; l_out0[0]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U11      ; 191        ; 3        ; r_out3[1]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U12      ; 222        ; 4        ; r_out3[2]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U13      ; 233        ; 4        ; r_out3[4]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U14      ; 235        ; 4        ; r_out2[4]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U15      ; 236        ; 4        ; r_out0[7]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U16      ; 262        ; 4        ; r_out0[5]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; U17      ; 263        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U18      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U19      ; 291        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 290        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V3       ; 130        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 129        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 142        ; 3        ; l_out3[0]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V6       ; 141        ; 3        ; l_out2[7]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V7       ; 157        ; 3        ; l_out2[3]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V8       ; 171        ; 3        ; l_out1[1]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V9       ; 178        ; 3        ; l_out1[6]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V10      ; 179        ; 3        ; l_out0[2]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V11      ; 199        ; 3        ; r_out3[3]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V12      ; 213        ; 4        ; r_out3[5]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V13      ; 228        ; 4        ; r_out3[6]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V14      ; 234        ; 4        ; r_out2[6]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V15      ; 237        ; 4        ; r_out1[4]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V16      ; 261        ; 4        ; selector_out[7]                                           ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; V17      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 111        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 110        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W5       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W6       ; 156        ; 3        ; l_out3[4]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; W7       ; 168        ; 3        ; l_out2[0]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; W8       ; 172        ; 3        ; l_out1[3]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; W9       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W10      ; 200        ; 3        ; l_out0[5]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; W11      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W12      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W13      ; 218        ; 4        ; r_out2[1]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; W14      ; 229        ; 4        ; r_out1[1]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; W15      ; 239        ; 4        ; r_out1[6]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; W16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W17      ; 257        ; 4        ; selector_out[5]                                           ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; W18      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W19      ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; W20      ; 280        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 113        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y2       ; 112        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y3       ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y6       ; 152        ; 3        ; l_out3[6]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y7       ; 169        ; 3        ; l_out2[2]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y8       ; 175        ; 3        ; l_out1[0]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 201        ; 3        ; r_out3[7]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 219        ; 4        ; r_out2[3]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y14      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y17      ; 258        ; 4        ; selector_out[3]                                           ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y21      ; 289        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y22      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------+
; I/O Assignment Warnings                                  ;
+--------------------------+-------------------------------+
; Pin Name                 ; Reason                        ;
+--------------------------+-------------------------------+
; selector_state[0]        ; Incomplete set of assignments ;
; selector_state[1]        ; Incomplete set of assignments ;
; selector_state[2]        ; Incomplete set of assignments ;
; selector_state[3]        ; Incomplete set of assignments ;
; clock_out                ; Incomplete set of assignments ;
; reset_out                ; Incomplete set of assignments ;
; l_out0[0]                ; Incomplete set of assignments ;
; l_out0[1]                ; Incomplete set of assignments ;
; l_out0[2]                ; Incomplete set of assignments ;
; l_out0[3]                ; Incomplete set of assignments ;
; l_out0[4]                ; Incomplete set of assignments ;
; l_out0[5]                ; Incomplete set of assignments ;
; l_out0[6]                ; Incomplete set of assignments ;
; l_out0[7]                ; Incomplete set of assignments ;
; l_out1[0]                ; Incomplete set of assignments ;
; l_out1[1]                ; Incomplete set of assignments ;
; l_out1[2]                ; Incomplete set of assignments ;
; l_out1[3]                ; Incomplete set of assignments ;
; l_out1[4]                ; Incomplete set of assignments ;
; l_out1[5]                ; Incomplete set of assignments ;
; l_out1[6]                ; Incomplete set of assignments ;
; l_out1[7]                ; Incomplete set of assignments ;
; l_out2[0]                ; Incomplete set of assignments ;
; l_out2[1]                ; Incomplete set of assignments ;
; l_out2[2]                ; Incomplete set of assignments ;
; l_out2[3]                ; Incomplete set of assignments ;
; l_out2[4]                ; Incomplete set of assignments ;
; l_out2[5]                ; Incomplete set of assignments ;
; l_out2[6]                ; Incomplete set of assignments ;
; l_out2[7]                ; Incomplete set of assignments ;
; l_out3[0]                ; Incomplete set of assignments ;
; l_out3[1]                ; Incomplete set of assignments ;
; l_out3[2]                ; Incomplete set of assignments ;
; l_out3[3]                ; Incomplete set of assignments ;
; l_out3[4]                ; Incomplete set of assignments ;
; l_out3[5]                ; Incomplete set of assignments ;
; l_out3[6]                ; Incomplete set of assignments ;
; l_out3[7]                ; Incomplete set of assignments ;
; r_out0[0]                ; Incomplete set of assignments ;
; r_out0[1]                ; Incomplete set of assignments ;
; r_out0[2]                ; Incomplete set of assignments ;
; r_out0[3]                ; Incomplete set of assignments ;
; r_out0[4]                ; Incomplete set of assignments ;
; r_out0[5]                ; Incomplete set of assignments ;
; r_out0[6]                ; Incomplete set of assignments ;
; r_out0[7]                ; Incomplete set of assignments ;
; r_out1[0]                ; Incomplete set of assignments ;
; r_out1[1]                ; Incomplete set of assignments ;
; r_out1[2]                ; Incomplete set of assignments ;
; r_out1[3]                ; Incomplete set of assignments ;
; r_out1[4]                ; Incomplete set of assignments ;
; r_out1[5]                ; Incomplete set of assignments ;
; r_out1[6]                ; Incomplete set of assignments ;
; r_out1[7]                ; Incomplete set of assignments ;
; r_out2[0]                ; Incomplete set of assignments ;
; r_out2[1]                ; Incomplete set of assignments ;
; r_out2[2]                ; Incomplete set of assignments ;
; r_out2[3]                ; Incomplete set of assignments ;
; r_out2[4]                ; Incomplete set of assignments ;
; r_out2[5]                ; Incomplete set of assignments ;
; r_out2[6]                ; Incomplete set of assignments ;
; r_out2[7]                ; Incomplete set of assignments ;
; r_out3[0]                ; Incomplete set of assignments ;
; r_out3[1]                ; Incomplete set of assignments ;
; r_out3[2]                ; Incomplete set of assignments ;
; r_out3[3]                ; Incomplete set of assignments ;
; r_out3[4]                ; Incomplete set of assignments ;
; r_out3[5]                ; Incomplete set of assignments ;
; r_out3[6]                ; Incomplete set of assignments ;
; r_out3[7]                ; Incomplete set of assignments ;
; selector_out[0]          ; Incomplete set of assignments ;
; selector_out[1]          ; Incomplete set of assignments ;
; selector_out[2]          ; Incomplete set of assignments ;
; selector_out[3]          ; Incomplete set of assignments ;
; selector_out[4]          ; Incomplete set of assignments ;
; selector_out[5]          ; Incomplete set of assignments ;
; selector_out[6]          ; Incomplete set of assignments ;
; selector_out[7]          ; Incomplete set of assignments ;
; phase_out[0]             ; Incomplete set of assignments ;
; phase_out[1]             ; Incomplete set of assignments ;
; phase_out[2]             ; Incomplete set of assignments ;
; phase_out[3]             ; Incomplete set of assignments ;
; phase_out[4]             ; Incomplete set of assignments ;
; phase_out[5]             ; Incomplete set of assignments ;
; phase_out[6]             ; Incomplete set of assignments ;
; phase_out[7]             ; Incomplete set of assignments ;
; instruction_register[0]  ; Incomplete set of assignments ;
; instruction_register[1]  ; Incomplete set of assignments ;
; instruction_register[2]  ; Incomplete set of assignments ;
; instruction_register[3]  ; Incomplete set of assignments ;
; instruction_register[4]  ; Incomplete set of assignments ;
; instruction_register[5]  ; Incomplete set of assignments ;
; instruction_register[6]  ; Incomplete set of assignments ;
; instruction_register[7]  ; Incomplete set of assignments ;
; instruction_register[8]  ; Incomplete set of assignments ;
; instruction_register[9]  ; Incomplete set of assignments ;
; instruction_register[10] ; Incomplete set of assignments ;
; instruction_register[11] ; Incomplete set of assignments ;
; instruction_register[12] ; Incomplete set of assignments ;
; instruction_register[13] ; Incomplete set of assignments ;
; instruction_register[14] ; Incomplete set of assignments ;
; instruction_register[15] ; Incomplete set of assignments ;
; clock                    ; Incomplete set of assignments ;
; reset                    ; Incomplete set of assignments ;
; select_display[3]        ; Incomplete set of assignments ;
; select_display[0]        ; Incomplete set of assignments ;
; select_display[1]        ; Incomplete set of assignments ;
; outside_input[0]         ; Incomplete set of assignments ;
; outside_input[5]         ; Incomplete set of assignments ;
; outside_input[6]         ; Incomplete set of assignments ;
; outside_input[7]         ; Incomplete set of assignments ;
; outside_input[8]         ; Incomplete set of assignments ;
; outside_input[15]        ; Incomplete set of assignments ;
; outside_input[13]        ; Incomplete set of assignments ;
; outside_input[14]        ; Incomplete set of assignments ;
; outside_input[1]         ; Incomplete set of assignments ;
; outside_input[3]         ; Incomplete set of assignments ;
; outside_input[2]         ; Incomplete set of assignments ;
; outside_input[4]         ; Incomplete set of assignments ;
; outside_input[9]         ; Incomplete set of assignments ;
; outside_input[10]        ; Incomplete set of assignments ;
; outside_input[11]        ; Incomplete set of assignments ;
; outside_input[12]        ; Incomplete set of assignments ;
; select_display[2]        ; Incomplete set of assignments ;
; exec                     ; Incomplete set of assignments ;
; instruction_register[0]  ; Missing location assignment   ;
; instruction_register[1]  ; Missing location assignment   ;
; instruction_register[2]  ; Missing location assignment   ;
; instruction_register[3]  ; Missing location assignment   ;
; instruction_register[4]  ; Missing location assignment   ;
; instruction_register[5]  ; Missing location assignment   ;
; instruction_register[6]  ; Missing location assignment   ;
; instruction_register[7]  ; Missing location assignment   ;
; instruction_register[8]  ; Missing location assignment   ;
; instruction_register[9]  ; Missing location assignment   ;
; instruction_register[10] ; Missing location assignment   ;
; instruction_register[11] ; Missing location assignment   ;
; instruction_register[12] ; Missing location assignment   ;
; instruction_register[13] ; Missing location assignment   ;
; instruction_register[14] ; Missing location assignment   ;
; instruction_register[15] ; Missing location assignment   ;
+--------------------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                         ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |simple_pipeline                                                                                                                        ; 1653 (1)    ; 625 (0)                   ; 0 (0)         ; 49152       ; 6    ; 0            ; 0       ; 0         ; 125  ; 0            ; 1028 (1)     ; 68 (0)            ; 557 (0)          ; |simple_pipeline                                                                                                                                                                                                                                                                                                                                            ; simple_pipeline                   ; work         ;
;    |character_display:phase_display|                                                                                                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |simple_pipeline|character_display:phase_display                                                                                                                                                                                                                                                                                                            ; character_display                 ; work         ;
;    |display_for_16bit:display_for_16bit|                                                                                                ; 232 (176)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 175 (119)    ; 0 (0)             ; 57 (57)          ; |simple_pipeline|display_for_16bit:display_for_16bit                                                                                                                                                                                                                                                                                                        ; display_for_16bit                 ; work         ;
;       |character_display:l_display0|                                                                                                    ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |simple_pipeline|display_for_16bit:display_for_16bit|character_display:l_display0                                                                                                                                                                                                                                                                           ; character_display                 ; work         ;
;       |character_display:l_display1|                                                                                                    ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |simple_pipeline|display_for_16bit:display_for_16bit|character_display:l_display1                                                                                                                                                                                                                                                                           ; character_display                 ; work         ;
;       |character_display:l_display2|                                                                                                    ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |simple_pipeline|display_for_16bit:display_for_16bit|character_display:l_display2                                                                                                                                                                                                                                                                           ; character_display                 ; work         ;
;       |character_display:l_display3|                                                                                                    ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |simple_pipeline|display_for_16bit:display_for_16bit|character_display:l_display3                                                                                                                                                                                                                                                                           ; character_display                 ; work         ;
;       |character_display:r_display0|                                                                                                    ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |simple_pipeline|display_for_16bit:display_for_16bit|character_display:r_display0                                                                                                                                                                                                                                                                           ; character_display                 ; work         ;
;       |character_display:r_display1|                                                                                                    ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |simple_pipeline|display_for_16bit:display_for_16bit|character_display:r_display1                                                                                                                                                                                                                                                                           ; character_display                 ; work         ;
;       |character_display:r_display2|                                                                                                    ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |simple_pipeline|display_for_16bit:display_for_16bit|character_display:r_display2                                                                                                                                                                                                                                                                           ; character_display                 ; work         ;
;       |character_display:r_display3|                                                                                                    ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |simple_pipeline|display_for_16bit:display_for_16bit|character_display:r_display3                                                                                                                                                                                                                                                                           ; character_display                 ; work         ;
;    |processor:processor|                                                                                                                ; 1287 (0)    ; 511 (0)                   ; 0 (0)         ; 49152       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 776 (0)      ; 51 (0)            ; 460 (0)          ; |simple_pipeline|processor:processor                                                                                                                                                                                                                                                                                                                        ; processor                         ; work         ;
;       |data_memory:data_memory|                                                                                                         ; 81 (0)      ; 49 (0)                    ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 7 (0)             ; 42 (0)           ; |simple_pipeline|processor:processor|data_memory:data_memory                                                                                                                                                                                                                                                                                                ; data_memory                       ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 81 (0)      ; 49 (0)                    ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 7 (0)             ; 42 (0)           ; |simple_pipeline|processor:processor|data_memory:data_memory|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;             |altsyncram_u2k1:auto_generated|                                                                                            ; 81 (0)      ; 49 (0)                    ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 7 (0)             ; 42 (0)           ; |simple_pipeline|processor:processor|data_memory:data_memory|altsyncram:altsyncram_component|altsyncram_u2k1:auto_generated                                                                                                                                                                                                                                 ; altsyncram_u2k1                   ; work         ;
;                |altsyncram_mca2:altsyncram1|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_pipeline|processor:processor|data_memory:data_memory|altsyncram:altsyncram_component|altsyncram_u2k1:auto_generated|altsyncram_mca2:altsyncram1                                                                                                                                                                                                     ; altsyncram_mca2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 81 (62)     ; 49 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (21)      ; 7 (7)             ; 42 (34)          ; |simple_pipeline|processor:processor|data_memory:data_memory|altsyncram:altsyncram_component|altsyncram_u2k1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                       ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                               ; 19 (19)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 8 (8)            ; |simple_pipeline|processor:processor|data_memory:data_memory|altsyncram:altsyncram_component|altsyncram_u2k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                 ; sld_rom_sr                        ; work         ;
;       |decode_p2:decode|                                                                                                                ; 209 (0)     ; 165 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (0)       ; 21 (0)            ; 144 (0)          ; |simple_pipeline|processor:processor|decode_p2:decode                                                                                                                                                                                                                                                                                                       ; decode_p2                         ; work         ;
;          |control_unit:control_unit|                                                                                                    ; 52 (8)      ; 36 (3)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (5)       ; 0 (0)             ; 36 (3)           ; |simple_pipeline|processor:processor|decode_p2:decode|control_unit:control_unit                                                                                                                                                                                                                                                                             ; control_unit                      ; work         ;
;             |chattering:chattering|                                                                                                     ; 44 (44)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 33 (33)          ; |simple_pipeline|processor:processor|decode_p2:decode|control_unit:control_unit|chattering:chattering                                                                                                                                                                                                                                                       ; chattering                        ; work         ;
;          |hazard_unit:hazard_unit|                                                                                                      ; 10 (10)     ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 1 (1)            ; |simple_pipeline|processor:processor|decode_p2:decode|hazard_unit:hazard_unit                                                                                                                                                                                                                                                                               ; hazard_unit                       ; work         ;
;          |register_file:register_file|                                                                                                  ; 147 (147)   ; 128 (128)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 21 (21)           ; 107 (107)        ; |simple_pipeline|processor:processor|decode_p2:decode|register_file:register_file                                                                                                                                                                                                                                                                           ; register_file                     ; work         ;
;       |ex_mem:ex_mem|                                                                                                                   ; 48 (48)     ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 45 (45)          ; |simple_pipeline|processor:processor|ex_mem:ex_mem                                                                                                                                                                                                                                                                                                          ; ex_mem                            ; work         ;
;       |execute_p3:execute|                                                                                                              ; 525 (17)    ; 49 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 473 (1)      ; 0 (0)             ; 52 (16)          ; |simple_pipeline|processor:processor|execute_p3:execute                                                                                                                                                                                                                                                                                                     ; execute_p3                        ; work         ;
;          |alu:a|                                                                                                                        ; 402 (402)   ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 391 (391)    ; 0 (0)             ; 11 (11)          ; |simple_pipeline|processor:processor|execute_p3:execute|alu:a                                                                                                                                                                                                                                                                                               ; alu                               ; work         ;
;          |mux4:alu_src_middle_mux_b|                                                                                                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |simple_pipeline|processor:processor|execute_p3:execute|mux4:alu_src_middle_mux_b                                                                                                                                                                                                                                                                           ; mux4                              ; work         ;
;          |mux4:alu_src_mux_a|                                                                                                           ; 54 (54)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 0 (0)             ; 18 (18)          ; |simple_pipeline|processor:processor|execute_p3:execute|mux4:alu_src_mux_a                                                                                                                                                                                                                                                                                  ; mux4                              ; work         ;
;          |mux4:alu_src_mux_b|                                                                                                           ; 51 (51)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (45)      ; 0 (0)             ; 6 (6)            ; |simple_pipeline|processor:processor|execute_p3:execute|mux4:alu_src_mux_b                                                                                                                                                                                                                                                                                  ; mux4                              ; work         ;
;       |fetch_p1:fetch|                                                                                                                  ; 66 (66)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 16 (16)           ; 16 (16)          ; |simple_pipeline|processor:processor|fetch_p1:fetch                                                                                                                                                                                                                                                                                                         ; fetch_p1                          ; work         ;
;       |forwarding_unit:forwarding_unit|                                                                                                 ; 20 (17)     ; 6 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 6 (3)            ; |simple_pipeline|processor:processor|forwarding_unit:forwarding_unit                                                                                                                                                                                                                                                                                        ; forwarding_unit                   ; work         ;
;          |mux2:rt_wb_mux|                                                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |simple_pipeline|processor:processor|forwarding_unit:forwarding_unit|mux2:rt_wb_mux                                                                                                                                                                                                                                                                         ; mux2                              ; work         ;
;       |id_ex:id_ex|                                                                                                                     ; 217 (217)   ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 128 (128)    ; 0 (0)             ; 89 (89)          ; |simple_pipeline|processor:processor|id_ex:id_ex                                                                                                                                                                                                                                                                                                            ; id_ex                             ; work         ;
;       |if_id:if_id|                                                                                                                     ; 34 (34)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 32 (32)          ; |simple_pipeline|processor:processor|if_id:if_id                                                                                                                                                                                                                                                                                                            ; if_id                             ; work         ;
;       |instruction_memory:instruction_memory|                                                                                           ; 79 (0)      ; 48 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 7 (0)             ; 41 (0)           ; |simple_pipeline|processor:processor|instruction_memory:instruction_memory                                                                                                                                                                                                                                                                                  ; instruction_memory                ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 79 (0)      ; 48 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 7 (0)             ; 41 (0)           ; |simple_pipeline|processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;             |altsyncram_6qb1:auto_generated|                                                                                            ; 79 (0)      ; 48 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 7 (0)             ; 41 (0)           ; |simple_pipeline|processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component|altsyncram_6qb1:auto_generated                                                                                                                                                                                                                   ; altsyncram_6qb1                   ; work         ;
;                |altsyncram_4bd2:altsyncram1|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |simple_pipeline|processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component|altsyncram_6qb1:auto_generated|altsyncram_4bd2:altsyncram1                                                                                                                                                                                       ; altsyncram_4bd2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 79 (61)     ; 48 (40)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (21)      ; 7 (7)             ; 41 (33)          ; |simple_pipeline|processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component|altsyncram_6qb1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                               ; 18 (18)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 8 (8)            ; |simple_pipeline|processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component|altsyncram_6qb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                   ; sld_rom_sr                        ; work         ;
;       |mem_wb:mem_wb|                                                                                                                   ; 41 (41)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 40 (40)          ; |simple_pipeline|processor:processor|mem_wb:mem_wb                                                                                                                                                                                                                                                                                                          ; mem_wb                            ; work         ;
;       |write_back_p5:write_back|                                                                                                        ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 2 (0)            ; |simple_pipeline|processor:processor|write_back_p5:write_back                                                                                                                                                                                                                                                                                               ; write_back_p5                     ; work         ;
;          |mux2:data_for_res_mux|                                                                                                        ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 2 (2)            ; |simple_pipeline|processor:processor|write_back_p5:write_back|mux2:data_for_res_mux                                                                                                                                                                                                                                                                         ; mux2                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 189 (1)     ; 114 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (1)       ; 17 (0)            ; 97 (0)           ; |simple_pipeline|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 188 (0)     ; 114 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (0)       ; 17 (0)            ; 97 (0)           ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 188 (0)     ; 114 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (0)       ; 17 (0)            ; 97 (0)           ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 188 (7)     ; 114 (6)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (1)       ; 17 (4)            ; 97 (0)           ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 183 (0)     ; 108 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 73 (0)       ; 13 (0)            ; 97 (0)           ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 183 (142)   ; 108 (80)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 73 (60)      ; 13 (11)           ; 97 (72)          ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 20 (20)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 9 (9)            ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 17 (17)          ; |simple_pipeline|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                      ;
+--------------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name                     ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------------------------+----------+---------------+---------------+-----------------------+-----+------+
; selector_state[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; selector_state[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; selector_state[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; selector_state[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clock_out                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; reset_out                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; l_out0[0]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; l_out0[1]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; l_out0[2]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; l_out0[3]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; l_out0[4]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; l_out0[5]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; l_out0[6]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; l_out0[7]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; l_out1[0]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; l_out1[1]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; l_out1[2]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; l_out1[3]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; l_out1[4]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; l_out1[5]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; l_out1[6]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; l_out1[7]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; l_out2[0]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; l_out2[1]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; l_out2[2]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; l_out2[3]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; l_out2[4]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; l_out2[5]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; l_out2[6]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; l_out2[7]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; l_out3[0]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; l_out3[1]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; l_out3[2]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; l_out3[3]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; l_out3[4]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; l_out3[5]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; l_out3[6]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; l_out3[7]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r_out0[0]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r_out0[1]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r_out0[2]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r_out0[3]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r_out0[4]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r_out0[5]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r_out0[6]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r_out0[7]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r_out1[0]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r_out1[1]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r_out1[2]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r_out1[3]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r_out1[4]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r_out1[5]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r_out1[6]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r_out1[7]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r_out2[0]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r_out2[1]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r_out2[2]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r_out2[3]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r_out2[4]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r_out2[5]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r_out2[6]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r_out2[7]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r_out3[0]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r_out3[1]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r_out3[2]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r_out3[3]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r_out3[4]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r_out3[5]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r_out3[6]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r_out3[7]                ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; selector_out[0]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; selector_out[1]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; selector_out[2]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; selector_out[3]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; selector_out[4]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; selector_out[5]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; selector_out[6]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; selector_out[7]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; phase_out[0]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; phase_out[1]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; phase_out[2]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; phase_out[3]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; phase_out[4]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; phase_out[5]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; phase_out[6]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; phase_out[7]             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_register[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_register[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_register[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_register[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_register[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_register[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_register[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_register[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_register[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_register[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_register[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_register[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_register[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_register[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_register[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; instruction_register[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clock                    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; reset                    ; Input    ; --            ; (6) 1211 ps   ; --                    ; --  ; --   ;
; select_display[3]        ; Input    ; (6) 1211 ps   ; --            ; --                    ; --  ; --   ;
; select_display[0]        ; Input    ; --            ; (6) 1211 ps   ; --                    ; --  ; --   ;
; select_display[1]        ; Input    ; (6) 1211 ps   ; --            ; --                    ; --  ; --   ;
; outside_input[0]         ; Input    ; (6) 1211 ps   ; (6) 1211 ps   ; --                    ; --  ; --   ;
; outside_input[5]         ; Input    ; (6) 1211 ps   ; (6) 1211 ps   ; --                    ; --  ; --   ;
; outside_input[6]         ; Input    ; (6) 1211 ps   ; (6) 1211 ps   ; --                    ; --  ; --   ;
; outside_input[7]         ; Input    ; (6) 1211 ps   ; (6) 1211 ps   ; --                    ; --  ; --   ;
; outside_input[8]         ; Input    ; (6) 1211 ps   ; (6) 1211 ps   ; --                    ; --  ; --   ;
; outside_input[15]        ; Input    ; (6) 1211 ps   ; (6) 1211 ps   ; --                    ; --  ; --   ;
; outside_input[13]        ; Input    ; (6) 1211 ps   ; (6) 1211 ps   ; --                    ; --  ; --   ;
; outside_input[14]        ; Input    ; (6) 1211 ps   ; (6) 1211 ps   ; --                    ; --  ; --   ;
; outside_input[1]         ; Input    ; (6) 1211 ps   ; (6) 1211 ps   ; --                    ; --  ; --   ;
; outside_input[3]         ; Input    ; (6) 1211 ps   ; (6) 1211 ps   ; --                    ; --  ; --   ;
; outside_input[2]         ; Input    ; (6) 1211 ps   ; (6) 1211 ps   ; --                    ; --  ; --   ;
; outside_input[4]         ; Input    ; (6) 1211 ps   ; (6) 1211 ps   ; --                    ; --  ; --   ;
; outside_input[9]         ; Input    ; (6) 1211 ps   ; (6) 1211 ps   ; --                    ; --  ; --   ;
; outside_input[10]        ; Input    ; (6) 1211 ps   ; (6) 1211 ps   ; --                    ; --  ; --   ;
; outside_input[11]        ; Input    ; (6) 1211 ps   ; (6) 1211 ps   ; --                    ; --  ; --   ;
; outside_input[12]        ; Input    ; (6) 1211 ps   ; (6) 1211 ps   ; --                    ; --  ; --   ;
; select_display[2]        ; Input    ; (6) 1211 ps   ; --            ; --                    ; --  ; --   ;
; exec                     ; Input    ; (6) 1211 ps   ; --            ; --                    ; --  ; --   ;
+--------------------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                             ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------+-------------------+---------+
; clock                                                                                                           ;                   ;         ;
; reset                                                                                                           ;                   ;         ;
;      - processor:processor|decode_p2:decode|hazard_unit:hazard_unit|stall                                       ; 1                 ; 6       ;
;      - processor:processor|decode_p2:decode|control_unit:control_unit|cond_register[0]                          ; 1                 ; 6       ;
;      - processor:processor|decode_p2:decode|control_unit:control_unit|cond_register[2]                          ; 1                 ; 6       ;
;      - processor:processor|decode_p2:decode|control_unit:control_unit|chattering:chattering|state               ; 1                 ; 6       ;
;      - processor:processor|fetch_p1:fetch|program_counter[0]                                                    ; 1                 ; 6       ;
;      - processor:processor|fetch_p1:fetch|clock_counter[0]                                                      ; 1                 ; 6       ;
;      - processor:processor|fetch_p1:fetch|program_counter[1]                                                    ; 1                 ; 6       ;
;      - processor:processor|fetch_p1:fetch|clock_counter[1]                                                      ; 1                 ; 6       ;
;      - processor:processor|fetch_p1:fetch|program_counter[2]                                                    ; 1                 ; 6       ;
;      - processor:processor|fetch_p1:fetch|clock_counter[2]                                                      ; 1                 ; 6       ;
;      - processor:processor|fetch_p1:fetch|program_counter[3]                                                    ; 1                 ; 6       ;
;      - processor:processor|fetch_p1:fetch|clock_counter[3]                                                      ; 1                 ; 6       ;
;      - processor:processor|fetch_p1:fetch|program_counter[4]                                                    ; 1                 ; 6       ;
;      - processor:processor|fetch_p1:fetch|clock_counter[4]                                                      ; 1                 ; 6       ;
;      - processor:processor|fetch_p1:fetch|program_counter[5]                                                    ; 1                 ; 6       ;
;      - processor:processor|fetch_p1:fetch|clock_counter[5]                                                      ; 1                 ; 6       ;
;      - processor:processor|fetch_p1:fetch|program_counter[6]                                                    ; 1                 ; 6       ;
;      - processor:processor|fetch_p1:fetch|clock_counter[6]                                                      ; 1                 ; 6       ;
;      - processor:processor|fetch_p1:fetch|program_counter[7]                                                    ; 1                 ; 6       ;
;      - processor:processor|fetch_p1:fetch|clock_counter[7]                                                      ; 1                 ; 6       ;
;      - processor:processor|fetch_p1:fetch|program_counter[8]                                                    ; 1                 ; 6       ;
;      - processor:processor|fetch_p1:fetch|clock_counter[8]                                                      ; 1                 ; 6       ;
;      - processor:processor|fetch_p1:fetch|program_counter[9]                                                    ; 1                 ; 6       ;
;      - processor:processor|fetch_p1:fetch|clock_counter[9]                                                      ; 1                 ; 6       ;
;      - processor:processor|fetch_p1:fetch|program_counter[10]                                                   ; 1                 ; 6       ;
;      - processor:processor|fetch_p1:fetch|clock_counter[10]                                                     ; 1                 ; 6       ;
;      - processor:processor|fetch_p1:fetch|program_counter[11]                                                   ; 1                 ; 6       ;
;      - processor:processor|fetch_p1:fetch|clock_counter[11]                                                     ; 1                 ; 6       ;
;      - processor:processor|fetch_p1:fetch|program_counter[12]                                                   ; 1                 ; 6       ;
;      - processor:processor|fetch_p1:fetch|clock_counter[12]                                                     ; 1                 ; 6       ;
;      - processor:processor|fetch_p1:fetch|program_counter[13]                                                   ; 1                 ; 6       ;
;      - processor:processor|fetch_p1:fetch|clock_counter[13]                                                     ; 1                 ; 6       ;
;      - processor:processor|fetch_p1:fetch|program_counter[14]                                                   ; 1                 ; 6       ;
;      - processor:processor|fetch_p1:fetch|clock_counter[14]                                                     ; 1                 ; 6       ;
;      - processor:processor|fetch_p1:fetch|program_counter[15]                                                   ; 1                 ; 6       ;
;      - processor:processor|fetch_p1:fetch|clock_counter[15]                                                     ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|ar_mem[0]                                                              ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|ar_mem[1]                                                              ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|ar_mem[2]                                                              ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|ar_mem[3]                                                              ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|ar_mem[4]                                                              ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|ar_mem[5]                                                              ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|ar_mem[6]                                                              ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|ar_mem[7]                                                              ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|ar_mem[8]                                                              ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|ar_mem[9]                                                              ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|ar_mem[10]                                                             ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|ar_mem[11]                                                             ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|ar_mem[12]                                                             ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|ar_mem[13]                                                             ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|ar_mem[14]                                                             ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|ar_mem[15]                                                             ; 1                 ; 6       ;
;      - processor:processor|decode_p2:decode|register_file:register_file|r0~16                                   ; 1                 ; 6       ;
;      - processor:processor|decode_p2:decode|register_file:register_file|r2[7]~16                                ; 1                 ; 6       ;
;      - processor:processor|decode_p2:decode|register_file:register_file|r4[7]~16                                ; 1                 ; 6       ;
;      - processor:processor|decode_p2:decode|register_file:register_file|r0[13]~17                               ; 1                 ; 6       ;
;      - processor:processor|decode_p2:decode|register_file:register_file|r6[11]~16                               ; 1                 ; 6       ;
;      - processor:processor|execute_p3:execute|data_for_output~16                                                ; 1                 ; 6       ;
;      - processor:processor|execute_p3:execute|data_for_output[0]~17                                             ; 1                 ; 6       ;
;      - processor:processor|id_ex:id_ex|always0~0                                                                ; 1                 ; 6       ;
;      - processor:processor|id_ex:id_ex|instruction_register_ex~8                                                ; 1                 ; 6       ;
;      - processor:processor|id_ex:id_ex|instruction_register_ex~9                                                ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|op_reg_write_mem~0                                                     ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|op_reg_write_address_mem~0                                             ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|rd_mem~0                                                               ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|rs_mem~0                                                               ; 1                 ; 6       ;
;      - processor:processor|id_ex:id_ex|rs_ex~3                                                                  ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|rd_mem~1                                                               ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|rs_mem~1                                                               ; 1                 ; 6       ;
;      - processor:processor|id_ex:id_ex|rs_ex~4                                                                  ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|rd_mem~2                                                               ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|rs_mem~2                                                               ; 1                 ; 6       ;
;      - processor:processor|id_ex:id_ex|rs_ex~5                                                                  ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|op_reg_write_wb~0                                                      ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|op_reg_write_address_wb~0                                              ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|rd_wb~0                                                                ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|rs_wb~0                                                                ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|rd_wb~1                                                                ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|rs_wb~1                                                                ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|rd_wb~2                                                                ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|rs_wb~2                                                                ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|data_register_wb~0                                                     ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|op_res_wb~0                                                            ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|data_register_mem~0                                                    ; 1                 ; 6       ;
;      - processor:processor|id_ex:id_ex|rd_ex~3                                                                  ; 1                 ; 6       ;
;      - processor:processor|id_ex:id_ex|rd_ex~4                                                                  ; 1                 ; 6       ;
;      - processor:processor|id_ex:id_ex|rd_ex~5                                                                  ; 1                 ; 6       ;
;      - processor:processor|id_ex:id_ex|op_alu_src_a_ex~5                                                        ; 1                 ; 6       ;
;      - processor:processor|id_ex:id_ex|program_counter_pre_ex~16                                                ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|data_register_wb~1                                                     ; 1                 ; 6       ;
;      - processor:processor|id_ex:id_ex|program_counter_pre_ex~17                                                ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|data_register_mem~1                                                    ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|data_register_wb~2                                                     ; 1                 ; 6       ;
;      - processor:processor|id_ex:id_ex|program_counter_pre_ex~18                                                ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|data_register_mem~2                                                    ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|data_register_wb~3                                                     ; 1                 ; 6       ;
;      - processor:processor|id_ex:id_ex|program_counter_pre_ex~19                                                ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|data_register_mem~3                                                    ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|data_register_wb~4                                                     ; 1                 ; 6       ;
;      - processor:processor|id_ex:id_ex|program_counter_pre_ex~20                                                ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|data_register_mem~4                                                    ; 1                 ; 6       ;
;      - processor:processor|id_ex:id_ex|instruction_register_ex~10                                               ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|data_register_wb~5                                                     ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|data_register_mem~5                                                    ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|data_register_wb~6                                                     ; 1                 ; 6       ;
;      - processor:processor|id_ex:id_ex|program_counter_pre_ex~21                                                ; 1                 ; 6       ;
;      - processor:processor|decode_p2:decode|control_unit:control_unit|cond_register~0                           ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|data_register_wb~7                                                     ; 1                 ; 6       ;
;      - processor:processor|id_ex:id_ex|program_counter_pre_ex~22                                                ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|data_register_mem~6                                                    ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|data_register_wb~8                                                     ; 1                 ; 6       ;
;      - processor:processor|id_ex:id_ex|program_counter_pre_ex~23                                                ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|data_register_mem~7                                                    ; 1                 ; 6       ;
;      - processor:processor|id_ex:id_ex|instruction_register_ex~11                                               ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|data_register_wb~9                                                     ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|data_register_mem~8                                                    ; 1                 ; 6       ;
;      - processor:processor|id_ex:id_ex|instruction_register_ex~12                                               ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|data_register_wb~10                                                    ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|data_register_mem~9                                                    ; 1                 ; 6       ;
;      - processor:processor|id_ex:id_ex|program_counter_pre_ex~24                                                ; 1                 ; 6       ;
;      - processor:processor|id_ex:id_ex|program_counter_pre_ex~25                                                ; 1                 ; 6       ;
;      - processor:processor|id_ex:id_ex|program_counter_pre_ex~26                                                ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|data_register_wb~11                                                    ; 1                 ; 6       ;
;      - processor:processor|id_ex:id_ex|program_counter_pre_ex~27                                                ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|data_register_mem~10                                                   ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|data_register_wb~12                                                    ; 1                 ; 6       ;
;      - processor:processor|id_ex:id_ex|program_counter_pre_ex~28                                                ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|data_register_mem~11                                                   ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|data_register_wb~13                                                    ; 1                 ; 6       ;
;      - processor:processor|id_ex:id_ex|program_counter_pre_ex~29                                                ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|data_register_mem~12                                                   ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|data_register_wb~14                                                    ; 1                 ; 6       ;
;      - processor:processor|id_ex:id_ex|program_counter_pre_ex~30                                                ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|data_register_mem~13                                                   ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|data_register_wb~15                                                    ; 1                 ; 6       ;
;      - processor:processor|id_ex:id_ex|program_counter_pre_ex~31                                                ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|data_register_mem~14                                                   ; 1                 ; 6       ;
;      - processor:processor|decode_p2:decode|register_file:register_file|r0~18                                   ; 1                 ; 6       ;
;      - processor:processor|execute_p3:execute|data_for_output~18                                                ; 1                 ; 6       ;
;      - processor:processor|decode_p2:decode|register_file:register_file|r0~19                                   ; 1                 ; 6       ;
;      - processor:processor|execute_p3:execute|data_for_output~19                                                ; 1                 ; 6       ;
;      - processor:processor|decode_p2:decode|register_file:register_file|r0~20                                   ; 1                 ; 6       ;
;      - processor:processor|execute_p3:execute|data_for_output~20                                                ; 1                 ; 6       ;
;      - processor:processor|decode_p2:decode|register_file:register_file|r0~21                                   ; 1                 ; 6       ;
;      - processor:processor|execute_p3:execute|data_for_output~21                                                ; 1                 ; 6       ;
;      - processor:processor|id_ex:id_ex|instruction_register_ex~13                                               ; 1                 ; 6       ;
;      - processor:processor|decode_p2:decode|register_file:register_file|r0~22                                   ; 1                 ; 6       ;
;      - processor:processor|execute_p3:execute|data_for_output~22                                                ; 1                 ; 6       ;
;      - processor:processor|id_ex:id_ex|instruction_register_ex~14                                               ; 1                 ; 6       ;
;      - processor:processor|decode_p2:decode|register_file:register_file|r0~23                                   ; 1                 ; 6       ;
;      - processor:processor|execute_p3:execute|data_for_output~23                                                ; 1                 ; 6       ;
;      - processor:processor|id_ex:id_ex|instruction_register_ex~15                                               ; 1                 ; 6       ;
;      - processor:processor|decode_p2:decode|register_file:register_file|r0~24                                   ; 1                 ; 6       ;
;      - processor:processor|execute_p3:execute|data_for_output~24                                                ; 1                 ; 6       ;
;      - processor:processor|decode_p2:decode|register_file:register_file|r0~25                                   ; 1                 ; 6       ;
;      - processor:processor|execute_p3:execute|data_for_output~25                                                ; 1                 ; 6       ;
;      - processor:processor|decode_p2:decode|register_file:register_file|r0~26                                   ; 1                 ; 6       ;
;      - processor:processor|execute_p3:execute|data_for_output~26                                                ; 1                 ; 6       ;
;      - processor:processor|decode_p2:decode|register_file:register_file|r0~27                                   ; 1                 ; 6       ;
;      - processor:processor|execute_p3:execute|data_for_output~27                                                ; 1                 ; 6       ;
;      - processor:processor|decode_p2:decode|register_file:register_file|r0~28                                   ; 1                 ; 6       ;
;      - processor:processor|execute_p3:execute|data_for_output~28                                                ; 1                 ; 6       ;
;      - processor:processor|decode_p2:decode|register_file:register_file|r0~29                                   ; 1                 ; 6       ;
;      - processor:processor|execute_p3:execute|data_for_output~29                                                ; 1                 ; 6       ;
;      - processor:processor|decode_p2:decode|register_file:register_file|r0~30                                   ; 1                 ; 6       ;
;      - processor:processor|execute_p3:execute|data_for_output~30                                                ; 1                 ; 6       ;
;      - processor:processor|decode_p2:decode|register_file:register_file|r0~31                                   ; 1                 ; 6       ;
;      - processor:processor|execute_p3:execute|data_for_output~31                                                ; 1                 ; 6       ;
;      - processor:processor|decode_p2:decode|register_file:register_file|r0~32                                   ; 1                 ; 6       ;
;      - processor:processor|execute_p3:execute|data_for_output~32                                                ; 1                 ; 6       ;
;      - processor:processor|fetch_p1:fetch|program_counter[9]~34                                                 ; 1                 ; 6       ;
;      - processor:processor|fetch_p1:fetch|clock_counter[18]~50                                                  ; 1                 ; 6       ;
;      - processor:processor|decode_p2:decode|register_file:register_file|r5[8]~16                                ; 1                 ; 6       ;
;      - processor:processor|decode_p2:decode|register_file:register_file|r3[0]~16                                ; 1                 ; 6       ;
;      - processor:processor|decode_p2:decode|register_file:register_file|r1[12]~16                               ; 1                 ; 6       ;
;      - processor:processor|decode_p2:decode|register_file:register_file|r7[12]~16                               ; 1                 ; 6       ;
;      - processor:processor|if_id:if_id|always0~0                                                                ; 1                 ; 6       ;
;      - processor:processor|id_ex:id_ex|op_reg_write_ex~2                                                        ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|op_mdr_mem~0                                                           ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|op_res_mem~0                                                           ; 1                 ; 6       ;
;      - processor:processor|ex_mem:ex_mem|op_mem_write_mem~0                                                     ; 1                 ; 6       ;
;      - processor:processor|decode_p2:decode|control_unit:control_unit|chattering:chattering|time_counter[31]~96 ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|memory_data_register_wb[0]_NEW112                                      ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|memory_data_register_wb[5]_NEW115                                      ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|memory_data_register_wb[6]_NEW118                                      ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|memory_data_register_wb[7]_NEW121                                      ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|memory_data_register_wb[8]_NEW124                                      ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|memory_data_register_wb[1]_NEW127                                      ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|memory_data_register_wb[15]_NEW130                                     ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|memory_data_register_wb[13]_NEW133                                     ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|memory_data_register_wb[14]_NEW136                                     ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|memory_data_register_wb[3]_NEW139                                      ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|memory_data_register_wb[2]_NEW142                                      ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|memory_data_register_wb[4]_NEW145                                      ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|memory_data_register_wb[9]_NEW148                                      ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|memory_data_register_wb[10]_NEW151                                     ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|memory_data_register_wb[11]_NEW154                                     ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|memory_data_register_wb[12]_NEW157                                     ; 1                 ; 6       ;
;      - reset_out~output                                                                                         ; 1                 ; 6       ;
; select_display[3]                                                                                               ;                   ;         ;
;      - display_for_16bit:display_for_16bit|Mux3~4                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux2~4                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux1~4                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux0~4                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux7~4                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux6~4                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux5~4                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux4~4                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux11~4                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux10~4                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux9~4                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux8~4                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux15~4                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux14~8                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux13~5                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux12~5                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux19~4                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux18~4                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux17~4                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux16~4                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux23~4                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux22~4                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux21~4                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux20~4                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux27~4                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux26~4                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux25~4                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux24~4                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux31~4                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux30~7                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux29~4                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux28~4                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Decoder0~0                                                           ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Decoder0~1                                                           ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Decoder0~2                                                           ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Decoder0~3                                                           ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Decoder0~4                                                           ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Decoder0~5                                                           ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Decoder0~6                                                           ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Decoder0~7                                                           ; 0                 ; 6       ;
; select_display[0]                                                                                               ;                   ;         ;
;      - display_for_16bit:display_for_16bit|Mux3~0                                                               ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux3~1                                                               ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux3~2                                                               ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux2~0                                                               ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux2~1                                                               ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux2~2                                                               ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux1~0                                                               ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux1~1                                                               ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux1~2                                                               ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux0~0                                                               ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux0~1                                                               ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux0~2                                                               ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux7~0                                                               ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux7~1                                                               ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux7~2                                                               ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux6~0                                                               ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux6~1                                                               ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux6~2                                                               ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux5~0                                                               ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux5~1                                                               ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux5~2                                                               ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux4~0                                                               ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux4~1                                                               ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux4~2                                                               ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux11~0                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux11~1                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux11~2                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux10~0                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux10~1                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux10~2                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux9~0                                                               ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux9~1                                                               ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux9~2                                                               ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux8~0                                                               ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux8~1                                                               ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux8~2                                                               ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux15~0                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux15~1                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux15~2                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux14~2                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux14~3                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux14~4                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux14~5                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux13~0                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux13~1                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux13~3                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux13~4                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux12~0                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux12~1                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux12~3                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux19~0                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux30~1                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux30~2                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux18~0                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux18~1                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux17~0                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux16~0                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux16~1                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux23~0                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux22~0                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux22~1                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux21~0                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux20~0                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux20~1                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux27~0                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux26~0                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux26~1                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux25~0                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux24~0                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux24~1                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux31~0                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux30~3                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux30~4                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux29~0                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux28~0                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux28~1                                                              ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Decoder0~0                                                           ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Decoder0~1                                                           ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Decoder0~2                                                           ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Decoder0~3                                                           ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Decoder0~4                                                           ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Decoder0~5                                                           ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Decoder0~6                                                           ; 1                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Decoder0~7                                                           ; 1                 ; 6       ;
; select_display[1]                                                                                               ;                   ;         ;
;      - display_for_16bit:display_for_16bit|Mux3~0                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux3~2                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux3~3                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux2~0                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux2~2                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux2~3                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux1~0                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux1~2                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux1~3                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux0~0                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux0~2                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux0~3                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux7~0                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux7~2                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux7~3                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux6~0                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux6~2                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux6~3                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux5~0                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux5~2                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux5~3                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux4~0                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux4~2                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux4~3                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux11~0                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux11~2                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux11~3                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux10~0                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux10~2                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux10~3                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux9~0                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux9~2                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux9~3                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux8~0                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux8~2                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux8~3                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux15~0                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux15~2                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux15~3                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux14~2                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux14~5                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux14~6                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux14~7                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux13~0                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux13~3                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux12~0                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux12~3                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux12~4                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux30~0                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux19~0                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux19~1                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux30~1                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux30~2                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux18~0                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux17~0                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux17~1                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux16~0                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux23~0                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux23~1                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux22~0                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux21~0                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux21~1                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux20~0                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux27~0                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux27~1                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux26~0                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux25~0                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux25~1                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux24~0                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux31~0                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux31~1                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux30~3                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux29~0                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux29~1                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux28~0                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Decoder0~0                                                           ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Decoder0~1                                                           ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Decoder0~2                                                           ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Decoder0~3                                                           ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Decoder0~4                                                           ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Decoder0~5                                                           ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Decoder0~6                                                           ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Decoder0~7                                                           ; 0                 ; 6       ;
; outside_input[0]                                                                                                ;                   ;         ;
;      - processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux15~2                                        ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|memory_data_register_wb[0]_NEW112                                      ; 0                 ; 6       ;
; outside_input[5]                                                                                                ;                   ;         ;
;      - processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux10~1                                        ; 0                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|memory_data_register_wb[5]_NEW115                                      ; 1                 ; 6       ;
; outside_input[6]                                                                                                ;                   ;         ;
;      - processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux9~1                                         ; 0                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|memory_data_register_wb[6]_NEW118                                      ; 1                 ; 6       ;
; outside_input[7]                                                                                                ;                   ;         ;
;      - processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux8~1                                         ; 0                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|memory_data_register_wb[7]_NEW121                                      ; 1                 ; 6       ;
; outside_input[8]                                                                                                ;                   ;         ;
;      - processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux7~1                                         ; 0                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|memory_data_register_wb[8]_NEW124                                      ; 1                 ; 6       ;
; outside_input[15]                                                                                               ;                   ;         ;
;      - processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux0~4                                         ; 0                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|memory_data_register_wb[15]_NEW130                                     ; 1                 ; 6       ;
; outside_input[13]                                                                                               ;                   ;         ;
;      - processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux2~1                                         ; 0                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|memory_data_register_wb[13]_NEW133                                     ; 1                 ; 6       ;
; outside_input[14]                                                                                               ;                   ;         ;
;      - processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux1~1                                         ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|memory_data_register_wb[14]_NEW136                                     ; 0                 ; 6       ;
; outside_input[1]                                                                                                ;                   ;         ;
;      - processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux14~2                                        ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|memory_data_register_wb[1]_NEW127                                      ; 0                 ; 6       ;
; outside_input[3]                                                                                                ;                   ;         ;
;      - processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux12~1                                        ; 0                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|memory_data_register_wb[3]_NEW139                                      ; 1                 ; 6       ;
; outside_input[2]                                                                                                ;                   ;         ;
;      - processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~2                                        ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|memory_data_register_wb[2]_NEW142                                      ; 0                 ; 6       ;
; outside_input[4]                                                                                                ;                   ;         ;
;      - processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux11~1                                        ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|memory_data_register_wb[4]_NEW145                                      ; 0                 ; 6       ;
; outside_input[9]                                                                                                ;                   ;         ;
;      - processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux6~1                                         ; 0                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|memory_data_register_wb[9]_NEW148                                      ; 1                 ; 6       ;
; outside_input[10]                                                                                               ;                   ;         ;
;      - processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux5~1                                         ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|memory_data_register_wb[10]_NEW151                                     ; 0                 ; 6       ;
; outside_input[11]                                                                                               ;                   ;         ;
;      - processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux4~1                                         ; 0                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|memory_data_register_wb[11]_NEW154                                     ; 1                 ; 6       ;
; outside_input[12]                                                                                               ;                   ;         ;
;      - processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux3~1                                         ; 1                 ; 6       ;
;      - processor:processor|mem_wb:mem_wb|memory_data_register_wb[12]_NEW157                                     ; 0                 ; 6       ;
; select_display[2]                                                                                               ;                   ;         ;
;      - display_for_16bit:display_for_16bit|Mux3~4                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux2~4                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux1~4                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux0~4                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux7~4                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux6~4                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux5~4                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux4~4                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux11~4                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux10~4                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux9~4                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux8~4                                                               ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux15~4                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux14~8                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux13~5                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux12~5                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux30~0                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux30~1                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Mux30~2                                                              ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Decoder0~0                                                           ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Decoder0~1                                                           ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Decoder0~2                                                           ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Decoder0~3                                                           ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Decoder0~4                                                           ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Decoder0~5                                                           ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Decoder0~6                                                           ; 0                 ; 6       ;
;      - display_for_16bit:display_for_16bit|Decoder0~7                                                           ; 0                 ; 6       ;
; exec                                                                                                            ;                   ;         ;
;      - processor:processor|decode_p2:decode|control_unit:control_unit|chattering:chattering|state~0             ; 0                 ; 6       ;
;      - processor:processor|decode_p2:decode|control_unit:control_unit|chattering:chattering|time_counter[31]~96 ; 0                 ; 6       ;
+-----------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y22_N0     ; 217     ; Clock        ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y22_N0     ; 22      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; clock                                                                                                                                                                                                                                                                                                                                                       ; PIN_B12            ; 420     ; Clock        ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; processor:processor|data_memory:data_memory|altsyncram:altsyncram_component|altsyncram_u2k1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                                                                         ; LCCOMB_X25_Y24_N26 ; 4       ; Write enable ; no     ; --                   ; --               ; --                        ;
; processor:processor|data_memory:data_memory|altsyncram:altsyncram_component|altsyncram_u2k1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                                            ; LCCOMB_X21_Y24_N8  ; 7       ; Async. clear ; no     ; --                   ; --               ; --                        ;
; processor:processor|data_memory:data_memory|altsyncram:altsyncram_component|altsyncram_u2k1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                                            ; LCCOMB_X25_Y25_N4  ; 7       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor|data_memory:data_memory|altsyncram:altsyncram_component|altsyncram_u2k1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                                                            ; LCCOMB_X21_Y24_N16 ; 12      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; processor:processor|data_memory:data_memory|altsyncram:altsyncram_component|altsyncram_u2k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~14                                                                                                                                                                                                 ; LCCOMB_X25_Y24_N28 ; 11      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor|data_memory:data_memory|altsyncram:altsyncram_component|altsyncram_u2k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]~1                                                                                                                                                                                                  ; LCCOMB_X23_Y24_N24 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor|data_memory:data_memory|altsyncram:altsyncram_component|altsyncram_u2k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~5                                                                                                                                                     ; LCCOMB_X23_Y22_N22 ; 3       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor|data_memory:data_memory|altsyncram:altsyncram_component|altsyncram_u2k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~5                                                                                                                                                ; LCCOMB_X23_Y22_N26 ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor|decode_p2:decode|control_unit:control_unit|chattering:chattering|time_counter[31]~96                                                                                                                                                                                                                                                    ; LCCOMB_X28_Y21_N24 ; 32      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; processor:processor|decode_p2:decode|control_unit:control_unit|op_branch~3                                                                                                                                                                                                                                                                                  ; LCCOMB_X36_Y26_N20 ; 18      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; processor:processor|decode_p2:decode|register_file:register_file|r0[13]~17                                                                                                                                                                                                                                                                                  ; LCCOMB_X33_Y25_N12 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor|decode_p2:decode|register_file:register_file|r1[12]~16                                                                                                                                                                                                                                                                                  ; LCCOMB_X33_Y25_N18 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor|decode_p2:decode|register_file:register_file|r2[7]~16                                                                                                                                                                                                                                                                                   ; LCCOMB_X33_Y25_N8  ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor|decode_p2:decode|register_file:register_file|r3[0]~16                                                                                                                                                                                                                                                                                   ; LCCOMB_X33_Y25_N22 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor|decode_p2:decode|register_file:register_file|r4[7]~16                                                                                                                                                                                                                                                                                   ; LCCOMB_X33_Y25_N6  ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor|decode_p2:decode|register_file:register_file|r5[8]~16                                                                                                                                                                                                                                                                                   ; LCCOMB_X33_Y25_N14 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor|decode_p2:decode|register_file:register_file|r6[11]~16                                                                                                                                                                                                                                                                                  ; LCCOMB_X32_Y25_N20 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor|decode_p2:decode|register_file:register_file|r7[12]~16                                                                                                                                                                                                                                                                                  ; LCCOMB_X36_Y25_N28 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor|ex_mem:ex_mem|op_mem_write_mem                                                                                                                                                                                                                                                                                                          ; FF_X36_Y26_N3      ; 4       ; Write enable ; no     ; --                   ; --               ; --                        ;
; processor:processor|execute_p3:execute|data_for_output[0]~17                                                                                                                                                                                                                                                                                                ; LCCOMB_X39_Y26_N24 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor|fetch_p1:fetch|clock_counter[18]~50                                                                                                                                                                                                                                                                                                     ; LCCOMB_X34_Y27_N20 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor|fetch_p1:fetch|program_counter[9]~34                                                                                                                                                                                                                                                                                                    ; LCCOMB_X33_Y27_N10 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor|forwarding_unit:forwarding_unit|op_forward_c[1]~1                                                                                                                                                                                                                                                                                       ; LCCOMB_X35_Y27_N20 ; 18      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; processor:processor|if_id:if_id|program_counter_pre_id[5]~0                                                                                                                                                                                                                                                                                                 ; LCCOMB_X34_Y23_N18 ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component|altsyncram_6qb1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                                                           ; LCCOMB_X22_Y26_N8  ; 2       ; Write enable ; no     ; --                   ; --               ; --                        ;
; processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component|altsyncram_6qb1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                              ; LCCOMB_X20_Y25_N6  ; 7       ; Async. clear ; no     ; --                   ; --               ; --                        ;
; processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component|altsyncram_6qb1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                              ; LCCOMB_X22_Y25_N4  ; 7       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component|altsyncram_6qb1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                                              ; LCCOMB_X22_Y26_N18 ; 11      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component|altsyncram_6qb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~13                                                                                                                                                                                   ; LCCOMB_X21_Y26_N26 ; 10      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component|altsyncram_6qb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]~1                                                                                                                                                                                    ; LCCOMB_X22_Y26_N0  ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component|altsyncram_6qb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~5                                                                                                                                       ; LCCOMB_X22_Y26_N2  ; 3       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component|altsyncram_6qb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~6                                                                                                                                  ; LCCOMB_X22_Y26_N10 ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; reset                                                                                                                                                                                                                                                                                                                                                       ; PIN_E15            ; 199     ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X18_Y23_N1      ; 53      ; Async. clear ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X16_Y23_N10 ; 4       ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X16_Y23_N0  ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X16_Y23_N20 ; 7       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2            ; LCCOMB_X16_Y23_N26 ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                              ; FF_X20_Y24_N31     ; 14      ; Async. clear ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3                            ; LCCOMB_X20_Y24_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                              ; FF_X20_Y24_N11     ; 9       ; Async. clear ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                              ; FF_X21_Y24_N23     ; 15      ; Async. clear ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~13                           ; LCCOMB_X20_Y24_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                              ; FF_X21_Y24_N7      ; 9       ; Async. clear ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16                             ; LCCOMB_X21_Y25_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13              ; LCCOMB_X18_Y23_N26 ; 5       ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14              ; LCCOMB_X16_Y23_N18 ; 5       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~4                                 ; LCCOMB_X19_Y24_N4  ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                       ; LCCOMB_X18_Y23_N10 ; 5       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3                     ; LCCOMB_X19_Y24_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13                    ; LCCOMB_X19_Y24_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~8       ; LCCOMB_X16_Y23_N24 ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~13 ; LCCOMB_X20_Y23_N14 ; 5       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~14 ; LCCOMB_X20_Y23_N30 ; 5       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X18_Y24_N3      ; 15      ; Async. clear ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X18_Y24_N27     ; 12      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X19_Y24_N31     ; 51      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X18_Y24_N12 ; 3       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X17_Y24_N1      ; 33      ; Async. clear ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X16_Y23_N28 ; 4       ; Clock enable ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                          ;
+------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                         ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP ; JTAG_X1_Y22_N0 ; 217     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; clock                        ; PIN_B12        ; 420     ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
+------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                            ; Type ; Mode           ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF     ; Location                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; processor:processor|data_memory:data_memory|altsyncram:altsyncram_component|altsyncram_u2k1:auto_generated|altsyncram_mca2:altsyncram1|ALTSYNCRAM               ; AUTO ; True Dual Port ; Dual Clocks ; 2048         ; 16           ; 2048         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 2048                        ; 16                          ; 2048                        ; 16                          ; 32768               ; 4    ; sum.mif ; M9K_X40_Y25_N0, M9K_X40_Y27_N0, M9K_X40_Y24_N0, M9K_X40_Y26_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component|altsyncram_6qb1:auto_generated|altsyncram_4bd2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 1024                        ; 16                          ; 1024                        ; 16                          ; 16384               ; 2    ; sum.mif ; M9K_X24_Y23_N0, M9K_X24_Y22_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |simple_pipeline|processor:processor|instruction_memory:instruction_memory|altsyncram:altsyncram_component|altsyncram_6qb1:auto_generated|altsyncram_4bd2:altsyncram1|ALTSYNCRAM                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(1100011111000000) (143700) (51136) (C7C0)    ;(1000011000000001) (103001) (34305) (8601)   ;(1111000100000000) (170400) (61696) (F100)   ;(1100101000000000) (145000) (51712) (CA00)   ;(1100111101010000) (147520) (53072) (CF50)   ;(1011101111111100) (135774) (48124) (BBFC)   ;(1101000011010000) (150320) (53456) (D0D0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;8;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;16;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;24;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;32;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;40;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;48;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;56;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;64;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;72;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;80;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;88;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;96;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;104;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;112;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;120;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;128;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;136;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;144;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;152;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;160;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;168;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;176;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;184;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;192;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;200;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;208;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;216;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;224;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;232;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;240;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;248;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;256;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;264;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;272;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;280;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;288;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;296;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;304;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;312;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;320;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;328;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;336;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;344;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;352;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;360;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;368;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;376;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;384;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;392;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;400;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;408;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;416;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;424;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;432;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;440;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;448;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;456;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;464;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;472;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;480;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;488;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;496;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;504;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;512;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;520;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;528;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;536;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;544;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;552;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;560;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;568;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;576;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;584;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;592;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;600;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;608;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;616;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;624;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;632;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;640;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;648;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;656;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;664;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;672;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;680;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;688;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;696;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;704;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;712;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;720;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;728;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;736;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;744;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;752;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;760;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;768;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;776;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;784;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;792;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;800;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;808;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;816;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;824;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;832;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;840;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;848;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;856;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;864;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;872;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;880;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;888;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;896;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;904;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;912;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;920;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;928;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;936;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;944;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;952;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;960;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;968;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;976;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;984;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;992;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;1000;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;1008;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;1016;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |simple_pipeline|processor:processor|data_memory:data_memory|altsyncram:altsyncram_component|altsyncram_u2k1:auto_generated|altsyncram_mca2:altsyncram1|ALTSYNCRAM                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(1100011111000000) (143700) (51136) (C7C0)    ;(1000011000000001) (103001) (34305) (8601)   ;(1111000100000000) (170400) (61696) (F100)   ;(1100101000000000) (145000) (51712) (CA00)   ;(1100111101010000) (147520) (53072) (CF50)   ;(1011101111111100) (135774) (48124) (BBFC)   ;(1101000011010000) (150320) (53456) (D0D0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;8;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;16;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;24;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;32;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;40;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;48;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;56;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;64;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;72;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;80;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;88;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;96;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;104;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;112;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;120;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;128;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;136;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;144;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;152;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;160;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;168;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;176;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;184;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;192;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;200;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;208;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;216;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;224;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;232;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;240;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;248;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;256;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;264;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;272;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;280;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;288;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;296;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;304;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;312;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;320;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;328;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;336;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;344;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;352;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;360;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;368;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;376;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;384;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;392;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;400;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;408;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;416;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;424;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;432;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;440;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;448;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;456;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;464;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;472;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;480;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;488;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;496;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;504;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;512;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;520;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;528;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;536;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;544;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;552;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;560;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;568;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;576;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;584;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;592;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;600;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;608;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;616;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;624;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;632;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;640;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;648;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;656;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;664;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;672;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;680;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;688;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;696;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;704;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;712;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;720;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;728;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;736;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;744;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;752;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;760;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;768;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;776;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;784;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;792;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;800;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;808;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;816;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;824;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;832;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;840;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;848;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;856;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;864;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;872;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;880;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;888;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;896;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;904;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;912;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;920;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;928;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;936;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;944;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;952;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;960;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;968;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;976;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;984;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;992;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;1000;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;1008;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;1016;(1100000011110000) (140360) (49392) (C0F0)    ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;(1100000011110000) (140360) (49392) (C0F0)   ;
;1024;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1032;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1040;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1048;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1056;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1064;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1072;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1080;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1088;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1096;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1104;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1112;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1120;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1128;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1136;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1144;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1152;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1160;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1168;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1176;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1184;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1192;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1200;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1208;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1216;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1224;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1232;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1240;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1248;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1256;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1264;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1272;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1280;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1288;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1296;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1304;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1312;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1320;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1328;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1336;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1344;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1352;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1360;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1368;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1376;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1384;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1392;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1400;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1408;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1416;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1424;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1432;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1440;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1448;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1456;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1464;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1472;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1480;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1488;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1496;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1504;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1512;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1520;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1528;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1536;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1544;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1552;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1560;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1568;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1576;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1584;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1592;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1600;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1608;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1616;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1624;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1632;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1640;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1648;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1656;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1664;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1672;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1680;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1688;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1696;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1704;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1712;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1720;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1728;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1736;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1744;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1752;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1760;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1768;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1776;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1784;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1792;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1800;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1808;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1816;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1824;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1832;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1840;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1848;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1856;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1864;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1872;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1880;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1888;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1896;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1904;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1912;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1920;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1928;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1936;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1944;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1952;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1960;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1968;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1976;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1984;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1992;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2000;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2008;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2016;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2024;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2032;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;2040;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 2,688 / 116,715 ( 2 % ) ;
; C16 interconnects     ; 146 / 3,886 ( 4 % )     ;
; C4 interconnects      ; 1,639 / 73,752 ( 2 % )  ;
; Direct links          ; 309 / 116,715 ( < 1 % ) ;
; Global clocks         ; 2 / 20 ( 10 % )         ;
; Local interconnects   ; 758 / 39,600 ( 2 % )    ;
; R24 interconnects     ; 97 / 3,777 ( 3 % )      ;
; R4 interconnects      ; 1,958 / 99,858 ( 2 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.22) ; Number of LABs  (Total = 125) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 11                            ;
; 2                                           ; 3                             ;
; 3                                           ; 2                             ;
; 4                                           ; 0                             ;
; 5                                           ; 0                             ;
; 6                                           ; 0                             ;
; 7                                           ; 2                             ;
; 8                                           ; 4                             ;
; 9                                           ; 0                             ;
; 10                                          ; 2                             ;
; 11                                          ; 1                             ;
; 12                                          ; 1                             ;
; 13                                          ; 4                             ;
; 14                                          ; 7                             ;
; 15                                          ; 17                            ;
; 16                                          ; 71                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.43) ; Number of LABs  (Total = 125) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 15                            ;
; 1 Clock                            ; 89                            ;
; 1 Clock enable                     ; 30                            ;
; 1 Sync. clear                      ; 12                            ;
; 1 Sync. load                       ; 13                            ;
; 2 Clock enables                    ; 20                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.02) ; Number of LABs  (Total = 125) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 7                             ;
; 2                                            ; 3                             ;
; 3                                            ; 2                             ;
; 4                                            ; 2                             ;
; 5                                            ; 0                             ;
; 6                                            ; 1                             ;
; 7                                            ; 0                             ;
; 8                                            ; 1                             ;
; 9                                            ; 0                             ;
; 10                                           ; 1                             ;
; 11                                           ; 1                             ;
; 12                                           ; 2                             ;
; 13                                           ; 2                             ;
; 14                                           ; 3                             ;
; 15                                           ; 6                             ;
; 16                                           ; 22                            ;
; 17                                           ; 3                             ;
; 18                                           ; 3                             ;
; 19                                           ; 4                             ;
; 20                                           ; 9                             ;
; 21                                           ; 3                             ;
; 22                                           ; 8                             ;
; 23                                           ; 10                            ;
; 24                                           ; 11                            ;
; 25                                           ; 6                             ;
; 26                                           ; 2                             ;
; 27                                           ; 3                             ;
; 28                                           ; 0                             ;
; 29                                           ; 2                             ;
; 30                                           ; 1                             ;
; 31                                           ; 0                             ;
; 32                                           ; 6                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.67) ; Number of LABs  (Total = 125) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 13                            ;
; 2                                               ; 6                             ;
; 3                                               ; 2                             ;
; 4                                               ; 3                             ;
; 5                                               ; 6                             ;
; 6                                               ; 4                             ;
; 7                                               ; 13                            ;
; 8                                               ; 7                             ;
; 9                                               ; 5                             ;
; 10                                              ; 10                            ;
; 11                                              ; 4                             ;
; 12                                              ; 9                             ;
; 13                                              ; 11                            ;
; 14                                              ; 7                             ;
; 15                                              ; 4                             ;
; 16                                              ; 11                            ;
; 17                                              ; 0                             ;
; 18                                              ; 3                             ;
; 19                                              ; 1                             ;
; 20                                              ; 1                             ;
; 21                                              ; 0                             ;
; 22                                              ; 1                             ;
; 23                                              ; 2                             ;
; 24                                              ; 0                             ;
; 25                                              ; 0                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 0                             ;
; 29                                              ; 0                             ;
; 30                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 18.05) ; Number of LABs  (Total = 125) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 2                             ;
; 3                                            ; 8                             ;
; 4                                            ; 7                             ;
; 5                                            ; 4                             ;
; 6                                            ; 3                             ;
; 7                                            ; 2                             ;
; 8                                            ; 1                             ;
; 9                                            ; 0                             ;
; 10                                           ; 2                             ;
; 11                                           ; 1                             ;
; 12                                           ; 5                             ;
; 13                                           ; 4                             ;
; 14                                           ; 2                             ;
; 15                                           ; 4                             ;
; 16                                           ; 4                             ;
; 17                                           ; 6                             ;
; 18                                           ; 7                             ;
; 19                                           ; 4                             ;
; 20                                           ; 5                             ;
; 21                                           ; 4                             ;
; 22                                           ; 3                             ;
; 23                                           ; 5                             ;
; 24                                           ; 7                             ;
; 25                                           ; 4                             ;
; 26                                           ; 4                             ;
; 27                                           ; 3                             ;
; 28                                           ; 2                             ;
; 29                                           ; 6                             ;
; 30                                           ; 2                             ;
; 31                                           ; 1                             ;
; 32                                           ; 4                             ;
; 33                                           ; 4                             ;
; 34                                           ; 1                             ;
; 35                                           ; 0                             ;
; 36                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules                ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass               ; 109          ; 0            ; 109          ; 0            ; 0            ; 129       ; 109          ; 0            ; 129       ; 129       ; 0            ; 102          ; 0            ; 0            ; 23           ; 0            ; 102          ; 23           ; 0            ; 0            ; 0            ; 102          ; 0            ; 0            ; 0            ; 0            ; 0            ; 129       ; 0            ; 0            ;
; Total Unchecked          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable       ; 20           ; 129          ; 20           ; 129          ; 129          ; 0         ; 20           ; 129          ; 0         ; 0         ; 129          ; 27           ; 129          ; 129          ; 106          ; 129          ; 27           ; 106          ; 129          ; 129          ; 129          ; 27           ; 129          ; 129          ; 129          ; 129          ; 129          ; 0         ; 129          ; 129          ;
; Total Fail               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; selector_state[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; selector_state[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; selector_state[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; selector_state[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clock_out                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reset_out                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; l_out0[0]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; l_out0[1]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; l_out0[2]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; l_out0[3]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; l_out0[4]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; l_out0[5]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; l_out0[6]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; l_out0[7]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; l_out1[0]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; l_out1[1]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; l_out1[2]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; l_out1[3]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; l_out1[4]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; l_out1[5]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; l_out1[6]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; l_out1[7]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; l_out2[0]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; l_out2[1]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; l_out2[2]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; l_out2[3]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; l_out2[4]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; l_out2[5]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; l_out2[6]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; l_out2[7]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; l_out3[0]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; l_out3[1]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; l_out3[2]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; l_out3[3]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; l_out3[4]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; l_out3[5]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; l_out3[6]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; l_out3[7]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r_out0[0]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r_out0[1]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r_out0[2]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r_out0[3]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r_out0[4]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r_out0[5]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r_out0[6]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r_out0[7]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r_out1[0]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r_out1[1]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r_out1[2]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r_out1[3]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r_out1[4]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r_out1[5]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r_out1[6]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r_out1[7]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r_out2[0]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r_out2[1]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r_out2[2]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r_out2[3]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r_out2[4]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r_out2[5]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r_out2[6]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r_out2[7]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r_out3[0]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r_out3[1]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r_out3[2]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r_out3[3]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r_out3[4]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r_out3[5]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r_out3[6]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r_out3[7]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; selector_out[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; selector_out[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; selector_out[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; selector_out[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; selector_out[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; selector_out[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; selector_out[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; selector_out[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; phase_out[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; phase_out[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; phase_out[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; phase_out[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; phase_out[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; phase_out[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; phase_out[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; phase_out[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_register[0]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_register[1]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_register[2]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_register[3]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_register[4]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_register[5]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_register[6]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_register[7]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_register[8]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_register[9]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_register[10] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_register[11] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_register[12] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_register[13] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_register[14] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; instruction_register[15] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clock                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reset                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; select_display[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; select_display[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; select_display[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outside_input[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outside_input[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outside_input[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outside_input[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outside_input[8]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outside_input[15]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outside_input[13]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outside_input[14]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outside_input[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outside_input[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outside_input[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outside_input[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outside_input[9]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outside_input[10]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outside_input[11]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; outside_input[12]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; select_display[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; exec                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; I/O             ; clock_20MHz          ; 169.7             ;
; clock_20MHz,I/O ; clock_20MHz          ; 24.0              ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                            ; Destination Register                                                                ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------+
; reset                                                                                      ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 2.071             ;
; outside_input[4]                                                                           ; processor:processor|mem_wb:mem_wb|memory_data_register_wb[4]                        ; 1.980             ;
; outside_input[12]                                                                          ; processor:processor|mem_wb:mem_wb|memory_data_register_wb[12]                       ; 1.908             ;
; outside_input[7]                                                                           ; processor:processor|mem_wb:mem_wb|memory_data_register_wb[7]                        ; 1.863             ;
; outside_input[11]                                                                          ; processor:processor|mem_wb:mem_wb|memory_data_register_wb[11]                       ; 1.825             ;
; outside_input[1]                                                                           ; processor:processor|mem_wb:mem_wb|memory_data_register_wb[1]                        ; 1.776             ;
; outside_input[13]                                                                          ; processor:processor|mem_wb:mem_wb|memory_data_register_wb[13]                       ; 1.570             ;
; outside_input[0]                                                                           ; processor:processor|mem_wb:mem_wb|memory_data_register_wb[0]                        ; 1.569             ;
; outside_input[14]                                                                          ; processor:processor|mem_wb:mem_wb|memory_data_register_wb[14]                       ; 1.523             ;
; outside_input[8]                                                                           ; processor:processor|mem_wb:mem_wb|memory_data_register_wb[8]                        ; 1.520             ;
; outside_input[2]                                                                           ; processor:processor|mem_wb:mem_wb|memory_data_register_wb[2]                        ; 1.513             ;
; outside_input[9]                                                                           ; processor:processor|mem_wb:mem_wb|memory_data_register_wb[9]                        ; 1.424             ;
; processor:processor|decode_p2:decode|control_unit:control_unit|chattering:chattering|state ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux5~0_OTERM57            ; 1.258             ;
; processor:processor|decode_p2:decode|control_unit:control_unit|cond_register[0]            ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux5~0_OTERM57            ; 1.258             ;
; processor:processor|decode_p2:decode|control_unit:control_unit|cond_register[2]            ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux5~0_OTERM57            ; 1.258             ;
; processor:processor|if_id:if_id|program_counter_pre_id[10]                                 ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux5~0_OTERM57            ; 1.258             ;
; processor:processor|decode_p2:decode|control_unit:control_unit|cond_register[3]            ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux5~0_OTERM57            ; 1.258             ;
; processor:processor|id_ex:id_ex|op_mem_read_ex                                             ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux5~0_OTERM57            ; 1.258             ;
; processor:processor|id_ex:id_ex|rs_ex[0]                                                   ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux5~0_OTERM57            ; 1.258             ;
; processor:processor|id_ex:id_ex|rs_ex[1]                                                   ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux5~0_OTERM57            ; 1.258             ;
; processor:processor|if_id:if_id|instruction_register_id[9]                                 ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux5~0_OTERM57            ; 1.258             ;
; processor:processor|if_id:if_id|instruction_register_id[8]                                 ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux5~0_OTERM57            ; 1.258             ;
; processor:processor|id_ex:id_ex|rs_ex[2]                                                   ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux5~0_OTERM57            ; 1.258             ;
; processor:processor|if_id:if_id|instruction_register_id[13]                                ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux5~0_OTERM57            ; 1.258             ;
; processor:processor|if_id:if_id|instruction_register_id[11]                                ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux5~0_OTERM57            ; 1.258             ;
; processor:processor|if_id:if_id|instruction_register_id[12]                                ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux5~0_OTERM57            ; 1.258             ;
; processor:processor|if_id:if_id|instruction_register_id[14]                                ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux5~0_OTERM57            ; 1.258             ;
; processor:processor|if_id:if_id|instruction_register_id[15]                                ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux5~0_OTERM57            ; 1.258             ;
; processor:processor|if_id:if_id|instruction_register_id[7]                                 ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux5~0_OTERM57            ; 1.258             ;
; processor:processor|if_id:if_id|instruction_register_id[6]                                 ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux5~0_OTERM57            ; 1.258             ;
; processor:processor|if_id:if_id|instruction_register_id[4]                                 ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux5~0_OTERM57            ; 1.258             ;
; processor:processor|decode_p2:decode|hazard_unit:hazard_unit|stall                         ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux5~0_OTERM57            ; 1.258             ;
; processor:processor|if_id:if_id|instruction_register_id[10]                                ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux5~0_OTERM57            ; 1.258             ;
; processor:processor|if_id:if_id|instruction_register_id[5]                                 ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux5~0_OTERM57            ; 1.258             ;
; processor:processor|if_id:if_id|program_counter_pre_id[9]                                  ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux6~0_OTERM71            ; 1.257             ;
; processor:processor|if_id:if_id|program_counter_pre_id[3]                                  ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux12~0_OTERM79           ; 1.257             ;
; outside_input[5]                                                                           ; processor:processor|mem_wb:mem_wb|memory_data_register_wb[5]                        ; 1.241             ;
; processor:processor|if_id:if_id|program_counter_pre_id[4]                                  ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux11~0_OTERM85           ; 1.237             ;
; processor:processor|if_id:if_id|program_counter_pre_id[14]                                 ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux1~0_OTERM83            ; 1.129             ;
; processor:processor|if_id:if_id|program_counter_pre_id[11]                                 ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux4~0_OTERM55            ; 1.129             ;
; processor:processor|if_id:if_id|program_counter_pre_id[15]                                 ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux0~3_OTERM75            ; 1.050             ;
; processor:processor|if_id:if_id|program_counter_pre_id[0]                                  ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux15~1_OTERM33           ; 1.046             ;
; outside_input[6]                                                                           ; processor:processor|mem_wb:mem_wb|memory_data_register_wb[6]                        ; 1.031             ;
; processor:processor|if_id:if_id|program_counter_pre_id[8]                                  ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux7~0_OTERM53            ; 1.029             ;
; processor:processor|ex_mem:ex_mem|rs_mem[0]                                                ; processor:processor|forwarding_unit:forwarding_unit|mux2:rt_wb_mux|res[0]~0_OTERM19 ; 1.013             ;
; processor:processor|if_id:if_id|program_counter_pre_id[13]                                 ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux2~0_OTERM51            ; 0.963             ;
; processor:processor|if_id:if_id|program_counter_pre_id[12]                                 ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux3~0_OTERM49            ; 0.963             ;
; processor:processor|ex_mem:ex_mem|rd_mem[0]                                                ; processor:processor|forwarding_unit:forwarding_unit|mux2:rt_wb_mux|res[0]~0_OTERM19 ; 0.932             ;
; outside_input[3]                                                                           ; processor:processor|mem_wb:mem_wb|memory_data_register_wb[3]                        ; 0.855             ;
; outside_input[15]                                                                          ; processor:processor|mem_wb:mem_wb|memory_data_register_wb[15]                       ; 0.795             ;
; processor:processor|ex_mem:ex_mem|rs_mem[1]                                                ; processor:processor|forwarding_unit:forwarding_unit|mux2:rt_wb_mux|res[1]~1_OTERM21 ; 0.781             ;
; outside_input[10]                                                                          ; processor:processor|mem_wb:mem_wb|memory_data_register_wb[10]                       ; 0.774             ;
; processor:processor|if_id:if_id|program_counter_pre_id[5]                                  ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux10~0_OTERM81           ; 0.749             ;
; processor:processor|ex_mem:ex_mem|rs_mem[2]                                                ; processor:processor|forwarding_unit:forwarding_unit|mux2:rt_wb_mux|res[2]~2_OTERM23 ; 0.748             ;
; processor:processor|id_ex:id_ex|br_ex[15]                                                  ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|id_ex:id_ex|ar_ex[0]                                                   ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|id_ex:id_ex|instruction_register_ex[0]                                 ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|id_ex:id_ex|instruction_register_ex[2]                                 ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|id_ex:id_ex|instruction_register_ex[1]                                 ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|id_ex:id_ex|instruction_register_ex[3]                                 ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|id_ex:id_ex|ar_ex[2]                                                   ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|id_ex:id_ex|ar_ex[3]                                                   ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|id_ex:id_ex|br_ex[11]                                                  ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|execute_p3:execute|alu:a|Mux77~1_OTERM89                               ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|id_ex:id_ex|br_ex[14]                                                  ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|id_ex:id_ex|br_ex[13]                                                  ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|mem_wb:mem_wb|memory_data_register_wb[7]                               ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|mem_wb:mem_wb|data_register_wb[7]                                      ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|id_ex:id_ex|br_ex[7]                                                   ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux8~0_OTERM59                   ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|execute_p3:execute|alu:a|Mux77~11_OTERM109                             ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|execute_p3:execute|alu:a|Mux77~9_OTERM91                               ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|mem_wb:mem_wb|memory_data_register_wb[13]                              ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|mem_wb:mem_wb|data_register_wb[13]                                     ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux2~0_OTERM51                   ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|mem_wb:mem_wb|memory_data_register_wb[12]                              ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|mem_wb:mem_wb|data_register_wb[12]                                     ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|id_ex:id_ex|br_ex[12]                                                  ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux3~0_OTERM49                   ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|id_ex:id_ex|ar_ex[1]                                                   ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|mem_wb:mem_wb|memory_data_register_wb[1]                               ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|mem_wb:mem_wb|data_register_wb[1]                                      ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|id_ex:id_ex|br_ex[1]                                                   ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux14~1_OTERM43                  ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|id_ex:id_ex|br_ex[5]                                                   ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux10~0_OTERM81                  ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|mem_wb:mem_wb|memory_data_register_wb[4]                               ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|mem_wb:mem_wb|data_register_wb[4]                                      ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|id_ex:id_ex|br_ex[4]                                                   ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux11~0_OTERM85                  ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|id_ex:id_ex|br_ex[6]                                                   ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux9~0_OTERM73                   ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|mem_wb:mem_wb|memory_data_register_wb[14]                              ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|mem_wb:mem_wb|data_register_wb[14]                                     ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux1~0_OTERM83                   ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|mem_wb:mem_wb|memory_data_register_wb[9]                               ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|mem_wb:mem_wb|data_register_wb[9]                                      ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|id_ex:id_ex|br_ex[9]                                                   ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux6~0_OTERM71                   ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
; processor:processor|mem_wb:mem_wb|memory_data_register_wb[8]                               ; processor:processor|execute_p3:execute|mux4:alu_src_mux_a|Mux13~1_OTERM47           ; 0.730             ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE30F23I7 for design "simple_pipeline"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE15F23A7 is compatible
    Info (176445): Device EP4CE15F23C7 is compatible
    Info (176445): Device EP4CE15F23I7 is compatible
    Info (176445): Device EP4CE40F23A7 is compatible
    Info (176445): Device EP4CE40F23C7 is compatible
    Info (176445): Device EP4CE40F23I7 is compatible
    Info (176445): Device EP4CE30F23A7 is compatible
    Info (176445): Device EP4CE30F23C7 is compatible
    Info (176445): Device EP4CE55F23C7 is compatible
    Info (176445): Device EP4CE55F23A7 is compatible
    Info (176445): Device EP4CE55F23I7 is compatible
    Info (176445): Device EP4CE75F23C7 is compatible
    Info (176445): Device EP4CE75F23I7 is compatible
    Info (176445): Device EP4CE115F23C7 is compatible
    Info (176445): Device EP4CE115F23I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location K22
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 16 pins of 125 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'simple_pipeline.sdc'
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   50.000  clock_20MHz
Info (176353): Automatically promoted node clock~input (placed in PIN B12 (CLK9, DIFFCLK_5p)) File: C:/Users/momon/le3hw/simple_pipeline/simple_pipeline.v Line: 2
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node clock_out~output File: C:/Users/momon/le3hw/simple_pipeline/simple_pipeline.v Line: 13
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 0 input, 16 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  31 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 35 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 37 total pin(s) used --  6 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 15 total pin(s) used --  28 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 22 total pin(s) used --  21 pins available
Info (128000): Starting physical synthesis optimizations for speed
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:01
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:04
Info (11888): Total time spent on timing analysis during the Fitter is 3.36 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Info (144001): Generated suppressed messages file C:/Users/momon/le3hw/simple_pipeline/output_files/simple_pipeline.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 5647 megabytes
    Info: Processing ended: Fri May 21 12:40:28 2021
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:34


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/momon/le3hw/simple_pipeline/output_files/simple_pipeline.fit.smsg.


