strict digraph "" {
	node [label="\N"];
	"1735:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b55901d0>",
		fillcolor=firebrick,
		label="1735:NS
d2 <= d1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b55901d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_1731:AL"	 [def_var="['d2', 'd0', 'd1']",
		label="Leaf_1731:AL"];
	"1735:NS" -> "Leaf_1731:AL"	 [cond="[]",
		lineno=None];
	"1733:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b55903d0>",
		fillcolor=springgreen,
		label="1733:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1733:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5590410>",
		fillcolor=firebrick,
		label="1733:NS
d0 <= rx_data;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5590410>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1733:IF" -> "1733:NS"	 [cond="['data_valid_d']",
		label=data_valid_d,
		lineno=1733];
	"1735:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5590110>",
		fillcolor=springgreen,
		label="1735:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1735:IF" -> "1735:NS"	 [cond="['data_valid_d']",
		label=data_valid_d,
		lineno=1735];
	"1733:NS" -> "Leaf_1731:AL"	 [cond="[]",
		lineno=None];
	"1734:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5590650>",
		fillcolor=firebrick,
		label="1734:NS
d1 <= d0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f13b5590650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1734:NS" -> "Leaf_1731:AL"	 [cond="[]",
		lineno=None];
	"1731:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f13b55907d0>",
		clk_sens=True,
		fillcolor=gold,
		label="1731:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['data_valid_d', 'rx_data', 'd0', 'd1']"];
	"1732:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f13b55908d0>",
		fillcolor=turquoise,
		label="1732:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1731:AL" -> "1732:BL"	 [cond="[]",
		lineno=None];
	"1732:BL" -> "1733:IF"	 [cond="[]",
		lineno=None];
	"1732:BL" -> "1735:IF"	 [cond="[]",
		lineno=None];
	"1734:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f13b5590910>",
		fillcolor=springgreen,
		label="1734:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1732:BL" -> "1734:IF"	 [cond="[]",
		lineno=None];
	"1734:IF" -> "1734:NS"	 [cond="['data_valid_d']",
		label=data_valid_d,
		lineno=1734];
}
