# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do SM_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying d:/fpga/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/abc/Lab4/Rtl {D:/abc/Lab4/Rtl/SM_top.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:36:06 on Oct 29,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/abc/Lab4/Rtl" D:/abc/Lab4/Rtl/SM_top.v 
# -- Compiling module SM_top
# -- Compiling module btn_debouncer
# 
# Top level modules:
# 	SM_top
# End time: 19:36:06 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/abc/Lab4/Rtl {D:/abc/Lab4/Rtl/vga_ctrl.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:36:06 on Oct 29,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/abc/Lab4/Rtl" D:/abc/Lab4/Rtl/vga_ctrl.v 
# -- Compiling module vga_ctrl
# 
# Top level modules:
# 	vga_ctrl
# End time: 19:36:06 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/abc/Lab4/Rtl {D:/abc/Lab4/Rtl/vga_pic.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:36:06 on Oct 29,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/abc/Lab4/Rtl" D:/abc/Lab4/Rtl/vga_pic.v 
# -- Compiling module vga_pic
# 
# Top level modules:
# 	vga_pic
# End time: 19:36:06 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/abc/Lab4/Rtl {D:/abc/Lab4/Rtl/vga_pic_color.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:36:06 on Oct 29,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/abc/Lab4/Rtl" D:/abc/Lab4/Rtl/vga_pic_color.v 
# -- Compiling module vga_pic_color
# 
# Top level modules:
# 	vga_pic_color
# End time: 19:36:06 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/abc/Lab4/Rtl {D:/abc/Lab4/Rtl/vga_pic_end.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:36:07 on Oct 29,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/abc/Lab4/Rtl" D:/abc/Lab4/Rtl/vga_pic_end.v 
# -- Compiling module vga_pic_end
# 
# Top level modules:
# 	vga_pic_end
# End time: 19:36:07 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/abc/Lab4/Rtl {D:/abc/Lab4/Rtl/pll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:36:07 on Oct 29,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/abc/Lab4/Rtl" D:/abc/Lab4/Rtl/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 19:36:07 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/abc/Lab4/Quartus_prj/../Sim {D:/abc/Lab4/Quartus_prj/../Sim/tb_SM_top.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 19:36:07 on Oct 29,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/abc/Lab4/Quartus_prj/../Sim" D:/abc/Lab4/Quartus_prj/../Sim/tb_SM_top.v 
# -- Compiling module tb_SM_top
# 
# Top level modules:
# 	tb_SM_top
# End time: 19:36:07 on Oct 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_SM_top
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_SM_top 
# Start time: 19:36:07 on Oct 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "SM_top(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.tb_SM_top(fast)
# Loading work.SM_top(fast)
# Loading work.pll(fast)
# Loading work.btn_debouncer(fast)
# Loading work.vga_pic_color(fast)
# Loading work.vga_pic(fast)
# Loading work.vga_pic_end(fast)
# Loading work.vga_ctrl(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : D:/abc/Lab4/Quartus_prj/../Sim/tb_SM_top.v(71)
#    Time: 70232 us  Iteration: 0  Instance: /tb_SM_top
# 1
# Break in Module tb_SM_top at D:/abc/Lab4/Quartus_prj/../Sim/tb_SM_top.v line 71
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/abc/Lab4/Quartus_prj/simulation/questa/wave.do
# End time: 19:37:44 on Oct 29,2025, Elapsed time: 0:01:37
# Errors: 0, Warnings: 1
