Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Oct 19 11:33:59 2016
| Host         : DESKTOP-H8D297J running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file HEX_to_SSEG_control_sets_placed.rpt
| Design       : HEX_to_SSEG
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------+---------------------------+------------------+----------------+
|  Clock Signal  | Enable Signal |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+---------------+---------------------------+------------------+----------------+
|  MUX_CLK       |               | cathode_select[1]_i_1_n_0 |                1 |              2 |
|  MUX_CLK       |               | current_segment[1]        |                1 |              2 |
|  MUX_CLK       |               |                           |                2 |              9 |
|  clk_IBUF_BUFG |               |                           |                4 |             16 |
+----------------+---------------+---------------------------+------------------+----------------+


