Mezzanine PCB designed by Jacqueline Wang during Spring 2024 UROP using KiCAD

https://gitlab.com/kicad/libraries/kicad-footprint-generator

the silicondie.py file was ran inside the library-> KiCADModTree->examples folder
