{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512416786568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512416786568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 14:46:26 2017 " "Processing started: Mon Dec 04 14:46:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512416786568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512416786568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Binverter -c Binverter " "Command: quartus_map --read_settings_files=on --write_settings_files=off Binverter -c Binverter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512416786568 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1512416786775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Binverter-Binverter_arch " "Found design unit 1: Binverter-Binverter_arch" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512416787107 ""} { "Info" "ISGN_ENTITY_NAME" "1 Binverter " "Found entity 1: Binverter" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512416787107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512416787107 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Binverter " "Elaborating entity \"Binverter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512416787138 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lcd_display_convertdectobin Binverter.vhd(180) " "Verilog HDL or VHDL warning at Binverter.vhd(180): object \"lcd_display_convertdectobin\" assigned a value but never read" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512416787162 "|Binverter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lcd_display_converthextobin Binverter.vhd(181) " "Verilog HDL or VHDL warning at Binverter.vhd(181): object \"lcd_display_converthextobin\" assigned a value but never read" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512416787162 "|Binverter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lcd_display_convertocttobin Binverter.vhd(182) " "Verilog HDL or VHDL warning at Binverter.vhd(182): object \"lcd_display_convertocttobin\" assigned a value but never read" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512416787162 "|Binverter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Hex_Display_Data Binverter.vhd(206) " "Verilog HDL or VHDL warning at Binverter.vhd(206): object \"Hex_Display_Data\" assigned a value but never read" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 206 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512416787166 "|Binverter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "skipToLevel11 Binverter.vhd(551) " "VHDL Process Statement warning at Binverter.vhd(551): signal \"skipToLevel11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 551 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512416787253 "|Binverter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "skipToLevel21 Binverter.vhd(559) " "VHDL Process Statement warning at Binverter.vhd(559): signal \"skipToLevel21\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 559 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512416787253 "|Binverter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "skipToLevel30 Binverter.vhd(567) " "VHDL Process Statement warning at Binverter.vhd(567): signal \"skipToLevel30\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 567 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512416787253 "|Binverter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "skipToFinalLoss Binverter.vhd(575) " "VHDL Process Statement warning at Binverter.vhd(575): signal \"skipToFinalLoss\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 575 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1512416787253 "|Binverter"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "levelState " "Can't recognize finite state machine \"levelState\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Quartus II" 0 -1 1512416787547 ""}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "gameState " "Can't recognize finite state machine \"gameState\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Quartus II" 0 -1 1512416787547 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 30 -1 0 } } { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 1649 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1512416789238 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1512416789238 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gameState.ResetState gameState.ResetState~_emulated gameState.ResetState~1 " "Register \"gameState.ResetState\" is converted into an equivalent circuit using register \"gameState.ResetState~_emulated\" and latch \"gameState.ResetState~1\"" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 74 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512416789239 "|Binverter|gameState.ResetState"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gameState.L11 gameState.L11~_emulated gameState.L11~1 " "Register \"gameState.L11\" is converted into an equivalent circuit using register \"gameState.L11~_emulated\" and latch \"gameState.L11~1\"" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 74 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512416789239 "|Binverter|gameState.L11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gameState.L21 gameState.L21~_emulated gameState.L21~1 " "Register \"gameState.L21\" is converted into an equivalent circuit using register \"gameState.L21~_emulated\" and latch \"gameState.L21~1\"" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 74 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512416789239 "|Binverter|gameState.L21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gameState.L30 gameState.L30~_emulated gameState.L30~1 " "Register \"gameState.L30\" is converted into an equivalent circuit using register \"gameState.L30~_emulated\" and latch \"gameState.L30~1\"" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 74 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512416789239 "|Binverter|gameState.L30"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gameState.FinalLoss gameState.FinalLoss~_emulated gameState.FinalLoss~1 " "Register \"gameState.FinalLoss\" is converted into an equivalent circuit using register \"gameState.FinalLoss~_emulated\" and latch \"gameState.FinalLoss~1\"" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 74 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512416789239 "|Binverter|gameState.FinalLoss"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "levelState.Level_1 levelState.Level_1~_emulated gameState.ResetState~1 " "Register \"levelState.Level_1\" is converted into an equivalent circuit using register \"levelState.Level_1~_emulated\" and latch \"gameState.ResetState~1\"" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512416789239 "|Binverter|levelState.Level_1"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "levelState.Level_11 levelState.Level_11~_emulated gameState.L11~1 " "Register \"levelState.Level_11\" is converted into an equivalent circuit using register \"levelState.Level_11~_emulated\" and latch \"gameState.L11~1\"" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512416789239 "|Binverter|levelState.Level_11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "levelState.Level_21 levelState.Level_21~_emulated gameState.L21~1 " "Register \"levelState.Level_21\" is converted into an equivalent circuit using register \"levelState.Level_21~_emulated\" and latch \"gameState.L21~1\"" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512416789239 "|Binverter|levelState.Level_21"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "levelState.Level_30 levelState.Level_30~_emulated levelState.Level_30~1 " "Register \"levelState.Level_30\" is converted into an equivalent circuit using register \"levelState.Level_30~_emulated\" and latch \"levelState.Level_30~1\"" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 75 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1512416789239 "|Binverter|levelState.Level_30"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1512416789239 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[0\] " "Node \"data_bus\[0\]\"" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 207 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512416790280 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[1\] " "Node \"data_bus\[1\]\"" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 207 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512416790280 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[2\] " "Node \"data_bus\[2\]\"" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 207 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512416790280 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[3\] " "Node \"data_bus\[3\]\"" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 207 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512416790280 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[4\] " "Node \"data_bus\[4\]\"" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 207 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512416790280 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[5\] " "Node \"data_bus\[5\]\"" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 207 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512416790280 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[6\] " "Node \"data_bus\[6\]\"" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 207 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512416790280 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_bus\[7\] " "Node \"data_bus\[7\]\"" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 207 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512416790280 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1512416790280 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512416790280 "|Binverter|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512416790280 "|Binverter|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon VCC " "Pin \"lcd_blon\" is stuck at VCC" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512416790280 "|Binverter|lcd_blon"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1512416790280 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1512416790368 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512416793411 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512416793411 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Hex_Display_Data_0 " "No output dependent on input pin \"Hex_Display_Data_0\"" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512416793600 "|Binverter|Hex_Display_Data_0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Hex_Display_Data_1 " "No output dependent on input pin \"Hex_Display_Data_1\"" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512416793600 "|Binverter|Hex_Display_Data_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Hex_Display_Data_2 " "No output dependent on input pin \"Hex_Display_Data_2\"" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512416793600 "|Binverter|Hex_Display_Data_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Hex_Display_Data_3 " "No output dependent on input pin \"Hex_Display_Data_3\"" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512416793600 "|Binverter|Hex_Display_Data_3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Hex_Display_Data_4 " "No output dependent on input pin \"Hex_Display_Data_4\"" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512416793600 "|Binverter|Hex_Display_Data_4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Hex_Display_Data_5 " "No output dependent on input pin \"Hex_Display_Data_5\"" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512416793600 "|Binverter|Hex_Display_Data_5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Hex_Display_Data_6 " "No output dependent on input pin \"Hex_Display_Data_6\"" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512416793600 "|Binverter|Hex_Display_Data_6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Hex_Display_Data_7 " "No output dependent on input pin \"Hex_Display_Data_7\"" {  } { { "Binverter.vhd" "" { Text "C:/altera/upchstrack/Binverter/Binverter.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512416793600 "|Binverter|Hex_Display_Data_7"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1512416793600 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1170 " "Implemented 1170 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512416793601 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512416793601 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1512416793601 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1100 " "Implemented 1100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1512416793601 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512416793601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "599 " "Peak virtual memory: 599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512416793634 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 14:46:33 2017 " "Processing ended: Mon Dec 04 14:46:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512416793634 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512416793634 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512416793634 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512416793634 ""}
