<dec f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1479' type='unsigned int llvm::MachineInstr::findTiedOperandIdx(unsigned int OpIdx) const'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1491' u='c' c='_ZNK4llvm12MachineInstr21isRegTiedToUseOperandEjPj'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1504' u='c' c='_ZNK4llvm12MachineInstr21isRegTiedToDefOperandEjPj'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1769' u='c' c='_ZN4llvm12MachineInstr15untieRegOperandEj'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='1476'>/// Given the index of a tied register operand, find the
  /// operand it is tied to. Defs are tied to uses and vice versa. Returns the
  /// index of the tied operand which must exist.</doc>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='879' u='c' c='_ZN12_GLOBAL__N_113InlineSpiller17foldMemoryOperandEN4llvm8ArrayRefISt4pairIPNS1_12MachineInstrEjEEES5_'/>
<use f='llvm/llvm/lib/CodeGen/MIRPrinter.cpp' l='875' u='c' c='_ZN4llvm9MIPrinter5printERKNS_12MachineInstrEjPKNS_18TargetRegisterInfoEPKNS_15TargetInstrInfoEbNS_3LLTEb'/>
<def f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1119' ll='1191' type='unsigned int llvm::MachineInstr::findTiedOperandIdx(unsigned int OpIdx) const'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1503' u='c' c='_ZNK4llvm12MachineInstr22hasComplexRegisterTiesEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1609' u='c' c='_ZNK4llvm12MachineInstr5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerEbbbbPKNS_15TargetInstrInfoE'/>
<doc f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1116'>/// Given the index of a tied register operand, find the operand it is tied to.
/// Defs are tied to uses and vice versa. Returns the index of the tied operand
/// which must exist.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1730' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier19visitMachineOperandEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1758' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier19visitMachineOperandEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1764' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier19visitMachineOperandEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='253' u='c' c='_ZNK12_GLOBAL__N_124RenameIndependentSubregs15rewriteOperandsERKN4llvm12IntEqClassesERKNS1_15SmallVectorImplINS0_12SubRangeInfoEEERKNS5_IPNS1_12LiveIntervalEEE'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1180' u='c' c='_ZNK4llvm18TargetLoweringBase14emitPatchPointERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3809' u='c' c='_ZNK4llvm11SIInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp' l='379' u='c' c='_ZN12_GLOBAL__N_114SDWASrcOperand13convertToSDWAERN4llvm12MachineInstrEPKNS1_11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp' l='1123' u='c' c='_ZN12_GLOBAL__N_114SIPeepholeSDWA13convertToSDWAERN4llvm12MachineInstrERKNS1_11SmallVectorIPNS_11SDWAOperandELj4EEE'/>
