<stg><name>decode</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %instruction_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %instruction

]]></Node>
<StgValue><ssdm name="instruction_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:1 %d_imm_inst_7_V = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction_read, i32 7

]]></Node>
<StgValue><ssdm name="d_imm_inst_7_V"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:2 %d_imm_inst_20_V = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction_read, i32 20

]]></Node>
<StgValue><ssdm name="d_imm_inst_20_V"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3 %opch_V = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %instruction_read, i32 5, i32 6

]]></Node>
<StgValue><ssdm name="opch_V"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:4 %opcl_V = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %instruction_read, i32 2, i32 4

]]></Node>
<StgValue><ssdm name="opcl_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
entry:5 %switch_ln72 = switch i2 %opch_V, void %sw.bb7.i.i, i2 0, void %sw.bb.i.i, i2 1, void %sw.bb3.i.i, i2 2, void %_ZL18decode_instructionjP21decoded_instruction_s.exit

]]></Node>
<StgValue><ssdm name="switch_ln72"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
sw.bb3.i.i:0 %switch_ln21 = switch i3 %opcl_V, void %_ZL18decode_instructionjP21decoded_instruction_s.exit, i3 0, void %sw.bb.i40.i.i, i3 5, void %sw.bb5.i55.i.i, i3 4, void %sw.bb4.i52.i.i

]]></Node>
<StgValue><ssdm name="switch_ln21"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch_V" val="1"/>
<literal name="opcl_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
sw.bb4.i52.i.i:0 %br_ln26 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch_V" val="1"/>
<literal name="opcl_V" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
sw.bb5.i55.i.i:0 %br_ln27 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch_V" val="1"/>
<literal name="opcl_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i40.i.i:0 %br_ln22 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
sw.bb.i.i:0 %switch_ln6 = switch i3 %opcl_V, void %_ZL18decode_instructionjP21decoded_instruction_s.exit, i3 0, void %sw.bb.i71.i.i, i3 5, void %sw.bb5.i86.i.i, i3 4, void %sw.bb4.i83.i.i

]]></Node>
<StgValue><ssdm name="switch_ln6"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch_V" val="0"/>
<literal name="opcl_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
sw.bb4.i83.i.i:0 %br_ln11 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch_V" val="0"/>
<literal name="opcl_V" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
sw.bb5.i86.i.i:0 %br_ln12 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch_V" val="0"/>
<literal name="opcl_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i71.i.i:0 %br_ln7 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch_V" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
sw.bb7.i.i:0 %switch_ln51 = switch i3 %opcl_V, void %_ZL18decode_instructionjP21decoded_instruction_s.exit, i3 0, void %sw.bb.i.i.i, i3 1, void %sw.bb1.i.i.i, i3 3, void %sw.bb3.i.i.i

]]></Node>
<StgValue><ssdm name="switch_ln51"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch_V" val="-1"/>
<literal name="opcl_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
sw.bb3.i.i.i:0 %br_ln55 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch_V" val="-1"/>
<literal name="opcl_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
sw.bb1.i.i.i:0 %br_ln53 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opch_V" val="-1"/>
<literal name="opcl_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.i.i.i:0 %br_ln52 = br void %_ZL18decode_instructionjP21decoded_instruction_s.exit

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0" op_16_bw="3" op_17_bw="0" op_18_bw="3" op_19_bw="0" op_20_bw="3" op_21_bw="0" op_22_bw="3" op_23_bw="0" op_24_bw="3" op_25_bw="0">
<![CDATA[
_ZL18decode_instructionjP21decoded_instruction_s.exit:0 %d_i_type_V_write_assign = phi i3 6, void %sw.bb3.i.i.i, i3 2, void %sw.bb1.i.i.i, i3 4, void %sw.bb.i.i.i, i3 5, void %sw.bb5.i55.i.i, i3 1, void %sw.bb4.i52.i.i, i3 3, void %sw.bb.i40.i.i, i3 5, void %sw.bb5.i86.i.i, i3 2, void %sw.bb4.i83.i.i, i3 2, void %sw.bb.i71.i.i, i3 7, void %entry, i3 7, void %sw.bb.i.i, i3 7, void %sw.bb3.i.i, i3 7, void %sw.bb7.i.i

]]></Node>
<StgValue><ssdm name="d_i_type_V_write_assign"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZL18decode_instructionjP21decoded_instruction_s.exit:1 %d_imm_inst_31_V = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %instruction_read, i32 31

]]></Node>
<StgValue><ssdm name="d_imm_inst_31_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZL18decode_instructionjP21decoded_instruction_s.exit:2 %d_imm_inst_11_8_V = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %instruction_read, i32 8, i32 11

]]></Node>
<StgValue><ssdm name="d_imm_inst_11_8_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
_ZL18decode_instructionjP21decoded_instruction_s.exit:3 %switch_ln37 = switch i3 %d_i_type_V_write_assign, void %_ZL16decode_immediatejP21decoded_instruction_s.exit, i3 6, void %sw.bb35.i, i3 5, void %sw.bb31.i, i3 2, void %sw.bb17.i, i3 3, void %sw.bb21.i, i3 4, void %sw.bb26.i

]]></Node>
<StgValue><ssdm name="switch_ln37"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb26.i:0 %tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %instruction_read, i32 25, i32 30

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="12" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="4">
<![CDATA[
sw.bb26.i:1 %ret_V_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i6.i4, i1 %d_imm_inst_31_V, i1 %d_imm_inst_7_V, i6 %tmp_4, i4 %d_imm_inst_11_8_V

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="20" op_0_bw="12">
<![CDATA[
sw.bb26.i:2 %sext_ln42 = sext i12 %ret_V_4

]]></Node>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
sw.bb26.i:3 %br_ln42 = br void %_ZL16decode_immediatejP21decoded_instruction_s.exit

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb21.i:0 %tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %instruction_read, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb21.i:1 %tmp_3 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %instruction_read, i32 7, i32 11

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
sw.bb21.i:2 %ret_V_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %tmp_2, i5 %tmp_3

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="20" op_0_bw="12">
<![CDATA[
sw.bb21.i:3 %sext_ln41 = sext i12 %ret_V_3

]]></Node>
<StgValue><ssdm name="sext_ln41"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
sw.bb21.i:4 %br_ln41 = br void %_ZL16decode_immediatejP21decoded_instruction_s.exit

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb17.i:0 %ret_V = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %instruction_read, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="20" op_0_bw="12">
<![CDATA[
sw.bb17.i:1 %sext_ln40 = sext i12 %ret_V

]]></Node>
<StgValue><ssdm name="sext_ln40"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
sw.bb17.i:2 %br_ln40 = br void %_ZL16decode_immediatejP21decoded_instruction_s.exit

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb31.i:0 %ret_V_2 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %instruction_read, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
sw.bb31.i:1 %br_ln43 = br void %_ZL16decode_immediatejP21decoded_instruction_s.exit

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb35.i:0 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %instruction_read, i32 12, i32 19

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb35.i:1 %tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %instruction_read, i32 21, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="20" op_0_bw="20" op_1_bw="1" op_2_bw="8" op_3_bw="1" op_4_bw="10">
<![CDATA[
sw.bb35.i:2 %ret_V_1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i1.i8.i1.i10, i1 %d_imm_inst_31_V, i8 %tmp, i1 %d_imm_inst_20_V, i10 %tmp_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="d_i_type_V_write_assign" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
sw.bb35.i:3 %br_ln44 = br void %_ZL16decode_immediatejP21decoded_instruction_s.exit

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0" op_4_bw="20" op_5_bw="0" op_6_bw="20" op_7_bw="0" op_8_bw="20" op_9_bw="0" op_10_bw="20" op_11_bw="0">
<![CDATA[
_ZL16decode_immediatejP21decoded_instruction_s.exit:0 %d_i_imm_V_write_assign = phi i20 %ret_V_1, void %sw.bb35.i, i20 %ret_V_2, void %sw.bb31.i, i20 %sext_ln42, void %sw.bb26.i, i20 %sext_ln41, void %sw.bb21.i, i20 %sext_ln40, void %sw.bb17.i, i20 0, void %_ZL18decode_instructionjP21decoded_instruction_s.exit

]]></Node>
<StgValue><ssdm name="d_i_imm_V_write_assign"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="23" op_0_bw="23" op_1_bw="3">
<![CDATA[
_ZL16decode_immediatejP21decoded_instruction_s.exit:1 %newret = insertvalue i23 <undef>, i3 %d_i_type_V_write_assign

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="23" op_0_bw="23" op_1_bw="20">
<![CDATA[
_ZL16decode_immediatejP21decoded_instruction_s.exit:2 %newret2 = insertvalue i23 %newret, i20 %d_i_imm_V_write_assign

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="23">
<![CDATA[
_ZL16decode_immediatejP21decoded_instruction_s.exit:3 %ret_ln1498 = ret i23 %newret2

]]></Node>
<StgValue><ssdm name="ret_ln1498"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
