

================================================================
== Vitis HLS Report for 'conv2d_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10'
================================================================
* Date:           Tue May 13 12:46:06 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        HLS_Convolution
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.988 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    15882|    15882|  0.127 ms|  0.127 ms|  15877|  15877|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_73_9_VITIS_LOOP_74_10  |    15880|    15880|         6|          1|          1|  15876|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    206|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     68|    -|
|Register         |        -|    -|     153|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     153|    274|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln73_1_fu_123_p2     |         +|   0|  0|  17|          14|           1|
    |add_ln73_fu_154_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln74_fu_167_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln75_fu_209_p2       |         +|   0|  0|  14|          14|          14|
    |add_ln77_fu_270_p2       |         +|   0|  0|  14|          13|          13|
    |sub_ln75_fu_200_p2       |         -|   0|  0|  14|          14|          14|
    |sub_ln77_1_fu_240_p2     |         -|   0|  0|  12|           1|          12|
    |sub_ln77_fu_228_p2       |         -|   0|  0|  12|           1|          12|
    |abscond3_fu_246_p2       |      icmp|   0|  0|  12|          11|           1|
    |abscond_fu_234_p2        |      icmp|   0|  0|  12|          11|           1|
    |icmp_ln73_fu_117_p2      |      icmp|   0|  0|  17|          14|          10|
    |icmp_ln74_fu_132_p2      |      icmp|   0|  0|  14|           7|           3|
    |select_ln73_1_fu_160_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln73_fu_138_p3    |    select|   0|  0|   7|           1|           1|
    |select_ln77_1_fu_261_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln77_fu_252_p3    |    select|   0|  0|  12|           1|          12|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 206|         119|         117|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_j_load                 |  14|          3|    7|         21|
    |i_fu_52                                 |   9|          2|    7|         14|
    |indvar_flatten13_fu_56                  |   9|          2|   14|         28|
    |j_fu_48                                 |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  68|         15|   51|        109|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |abscond3_reg_364                   |   1|   0|    1|          0|
    |abscond_reg_354                    |   1|   0|    1|          0|
    |add_ln75_reg_319                   |  14|   0|   14|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |i_fu_52                            |   7|   0|    7|          0|
    |icmp_ln74_reg_302                  |   1|   0|    1|          0|
    |indvar_flatten13_fu_56             |  14|   0|   14|          0|
    |j_fu_48                            |   7|   0|    7|          0|
    |select_ln73_1_reg_313              |   7|   0|    7|          0|
    |select_ln73_reg_307                |   7|   0|    7|          0|
    |select_ln73_reg_307_pp0_iter1_reg  |   7|   0|    7|          0|
    |sext_ln75_reg_339                  |  12|   0|   12|          0|
    |sext_ln76_reg_344                  |  12|   0|   12|          0|
    |sub_ln77_1_reg_359                 |  12|   0|   12|          0|
    |sub_ln77_reg_349                   |  12|   0|   12|          0|
    |zext_ln75_2_reg_324                |  14|   0|   64|         50|
    |zext_ln75_2_reg_324_pp0_iter4_reg  |  14|   0|   64|         50|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 153|   0|  253|        100|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+--------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10|  return value|
|out_image_x_address0      |  out|   14|   ap_memory|                                       out_image_x|         array|
|out_image_x_ce0           |  out|    1|   ap_memory|                                       out_image_x|         array|
|out_image_x_q0            |   in|   11|   ap_memory|                                       out_image_x|         array|
|out_image_y_address0      |  out|   14|   ap_memory|                                       out_image_y|         array|
|out_image_y_ce0           |  out|    1|   ap_memory|                                       out_image_y|         array|
|out_image_y_q0            |   in|   11|   ap_memory|                                       out_image_y|         array|
|out_image_sobel_address0  |  out|   14|   ap_memory|                                   out_image_sobel|         array|
|out_image_sobel_ce0       |  out|    1|   ap_memory|                                   out_image_sobel|         array|
|out_image_sobel_we0       |  out|    1|   ap_memory|                                   out_image_sobel|         array|
|out_image_sobel_d0        |  out|   13|   ap_memory|                                   out_image_sobel|         array|
+--------------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.98>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [HLS_Convolution/sources/conv2d.c:74]   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS_Convolution/sources/conv2d.c:73]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten13"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln73 = store i7 0, i7 %i" [HLS_Convolution/sources/conv2d.c:73]   --->   Operation 13 'store' 'store_ln73' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln74 = store i7 0, i7 %j" [HLS_Convolution/sources/conv2d.c:74]   --->   Operation 14 'store' 'store_ln74' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc119"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i14 %indvar_flatten13" [HLS_Convolution/sources/conv2d.c:73]   --->   Operation 16 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.81ns)   --->   "%icmp_ln73 = icmp_eq  i14 %indvar_flatten13_load, i14 15876" [HLS_Convolution/sources/conv2d.c:73]   --->   Operation 17 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.81ns)   --->   "%add_ln73_1 = add i14 %indvar_flatten13_load, i14 1" [HLS_Convolution/sources/conv2d.c:73]   --->   Operation 18 'add' 'add_ln73_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %for.inc122, void %for.body136.preheader.exitStub" [HLS_Convolution/sources/conv2d.c:73]   --->   Operation 19 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [HLS_Convolution/sources/conv2d.c:74]   --->   Operation 20 'load' 'j_load' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.87ns)   --->   "%icmp_ln74 = icmp_eq  i7 %j_load, i7 126" [HLS_Convolution/sources/conv2d.c:74]   --->   Operation 21 'icmp' 'icmp_ln74' <Predicate = (!icmp_ln73)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.99ns)   --->   "%select_ln73 = select i1 %icmp_ln74, i7 0, i7 %j_load" [HLS_Convolution/sources/conv2d.c:73]   --->   Operation 22 'select' 'select_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln73 = store i14 %add_ln73_1, i14 %indvar_flatten13" [HLS_Convolution/sources/conv2d.c:73]   --->   Operation 23 'store' 'store_ln73' <Predicate = (!icmp_ln73)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.45>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [HLS_Convolution/sources/conv2d.c:73]   --->   Operation 24 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.87ns)   --->   "%add_ln73 = add i7 %i_load, i7 1" [HLS_Convolution/sources/conv2d.c:73]   --->   Operation 25 'add' 'add_ln73' <Predicate = (icmp_ln74)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.99ns)   --->   "%select_ln73_1 = select i1 %icmp_ln74, i7 %add_ln73, i7 %i_load" [HLS_Convolution/sources/conv2d.c:73]   --->   Operation 26 'select' 'select_ln73_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.87ns)   --->   "%add_ln74 = add i7 %select_ln73, i7 1" [HLS_Convolution/sources/conv2d.c:74]   --->   Operation 27 'add' 'add_ln74' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln73 = store i7 %select_ln73_1, i7 %i" [HLS_Convolution/sources/conv2d.c:73]   --->   Operation 28 'store' 'store_ln73' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln74 = store i7 %add_ln74, i7 %j" [HLS_Convolution/sources/conv2d.c:74]   --->   Operation 29 'store' 'store_ln74' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.84>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln73_1, i7 0" [HLS_Convolution/sources/conv2d.c:75]   --->   Operation 30 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %select_ln73_1, i1 0" [HLS_Convolution/sources/conv2d.c:75]   --->   Operation 31 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i8 %tmp" [HLS_Convolution/sources/conv2d.c:75]   --->   Operation 32 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln75 = sub i14 %p_shl, i14 %zext_ln75" [HLS_Convolution/sources/conv2d.c:75]   --->   Operation 33 'sub' 'sub_ln75' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i7 %select_ln73" [HLS_Convolution/sources/conv2d.c:75]   --->   Operation 34 'zext' 'zext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln75 = add i14 %sub_ln75, i14 %zext_ln75_1" [HLS_Convolution/sources/conv2d.c:75]   --->   Operation 35 'add' 'add_ln75' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln75_2 = zext i14 %add_ln75" [HLS_Convolution/sources/conv2d.c:75]   --->   Operation 36 'zext' 'zext_ln75_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%out_image_x_addr = getelementptr i11 %out_image_x, i64 0, i64 %zext_ln75_2" [HLS_Convolution/sources/conv2d.c:75]   --->   Operation 37 'getelementptr' 'out_image_x_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%out_image_y_addr = getelementptr i11 %out_image_y, i64 0, i64 %zext_ln75_2" [HLS_Convolution/sources/conv2d.c:76]   --->   Operation 38 'getelementptr' 'out_image_y_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [2/2] (3.25ns)   --->   "%gx = load i14 %out_image_x_addr" [HLS_Convolution/sources/conv2d.c:75]   --->   Operation 39 'load' 'gx' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 15876> <RAM>
ST_4 : Operation 40 [2/2] (3.25ns)   --->   "%gy = load i14 %out_image_y_addr" [HLS_Convolution/sources/conv2d.c:76]   --->   Operation 40 'load' 'gy' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 15876> <RAM>

State 5 <SV = 4> <Delay = 4.89>
ST_5 : Operation 41 [1/2] (3.25ns)   --->   "%gx = load i14 %out_image_x_addr" [HLS_Convolution/sources/conv2d.c:75]   --->   Operation 41 'load' 'gx' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 15876> <RAM>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i11 %gx" [HLS_Convolution/sources/conv2d.c:75]   --->   Operation 42 'sext' 'sext_ln75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/2] (3.25ns)   --->   "%gy = load i14 %out_image_y_addr" [HLS_Convolution/sources/conv2d.c:76]   --->   Operation 43 'load' 'gy' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 15876> <RAM>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln76 = sext i11 %gy" [HLS_Convolution/sources/conv2d.c:76]   --->   Operation 44 'sext' 'sext_ln76' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (1.63ns)   --->   "%sub_ln77 = sub i12 0, i12 %sext_ln75" [HLS_Convolution/sources/conv2d.c:77]   --->   Operation 45 'sub' 'sub_ln77' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (1.63ns)   --->   "%abscond = icmp_sgt  i11 %gx, i11 0" [HLS_Convolution/sources/conv2d.c:75]   --->   Operation 46 'icmp' 'abscond' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (1.63ns)   --->   "%sub_ln77_1 = sub i12 0, i12 %sext_ln76" [HLS_Convolution/sources/conv2d.c:77]   --->   Operation 47 'sub' 'sub_ln77_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (1.63ns)   --->   "%abscond3 = icmp_sgt  i11 %gy, i11 0" [HLS_Convolution/sources/conv2d.c:76]   --->   Operation 48 'icmp' 'abscond3' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln73)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 4.80>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_73_9_VITIS_LOOP_74_10_str"   --->   Operation 49 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15876, i64 15876, i64 15876"   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%out_image_sobel_addr = getelementptr i13 %out_image_sobel, i64 0, i64 %zext_ln75_2" [HLS_Convolution/sources/conv2d.c:77]   --->   Operation 51 'getelementptr' 'out_image_sobel_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln74 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS_Convolution/sources/conv2d.c:74]   --->   Operation 52 'specpipeline' 'specpipeline_ln74' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln77)   --->   "%select_ln77 = select i1 %abscond, i12 %sext_ln75, i12 %sub_ln77" [HLS_Convolution/sources/conv2d.c:77]   --->   Operation 53 'select' 'select_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln77)   --->   "%sext_ln77 = sext i12 %select_ln77" [HLS_Convolution/sources/conv2d.c:77]   --->   Operation 54 'sext' 'sext_ln77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln77)   --->   "%select_ln77_1 = select i1 %abscond3, i12 %sext_ln76, i12 %sub_ln77_1" [HLS_Convolution/sources/conv2d.c:77]   --->   Operation 55 'select' 'select_ln77_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln77)   --->   "%sext_ln77_1 = sext i12 %select_ln77_1" [HLS_Convolution/sources/conv2d.c:77]   --->   Operation 56 'sext' 'sext_ln77_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln77 = add i13 %sext_ln77_1, i13 %sext_ln77" [HLS_Convolution/sources/conv2d.c:77]   --->   Operation 57 'add' 'add_ln77' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (3.25ns)   --->   "%store_ln77 = store i13 %add_ln77, i14 %out_image_sobel_addr" [HLS_Convolution/sources/conv2d.c:77]   --->   Operation 58 'store' 'store_ln77' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 15876> <RAM>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln74 = br void %for.inc119" [HLS_Convolution/sources/conv2d.c:74]   --->   Operation 59 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_image_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_image_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_image_sobel]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 0110000]
i                     (alloca           ) [ 0110000]
indvar_flatten13      (alloca           ) [ 0100000]
store_ln0             (store            ) [ 0000000]
store_ln73            (store            ) [ 0000000]
store_ln74            (store            ) [ 0000000]
br_ln0                (br               ) [ 0000000]
indvar_flatten13_load (load             ) [ 0000000]
icmp_ln73             (icmp             ) [ 0111110]
add_ln73_1            (add              ) [ 0000000]
br_ln73               (br               ) [ 0000000]
j_load                (load             ) [ 0000000]
icmp_ln74             (icmp             ) [ 0110000]
select_ln73           (select           ) [ 0111000]
store_ln73            (store            ) [ 0000000]
i_load                (load             ) [ 0000000]
add_ln73              (add              ) [ 0000000]
select_ln73_1         (select           ) [ 0101000]
add_ln74              (add              ) [ 0000000]
store_ln73            (store            ) [ 0000000]
store_ln74            (store            ) [ 0000000]
p_shl                 (bitconcatenate   ) [ 0000000]
tmp                   (bitconcatenate   ) [ 0000000]
zext_ln75             (zext             ) [ 0000000]
sub_ln75              (sub              ) [ 0000000]
zext_ln75_1           (zext             ) [ 0000000]
add_ln75              (add              ) [ 0100100]
zext_ln75_2           (zext             ) [ 0100011]
out_image_x_addr      (getelementptr    ) [ 0100010]
out_image_y_addr      (getelementptr    ) [ 0100010]
gx                    (load             ) [ 0000000]
sext_ln75             (sext             ) [ 0100001]
gy                    (load             ) [ 0000000]
sext_ln76             (sext             ) [ 0100001]
sub_ln77              (sub              ) [ 0100001]
abscond               (icmp             ) [ 0100001]
sub_ln77_1            (sub              ) [ 0100001]
abscond3              (icmp             ) [ 0100001]
specloopname_ln0      (specloopname     ) [ 0000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
out_image_sobel_addr  (getelementptr    ) [ 0000000]
specpipeline_ln74     (specpipeline     ) [ 0000000]
select_ln77           (select           ) [ 0000000]
sext_ln77             (sext             ) [ 0000000]
select_ln77_1         (select           ) [ 0000000]
sext_ln77_1           (sext             ) [ 0000000]
add_ln77              (add              ) [ 0000000]
store_ln77            (store            ) [ 0000000]
br_ln74               (br               ) [ 0000000]
ret_ln0               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_image_x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_image_y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_y"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_image_sobel">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_sobel"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_73_9_VITIS_LOOP_74_10_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="j_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="indvar_flatten13_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten13/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="out_image_x_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="11" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="14" slack="0"/>
<pin id="64" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_x_addr/4 "/>
</bind>
</comp>

<comp id="67" class="1004" name="out_image_y_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="11" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="14" slack="0"/>
<pin id="71" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_y_addr/4 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="14" slack="0"/>
<pin id="76" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gx/4 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="14" slack="0"/>
<pin id="82" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gy/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="out_image_sobel_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="13" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="14" slack="2"/>
<pin id="90" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_sobel_addr/6 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln77_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="14" slack="0"/>
<pin id="95" dir="0" index="1" bw="13" slack="0"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/6 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln0_store_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="14" slack="0"/>
<pin id="102" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln73_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="7" slack="0"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln74_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="7" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="indvar_flatten13_load_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="14" slack="0"/>
<pin id="116" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="icmp_ln73_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="14" slack="0"/>
<pin id="119" dir="0" index="1" bw="14" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="add_ln73_1_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="14" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_1/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="j_load_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="7" slack="0"/>
<pin id="131" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln74_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="7" slack="0"/>
<pin id="134" dir="0" index="1" bw="7" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="select_ln73_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="7" slack="0"/>
<pin id="141" dir="0" index="2" bw="7" slack="0"/>
<pin id="142" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln73/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln73_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="14" slack="0"/>
<pin id="148" dir="0" index="1" bw="14" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="i_load_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="7" slack="1"/>
<pin id="153" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="add_ln73_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="select_ln73_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="7" slack="0"/>
<pin id="163" dir="0" index="2" bw="7" slack="0"/>
<pin id="164" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln73_1/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln74_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="7" slack="1"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln73_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="0" index="1" bw="7" slack="1"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln74_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="0"/>
<pin id="179" dir="0" index="1" bw="7" slack="1"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_shl_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="14" slack="0"/>
<pin id="184" dir="0" index="1" bw="7" slack="1"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="7" slack="1"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln75_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sub_ln75_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="14" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln75/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln75_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="2"/>
<pin id="208" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_1/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln75_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="14" slack="0"/>
<pin id="211" dir="0" index="1" bw="7" slack="0"/>
<pin id="212" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln75_2_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="14" slack="1"/>
<pin id="217" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_2/4 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sext_ln75_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="11" slack="0"/>
<pin id="222" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sext_ln76_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="11" slack="0"/>
<pin id="226" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="sub_ln77_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="11" slack="0"/>
<pin id="231" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln77/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="abscond_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="11" slack="0"/>
<pin id="236" dir="0" index="1" bw="11" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond/5 "/>
</bind>
</comp>

<comp id="240" class="1004" name="sub_ln77_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="11" slack="0"/>
<pin id="243" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln77_1/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="abscond3_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="11" slack="0"/>
<pin id="248" dir="0" index="1" bw="11" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond3/5 "/>
</bind>
</comp>

<comp id="252" class="1004" name="select_ln77_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="12" slack="1"/>
<pin id="255" dir="0" index="2" bw="12" slack="1"/>
<pin id="256" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77/6 "/>
</bind>
</comp>

<comp id="257" class="1004" name="sext_ln77_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="12" slack="0"/>
<pin id="259" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77/6 "/>
</bind>
</comp>

<comp id="261" class="1004" name="select_ln77_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="0" index="1" bw="12" slack="1"/>
<pin id="264" dir="0" index="2" bw="12" slack="1"/>
<pin id="265" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77_1/6 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sext_ln77_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="12" slack="0"/>
<pin id="268" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln77_1/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln77_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="12" slack="0"/>
<pin id="272" dir="0" index="1" bw="12" slack="0"/>
<pin id="273" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/6 "/>
</bind>
</comp>

<comp id="277" class="1005" name="j_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="7" slack="0"/>
<pin id="279" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="284" class="1005" name="i_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="7" slack="0"/>
<pin id="286" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="291" class="1005" name="indvar_flatten13_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="14" slack="0"/>
<pin id="293" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten13 "/>
</bind>
</comp>

<comp id="298" class="1005" name="icmp_ln73_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="4"/>
<pin id="300" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln73 "/>
</bind>
</comp>

<comp id="302" class="1005" name="icmp_ln74_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln74 "/>
</bind>
</comp>

<comp id="307" class="1005" name="select_ln73_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="7" slack="1"/>
<pin id="309" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln73 "/>
</bind>
</comp>

<comp id="313" class="1005" name="select_ln73_1_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="7" slack="1"/>
<pin id="315" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln73_1 "/>
</bind>
</comp>

<comp id="319" class="1005" name="add_ln75_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="14" slack="1"/>
<pin id="321" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln75 "/>
</bind>
</comp>

<comp id="324" class="1005" name="zext_ln75_2_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="2"/>
<pin id="326" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln75_2 "/>
</bind>
</comp>

<comp id="329" class="1005" name="out_image_x_addr_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="14" slack="1"/>
<pin id="331" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="out_image_x_addr "/>
</bind>
</comp>

<comp id="334" class="1005" name="out_image_y_addr_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="14" slack="1"/>
<pin id="336" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="out_image_y_addr "/>
</bind>
</comp>

<comp id="339" class="1005" name="sext_ln75_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="12" slack="1"/>
<pin id="341" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75 "/>
</bind>
</comp>

<comp id="344" class="1005" name="sext_ln76_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="12" slack="1"/>
<pin id="346" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln76 "/>
</bind>
</comp>

<comp id="349" class="1005" name="sub_ln77_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="12" slack="1"/>
<pin id="351" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln77 "/>
</bind>
</comp>

<comp id="354" class="1005" name="abscond_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="abscond "/>
</bind>
</comp>

<comp id="359" class="1005" name="sub_ln77_1_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="12" slack="1"/>
<pin id="361" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln77_1 "/>
</bind>
</comp>

<comp id="364" class="1005" name="abscond3_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="abscond3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="26" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="26" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="60" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="67" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="121"><net_src comp="114" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="114" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="136"><net_src comp="129" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="132" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="129" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="150"><net_src comp="123" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="158"><net_src comp="151" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="18" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="154" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="166"><net_src comp="151" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="176"><net_src comp="160" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="167" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="20" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="10" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="194"><net_src comp="22" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="199"><net_src comp="189" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="182" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="196" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="213"><net_src comp="200" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="206" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="215" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="223"><net_src comp="74" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="80" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="28" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="220" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="74" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="30" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="28" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="224" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="80" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="30" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="260"><net_src comp="252" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="269"><net_src comp="261" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="257" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="276"><net_src comp="270" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="280"><net_src comp="48" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="282"><net_src comp="277" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="283"><net_src comp="277" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="287"><net_src comp="52" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="290"><net_src comp="284" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="294"><net_src comp="56" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="296"><net_src comp="291" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="297"><net_src comp="291" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="301"><net_src comp="117" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="132" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="310"><net_src comp="138" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="316"><net_src comp="160" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="322"><net_src comp="209" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="327"><net_src comp="215" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="332"><net_src comp="60" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="337"><net_src comp="67" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="342"><net_src comp="220" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="347"><net_src comp="224" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="352"><net_src comp="228" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="357"><net_src comp="234" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="362"><net_src comp="240" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="367"><net_src comp="246" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="261" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_image_sobel | {6 }
 - Input state : 
	Port: conv2d_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10 : out_image_x | {4 5 }
	Port: conv2d_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10 : out_image_y | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln73 : 1
		store_ln74 : 1
		indvar_flatten13_load : 1
		icmp_ln73 : 2
		add_ln73_1 : 2
		br_ln73 : 3
		j_load : 1
		icmp_ln74 : 2
		select_ln73 : 3
		store_ln73 : 3
	State 2
		add_ln73 : 1
		select_ln73_1 : 2
		store_ln73 : 3
		store_ln74 : 1
	State 3
		zext_ln75 : 1
		sub_ln75 : 2
		add_ln75 : 3
	State 4
		out_image_x_addr : 1
		out_image_y_addr : 1
		gx : 2
		gy : 2
	State 5
		sext_ln75 : 1
		sext_ln76 : 1
		sub_ln77 : 2
		abscond : 1
		sub_ln77_1 : 2
		abscond3 : 1
	State 6
		sext_ln77 : 1
		sext_ln77_1 : 1
		add_ln77 : 2
		store_ln77 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   add_ln73_1_fu_123  |    0    |    17   |
|          |    add_ln73_fu_154   |    0    |    14   |
|    add   |    add_ln74_fu_167   |    0    |    14   |
|          |    add_ln75_fu_209   |    0    |    14   |
|          |    add_ln77_fu_270   |    0    |    12   |
|----------|----------------------|---------|---------|
|          |   icmp_ln73_fu_117   |    0    |    17   |
|   icmp   |   icmp_ln74_fu_132   |    0    |    14   |
|          |    abscond_fu_234    |    0    |    12   |
|          |    abscond3_fu_246   |    0    |    12   |
|----------|----------------------|---------|---------|
|          |  select_ln73_fu_138  |    0    |    7    |
|  select  | select_ln73_1_fu_160 |    0    |    7    |
|          |  select_ln77_fu_252  |    0    |    12   |
|          | select_ln77_1_fu_261 |    0    |    12   |
|----------|----------------------|---------|---------|
|          |    sub_ln75_fu_200   |    0    |    14   |
|    sub   |    sub_ln77_fu_228   |    0    |    12   |
|          |   sub_ln77_1_fu_240  |    0    |    12   |
|----------|----------------------|---------|---------|
|bitconcatenate|     p_shl_fu_182     |    0    |    0    |
|          |      tmp_fu_189      |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln75_fu_196   |    0    |    0    |
|   zext   |  zext_ln75_1_fu_206  |    0    |    0    |
|          |  zext_ln75_2_fu_215  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   sext_ln75_fu_220   |    0    |    0    |
|   sext   |   sext_ln76_fu_224   |    0    |    0    |
|          |   sext_ln77_fu_257   |    0    |    0    |
|          |  sext_ln77_1_fu_266  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   202   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    abscond3_reg_364    |    1   |
|     abscond_reg_354    |    1   |
|    add_ln75_reg_319    |   14   |
|        i_reg_284       |    7   |
|    icmp_ln73_reg_298   |    1   |
|    icmp_ln74_reg_302   |    1   |
|indvar_flatten13_reg_291|   14   |
|        j_reg_277       |    7   |
|out_image_x_addr_reg_329|   14   |
|out_image_y_addr_reg_334|   14   |
|  select_ln73_1_reg_313 |    7   |
|   select_ln73_reg_307  |    7   |
|    sext_ln75_reg_339   |   12   |
|    sext_ln76_reg_344   |   12   |
|   sub_ln77_1_reg_359   |   12   |
|    sub_ln77_reg_349    |   12   |
|   zext_ln75_2_reg_324  |   64   |
+------------------------+--------+
|          Total         |   200  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_74 |  p0  |   2  |  14  |   28   ||    0    ||    9    |
| grp_access_fu_80 |  p0  |   2  |  14  |   28   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   56   ||  3.176  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   202  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   18   |
|  Register |    -   |   200  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   200  |   220  |
+-----------+--------+--------+--------+
