/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [5:0] _02_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire [12:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [16:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [8:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [22:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = in_data[90] ? celloutsig_0_1z : _00_;
  assign celloutsig_0_42z = celloutsig_0_21z[10] ? celloutsig_0_12z : celloutsig_0_14z;
  assign celloutsig_1_3z = celloutsig_1_0z ? celloutsig_1_0z : in_data[118];
  assign celloutsig_0_19z = celloutsig_0_6z ? celloutsig_0_9z : celloutsig_0_14z;
  assign celloutsig_0_23z = celloutsig_0_12z ? celloutsig_0_15z[3] : celloutsig_0_7z;
  assign celloutsig_0_51z = !(celloutsig_0_13z[0] ? celloutsig_0_28z : celloutsig_0_42z);
  assign celloutsig_0_44z = ~((celloutsig_0_15z[1] | _01_) & celloutsig_0_21z[1]);
  assign celloutsig_0_18z = ~((celloutsig_0_9z | celloutsig_0_11z) & celloutsig_0_12z);
  assign celloutsig_0_22z = ~((_01_ | celloutsig_0_1z) & celloutsig_0_12z);
  assign celloutsig_0_25z = ~((celloutsig_0_23z | celloutsig_0_1z) & celloutsig_0_22z);
  assign celloutsig_1_5z = ~((celloutsig_1_1z[7] | celloutsig_1_0z) & (celloutsig_1_2z[1] | celloutsig_1_0z));
  assign celloutsig_1_7z = celloutsig_1_0z | celloutsig_1_3z;
  reg [15:0] _15_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _15_ <= 16'h0000;
    else _15_ <= { celloutsig_0_15z[4:0], celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_44z, celloutsig_0_29z, _02_[5], _00_, _02_[3], _01_, _02_[1:0] };
  assign out_data[15:0] = _15_;
  reg [5:0] _16_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _16_ <= 6'h00;
    else _16_ <= { in_data[17:16], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _02_[5], _00_, _02_[3], _01_, _02_[1:0] } = _16_;
  assign celloutsig_1_18z = celloutsig_1_13z & ~(celloutsig_1_10z[3]);
  assign celloutsig_1_19z = celloutsig_1_9z[1] & ~(celloutsig_1_15z);
  assign celloutsig_0_14z = celloutsig_0_0z & ~(celloutsig_0_10z[1]);
  assign celloutsig_0_10z = in_data[16:10] % { 1'h1, celloutsig_0_8z[2], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_1_1z = in_data[103] ? in_data[190:180] : { in_data[124:115], celloutsig_1_0z };
  assign { celloutsig_0_8z[22:12], celloutsig_0_8z[10:4], celloutsig_0_8z[11], celloutsig_0_8z[2:0] } = celloutsig_0_5z[3] ? { celloutsig_0_4z, celloutsig_0_4z, _02_[5], _00_, _02_[3], _01_, _02_[1:0], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z[6:4], 1'h1, celloutsig_0_5z[2:0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_6z } : { _00_, celloutsig_0_5z[6:4], 1'h0, celloutsig_0_5z[2:0], celloutsig_0_0z, _02_[5], _00_, _01_, _02_[1:0], celloutsig_0_6z, celloutsig_0_0z, _02_[5], _00_, _02_[3], _01_, _02_[1:0] };
  assign celloutsig_0_26z = celloutsig_0_2z ? { celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_10z } : { celloutsig_0_15z[5], celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_1z, 1'h0, celloutsig_0_19z, 1'h0, celloutsig_0_12z };
  assign celloutsig_1_10z = - { in_data[189:185], celloutsig_1_0z };
  assign celloutsig_0_13z = - { celloutsig_0_10z[5:2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_0_15z = - { celloutsig_0_5z[4:2], celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_16z = - { celloutsig_0_13z[1:0], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_21z = - { celloutsig_0_8z[2:1], celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_15z };
  assign celloutsig_0_0z = in_data[58:50] !== in_data[92:84];
  assign celloutsig_0_9z = { celloutsig_0_8z[16:11], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_5z } !== { in_data[61:51], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_24z = celloutsig_0_8z[18:10] !== { celloutsig_0_8z[9], celloutsig_0_10z, celloutsig_0_19z };
  assign celloutsig_0_29z = { celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_25z, celloutsig_0_24z, celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_26z } !== { celloutsig_0_21z[9:6], celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_10z, _02_[5], _00_, _02_[3], _01_, _02_[1:0] };
  assign celloutsig_1_12z = | { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_7z };
  assign celloutsig_1_15z = | celloutsig_1_9z[4:0];
  assign celloutsig_0_17z = | celloutsig_0_13z;
  assign celloutsig_0_2z = | { in_data[51:33], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_13z = ~^ { celloutsig_1_1z[9:2], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_10z };
  assign celloutsig_1_11z = ^ { celloutsig_1_9z[9:0], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_7z = ^ { _00_, _02_[3], _01_, _02_[5], _00_, _02_[3], _01_, _02_[1:0] };
  assign celloutsig_0_11z = ^ { in_data[89:83], celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_1z = ^ { in_data[57:40], celloutsig_0_0z };
  assign celloutsig_1_2z = in_data[163:161] << celloutsig_1_1z[6:4];
  assign celloutsig_0_5z = { in_data[78], _02_[5], _00_, _02_[3], _01_, _02_[1:0] } ~^ in_data[33:27];
  assign celloutsig_1_9z = in_data[123:113] ~^ { in_data[170:162], celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_1_0z = ~((in_data[100] & in_data[185]) | (in_data[134] & in_data[187]));
  assign celloutsig_1_4z = ~((celloutsig_1_3z & celloutsig_1_3z) | (celloutsig_1_0z & in_data[132]));
  assign celloutsig_0_6z = ~((in_data[35] & celloutsig_0_2z) | (celloutsig_0_1z & in_data[87]));
  assign celloutsig_1_8z = ~((celloutsig_1_3z & in_data[125]) | (celloutsig_1_4z & celloutsig_1_7z));
  assign celloutsig_0_12z = ~((celloutsig_0_9z & celloutsig_0_2z) | (celloutsig_0_7z & celloutsig_0_0z));
  assign celloutsig_0_28z = ~((celloutsig_0_16z[5] & celloutsig_0_1z) | (celloutsig_0_4z & celloutsig_0_23z));
  assign { _02_[4], _02_[2] } = { _00_, _01_ };
  assign celloutsig_0_8z[3] = celloutsig_0_8z[11];
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z };
endmodule
