

================================================================
== Vitis HLS Report for 'prepare_degree_neighbor_table'
================================================================
* Date:           Sat Oct 30 13:57:53 2021

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.185 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      223|      223|  2.230 us|  2.230 us|  223|  223|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_498_1  |       57|       57|         1|          1|          1|    57|       yes|
        |- VITIS_LOOP_502_2  |       41|       41|         3|          1|          1|    40|       yes|
        |- VITIS_LOOP_509_3  |       36|       36|         2|          2|          1|    18|       yes|
        |- VITIS_LOOP_513_4  |       81|       81|         3|          2|          1|    40|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 2, depth = 2
  * Pipeline-3: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 4
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 3, States = { 4 5 6 }
  Pipeline-2 : II = 2, D = 2, States = { 8 9 }
  Pipeline-3 : II = 2, D = 3, States = { 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 7 5 
5 --> 6 
6 --> 4 
7 --> 8 
8 --> 10 9 
9 --> 8 
10 --> 11 
11 --> 12 
12 --> 14 13 
13 --> 11 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%reuse_addr_reg10 = alloca i32 1"   --->   Operation 15 'alloca' 'reuse_addr_reg10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%reuse_reg9 = alloca i32 1"   --->   Operation 16 'alloca' 'reuse_reg9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%reuse_addr_reg4 = alloca i32 1"   --->   Operation 17 'alloca' 'reuse_addr_reg4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%reuse_reg3 = alloca i32 1"   --->   Operation 18 'alloca' 'reuse_reg3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 19 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 20 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_list, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%br_ln498 = br void" [GIN_compute.cpp:498]   --->   Operation 22 'br' 'br_ln498' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%n = phi i6 %add_ln498, void %.split6, i6 0, void" [GIN_compute.cpp:498]   --->   Operation 23 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.70ns)   --->   "%add_ln498 = add i6 %n, i6 1" [GIN_compute.cpp:498]   --->   Operation 24 'add' 'add_ln498' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.61ns)   --->   "%icmp_ln498 = icmp_eq  i6 %n, i6 57" [GIN_compute.cpp:498]   --->   Operation 26 'icmp' 'icmp_ln498' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 57, i64 57, i64 57"   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln498 = br i1 %icmp_ln498, void %.split6, void %.preheader2.preheader" [GIN_compute.cpp:498]   --->   Operation 28 'br' 'br_ln498' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%n_cast = zext i6 %n" [GIN_compute.cpp:498]   --->   Operation 29 'zext' 'n_cast' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln498 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [GIN_compute.cpp:498]   --->   Operation 30 'specloopname' 'specloopname_ln498' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%degree_table_addr = getelementptr i32 %degree_table, i64 0, i64 %n_cast" [GIN_compute.cpp:499]   --->   Operation 31 'getelementptr' 'degree_table_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.20ns)   --->   "%store_ln499 = store i32 0, i10 %degree_table_addr" [GIN_compute.cpp:499]   --->   Operation 32 'store' 'store_ln499' <Predicate = (!icmp_ln498)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 33 'br' 'br_ln0' <Predicate = (!icmp_ln498)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.38>
ST_3 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 36 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.20>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%e = phi i6 %add_ln502, void %.split4, i6 0, void %.preheader2.preheader" [GIN_compute.cpp:502]   --->   Operation 37 'phi' 'e' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.70ns)   --->   "%add_ln502 = add i6 %e, i6 1" [GIN_compute.cpp:502]   --->   Operation 38 'add' 'add_ln502' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 39 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.61ns)   --->   "%icmp_ln502 = icmp_eq  i6 %e, i6 40" [GIN_compute.cpp:502]   --->   Operation 40 'icmp' 'icmp_ln502' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln502 = br i1 %icmp_ln502, void %.split4, void %.preheader1.preheader" [GIN_compute.cpp:502]   --->   Operation 42 'br' 'br_ln502' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %e, i1 0" [GIN_compute.cpp:503]   --->   Operation 43 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln502)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln503 = zext i7 %shl_ln" [GIN_compute.cpp:503]   --->   Operation 44 'zext' 'zext_ln503' <Predicate = (!icmp_ln502)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%edge_list_addr = getelementptr i32 %edge_list, i64 0, i64 %zext_ln503" [GIN_compute.cpp:503]   --->   Operation 45 'getelementptr' 'edge_list_addr' <Predicate = (!icmp_ln502)> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (1.20ns)   --->   "%u = load i10 %edge_list_addr" [GIN_compute.cpp:503]   --->   Operation 46 'load' 'u' <Predicate = (!icmp_ln502)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 5 <SV = 4> <Delay = 3.12>
ST_5 : Operation 47 [1/2] (1.20ns)   --->   "%u = load i10 %edge_list_addr" [GIN_compute.cpp:503]   --->   Operation 47 'load' 'u' <Predicate = (!icmp_ln502)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln503 = trunc i32 %u" [GIN_compute.cpp:503]   --->   Operation 48 'trunc' 'trunc_ln503' <Predicate = (!icmp_ln502)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln506 = trunc i32 %u" [GIN_compute.cpp:506]   --->   Operation 49 'trunc' 'trunc_ln506' <Predicate = (!icmp_ln502)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln506, i2 0" [GIN_compute.cpp:506]   --->   Operation 50 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln502)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.72ns)   --->   "%sub_ln506 = sub i10 %shl_ln1, i10 %trunc_ln503" [GIN_compute.cpp:506]   --->   Operation 51 'sub' 'sub_ln506' <Predicate = (!icmp_ln502)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln506 = zext i10 %sub_ln506" [GIN_compute.cpp:506]   --->   Operation 52 'zext' 'zext_ln506' <Predicate = (!icmp_ln502)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%degree_table_addr_1 = getelementptr i32 %degree_table, i64 0, i64 %zext_ln506" [GIN_compute.cpp:506]   --->   Operation 53 'getelementptr' 'degree_table_addr_1' <Predicate = (!icmp_ln502)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 54 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln502)> <Delay = 0.00>
ST_5 : Operation 55 [2/2] (1.20ns)   --->   "%degree_table_load = load i10 %degree_table_addr_1" [GIN_compute.cpp:506]   --->   Operation 55 'load' 'degree_table_load' <Predicate = (!icmp_ln502)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>
ST_5 : Operation 56 [1/1] (1.06ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln506" [GIN_compute.cpp:506]   --->   Operation 56 'icmp' 'addr_cmp' <Predicate = (!icmp_ln502)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln506 = store i64 %zext_ln506, i64 %reuse_addr_reg" [GIN_compute.cpp:506]   --->   Operation 57 'store' 'store_ln506' <Predicate = (!icmp_ln502)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 3.28>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln502 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [GIN_compute.cpp:502]   --->   Operation 58 'specloopname' 'specloopname_ln502' <Predicate = (!icmp_ln502)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 59 'load' 'reuse_reg_load' <Predicate = (!icmp_ln502 & addr_cmp)> <Delay = 0.00>
ST_6 : Operation 60 [1/2] (1.20ns)   --->   "%degree_table_load = load i10 %degree_table_addr_1" [GIN_compute.cpp:506]   --->   Operation 60 'load' 'degree_table_load' <Predicate = (!icmp_ln502)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>
ST_6 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln506)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %degree_table_load" [GIN_compute.cpp:506]   --->   Operation 61 'select' 'reuse_select' <Predicate = (!icmp_ln502)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln506 = add i32 %reuse_select, i32 1" [GIN_compute.cpp:506]   --->   Operation 62 'add' 'add_ln506' <Predicate = (!icmp_ln502)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (1.20ns)   --->   "%store_ln506 = store i32 %add_ln506, i10 %degree_table_addr_1" [GIN_compute.cpp:506]   --->   Operation 63 'store' 'store_ln506' <Predicate = (!icmp_ln502)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>
ST_6 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln506 = store i32 %add_ln506, i32 %reuse_reg" [GIN_compute.cpp:506]   --->   Operation 64 'store' 'store_ln506' <Predicate = (!icmp_ln502)> <Delay = 0.38>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 65 'br' 'br_ln0' <Predicate = (!icmp_ln502)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.38>
ST_7 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg3"   --->   Operation 66 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_7 : Operation 67 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg4"   --->   Operation 67 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_7 : Operation 68 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 68 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 8 <SV = 5> <Delay = 2.61>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%n_1 = phi i5 %add_ln509, void %.split2, i5 1, void %.preheader1.preheader" [GIN_compute.cpp:509]   --->   Operation 69 'phi' 'n_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 70 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.63ns)   --->   "%icmp_ln509 = icmp_eq  i5 %n_1, i5 19" [GIN_compute.cpp:509]   --->   Operation 71 'icmp' 'icmp_ln509' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 18, i64 18, i64 18"   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln509 = br i1 %icmp_ln509, void %.split2, void %.preheader.preheader" [GIN_compute.cpp:509]   --->   Operation 73 'br' 'br_ln509' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%n_1_cast1 = zext i5 %n_1" [GIN_compute.cpp:509]   --->   Operation 74 'zext' 'n_1_cast1' <Predicate = (!icmp_ln509)> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %n_1, i2 0" [GIN_compute.cpp:510]   --->   Operation 75 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln509)> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i7 %shl_ln2" [GIN_compute.cpp:510]   --->   Operation 76 'zext' 'zext_ln510' <Predicate = (!icmp_ln509)> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.70ns)   --->   "%sub_ln510 = sub i8 %zext_ln510, i8 %n_1_cast1" [GIN_compute.cpp:510]   --->   Operation 77 'sub' 'sub_ln510' <Predicate = (!icmp_ln509)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.70ns)   --->   "%add_ln510 = add i8 %sub_ln510, i8 253" [GIN_compute.cpp:510]   --->   Operation 78 'add' 'add_ln510' <Predicate = (!icmp_ln509)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln510 = sext i8 %add_ln510" [GIN_compute.cpp:510]   --->   Operation 79 'sext' 'sext_ln510' <Predicate = (!icmp_ln509)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%degree_table_addr_2 = getelementptr i32 %degree_table, i64 0, i64 %sext_ln510" [GIN_compute.cpp:510]   --->   Operation 80 'getelementptr' 'degree_table_addr_2' <Predicate = (!icmp_ln509)> <Delay = 0.00>
ST_8 : Operation 81 [2/2] (1.20ns)   --->   "%degree_table_load_1 = load i10 %degree_table_addr_2" [GIN_compute.cpp:510]   --->   Operation 81 'load' 'degree_table_load_1' <Predicate = (!icmp_ln509)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>
ST_8 : Operation 82 [1/1] (0.70ns)   --->   "%add_ln510_1 = add i8 %sub_ln510, i8 254" [GIN_compute.cpp:510]   --->   Operation 82 'add' 'add_ln510_1' <Predicate = (!icmp_ln509)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln510_1 = sext i8 %add_ln510_1" [GIN_compute.cpp:510]   --->   Operation 83 'sext' 'sext_ln510_1' <Predicate = (!icmp_ln509)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%degree_table_addr_3 = getelementptr i32 %degree_table, i64 0, i64 %sext_ln510_1" [GIN_compute.cpp:510]   --->   Operation 84 'getelementptr' 'degree_table_addr_3' <Predicate = (!icmp_ln509)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%reuse_addr_reg4_load = load i64 %reuse_addr_reg4"   --->   Operation 85 'load' 'reuse_addr_reg4_load' <Predicate = (!icmp_ln509)> <Delay = 0.00>
ST_8 : Operation 86 [2/2] (1.20ns)   --->   "%degree_table_load_2 = load i10 %degree_table_addr_3" [GIN_compute.cpp:510]   --->   Operation 86 'load' 'degree_table_load_2' <Predicate = (!icmp_ln509)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>
ST_8 : Operation 87 [1/1] (1.06ns)   --->   "%addr_cmp7 = icmp_eq  i64 %reuse_addr_reg4_load, i64 %sext_ln510_1" [GIN_compute.cpp:510]   --->   Operation 87 'icmp' 'addr_cmp7' <Predicate = (!icmp_ln509)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 3.28>
ST_9 : Operation 88 [1/1] (0.70ns)   --->   "%add_ln509 = add i5 %n_1, i5 1" [GIN_compute.cpp:509]   --->   Operation 88 'add' 'add_ln509' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln509 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [GIN_compute.cpp:509]   --->   Operation 89 'specloopname' 'specloopname_ln509' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/2] (1.20ns)   --->   "%degree_table_load_1 = load i10 %degree_table_addr_2" [GIN_compute.cpp:510]   --->   Operation 90 'load' 'degree_table_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>
ST_9 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node add_ln510_2)   --->   "%shl_ln510 = shl i32 %degree_table_load_1, i32 1" [GIN_compute.cpp:510]   --->   Operation 91 'shl' 'shl_ln510' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%reuse_reg3_load = load i32 %reuse_reg3"   --->   Operation 92 'load' 'reuse_reg3_load' <Predicate = (addr_cmp7)> <Delay = 0.00>
ST_9 : Operation 93 [1/2] (1.20ns)   --->   "%degree_table_load_2 = load i10 %degree_table_addr_3" [GIN_compute.cpp:510]   --->   Operation 93 'load' 'degree_table_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>
ST_9 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node add_ln510_2)   --->   "%reuse_select8 = select i1 %addr_cmp7, i32 %reuse_reg3_load, i32 %degree_table_load_2" [GIN_compute.cpp:510]   --->   Operation 94 'select' 'reuse_select8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln510_2 = add i32 %reuse_select8, i32 %shl_ln510" [GIN_compute.cpp:510]   --->   Operation 95 'add' 'add_ln510_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.70ns)   --->   "%add_ln510_3 = add i8 %sub_ln510, i8 1" [GIN_compute.cpp:510]   --->   Operation 96 'add' 'add_ln510_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln510_2 = sext i8 %add_ln510_3" [GIN_compute.cpp:510]   --->   Operation 97 'sext' 'sext_ln510_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%degree_table_addr_4 = getelementptr i32 %degree_table, i64 0, i64 %sext_ln510_2" [GIN_compute.cpp:510]   --->   Operation 98 'getelementptr' 'degree_table_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (1.20ns)   --->   "%store_ln510 = store i32 %add_ln510_2, i10 %degree_table_addr_4" [GIN_compute.cpp:510]   --->   Operation 99 'store' 'store_ln510' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>
ST_9 : Operation 100 [1/1] (0.38ns)   --->   "%store_ln510 = store i32 %add_ln510_2, i32 %reuse_reg3" [GIN_compute.cpp:510]   --->   Operation 100 'store' 'store_ln510' <Predicate = true> <Delay = 0.38>
ST_9 : Operation 101 [1/1] (0.38ns)   --->   "%store_ln510 = store i64 %sext_ln510_2, i64 %reuse_addr_reg4" [GIN_compute.cpp:510]   --->   Operation 101 'store' 'store_ln510' <Predicate = true> <Delay = 0.38>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 102 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 0.38>
ST_10 : Operation 103 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg9"   --->   Operation 103 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_10 : Operation 104 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg10"   --->   Operation 104 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_10 : Operation 105 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 105 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 11 <SV = 7> <Delay = 1.20>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%e_1 = phi i6 %add_ln513, void %.split, i6 0, void %.preheader.preheader" [GIN_compute.cpp:522]   --->   Operation 106 'phi' 'e_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.61ns)   --->   "%icmp_ln513 = icmp_eq  i6 %e_1, i6 40" [GIN_compute.cpp:513]   --->   Operation 107 'icmp' 'icmp_ln513' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln513 = br i1 %icmp_ln513, void %.split, void" [GIN_compute.cpp:513]   --->   Operation 108 'br' 'br_ln513' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %e_1, i1 0" [GIN_compute.cpp:514]   --->   Operation 109 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln514 = zext i7 %shl_ln3" [GIN_compute.cpp:514]   --->   Operation 110 'zext' 'zext_ln514' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%edge_list_addr_1 = getelementptr i32 %edge_list, i64 0, i64 %zext_ln514" [GIN_compute.cpp:514]   --->   Operation 111 'getelementptr' 'edge_list_addr_1' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_11 : Operation 112 [2/2] (1.20ns)   --->   "%u_1 = load i10 %edge_list_addr_1" [GIN_compute.cpp:514]   --->   Operation 112 'load' 'u_1' <Predicate = (!icmp_ln513)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%or_ln515 = or i7 %shl_ln3, i7 1" [GIN_compute.cpp:515]   --->   Operation 113 'or' 'or_ln515' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i7 %or_ln515" [GIN_compute.cpp:515]   --->   Operation 114 'zext' 'zext_ln515' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%edge_list_addr_2 = getelementptr i32 %edge_list, i64 0, i64 %zext_ln515" [GIN_compute.cpp:515]   --->   Operation 115 'getelementptr' 'edge_list_addr_2' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_11 : Operation 116 [2/2] (1.20ns)   --->   "%v = load i10 %edge_list_addr_2" [GIN_compute.cpp:515]   --->   Operation 116 'load' 'v' <Predicate = (!icmp_ln513)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 12 <SV = 8> <Delay = 3.85>
ST_12 : Operation 117 [1/1] (0.70ns)   --->   "%add_ln513 = add i6 %e_1, i6 1" [GIN_compute.cpp:513]   --->   Operation 117 'add' 'add_ln513' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 118 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40"   --->   Operation 119 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [1/2] (1.20ns)   --->   "%u_1 = load i10 %edge_list_addr_1" [GIN_compute.cpp:514]   --->   Operation 120 'load' 'u_1' <Predicate = (!icmp_ln513)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln514 = trunc i32 %u_1" [GIN_compute.cpp:514]   --->   Operation 121 'trunc' 'trunc_ln514' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_12 : Operation 122 [1/2] (1.20ns)   --->   "%v = load i10 %edge_list_addr_2" [GIN_compute.cpp:515]   --->   Operation 122 'load' 'v' <Predicate = (!icmp_ln513)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln515 = trunc i32 %v" [GIN_compute.cpp:515]   --->   Operation 123 'trunc' 'trunc_ln515' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln518 = trunc i32 %u_1" [GIN_compute.cpp:518]   --->   Operation 124 'trunc' 'trunc_ln518' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln518, i2 0" [GIN_compute.cpp:518]   --->   Operation 125 'bitconcatenate' 'shl_ln4' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.72ns)   --->   "%sub_ln518 = sub i10 %shl_ln4, i10 %trunc_ln514" [GIN_compute.cpp:518]   --->   Operation 126 'sub' 'sub_ln518' <Predicate = (!icmp_ln513)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [1/1] (0.72ns)   --->   "%add_ln518 = add i10 %sub_ln518, i10 1" [GIN_compute.cpp:518]   --->   Operation 127 'add' 'add_ln518' <Predicate = (!icmp_ln513)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln518 = zext i10 %add_ln518" [GIN_compute.cpp:518]   --->   Operation 128 'zext' 'zext_ln518' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%degree_table_addr_5 = getelementptr i32 %degree_table, i64 0, i64 %zext_ln518" [GIN_compute.cpp:518]   --->   Operation 129 'getelementptr' 'degree_table_addr_5' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%reuse_addr_reg10_load = load i64 %reuse_addr_reg10"   --->   Operation 130 'load' 'reuse_addr_reg10_load' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_12 : Operation 131 [2/2] (1.20ns)   --->   "%degree_table_load_3 = load i10 %degree_table_addr_5" [GIN_compute.cpp:518]   --->   Operation 131 'load' 'degree_table_load_3' <Predicate = (!icmp_ln513)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>
ST_12 : Operation 132 [1/1] (1.06ns)   --->   "%addr_cmp13 = icmp_eq  i64 %reuse_addr_reg10_load, i64 %zext_ln518" [GIN_compute.cpp:518]   --->   Operation 132 'icmp' 'addr_cmp13' <Predicate = (!icmp_ln513)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (0.72ns)   --->   "%add_ln519 = add i10 %sub_ln518, i10 2" [GIN_compute.cpp:519]   --->   Operation 133 'add' 'add_ln519' <Predicate = (!icmp_ln513)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln519 = zext i10 %add_ln519" [GIN_compute.cpp:519]   --->   Operation 134 'zext' 'zext_ln519' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%degree_table_addr_6 = getelementptr i32 %degree_table, i64 0, i64 %zext_ln519" [GIN_compute.cpp:519]   --->   Operation 135 'getelementptr' 'degree_table_addr_6' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%reuse_addr_reg10_load_1 = load i64 %reuse_addr_reg10"   --->   Operation 136 'load' 'reuse_addr_reg10_load_1' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_12 : Operation 137 [2/2] (1.20ns)   --->   "%degree_table_load_4 = load i10 %degree_table_addr_6" [GIN_compute.cpp:519]   --->   Operation 137 'load' 'degree_table_load_4' <Predicate = (!icmp_ln513)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>
ST_12 : Operation 138 [1/1] (1.06ns)   --->   "%addr_cmp17 = icmp_eq  i64 %reuse_addr_reg10_load_1, i64 %zext_ln519" [GIN_compute.cpp:519]   --->   Operation 138 'icmp' 'addr_cmp17' <Predicate = (!icmp_ln513)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 139 [1/1] (0.38ns)   --->   "%store_ln519 = store i64 %zext_ln519, i64 %reuse_addr_reg10" [GIN_compute.cpp:519]   --->   Operation 139 'store' 'store_ln519' <Predicate = (!icmp_ln513)> <Delay = 0.38>

State 13 <SV = 9> <Delay = 4.18>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%specloopname_ln513 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [GIN_compute.cpp:513]   --->   Operation 140 'specloopname' 'specloopname_ln513' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%reuse_reg9_load = load i32 %reuse_reg9"   --->   Operation 141 'load' 'reuse_reg9_load' <Predicate = (!icmp_ln513 & addr_cmp13)> <Delay = 0.00>
ST_13 : Operation 142 [1/2] (1.20ns)   --->   "%degree_table_load_3 = load i10 %degree_table_addr_5" [GIN_compute.cpp:518]   --->   Operation 142 'load' 'degree_table_load_3' <Predicate = (!icmp_ln513)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>
ST_13 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln521)   --->   "%start_idx = select i1 %addr_cmp13, i32 %reuse_reg9_load, i32 %degree_table_load_3" [GIN_compute.cpp:518]   --->   Operation 143 'select' 'start_idx' <Predicate = (!icmp_ln513)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node add_ln521)   --->   "%trunc_ln518_1 = trunc i32 %start_idx" [GIN_compute.cpp:518]   --->   Operation 144 'trunc' 'trunc_ln518_1' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%reuse_reg9_load_1 = load i32 %reuse_reg9"   --->   Operation 145 'load' 'reuse_reg9_load_1' <Predicate = (!icmp_ln513 & addr_cmp17)> <Delay = 0.00>
ST_13 : Operation 146 [1/2] (1.20ns)   --->   "%degree_table_load_4 = load i10 %degree_table_addr_6" [GIN_compute.cpp:519]   --->   Operation 146 'load' 'degree_table_load_4' <Predicate = (!icmp_ln513)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>
ST_13 : Operation 147 [1/1] (0.22ns)   --->   "%offset_idx = select i1 %addr_cmp17, i32 %reuse_reg9_load_1, i32 %degree_table_load_4" [GIN_compute.cpp:519]   --->   Operation 147 'select' 'offset_idx' <Predicate = (!icmp_ln513)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln521)   --->   "%trunc_ln519 = trunc i32 %offset_idx" [GIN_compute.cpp:519]   --->   Operation 148 'trunc' 'trunc_ln519' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln521 = add i13 %trunc_ln519, i13 %trunc_ln518_1" [GIN_compute.cpp:521]   --->   Operation 149 'add' 'add_ln521' <Predicate = (!icmp_ln513)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln521 = zext i13 %add_ln521" [GIN_compute.cpp:521]   --->   Operation 150 'zext' 'zext_ln521' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%neighbor_table_addr = getelementptr i8 %neighbor_table, i64 0, i64 %zext_ln521" [GIN_compute.cpp:521]   --->   Operation 151 'getelementptr' 'neighbor_table_addr' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (1.24ns)   --->   "%store_ln521 = store i8 %trunc_ln515, i13 %neighbor_table_addr" [GIN_compute.cpp:521]   --->   Operation 152 'store' 'store_ln521' <Predicate = (!icmp_ln513)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8000> <RAM>
ST_13 : Operation 153 [1/1] (0.75ns)   --->   "%add_ln522 = add i13 %add_ln521, i13 1" [GIN_compute.cpp:522]   --->   Operation 153 'add' 'add_ln522' <Predicate = (!icmp_ln513)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln522 = zext i13 %add_ln522" [GIN_compute.cpp:522]   --->   Operation 154 'zext' 'zext_ln522' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%neighbor_table_addr_1 = getelementptr i8 %neighbor_table, i64 0, i64 %zext_ln522" [GIN_compute.cpp:522]   --->   Operation 155 'getelementptr' 'neighbor_table_addr_1' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln522_1 = zext i6 %e_1" [GIN_compute.cpp:522]   --->   Operation 156 'zext' 'zext_ln522_1' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_13 : Operation 157 [1/1] (1.24ns)   --->   "%store_ln522 = store i8 %zext_ln522_1, i13 %neighbor_table_addr_1" [GIN_compute.cpp:522]   --->   Operation 157 'store' 'store_ln522' <Predicate = (!icmp_ln513)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8000> <RAM>
ST_13 : Operation 158 [1/1] (0.88ns)   --->   "%add_ln523 = add i32 %offset_idx, i32 2" [GIN_compute.cpp:523]   --->   Operation 158 'add' 'add_ln523' <Predicate = (!icmp_ln513)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 159 [1/1] (1.20ns)   --->   "%store_ln523 = store i32 %add_ln523, i10 %degree_table_addr_6" [GIN_compute.cpp:523]   --->   Operation 159 'store' 'store_ln523' <Predicate = (!icmp_ln513)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 600> <RAM>
ST_13 : Operation 160 [1/1] (0.38ns)   --->   "%store_ln523 = store i32 %add_ln523, i32 %reuse_reg9" [GIN_compute.cpp:523]   --->   Operation 160 'store' 'store_ln523' <Predicate = (!icmp_ln513)> <Delay = 0.38>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 161 'br' 'br_ln0' <Predicate = (!icmp_ln513)> <Delay = 0.00>

State 14 <SV = 9> <Delay = 0.00>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%ret_ln548 = ret" [GIN_compute.cpp:548]   --->   Operation 162 'ret' 'ret_ln548' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('n', GIN_compute.cpp:498) with incoming values : ('add_ln498', GIN_compute.cpp:498) [16]  (0.387 ns)

 <State 2>: 1.82ns
The critical path consists of the following:
	'phi' operation ('n', GIN_compute.cpp:498) with incoming values : ('add_ln498', GIN_compute.cpp:498) [16]  (0 ns)
	'getelementptr' operation ('degree_table_addr', GIN_compute.cpp:499) [25]  (0 ns)
	'store' operation ('store_ln499', GIN_compute.cpp:499) of constant 0 on array 'degree_table' [26]  (1.2 ns)
	blocking operation 0.619 ns on control path)

 <State 3>: 0.387ns
The critical path consists of the following:
	'store' operation ('store_ln0') of constant 0 on local variable 'reuse_reg' [29]  (0.387 ns)

 <State 4>: 1.2ns
The critical path consists of the following:
	'phi' operation ('e', GIN_compute.cpp:502) with incoming values : ('add_ln502', GIN_compute.cpp:502) [33]  (0 ns)
	'getelementptr' operation ('edge_list_addr', GIN_compute.cpp:503) [43]  (0 ns)
	'load' operation ('u', GIN_compute.cpp:503) on array 'edge_list' [44]  (1.2 ns)

 <State 5>: 3.12ns
The critical path consists of the following:
	'load' operation ('u', GIN_compute.cpp:503) on array 'edge_list' [44]  (1.2 ns)
	'sub' operation ('sub_ln506', GIN_compute.cpp:506) [48]  (0.725 ns)
	'getelementptr' operation ('degree_table_addr_1', GIN_compute.cpp:506) [50]  (0 ns)
	'load' operation ('degree_table_load', GIN_compute.cpp:506) on array 'degree_table' [53]  (1.2 ns)

 <State 6>: 3.28ns
The critical path consists of the following:
	'load' operation ('degree_table_load', GIN_compute.cpp:506) on array 'degree_table' [53]  (1.2 ns)
	'select' operation ('reuse_select', GIN_compute.cpp:506) [55]  (0 ns)
	'add' operation ('add_ln506', GIN_compute.cpp:506) [56]  (0.88 ns)
	'store' operation ('store_ln506', GIN_compute.cpp:506) of variable 'add_ln506', GIN_compute.cpp:506 on array 'degree_table' [57]  (1.2 ns)

 <State 7>: 0.387ns
The critical path consists of the following:
	'store' operation ('store_ln0') of constant 0 on local variable 'reuse_reg3' [62]  (0.387 ns)

 <State 8>: 2.61ns
The critical path consists of the following:
	'phi' operation ('n', GIN_compute.cpp:509) with incoming values : ('add_ln509', GIN_compute.cpp:509) [66]  (0 ns)
	'sub' operation ('sub_ln510', GIN_compute.cpp:510) [77]  (0.706 ns)
	'add' operation ('add_ln510', GIN_compute.cpp:510) [78]  (0.705 ns)
	'getelementptr' operation ('degree_table_addr_2', GIN_compute.cpp:510) [80]  (0 ns)
	'load' operation ('degree_table_load_1', GIN_compute.cpp:510) on array 'degree_table' [81]  (1.2 ns)

 <State 9>: 3.28ns
The critical path consists of the following:
	'load' operation ('degree_table_load_1', GIN_compute.cpp:510) on array 'degree_table' [81]  (1.2 ns)
	'shl' operation ('shl_ln510', GIN_compute.cpp:510) [82]  (0 ns)
	'add' operation ('add_ln510_2', GIN_compute.cpp:510) [91]  (0.88 ns)
	'store' operation ('store_ln510', GIN_compute.cpp:510) of variable 'add_ln510_2', GIN_compute.cpp:510 on array 'degree_table' [95]  (1.2 ns)

 <State 10>: 0.387ns
The critical path consists of the following:
	'store' operation ('store_ln0') of constant 0 on local variable 'reuse_reg9' [100]  (0.387 ns)

 <State 11>: 1.2ns
The critical path consists of the following:
	'phi' operation ('e', GIN_compute.cpp:522) with incoming values : ('add_ln513', GIN_compute.cpp:513) [104]  (0 ns)
	'getelementptr' operation ('edge_list_addr_1', GIN_compute.cpp:514) [114]  (0 ns)
	'load' operation ('u', GIN_compute.cpp:514) on array 'edge_list' [115]  (1.2 ns)

 <State 12>: 3.85ns
The critical path consists of the following:
	'load' operation ('u', GIN_compute.cpp:514) on array 'edge_list' [115]  (1.2 ns)
	'sub' operation ('sub_ln518', GIN_compute.cpp:518) [124]  (0.725 ns)
	'add' operation ('add_ln518', GIN_compute.cpp:518) [125]  (0.725 ns)
	'getelementptr' operation ('degree_table_addr_5', GIN_compute.cpp:518) [127]  (0 ns)
	'load' operation ('degree_table_load_3', GIN_compute.cpp:518) on array 'degree_table' [130]  (1.2 ns)

 <State 13>: 4.18ns
The critical path consists of the following:
	'load' operation ('degree_table_load_4', GIN_compute.cpp:519) on array 'degree_table' [139]  (1.2 ns)
	'select' operation ('offset_idx', GIN_compute.cpp:519) [141]  (0.227 ns)
	'add' operation ('add_ln521', GIN_compute.cpp:521) [143]  (0.755 ns)
	'add' operation ('add_ln522', GIN_compute.cpp:522) [147]  (0.755 ns)
	'getelementptr' operation ('neighbor_table_addr_1', GIN_compute.cpp:522) [149]  (0 ns)
	'store' operation ('store_ln522', GIN_compute.cpp:522) of variable 'zext_ln522_1', GIN_compute.cpp:522 on array 'neighbor_table' [151]  (1.25 ns)

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
