#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Jan 21 16:31:44 2019
# Process ID: 2972
# Current directory: C:/Progh/VGA_HD_wekend_smly
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12576 C:\Progh\VGA_HD_wekend_smly\VGA_HD.xpr
# Log file: C:/Progh/VGA_HD_wekend_smly/vivado.log
# Journal file: C:/Progh/VGA_HD_wekend_smly\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Progh/VGA_HD_wekend_smly/VGA_HD.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/jlgheuve/Documents/Werkmap/2018-2019/Periode 3/PROGH2/Opdrachten/Uiterkingen opdrachten/Vivado projecten/VGA_HD_timing_issues_smly' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 808.211 ; gain = 113.680
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 888.605 ; gain = 78.910
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/new/TOP.vhd:42]
INFO: [Synth 8-3491] module 'VGA' declared at 'C:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/imports/Les_3_VGA/vga.vhd:23' bound to instance 'VIDEO' of component 'VGA' [C:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/new/TOP.vhd:85]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/imports/Les_3_VGA/vga.vhd:34]
WARNING: [Synth 8-614] signal 'aResetP' is read in the process but is not in the sensitivity list [C:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/imports/Les_3_VGA/vga.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'VGA' (1#1) [C:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/imports/Les_3_VGA/vga.vhd:34]
INFO: [Synth 8-3491] module 'Clk_148' declared at 'C:/Progh/VGA_HD_wekend_smly/.Xil/Vivado-2972-NB170210/realtime/Clk_148_stub.vhdl:5' bound to instance 'Clock' of component 'clk_148' [C:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/new/TOP.vhd:86]
INFO: [Synth 8-638] synthesizing module 'Clk_148' [C:/Progh/VGA_HD_wekend_smly/.Xil/Vivado-2972-NB170210/realtime/Clk_148_stub.vhdl:14]
INFO: [Synth 8-3491] module 'Sprite' declared at 'C:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/imports/Les_3_VGA/Sprite.vhd:36' bound to instance 'Sprt' of component 'Sprite' [C:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/new/TOP.vhd:87]
INFO: [Synth 8-638] synthesizing module 'Sprite' [C:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/imports/Les_3_VGA/Sprite.vhd:48]
WARNING: [Synth 8-614] signal 'aResetP' is read in the process but is not in the sensitivity list [C:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/imports/Les_3_VGA/Sprite.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'Sprite' (2#1) [C:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/imports/Les_3_VGA/Sprite.vhd:48]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'C:/Progh/VGA_HD_wekend_smly/.Xil/Vivado-2972-NB170210/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'ROM' of component 'blk_mem_gen_0' [C:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/new/TOP.vhd:88]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Progh/VGA_HD_wekend_smly/.Xil/Vivado-2972-NB170210/realtime/blk_mem_gen_0_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'TOP' (3#1) [C:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/new/TOP.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 937.227 ; gain = 127.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 937.227 ; gain = 127.531
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.dcp' for cell 'Clock'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'ROM'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148_board.xdc] for cell 'Clock/inst'
Finished Parsing XDC File [c:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148_board.xdc] for cell 'Clock/inst'
Parsing XDC File [c:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.xdc] for cell 'Clock/inst'
Finished Parsing XDC File [c:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.xdc] for cell 'Clock/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/constrs_1/new/cnts.xdc]
Finished Parsing XDC File [C:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/constrs_1/new/cnts.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1303.934 ; gain = 494.238
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1303.934 ; gain = 494.238
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1361.824 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/new/TOP.vhd:42]
INFO: [Synth 8-3491] module 'VGA' declared at 'C:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/imports/Les_3_VGA/vga.vhd:23' bound to instance 'VIDEO' of component 'VGA' [C:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/new/TOP.vhd:85]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/imports/Les_3_VGA/vga.vhd:34]
WARNING: [Synth 8-614] signal 'aResetP' is read in the process but is not in the sensitivity list [C:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/imports/Les_3_VGA/vga.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'VGA' (1#1) [C:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/imports/Les_3_VGA/vga.vhd:34]
INFO: [Synth 8-3491] module 'Clk_148' declared at 'C:/Progh/VGA_HD_wekend_smly/.Xil/Vivado-2972-NB170210/realtime/Clk_148_stub.vhdl:5' bound to instance 'Clock' of component 'clk_148' [C:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/new/TOP.vhd:86]
INFO: [Synth 8-638] synthesizing module 'Clk_148' [C:/Progh/VGA_HD_wekend_smly/.Xil/Vivado-2972-NB170210/realtime/Clk_148_stub.vhdl:14]
INFO: [Synth 8-3491] module 'Sprite' declared at 'C:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/imports/Les_3_VGA/Sprite.vhd:36' bound to instance 'Sprt' of component 'Sprite' [C:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/new/TOP.vhd:87]
INFO: [Synth 8-638] synthesizing module 'Sprite' [C:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/imports/Les_3_VGA/Sprite.vhd:48]
WARNING: [Synth 8-614] signal 'aResetP' is read in the process but is not in the sensitivity list [C:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/imports/Les_3_VGA/Sprite.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'Sprite' (2#1) [C:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/imports/Les_3_VGA/Sprite.vhd:48]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'C:/Progh/VGA_HD_wekend_smly/.Xil/Vivado-2972-NB170210/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'ROM' of component 'blk_mem_gen_0' [C:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/new/TOP.vhd:88]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Progh/VGA_HD_wekend_smly/.Xil/Vivado-2972-NB170210/realtime/blk_mem_gen_0_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'TOP' (3#1) [C:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/new/TOP.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1361.824 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1361.824 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.dcp' for cell 'Clock'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'ROM'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148_board.xdc] for cell 'Clock/inst'
Finished Parsing XDC File [c:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148_board.xdc] for cell 'Clock/inst'
Parsing XDC File [c:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.xdc] for cell 'Clock/inst'
Finished Parsing XDC File [c:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.xdc] for cell 'Clock/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/constrs_1/new/cnts.xdc]
Finished Parsing XDC File [C:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/constrs_1/new/cnts.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1361.824 ; gain = 0.000
set_property IOSTANDARD LVCMOS33 [get_ports [list aResetP]]
place_ports aResetP U18
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Jan 21 16:48:10 2019] Launched synth_1...
Run output will be captured here: C:/Progh/VGA_HD_wekend_smly/VGA_HD.runs/synth_1/runme.log
[Mon Jan 21 16:48:10 2019] Launched impl_1...
Run output will be captured here: C:/Progh/VGA_HD_wekend_smly/VGA_HD.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A28281A
set_property PROGRAM.FILE {C:/Progh/VGA_HD_wekend_smly/VGA_HD.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Progh/VGA_HD_wekend_smly/VGA_HD.runs/impl_1/TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.dcp' for cell 'Clock'
INFO: [Project 1-454] Reading design checkpoint 'c:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'ROM'
INFO: [Netlist 29-17] Analyzing 101 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148_board.xdc] for cell 'Clock/inst'
Finished Parsing XDC File [c:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148_board.xdc] for cell 'Clock/inst'
Parsing XDC File [c:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.xdc] for cell 'Clock/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.xdc:57]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2518.078 ; gain = 534.320
Finished Parsing XDC File [c:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.xdc] for cell 'Clock/inst'
Parsing XDC File [C:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/constrs_1/new/cnts.xdc]
Finished Parsing XDC File [C:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/constrs_1/new/cnts.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2546.023 ; gain = 638.016
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
open_run impl_1
INFO: [Netlist 29-17] Analyzing 101 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Progh/VGA_HD_wekend_smly/.Xil/Vivado-2972-NB170210/dcp13/TOP_board.xdc]
Finished Parsing XDC File [C:/Progh/VGA_HD_wekend_smly/.Xil/Vivado-2972-NB170210/dcp13/TOP_board.xdc]
Parsing XDC File [C:/Progh/VGA_HD_wekend_smly/.Xil/Vivado-2972-NB170210/dcp13/TOP_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [C:/Progh/VGA_HD_wekend_smly/VGA_HD.srcs/sources_1/ip/Clk_148/Clk_148.xdc:57]
Finished Parsing XDC File [C:/Progh/VGA_HD_wekend_smly/.Xil/Vivado-2972-NB170210/dcp13/TOP_early.xdc]
Parsing XDC File [C:/Progh/VGA_HD_wekend_smly/.Xil/Vivado-2972-NB170210/dcp13/TOP.xdc]
Finished Parsing XDC File [C:/Progh/VGA_HD_wekend_smly/.Xil/Vivado-2972-NB170210/dcp13/TOP.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 2949.426 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 2949.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 21 17:07:44 2019...
