// Seed: 3557400887
program module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
endprogram
module module_1 #(
    parameter id_3 = 32'd10
) (
    input  uwire id_0,
    output logic id_1,
    input  wor   id_2,
    input  uwire _id_3,
    input  tri0  id_4
);
  wire [id_3 : 1] id_6;
  assign id_1 = id_2;
  logic id_7 = "" ? 1 : 1 ? -1 : -1'h0;
  final id_1 = -1'b0;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_7
  );
endmodule
