Source Block: oh/spi/hdl/spi.v@53:63@HdlIdDef
   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire			access;			// From spi_rx of spi_rx.v
   wire			cpha;			// From spi_regs of spi_regs.v
   wire			cpol;			// From spi_regs of spi_regs.v
   wire			miso;			// From spi_tx of spi_tx.v
   wire			mosi;			// From spi_tx of spi_tx.v
   wire [7:0]		rxdata;			// From spi_rx of spi_rx.v
   wire			sclk;			// From spi_tx of spi_tx.v
   wire			ss;			// From spi_tx of spi_tx.v
   wire [7:0]		txdata;			// From spi_regs of spi_regs.v

Diff Content:
- 58    wire			miso;			// From spi_tx of spi_tx.v

Clone Blocks:
Clone Blocks 1:
oh/spi/hdl/spi.v@56:66
   wire			cpha;			// From spi_regs of spi_regs.v
   wire			cpol;			// From spi_regs of spi_regs.v
   wire			miso;			// From spi_tx of spi_tx.v
   wire			mosi;			// From spi_tx of spi_tx.v
   wire [7:0]		rxdata;			// From spi_rx of spi_rx.v
   wire			sclk;			// From spi_tx of spi_tx.v
   wire			ss;			// From spi_tx of spi_tx.v
   wire [7:0]		txdata;			// From spi_regs of spi_regs.v
   // End of automatics

   spi_regs spi_regs (/*AUTOINST*/

Clone Blocks 2:
oh/spi/hdl/spi.v@55:65
   wire			access;			// From spi_rx of spi_rx.v
   wire			cpha;			// From spi_regs of spi_regs.v
   wire			cpol;			// From spi_regs of spi_regs.v
   wire			miso;			// From spi_tx of spi_tx.v
   wire			mosi;			// From spi_tx of spi_tx.v
   wire [7:0]		rxdata;			// From spi_rx of spi_rx.v
   wire			sclk;			// From spi_tx of spi_tx.v
   wire			ss;			// From spi_tx of spi_tx.v
   wire [7:0]		txdata;			// From spi_regs of spi_regs.v
   // End of automatics


Clone Blocks 3:
oh/spi/hdl/spi.v@54:64
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire			access;			// From spi_rx of spi_rx.v
   wire			cpha;			// From spi_regs of spi_regs.v
   wire			cpol;			// From spi_regs of spi_regs.v
   wire			miso;			// From spi_tx of spi_tx.v
   wire			mosi;			// From spi_tx of spi_tx.v
   wire [7:0]		rxdata;			// From spi_rx of spi_rx.v
   wire			sclk;			// From spi_tx of spi_tx.v
   wire			ss;			// From spi_tx of spi_tx.v
   wire [7:0]		txdata;			// From spi_regs of spi_regs.v
   // End of automatics

Clone Blocks 4:
oh/spi/hdl/spi.v@57:67
   wire			cpol;			// From spi_regs of spi_regs.v
   wire			miso;			// From spi_tx of spi_tx.v
   wire			mosi;			// From spi_tx of spi_tx.v
   wire [7:0]		rxdata;			// From spi_rx of spi_rx.v
   wire			sclk;			// From spi_tx of spi_tx.v
   wire			ss;			// From spi_tx of spi_tx.v
   wire [7:0]		txdata;			// From spi_regs of spi_regs.v
   // End of automatics

   spi_regs spi_regs (/*AUTOINST*/
		      // Outputs

Clone Blocks 5:
oh/spi/hdl/spi.v@52:62
   
   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire			access;			// From spi_rx of spi_rx.v
   wire			cpha;			// From spi_regs of spi_regs.v
   wire			cpol;			// From spi_regs of spi_regs.v
   wire			miso;			// From spi_tx of spi_tx.v
   wire			mosi;			// From spi_tx of spi_tx.v
   wire [7:0]		rxdata;			// From spi_rx of spi_rx.v
   wire			sclk;			// From spi_tx of spi_tx.v
   wire			ss;			// From spi_tx of spi_tx.v

Clone Blocks 6:
oh/spi/hdl/spi.v@51:61
   /*AUTOINPUT*/
   
   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire			access;			// From spi_rx of spi_rx.v
   wire			cpha;			// From spi_regs of spi_regs.v
   wire			cpol;			// From spi_regs of spi_regs.v
   wire			miso;			// From spi_tx of spi_tx.v
   wire			mosi;			// From spi_tx of spi_tx.v
   wire [7:0]		rxdata;			// From spi_rx of spi_rx.v
   wire			sclk;			// From spi_tx of spi_tx.v

