;redcode
;assert 1
	SPL 0, <407
	CMP -207, <-110
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SUB @121, 106
	JMP @82, #200
	SUB @121, 106
	SPL 0, <407
	SUB -207, <-110
	SUB #82, @200
	SUB #82, @200
	DAT #121, #106
	DAT #801, #10
	SUB 12, <10
	SPL 0, <407
	JMZ @304, 90
	JMP -1, @-20
	SUB @121, 106
	SUB @121, 106
	ADD 210, 60
	SUB 121, 100
	SUB @121, 106
	SUB #82, @200
	SPL 0, <407
	SPL 0, <407
	SUB 121, 100
	SUB 121, 100
	SLT <270, <1
	SLT <270, <1
	SLT 20, @11
	SLT <270, <1
	SLT 20, @11
	SLT 20, @11
	SPL 0, <407
	ADD <0, 969
	SUB -10, 0
	SPL -800, 32
	SPL @-147, @140
	SUB @121, 106
	SPL 0, <407
	SUB @121, 106
	ADD 210, 60
	SUB -10, 0
	SUB @121, 106
	ADD 210, 60
	SUB @121, 106
	SPL 0, <407
	CMP -207, <-110
	MOV -1, <-20
	SPL 0, <407
	MOV -1, <-20
	JMP @82, #200
