`timescale 1ns / 1ps



module design_lab_4(

    );
endmodule
