$date
	Wed May 21 20:18:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module DataMemoryForCache_tb $end
$scope module data_memory_for_cache $end
$var wire 32 ! address [31:0] $end
$var wire 1 " clk $end
$var wire 32 # write_data [31:0] $end
$var wire 1 $ write_enable $end
$var wire 4 % write_mask [3:0] $end
$var parameter 32 & VALID_ADDRESS_WIDTH $end
$var reg 256 ' read_data [255:0] $end
$var integer 32 ( i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10010 &
$end
#0
$dumpvars
b10010 (
bx '
b0 %
0$
b0 #
0"
b1 !
$end
#5000
b0 '
1"
#10000
0"
1$
b1111 %
b11011110101011011011111011101111 #
#15000
b100 (
1"
#20000
0"
0$
#25000
b11011110101011011011111011101111 '
1"
#30000
0"
1$
b1000 %
b11001010111111101100101011111110 #
#35000
b100 (
1"
#40000
0"
0$
#45000
b11001010101011011011111011101111 '
1"
#50000
0"
1$
b100 %
#55000
b100 (
1"
#60000
0"
0$
#65000
b11001010111111101011111011101111 '
1"
#70000
0"
1$
b10 %
#75000
b100 (
1"
#80000
0"
0$
#85000
b11001010111111101100101011101111 '
1"
#90000
0"
1$
b1 %
#95000
b100 (
1"
#100000
0"
0$
#105000
b11001010111111101100101011111110 '
1"
#110000
0"
1$
b1100 %
b11011110101011011011111011101111 #
#115000
b100 (
1"
#120000
0"
0$
#125000
b11011110101011011100101011111110 '
1"
#130000
0"
1$
b11 %
#135000
b100 (
1"
#140000
0"
0$
#145000
b11011110101011011011111011101111 '
1"
#150000
0"
1$
b1100 %
b11001011100100001000100100001 #
b101 !
#155000
b100 (
1"
#160000
0"
0$
#165000
b1100101110010000000000000000011011110101011011011111011101111 '
1"
#170000
0"
b1111 %
b11011110101011011011111011101111 #
#175000
1"
#180000
0"
#185000
1"
#190000
