                                                                                              EVALUATION KIT AVAILABLE
MAX9277/MAX9281                                            3.12Gbps GMSL Serializers for Coax or
                                                                  STP Output Drive and LVDS Input
General Description                                           Features and Benefits
The MAX9277/MAX9281 are 3.12Gbps Gigabit Multimedia           ●● Ideal for High-Definition Video Applications
Serial Link (GMSL) serializers with 3- or 4-data lane LVDS       • Drives Low-Cost 50Ω Coax Cable and FAKRA
input (oLDI) and a CML serial output programmable for               Connectors or 100Ω STP
50Ω coax or 100Ω shielded twisted pair (STP) cable drive.        • 104MHz High-Bandwidth Mode Supports
The MAX9281 has HDCP content protection but other-                  1920x720p/60Hz Display With 24-Bit Color
wise is the same as the MAX9277. The serializers pair
                                                                 • Serializer Pre/Deemphasis Allows 15m Cable at
with any GMSL deserializer capable of coax input. When
                                                                    Full Speed
programmed for STP output they are backward compat-
                                                                 • Up to 192kHz Sample Rate and 32-Bit Sample
ible with any GMSL deserializer. The output amplitude is
                                                                    Depth For 7.1 Channel HD Audio
programmable 100mV to 500mV single-ended (coax) or
100mV to 400mV differential (STP).                            ●● Multiple Data Rates for System Flexibility
                                                                 • Up to 3.12Gbps Serial-Bit Rate
The audio channel supports L-PCM I2S stereo and up to 8
                                                                 • 6.25MHz to 104MHz Pixel Clock
channels of L-PCM in TDM mode. Sample rates of 32kHz
                                                                 • 9.6kbps to 1Mbps Control Channel in UART,
to 192kHz are supported with sample depth up to 32 bits.
                                                                    mixed UART/I2C, or I2C Mode with Clock Stretch
The embedded control channel operates at 9.6kbps to                 Capability
1Mbps in UART-UART and UART-I2C modes, and up to              ●● Reduces EMI and Shielding Requirements
1Mbps in I2C-I2C mode. Using the control channel, a µC
                                                                 • Serial Output Programmable for 100mV to 500mV
can program serializer, deserializer and peripheral device
registers at any time, independent of video timing, and             Single-Ended or 100mV to 400mV Differential
manage HDCP operation (MAX9281). A GPO output sup-               • Programmable Spread Spectrum Reduces EMI
ports touch-screen controller interrupt requests from the        • Bypassable Input PLL for Pixel Clock Jitter
remote end of the link.                                             Attenuation
                                                                 • Tracks Spread Spectrum on Input
For use with longer cables, the serializers have program-
                                                                 • High-Immunity Mode for Maximum Control-
mable pre/deemphasis. Programmable spread spectrum
                                                                    Channel Noise Rejection
is available on the serial output. The serial output meets
ISO 10605 and IEC61000-4-2 ESD standards. The core            ●● Peripheral Features for System Power-Up and
supply is 1.7 to 1.9V and the I/O supply is 1.7 to 3.6V.         Verification
The package is a lead-free, 48-pin, 7mm x 7mm TQFN               • Built-In PRBS Generator for BER Testing of the
with exposed pad, optional wettable flanks, and 0.5mm               Serial Link
lead pitch.                                                      • Programmable Choice of Nine Default Device
                                                                    Addresses
Applications                                                     • Dedicated “Up/Down” GPO for Touch-Screen
● High-Resolution Automotive Navigation                             Interrupt and Other Uses
● Rear-Seat Infotainment                                         • Remote/Local Wake-Up from Sleep Mode
● Megapixel Camera Systems                                    ●● Meets Rigorous Automotive and Industrial
                                                                 Requirements
Ordering Information appears at end of data sheet.
                                                                 • -40ºC to +105ºC Operating Temperature
                                                                 • 8kV Contact and 15kV Air ISO 10605 and
                                                                    IEC 61000-4-2 ESD Protection
19-6764; Rev 4; 8/19


MAX9277/MAX9281                                                                           3.12Gbps GMSL Serializers for Coax or
                                                                                                       STP Output Drive and LVDS Input
                                                            TABLE OF CONTENTS
General Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Features and Benefits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Absolute Maximum Ratings  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Package Thermal Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
DC Electrical Characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
AC Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11
Typical Operating Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Pin Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Functional Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Detailed Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
   Register Mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  26
   Input Bit Map  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  27
   Serial Link Signaling and Data Format  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  29
   Reserved Bit (RES)/CNTL1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  30
   Data-Rate Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  30
   High-Bandwidth Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  30
   Audio Channel . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  30
      Audio Channel Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  32
   Reverse Control Channel . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  33
   Control Channel and Register Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  34
      UART Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  34
      Interfacing Command-Byte-Only I2C Devices
      With UART  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  35
      UART Bypass Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  35
   I2C Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  37
      START and STOP Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  37
      Bit Transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  37
      Acknowledge . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  38
      Slave Address . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  38
      Bus Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  38
      Format for Writing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  38
      Format for Reading . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  39
      I2C Communication with Remote Side Devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  40
   I2C Address Translation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  40
   GPO/GPI Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  40
www.maximintegrated.com                                                                                                                                  Maxim Integrated │ 2


MAX9277/MAX9281                                                                        3.12Gbps GMSL Serializers for Coax or
                                                                                                    STP Output Drive and LVDS Input
                                           TABLE OF CONTENTS (continued)
   Pre/Deemphasis Driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  40
   Spread Spectrum . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  40
   Manual Programming of the
   Spread-Spectrum Divider  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  42
   Serial Output  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  42
   Coax Splitter Mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  42
   Configuration Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  42
   High-Immunity Reverse
   Control Channel Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  42
   Sleep Mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  44
   Power-Down Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  44
   Configuration Link  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  44
Link Startup Procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
High-Bandwidth Digital Content Protection (HDCP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
   Encryption Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  48
   Synchronization of Encryption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  48
   Repeater Support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  48
HDCP Authentication Procedures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
   HDCP Protocol Summary  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  49
       Example Repeater Network—Two µCs  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  53
   Detection and Action Upon
   New Device Connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
   Notification of Start of Authentication and
   Enable of Encryption to Downstream Links . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  57
Applications Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
   Self PRBS Test  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  57
   Dual µC Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  57
   Jitter-Filtering PLL  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  57
   RXCLKIN Spread Tracking  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  57
   Changing the Clock Frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  57
   Providing a Frame Sync
   (Camera Applications) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  58
   Software Programming of the
   Device Addresses  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  58
   3-Level Configuration Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  58
   Configuration Blocking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  58
   Compatibility with other GMSL Devices  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  58
   Key Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  58
   HS/VS/DE Inversion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  59
www.maximintegrated.com                                                                                                                               Maxim Integrated │ 3


MAX9277/MAX9281                                                                        3.12Gbps GMSL Serializers for Coax or
                                                                                                    STP Output Drive and LVDS Input
                                           TABLE OF CONTENTS (continued)
   WS/SCK Inversion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  59
   Line-Fault Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  59
   Internal Input Pulldowns . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  59
   Choosing I2C/UART Pullup Resistors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  59
   AC-Coupling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
   Selection of AC-Coupling Capacitors  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
   Power-Supply Circuits and Bypassing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
   Power-Supply Table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
   Cables and Connectors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  61
   Board Layout  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  61
   ESD Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  61
Typical Application Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72
Chip Information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72
Package Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72
Revision History  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73
www.maximintegrated.com                                                                                                                               Maxim Integrated │ 4


MAX9277/MAX9281                                                                   3.12Gbps GMSL Serializers for Coax or
                                                                                               STP Output Drive and LVDS Input
                                                          LIST OF FIGURES
Figure 1. Serial-Output Parameters  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 2. Output Waveforms at OUT+, OUT-  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 3. Single-Ended Output Template . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 4. Line Fault Detector Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Figure 5. Worst-Case Pattern Input  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Figure 6. I2C Timing Parameters  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 7. Differential Output Template  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 8. Input Setup and Hold Times  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 9. LVDS Receiver Input Skew Margin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 10. GPI-to-GPO Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 11. Serializer Delay  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 12. Link Startup Time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 13. Power-Up Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Figure 14. Input I2S Timing Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Figure 15. LVDS Input Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Figure 16. LVDS Clock and Bit Assignment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Figure 17. 3-Channel Mode Serial Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Figure 18. 4-Channel Mode Serial Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Figure 19. High-Bandwidth Mode Serial Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Figure 21. 8-Channel TDM (24-Bit Samples, Padded with Zeros) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Figure 22. 6-Channel TDM (24-Bit Samples, No Padding)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Figure 20. Audio Channel Input Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Figure 23. Stereo I2S (24-Bit Samples, Padded with Zeros) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Figure 24. Stereo I2S (16-Bit Samples, No Padding) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Figure 25. GMSL UART Protocol for Base Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Figure 26. GMSL UART Data Format for Base Mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Figure 27. Sync Byte (0x79)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Figure 28. ACK Byte (0xC3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Figure 29. Format Conversion between GMSL UART and I2C with Register Address (I2CMETHOD = 0)  . . . . . . . . 36
Figure 30. Format Conversion between GMSL UART and I2C without Register Address (I2CMETHOD = 1) . . . . . . 36
www.maximintegrated.com                                                                                                                          Maxim Integrated │ 5


MAX9277/MAX9281                                                                      3.12Gbps GMSL Serializers for Coax or
                                                                                                  STP Output Drive and LVDS Input
                                             LIST OF FIGURES (continued)
Figure 31. START and STOP Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
Figure 32. Bit Transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
Figure 33. Acknowledge . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
Figure 34. Slave Address . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
Figure 35. Format for I2C Write  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
Figure 36. Format for Write to Multiple Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
Figure 37. Format for I2C Read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
Figure 38. 2:1 Coax Splitter Connection Diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
Figure 39. Coax Connection Diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
Figure 40. State Diagram, CDS = LOW (Video Display Application) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
Figure 41. State Diagram, CDS = HIGH (Image Sensing Application) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
Figure 42. Example Network with One Repeater and Two µCs (Tx = GMSL Serializers, Rx = Deserializers) . . . . . . 53
Figure 43. Human Body Model ESD Test Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
Figure 44. IEC 61000-4-2 Contact Discharge ESD Test Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
Figure 45. ISO 10605 Contact Discharge ESD Test Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
www.maximintegrated.com                                                                                                                             Maxim Integrated │ 6


MAX9277/MAX9281                                                                    3.12Gbps GMSL Serializers for Coax or
                                                                                                STP Output Drive and LVDS Input
                                                            LIST OF TABLES
Table 1. Device Address Defaults (Register 0x00, 0x01) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Table 2. Input Map (See Figure 15, Figure 16) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Table 3. Data-Rate Selection Table  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Table 4. Maximum Audio WS Frequency (kHz) for Various RXCLKIN_ Frequencies . . . . . . . . . . . . . . . . . . . . . . . . . 31
Table 5. I2C Bit-Rate Ranges . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
Table 6. TP/COAX Drive Current (400mV Output Drive Levels) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
Table 7. Serial Output Spread . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
Table 8. Spread Limitations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .41
Table 9. Modulation Coefficients and Maximum SDIV Settings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
Table 10. CONF[1:0] Input Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
Table 11. Reverse Control Channel Modes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
Table 12. Fast High-Immunity Mode Requirements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
Table 13. Startup Procedure for Video-Display Applications (CDS = Low) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
Table 14. Startup Procedure for Image-Sensing Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
Table 15. Startup, HDCP Authentication, and Normal Operation (Deserializer is not a Repeater)—First Part of the
HDCP Authentication Protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
Table 16. Link Integrity Check (Normal)—Performed Every 128 Frames After
Encryption is Enabled . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
Table 17. Optional Enhanced Link Integrity Check—Performed Every 16 Frames After Encryption is Enabled . . . . . 52
Table 18. HDCP Authentication and Normal Operation (One Repeater, Two µCs)—First and Second Parts of the
HDCP Authentication Protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
Table 19. MAX9277/MAX9281 Feature Compatibility . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
Table 20. Line Fault Mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
Table 21. Typical Power-Supply Currents (Using Worst-Case Input Pattern, VAVDD = VDVDD = VIOVDD = 1.8V,
VLVDSVDD = 3.3V, TA = +25°C, SSEN = High, No HDCP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
Table 22. Additional Supply Current from HDCP (MAX9281 Only) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
Table 23. Suggested Connectors and Cables for GMSL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
Table 24. Register Table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
Table 25. HDCP Register Table (MAX9281 Only)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
www.maximintegrated.com                                                                                                                           Maxim Integrated │ 7


MAX9277/MAX9281                                                                                     3.12Gbps GMSL Serializers for Coax or
                                                                                                                  STP Output Drive and LVDS Input
Absolute Maximum Ratings
AVDD to AGND.....................................................-0.5V to +1.9V                       OUT+, OUT- Short Circuit to Ground or Supply........Continuous
DVDD to AGND.....................................................-0.5V to +1.9V                       Continuous Power Dissipation (TA = +70ºC)
IOVDD to AGND....................................................-0.5V to +3.9V                       TQFN (derate 40mW/ºC above +70ºC).........................3200mW
LVDSVDD to AGND..............................................-0.5V to +3.9V                           Junction Temperature....................................................... +150ºC
GND to AGND.......................................................-0.5V to +0.5V                      Storage Temperature..........................................-65ºC to +150ºC
LMN_ to AGND (15mA current limit).....................-0.5V to +3.9V                                  Lead Temperature (soldering, 10s).................................. +300ºC
OUT+, OUT- to AGND...........................................-0.5V to +1.9V                           Soldering Temperature (reflow)........................................ +260ºC
All Other Pins to AGND........................-0.5V to (VIOVDD + 0.5V)
Note 1: AGND, GND connected to PCB ground.
Package Thermal Characteristics (Note 2)
TQFN
    Junction-to-Case Thermal Resistance (θJC)................. 1°C/W                                      Junction-to-Ambient Thermal Resistance (θJA).......... 25°C/W
Note 2: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer
             board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these
or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
device reliability.
DC Electrical Characteristics
(VAVDD = VDVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, VLVDSVDD = 3.0V to 3.6V, RL = 100Ω ±1% (differential), TA = -40°C to +105°C,
unless otherwise noted. Differential input voltage |VID| = 0.1V to 1.2V, input common-mode voltage VCM = |VID /2| to 2.4V - |VID /2|.
Typical values are at VAVDD = VDVDD = VIOVDD = 1.8V, VLVDSVDD = 3.3V, TA = +25°C.) (Note 3)
               PARAMETER                          SYMBOL                                 CONDITIONS                                     MIN           TYP             MAX          UNITS
  SINGLE-ENDED INPUTS (CX/TP, PWDN, MS/CNTL0, CDS/CNTL3, SD, SCK, WS, AUTOS, CNTL1, CNTL2, HIM)
                                                                     (CX/TP, PWDN, MS/CNTL0, CDS/                                      0.65 x
                                                                     CNTL3, AUTOS, HIM)                                               VIOVDD
  High-Level Input Voltage                            VIH1                                                                                                                            V
                                                                                                                                        0.7 x
                                                                     SD, SCK, WS, CNTL1, CNTL2
                                                                                                                                      VIOVDD
                                                                                                                                                                     0.35 x
  Low-Level Input Voltage                             VIL1                                                                                                                            V
                                                                                                                                                                    VIOVDD
  Input Current                                        IIN1          VIN = 0V to VIOVDD                                                  -10                           +20            µA
  THREE-LEVEL LOGIC INPUTS (CONF0, CONF1, ADD0, ADD1, BWS)
                                                                                                                                        0.7 x
  High-Level Input Voltage                             VIH                                                                                                                            V
                                                                                                                                      VIOVDD
                                                                                                                                                                      0.3 x
  Low-Level Input Voltage                               VIL                                                                                                                           V
                                                                                                                                                                    VIOVDD
  Mid-Level Input Current                             IINM           (Note 4)                                                            -10                           +10            µA
  Input Current                                         IIN                                                                             -150                          +150            µA
  SINGLE-ENDED OUTPUT (GPO)
                                                                                                                                     VIOVDD -
  High Level Output Voltage                          VOH1            IOUT = -2mA                                                                                                      V
                                                                                                                                         0.2
  Low Level Output Voltage                           VOL1            IOUT = 2mA                                                                                        0.2            V
  OUTPUT Short-Circuit                                                                       VIOVDD = 3.0V to 3.6V                        16           35               64
                                                       IOS           VOUT = 0V                                                                                                        mA
  Current                                                                                    VIOVDD = 1.7V to 1.9V                         3           12               21
www.maximintegrated.com                                                                                                                                           Maxim Integrated │ 8


MAX9277/MAX9281                                                      3.12Gbps GMSL Serializers for Coax or
                                                                               STP Output Drive and LVDS Input
DC Electrical Characteristics (continued)
(VAVDD = VDVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, VLVDSVDD = 3.0V to 3.6V, RL = 100Ω ±1% (differential), TA = -40°C to +105°C,
unless otherwise noted. Differential input voltage |VID| = 0.1V to 1.2V, input common-mode voltage VCM = |VID /2| to 2.4V - |VID /2|.
Typical values are at VAVDD = VDVDD = VIOVDD = 1.8V, VLVDSVDD = 3.3V, TA = +25°C.) (Note 3)
           PARAMETER                SYMBOL                    CONDITIONS                    MIN      TYP        MAX        UNITS
  OPEN-DRAIN INPUT/OUTPUT (RX/SDA, TX/SCL, LFLT)
                                                                                           0.7 x
  High-Level Input Voltage             VIH2                                                                                   V
                                                                                          VIOVDD
                                                                                                                0.3 x
  Low-Level Input Voltage               VIL2                                                                                  V
                                                                                                               VIOVDD
                                                                 RX/SDA, TX/SCL             -110                  +5
  Input Current                         IIN2      (Note 5)                                                                   µA
                                                                 LFLT                        -80                  +5
                                                                 VIOVDD = 1.7V to 1.9V                           0.4
  Low-Level Output Voltage             VOL2       IOUT = 3mA                                                                  V
                                                                 VIOVDD = 3.0V to 3.6V                           0.3
  Input Capacitance                     CIN       Each pin (Note 9)                                               10         pF
  DIFFERENTIAL SERIAL OUTPUT (OUT+, OUT-)
                                                  Pre-emphasis off (Figure 1)               300      400         500
  Differential Output Voltage          VOD        3.3dB preemphasis setting (Figure 2)      350                  610         mV
                                                  3.3dB deemphasis setting (Figure 2)       240                  425
  Change in VOD Between
                                       ΔVOD       Preemphasis off, deemphasis only                                15         mV
  Complementary Output States
  Output Offset Voltage
                                        VOS       Preemphasis off                            1.1      1.4       1.56          V
  (VOUT+ + VOUT-)/2 = VOS
  Change in VOS between
                                       ΔVOS                                                                       15         mV
  Complementary Output States
                                                  VOUT+ or VOUT- = 0V                        -62
  Output Short-Circuit Current          IOS                                                                                  mA
                                                  VOUT+ or VOUT- = 1.9V                                           25
  Magnitude of Differential
                                       IOSD       VOD = 0V                                                        25         mA
  Output Short-Circuit Current
  Output Termination Resistance
                                       ROUT       From OUT+, OUT- to VAVDD                    45      54          63          Ω
  (Internal)
  SINGLE-ENDED SERIAL OUTPUT (OUT+, OUT-)
                                                  Pre-emphasis off, high drive (Figure 3)   375      500         625
                                                  3.3dB preemphasis setting, high drive
                                                                                            435                  765
  Single-Ended Output Voltage          VOUT       (Figure 2)                                                                 mV
                                                  3.3dB deemphasis setting, high drive
                                                                                            300                  535
                                                  (Figure 2)
                                                  VOUT+ or VOUT- = 0V                        -69
  Output Short-Circuit Current          IOS                                                                                  mA
                                                  VOUT+ or VOUT- = 1.9V                                           32
  Output Termination Resistance
                                        RO        From OUT+ or OUT- to VAVDD                  45      54          63          Ω
  (Internal)
www.maximintegrated.com                                                                                       Maxim Integrated │ 9


MAX9277/MAX9281                                                      3.12Gbps GMSL Serializers for Coax or
                                                                               STP Output Drive and LVDS Input
DC Electrical Characteristics (continued)
(VAVDD = VDVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, VLVDSVDD = 3.0V to 3.6V, RL = 100Ω ±1% (differential), TA = -40°C to +105°C,
unless otherwise noted. Differential input voltage |VID| = 0.1V to 1.2V, input common-mode voltage VCM = |VID /2| to 2.4V - |VID /2|.
Typical values are at VAVDD = VDVDD = VIOVDD = 1.8V, VLVDSVDD = 3.3V, TA = +25°C.) (Note 3)
          PARAMETER                 SYMBOL                    CONDITIONS                   MIN       TYP        MAX        UNITS
  REVERSE CONTROL-CHANNEL RECEIVER (OUT+, OUT-)
                                                 Normal-immunity mode                                             27
  High Switching Threshold             VCHR                                                                                  mV
                                                 High-immunity mode                                               40
                                                 Normal-immunity mode                       -27
  Low Switching Threshold              VCLR                                                                                  mV
                                                 High-immunity mode                         -40
  LINE FAULT DETECTION INPUT (LMN_)
  Short-to-GND Threshold                VTG      (Figure 4)                                                       0.3         V
  Normal Threshold                      VTN      (Figure 4)                                0.57                  1.07         V
                                                                                                                VIO +
  Open Threshold                        VTO      (Figure 4)                                1.45                               V
                                                                                                                 0.06
  Open Input Voltage                    VIO      (Figure 4)                                1.47                  1.75         V
  Short-to-Battery Threshold            VTE      (Figure 4)                                2.47                               V
  LVDS INPUTS (RXIN_, RXCLKIN_)
  Differential Input High
                                        VTH      VCM = 1.2V                                                       50         mV
  Threshold
  Differential Input Low
                                        VTL      VCM = 1.2V                                 -50                              mV
  Threshold
  Input Differential Termination
                                      RTERM                                                  85      110         135          Ω
  Resistance
                                                 PWDN = high or low, IN+ and IN- are
  Input Current                      IIN+, IIN-                                             -25                  +25         µA
                                                 shorted
  Power-Off Input Current          IIN0+, IIN0-  VAVDD = VDVDD = VIOVDD = 0V                -40                  +40         µA
  POWER SUPPLY
                                                                  fPCLKIN_ = 16.6MHz                 100         125
                                                                  fPCLKIN_ = 33.3MHz                 106         140
  Total Supply Current                           BWS = low
  (AVDD + DVDD + IOVDD)                                           fPCLKIN_ = 66.6MHz                 123         155
                                       IWCS                                                                                  mA
  (Note 6) (Worst-Case                                            fPCLKIN_ = 104MHz                  146         190
  Pattern) (Figure 5)
                                                                  fPCLKIN_ = 36.6MHz                 108         145
                                                 BWS = mid
                                                                  fPCLKIN_ = 104MHz                  152         195
                                                                  fPCLKIN_ = 16.6MHz                  24          30
                                                                  fPCLKIN_ = 33.3MHz                  24          30
                                                 BWS = low
  LVDSVDD Worst-Case                                              fPCLKIN_ = 66.6MHz                  24          30
  Supply Current (Figure 5,            IWCS                                                                                  mA
  Note 6)                                                         fPCLKIN_ = 104MHz                   24          30
                                                                  fPCLKIN_ = 36.6MHz                  29          35
                                                 BWS = mid
                                                                  fPCLKIN_ = 104MHz                   29          35
www.maximintegrated.com                                                                                      Maxim Integrated │ 10


MAX9277/MAX9281                                                      3.12Gbps GMSL Serializers for Coax or
                                                                               STP Output Drive and LVDS Input
DC Electrical Characteristics (continued)
(VAVDD = VDVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, VLVDSVDD = 3.0V to 3.6V, RL = 100Ω ±1% (differential), TA = -40°C to +105°C,
unless otherwise noted. Differential input voltage |VID| = 0.1V to 1.2V, input common-mode voltage VCM = |VID /2| to 2.4V - |VID /2|.
Typical values are at VAVDD = VDVDD = VIOVDD = 1.8V, VLVDSVDD = 3.3V, TA = +25°C.) (Note 3)
          PARAMETER                SYMBOL                     CONDITIONS                   MIN       TYP        MAX        UNITS
                                                 Single wake-up receiver enabled,
  Sleep Mode Supply Current            ICCS                                                           42         170         µA
                                                 LVDS inputs not driven
  Power-Down Supply Current            ICCZ      PWDN = GND                                            6         120         µA
  ESD PROTECTION
                                                 Human body model, RD = 1.5kΩ,
                                                                                                      ±8
                                                 CS = 100pF
                                                 IEC 61000-4-2,       Contact discharge              ±10
  OUT+, OUT- (Note 6)                 VESD       RD = 330Ω,                                                                  kV
                                                 CS = 150pF           Air discharge                  ±12
                                                 ISO 10605,           Contact discharge              ±10
                                                 RD = 2kΩ,
                                                 CS = 330pF           Air discharge                  ±25
                                                 Human body model, RD = 1.5kΩ,
                                                                                                      ±8
                                                 CS = 100pF
                                                 IEC 61000-4-2,       Contact discharge               ±6
  RXIN_, RXCLKIN_ (Note 7)            VESD       RD = 330Ω,                                                                  kV
                                                 CS = 150pF           Air discharge                  ±20
                                                 ISO 10605,           Contact discharge               ±8
                                                 RD = 2kΩ,
                                                 CS = 330pF           Air discharge                  ±30
                                                 Human body model, RD = 1.5kΩ,
  All Other Pins (Note 8)             VESD                                                            ±4                     kV
                                                 CS = 100pF
AC Electrical Characteristics
(VAVDD = VDVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, VLVDSVDD = 3.0V to 3.6V, RL = 100Ω ±1% (differential), TA = -40°C to +105°C,
unless otherwise noted. Differential input voltage |VID| = 0.1V to 1.2V, input common-mode voltage VCM = |VID /2| to 2.4V - |VID /2|.
Typical values are at VAVDD = VDVDD = VIOVDD = 1.8V, VLVDSVDD = 3.3V, TA = +25°C.) (Note 3)
          PARAMETER                SYMBOL                      CONDITIONS                    MIN      TYP       MAX        UNITS
  CLOCK INPUT (RXCLKIN)
                                                 BWS = low, DRS = ‘1’                        8.33               16.66
                                                 BWS = low, DRS = ‘0’                       16.66                104
                                                 BWS = mid, DRS = ‘1’                       18.33               36.66
  Clock Frequency                 fRXCLKIN_                                                                                 MHz
                                                 BWS = mid, DRS = ‘0’                       36.66                104
                                                 BWS = high, DRS = ‘1’                       6.25                12.5
                                                 BWS = high, DRS = ‘0’                       12.5                 78
  I2C/UART   PORT TIMING
  I2C/UART   Bit Rate                                                                         9.6               1000        kbps
                                                 30% to 70%, CL = 10pF to 100pF,
  Output Rise Time                      tR                                                    20                 150         ns
                                                 1kΩ pullup to IOVDD
www.maximintegrated.com                                                                                      Maxim Integrated │ 11


MAX9277/MAX9281                                                      3.12Gbps GMSL Serializers for Coax or
                                                                                STP Output Drive and LVDS Input
AC Electrical Characteristics (continued)
(VAVDD = VDVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, VLVDSVDD = 3.0V to 3.6V, RL = 100Ω ±1% (differential), TA = -40°C to +105°C,
unless otherwise noted. Differential input voltage |VID| = 0.1V to 1.2V, input common-mode voltage VCM = |VID /2| to 2.4V - |VID /2|.
Typical values are at VAVDD = VDVDD = VIOVDD = 1.8V, VLVDSVDD = 3.3V, TA = +25°C.) (Note 3)
         PARAMETER                 SYMBOL                      CONDITIONS                    MIN      TYP        MAX       UNITS
                                                 70% to 30%, CL = 10pF to 100pF,
  Output Fall Time                       tF                                                   20                  150         ns
                                                 1kΩ pullup to IOVDD
  I2C TIMING (Figure 6)
                                                 Low fSCL range:
                                                                                              9.6                 100        kHz
                                                 (I2CMSTBT = 010, I2CSLVSH = 10)
                                                 Mid fSCL range:
  SCL Clock Frequency                  fSCL                                                 > 100                 400        kHz
                                                 (I2CMSTBT 101, I2CSLVSH = 01)
                                                 High fSCL range:
                                                                                            > 400                1000        kHz
                                                 (I2CMSTBT = 111, I2CSLVSH = 00)
                                                                Low                           4.0
  START Condition Hold Time         tHD:STA      fSCL range     Mid                           0.6                             µs
                                                                High                         0.26
                                                                Low                           4.7
                                                                Mid                           1.3
                                                                          VIOVDD = 1.7V to
  Low Period of SCL Clock             tLOW       fSCL range                                   0.6                             µs
                                                                          < 3V (Note 9)
                                                                High
                                                                          VIOVDD = 3.0V
                                                                                              0.5
                                                                          to 3.6V
                                                                Low                           4.0
  High Period of SCL Clock            tHIGH      fSCL range     Mid                           0.6                             µs
                                                                High                         0.26
                                                                Low                           4.7
  Repeated START Condition
                                    tSU:STA      fSCL range     Mid                           0.6                             µs
  Setup Time
                                                                High                         0.26
                                                                Low                            0
  Data Hold Time                    tHD:DAT      fSCL range     Mid                            0                              µs
                                                                High                           0
                                                                Low                          250
  Data Setup Time                   tSU:DAT      fSCL range     Mid                          100                              ns
                                                                High                          50
                                                                Low                           4.0
  Setup Time for STOP
                                    tSU:STO      fSCL range     Mid                           0.6                             µs
  Condition
                                                                High                         0.26
                                                                Low                           4.7
  Bus Free Time                        tBUF      fSCL range     Mid                           1.3                             µs
                                                                High                          0.5
www.maximintegrated.com                                                                                      Maxim Integrated │ 12


MAX9277/MAX9281                                                         3.12Gbps GMSL Serializers for Coax or
                                                                                 STP Output Drive and LVDS Input
AC Electrical Characteristics (continued)
(VAVDD = VDVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, VLVDSVDD = 3.0V to 3.6V, RL = 100Ω ±1% (differential), TA = -40°C to +105°C,
unless otherwise noted. Differential input voltage |VID| = 0.1V to 1.2V, input common-mode voltage VCM = |VID /2| to 2.4V - |VID /2|.
Typical values are at VAVDD = VDVDD = VIOVDD = 1.8V, VLVDSVDD = 3.3V, TA = +25°C.) (Note 3)
           PARAMETER               SYMBOL                        CONDITIONS                  MIN      TYP        MAX       UNITS
                                                                   Low                                           3.45
                                                                   Mid                                            0.9
  Data Valid Time                                                           VIOVDD = 1.7V
                                    tVD:DAT      fSCL range                 to < 3V (Note                        0.55         µs
  Note 14
                                                                   High     10)
                                                                            VIOVDD = 3.0V
                                                                                                                 0.45
                                                                            to 3.6V
                                                                   Low                                           3.45
                                                                   Mid                                            0.9
  Data Valid Acknowledge                                                    VIOVDD = 1.7V
  Time                              tVD:ACK      fSCL range                 to < 3V (Note                        0.55         µs
  Note 14                                                          High     11)
                                                                            VIOVDD = 3.0V
                                                                                                                 0.45
                                                                            to 3.6V
                                                                   Low                                             50
  Pulse Width of Spikes
                                         tSP     fSCL range        Mid                                             50         ns
  Suppressed
                                                                   High                                            50
  Capacitive Load Each Bus
                                         CB      Note 12                                                          100        pF
  Line
  SWITCHING CHARACTERISTICS (Note 12)
  Differential Output Rise/Fall                  20% to 80%, VOD ≥ 400mV, RL = 100Ω,
                                       tR, tF                                                          90         150         ps
  Time                                           serial bit rate = 3.12Gbps
                                                 3.12Gbps PRBS signal, measured at
  Total Serial Output Jitter
                                     tTSOJ1      VOD = 0V differential, preemphasis                   0.21                    UI
  (Differential Output)
                                                 disabled (Figure 7)
                                                 3.12Gbps PRBS signal, measured at
  Deterministic Serial Output
                                     tDSOJ2      VOD = 0V differential, preemphasis                   0.09                    UI
  Jitter (Differential Output)
                                                 disabled (Figure 7)
  Total Serial Output Jitter                     3.12Gbps PRBS signal, measured at
                                     tTSOJ1                                                           0.19                    UI
  (Single-Ended Output)                          VO/2, preemphasis disabled (Figure 3)
  Deterministic Serial Output                    3.12Gbps PRBS signal, measured at
                                     tDSOJ2                                                            0.1                    UI
  Jitter (Single-Ended Output)                   VO/2, preemphasis disabled (Figure 3)
  CNTL_ Input Setup Time                tSET     (Figure 8)                                    3                              ns
  CNTL_ Input Hold Time               tHOLD      (Figure 8)                                  1.5                              ns
  RXIN_ Skew Margin                   tRSKM      No RXCLKIN spread (Figure 9)                0.3                              UI
www.maximintegrated.com                                                                                      Maxim Integrated │ 13


MAX9277/MAX9281                                                          3.12Gbps GMSL Serializers for Coax or
                                                                                    STP Output Drive and LVDS Input
AC Electrical Characteristics (continued)
(VAVDD = VDVDD = 1.7V to 1.9V, VIOVDD = 1.7V to 3.6V, VLVDSVDD = 3.0V to 3.6V, RL = 100Ω ±1% (differential), TA = -40°C to +105°C,
unless otherwise noted. Differential input voltage |VID| = 0.1V to 1.2V, input common-mode voltage VCM = |VID /2| to 2.4V - |VID /2|.
Typical values are at VAVDD = VDVDD = VIOVDD = 1.8V, VLVDSVDD = 3.3V, TA = +25°C.) (Note 3)
          PARAMETER                  SYMBOL                        CONDITIONS                       MIN        TYP      MAX        UNITS
                                                     Deserializer GPI to serializer GPO
  GPI to GPO Delay                       tGPIO                                                                           350         µs
                                                     (Figure 10)
                                                                   Spread-spectrum enabled                              5440
  Serializer Delay (Note 13)               tSD       (Figure 11)                                                                    Bits
                                                                   Spread-spectrum disabled                             1920
  Link Start Time                       tLOCK        (Figure 12)                                                         3.5         ms
  Power-Up Time                            tPU       (Figure 13)                                                           8         ms
  I2S/TDM    INPUT TIMING
  WS Frequency                             fWS       (See Table 5)                                    8                  192        kHz
  Sample Word Length                      nWS        (See Table 5)                                    8                   32        Bits
  SCK Frequency                           fSCK       fSCK = fWS x nWS x (2 or 8)                 (8 x 2) x 2     (192 x 32) x 8     kHz
  SCK Clock High Time                      tHC       VSCK ≥ VIH, tSCK = 1/fSCK (Note 13)         0.35 x tSCK                         ns
  SCK Clock Low Time                        tLC      VSCK ≥ VIL, tSCK = 1/fSCK (Note 13)         0.35 x tSCK                         ns
  SD, WS Setup Time                       tSET       (Figure 14, Note 13)                             2                              ns
  SD, WS Hold Time                      tHOLD        (Figure 14, Note 13)                             2                              ns
Note 3:		Limits are 100% production tested at TA = +105°C. Limits over the operating temperature range are guaranteed by design
          and characterization, unless otherwise noted.
Note 4:		To provide a midlevel, leave the input open, or, if driven, put driver in high impedance. High-impedance leakage current 		
           must be less than ±10μA.
Note 5: 		IIN MIN due to voltage drop across the internal pullup resistor.
Note 6: 		HDCP not enabled (MAX9281 only). See Table 22 for additional supply current when HDCP is enabled.
Note 7: 		Specified pin to ground.
Note 8: 		Specified pin to all supply/ground.
Note 9:		The I2C bus standard tLOW min = 0.5µs.
Note 10:		 The I2C bus standard tVD:DAT max = 0.45µs.
Note 11:		 The I2C bus standard tVD:ACK max = 0.45µs.
Note 12:		Not production tested. Guaranteed by design.
Note 13:		 Measured in serial link bit times. Bit time = 1/(30 x fPCLKIN) for BWS = ‘0’ or open. Bit time = 1/(40 x fPCLKIN)
           for BWS = ‘1’.
Note 14: I2C valid times apply only when the device is operating as a local side device.
www.maximintegrated.com                                                                                              Maxim Integrated │ 14


MAX9277/MAX9281                                                                                                                          3.12Gbps GMSL Serializers for Coax or
                                                                                                                                              STP Output Drive and LVDS Input
Typical Operating Characteristics
(VAVDD = VDVDD = VIOVDD = 1.8V, VLVDSVDD = 3.3V, TA = +25°C, unless otherwise noted.)
                                                 SUPPLY CURRENT                                                                                                                              SUPPLY CURRENT
                                        vs. RXCLKIN FREQUENCY (BWS = LOW)                                                                                                          vs. RXCLKIN FREQUENCY (BWS = OPEN)
                                                                                             toc01                                                                                                                               toc02
                              180                                                                                                                                     180
                                                                                                                                                                                   PRBS ON,
                                         PRBS ON,            PREEMPHASIS =                                                                                                                                PREEMPHASIS =
                                                                                                                                                                                  COAX MODE,
                                        COAX MODE,             0x0B to 0x0F                                                                                                                                 0x0B to 0x0F
                              170                                                                                                                                     170           SS OFF,
                                          SS OFF,
                                                                                                                                                                                   HDCP OFF
                                         HDCP OFF
                              160                                                                                                                                     160
        SUPPLY CURRENT (mA)                                                                                                                     SUPPLY CURRENT (mA)
                              150                                                                                                                                     150
                              140                                                                                                                                     140
                                                                  PREEMPHASIS =                                                                                                                                PREEMPHASIS =
                              130                                   0x01 to 0x04                                                                                      130                                        0x01 to 0x04
                                                        PREEMPHASIS = 0x00                                                                                                          PREEMPHASIS = 0x00
                              120                                                                                                                                     120
                                    5    15   25   35   45   55   65   75   85    95 105                                                                                    15           30     45        60        75     90      105
                                                   RXCLKIN FREQUENCY (MHz)                                                                                                                     RXCLKIN FREQUENCY (MHz)
                                                 SUPPLY CURRENT                                                                                                                            SUPPLY CURRENT
                                        vs. RXCLKIN FREQUENCY (BWS = HIGH)                                                                                                        vs. RXCLKIN FREQUENCY (BWS = LOW)
                                                                                             toc03                                                                                                                               toc04
                              180                                                                                                                                     180
                                         PRBS ON,                 PREEMPHASIS =                                                                                                    PRBS ON,                         ALL SPREAD
                                        COAX MODE,                  0x0B to 0x0F                                                                                                  COAX MODE,                          VALUES
                              170         SS OFF,                                                                                                                     170           PE OFF,
                                         HDCP OFF                                                                                                                                  HDCP OFF
                              160                                                                                                                                     160
        SUPPLY CURRENT (mA)                                                                                                                     SUPPLY CURRENT (mA)
                              150                                                                                                                                     150
                              140                                                                                                                                     140
                                                                  PREEMPHASIS =
                              130                                   0x01 to 0x04                                                                                      130
                                               PREEMPHASIS = 0x00
                              120                                                                                                                                     120
                                    5         20        35        50        65                         80                                                                     5     15    25   35    45   55   65    75   85    95 105
                                                   RXCLKIN FREQUENCY (MHz)                                                                                                                     RXCLKIN FREQUENCY (MHz)
                                                                                                                            SUPPLY CURRENT
                                                                                                                  vs. RXCLKIN FREQUENCY (BWS = OPEN)
                                                                                                                                                                      toc05
                                                                                                       180
                                                                                                                   PRBS ON,               ALL SPREAD
                                                                                                                  COAX MODE,                VALUES
                                                                                                       170          PE OFF,
                                                                                                                   HDCP OFF
                                                                                                       160
                                                                                 SUPPLY CURRENT (mA)
                                                                                                       150
                                                                                                       140
                                                                                                       130
                                                                                                       120
                                                                                                             15      30        45   60     75            90             105
                                                                                                                           RXCLKIN FREQUENCY (MHz)
www.maximintegrated.com                                                                                                                                                                                                         Maxim Integrated │ 15


MAX9277/MAX9281                                                                                     3.12Gbps GMSL Serializers for Coax or
                                                                                                         STP Output Drive and LVDS Input
Typical Operating Characteristics (continued)
(VAVDD = VDVDD = VIOVDD = 1.8V, VLVDSVDD = 3.3V, TA = +25°C, unless otherwise noted.)
                                                                                                                                                    OUTPUT SPECTURM
                                                   SUPPLY CURRENT
                                                                                                                                                 vs. RXCLKIN FREQUENCY
                                          vs. RXCLKIN FREQUENCY (BWS = HIGH)
                                                                                                                                                     (VARIOUS SPREAD)
                                                                                            toc06                                                                                      toc07
                               180                                                                                                 10
                                           PRBS ON,                                                                                                               fPCLKIN = 33.3MHz
                                                                          ALL SPREAD                                                0
                                          COAX MODE,                        VALUES                                                          0% SPREAD
                               170                                                                                                                                      0.5% SPREAD
                                            PE OFF,                                                                               -10
                                           HDCP OFF
                                                                                                                                  -20
                               160
        SUPPLY CURRENT (mA)                                                                             OUTPUT POWER (dBm)
                                                                                                                                  -30
                               150                                                                                                -40
                                                                                                                                  -50
                               140
                                                                                                                                  -60
                                                                                                                                  -70
                               130
                                                                                                                                  -80
                                                                                                                                            1% SPREAD      2% SPREAD 4% SPREAD
                               120                                                                                                -90
                                     5          20         35        50           65           80                                       31 31.5 32 32.5 33 33.5 34 34.5 35 35.5
                                                      RXCLKIN FREQUENCY (MHz)                                                                           RXCLKIN FREQUENCY (MHz)
                                                   OUTPUT SPECTURM                                                                             MAXIMUM RXCLKIN FREQUENCY
                                                vs. RXCLKIN FREQUENCY                                                                       vs. COAX CABLE LENGTH (BER ≤ 10-10)
                                                    (VARIOUS SPREAD)
                                                                                            toc08                                                                                      toc09
                               10                                                                                                 120
                                                                     fPCLKIN = 66.6MHz
                                0
                                          0% SPREAD
                               -10                                         0.5% SPREAD                                            100
                               -20
                                                                                                                                   80           OPTIMUM
        OUTPUT POWER (dBm)
                                                                                                        RXCLKIN FREQUENCY (MHz)
                               -30
                                                                                                                                                 PE/EQ
                               -40
                                                                                                                                   60
                               -50                                                                                                           NO PE/EQ
                               -60
                                                                                                                                   40
                                                                                                                                             NO PE,
                               -70
                                                                                                                                            10.7dB EQ
                               -80                                                                                                 20       BER CAN BE AS LOW AS 10-12 FOR
                               -90                                                                                                          CABLE LENGTHS LESS THAN 15m
                                          1% SPREAD        2% SPREAD 4% SPREAD
                              -100                                                                                                  0
                                     62    63   64    65   66   67    68     69        70   71                                          0         5        10      15        20          25
                                                      RXCLKIN FREQUENCY (MHz)                                                                           CABLE LENGTH (m)
www.maximintegrated.com                                                                                                                                                               Maxim Integrated │ 16


MAX9277/MAX9281                                                                                      3.12Gbps GMSL Serializers for Coax or
                                                                                                          STP Output Drive and LVDS Input
Pin Configuration
                                                       GPO/HIM
                               TOP VIEW
                                              CONF0              LFLT     LMN0     AVDD      OUT+   OUT-     AGND     LMN1       CONF1      TX/SCL   RX/SDA
                                              36 35 34 33 32 31 30 29 28 27 26 25
                                IOVDD    37                                                                                                                   24   IOVDD
                                  GND    38                                                                                                                   23   GND
                                 DVDD    39                                                                                                                   22   DVDD
                                 ADD0    40                                                                                                                   21   AGND
                                  BWS    41                                                                                                                   20   CNTL2
                                 PWDN    42                                           MAX9277                                                                 19   CNTL1
                             CDS/CNTL3   43                                           MAX9281                                                                 18   WS
                             MS/CNTL0    44                                                                                                                   17   SCK
                                AUTOS    45                                                                                                                   16   SD
                                 ADD1    46                                                                                                                   15   AVDD
                                                                                                                                     *EP
                                 AVDD    47             +                                                                                                     14   LVDSVDD
                                 CX/TP   48                                                                                                                   13   AGND
                                               1         2        3        4        5         6      7        8         9         10 11 12
                                              RXIN0-   RXIN0+    RXIN1-   RXIN1+
                                                                                   LVDSVDD
                                                                                             AGND   RXIN2-   RXIN2+
                                                                                                                      RXCLKIN-   RXCLKIN+
                                                                                                                                            RXIN3-   RXIN3+
                                                                          TQFN
                                                                  (7mm x 7mm x 0.75mm)
                                         *CONNECT EP TO GROUND PLANE
Pin Description
     PIN          NAME                                                                                                      FUNCTION
                             LVDS Data Inputs. Set BWS = low to use RXIN0_ to RXIN2_ (3-channel mode). Set BWS = high or
    1–4, 7,       RXIN_-,
                             open to use RXIN0_ to RXIN3_ (4-channel or high-bandwidth mode). Certain data bits encrypted
   8, 11, 12      RXIN_+
                             when HDCP is enabled (MAX9281 only, Table 2)
                             3.3V LVDS Power Supply. Bypass LVDSVDD to AGND with 0.1µF and 0.001µF capacitors as close
    5, 14        LVDSVDD
                             as possible to the device with the smallest value capacitor closest to LVDSVDD.
 6, 13, 21, 29    AGND       Analog and LVDS Ground
                 RXCLKIN-,
    9, 10                    LVDS Clock Input. Provides the PLL reference clock.
                 RXCLKIN+
                             1.8V Analog Power Supply. Bypass AVDD to EP with 0.1µF and 0.001µF capacitors as close as
  15, 32, 47       AVDD
                             possible to the device with the smaller capacitor closest to AVDD.
                             I2S/TDM Serial-Data Input with Internal Pulldown to GND. Disable I2S/TDM encoding to use SD as
      16            SD       an additional control/data input latched on the selected edge of PCLKIN. Encrypted when HDCP is
                             enabled.
      17           SCK       I2S/TDM Serial-Clock Input with Internal Pulldown to GND
www.maximintegrated.com                                                                                                                                                      Maxim Integrated │ 17


MAX9277/MAX9281                                                 3.12Gbps GMSL Serializers for Coax or
                                                                         STP Output Drive and LVDS Input
Pin Description (continued)
    PIN            NAME                                                 FUNCTION
     18             WS   I2S/TDM Word-Select Input with Internal Pulldown to GND
                         Control Input With Internal Pulldown to GND. Input data is latched every RXCLKIN_ cycle (Figure
                         15). CNTL1 is not available in 3-channel mode (BWS = low). Set BWS = high or open (4-channel or
     19           CNTL1  high-bandwidth mode) to use this input. CNTL1 not encrypted when HDCP is on (MAX9281 only)
                         CNTL1 or RES (“Reserved” from VESA Standard Panel Specification) is mapped to internal bit
                         DIN27. See the Reserved Bit (RES)/CNTL1 section.
                         Control Input With Internal Pulldown to GND. Input data is latched every RXCLKIN_ cycle (Figure
                         15). CNTL2 is not available in 3-channel mode (BWS = low). Set BWS = high or open (4-channel or
     20           CNTL2
                         high-bandwidth mode) to use this input. CNTL2 not encrypted when HDCP is on (MAX9281 only).
                         CNTL2 is mapped to internal bit DIN28.
                         1.8V Digital Power Supply. Bypass DVDD to GND with 0.1µF and 0.001µF capacitors as close as
   22, 39          DVDD
                         possible to the device with the smaller value capacitor closest to DVDD.
   23, 38           GND  Digital and I/O Ground
                         I/O Supply Voltage. 1.8V to 3.3V logic I/O Power Supply. Bypass IOVDD to GND with 0.1µF and
   24, 37         IOVDD  0.001µF capacitors as close as possible to the device with the smallest value capacitor closest to
                         IOVDD. IOVDD sets the voltage levels for all pins except for the LVDS inputs and OUT+/-.
                         UART Receive/I2C Serial Data Input/Output with Internal 30kΩ Pullup to IOVDD. Function is
                         determined by the state of CONF[1:0] at power-up (Table 10). RX/SDA has an open-drain driver and
     25           RX/SDA requires a pullup resistor.
                         RX: Input of the serializer’s UART.
                         SDA: Data input/output of the serializer’s I2C Master/Slave.
                         UART Transmit/I2C Serial Clock Input/Output with Internal 30kΩ Pullup to IOVDD. Function is
                         determined by the state of CONF[1:0] at power-up (Table 10). TX/SCL has an open-drain driver and
     26           TX/SCL requires a pullup resistor.
                         TX: Output of the serializer’s UART.
                         SCL: Clock input/output of the serializer’s I2C Master/Slave.
                         Three-Level Configuration Input. The state of CONF1 latches at power-up or when resuming
     27           CONF1  from power-down mode (PWDN = low). Use 6kΩ (max) for pullup to IOVDD/pulldown to GND.
                         See Table 10 for details.
     28            LMN1  Line-Fault Monitor Input 1 (see Figure 4 for details)
     30            OUT-  Inverting CML Coax/Twisted-Pair Serial Output
     31            OUT+  Noninverting CML Coax/Twisted-Pair Serial Output
     33            LMN0  Line-Fault Monitor Input 0 (see Figure 4 for details)
                         Active-Low Open-Drain Line-Fault Output. LFLT has a 60kΩ internal pullup to IOVDD. LFLT = low
     34            LFLT
                         indicates a line fault. LFLT is output high when PWDN = low.
                         General-Purpose Output/High Immunity Mode Input. Functions as HIM input with internal pulldown
                         to GND at power-up or when resuming from power-down mode (PWDN = low), and switches to GPO
                         output automatically after power-up.
                         HIM: Default HIGHIMM bit value is latched at power-up or when resuming from power-down mode
     35          GPO/HIM (PWDN = low) and is active-high. Connect HIM to IOVDD with a 30kΩ or less pullup resistor to set
                         high or leave open to set low. HIGHIMM can be programmed to a different value after power-up.
                         HIGHIMM in the deserializer must be set to the same value.
                         GPO: Output follows the state of the GPI (or INT) input on the deserializer. GPO is low after power-
                         up or when PWDN is low.
www.maximintegrated.com                                                                                  Maxim Integrated │ 18


MAX9277/MAX9281                                                3.12Gbps GMSL Serializers for Coax or
                                                                         STP Output Drive and LVDS Input
Pin Description (continued)
    PIN           NAME                                                 FUNCTION
                         Three-Level Configuration Input. The state of CONF0 latches at power-up or when resuming
     36           CONF0  from power-down mode (PWDN = low). Use 6kΩ (max) for pullup to IOVDD/pulldown to GND.
                         See Table 10 for details.
                         Three-Level Address Selection Input. The state of ADD0 latches at power-up or when resuming from
     40            ADD0  power-down mode (PWDN = low). Use 6kΩ (max) for pullup to IOVDD/pulldown to GND. See Table
                         1 for details.
                         Three-Level Bus Width Select Input. Set BWS to the same level on both sides of the serial link.
                         Set BWS = low with 6kΩ (max) pulldown for 3-channel mode. Set BWS = high with 6kΩ (max) pullup
     41            BWS
                         to IOVDD for 4-channel mode.
                         Set BWS = open for high-bandwidth mode.
                         Active-Low, Power-Down Input with Internal Pulldown to EP. Set PWDN low to enter power-down
     42           PWDN
                         mode to reduce power consumption.
                         Control Direction Selection/Auxiliary Control Signal Input with Internal Pulldown to GND. Function is
                         determined by the CDSCNTL3 register bit and defaults to CDS on power-up.
                         CDS (CDSCNTL3 = 0): Control link direction selection input with internal pulldown to GND.
     43        CDS/CNTL3 Set CDS = low when the control channel master µC is connected at the serializer. Set CDS = high
                         when the control channel master µC is connected at the deserializer.
                         CNTL3 (CDSCNTL3 = 1): Used only in high-bandwidth mode (BWS = open). CNTL3 not encrypted
                         when HDCP is enabled (MAX9281 only).
                         Mode Select/Auxiliary Control Signal Input with Internal Pulldown to GND. Function is determined by
                         the MSCNTL0 register bit and defaults to MS on power-up.
     44         MS/CNTL0 MS (MSCNTL0 = 0): Set MS = low, to select base mode. Set MS = high to select the bypass mode.
                         CNTL0 (MSCNTL0 = 1): Used only in high-bandwidth mode (BWS = open). CNTL0 not encrypted
                         when HDCP is enabled (MAX9281 only).
                         Active-Low Auto-Start Input With Internal Pulldown to GND. Set AUTOS = high, to disable
                         serialization at power-up or when resuming from power-down mode (PWDN = low). Set AUTOS =
     45           AUTOS
                         low, to enable serialization and automatic PLL range selection power-up or when resuming from
                         power-down mode.
                         Three-Level Address Selection Input. The state of ADD1 latches at power-up or when resuming from
     46            ADD1  power-down mode (PWDN = low). Use 6kΩ (max) for pullup to IOVDD/pulldown to GND. See Table
                         1 for details.
                         Coax/Twisted Pair Input With Internal Pulldown to GND. Set CX/TP low for twisted-pair cable drive
     48           CX/TP
                         (differential output). Set CX/TP high for coax cable drive (single-ended output).
                         Exposed Pad. EP is internally connected to AGND. MUST connect EP to the PCB ground plane
     —              EP
                         through an array of vias for proper thermal and electrical performance.
www.maximintegrated.com                                                                                    Maxim Integrated │ 19


MAX9277/MAX9281                                                                  3.12Gbps GMSL Serializers for Coax or
                                                                                               STP Output Drive and LVDS Input
Functional Diagram
                                                                                                                                            LFLT
                                                                                                                MAX9277
                                                                                                                MAX9281
                                                                                      SSPLL
                                                            FILTER
     RXCLKIN                                                                                                                                               LMN0
                                                              PLL                                                                        LINE
                                                                                                                                        FAULT
                        7x PLL                                                        CLKDIV                                           DETECT              LMN1
       RXIN0                                                                                (MAX9281
                                           RGB[17:0]                                        ONLY)
                                                                    RGB                HDCP                                                                CX/TP
                                          RGB[23:18]
       RXIN1                           (4 CH OR 9b10b)    VIDEO                      ENCRYPT
                       LVDS TO                                                                                                                             OUT+
                      PARALLEL               HS                     HS
                                                                                                                         PARALLEL
                                             VS                     VS
       RXIN2                                              SYNC                                                              TO        CML TX
                                             DE                     DE                                                    SERIAL                           OUT-
                                              RES/CNTL1                                                    SCRAMBLE /
  RXIN3 (4CH)                                                                      HDCP      HDCP
                                                 (4-CH)    FIFO                                             PARITY/
                                                                    DIN[28:27]     KEYS    CONTROL           8b/10b/
                         CNTL1 (4-CH)                               (30-BIT)                                 9b/10b/
       CNTL1                                                                                                ENCODE
                        CNTL1 (9b10b)                               CNTL[3:0]
                                                        CONTROL     (9b10b)
                                                         (9b10b)                                                                  RX
                                                                    ACB                HDCP                             REVERSE
                         CNTL2 (4-CH)                    AUDIO                                                          CONTROL
                                                                                     DECRYPT
       CNTL2                                                                                                            CHANNEL
                        CNTL2 (9b10b)                               FCC
   CNTL0/MS,                                                                                                                                  MS, CDS
  CNTL3/CDS          CNTL0 CNTL3 (9b10b)                                                                                     CONTROL
                                                                                 UART/I2C
                     MS, CDS
                                                        SD    SCK WS         GPO/HIM   TX /SCL     RX /SDA                 PWDN   BWS AUTOS    CONF[3:0] ADD[1:0]
www.maximintegrated.com                                                                                                               Maxim Integrated │ 20


MAX9277/MAX9281                                            3.12Gbps GMSL Serializers for Coax or
                                                                       STP Output Drive and LVDS Input
                                                                               RL/2
                                                             OUT+
                                                                 VOD
                                                                                                        VOS
                                                              OUT-
                                                                               RL/2
                                                                                                    GND
                                                                                ((OUT+) + (OUT-))/2
       OUT-
                           VOS(-)                                    VOS(+)                                      VOS(-)
      OUT+
                                                             DVOS = |VOS(+) - VOS(-)|
                                                                   VOD(+)
                                                                                                                        VOD = 0V
                               VOD(-)                       DVOD = |VOD(+) - VOD(-)|                             VOD(-)
   (OUT+) - (OUT-)
Figure 1. Serial-Output Parameters
                                          OUT+
                                      VOS                                       VOD(P)     VOD(D)
                                          OUT-
                                                     SERIAL-BIT
                                                        TIME
Figure 2. Output Waveforms at OUT+, OUT-
                                          OUT+  VO/2   VO             VO/2           VO
                                            OR
                                           OUT-
Figure 3. Single-Ended Output Template
www.maximintegrated.com                                                                                     Maxim Integrated │ 21


MAX9277/MAX9281                                                        3.12Gbps GMSL Serializers for Coax or
                                                                                  STP Output Drive and LVDS Input
                                                                                               1.8V
                                                                                       45.3kΩ*        45.3kΩ*
                                                                                   LMN0
                                                     GMSL                          LMN1
                                                  SERIALIZER
                                                             LMN0        GMSL          4.99kΩ*         4.99kΩ*
                                                                       SERIALIZER
                                                                                                           TWISTED PAIR
                                                                                   OUT+
           OUTPUT
            LOGIC                                                                  OUT-
            (OUT+)
                                                                                                                      49.9kΩ*        49.9kΩ*
                                                                                                  CONNECTORS
                                                                                               1.8V
    LFLT                                          REFERENCE
                                                    VOLTAGE
                                                 GENERATOR
                                                                                       45.3kΩ*
                                                                                   LMN0
                                                             LMN1
                                                                                                      49.9Ω*
                                                                         GMSL          4.99kΩ*
           OUTPUT                                                      SERIALIZER
            LOGIC                                                                                           COAX
            (OUT-)                                                                 OUT+
                                                                                   OUT-
                                                                                                                            49.9kΩ*
                                                                                                       CONNECTORS
                                                                              LEAVE UNUSED LINE FAULT
                                                                                INPUT UNCONNECTED
                                                               *±1% TOLERANCE
Figure 4. Line Fault Detector Circuit
                                          RXCLKIN+
                                          RXCLKIN-
                                  RXIN0+ TO RXIN3+
                                   RXIN0- TO RXIN3-
                                             CNTL_
Figure 5. Worst-Case Pattern Input
www.maximintegrated.com                                                                                                  Maxim Integrated │ 22


MAX9277/MAX9281                                                                        3.12Gbps GMSL Serializers for Coax or
                                                                                               STP Output Drive and LVDS Input
                           START                BIT 7                                                                          STOP
                         CONDITION              MSB                   BIT 6                        BIT 0         ACKNOWLEDGE CONDITION
   PROTOCOL
                            (S)                 (A7)                   (A6)                        (R/W)               (A)      (P)
                  tSU;STA                 tLOW      tHIGH
                                                                    1/fSCL
                                                                                                                                             VIOVDD x 0.7
        SCL
                                                                                                                                             VIOVDD x 0.3
                                                                                           tSP
                    tBUF                                     tf            tVD;DAT
                                                 tr
                                                                                                                                              VIOVDD x 0.7
        SDA
                                                                                                                                              VIOVDD x 0.3
                              tHD;STA                           tSU;DAT         tHD;DAT                   tVD;ACK                   tSU;STO
Figure 6. I2C Timing Parameters
                                      800mVP-P
                                                       t TSOJ1                                                t TSOJ1
                                                           2                                                      2
Figure 7. Differential Output Template
                                            RXCLKIN-
                                            RXCLKIN+
                                       RXIN_+/RXIN_-
                                                                                                tSET    tHOLD
                                                                                                                      VIHMIN
                                               CNTL_
                                                                                                                      VILMAX
Figure 8. Input Setup and Hold Times
www.maximintegrated.com                                                                                                             Maxim Integrated │ 23


MAX9277/MAX9281                                                                       3.12Gbps GMSL Serializers for Coax or
                                                                                                   STP Output Drive and LVDS Input
                            IDEAL SERIAL-BIT TIME
                                                                                                                                        VIH_MIN
                                                                                            DESERIALIZER
                                                                                                GPI
                                                                                                          VIL_MAX
                                                                                                                     tGPIO            tGPIO
                      tRSKM                       tRSKM
                                                                                                                            VOH_MIN
                                    IDEAL                                                    SERIALIZER
                                MIN       MAX                                                   GPO
                                                                                                                                                VOL_MAX
                              INTERNAL STROBE
Figure 9. LVDS Receiver Input Skew Margin                                                Figure 10. GPI-to-GPO Delay
                                                                                                               EXPANDED TIME SCALE
                               N-1                N                  N+1                                 N+2                               N+3
        RXIN_+/RXIN_-
            RXCLKIN+
            RXCLKIN-
                                                                                                N-1                                 N
           OUT+/OUT-
                                                                         tSD                                   FIRST BIT                           LAST BIT
Figure 11. Serializer Delay
                                                 RXCLKIN-
                                                RXCLKIN+
                                                                             tLOCK
                                                                                   500µs
                                                         SERIAL LINK INACTIVE                SERIAL LINK ACTIVE
                                                           REVERSE CONTROL        CHANNEL    REVERSE CONTROL
                                                           CHANNEL ENABLED       DISABLED    CHANNEL ENABLED
                                                                           PWDN MUST BE HIGH
Figure 12. Link Startup Time
www.maximintegrated.com                                                                                                                 Maxim Integrated │ 24


MAX9277/MAX9281                                                       3.12Gbps GMSL Serializers for Coax or
                                                                            STP Output Drive and LVDS Input
   RXCLKIN+
   RXCLKIN-
                       PWDN               VIH1
                                                   tPU
                                               POWERED UP, SERIAL
                   POWERED DOWN                                                        POWERED UP, SERIAL LINK ACTIVE
                                                  LINK INACTIVE
                                                                                 500µs
                  REVERSE CONTROL               REVERSE CONTROL             REVERSE CONTROL                  REVERSE CONTROL
                  CHANNEL DISABLED              CHANNEL ENABLED             CHANNEL DISABLED                  CHANNEL ENABLED
Figure 13. Power-Up Delay
                                         WS
                                                       tHOLD     tSET                tSCK
                                                                                          tLC
                                        SCK
                                                                tHOLD  tSET      tHC
                                   SD/CNTL0
Figure 14. Input I2S Timing Parameters
www.maximintegrated.com                                                                                          Maxim Integrated │ 25


MAX9277/MAX9281                                                        3.12Gbps GMSL Serializers for Coax or
                                                                                STP Output Drive and LVDS Input
Detailed Description                                                    peripherals. The control channel is also used to perform
The MAX9277/MAX9281 serializers, when paired with                       HDCP functions (MAX9281 only). The µC can be located
the MAX9276/MAX9280 deserializers, provides the full                    at either end of the link, or when using two µCs, at both
set of operating features, but is backward compatible with              ends. Two modes of control-channel operation are availa-
the MAX9249–MAX9270 family of Gigabit Multimedia                        ble. Base mode uses either I2C or GMSL UART protocol,
Serial Link (GMSL) devices, and have basic functionality                while bypass mode uses a user-defined UART protocol.
when paired with any GMSL device. The MAX9281 has                       UART protocol allows full-duplex communication, while
High-bandwidth Digital Content Protection (HDCP) while                  I2C allows half-duplex communication.
the MAX9277 does not.                                                   Spread spectrum is available to reduce EMI on the serial
The serializer has a maximum serial-bit rate of 3.12Gbps                output. The serial output and LVDS input complies with
for up to 15m of cable and operates up to a maximum                     ISO 10605 and IEC 61000-4-2 ESD protection standards.
output clock of 104MHz in 24-bit, 3-channel mode and                    Register Mapping
27-bit high-bandwidth mode, or 78MHz in 32-bit, 4-chan-
                                                                        Registers set the operating conditions of the serializers
nel mode. This bit rate and output flexibility support a wide
                                                                        and are programmed using the control channel in base
range of displays, from QVGA (320 x 240) to 1920 x 720
                                                                        mode. The MAX9277/MAX9281 holds its own device
and higher with 24-bit color, as well as megapixel image
                                                                        address and the device address of the deserializer with
sensors. An encoded audio channel supports L-PCM I2S
                                                                        which it is paired. Similarly, the deserializer holds its
stereo and up to 8 channels of L-PCM in TDM mode.
                                                                        own device address and the address of the MAX9277/
Sample rates of 32kHz to 192kHz are supported with
                                                                        MAX9281. Whenever a device address is changed be
sample depth from 8 to 32 bits. Output pre/deemphasis,
                                                                        sure to write the new address to both devices. The default
combined with GMSL deserializer equalization, extends
                                                                        device address of the serializer is set by the ADD[1:0]
the cable length and enhances link reliability.
                                                                        (see Table 1). Registers 0x00 and 0x01 in both devices
The control channel enables a µC to program the serial-                 hold the device addresses.
izer and deserializer registers and program registers on
Table 1. Device Address Defaults (Register 0x00, 0x01)
                                                  DEVICE ADDRESS                                 SERIALIZER      DESERIALIZER
          PIN                                                                                      DEVICE            DEVICE
                                                          (bin)
                                                                                                  ADDRESS           ADDRESS
   ADD1        ADD0         D7      D6        D5      D4        D3     D2       D1      D0           (hex)             (hex)
    Low         Low          1       0         0      X*         0       0       0      R/W           80                90
    Low         High         1       0         0      X*         0       1       0      R/W           84                94
    Low         Open         1       0         0      X*         1       0       0      R/W           88                98
    High        Low          1       1         0      X*         0       0       0      R/W           C0                D0
    High        High         1       1         0      X*         0       1       0      R/W           C4                D4
    High        Open         1       1         0      X*         1       0       0      R/W           C8                D8
   Open         Low          0       1         0      X*         0       0       0      R/W           40                50
   Open         High         0       1         0      X*         0       1       0      R/W           44                54
   Open         Open         0       1         0      X*         1       0       0      R/W           48                58
*X = 0 for the serializer address, X = 1 for the deserializer address.
www.maximintegrated.com                                                                                       Maxim Integrated │ 26


MAX9277/MAX9281                                                   3.12Gbps GMSL Serializers for Coax or
                                                                         STP Output Drive and LVDS Input
Input Bit Map
The input bit width depends on settings of the bus width (BWS) pin. Table 2 lists the bit map.
Table 2. Input Map (See Figure 15, Figure 16)
                      MODE                                                  HIGH-BANDWIDTH
                                                       3-CHANNEL MODE                          4-CHANNEL MODE
                                                                                  MODE
                               INPUT PIN/                 (BWS = LOW)                            (BWS = HIGH)
         SIGNAL                                                                (BWS = MID)
                              BIT POSITION
  R[5:0]                 DIN[5:0]                              Used                Used               Used
  G[5:0]                 DIN [11:6]                            Used                Used               Used
  B[5:0]                 DIN [17:12]                           Used                Used               Used
                         DIN18/HS, DIN19/VS,
  HS, VS, DE                                                  Used**              Used**             Used**
                         DIN20/DE
  R[7:6]                 DIN [22:21]                         Not used              Used               Used
  G[7:6]                 DIN [24:23]                         Not used              Used               Used
  B[7:6]                 DIN [26:25]                         Not used              Used               Used
  RES, CNTL[2:1]         RES, CNTL[2:1]                      Not used            Used*,**            Used**
  CNTL3, CNTL0           CDS/CNTL3, MS/CNTL0                 Not used            Used*,**           Not used
  I2S/TDM                                                      Used                Used               Used
                         WS, SCK, SD
  AUX SIGNAL                                                   Used                Used               Used
*See the High-Bandwidth Mode section for details on timing requirements.
**Not encrypted when HDCP is enabled (MAX9281 only).
www.maximintegrated.com                                                                         Maxim Integrated │ 27


MAX9277/MAX9281                                                                 3.12Gbps GMSL Serializers for Coax or
                                                                                           STP Output Drive and LVDS Input
                             RXCLKIN-
                            RXCLKIN+
                                                   CYCLE N-1                                CYCLE N
                         RXIN0+/RXIN0-             DIN1    DIN0    DIN6      DIN5     DIN4    DIN3   DIN2  DIN1   DIN0
                         RXIN1+/RXIN1-             DIN8    DIN7    DIN13     DIN12   DIN11   DIN10   DIN9  DIN8   DIN7
                         RXIN2+/RXIN2-            DIN15    DIN14   DIN20     DIN19   DIN18    DIN17 DIN16  DIN15  DIN14
                        RXIN3+/RXIN3-*            DIN22    DIN21   DIN27     DIN26   DIN25   DIN24  DIN23 DIN22   DIN21
                               CNTL0**                             CNTL0
                                                                   CNTL1/
                                CNTL1*
                                                                   DIN27
                                                                   CNTL2/
                                CNTL2*
                                                                   DIN28
                               CNTL3**                             CNTL3
                                    SD                              SD
                                *RXIN3+/-, CNTL1, CNTL2 ONLY USED IN 32-BIT AND HIGH-BANDWIDTH MODES
                                **CNTL0, CNTL3 ONLY USED IN HIGH-BANDWIDTH MODES
Figure 15. LVDS Input Timing
                                 RXCLKIN-
                                 RXCLKIN+
                                                     CYCLE N-1                             CYCLE N
                            RXIN0+/RXIN0-            R1       R0     G0       R5      R4      R3    R2    R1     R0
                            RXIN1+/RXIN1-            G2      G1      B1       B0      G5      G4    G3    G2     G1
                            RXIN2+/RXIN2-            B3       B2     DE       VS      HS      B5    B4    B3     B2
                            RXIN3+/RXIN3-            R7       R6    RES       B7      B6      G7    G6    R7     R6
Figure 16. LVDS Clock and Bit Assignment
*VESA and oLDI define naming conventions with regards to MSB and LSB.
www.maximintegrated.com                                                                                                 Maxim Integrated │ 28


MAX9277/MAX9281                                                                                      3.12Gbps GMSL Serializers for Coax or
                                                                                                                 STP Output Drive and LVDS Input
Serial Link Signaling and Data Format                                                                  embedded serial clock, then samples, decodes, and
The serializer uses differential CML signaling to drive twist-                                         descrambles the data. In 3-channel mode, the first 21 bits
ed-pair cable and single-ended CML to drive coaxial cable                                              contain video data. In 4-channel mode, the first 29 bits
with programmable pre/deemphasis and AC-coupling.                                                      contain video data. In high-bandwidth mode, the first 24
The deserializer uses AC-coupling and programmable                                                     bits contain video data, or special control signal packets.
channel equalization.                                                                                  The last 3 bits contain the embedded audio channel, the
                                                                                                       embedded forward control channel, the parity bit of the
Input data is scrambled and then 8b/10b coded (9b10b                                                   serial word (see Figure 17 and Figure 18).
in high-bandwidth mode). The deserializer recovers the
                                                       RGB DATA                            CONTROL BITS              I2S/TDM AUDIO             UART/I2C
                 INPUT SIGNAL        R0          R1                            B5        HS      VS       DE
                      INPUT PIN                                                        DIN18/ DIN19/ DIN20/                                  RX/         TX/
                                    DIN0        DIN1                         DIN17                                 WS       SCK       SD
                                                                                         HS      VS        DE                               SDA         SCL
                                                                                                                                              FORWARD             PACKET
                                                                                                                      AUDIO ENCODE            CONTROL             PARITY
                                                                                                                                            CHANNEL BIT          CHECK BIT
                  SERIAL DATA        D0          D1                           D17       D18      D19      D20      ACB      FCC      PCB
                                                                                      24 BITS
                                  MAX9281 NOTE: VS/HS MUST BE SET AT DIN[19:18] FOR HDCP FUNCTIONALITY.
                                                       ONLY DIN[17:0] AND ACB HAVE HDCP ENCRYPTION.
Figure 17. 3-Channel Mode Serial Data Format
                                                                                                                                  AUX
                                                                                                                               CONTROL           I2S / TDM
                               RGB DATA                        CONTROL BITS                        RGB DATA                       BITS            AUDIO             UART/ I2C
    INPUT SIGNAL   R0      R1                       B5       HS     VS     DE      R6      R7     G6     G7     B6     B7
                                                           DIN18/ DIN19/ DIN20/                                              DIN27/ DIN28/                         RX/     TX/
       INPUT PIN  DIN0    DIN1                     DIN17                          DIN21   DIN22  DIN23  DIN24 DIN25   DIN26                 WS     SCK        SD
                                                             HS     VS     DE                                                CNTL1 CNTL2                           SDA     SCL
                                                                                                                                                                    FORWARD     PACKET
                                                                                                                                              AUDIO ENCODE          CONTROL     PARITY
                                                                                                                                                                  CHANNEL BIT  CHECK BIT
     SERIAL DATA   D0      D1                       D17     D18     D19    D20     D21     D22    D23    D24   D25     D26    D27      D28 ACB     FCC       PCB
                                                                                         32 BITS
                 MAX9281 NOTE: VS/HS MUST BE SET AT DIN[19:18] FOR HDCP FUNCTIONALITY.
                               ONLY DIN[17:0], DIN[26:21] AND ACB HAVE HDCP ENCRYPTION.
Figure 18. 4-Channel Mode Serial Data Format
www.maximintegrated.com                                                                                                                                          Maxim Integrated │ 29


MAX9277/MAX9281                                                                                   3.12Gbps GMSL Serializers for Coax or
                                                                                                               STP Output Drive and LVDS Input
                                RGB DATA                                   RGB DATA             I2S/TDM AUDIO     UART/I2C                  AUX CONTROL             CONTROL BITS
      INPUT SIGNAL   R0     R1                     B5       R6    R7      G6     G7  B6   B7                                                                      HS    VS     DE
                                                                                                                 RX/    TX/            MS/ DIN27/ DIN28/ CDS/ DIN18/ DIN19/ DIN20/
         INPUT PIN  DIN0   DIN1                  DIN17 DIN21 DIN22 DIN23 DIN24 DIN25 DIN26    WS      SCK   SD
                                                                                                                 SDA    SCL           CNTL0 CNTL1 CNTL2 CNTL3 HS        VS     DE
                                                                                                                  FORWARD    PACKET
                                                                                               AUDIO ENCODE       CONTROL    PARITY             CONTROL SIGNAL ENCODING
                                                                                                                CHANNEL BIT CHECK BIT
       SERIAL DATA   D0     D1                    D17     D18     D19     D20   D21 D22   D23 ACB     FCC   PCB                                SPECIAL SERIAL DATA PACKET
                                                                    27 BITS                                                                              27 BITS
                   MAX9281 NOTE: VS/HS MUST BE SET AT DIN[20:18].
                                 ONLY DIN[17:0], DIN[26:21] AND ACB HAVE HDCP ENCRYPTION.
Figure 19. High-Bandwidth Mode Serial Data Format
                                                                                                    Packets are sent by replacing a pixel before the rising
Table 3. Data-Rate Selection Table                                                                  edge and after the falling edge of HS, VS, DE signals.
        DRS BIT                       BWS PIN                             RXCLKIN_                  However, for CNTL[3:0], which is not always continu-
        SETTING                       SETTING                         RANGE (MHz)                   ously sampled, packets always replace a pixel before the
                                                                                                    transition of the sampled CNTL[3:0]. Keep HS, VS, and
                                  Low (3-channel
                                                                        16.66 to 104                DE low pulse widths at least two pixel clock cycles. By
                                         mode)
                                                                                                    default, CNTL[3:0] are sampled continuously when DE
                                       Mid (high                                                    is low. CNTL[3:0] are sampled only on HS/VS transitions
  0 (high data rate)                                                    36.66 to 104
                                 bandwidth mode)                                                    when DE is high. If DE triggering of encoded packets is
                                  High (4-channel                                                   not desired, set the serializer’s DISDETRIG = 0 and the
                                                                           12.5 to 78
                                         mode)                                                      CNTLTRIG bits to their desired value (register 0x15) to
                                           Low                          8.33 to 16.66               change the CNTL triggering behavior. Set DETREN = 0
                                                                                                    on the deserializer when DE is not periodic.
   1 (low data rate)                       Mid                         18.33 to 36.66
                                          High                           6.25 to 12.5               Audio Channel
                                                                                                    The audio channel supports 8kHz to 192kHz audio sam-
Reserved Bit (RES)/CNTL1                                                                            pling rates and audio word lengths from 8 bits to 32 bits
                                                                                                    (2 channel I2S) or 64 to 256 bits (TDM64 to TDM256).
In 4-channel mode, the serializer by default serializes
                                                                                                    The audio bit clock (SCK) does not have to be syn-
RES to serial data bit 27. Set DISRES (D4 of register
                                                                                                    chronized with RXCLKIN_. The serializer automatically
0x0D) = 1 to map CNTL1 to serial data bit 27.
                                                                                                    encodes audio data into a single bit stream synchronous
Data-Rate Selection                                                                                 with RXCLKIN_. The deserializer decodes the audio
The serializer uses the DRS bit, and BWS input to set                                               stream and stores audio words in a FIFO. Audio rate
the RXCLKIN_ frequency range (Table 3). Set DRS = 1                                                 detection uses an internal oscillator to continuously
for low data rate RXCLKIN_ frequency range of 6.25MHz                                               determine the audio data rate and output the audio in I2S
to 16.66MHz. Set DRS = 0 for high data rate RXCLKIN_                                                format. The audio channel is enabled by default. When
frequency range of 12.5MHz to 104MHz.                                                               the audio channel is disabled, the SD is treated as an
                                                                                                    auxiliary control signal.
High-Bandwidth Mode                                                                                 Since the encoded audio data sent through the serial
The serializer uses a 27-bit high-bandwidth mode to                                                 link is synchronized with RXCLKIN_ (through ACB), low
support 24-Bit RGB at 104MHz pixel clock. Set BWS =                                                 RXCLKIN_ frequencies limit the maximum audio sam-
open in both the serializer and deserializer to use high-                                           pling rate. Table 4 lists the maximum audio sampling rate
bandwidth mode. In high-bandwidth mode, the serializer                                              for various RXCLKIN_ frequencies. Spread-spectrum
encodes HS, VS, DE and CNTL[3:0] to special packets.                                                settings do not affect the I2S/TDM data rate or WS clock
                                                                                                    frequency.
www.maximintegrated.com                                                                                                                                     Maxim Integrated │ 30


MAX9277/MAX9281                                                 3.12Gbps GMSL Serializers for Coax or
                                                                     STP Output Drive and LVDS Input
Table 4. Maximum Audio WS Frequency (kHz) for Various RXCLKIN_ Frequencies
                   RXCLKIN_ FREQUENCY
 CHANNELS
            BITS   (DRS = 0*)
            PER    (MHz)
            CHAN
                   12.5     15.0        16.6    20.0    25.0     30.0    35.0    40.0    45.0     50.0      100
            8      +        +           +       +       +        +       +       +       +        +         +
            16     +        +           +       +       +        +       +       +       +        +         +
            18     185.5    +           +       +       +        +       +       +       +        +         +
 2
            20     174.6    +           +       +       +        +       +       +       +        +         +
            24     152.2    182.7       +       +       +        +       +       +       +        +         +
            32     123.7    148.4       164.3   +       +        +       +       +       +        +         +
            8      +        +           +       +       +        +       +       +       +        +         +
            16     123.7    148.4       164.3   +       +        +       +       +       +        +         +
            18     112.0    134.4       148.8   179.2   +        +       +       +       +        +         +
 4
            20     104.2    125.0       138.3   166.7   +        +       +       +       +        +         +
            24     88.6     106.3       117.7   141.8   177.2    +       +       +       +        +         +
            32     69.9     83.8        92.8    111.8   139.7    167.6   +       +       +        +         +
            8      152.2    182.7       +       +       +        +       +       +       +        +         +
            16     88.6     106.3       117.7   141.8   177.2    +       +       +       +        +         +
            18     80.2     93.3        106.6   128.4   160.5    +       +       +       +        +         +
 6
            20     73.3     88.0        97.3    117.3   146.6    175.9   +       +       +        +         +
            24     62.5     75.0        83.0    100     125      150     175     +       +        +         +
            32     48.3     57.9        64.1    77.2    96.5     115.9   135.2   154.5   173.8    +         +
            8      123.7    148.4       164.3   +       +        +       +       +       +        +         +
            16     69.9     83.8        92.8    111.8   139.7    167.6   +       +       +        +         +
            18     62.5     75.0        83.0    100.0   125.0    150.0   175.0   +       +        +         +
 8
            20     57.1     68.5        75.8    91.3    114.2    137.0   159.9   182.7   +        +         +
            24     48.3     57.9        64.1    77.2    96.5     115.9   135.2   154.5   173.8    +         +
            32     37.1     44.5        49.3    59.4    74.2     89.1    103.9   118.8   133.6    148.4     +
 COLOR CODING
 <48kHz
 48kHz to 96kHz
 96kHz to 192kHz
 >192kHz
+ Max WS rate is greater than 192kHz.
*DRS = 0 RXCLKIN_ frequency is equal to 2x the DRS = 1 RXCLKIN_ frequency.
www.maximintegrated.com                                                                          Maxim Integrated │ 31


MAX9277/MAX9281                                                   3.12Gbps GMSL Serializers for Coax or
                                                                             STP Output Drive and LVDS Input
Audio Channel Input
The audio channel input works with 8-channel TDM and                                           FRAME
stereo I2S, as well as non-standard formats. The input
format is shown in Figure 20.
                                                                             WS
The period of the WS can be 8 to 256 SCK periods. The
WS frame starts with the falling edge and can be low for                    SCK
1 to 255 SCK periods. SD is one SCK period, sampled
on the rising edge. MSB/LSB order, zero padding or any                       SD       0  1  2                           N
other significance assigned to the serial data does not
affect operation of the audio channel. The polarity for WS                                      16 TO 256 BITS
and SCK edges is programmable.
The following are examples of acceptable input formats:            Figure 20. Audio Channel Input Format
                                                                256 SCK
     WS
    SCK
     SD            CH1          CH2        CH3          CH4             CH5          CH6            CH7             CH8
                 32 SCK
             MSB 24-BIT DATA
             LSB 8 BITS ZERO
Figure 21. 8-Channel TDM (24-Bit Samples, Padded with Zeros)
                                                           SCK 144
     WS
    SCK
     SD                 CH1         CH2               CH3                 CH4              CH5                  CH6
                       24 SCK
                    24-BIT DATA
Figure 22. 6-Channel TDM (24-Bit Samples, No Padding)
www.maximintegrated.com                                                                                        Maxim Integrated │ 32


MAX9277/MAX9281                                                  3.12Gbps GMSL Serializers for Coax or
                                                                         STP Output Drive and LVDS Input
                                                          64 SCK
       WS
      SCK
       SD                           LEFT CHANNEL                                   RIGHT CHANNEL
                                        32 SCK
                                    MSB 24-BIT DATA
                                   LSB 8 BITS ZERO
Figure 23. Stereo I2S (24-Bit Samples, Padded with Zeros)
                                                          32 SCK
       WS
      SCK
       SD                            LEFT CHANNEL                                  RIGHT CHANNEL
                                        16 SCK
                                      16-BIT DATA
Figure 24. Stereo I2S (16-Bit Samples, No Padding)
Reverse Control Channel                                           control channel operates independently from the forward
The serializer uses the reverse control channel to receive        control channel. The reverse control channel is available
I2C/UART, MS, and GPO signals from the deserializer in            2ms after power-up. The serializer temporarily disables
the opposite direction of the video stream. The reverse           the reverse control channel for 500µs after starting/stop-
control channel and forward video data coexist on the             ping the forward serial link.
same serial cable forming a bidirectional link. The reverse
www.maximintegrated.com                                                                                Maxim Integrated │ 33


MAX9277/MAX9281                                                         3.12Gbps GMSL Serializers for Coax or
                                                                                   STP Output Drive and LVDS Input
Control Channel and Register Programming                                  The deserializer uses differential line coding to send
The control channel is available for the µC to send and                   signals over the reverse channel to the serializer. The bit
receive control data over the serial link simultaneously                  rate of the control channel is 9.6kbps to 1Mbps in both
with the high-speed data. The µC controls the link from                   directions. The serializer and deserializer automatically
either the serializer or the deserializer side to support                 detect the control-channel bit rate in base mode. Packet
video-display or image-sensing applications. The control                  bit rate changes can be made in steps of up to 3.5 times
channel between the µC and serializer or deserializer                     higher or lower than the previous bit rate. See Changing
runs in base mode or bypass mode according to the                         the Clock Frequency for more information.
mode selection (MS) input of the device connected to the                  Figure 25 shows the UART protocol for writing and read-
µC. Base mode is a half-duplex control channel and the                    ing in base mode between the µC and the serializer/
bypass mode is a full-duplex control channel. The total                   deserializer.
maximum forward or reverse control channel delay is 2µs                   Figure 26 shows the UART data format (even parity is
(UART) or 2 bit times (I2C) from the input of one device                  used). Figure 27 and Figure 28 detail the formats of the
to the output of the other. I2C delay is measured from a                  SYNC byte (0x79) and the ACK byte (0xC3). The µC and
START condition to START condition.                                       the connected slave chip generate the SYNC byte and
UART Interface                                                            ACK byte, respectively. Events such as device wake-up
In base mode, the µC is the host and can access the                       and GPI generate transitions on the control channel that
registers of both the serializer and deserializer from either             can be ignored by the µC. Data written to the serializer
side of the link using the GMSL UART protocol. The µC                     registers do not take effect until after the acknowledge
can also program the peripherals on the remote side by                    byte is sent. This allows the µC to verify that write com-
sending the UART packets to the serializer or deserializer,               mands are received without error, even if the result of the
with the UART packets converted to I2C by the device                      write command directly affects the serial link. The slave
on the remote side of the link. The µC communicates                       uses the SYNC byte to synchronize with the host UART’s
with a UART peripheral in base mode (through INTTYPE                      data rate. If the GPI or MS inputs of the deserializer
register settings), using the half-duplex default GMSL                    toggle while there is control-channel communication, or
UART protocol of the serializer/deserializer. The device                  if a line fault occurs, the control-channel communication
addresses of the serializer and deserializer in base mode                 will be corrupted. In the event of a missed or delayed
are programmable.                                                         acknowledge (~1ms due to control channel timeout), the
                                                                          µC should assume there was an error in the packet trans-
When the peripheral interface is I2C, the serializer/dese-                mission or response. In base mode, the µC must keep the
rializer converts UART packets to I2C that have device                    UART Tx/Rx lines high no more than 4 bit times between
addresses different from those of the serializer or dese-                 bytes in a packet. Keep the UART Tx/Rx lines high for at
rializer. The converted I2C bit rate is the same as the                   least 16 bit-times before starting to send a new packet.
original UART bit rate.
                                                               WRITE DATA FORMAT
                        SYNC    DEV ADDR + R/W  REG ADDR   NUMBER OF BYTES     BYTE 1             BYTE N
                                                           MASTER WRITES TO SLAVE                                ACK
                                                                                                  MASTER READS FROM SLAVE
                                                              READ DATA FORMAT
                        SYNC    DEV ADDR + R/W  REG ADDR NUMBER OF BYTES
                                            MASTER WRITES TO SLAVE              ACK        BYTE 1               BYTE N
                                                                           MASTER READS FROM SLAVE
Figure 25. GMSL UART Protocol for Base Mode
www.maximintegrated.com                                                                                                  Maxim Integrated │ 34


MAX9277/MAX9281                                                             3.12Gbps GMSL Serializers for Coax or
                                                                                      STP Output Drive and LVDS Input
                                                                  1 UART FRAME
                       START      D0        D1       D2       D3        D4        D5      D6        D7     PARITY*    STOP
                                  FRAME 1                                   FRAME 2                                FRAME 3
                                                  STOP      START                            STOP    START
                *BASE MODE USES EVEN PARITY
Figure 26. GMSL UART Data Format for Base Mode
           D0   D1    D2     D3   D4    D5     D6  D7                                  D0    D1   D2    D3    D4   D5     D6   D7
     START  1    0     0      1    1     1      1   0   PARITY STOP              START  1     1    0     0     0    0      1    1  PARITY STOP
Figure 27. Sync Byte (0x79)                                                  Figure 28. ACK Byte (0xC3)
As shown in Figure 30, the remote-side device converts                       cannot access the serializer/deserializer’s registers in this
packets going to or coming from the peripherals from                         mode. Peripherals accessed through the forward control
UART format to I2C format and vice versa. The remote                         channel using the UART interface need to handle at least
device removes the byte number count and adds or                             one RXCLKIN_ period ±10ns of jitter due to the asyn-
receives the ACK between the data bytes of I2C. The I2C                      chronous sampling of the UART signal by RXCLKIN_. Set
bit rate is the same as the UART bit rate.                                   MS = high in the serializer to put the control channel into
                                                                             bypass mode. For applications with the µC connected to
Interfacing Command-Byte-Only I2C Devices
With UART                                                                    the deserializer, set the MS pin on the deserializer. There
                                                                             is a 1ms wait time between switching MS high and the
The serializers’ UART-to-I2C conversion can interface with                   bypass control channel being active; do not send a UART
devices that do not require register addresses, such as                      command during this time. There is no delay time when
the MAX7324 GPIO expander. In this mode, the I2C mas-                        switching to bypass mode when the µC is connected to
ter ignores the register address byte and directly reads/                    the serializer. Although MS on either serializer or deserial-
writes the subsequent data bytes (Figure 30). Change                         izer sets the control channel bypass mode, only the local
the communication method of the I2C master using the                         side device (connected to the µC) should be used to set
I2CMETHOD bit. I2CMETHOD = 1 sets command-byte-                              bypass mode. Do not switch MS while a UART command
only mode, while I2CMETHOD = 0 sets normal mode                              is being sent. Do not send a logic-low value longer than
where the first byte in the data stream is the register                      100µs to ensure proper GPO functionality. Bypass mode
address.                                                                     accepts bit rates down to 10kbps in either direction. See
UART Bypass Mode                                                             the GPO/GPI Control section for GPI functionality limita-
In bypass mode, the serializers ignore UART commands                         tions. The control-channel data pattern should not be held
from the µC and the µC communicates with the peripher-                       low longer than 100µs if GPI control is used.
als directly using its own defined UART protocol. The µC
www.maximintegrated.com                                                                                                    Maxim Integrated │ 35


MAX9277/MAX9281                                                                    3.12Gbps GMSL Serializers for Coax or
                                                                                               STP Output Drive and LVDS Input
        UART-TO-I2C CONVERSION OF WRITE PACKET (I2CMETHOD = 0)
        µC           SERIALIZER/DESERIALIZER
                 11                  11                  11                 11                 11                        11                    11
            SYNC FRAME         DEVICE ID + WR    REGISTER ADDRESS NUMBER OF BYTES            DATA 0                   DATA N               ACK FRAME
   SERIALIZER/DESERIALIZER             PERIPHERAL
                                                 1     7     1 1        8      1                                 8     1                 8       1 1
                                                 S   DEV ID  W A    REG ADDR   A                              DATA 0   A              DATA N     A P
        UART-TO-I2C CONVERSION OF READ PACKET (I2CMETHOD = 0)
        µC           SERIALIZER/DESERIALIZER
                 11                  11                  11                 11                            11                  11                     11
            SYNC FRAME         DEVICE ID + RD    REGISTER ADDRESS NUMBER OF BYTES                     ACK FRAME             DATA 0                 DATA N
   SERIALIZER/DESERIALIZER             PERIPHERAL
                                                 1     7     1 1        8      1 1     7      1 1       8      1           8      1 1
                                                 S   DEV ID  W A    REG ADDR   A S  DEV ID    R A     DATA 0   A       DATA N     A P
                                             : MASTER TO SLAVE    : SLAVE TO MASTER  S: START     P: STOP    A: ACKNOWLEDGE
Figure 29. Format Conversion between GMSL UART and I2C with Register Address (I2CMETHOD = 0)
             UART-TO-I2C CONVERSION OF WRITE PACKET (I2CMETHOD = 1)
         µC              SERIALIZER/DESERIALIZER
                 11                  11                  11                 11                 11                        11                    11
           SYNC FRAME          DEVICE ID + WR    REGISTER ADDRESS NUMBER OF BYTES            DATA 0                   DATA N               ACK FRAME
   SERIALIZER/DESERIALIZER               PERIPHERAL
                                                  1    7     1 1                                                 8     1                 8       1 1
                                                 S DEV ID    W A                                               DATA 0  A              DATA N     A P
              UART-TO-I2C CONVERSION OF READ PACKET (I2CMETHOD = 1)
         µC              SERIALIZER/DESERIALIZER
                11                   11                  11                 11                            11                  11                     11
            SYNC FRAME        DEVICE ID + RD     REGISTER ADDRESS NUMBER OF BYTES                     ACK FRAME             DATA 0                 DATA N
   SERIALIZER/DESERIALIZER               PERIPHERAL
                                                                                 1     7      1 1         8       1                8    1 1
                                                                                 S  DEV ID    R A      DATA 0     A            DATA N   A P
                                            MASTER TO SLAVE      SLAVE TO MASTER    S: START      P: STOP    A: ACKNOWLEDGE
Figure 30. Format Conversion between GMSL UART and I2C without Register Address (I2CMETHOD = 1)
www.maximintegrated.com                                                                                                                 Maxim Integrated │ 36


MAX9277/MAX9281                                                 3.12Gbps GMSL Serializers for Coax or
                                                                           STP Output Drive and LVDS Input
I2C Interface                                                     followed by the device’s 7-bit slave address plus a R/W
In I2C to I2C Mode, the serializer’s control channel inter-       bit, a register address byte, one or more data bytes, and
face sends and receives data through an I2C-compatible            finally a STOP condition.
2-wire interface. The interface uses a serial-data line           START and STOP Conditions
(SDA) and a serial-clock line (SCL) to achieve bidirec-
                                                                  Both SCL and SDA remain high when the interface is not
tional communication between master and slave(s). A µC
                                                                  busy. A master signals the beginning of a transmission
master initiates all data transfers to and from the device
                                                                  with a START (S) condition by transitioning SDA from high
and generates the SCL clock that synchronizes the data
                                                                  to low while SCL is high (see Figure 31). When the mas-
transfer. When an I2C transaction starts on the local side
                                                                  ter has finished communicating with the slave, it issues
device’s control channel port, the remote side device’s
                                                                  a STOP (P) condition by transitioning SDA from low to
control channel port becomes an I2C master that interfac-
                                                                  high while SCL is high. The bus is then free for another
es with remote side I2C peripherals. The I2C master must
                                                                  transmission.
accept clock-stretching which is imposed by the serializer
(holding SCL low). The SDA and SCL lines operate as               Bit Transfer
both an input and an open-drain output. Pullup resistors          One data bit is transferred during each clock pulse
are required on SDA and SCL. Each transmission con-               (Figure 32). The data on SDA must remain stable while
sists of a START condition (Figure 6) sent by a master,           SCL is high.
       SDA
       SCL
                    S                                                                                          P
                  START                                                                                       STOP
                CONDITION                                                                                   CONDITION
Figure 31. START and STOP Conditions
        SDA
        SCL
                             DATA LINE STABLE;     CHANGE OF DATA
                               DATA VALID            ALLOWED
Figure 32. Bit Transfer
www.maximintegrated.com                                                                                 Maxim Integrated │ 37


MAX9277/MAX9281                                                 3.12Gbps GMSL Serializers for Coax or
                                                                         STP Output Drive and LVDS Input
Acknowledge                                                      Bus Reset
The acknowledge bit is a clocked ninth bit that the recipi-      The device resets the bus with the I2C START condition
ent uses to handshake receipt of each byte of data (Figure       for reads. When the R/W bit is set to 1, the serializers
33). Thus, each byte transferred effectively requires nine       transmit data to the master, thus the master is reading
bits. The master generates the ninth clock pulse, and the        from the device.
recipient pulls down SDA during the acknowledge clock
                                                                 Format for Writing
pulse. The SDA line is stable low during the high period
of the clock pulse. When the master is transmitting to the       Writes to the serializers comprise the transmission of the
slave device, the slave device generates the acknowl-            slave address with the R/W bit set to zero, followed by at
edge bit because the slave device is the recipient. When         least one byte of information. The first byte of information
the slave device is transmitting to the master, the master       is the register address or command byte. The register
generates the acknowledge bit because the master is the          address determines which register of the device is to be
recipient. The device generates an acknowledge even              written by the next byte, if received. If a STOP (P) condi-
when the forward control channel is not active. To prevent       tion is detected after the register address is received, the
acknowledge generation when the forward control chan-            device takes no further action beyond storing the register
nel is not active, set the I2CLOCACK bit low.                    address (Figure 35). Any bytes received after the register
                                                                 address are data bytes. The first data byte goes into the
Slave Address                                                    register selected by the register address, and subsequent
The serializers have 7-bit long slave addresses. The bit fol-    data bytes go into subsequent registers (Figure 36). If
lowing a 7-bit slave address is the R/W bit, which is low for    multiple data bytes are transmitted before a STOP con-
a write command and high for a read command. The slave           dition, these bytes are stored in subsequent registers
address for the serializer is XX00XX01 for read commands         because the register addresses autoincrements.
and XX00XX00 for write commands. See Figure 34.
                       START                                                              CLOCK PULSE FOR
                     CONDITION                                                              ACKNOWLEDGE
                                         1                   2                          8                   9
                SCL
                SDA
                 BY
        TRANSMITTER
                SDA
                 BY
           RECEIVER
                         S
Figure 33. Acknowledge
            SDA      X         X         0          0          X          X          0           R/W       ACK
                    MSB                                                                          LSB
            SCL
Figure 34. Slave Address
www.maximintegrated.com                                                                                   Maxim Integrated │ 38


MAX9277/MAX9281                                                                     3.12Gbps GMSL Serializers for Coax or
                                                                                                  STP Output Drive and LVDS Input
Format for Reading                                                                    is initiated by first configuring the register address by
The serializers are read using the internally stored reg-                             performing a write (Figure 37). The master can now read
ister address as an address pointer, the same way the                                 consecutive bytes from the device, with the first data byte
stored register address is used as an address pointer for                             being read from the register address pointed by the previ-
a write. The pointer autoincrements after each data byte                              ously written register address. Once the master sends a
is read using the same rules as for a write. Thus, a read                             NACK, the device stops sending valid data.
                                           0 = WRITE
                        ADDRESS = 0x80                              REGISTER ADDRESS = 0x00                         REGISTER 0x00 WRITE DATA
       S     1    0    0    0    0    0    0     0     A      0    0     0   0   0     0      0     0   A      D7  D6   D5   D4   D3  D2   D1   D0    A     P
           S = START BIT
           P = STOP BIT
           A = ACK
           D_ = DATA BIT
Figure 35. Format for I2C Write
                                                          0 = WRITE
                                   ADDRESS = 0x80                                       REGISTER ADDRESS = 0x00
             S       1    0     0     0      0     0     0       0     A       0    0       0       0   0      0    0     0     A
                                                                                                                                          S = START BIT
                                                                                                                                          P = STOP BIT
                              REGISTER 0x00 WRITE DATA                                 REGISTER 0x01 WRITE DATA                           A = ACK
                                                                                                                                          N = NACK
                                                                                                                                          D_ = DATA BIT
                    D7    D6    D5    D4    D3     D2    D1     D0     A      D7   D6      D5      D4   D3    D2   D1    D0     N     P
Figure 36. Format for Write to Multiple Registers
                                                              0 = WRITE
                                    ADDRESS = 0x80                                             REGISTER ADDRESS = 0x00
            S       1     0      0      0      0      0     0      0       A     0       0        0    0      0     0      0     0    A
                                                                                                                                                 S = START BIT
                                                              1 = READ                                                                           P = STOP BIT
                                    ADDRESS = 0x81                                              REGISTER 0x00 READ DATA                          A = ACK
     REPEATED START                                                                                                                              N = NACK
                                                                                                                                                 D_ = DATA BIT
            S       1     0      0      0      0      0     0      1       A     D7      D6      D5    D4     D3    D2    D1    D0    N       P
Figure 37. Format for I2C Read
www.maximintegrated.com                                                                                                                  Maxim Integrated │ 39


MAX9277/MAX9281                                                  3.12Gbps GMSL Serializers for Coax or
                                                                          STP Output Drive and LVDS Input
I2C Communication with Remote Side Devices                        coax splitter mode. Bit D4 of register 0x06 in the deserial-
The serializers support I2C communication with a periph-          izer stores the GPI input state. GPO is low after power-up.
eral on the remote side of the communication link using           The µC can set GPO by writing to the SETGPO register
SCL clock stretching. While multiple masters can reside           bit. Do not send a logic-low value on the deserializer RX/
on either side of the communication link, arbitration is not      SDA input (UART mode) longer than 100µs in either base
provided. The connected masters need to support SCL               or bypass mode to ensure proper GPO/GPI functionality.
clock stretching. The remote side I2C bit-rate range must         GPO/GPI commands will override and corrupt an I2C/
be set according to the local side I2C bit rate. Supported        UART command in progress.
remote side bit rates can be found in Table 5. Set the            Pre/Deemphasis Driver
I2CMSTBT (register 0x13) to set the remote I2C bit rate.
                                                                  The serial line driver employs current-mode logic (CML)
If using a bit rate different from 400kbps, local and remote
                                                                  signaling. The driver is differential when programmed for
side I2C setup and hold times should be adjusted by set-
                                                                  twisted-pair. When programmed for coax, one side of the
ting the I2CSLVSH register settings on both sides.
                                                                  CML driver is used. The line driver has programmable
I2C Address Translation                                           pre/deemphasis which modifies the output to compen-
The serializers support I2C address translation for up to         sate for cable length. There are 13 preemphasis settings
two device addresses. Use address translation to assign           as shown in Table 6. Negative preemphasis levels are
unique device addresses to peripherals with limited               deemphasis levels in which the preemphasized swing
I2C addresses. Source addresses (address to translate             level is the same as normal swing, but the no-transition
from) are stored in registers 0x0F and 0x11. Destination          data is deemphasized. Program the preemphasis levels
addresses (address to translate to) are stored in registers       through register 0x05 D[3:0] of the serializer. This preem-
0x10 and 0x12.                                                    phasis function compensates the high frequency loss of
                                                                  the cable and enables reliable transmission over longer
In a multilink situation, these devices support broadcast
                                                                  link distances. Current drive for both TP and coax modes
commands to control these multiple devices. Select an
                                                                  is programmable. CMLLVL bits (0x05, D[5:4]) program
unused device address to use as a broadcast device
                                                                  drive current in TP mode. CMLLVLCX bits (0x14,D[7:4])
address. Program all the remote side devices to translate
                                                                  program drive current in coax mode.
the broadcast device address (source address stored in
registers 0x0F, 0x11) to the peripherals’ address (destina-       Spread Spectrum
tion address stored in registers 0x10, 0x12). Any com-            To reduce the EMI generated by the transitions on the
mands sent to the broadcast address (selected unused              serial link, the serializer output is programmable for
address) will be sent to all devices whose addresses              spread spectrum. If the deserializer paired with the
match the translated broadcast address.                           MAX9277/MAX9281 has programmable spread spec-
GPO/GPI Control                                                   trum, do not enable spread for both at the same time or
                                                                  their interaction will cancel benefits. The deserializer will
GPO on the serializer follows GPI transitions on the
                                                                  track the serializer spread and will pass the spread to the
deserializer. This GPO/GPI function can be used to
                                                                  deserializer output. The programmable spread-spectrum
transmit signals such as a frame sync in a surround-view
                                                                  amplitudes are ±0.5%, ±1%, ±1.5%, ±2%, ±3%, and ±4%
camera system. The GPI to GPO delay is 0.35ms (max).
                                                                  (Table 7). Some spread-spectrum amplitudes can only be
Keep time between GPI transitions to a minimum 0.35ms.
                                                                  used at lower RXCLKIN frequencies (Table 8). There is
This includes transitions from the other deserializer in
                                                                  no RXCLKIN frequency limit for the ±0.5% spread rate.
Table 5. I2C Bit-Rate Ranges
             LOCAL BIT RATE                        REMOTE BIT-RATE RANGE                        I2CMSTBT SETTING
                  f > 50kbps                              Up to 1Mbps                                   Any
            20kbps > f > 50kbps                          Up to 400kbps                                Up to 110
                  f < 20kbps                             Up to 10kbps                                   000
www.maximintegrated.com                                                                                    Maxim Integrated │ 40


MAX9277/MAX9281                                                   3.12Gbps GMSL Serializers for Coax or
                                                                          STP Output Drive and LVDS Input
Table 6. TP/COAX Drive Current (400mV Output Drive Levels)
                                                                                           SINGLE-ENDED VOLTAGE SWING
     PREEMPHASIS               PREEMP SETTING              ICML
                                                                           IPRE (mA)           MAX                   MIN
      LEVEL (dB)*                (0x06, D[3:0])            (mA)
                                                                                               (mV)                 (mV)
           -6.0                      0100                    12                4                400                  200
           -4.1                      0011                    13                3                400                  250
           -2.5                      0010                    14                2                400                  300
           -1.2                      0001                    15                1                400                  350
             0                       0000                    16                0                400                  400
            1.1                      1000                    16                1                425                  375
            2.2                      1001                    16                2                450                  350
            3.3                      1010                    16                3                475                  325
            4.4                      1011                    16                4                500                  300
            6.0                      1100                    15                5                500                  250
            8.0                      1101                    14                6                500                  200
           10.5                      1110                    13                7                500                  150
           14.0                      1111                    12                8                500                  100
*Negative preemphasis levels denote deemphasis.
Table 7. Serial Output Spread
         SS                                                          SPREAD (%)
         000             No spread spectrum. Power-up default depends on CONF[1:0].
         001             ±0.5% spread spectrum. Power-up default depends on CONF[1:0].
         010             ±1.5% spread spectrum
         011             ±2% spread spectrum
         100             No spread spectrum
         101             ±1% spread spectrum
         110             ±3% spread spectrum
         111             ±4% spread spectrum
Table 8. Spread Limitations
  3-CHANNEL OR HIGH-BANDWIDTH               4-CHANNEL MODE RXCLKIN            SERIAL LINK BIT-
                                                                                                     AVAILABLE SPREAD
     MODE RXCLKIN FREQUENCY                        FREQUENCY                         RATE
                                                                                                              RATES
                   (MHz)                               (MHz)                        (Mbps)
                  < 33.3                                < 25                        < 1000          All rates available
               33.3 to < 66.7                        25 to < 50                 1000 to < 2000      1.5%, 1.0%, 0.5%
                   66.7+                                50+                          2000+          0.5%
www.maximintegrated.com                                                                                   Maxim Integrated │ 41


MAX9277/MAX9281                                             3.12Gbps GMSL Serializers for Coax or
                                                                      STP Output Drive and LVDS Input
When the spread spectrum is turned on or off the serial      If OUT- is not used, connect OUT- to VDD through a 50Ω
link stops for several microseconds and then restarts in     resistor (Figure 39). When there are µCs at the serializer,
order for the deserializer to lose and re-lock to the new    and at each deserializer, only one µC can communicate
serial data stream.                                          at a time. Disable forward and reverse channel links
The serializer includes a sawtooth divider to control the    according to the communicating deserializer connection
spread modulation rate. Auto detection of the RXCLKIN_       to prevent contention in I2C to I2C mode and UART to
operation range guarantees a spread-spectrum mod-            I2C mode. Use ENREVP or ENREVN register bits to dis-
ulation frequency within 20kHz to 40kHz. Additionally,       able/enable the control channel link. In UART mode, the
manual configuration of the sawtooth divider (SDIV: 0x03,    serializer provides arbitration of the control channel link.
D[6:0]) allows the user to set a modulation frequency        Configuration Inputs
according to the RXCLKIN_ frequency. When ranges are
                                                             Several configuration inputs determine the power-up
manually selected, program the SDIV value for a fixed
                                                             values of the serializer. CONF[1:0] set the control chan-
modulation frequency around 20kHz.
                                                             nel mode (I2CSEL), data rate select (DRS), and spread
Manual Programming of the                                    spectrum enable (SSEN) (Table 10). DRS and spread
Spread-Spectrum Divider                                      spectrum can be changed after power-up by writing to the
The modulation rate relates to the RXCLKIN_ frequency        appropriate register bits.
as follows:                                                  High-Immunity Reverse
         fM = (1 + DRS) fRXCLKIN_/(MOD x SDIV)               Control Channel Mode
where:                                                       The serializer contains a high-immunity reverse control
                                                             channel mode, which has increased robustness at half the
fM = Modulation frequency
                                                             bit rate over the standard GMSL reverse control channel
DRS = DRS value (0 or 1)                                     link (Table 11). Set GPO/HIM on the serializer, and on the
fRXCLKIN_ = RXCLKIN_ frequency                               deserializer to use high-immunity mode at power-up. Set
MOD = Modulation coefficient given in Table 9                the HIGHIMM bit high in both the serializer and deserializer
                                                             to enable high-immunity mode at any time after power-up.
SDIV = 6-bit SDIV setting, manually programmed by the µC     Set the HIGHIMM bit low in both the serializer and dese-
To program the SDIV setting, first look up the modulation    rializer to use the legacy reverse control channel mode.
coefficient according to the desired bus-width and spread-
spectrum settings. Solve the above equation for SDIV         Table 9. Modulation Coefficients and
using the desired pixel clock and modulation frequencies.    Maximum SDIV Settings
If the calculated SDIV value is larger than the maximum
allowed SDIV value in Table 9, set SDIV to the maximum                         SPREAD       MODULATION            SDIV
                                                               BIT WIDTH
                                                                             SPECTRUM       COEFFICIENT         UPPER
value.                                                            MODE
                                                                            SETTING (%)       MOD (dec)       LIMIT (dec)
Serial Output                                                                      1              104              40
The driver output is programmable for two kinds of cable:
                                                                                  0.5             104              63
100Ω twisted pair and 50Ω coax. (Contact the factory for
devices compatible with 75Ω cables).                           4-channel           3              152              27
                                                               mode               1.5             152              54
Coax Splitter Mode
                                                                                   4              204              15
In coax mode OUT+ and OUT- of the serializer are active.
This enables the use as a 1:2 splitter (Figure 38). In coax                        2              204              30
mode, connect OUT+ to IN+ of the deserializer. Connect                             1               80              52
OUT- to IN- of the second deserializer. Control channel
                                                                                  0.5              80              63
data is broadcast from the serializer to both deserializers    3-channel
and their attached peripherals. Assign a unique address        or high-            3              112              37
to send control data to one deserializer. Leave all unused     bandwidth          1.5             112              63
IN_ pins unconnected, or connect them to ground through        mode
                                                                                   4              152              21
50Ω and a capacitor for increased power supply rejection.
                                                                                   2              152              42
www.maximintegrated.com                                                                               Maxim Integrated │ 42


MAX9277/MAX9281                                                     3.12Gbps GMSL Serializers for Coax or
                                                                             STP Output Drive and LVDS Input
     MAX9277/                                       GMSL
                                                 DESERIALIZER
     MAX9281                                                                                                         GMSL
                                                                           MAX9277/                              DESERIALIZER
           OUT+                                 IN+                        MAX9281
           OUT-                                 IN-                               OUT+                         IN+
                           OPTIONAL
                       COMPONENTS
                     FOR INCREASED                                                OUT-                         IN-
                                                                                              AVDD
                     POWER-SUPPLY                   GMSL
                          REJECTION              DESERIALIZER
                                                                                                         OPTIONAL COMPONENTS
                                                                                                  50Ω    FOR INCREASED POWER-SUPPLY
                                                IN+
                                                                                                         REJECTION
                                                IN-
Figure 38. 2:1 Coax Splitter Connection Diagram                      Figure 39. Coax Connection Diagram
Table 10. CONF[1:0] Input Map
                                              CONTROL CHANNEL MODE                SPREAD ENABLE            DATA RATE SELECT
        CONF1                 CONF0
                                                          (I2CSEL)                       (SSEN)                       (DRS)
          Low                   Low                       UART (0)                     Disabled (0)                High rate (0)
          Low                   High                        UART                        Disabled                   Low rate (1)
         High                   Low                         UART                       Enabled (1)                  High rate
         High                   High                        UART                         Enabled                     Low rate
          Mid                Low/Mid                        I2C (1)                     Disabled                    High rate
          Low                   Mid                           I2C                       Disabled                     Low rate
         High                   Mid                           I2C                        Enabled                    High rate
          Mid                   High                          I2C                        Enabled                     Low rate
The serializer reverse channel mode is not available for             HPFTUNE = 00 when the serial bit rate is larger than
500µs/1.92ms after the reverse control channel mode is               2Gbps. In addition, use 47nF AC-coupling capacitors.
changed through the serializer/deserializer’s HIGHIMM                Note that legacy reverse control channel mode may not
bit setting respectively. The user must set GPO/HIM or               function when using 47nF AC-coupling capacitors.
the HIGHIMM bits to the same value for proper reverse                By default, high immunity mode uses a 500kbps bit rate.
control channel communication.                                       Set REVFAST =1 (D7 in register 0x1A in the serializer and
In high-immunity mode, Set HPFTUNE = 00 in the equal-                register 0x11 in the deserializer) in both devices to use a
izer, if the serial bit rate = [RXCLKIN_ x 30 (BWS =                 1Mbps bit rate. Certain limitations apply when using the
low or open) or 40 (BWS = high)] is larger than 1Gbps                fast high-immunity mode (Table 12).
when BWS is low or high. When BWS = open, set
www.maximintegrated.com                                                                                       Maxim Integrated │ 43


MAX9277/MAX9281                                                   3.12Gbps GMSL Serializers for Coax or
                                                                           STP Output Drive and LVDS Input
Table 11. Reverse Control Channel Modes
  HIGHIMM BIT OR GPO/                                                                                 MAX UART/I2C BIT RATE
                             REVFAST BIT           REVERSE CONTROL CHANNEL MODE
      HIM PIN SETTING                                                                                            (kbps)
                                             Legacy reverse control channel mode
           LOW (1)                 X                                                                              1000
                                             (compatible with all GMSL devices)
                                   0         High-immunity mode                                                    500
           HIGH (1)
                                   1         Fast high-immunity mode                                              1000
X = Don’t care
Sleep Mode                                                         Table 12. Fast High-Immunity Mode
The serializers have sleep mode to reduce power con-               Requirements
sumption when powered up. The devices enter or exit
sleep mode by a command from a local µC or a remote                                                 ALLOWED RXCLKIN_
                                                                         BWS SETTING
µC using the control channel. Set the SLEEP bit to 1 to                                              FREQUENCY (MHz)
initiate sleep mode. Entering sleep mode resets the HDCP                      Low                            > 41.66
registers, but not the configuration registers. The serializ-
                                                                              High                            > 30
er sleeps immediately after setting its SLEEP = 1. The
serial outputs has a wake-up receiver to accept wake-up                      Open                            > 83.33
commands from the attached deserializer. Wake-up from              Fast high-immunity mode requires DRS = 0.
the remote side is not supported in coax splitter mode.
Disable the wake-up receiver (through DISRWAKE), if                Power-Down Mode
wake-up from remote side is not used in order to reduce
                                                                   The serializers have a power-down mode which fur-
sleep mode current. If the wake-up receiver is disabled,
                                                                   ther reduces power consumption compared to Sleep
the device can only be woken up from the local control
                                                                   Mode. Set PWDN low to enter power-down mode. In
channel. See the Link Startup Procedure section for
                                                                   power-down, the serial outputs remain high impedance.
details on waking up the device for different µC and start-
                                                                   Entering power-down resets the device’s registers. Upon
ing conditions.
                                                                   exiting power-down, the state of external pins CONF[1:0],
To wake up from the local or remote side, send an arbi-            ADD[2:0], CX/TP, GPO/HIM and BWS are latched.
trary control channel command to serializer, wait for 5ms
for the chip to power up and then write 0 to SLEEP regis-          Configuration Link
ter bit to make the wake-up permanent.                             The control channel can operate in a low-speed mode
The serializer cannot power up into sleep mode when                called configuration link in the absence of a clock input.
CDS = 0 (for LCD applications), however after power-up,            This allows a microprocessor to program configuration
the device can be put to sleep.                                    registers before starting the video link. An internal oscil-
                                                                   lator provides the clock for the configuration link. Set
                                                                   CLINKEN = 1 on the serializer to enable configuration
                                                                   link. Configuration link is active until the video link is ena-
                                                                   bled. The video link overrides the configuration link and
                                                                   attempts to lock when SEREN = 1.
www.maximintegrated.com                                                                                      Maxim Integrated │ 44


MAX9277/MAX9281                                                          3.12Gbps GMSL Serializers for Coax or
                                                                                  STP Output Drive and LVDS Input
Link Startup Procedure
Table 13 lists the startup procedure for display applications (CDS = Low). Table 14 lists the startup procedure for image-
sensing applications (CDS = High). The control channel is available after the video link or the configuration link is estab-
lished. If the deserializer powers up after the serializer, the control channel becomes unavailable for 2ms after power-up.
Table 13. Startup Procedure for Video-Display Applications (CDS = Low)
                                                                     SERIALIZER
   NO.                   µC                                                                                       DESERIALIZER
                                            (AUTOSTART ENABLED)              (AUTOSTART DISABLED)
                                          Set all configuration inputs.    Set all configuration inputs.
                                                                                                          Set all configuration inputs. If
                                          Set AUTOS low. If any            Set AUTOS high. If any
                                                                                                          any configuration inputs are
                                          configuration inputs are         configuration inputs are
                                                                                                          available on one end of the
    —     µC connected to serializer      available on one end of the      available on one end of the
                                                                                                          link but not the other, always
                                          link but not the other, always   link but not the other, always
                                                                                                          connects that configuration
                                          connects that configuration      connects that configuration
                                                                                                          input low
                                          input low                        input low
                                          Powers up and loads default
                                                                                                          Powers up and loads default
                                          settings. Establishes video      Powers up and loads default
    1     Powers up                                                                                       settings. Locks to video link
                                          link when valid RXCLK            settings.
                                                                                                          signal if available
                                          available
          Enables serial link by setting
          SEREN = 1 or configuration
          link by setting SEREN = 0
                                                                           Establishes configuration or   Locks to configuration or
    2     and CLINKEN = 1 (if valid                      —
                                                                           video link                     video link signal
          RXCLK not available) and
          gets an acknowledge. Waits
          for link to be establish (~3ms)
          Writes configuration bits in
                                                                                                          Configuration changed from
    3     the serializer/deserializer and Configuration changed from default settings
                                                                                                          default settings
          gets an acknowledge.
          If not already enabled,
          sets SEREN = 1, gets an
                                          Establishes video link when valid RXCLK available (if not       Locks to video link signal
    4     acknowledge and waits for
                                          already enabled).                                               (if not already locked)
          video link to be established
          (~3ms)
          Begin sending video data to                                                                     Video data received and
    5                                     Video data serialized and sent across serial link.
          input                                                                                           deserialized
www.maximintegrated.com                                                                                             Maxim Integrated │ 45


MAX9277/MAX9281                                                                    3.12Gbps GMSL Serializers for Coax or
                                                                                               STP Output Drive and LVDS Input
                    AUTOS        POWER-UP VALUE
                   SETTING            SEREN
                     LOW                1                                                                         CLINKEN = 0 OR
                     HIGH               0                                                                           SEREN = 1
                                                                                                  CLINKEN = 0 OR
                                     SLEEP = 1                                                      SEREN = 1                       CONFIG LINK   CONFIG LINK
                                     FOR > 8ms                     SLEEP = 0,       POWER-ON                           CONFIG        UNLOCKED      OPERATING
                        SLEEP                         WAKE-UP
                                  WAKE-UP SIGNAL                   SEREN = 0           IDLE        CLINKEN = 1     LINK STARTED     CONFIG LINK    PROGRAM
                                                                                                                                       LOCKED      REGISTERS
                                                                   SEREN = 1,
                                                                                                     SEREN = 0 OR
                                                     SLEEP = 0, RXCLKIN RUNNING
         SLEEP = 1                                                                                    NO RXCLKIN
                                                     SLEEP = 1
                                                                                SEREN = 0 OR
                                                                                 NO RXCLKIN
                                                  PWDN = HIGH,                                                        PRBSEN = 0
                   PWDN = LOW OR   POWER-DOWN                                     VIDEO LINK
                                                   POWER-ON            VIDEO                         VIDEO LINK                      VIDEO LINK
     ALL STATES                         OR
                     POWER-OFF                    AUTOS = LOW      LINK LOCKING    LOCKED            OPERATING        PRBSEN = 1      PRBS TEST
                                    POWER-OFF
                                                                                  VIDEO LINK
                                                                                  UNLOCKED
Figure 40. State Diagram, CDS = LOW (Video Display Application)
Table 14. Startup Procedure for Image-Sensing Applications
                                                                               SERIALIZER
  NO.                       µC                                                                                                           DESERIALIZER
                                                   (AUTOSTART ENABLED)                     (AUTOSTART DISABLED)
                                                 Set all configuration inputs.           Set all configuration inputs.
   —        µC connected to deserializer                                                                                         Set all configuration inputs.
                                                 Set AUTOS low.                          Set AUTOS high.
                                                 Powers up and loads default             Powers up and loads default             Powers up and loads
    1       Powers up                            settings. Establishes video link        settings. Goes to sleep after           default settings. Locks to
                                                 when valid RXCLK available              8ms                                     video link signal if available
            Writes deserializer
                                                                                                                                 Configuration changed from
    2       configuration bits and gets          —                                       —
                                                                                                                                 default settings
            an acknowledge.
            Wakes up the serializer by
            sending dummy packet,
            and then writing SLEEP =
    3       0 within 8 ms. May not get           —                                       Wakes up                                —
            an acknowledge (or gets a
            dummy acknowledge) if not
            locked.
www.maximintegrated.com                                                                                                                  Maxim Integrated │ 46


MAX9277/MAX9281                                                                     3.12Gbps GMSL Serializers for Coax or
                                                                                               STP Output Drive and LVDS Input
Table 14. Startup Procedure for Image-Sensing Applications (continued)
                                                                                SERIALIZER
  NO.                       µC                                                                                                           DESERIALIZER
                                                    (AUTOSTART ENABLED)                     (AUTOSTART DISABLED)
            Writes serializer
            configuration bits. May not
    4       get an acknowledge (or gets           Configuration changed from default settings                                   —
            a dummy acknowledge) if
            not locked.
            If not already enabled,
            sets SEREN = 1, gets an
                                                  Establishes video link when valid RXCLK available (if not                     Locks to video link signal
    5       acknowledge and waits for
                                                  already enabled).                                                             (if not already locked)
            serial link to be established
            (~3ms)
            Begin sending video data                                                                                            Video data received and
    6                                             Video data serialized and sent across serial link.
            to input                                                                                                            deserialized
                    AUTOS        POWER-UP VALUE
                   SETTING     SEREN          SLEEP
                     LOW         1              0                                                                CLINKEN = 0 OR
                     HIGH        0              1                                                                  SEREN = 1
                                                                                                 CLINKEN = 0 OR
                                     SLEEP = 1                                                     SEREN = 1                        CONFIG LINK   CONFIG LINK
                                     FOR > 8ms                      SLEEP = 0,       POWER-ON                         CONFIG         UNLOCKED     OPERATING
                        SLEEP                          WAKE-UP
                                                                    SEREN = 0           IDLE      CLINKEN = 1     LINK STARTED      CONFIG LINK    PROGRAM
                                   REVERSE LINK
                                                                                                                                       LOCKED     REGISTERS
                                  WAKE-UP SIGNAL
                                   PWDN = HIGH,                     SEREN = 1,
                                                                                                    SEREN = 0 OR
                                    POWER-ON,         SLEEP = 0, RXCLKIN RUNNING
         SLEEP = 1                                                                                   NO RXCLKIN
                                   AUTOS = HIGH       SLEEP = 1
                                                                                 SEREN = 0 OR
                                                                                  NO RXCLKIN
                                                   PWDN = HIGH,                                                      PRBSEN = 0
                   PWDN = LOW OR   POWER-DOWN                                      VIDEO LINK
                                                     POWER-ON           VIDEO                       VIDEO LINK                       VIDEO LINK
     ALL STATES                         OR
                     POWER-OFF                     AUTOS = LOW      LINK LOCKING    LOCKED          OPERATING        PRBSEN = 1       PRBS TEST
                                    POWER-OFF
                                                                                   VIDEO LINK
                                                                                   UNLOCKED
Figure 41. State Diagram, CDS = HIGH (Image Sensing Application)
www.maximintegrated.com                                                                                                                  Maxim Integrated │ 47


MAX9277/MAX9281                                                 3.12Gbps GMSL Serializers for Coax or
                                                                         STP Output Drive and LVDS Input
High-Bandwidth Digital Content                                   In addition, the GMSL serializer/deserializer provide
                                                                 response values for the enhanced link verification.
Protection (HDCP)                                                Enhanced link verification is an optional method of link
Note: The explanation of HDCP operation in this data             verification for faster detection of loss-of-synchronization.
sheet is provided as a guide for general understanding.          For this option, the GMSL serializer and deserializer
Implementation of HDCP in a product must meet the                generate 8-bit enhanced link-verification response values
requirements given in the HDCP System v1.3 Amendment             (PJ and PJ’) every 16 frames. The host must detect three
for GMSL, which is available from DCP.
                                                                 consecutive PJ/PJ’ mismatches before resampling.
HDCP has two main phases of operation: authentication
and the link integrity check. The µC starts authentication       Encryption Enable
by writing to the START_AUTHENTICATION bit in the                The GMSL link transfers either encrypted or nonen-
GMSL serializer. The GMSL serializer generates a 64-bit          crypted data. To encrypt data, the host µC sets the
random number. The host µC first reads the 64-bit ran-           encryption enable (ENCRYPTION_ENABLE) bit in both
dom number from the GMSL serializer and writes it to             the GMSL serializer and deserializer. The µC must set
the deserializer. The µC then reads the GMSL serializer          ENCRYPTION_ENABLE in the same VSYNC cycle in
public key selection vector (AKSV) and writes it to the          both the GMSL serializer and deserializer (no internal
deserializer. The µC then reads the deserializer KSV             VSYNC falling edges between the two writes). The same
(BKSV) and writes it to the GMSL serializer. The µC              timing applies when clearing ENCRYPTION_ENABLE to
begins checking BKSV against the revocation list. Using          disable encryption.
the cipher, the GMSL serializer and deserializer calculate
a 16-bit response value, R0 and R0’, respectively. The           Note: ENCRYPTION_ENABLE enables/disables encryp-
GMSL amendment for HDCP reduces the 100ms mini-                  tion on the GMSL irrespective of the content. To comply
mum wait time allowed for the receiver to generate R0’           with HDCP, the µC must not allow content requiring
(specified in HDCP rev 1.3) to 128 pixel clock cycles in         encryption to cross the GMSL unencrypted.
the GMSL amendment.                                              The µC must complete the authentication process before
There are two response-value comparison modes: internal          enabling encryption. In addition, encryption must be disa-
comparison and µC comparison. Set EN_INT_COMP = 1                bled before starting a new authentication session.
to select internal comparison mode. Set EN_INT_COMP
= 0 to select µC comparison mode. In internal compari-           Synchronization of Encryption
son mode, the µC reads the deserializer response R0’             The video vertical sync (VSYNC) synchronizes the start
and writes it to the GMSL serializer. The GMSL serializer        of encryption. Once encryption has started, the GMSL
compares R0’ to its internally generated response value          generates a new encryption key for each frame and each
R0, and sets R0_RI_MATCHED. In µC comparison mode,               line, with the internal falling edge of VSYNC and HSYNC.
the µC reads and compares the R0/R0’ values from the             Rekeying is transparent to data and does not disrupt the
GMSL serializer/deserializer.                                    encryption of video or audio data.
During response-value generation and comparison, the
host µC checks for a valid BKSV (having 20 1s and 20
                                                                 Repeater Support
0s is also reported in BKSV_INVALID) and checks BKSV             The GMSL serializer/deserializer include features to build
against the revocation list. If BKSV is not on the list and the  an HDCP repeater. An HDCP repeater receives and
response values match, the host authenticates the link. If       decrypts HDCP content and then encrypts and transmits
the response values do not match, the µC resamples the           on one or more downstream links. A repeater can also use
response values (as described in HDCP rev 1.3, Appendix          decrypted HDCP content (e.g., to display on a screen).
C). If resampling fails, the µC restarts authentication by       To support HDCP repeater-authentication protocol, the
setting the RESET_HDCP bit in the GMSL serializer. If            deserializer has a REPEATER register bit. This register
BKSV appears on the revocation list, the host cannot             bit must be set to 1 by a µC (most likely on the repeater
transmit data that requires protection. The host knows           module). Both the GMSL serializer and deserializer use
when the link is authenticated and decides when to output        SHA-1 hash-value calculation over the assembled KSV
data requiring protection. The µC performs a link integrity      lists. HDCP GMSL links support a maximum of 15 receiv-
check every 128 frames or every 2s ±0.5s. The GMSL               ers (total number including the ones in repeater modules).
serializer/deserializer generate response values every 128       If the total number of downstream receivers exceeds 14,
frames. These values are compared internally (internal           the µC must set the MAX_DEVS_EXCEEDED register bit
comparison mode) or can be compared in the host µC.              when it assembles the KSV list.
www.maximintegrated.com                                                                                   Maxim Integrated │ 48


MAX9277/MAX9281                                                       3.12Gbps GMSL Serializers for Coax or
                                                                                 STP Output Drive and LVDS Input
HDCP Authentication Procedures                                          The µC must perform link integrity checks while encryp-
The GMSL serializer generates a 64-bit random number                    tion is enabled (see Table 16). Any event that indicates
exceeding the HDCP requirement. The GMSL serial-                        that the deserializer has lost link synchronization should
izer/deserializer internal one-time programmable (OTP)                  retrigger authentication. The µC must first write 1 to the
memories contain a unique HDCP keyset programmed at                     RESET_HDCP bit in the GMSL serializer before starting
the factory. The host µC initiates and controls the HDCP                a new authentication attempt.
authentication procedure. The GMSL serializer and dese-                 HDCP Protocol Summary
rializer generate HDCP authentication response values
                                                                        Table 15, Table 16, and Table 17 list the summaries of the
for the verification of authentication. Use the following
                                                                        HDCP protocol. These tables serve as an implementation
procedures to authenticate the HDCP GMSL encryption
                                                                        guide only. Meet the requirements in the GMSL amend-
(refer to the HDCP 1.3 Amendment for GMSL for details).
                                                                        ment for HDCP to be in full compliance.
Table 15. Startup, HDCP Authentication, and Normal Operation (Deserializer is not a
Repeater)—First Part of the HDCP Authentication Protocol
   NO.                             µC                          HDCP GMSL SERIALIZER                 HDCP GMSL DESERIALIZER
                                                            Powers up waiting for HDCP          Powers up waiting for HDCP
     1     Initial state after power-up.
                                                            authentication.                     authentication.
           Makes sure that A/V data not requiring
           protection (low-value content) is available at
           the GMSL serializer inputs (such as blue or
           informative screen). Alternatively, uses the
     2     FORCE_VIDEO and FORCE_AUDIO bits of                               —                                   —
           the GMSL serializer to mask A/V data at the
           input of the GMSL serializer. Starts the link by
           writing SEREN = H or link starts automatically
           if AUTOS is low.
                                                            Starts serialization and transmits  Locks to incoming data stream and
     3                             —
                                                            low-value content A/V data.         outputs low-value content A/V data.
           Reads the locked bit of the deserializer and
     4                                                                       —                                   —
           makes sure the link is established.
                                                            Combines seed with internally
           Optionally writes a random-number seed to        generated random number. If
     5                                                                                                           —
           the GMSL serializer.                             no seed provided, only internal
                                                            random number is used.
           If HDCP encryption is required, starts           Generates (stores) AN, and
           authentication by writing 1 to the               resets the
     6                                                                                                           —
           START_AUTHENTICATION bit of the GMSL             START_AUTHENTICATION bit
           serializer.                                      to 0.
           Reads AN and AKSV from the GMSL                                                      Generates R0’ triggered by the μC’s
     7                                                                       —
           serializer and writes to the deserializer.                                           write of AKSV.
           Reads the BKSV and REPEATER bit from the         Generates R0, triggered by the
     8                                                                                                           —
           deserializer and writes to the GMSL serializer.  µC’s write of BKSV.
www.maximintegrated.com                                                                                         Maxim Integrated │ 49


MAX9277/MAX9281                                                    3.12Gbps GMSL Serializers for Coax or
                                                                             STP Output Drive and LVDS Input
Table 15. Startup, HDCP Authentication, and Normal Operation (Deserializer is not a
Repeater)—First Part of the HDCP Authentication Protocol (continued)
  NO.                             µC                         HDCP GMSL SERIALIZER              HDCP GMSL DESERIALIZER
        Reads the INVALID_BKSV bit of the GMSL
        serializer and continues with authentication
   9    if it is 0. Authentication can be restarted if it                —                                   —
        fails (set RESET_HDCP = 1 before restarting
        authentication).
        Reads R0’ from the deserializer and reads
        R0 from the GMSL serializer. If they match,
        continues with authentication; otherwise,
        retries up to two more times (optionally,
  10                                                                     —                                   —
        GMSL serializer comparison can be used to
        detect if R0/R0’ match). Authentication can
        be restarted if it fails (set RESET_HDCP = 1
        before restarting authentication).
        Waits for the VSYNC falling edge (internal to
        the GMSL serializer) and then sets the
        ENCRYPTION_ENABLE bit to 1 in the                 Encryption enabled after the next Decryption enabled after the next
   11
        deserializer and GMSL serializer (if the μC is    VSYNC falling edge.               VSYNC falling edge.
        not able to monitor VSYNC, it can utilize the
        VSYNC_DET bit in the GMSL serializer).
        Checks that BKSV is not in the Key
        Revocation list and continues if it is not.
  12    Authentication can be restarted if it fails.                     —                                   —
        Note: Revocation list check can start after
        BKSV is read in step 8.
        Starts transmission of A/V content that needs     Performs HDCP encryption on       Performs HDCP decryption on high-
  13
        protection.                                       high-value content A/V data.      value content A/V data.
www.maximintegrated.com                                                                                     Maxim Integrated │ 50


MAX9277/MAX9281                                                    3.12Gbps GMSL Serializers for Coax or
                                                                             STP Output Drive and LVDS Input
Table 16. Link Integrity Check (Normal)—Performed Every 128 Frames After
Encryption is Enabled
  NO.                           µC                           HDCP GMSL SERIALIZER            HDCP GMSL DESERIALIZER
                                                          Generates Ri and updates the
                                                                                          Generates Ri’ and updates the RI’
   1                             —                        RI register every 128 VSYNC
                                                                                          register every 128 VSYNC cycles.
                                                          cycles.
                                                          Continues to encrypt and        Continues to receive, decrypt, and
   2                             —
                                                          transmit A/V data.              output A/V data.
        Every 128 video frames (VSYNC cycles) or
   3                                                                      —                                 —
        every 2s.
   4    Reads RI from the GMSL serializer.                                —                                 —
   5    Reads RI’ from the deserializer.                                  —                                 —
        Reads RI again from the GMSL serializer and
        makes sure it is stable (matches the previous
   6                                                                      —                                 —
        RI that it has read from the GMSL serializer). If
        RI is not stable, go back to step 5.
        If RI matches RI’, the link integrity check is
   7                                                                      —                                 —
        successful; go back to step 3.
        If RI does not match RI’, the link integrity
        check fails. After the detection of failure of
        link integrity check, the µC makes sure that
        A/V data not requiring protection (low-value
        content) is available at the GMSL serializer
   8                                                                      —                                 —
        inputs (such as blue or informative screen).
        Alternatively, the FORCE_VIDEO and
        FORCE_AUDIO bits of the GMSL serializer
        can be used to mask A/V data input of the
        GMSL serializer.
                                                          Disables encryption and
        Writes 0 to the ENCRYPTION_ENABLE bit of                                          Disables decryption and outputs low-
   9                                                      transmits low-value content A/V
        the GMSL serializer and deserializer.                                             value content A/V data.
                                                          data.
        Restarts authentication by writing 1 to the
        RESET_HDCP bit followed by writing 1 to the
  10                                                                      —                                 —
        START_AUTHENTICATION bit in the GMSL
        serializer.
www.maximintegrated.com                                                                                    Maxim Integrated │ 51


MAX9277/MAX9281                                                  3.12Gbps GMSL Serializers for Coax or
                                                                           STP Output Drive and LVDS Input
Table 17. Optional Enhanced Link Integrity Check—Performed Every 16 Frames After
Encryption is Enabled
  NO.                           µC                         HDCP GMSL SERIALIZER            HDCP GMSL DESERIALIZER
                                                        Generates Pj and updates the
                                                                                        Generates Pj’ and updates the PJ’
   1                            —                       PJ register every 16 VSYNC
                                                                                        register every 16 VSYNC cycles.
                                                        cycles.
                                                        Continues to encrypt and        Continues to receive, decrypt, and
   2                            —
                                                        transmit A/V data.              output A/V data.
        Every 16 video frames, reads PJ from the
   3                                                                   —                                  —
        GMSL serializer and PJ’ from the deserializer.
        If PJ matches PJ’, the enhanced link integrity
   4                                                                   —                                  —
        check is successful; go back to step 3.
        If there is a mismatch, retry up to two more
        times from step 3. Enhanced link integrity
        check fails after 3 mismatches. After the
        detection of failure of enhanced link integrity
        check, the µC makes sure that A/V data not
   5    requiring protection (low-value content) is                    —                                  —
        available at the GMSL serializer inputs (such
        as blue or informative screen). Alternatively,
        the FORCE_VIDEO and FORCE_AUDIO bits
        of the GMSL serializer can be used to mask
        A/V data input of the GMSL serializer.
                                                        Disables encryption and
        Writes 0 to the ENCRYPTION_ENABLE bit of                                        Disables decryption and outputs low-
   6                                                    transmits low-value content A/V
        the GMSL serializer and deserializer.                                           value content A/V data.
                                                        data.
        Restarts authentication by writing 1 to the
        RESET_HDCP bit followed by writing 1 to the
   7                                                                   —                                  —
        START_AUTHENTICATION bit in the GMSL
        serializer.
www.maximintegrated.com                                                                                  Maxim Integrated │ 52


MAX9277/MAX9281                                                              3.12Gbps GMSL Serializers for Coax or
                                                                                         STP Output Drive and LVDS Input
Example Repeater Network—Two µCs
The example shown in Figure 42 has one repeater and two µCs. Table 18 summarizes the authentication operation.
                               BD-DRIVE                REPEATER                                                 DISPLAY 1
                                    TX_B1              RX_R1                                    TX_R1           RX_D1
                                                                            VIDEO
                           µC_B                                           ROUTING
                                                                                                                DISPLAY 2
                            MEMORY
                           WITH SRM                    RX_R2                µC_R                TX_R2           RX_D2
                                       VIDEO CONNECTION
                                       CONTROL CONNECTION 1 (µC_B IN BD-DRIVE IS MASTER)
                                       CONTROL CONNECTION 2 (µC_R IN REPEATER IS MASTER)
Figure 42. Example Network with One Repeater and Two µCs (Tx = GMSL Serializers, Rx = Deserializers)
Table 18. HDCP Authentication and Normal Operation (One Repeater, Two µCs)—First
and Second Parts of the HDCP Authentication Protocol
                                                                                                 HDCP GMSL                   HDCP GMSL
                                                                                                 SERIALIZER                DESERIALIZER
                                                                                               (TX_B1, TX_R1,              (RX_R1, RX_D1,
  NO.                     µC_B                                    µC_R                              TX_R2)                     RX_D2)
                                                                                               TX_B1 CDS = 0               RX_R1 CDS = 1
                                                                                               TX_R1 CDS = 0               RX_D1 CDS = 0
                                                                                               TX_R2 CDS = 0               RX_D2 CDS = 0
                                                                                          All: Power-up waiting for   All: Power-up waiting for
    1     Initial state after power-up.           Initial state after power-up.
                                                                                          HDCP authentication.        HDCP authentication.
                                                  Writes REPEATER = 1 in
                                                  RX_R1. Retries until proper
                                                  acknowledge frame received.
                                                  Note: This step must be
                                                  completed before the first part
                                                  of authentication is started
                                                  between TX_B1 and RX_R1 by
    2                       —                                                                         —                          —
                                                  the µC_B (step 7). For example,
                                                  to satisfy this requirement,
                                                  RX_R1 can be held at power-
                                                  down until µC_R is ready to
                                                  write the REPEATER bit, or
                                                  µC_B can poll µC_R before
                                                  starting authentication.
www.maximintegrated.com                                                                                                   Maxim Integrated │ 53


MAX9277/MAX9281                                                  3.12Gbps GMSL Serializers for Coax or
                                                                       STP Output Drive and LVDS Input
Table 18. HDCP Authentication and Normal Operation (One Repeater, Two µCs)—First
and Second Parts of the HDCP Authentication Protocol (continued)
                                                                              HDCP GMSL            HDCP GMSL
                                                                              SERIALIZER          DESERIALIZER
                                                                            (TX_B1, TX_R1,       (RX_R1, RX_D1,
  NO.                   µC_B                            µC_R                     TX_R2)              RX_D2)
                                                                            TX_B1 CDS = 0         RX_R1 CDS = 1
                                                                            TX_R1 CDS = 0         RX_D1 CDS = 0
                                                                            TX_R2 CDS = 0         RX_D2 CDS = 0
        Makes sure that A/V data
        not requiring protection (low-
        value content) is available at
        the TX_B1 inputs (such as
        blue or informative screen).
                                                                        TX_B1: Starts        RX_R1: Locks to
        Alternatively, the FORCE_
                                                                        serialization and    incoming data stream
   3    VIDEO and FORCE_AUDIO                            —
                                                                        transmits low-value  and outputs low-value
        bits of TX_B1 can be used to
                                                                        content A/V data.    content A/V data.
        mask A/V data input of TX_B1.
        Starts the link between TX_B1
        and RX_R1 by writing SEREN
        = H to TX_B1, or link starts
        automatically if AUTOS is low.
                                         Starts all downstream links
                                                                        TX_R1, TX_R2: Starts RX_D1, RX_D2: Locks
                                         by writing SEREN = H to
                                                                        serialization and    to incoming data stream
   4                      —              TX_R1, TX_R2, or links start
                                                                        transmits low-value  and outputs low-value
                                         automatically if AUTOS of
                                                                        content A/V data.    content A/V data.
                                         transmitters are low.
                                         Reads the locked bit of RX_D1
                                         and makes sure the link
        Reads the locked bit of RX_R1
                                         between TX_R1 and RX_D1 is
        and makes sure the link
   5                                     established. Reads the locked              —                   —
        between TX_B1 and RX_R1 is
                                         bit of RX_D2 and makes sure
        established.
                                         the link between TX_R2 and
                                         RX_D2 is established.
                                         Writes 1 to the GPIO_0_
                                         FUNCTION and
                                         GPIO_1_FUNCTION bits
        Optionally, writes a random      in RX_R1 to change GPIO
   6                                                                                —                   —
        number seed to TX_B1.            functionality used for HDCP
                                         purpose. Optionally, writes a
                                         random-number seed to TX_R1
                                         and TX_R2.
        Starts and completes the                                        TX_B1: According
                                                                                             RX_R1: According to
        first part of the authentication                                to commands from
   7                                                     —                                   commands from µC_B,
        protocol between TX_B1, RX_R1                                   µC_B, generates AN,
                                                                                             computes R0’.
        (see steps 6–10 in Table 15).                                   computes R0.
www.maximintegrated.com                                                                          Maxim Integrated │ 54


MAX9277/MAX9281                                                  3.12Gbps GMSL Serializers for Coax or
                                                                           STP Output Drive and LVDS Input
Table 18. HDCP Authentication and Normal Operation (One Repeater, Two µCs)—First
and Second Parts of the HDCP Authentication Protocol (continued)
                                                                                    HDCP GMSL             HDCP GMSL
                                                                                    SERIALIZER          DESERIALIZER
                                                                                  (TX_B1, TX_R1,        (RX_R1, RX_D1,
  NO.                 µC_B                             µC_R                           TX_R2)                RX_D2)
                                                                                  TX_B1 CDS = 0         RX_R1 CDS = 1
                                                                                  TX_R1 CDS = 0         RX_D1 CDS = 0
                                                                                  TX_R2 CDS = 0         RX_D2 CDS = 0
                                         When GPIO_1 = 1 is detected,
                                         starts and completes the first part TX_R1, TX_R2:         RX_D1, RX_D2:
                                         of the authentication protocol      According to commands According to commands
   8                    —
                                         between the (TX_R1, RX_D1)          from µC_R, generates  from µC_R, computes
                                         and (TX_R2, RX_D2) links (see       AN, computes R0.      R0’.
                                         steps 6–10 in Table 15).
        Waits for the VSYNC falling
        edge and then enables
        encryption on the (TX_B1,
        RX_R1) link. Full authentication
                                                                             TX_B1: Encryption     RX_R1: Decryption
        is not complete yet so it makes
   9                                                     —                   enabled after next    enabled after next
        sure A/V content that needs
                                                                             VSYNC falling edge.   VSYNC falling edge.
        protection is not transmitted.
        Since REPEATER = 1 was read
        from RX_R1, the second part of
        authentication is required.
                                         When GPIO_0 = 1 is detected,        TX_R1, TX_R2:         RX_D1, RX_D2:
                                         enables encryption on the           Encryption enabled    Decryption enabled
  10                    —
                                         (TX_R1, RX_D1) and (TX_R2,          after next VSYNC      after next VSYNC
                                         RX_D2) links.                       falling edge.         falling edge.
                                                                                                   RX_R1: Control
                                         Blocks control channel
                                                                                                   channel from serializer
                                         from μC_B side by setting
                                                                                                   side (TX_B1) is blocked
   11                                    REVCCEN = FWDCCEN = 0                           —
                                                                                                   after FWDCCEN =
                                         in RX_R1. Retries until proper
                                                                                                   REVCCEN = 0 is
                                         acknowledge frame received.
                                                                                                   written.
        Waits for some time to allow                                                               RX_R1: Triggered by
        µC_R to make the KSV list        Writes BKSVs of RX_D1 and                                 µC_R’s write of BINFO,
        ready in RX_R1. Then polls       RX_D2 to the KSV list in RX_                              calculates hash value
  12    (reads) the KSV_LIST_READY                                                       —
                                         R1. Then, calculates and writes                           (V’) on the KSV list,
        bit of RX_R1 regularly until     the BINFO register of RX_R1.                              BINFO and the secret-
        proper acknowledge frame is                                                                value M0’.
        received and bit is read as 1.
                                         Writes 1 to the KSV_LIST_                                 RX_R1: Control channel
                                         READY bit of RX_R1 and then                               from the serializer side
                                         unblocks the control channel                              (TX_B1) is unblocked
  13                                                                                     —
                                         from the µC_B side by setting                             after FWDCCEN =
                                         REVCCEN = FWDCCEN = 1 in                                  REVCCEN = 1 is
                                         RX_R1.                                                    written.
www.maximintegrated.com                                                                                 Maxim Integrated │ 55


MAX9277/MAX9281                               3.12Gbps GMSL Serializers for Coax or
                                                   STP Output Drive and LVDS Input
Table 18. HDCP Authentication and Normal Operation (One Repeater, Two µCs)—First
and Second Parts of the HDCP Authentication Protocol (continued)
                                                           HDCP GMSL              HDCP GMSL
                                                           SERIALIZER           DESERIALIZER
                                                         (TX_B1, TX_R1,         (RX_R1, RX_D1,
  NO.                 µC_B               µC_R                TX_R2)                 RX_D2)
                                                         TX_B1 CDS = 0          RX_R1 CDS = 1
                                                         TX_R1 CDS = 0          RX_D1 CDS = 0
                                                         TX_R2 CDS = 0          RX_D2 CDS = 0
        Reads the KSV list and BINFO
        from RX_R1 and writes them                  TX_B1: Triggered by
        to TX_B1. If any of the MAX_                µC_B’s write of BINFO,
        DEVS_EXCEEDED or MAX_                       calculates hash value
  14                                      —                                            —
        CASCADE_EXCEEDED bits                       (V) on the KSV list,
        is 1, then authentication fails.            BINFO and the secret-
        Note: BINFO must be written                 value M0.
        after the KSV list.
        Reads V from TX_B1 and V’
        from RX_R1. If they match,
  15    continues with authentication;    —                     —                      —
        otherwise, retries up to two
        more times.
        Searches for each KSV in the
  16    KSV list and BKSV of RX_R1 in     —                     —                      —
        the Key Revocation list.
        If keys are not revoked,
        the second part of the
  17                                      —                     —                      —
        authentication protocol is
        completed.
                                                    All: Perform HDCP      All: Perform HDCP
        Starts transmission of A/V
  18                                      —         encryption on high-    decryption on high-
        content that needs protection.
                                                    value A/V data.        value A/V data.
www.maximintegrated.com                                                        Maxim Integrated │ 56


MAX9277/MAX9281                                               3.12Gbps GMSL Serializers for Coax or
                                                                        STP Output Drive and LVDS Input
Detection and Action Upon                                      In this case, each µC can communicate with the serializer
New Device Connection                                          and deserializer and any peripheral devices.
When a new device is connected to the system, the              Contention will occur if both µCs attempt to use the
device must be authenticated and the device’s KSV              control channel at the same time. It is up to the user to
checked against the revocation list. The downstream            prevent this contention by implementing a higher level
µCs can set the NEW_DEV_CONN bit of the upstream               protocol. In addition, the control channel does not provide
receiver and invoke an interrupt to notify upstream µCs.       arbitration between I2C masters on both sides of the link.
                                                               An acknowledge frame is not generated when communi-
Notification of Start of Authentication and                    cation fails due to contention. If communication across the
Enable of Encryption to Downstream Links                       serial link is not required, the µCs can disable the forward
HDCP repeaters do not immediately begin authentication         and reverse control channel using the FWDCCEN and
upon startup or detection of a new device, but instead wait    REVCCEN bits (0x04, D[1:0]) in the serializer/deserial-
for an authentication request from the upstream transmit-      izer. Communication across the serial link is stopped and
ter/repeaters.                                                 contention between µCs cannot occur.
Use the following procedure to notify downstream links of      As an example of dual µC use in an image-sensing appli-
the start of a new authentication request:                     cation, the serializer can be in sleep mode and waiting
●● Host µC begins authentication with the HDCP repeat-         for wake-up by µC on the deserializer side. After wake-
    er’s input receiver.                                       up, the serializer-side µC assumes master control of the
                                                               serializer’s registers.
●● When AKSV is written to HDCP repeater’s input
    receiver, its AUTH_STARTED bit is automatically set        Jitter-Filtering PLL
    and its GPIO1 goes high (if GPIO1_FUNCTION is              In some applications, the clock input (RXCLKIN) includes
    set to high).                                              noise, which reduces link reliability. The clock input has a
●● HDCP repeater’s µC waits for a low-to-high transition       programmable narrowband jitter-filter PLL that attenuates
    on HDCP repeater input receiver’s AUTH_STARTED             frequencies higher than 100kHz (typical). Enable the jit-
    bit and/or GPIO1 (if configured) and starts authenti-      ter-filter by setting DISJITFILT = 0 (0x05, D6).
    cation downstream.
                                                               RXCLKIN Spread Tracking
●● HDCP repeater’s µC resets the AUTH_STARTED bit.
                                                               The serializers can operate with a spread RXCLKIN sig-
Set GPIO0_FUNCTION to high to have GPIO0 follow the            nal. When using a spread RXCLKIN, disable the jitter-filter
ENCRYPTION_ENABLE bit of the receiver. The repeater            by setting DISJITFILT = 1 (0x05, D6) and set X7PLLHIBW
µC can use this function for notification when encryption      =1 (0x0C, D7). Do not exceed 0.5% spread for fRXCLKIN
is enabled/disabled by an upstream µC.                         > 50MHz, and 1% spread for fRXCLKIN < 50MHz, and
                                                               keep modulation less than 40kHz. In addition, turn off
Applications Information                                       spread spectrum in the serializer and deserializer. The
Self PRBS Test                                                 serializer and deserializer track the spread on RXCLKIN.
The serializers include a PRBS pattern generator which         Changing the Clock Frequency
works with bit-error verification in the deserializer. To run  It is recommended that the serial link be enabled after
the PRBS test, first disable HDCP encryption. Next, set        the video clock (fRXCLKIN_) and the control-channel
DISHSFILT, DISVSFILT and DISDEFILT to ‘1’, to disable          clock (fUART/fµC) are stable. When changing the clock
glitch filter in the deserializer. Then, set PRBSEN = 1        frequency, stop the video clock for 5µs, apply the clock
(0x04, D5) in the serializer and then in the deserializer.     at the new frequency, then restart the serial link or toggle
To exit the PRBS test, set PRBSEN = 0 (0x04, D5) in the        SEREN. On-the-fly changes in clock frequency are possi-
deserializer and then in the serializer.                       ble if the new frequency is immediately stable and without
Dual µC Control                                                glitches. The reverse control channel remains unavailable
                                                               for 500µs after serial link start or stop. When using the
Usually systems have one microcontroller to run the            UART interface, limit on-the-fly changes in fUART to fac-
control channel, located on the serializer side for display    tors of less than 3.5 at a time to ensure that the device
applications or on the deserializer side for image-sensing     recognizes the UART sync pattern. For example, when
applications. However, a µC can reside on each side            lowering the UART frequency from 1Mbps to 100kbps,
simultaneously, and trade off running the control channel.     first send data at 333kbps then at 100kbps for reduction
                                                               ratios of 3 and 3.333, respectively.
www.maximintegrated.com                                                                                Maxim Integrated │ 57


MAX9277/MAX9281                                                       3.12Gbps GMSL Serializers for Coax or
                                                                                 STP Output Drive and LVDS Input
Providing a Frame Sync                                                 3-Level Configuration Inputs
(Camera Applications)                                                  CONF[1:0], ADD[1:0] and BWS are 3-level inputs that
The GPI/GPO provide a simple solution for camera appli-                control the serial interface configuration and power-up
cations that require a Frame Sync signal from the ECU                  defaults. Connect 3-level inputs through a pullup resistor
(e.g. surround view systems). Connect the ECU Frame                    to IOVDD to set a high level, a pulldown resistor to GND
Sync signal to the GPI input, and connect GPO output                   to set a low level, or open to set a mid level. For digital
to the camera Frame Sync input. GPI/GPO has a typical                  control, use three-state logic to drive the 3-level logic
delay of 275µs. Skew between multiple GPI/GPO chan-                    input.
nels is typically 115µs. If a lower skew signal is required,
connect the camera’s frame sync input one of the deseri-               Configuration Blocking
alizer’s GPIOs and use an I2C broadcast write command                  The serializers can block changes to registers. Set
to change the GPIO output state. This has a maximum                    CFGBLOCK to make registers 0x00 to registers 0x1F as
skew of 0.5µs + 1 I2C bit time.                                        read only. Once set, the registers remain blocked until the
                                                                       supplies are removed or until PWDN is low.
Software Programming of the
Device Addresses                                                       Compatibility with other GMSL Devices
The serializers and deserializers have programmable                    The serializers are designed to pair with the MAX9276–
device addresses. This allows multiple GMSL devices,                   MAX9282 deserializers but interoperates with any GMSL
along with I2C peripherals, to coexist on the same control             deserializers. See Table 19 for operating limitations.
channel. The serializer device address is in register 0x00
                                                                       Key Memory
of each device, while the deserializer device address is in
register 0x01 of each device. To change a device address,              Each device has a unique HDCP key set that is stored
first write to the device whose address changes (register              in secure nonvolatile memory (NVM). The HDCP key set
0x00 of the serializer for serializer device address change,           consists of forty 56-bit private keys and one 40-bit public
or register 0x01 of the deserializer for deserializer device           key. The NVM is qualified for automotive applications.
address change). Then write the same address into the
corresponding register on the other device (register 0x00
of the deserializer for serializer device address change,
or register 0x01 of the serializer for deserializer device
address change).
Table 19. MAX9277/MAX9281 Feature Compatibility
    MAX9277/MAX9281 FEATURE                                                 GMSL DESERIALIZER
  HDCP (MAX9281 only)                  If feature not supported in deserializer, must not be turned on in the MAX9281.
  High-bandwidth mode                  If feature not supported in deserializer, must only use 24-bit and 32-bit modes.
  I2C to I2C                           If feature not supported in deserializer, must use UART to I2C or UART to UART.
                                       If feature not supported in deserializer, must connect unused serial input through 200nF and
  Coax
                                       50Ω in series to VDD and set the reverse control channel amplitude to 100mV.
  High-immunity control channel        If feature not supported in deserializer, must use the legacy reverse control channel mode
                                       If feature not supported in deserializer, must use I2S encoding (with 50% WS duty cycle),
  TDM encoding
                                       if supported.
  I2S encoding                         If feature not supported in deserializer must disable I2S in the MAX9277/MAX9281.
www.maximintegrated.com                                                                                            Maxim Integrated │ 58


MAX9277/MAX9281                                                  3.12Gbps GMSL Serializers for Coax or
                                                                          STP Output Drive and LVDS Input
HS/VS/DE Inversion                                                For the fault-detection circuit, select the resistor’s power
The serializer uses an active high HS, VS, and DE                 rating to handle a short to the battery. In coax mode,
for encoding and HDCP encryption. Set INVHSYNC,                   leave the unused line fault inputs unconnected. To detect
INVVSYNC, and INVDE in the serializer (registers 0x0D,            the short-together case, refer to Application Note 4709:
0x0E) to invert active low input signals for use with the         MAX9259 GMSL Line Fault Detection.
GMSL devices. Set INVHSYNC, INVVSYNC, and INVDE                   Table 20 lists the mapping for line-fault types.
in the deserializer to output active-low signals for use with
downstream devices.                                               Internal Input Pulldowns
                                                                  The control and configuration inputs (except 3-level
WS/SCK Inversion                                                  inputs) include a pulldown resistor to GND. External pull-
The serializer uses standard polarities for I2S. Set              down resistors are not needed.
INVWS, INVSCK in the serializer (register 0x1B) to invert
opposite polarity signals for use with the GMSL devices.          Choosing I2C/UART Pullup Resistors
Set INVWS, INVSCK in the deserializer (register 0x1D) to          I2C and UART open-drain lines require a pullup resistor
output reverse polarity signals for downstream use.               to provide a logic-high level. There are tradeoffs between
                                                                  power dissipation and speed, and a compromise may
Line-Fault Detection                                              be required when choosing pullup resistor values. Every
The line-fault detector in the serializer monitors for line       device connected to the bus introduces some capaci-
failures such as short to ground, short to battery, and           tance even when the device is not in operation. I2C speci-
open link for system fault diagnosis. Figure 4 shows the          fies 300ns rise times (30% to 70%) for fast mode, which
required external resistor connections. LFLT = low when           is defined for data rates up to 400kbps (see the I2C
a line fault is detected and LFLT goes high when the line         specifications in the AC Electrical Characteristics table
returns to normal. The line-fault type is stored in 0x08          for details). To meet the fast-mode rise-time requirement,
D[3:0] of the serializer. Filter LFLT with the µC to reduce       choose the pullup resistors so that rise time tR = 0.85 x
the detector’s susceptibility to short ground shifts. The         RPULLUP x CBUS < 300ns. The waveforms are not recog-
fault detector threshold voltages are referenced to the           nized if the transition time becomes too slow. The device
serializer ground. Additional passive components set              supports I2C/UART rates up to 1Mbps.
the DC level of the cable (Figure 4). If the serializer and
GMSL deserializer grounds are different, the link DC volt-
age during normal operation can vary and cross one of
the fault-detection thresholds.
Table 20. Line Fault Mapping
      REGISTER ADDRESS               BITS         NAME        VALUE                         LINE FAULT TYPE
                                                                00       Negative cable wire shorted to supply voltage
                                                                01       Negative cable wire shorted to ground
                                     D[3:2]      LFNEG
                                                                10       Normal operation
                                                                11       Negative cable wire disconnected
               0X08
                                                                00       Positive cable wire shorted to supply voltage
                                                                01       Positive cable wire shorted to ground
                                     D[1:0]      LFPOS
                                                                10       Normal operation
                                                                11       Positive cable wire disconnected
www.maximintegrated.com                                                                                     Maxim Integrated │ 59


MAX9277/MAX9281                                               3.12Gbps GMSL Serializers for Coax or
                                                                       STP Output Drive and LVDS Input
AC-Coupling                                                    tor selection to change the system time constant. Use
AC-coupling isolates the receiver from DC voltages up          at 0.22µF (using legacy reverse control channel), 47nF
to the voltage rating of the capacitor. Capacitors at the      (using high-immunity reverse control channel), or larger
serializer output and at the deserializer input are needed     high-frequency surface-mount ceramic capacitors, with
for proper link operation and to provide protection if either  sufficient voltage rating to withstand a short to battery, to
end of the cable is shorted to a battery. AC-coupling          pass the lower speed reverse control-channel signal. Use
blocks low-frequency ground shifts and low-frequency           capacitors with a case size less than 3.2mm x 1.6mm to
common-mode noise.                                             have lower parasitic effects to the high-speed signal.
Selection of AC-Coupling Capacitors                            Power-Supply Circuits and Bypassing
Voltage droop and the digital sum variation (DSV) of           The serializers use an AVDD and DVDD of 1.7V to 1.9V
transmitted symbols cause signal transitions to start          and an LVDSVDD of 3.0V to 3.6V. All single-ended inputs
from different voltage levels. Because the transition time     and outputs except for the serial output derive power
is fixed, starting the signal transition from different volt-  from an IOVDD of 1.7V to 3.6V, which scale with IOVDD.
age levels causes timing jitter. The time constant for an      Proper voltage-supply bypassing is essential for high-
AC-coupled link needs to be chosen to reduce droop             frequency circuit stability.
and jitter to an acceptable level. The RC network for an       Power-Supply Table
AC-coupled link consists of the CML/coax receiver ter-
                                                               Power supply currents shown in the Electrical
mination resistor (RTR), the CML/coax driver termination
                                                               Characteristics table is the sum of the currents from
resistor (RTD), and the series AC-coupling capacitors (C).
                                                               LVDSVDD, AVDD, DVDD, and IOVDD. Typical currents
The RC time constant for four equal-value series capaci-
                                                               from the individual power supplies are shown in Table 21.
tors is (C x (RTD + RTR))/4. RTD and RTR are required
                                                               HDCP operation (MAX9281 only) draws additional cur-
to match the transmission line impedance (usually 100Ω
                                                               rent. This is shown in Table 22.
differential, 50Ω single ended). This leaves the capaci-
Table 21. Typical Power-Supply Currents                        Table 22. Additional Supply Current from
(Using Worst-Case Input Pattern, VAVDD =                       HDCP (MAX9281 Only)
VDVDD = VIOVDD = 1.8V, VLVDSVDD = 3.3V,                               RXCLK (MHZ)            MAX HDCP CURRENT (mA)
TA = +25°C, SSEN = High, No HDCP)                                          16.6                          25
                                                                           33.3                          30
          RXCLK      AVDD    DVDD      IOVDD    LVDSVDD
  BWS                                                                      66.6                          45
           (MHz)     (mA)     (mA)      (mA)       (mA)
                                                                           104                           70
            16.6       88      11.4     0.029       24
            33.3      90.7    15.6      0.029       24
  Low
            66.6      98.3    23.9      0.029       24
             104     112.2    33.2      0.029       24
            36.6      91.7    19.7      0.029       29
  Open
             104     112.1    38.8      0.030       29
www.maximintegrated.com                                                                               Maxim Integrated │ 60


MAX9277/MAX9281                                              3.12Gbps GMSL Serializers for Coax or
                                                                      STP Output Drive and LVDS Input
Table 23. Suggested Connectors and Cables for GMSL
            VENDOR                      CONNECTOR                       CABLE                             TYPE
  Rosenberger                   59S2AX-400A5-Y               RG174                           Coax
  Rosenberger                   D4S10A-40ML5-Z               Dacar 535-2                     STP
  Nissei                        GT11L-2S                     F-2WME AWG28                    STP
  JAE                           MX38-FF                      A-BW-Lxxxxx                     STP
Cables and Connectors
Interconnect for CML typically has a differential imped-                                         RD
ance of 100Ω. Use cables and connectors that have                                     1MΩ      1.5kΩ
matched differential impedance to minimize impedance
discontinuities. Coax cables typically have a characteristic                 CHARGE-CURRENT- DISCHARGE
                                                                              LIMIT RESISTOR RESISTANCE
impedance of 50Ω. Contact the factory for 75Ω operation.               HIGH-
                                                                                         CS                      DEVICE
Table 23 lists the suggested cables and connectors used              VOLTAGE                  STORAGE
                                                                                                                 UNDER
                                                                        DC            100pF   CAPACITOR
in the GMSL link.                                                     SOURCE
                                                                                                                  TEST
Board Layout
Separate LVCMOS logic signals, LVDS and CML/coax
high-speed signals to prevent crosstalk. Use a four-layer
PCB with separate layers for power, ground, LVDS/CML/         Figure 43. Human Body Model ESD Test Circuit
coax, and LVCMOS logic signals. Layout PCB traces
close to each other for a 100Ω differential characteristic
impedance for STP. The trace dimensions depend on the
                                                                                                 RD
type of trace used (microstrip or stripline). Note that two                                    330Ω
50Ω PCB traces do not have 100Ω differential impedance
when brought close together—the impedance goes down                          CHARGE-CURRENT- DISCHARGE
when the traces are brought closer. Use a 50Ω trace for                       LIMIT RESISTOR RESISTANCE
                                                                       HIGH-
the single-ended output when driving coax.                           VOLTAGE             CS   STORAGE            DEVICE
                                                                                      150pF   CAPACITOR          UNDER
Route the PCB traces for differential LVDS/CML chan-                    DC
                                                                                                                  TEST
                                                                      SOURCE
nels in parallel to maintain the differential characteristic
impedance. Avoid vias. Keep PCB traces that make up
a differential pair equal length to avoid skew within the
differential pair.
                                                              Figure 44. IEC 61000-4-2 Contact Discharge ESD Test Circuit
ESD Protection
ESD tolerance is rated for Human Body Model, IEC
61000-4-2, and ISO 10605. The ISO 10605 and IEC
61000-4-2 standards specify ESD tolerance for electronic                                         RD
                                                                                                2kΩ
systems. The serial link inputs are rated for ISO 10605
ESD protection and IEC 61000-4-2 ESD protection. All                         CHARGE-CURRENT- DISCHARGE
pins are tested for the Human Body Model. The Human                           LIMIT RESISTOR RESISTANCE
Body Model discharge components are CS = 100pF and                     HIGH-
                                                                                         CS   STORAGE            DEVICE
                                                                     VOLTAGE
RD = 1.5kΩ (Figure 43). The IEC 61000-4-2 discharge                                   330pF   CAPACITOR          UNDER
                                                                        DC
                                                                                                                  TEST
components are CS = 150pF and RD = 330Ω (Figure 44).                  SOURCE
The ISO 10605 discharge components are CS = 330pF
and RD = 2kΩ (Figure 45).
                                                              Figure 45. ISO 10605 Contact Discharge ESD Test Circuit
www.maximintegrated.com                                                                                 Maxim Integrated │ 61


MAX9277/MAX9281                                      3.12Gbps GMSL Serializers for Coax or
                                                              STP Output Drive and LVDS Input
Table 24. Register Table
 REGISTER                                                                                                 DEFAULT
               BITS        NAME    VALUE                            FUNCTION
 ADDRESS                                                                                                    VALUE
                                         Serializer device address
               D[7:1]   SERID    XXXXXXX                                                                  XX00XX0
                                         (power-up default value depends on latched address pin level)
    0x00
                                      0  Normal operation
                 D0     CFGBLOCK                                                                               0
                                      1  Registers 0x00 to 0x1F are read only
                                         Deserializer device address address
               D[7:1]   DESID    XXXXXXX                                                                  XX01XX0
    0x01                                 (power-up default value depends on latched address pin level)
                 D0     —             0  Reserved                                                              0
                                         No spread spectrum. (Power-up default values depend on
                                    000
                                         values of CONF[1:0] at power-up)
                                         ±0.5% spread spectrum (Power-up default values depend on
                                    001
                                         values of CONF[1:0] at power-up)
                                    010  ±1.5% spread spectrum
               D[7:5]   SS          011  ±2% spread spectrum                                               000, 001
                                    100  No spread spectrum
                                    101  ±1% spread spectrum
                                    110  ±3% spread spectrum
                                    111  ±4% spread spectrum
    0x02                              0  Disable I2S/TDM channel
                 D4     AUDIOEN                                                                                1
                                      1  Enable I2S/TDM channel
                                     00  12.5MHz to 25MHz pixel clock
                                     01  25MHz to 50MHz pixel clock
               D[3:2]   PRNG                                                                                  11
                                     10  50MHz to 104MHz pixel clock
                                     11  Automatically detect the pixel clock range
                                     00  0.5 to 1Gbps serial bit rate
                                     01  1 to 2Gbps serial bit rate
               D[1:0]   SRNG                                                                                  11
                                     10  2 to 3.12Gbps serial bit rate
                                     11  Automatically detect serial bit rate
                                     00  Calibrate spread modulation rate only once after locking
                                     01  Calibrate spread modulation rate every 2ms after locking
               D[7:6]   AUTOFM                                                                                00
                                     10  Calibrate spread modulation rate every 16ms after locking
    0x03                             11  Calibrate spread modulation rate every 256ms after locking
                                  000000 Auto calibrate sawtooth divider
               D[5:0]   SDIV             Manual SDIV setting. See Manual Programming of the                000000
                                  XXXXXX
                                         Spread-Spectrum Divider section.
www.maximintegrated.com                                                                         Maxim Integrated │ 62


MAX9277/MAX9281                                        3.12Gbps GMSL Serializers for Coax or
                                                                 STP Output Drive and LVDS Input
Table 24. Register Table (continued)
 REGISTER                                                                                                        DEFAULT
               BITS         NAME   VALUE                              FUNCTION
 ADDRESS                                                                                                          VALUE
                                           Disable serial link. Power-up default when AUTOS = high.
                                      0    Reverse control channel communication remains unavailable
                                           for 500µs after the serializer starts/stops the serial link
                 D7     SEREN                                                                                       0, 1
                                           Enable serial link. Power-up default when AUTOS = low.
                                      1    Reverse control channel communication remains unavailable
                                           for 500µs after the serializer starts/stops the serial link
                                      0    Disable configuration link
                 D6     CLINKEN                                                                                       0
                                      1    Enable configuration link
                                      0    Disable PRBS test
                 D5     PRBSEN                                                                                        0
                                      1    Enable PRBS test
    0x04                                   Normal mode (power-up default value depends on CDS/
                                      0
                                           CNTL3 and AUTOS pin values at power-up).
                 D4     SLEEP                                                                                       0, 1
                                           Activate sleep mode. (power-up default value depends on
                                      1
                                           CDS/CNTL3 and AUTOS pin values at power-up)
                                     00    Base mode uses I2C interface when I2CSEL = 0, CDS = 1
               D[3:2]   INTTYPE      01    Base mode uses UART interface when I2CSEL = 0, CDS = 1                    00
                                    10, 11 Local control channel disabled
                                      0    Disable reverse control channel from deserializer (receiving)
                 D1     REVCCEN                                                                                       1
                                      1    Enable reverse control channel from deserializer (receiving)
                                      0    Disable forward control channel to deserializer (sending)
                 D0     FWDCCEN                                                                                       1
                                      1    Enable forward control channel to deserializer (sending)
                                           I2C conversion sends the register address when converting
                                      0
                                           UART to I2C
                 D7     I2CMETHOD                                                                                     0
                                           Disable sending of I2C register address when converting
                                      1
                                           UART to I2C (command-byte-only mode)
                                      0    Enable jitter filter
                 D6     DISJITFILT                                                                                    1
    0x05                              1    Disable jitter filter
                                     00    100mV CML twisted pair output level (see Table 6).
                                     01    200mV CML twisted pair output level
               D[5:4]   CMLLVL                                                                                       11
                                     10    300mV CML twisted pair output level
                                     11    400mV CML twisted pair output level
www.maximintegrated.com                                                                                Maxim Integrated │ 63


MAX9277/MAX9281                                        3.12Gbps GMSL Serializers for Coax or
                                                                 STP Output Drive and LVDS Input
Table 24. Register Table (continued)
 REGISTER                                                                                           DEFAULT
               BITS        NAME      VALUE                            FUNCTION
 ADDRESS                                                                                              VALUE
                                      0000  Preemphasis off
                                      0001  -1.2dB Preemphasis
                                      0010  -2.5dB Preemphasis
                                      0011  -4.1dB Preemphasis
                                      0100  -6.0dB Preemphasis
                                      0101  Do not use
                                      0110  Do not use
                                      0111  Do not use
    0x05       D[3:0]   PREEMP                                                                         0000
                                      1000  1.1dB Preemphasis
                                      1001  2.2dB Preemphasis
                                      1010  3.3dB Preemphasis
                                      1011  4.4dB Preemphasis
                                      1100  6.0dB Preemphasis
                                      1101  8.0dB Preemphasis
                                      1110  10.5dB Preemphasis
                                      1111  14.0dB Preemphasis
    0x06       D[7:0]   —          01000000 Reserved                                                01000000
    0x07       D[7:0]   —          00100010 Reserved                                                00100010
                                                                                                       0000
               D[7:4]   —             0000  Reserved
                                                                                                   (Read only)
                                       00   Negative cable wire shorted to supply voltage
                                       01   Negative cable wire shorted to ground                       10
               D[3:2]   LFNEG
                                       10   Normal operation                                       (Read only)
    0x08
                                       11   Negative cable wire disconnected
                                       00   Positive cable wire shorted to supply voltage
                                       01   Positive cable wire shorted to ground                       10
               D[1:0]   LFPOS
                                       10   Normal operation                                       (Read only)
                                       11   Positive cable wire disconnected
    0x09       D[7:0]   —         XXXXXXXX  Reserved                                               (Read only)
    0x0A       D[7:0]   —         XXXXXXXX  Reserved                                               (Read only)
    0x0B       D[7:0]   —         XXXXXXXX  Reserved                                               (Read only)
                                        0   Set X7PLL to normal bandwidth
                 D7     X7PLLHIBW                                                                        0
    0x0C                                1   Set X7PLL to high bandwidth
               D[6:0]   —           0100000 Reserved                                                 0100000
www.maximintegrated.com                                                                   Maxim Integrated │ 64


MAX9277/MAX9281                                      3.12Gbps GMSL Serializers for Coax or
                                                              STP Output Drive and LVDS Input
Table 24. Register Table (continued)
 REGISTER                                                                                  DEFAULT
               BITS         NAME   VALUE                           FUNCTION
 ADDRESS                                                                                     VALUE
                                      0   Set GPO to output low
                 D7     SETGPO                                                                  0
                                      1   Set GPO to output high
                                      0   Do not invert VSYNC input
                 D6     INVVSYNC                                                                0
                                      1   Invert VSYNC input
                                      0   Do not invert HSYNC input
                 D5     INVHSYNC                                                                0
                                      1   Invert HSYNC input
                                      0   RES bit transmitted to deserializer
                 D4     DISRES                                                                  0
                                      1   CNTL1 transmitted to deserializer
                                    0000  Adjust X7PLL clock skew +50ps
                                    0001  Adjust X7PLL clock skew +100ps
                                    0010  Adjust X7PLL clock skew +200ps
                                    0011  Adjust X7PLL clock skew +250ps
    0x0D
                                    0100  Adjust X7PLL clock skew +300ps
                                    0101  Adjust X7PLL clock skew +350ps
                                    0110  Adjust X7PLL clock skew +400ps
                                    0111  Do not use
               D[3:0]   SKEWADJ                                                               1111
                                    1000  Adjust X7PLL clock skew -50ps
                                    1001  Adjust X7PLL clock skew -100ps
                                    1010  Adjust X7PLL clock skew -200ps
                                    1011  Adjust X7PLL clock skew -250ps
                                    1100  Adjust X7PLL clock skew -300ps
                                    1101  Adjust X7PLL clock skew -350ps
                                    1110  Adjust X7PLL clock skew -400ps
                                    1111  Do not Adjust X7PLL clock skew
                                      0   Do not invert DE input
                 D7     INVDE                                                                   0
    0x0E                              1   Invert DE input
               D[6:0]   —         0000010 Reserved                                          0000010
               D[7:1]   I2CSRCA  XXXXXXX  I2C address translator source A                   0000000
    0x0F
                 D0     —             0   Reserved                                              0
               D[7:1]   I2CDSTA  XXXXXXX  I2C address translator destination A              0000000
    0x10
                 D0     —             0   Reserved                                              0
               D[7:1]   I2CSRCB  XXXXXXX  I2C address translator source B                   0000000
    0x11
                 D0     —             0   Reserved                                              0
               D[7:1]   I2CDSTB  XXXXXXX  I2C address translator destination B              0000000
    0x12
                 D0     —             0   Reserved                                              0
www.maximintegrated.com                                                          Maxim Integrated │ 65


MAX9277/MAX9281                                    3.12Gbps GMSL Serializers for Coax or
                                                             STP Output Drive and LVDS Input
Table 24. Register Table (continued)
 REGISTER                                                                                              DEFAULT
               BITS         NAME  VALUE                           FUNCTION
 ADDRESS                                                                                                VALUE
                                        Acknowledge not generated when forward channel is not
                                      0
                                        available
                 D7     I2CLOCACK                                                                            1
                                        I2C to I2C-slave generates local acknowledge when forward
                                      1
                                        channel is not available
                                     00 352ns/117ns I2C setup/hold time
                                     01 469ns/234ns I2C setup/hold time
               D[6:5]   I2CSLVSH                                                                            01
                                     10 938ns/352ns I2C setup/hold time
                                     11 1046ns/469ns I2C setup/hold time
                                    000 8.47kbps (typ) I2C to I2C-master bit rate setting
                                    001 28.3kbps (typ) I2C to I2C-master bit rate setting
    0x13                            010 84.7kbps (typ) I2C to I2C-master bit rate setting
                                    011 105kbps (typ) I2C to I2C-master bit rate setting
               D[4:2]   I2CMSTBT                                                                           101
                                    100 173kbps (typ) I2C to I2C-master bit rate setting
                                    101 339kbps (typ) I2C to I2C-master bit rate setting
                                    110 533kbps (typ) I2C to I2C-master bit rate setting
                                    111 837kbps (typ) I2C to I2C-master bit rate setting
                                     00 64µs (typ) I2C to I2C-slave remote timeout
                                     01 256µs (typ) I2C to I2C-slave remote timeout
               D[1:0]   I2CSLVTO                                                                            10
                                     10 1024µs (typ) I2C to I2C-slave remote timeout
                                     11 No I2C to I2C-slave remote timeout
                                   0000 Do not use
                                   0001 50mV CML coax output level
                                   0010 100mV CML coax output level
                                   0011 150mV CML coax output level
                                   0100 200mV CML coax output level
                                   0101 250mV CML coax output level
               D[7:4]   CMLLVLCX   0110 300mV CML coax output level                                       1010
                                   0111 350mV CML coax output level
    0x14
                                   1000 400mV CML coax output level
                                   1001 450mV CML coax output level
                                   1010 500mV CML coax output level
                                   1011 Do not use
                                   11XX Do not use
               D[3:1]   —           000 Reserved                                                           000
                                      0 Enable wake-up receiver (enable remote wakeup)
                 D0     DISRWAKE                                                                             0
                                      1 Disable wake-up receiver (disable remote wakeup)
www.maximintegrated.com                                                                      Maxim Integrated │ 66


MAX9277/MAX9281                                         3.12Gbps GMSL Serializers for Coax or
                                                                 STP Output Drive and LVDS Input
Table 24. Register Table (continued)
 REGISTER                                                                                                    DEFAULT
               BITS        NAME     VALUE                             FUNCTION
 ADDRESS                                                                                                      VALUE
                                        0   Enable DE trigger of encoded packets in high-bandwidth mode
                 D7     DISDETRIG           Disable DE trigger of encoded packets in high-bandwidth               0
                                        1
                                            mode
                                       00   No trigger of encoded CNTL packets in high-bandwidth mode
                                            Always trigger encoded CNTL packets in high-bandwidth
                                       01
                                            mode
               D[6:5]   CNTLTRIG                                                                                 10
                                            Trigger encoded CNTL packets in high-bandwidth mode when
                                       10
    0x15                                    DE is low
                                            Trigger encoded CNTL packets in high-bandwidth mode when
                                       11
                                            HS is low
                                        0   Disable reverse channel from positive input with coax cable
                 D4     ENREVP                                                                                    1
                                        1   Enable reverse channel from positive input with coax cable
                                        0   Disable reverse channel from negative input with coax cable
                 D3     ENREVN                                                                                    0
                                        1   Enable reverse channel from negative input with coax cable
               D[2:0]   —             010   Reserved                                                            010
    0x16       D[7:0]   —         XXXXXXXX  Reserved                                                        XXXXXXXX
                                            Set reverse channel to legacy mode. (power-up default value
                                        0
                                            depends on GPO/HIM pin value at power-up)
                 D7     HIGHIMM                                                                                 0, 1
    0x17                                    Set reverse channel to high-immunity mode (power-up default
                                        1
                                            value depends on GPO/HIM pin value at power-up)
               D[6:0]   —           0011111 Reserved                                                          0011111
    0x18       D[7:0]   —         XXXXXXXX  Reserved                                                        (Read only)
    0x19       D[7:0]   —          01001010 Reserved                                                         01001010
                                        0   High Immunity Reverse Channel Mode uses 500kbps bit rate
                 D7     REVFAST                                                                                   0
                                        1   High Immunity Reverse Channel Mode uses 1Mbps bit rate
                 D6     —               0   Reserved                                                              0
                                        0   MS/CNTL0 functions as MS input
                 D5     MDCNTL0                                                                                   0
                                        1   MS/CNTL0 functions as CNTL0 input
    0x1A                                0   CDS/CNTL3 functions as CDS input
                 D4     CDSCNTL3                                                                                  0
                                        1   CDS/CNTL3 functions as CNTL3 input
               D[3:1]   —             000   Reserved                                                            000
                                            256µs reverse channel arbitration time out duration
                                        0
                                            (coax splitter mode only)
                 D0     REVARBTO                                                                                  0
                                            4ms reverse channel arbitration time out duration
                                        1
                                            (coax splitter mode only)
www.maximintegrated.com                                                                            Maxim Integrated │ 67


MAX9277/MAX9281                                             3.12Gbps GMSL Serializers for Coax or
                                                                       STP Output Drive and LVDS Input
Table 24. Register Table (continued)
  REGISTER                                                                                                     DEFAULT
                BITS       NAME       VALUE                                 FUNCTION
  ADDRESS                                                                                                       VALUE
                                         0      Do not invert SCK input
                 D7     INVSCK                                                                                      0
                                         1      Invert SCK input
     0x1B                                0      Do not invert WS input
                 D6     INVWS                                                                                       0
                                         1      Invert WS input
                D[5:0]  —             010000    Reserved                                                        010000
                                     00100011   Device is a MAX9277 (0x23)                                     00100X11
     0x1E       D[7:0]  ID
                                     00100111   Device is a MAX9281 (0x27)                                    (Read only)
                                                                                                                  000
                D[7:5]  —               000     Reserved
                                                                                                              (Read only)
     0x1F                                0      Not HDCP capable (MAX9277)
                 D4     CAPS                                                                                  (Read only)
                                         1      HDCP capable (MAX9281)
                D[3:0]  REVISION       XXXX     Device revision                                               (Read only)
*X = don’t care
Table 25. HDCP Register Table (MAX9281 Only)
                                                                                                             DEFAULT
   REGISTER        SIZE              READ/
                            NAME                                         FUNCTION                             VALUE
   ADDRESS       (Bytes)             WRITE
                                                                                                               (hex)
  0x80 to 0x84       5      BKSV    Read/write HDCP receiver KSV                                          0x0000000000
                                               RI (read only) of the transmitter when EN_INT_COMP = 0
  0x85 to 0x86       2       RI/RI’ Read/write                                                                0xFFFF
                                               RI’ (read/write) of the receiver when EN_INT_COMP = 1
                                               PJ (read only) of the transmitter when EN_INT_COMP = 0
      0x87           1      PJ/PJ’  Read/write                                                                 0xFF
                                               PJ’ (read/write) of the receiver when EN_INT_COMP = 1
  0x88 to 0x8F       8        AN    Read only  Session random number                                        (Read only)
  0x90 to 0x94       5      AKSV    Read only  HDCP transmitter KSV                                         (Read only)
                                               D7 = PD_HDCP
                                               1 = Power-down HDCP circuits
                                               0 = HDCP circuits normal
                                               D6 = EN_INT_COMP
                                               1 = Internal comparison mode
                                               0 = µC comparison mode
      0x95           1      ACTRL   Read/write                                                                 0x00
                                               D5 = FORCE_AUDIO
                                               1 = Force audio data to 0
                                               0 = Normal operation
                                               D4 = FORCE_VIDEO
                                               1 = Force video data DFORCE value
                                               0 = Normal operation
www.maximintegrated.com                                                                              Maxim Integrated │ 68


MAX9277/MAX9281                                           3.12Gbps GMSL Serializers for Coax or
                                                                    STP Output Drive and LVDS Input
Table 25. HDCP Register Table (MAX9281 Only) (continued)
                                                                                                          DEFAULT
  REGISTER        SIZE            READ/
                          NAME                                        FUNCTION                             VALUE
  ADDRESS        (Bytes)          WRITE
                                                                                                            (hex)
                                            D3 = RESET_HDCP
                                            1 = Reset HDCP circuits. Automatically set to 0 upon
                                            completion.
                                            0 = Normal operation
                                            D2 = START_AUTHENTICATION
                                            1 = Start authentication. Automatically set to 0 once
                                            authentication starts.
     0x95           1     ACTRL  Read/write 0 = Normal operation                                            0x00
                                            D1 = VSYNC_DET
                                            1 = Internal falling edge on VSYNC detected
                                            0 = No falling edge detected
                                            D0 = ENCRYPTION_ENABLE
                                            1 = Enable encryption
                                            0 = Disable encryption
                                            D[7:4] = Reserved
                                            D3 = V_MATCHED
                                            1 = V matches V’ (when EN_INT_COMP = 1)
                                            0 = V does not match V’ or EN_INT_COMP = 0
                                            D2 = PJ_MATCHED
                                            1 = PJ matches PJ’ (when EN_INT_COMP = 1)
                                                                                                            0x00
     0x96           1    ASTATUS Read only  0 = PJ does not match PJ’ or EN_INT_COMP = 0
                                                                                                         (Read only)
                                            D1 = R0_RI_MATCHED
                                            1 = RI matches RI’ (when EN_INT_COMP = 1)
                                            0 = RI does not match RI’ or EN_INT_COMP = 0
                                            D0 = BKSV_INVALID
                                            1 = BKSV is not valid
                                            0 = BKSV is valid
                                            D[7:1] = RESERVED
     0x97           1     BCAPS  Read/write D0 = REPEATER                                                   0x00
                                            1 = Set to one if device is a repeater
                                            0 = Set to zero if device is not a repeater
 0x98 to 0x9C       5     ASEED  Read/write internal random number generator optional seed value       0x0000000000
                                            Forced video data transmitted when FORCE_VIDEO = 1.
                                            R[7:0] = DFORCE[7:0]
 0x9D to 0x9F       3    DFORCE  Read/write                                                               0x000000
                                            G[7:0] = DFORCE[15:8]
                                            B[7:0] = DFORCE[23:16]
                                            H0 part of SHA-1 hash value.
                           V.H0,
 0xA0 to 0xA3       4            Read/write V (read only) of the transmitter when EN_INT_COMP = 0       0x00000000
                           V’.H0
                                            V’ (read/write) of the receiver when EN_INT_COMP = 1
www.maximintegrated.com                                                                           Maxim Integrated │ 69


MAX9277/MAX9281                                           3.12Gbps GMSL Serializers for Coax or
                                                                     STP Output Drive and LVDS Input
Table 25. HDCP Register Table (MAX9281 Only) (continued)
                                                                                                             DEFAULT
  REGISTER        SIZE             READ/
                           NAME                                        FUNCTION                               VALUE
  ADDRESS        (Bytes)           WRITE
                                                                                                               (hex)
                                             H1 part of SHA-1 hash value.
                           V.H1,
 0xA4 to 0xA7       4             Read/write V (read only) of the transmitter when EN_INT_COMP = 0         0x00000000
                           V’.H1
                                             V’ (read/write) of the receiver when EN_INT_COMP = 1
                                             H2 part of SHA-1 hash value.
                           V.H2,
 0xA8 to 0xAB       4             Read/write V (read only) of the transmitter when EN_INT_COMP = 0         0x00000000
                           V’.H2
                                             V’ (read/write) of the receiver when EN_INT_COMP = 1
                                             H3 part of SHA-1 hash value.
                           V.H3,
 0xAC to 0xAF       4             Read/write V (read only) of the transmitter when EN_INT_COMP = 0         0x00000000
                           V’.H3
                                             V’ (read/write) of the receiver when EN_INT_COMP = 1
                                             H4 part of SHA-1 hash value.
                           V.H4,
 0xB0 to 0xB3       4             Read/write V (read only) of the transmitter when EN_INT_COMP = 0         0x00000000
                           V’.H4
                                             V’ (read/write) of the receiver when EN_INT_COMP = 1
                                             D[15:12] = Reserved
                                             D11 = MAX_CASCADE_EXCEEDED
                                             1 = Set to one if more than 7 cascaded devices attached
                                             0 = Set to zero if 7 or fewer cascaded devices attached
                                             D[10:8] = DEPTH
 0xB4 to 0xB5       2     BINFO   Read/write Depth of cascaded devices                                        0x0000
                                             D7 = MAX_DEVS_EXCEEDED
                                             1 = Set to one if more than 14 devices attached
                                             0 = Set to zero if 14 or fewer devices attached
                                             D[6:0] = DEVICE_COUNT
                                             Number of devices attached
    0xB6            1     GPMEM   Read/write General purpose memory byte                                       0x00
 0xB7 to 0xB9       3       —     Read only  Reserved                                                        0x000000
                                             List of KSVs downstream repeaters and receivers
 0xBA to 0xFF      70    KSV_LIST Read/write                                                                  All Zero
                                             (Maximum of 14 devices)
www.maximintegrated.com                                                                              Maxim Integrated │ 70


MAX9277/MAX9281                                                           3.12Gbps GMSL Serializers for Coax or
                                                                                  STP Output Drive and LVDS Input
Typical Application Circuit
          PCLK                RXCLKIN±                                                              PCLKOUT        PCLK
        RGBHV                 RXIN±                                                                DOUT(26:0)      RGBHV
                              CDS /CNTL3                                                              I2CSEL            DISPLAY
                              CX/ TP
      GPU
                                                45.3kΩ        45.3kΩ
                                                                                        CNTL0/ADD0
                                                                                        CNTL3/ADD1
                                          LMN1
                                                                                        INTOUT/ADD2
                                          LMN0
                                  MAX9277       4.99kΩ        4.99kΩ                         MAX9276
       ECU
                                  MAX9281                                                    MAX9280
                                                                                                                 TO PERIPHERALS
                                                                                                          GPI
                                                                                                      RX/SDA
           TX                 RX/SDA
    UART                                                                                              TX/SCL
           RX                 TX/SCL      OUT+                                          IN+
                                           OUT-                                         IN-                        SCL
             LFLT             LFLT                                                                      LOCK       SDA
              INT             GPO/HIM
                                         CONF3                       49.9kΩ      49.9kΩ                              MAX9850
               MS             MS/CNTL0
                                         CONF2                                                            WS       WS
           WS                 WS
                                                                                                         SCK       SCK
    AUDIO SCK                 SCK        CONF0
                                                                                                          SD       SD
                                                                                        CX / TP
            SD                SD         CONF1                                                  DOUT28/CNTL2       MCLK
  NOTE: NOT ALL PULLUP/PULLDOWN RESISTORS ARE SHOWN. SEE PIN DESCRIPTION FOR DETAILS.
                                                       VIDEO-DISPLAY APPLICATION
www.maximintegrated.com                                                                                       Maxim Integrated │ 71


MAX9277/MAX9281                                                       3.12Gbps GMSL Serializers for Coax or
                                                                                 STP Output Drive and LVDS Input
Ordering Information
             PART                     TEMP RANGE                           PIN-PACKAGE                        HDCP
  MAX9277GTM+                        -40°C to +105°C                        48 TQFN-EP*                        NO
  MAX9277GTM/V+                      -40°C to +105°C                        48 TQFN-EP*                        NO
  MAX9277GTM/VY+                     -40°C to +105°C                      48 TQFN-SW-EP*                       NO
  MAX9281GTM+                        -40°C to +105°C                        48 TQFN-EP*                       YES**
  MAX9281GTM/V+                      -40°C to +105°C                        48 TQFN-EP*                       YES**
  MAX9281GTM/VY+***                  -40°C to +105°C                      48 TQFN-SW-EP*                      YES**
+Denotes a lead(Pb)-free/RoHS-compliant package.
/V denotes an automotive qualified product.
Y denotes wettable flank.
*EP = Exposed pad.
**HDCP parts require registration with Digital Content Protection, LLC.
***Future product - contact factory for availability.
Chip Information
PROCESS: CMOS
Package Information
For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a “+”,
“#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing
pertains to the package regardless of RoHS status.
                                                                                                               LAND
         PACKAGE TYPE                     PACKAGE CODE                          OUTLINE NO.
                                                                                                           PATTERN NO.
             48 TQFN-EP                         T4877+6                           21-0144                     90-0130
          48 TQFN-SW-EP                        T4877Y+4                          21-100045                   90-100016
www.maximintegrated.com                                                                                      Maxim Integrated │ 72


MAX9277/MAX9281                                                                      3.12Gbps GMSL Serializers for Coax or
                                                                                                  STP Output Drive and LVDS Input
Revision History
  REVISION           REVISION                                                                                                                           PAGES
                                                                                DESCRIPTION
  NUMBER                DATE                                                                                                                        CHANGED
        0                8/13        Initial release                                                                                                       —
                                                                                                                                                   18, 20, 22, 31,
        1               11/13        Fixed errors and clarified functions                                                                          33, 37, 38, 49,
                                                                                                                                                     50, 60, 74
        2                7/15        Removed future product designations from Ordering Information                                                         74
                                                                                                                                                   12, 13, 17–20,
                                                                                                                                                   22, 26, 27–30,
                                     Fixed typos, clarified feature descriptions, removed old/unnecessary content (e.g.,
        3               10/17                                                                                                                      31, 33, 34, 36,
                                     Table 1), general improvements
                                                                                                                                                   38, 39, 43–50,
                                                                                                                                                   52–59, 61–74
                                     Added optional wettable flank package to General Description, Ordering Information,
        4                8/19                                                                                                                            1, 72
                                     and Package Information.
       4.1                           Corrected broken link in Package Information section                                                                  72
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated’s website at www.maximintegrated.com.
Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses
are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits)
shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.
Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.                 © 2019 Maxim Integrated Products, Inc. │ 73


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Maxim Integrated:
 MAX9277GTM/VY+ MAX9277GTM/VY+T
