Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9f2596fef7b54363b534060a2de8ce92 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot readtest9b_behav xil_defaultlib.readtest9b xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.E_mem_ne_bram(DEPTH=40,ADDRWIDTH...
Compiling module xil_defaultlib.recovunit_ne(Wc=32,W=6)
Compiling module xil_defaultlib.subtract_2(W=6)
Compiling module xil_defaultlib.subtractor_32(W=6,Wc=32)
Compiling module xil_defaultlib.Absoluter_adder(w=6)
Compiling module xil_defaultlib.Absoluter_32(w=6,wc=32)
Compiling module xil_defaultlib.normaliserW(W=6)
Compiling module xil_defaultlib.NormaliserWc(W=6,Wc=32)
Compiling module xil_defaultlib.m2VG_pipelined_2
Compiling module xil_defaultlib.m4VG_pipelined
Compiling module xil_defaultlib.m8VG_pipelined
Compiling module xil_defaultlib.m16VG_pipelined
Compiling module xil_defaultlib.m32VG_pipelined(W=6,Wc=32)
Compiling module xil_defaultlib.emsggen(w=6,wc=32)
Compiling module xil_defaultlib.subtractor_32_d(W=6,Wc=32)
Compiling module xil_defaultlib.adderW2(W=6)
Compiling module xil_defaultlib.AdderWc(Wc=32,W=6)
Compiling module xil_defaultlib.SISO_rowunit2_default
Compiling module xil_defaultlib.readtest9b
Compiling module xil_defaultlib.glbl
Built simulation snapshot readtest9b_behav
